Fitter report for L2C019
Mon Nov 04 09:04:17 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter DSP Block Usage Summary
 22. DSP Block Details
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing
 32. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 04 09:04:15 2013        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; L2C019                                       ;
; Top-level Entity Name              ; L2C019                                       ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C20F484C7                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 2,519 / 18,752 ( 13 % )                      ;
;     Total combinational functions  ; 2,512 / 18,752 ( 13 % )                      ;
;     Dedicated logic registers      ; 194 / 18,752 ( 1 % )                         ;
; Total registers                    ; 194                                          ;
; Total pins                         ; 61 / 315 ( 19 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0 / 239,616 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 4 / 52 ( 8 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 2771 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 2771 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 2771    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/L2C019/L2C019.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 2,519 / 18,752 ( 13 % ) ;
;     -- Combinational with no register       ; 2325                    ;
;     -- Register only                        ; 7                       ;
;     -- Combinational with a register        ; 187                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 669                     ;
;     -- 3 input functions                    ; 882                     ;
;     -- <=2 input functions                  ; 961                     ;
;     -- Register only                        ; 7                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 1485                    ;
;     -- arithmetic mode                      ; 1027                    ;
;                                             ;                         ;
; Total registers*                            ; 194 / 19,649 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 194 / 18,752 ( 1 % )    ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 199 / 1,172 ( 17 % )    ;
; User inserted logic elements                ; 0                       ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 61 / 315 ( 19 % )       ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )          ;
; Global signals                              ; 9                       ;
; M4Ks                                        ; 0 / 52 ( 0 % )          ;
; Total block memory bits                     ; 0 / 239,616 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 239,616 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 4 / 52 ( 8 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 9 / 16 ( 56 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 5% / 6% / 5%            ;
; Peak interconnect usage (total/H/V)         ; 15% / 16% / 13%         ;
; Maximum fan-out node                        ; clock~clkctrl           ;
; Maximum fan-out                             ; 130                     ;
; Highest non-global fan-out signal           ; Add3~62                 ;
; Highest non-global fan-out                  ; 69                      ;
; Total fan-out                               ; 7936                    ;
; Average fan-out                             ; 2.85                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clock  ; L1    ; 2        ; 0            ; 13           ; 0           ; 33                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; key[0] ; R22   ; 6        ; 50           ; 10           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; key[1] ; R21   ; 6        ; 50           ; 10           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; key[2] ; T22   ; 6        ; 50           ; 9            ; 0           ; 32                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; key[3] ; T21   ; 6        ; 50           ; 9            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[0]  ; L22   ; 5        ; 50           ; 14           ; 0           ; 28                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[1]  ; L21   ; 5        ; 50           ; 14           ; 1           ; 61                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[2]  ; M22   ; 6        ; 50           ; 14           ; 2           ; 24                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[3]  ; V12   ; 7        ; 26           ; 0            ; 0           ; 27                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[4]  ; W12   ; 7        ; 26           ; 0            ; 1           ; 16                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[5]  ; U12   ; 8        ; 26           ; 0            ; 2           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[6]  ; U11   ; 8        ; 26           ; 0            ; 3           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[7]  ; M2    ; 1        ; 0            ; 13           ; 3           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[8]  ; M1    ; 1        ; 0            ; 13           ; 2           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sw[9]  ; L2    ; 2        ; 0            ; 13           ; 1           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; hex0[0] ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex0[1] ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex0[2] ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex0[3] ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex0[4] ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex0[5] ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex0[6] ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[0] ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[1] ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[2] ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[3] ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[4] ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[5] ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex1[6] ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[0] ; G5    ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[1] ; G6    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[2] ; C2    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[3] ; C1    ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[4] ; E3    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[5] ; E4    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex2[6] ; D3    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[0] ; F4    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[1] ; D5    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[2] ; D6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[3] ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[4] ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[5] ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; hex3[6] ; D4    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[0] ; U22   ; 6        ; 50           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[1] ; U21   ; 6        ; 50           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[2] ; V22   ; 6        ; 50           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[3] ; V21   ; 6        ; 50           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[4] ; W22   ; 6        ; 50           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[5] ; W21   ; 6        ; 50           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[6] ; Y22   ; 6        ; 50           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledg[7] ; Y21   ; 6        ; 50           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[0] ; R20   ; 6        ; 50           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[1] ; R19   ; 6        ; 50           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[2] ; U19   ; 6        ; 50           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[3] ; Y19   ; 6        ; 50           ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[4] ; T18   ; 6        ; 50           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[5] ; V19   ; 6        ; 50           ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[6] ; Y18   ; 6        ; 50           ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[7] ; U18   ; 6        ; 50           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[8] ; R18   ; 6        ; 50           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ledr[9] ; R17   ; 6        ; 50           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 41 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 32 / 33 ( 97 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 2 / 39 ( 5 % )   ; 3.3V          ; --           ;
; 6        ; 24 / 36 ( 67 % ) ; 3.3V          ; --           ;
; 7        ; 2 / 40 ( 5 % )   ; 3.3V          ; --           ;
; 8        ; 2 / 43 ( 5 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 304        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 298        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 293        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 287        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 303        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 297        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 292        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 286        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; hex2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 2        ; hex2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 296        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; hex1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; hex1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; hex2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D4       ; 3          ; 2        ; hex3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 4          ; 2        ; hex3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 5          ; 2        ; hex3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; hex1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; hex0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; hex2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 7          ; 2        ; hex2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; hex0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; hex0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; hex3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 2        ; hex3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; hex1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; hex2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 11         ; 2        ; hex2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; hex0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; hex0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 17         ; 2        ; hex1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; hex1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; hex1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; hex0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; hex0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; hex3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; clock                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 39         ; 2        ; sw[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; hex3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; sw[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 206        ; 5        ; sw[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 1        ; sw[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 42         ; 1        ; sw[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; sw[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; ledr[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R18      ; 184        ; 6        ; ledr[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ; 185        ; 6        ; ledr[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 192        ; 6        ; ledr[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 190        ; 6        ; key[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; key[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; ledr[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; key[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 189        ; 6        ; key[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; sw[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 124        ; 8        ; sw[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 132        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; ledr[7]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 172        ; 6        ; ledr[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 182        ; 6        ; ledg[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 183        ; 6        ; ledg[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; sw[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; ledr[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; ledg[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 181        ; 6        ; ledg[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; sw[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; ledg[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 175        ; 6        ; ledg[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; ledr[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y19      ; 168        ; 6        ; ledr[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; ledg[7]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 179        ; 6        ; ledg[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                       ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |L2C019                                     ; 2519 (855)  ; 194 (194)                 ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 61   ; 0            ; 2325 (692)   ; 7 (7)             ; 187 (156)        ; |L2C019                                                                                                   ; work         ;
;    |lpm_divide:Div0|                        ; 633 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 602 (0)      ; 0 (0)             ; 31 (0)           ; |L2C019|lpm_divide:Div0                                                                                   ; work         ;
;       |lpm_divide_8so:auto_generated|       ; 633 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 602 (0)      ; 0 (0)             ; 31 (0)           ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated                                                     ; work         ;
;          |abs_divider_lbg:divider|          ; 633 (60)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 602 (60)     ; 0 (0)             ; 31 (0)           ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider                             ; work         ;
;             |alt_u_div_m2f:divider|         ; 541 (541)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 541 (541)    ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider       ; work         ;
;             |lpm_abs_0s9:my_abs_num|        ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; |L2C019|lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num      ; work         ;
;    |lpm_divide:Div1|                        ; 572 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 572 (0)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div1                                                                                   ; work         ;
;       |lpm_divide_7so:auto_generated|       ; 572 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 572 (0)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated                                                     ; work         ;
;          |abs_divider_kbg:divider|          ; 572 (62)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 572 (62)     ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                             ; work         ;
;             |alt_u_div_k2f:divider|         ; 478 (478)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 478 (478)    ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider       ; work         ;
;             |lpm_abs_0s9:my_abs_num|        ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num      ; work         ;
;    |lpm_divide:Div2|                        ; 419 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 419 (0)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div2                                                                                   ; work         ;
;       |lpm_divide_5so:auto_generated|       ; 419 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 419 (0)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated                                                     ; work         ;
;          |abs_divider_ibg:divider|          ; 419 (64)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 419 (64)     ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider                             ; work         ;
;             |alt_u_div_g2f:divider|         ; 323 (323)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 323 (323)    ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider       ; work         ;
;             |lpm_abs_0s9:my_abs_num|        ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num      ; work         ;
;    |lpm_mult:Mult0|                         ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0                                                                                    ; work         ;
;       |multcore:mult_core|                  ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;          |mpar_add:padder|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;             |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                |add_sub_00h:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_00h:auto_generated ; work         ;
;          |mul_lfrg:$00031|                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                 ; work         ;
;          |mul_lfrg:$00035|                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                 ; work         ;
;          |mul_lfrg:mul_lfrg_first_mod|      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                     ; work         ;
;    |lpm_mult:Mult1|                         ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult1                                                                                    ; work         ;
;       |mult_cq01:auto_generated|            ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |L2C019|lpm_mult:Mult1|mult_cq01:auto_generated                                                           ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Delay Chain Summary                                                              ;
+---------+----------+---------------+---------------+-----------------------+-----+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------+----------+---------------+---------------+-----------------------+-----+
; key[0]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; key[1]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; key[3]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; ledr[0] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[1] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[2] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[3] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[4] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[5] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[6] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[7] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[8] ; Output   ; --            ; --            ; --                    ; --  ;
; ledr[9] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[0] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[1] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[2] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[3] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[4] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[5] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[6] ; Output   ; --            ; --            ; --                    ; --  ;
; ledg[7] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[0] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[1] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[2] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[3] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[4] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[5] ; Output   ; --            ; --            ; --                    ; --  ;
; hex3[6] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[0] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[1] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[2] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[3] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[4] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[5] ; Output   ; --            ; --            ; --                    ; --  ;
; hex2[6] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[0] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[1] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[2] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[3] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[4] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[5] ; Output   ; --            ; --            ; --                    ; --  ;
; hex1[6] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[0] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[1] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[2] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[3] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[4] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[5] ; Output   ; --            ; --            ; --                    ; --  ;
; hex0[6] ; Output   ; --            ; --            ; --                    ; --  ;
; sw[6]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[7]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[5]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[9]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[8]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; clock   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[0]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[1]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[2]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[3]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; sw[4]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; key[2]  ; Input    ; 6             ; 0             ; --                    ; --  ;
+---------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; key[0]              ;                   ;         ;
; key[1]              ;                   ;         ;
; key[3]              ;                   ;         ;
; sw[6]               ;                   ;         ;
; sw[7]               ;                   ;         ;
; sw[5]               ;                   ;         ;
; sw[9]               ;                   ;         ;
; sw[8]               ;                   ;         ;
; clock               ;                   ;         ;
; sw[0]               ;                   ;         ;
; sw[1]               ;                   ;         ;
; sw[2]               ;                   ;         ;
; sw[3]               ;                   ;         ;
; sw[4]               ;                   ;         ;
; key[2]              ;                   ;         ;
;      - timer[0]     ; 1                 ; 0       ;
;      - timer[0]     ; 0                 ; 6       ;
;      - timer[1]     ; 1                 ; 0       ;
;      - timer[1]     ; 0                 ; 6       ;
;      - timer[2]     ; 1                 ; 0       ;
;      - timer[2]     ; 0                 ; 6       ;
;      - timer[3]     ; 1                 ; 0       ;
;      - timer[3]     ; 0                 ; 6       ;
;      - timer[4]     ; 1                 ; 0       ;
;      - timer[4]     ; 0                 ; 6       ;
;      - timer[5]     ; 1                 ; 0       ;
;      - timer[5]     ; 0                 ; 6       ;
;      - timer[6]     ; 1                 ; 0       ;
;      - timer[6]     ; 0                 ; 6       ;
;      - timer[7]     ; 1                 ; 0       ;
;      - timer[7]     ; 0                 ; 6       ;
;      - timer[8]     ; 1                 ; 0       ;
;      - timer[8]     ; 0                 ; 6       ;
;      - timer[9]     ; 1                 ; 0       ;
;      - timer[9]     ; 0                 ; 6       ;
;      - timer[10]    ; 1                 ; 0       ;
;      - timer[10]    ; 0                 ; 6       ;
;      - timer[11]    ; 1                 ; 0       ;
;      - timer[11]    ; 0                 ; 6       ;
;      - timer[12]    ; 1                 ; 0       ;
;      - timer[12]    ; 0                 ; 6       ;
;      - timer[13]    ; 1                 ; 0       ;
;      - timer[13]    ; 0                 ; 6       ;
;      - timer[14]    ; 1                 ; 0       ;
;      - timer[14]    ; 0                 ; 6       ;
;      - timer[15]    ; 1                 ; 0       ;
;      - timer[15]    ; 0                 ; 6       ;
;      - timer[16]    ; 1                 ; 0       ;
;      - timer[16]    ; 0                 ; 6       ;
;      - timer[17]    ; 1                 ; 0       ;
;      - timer[17]    ; 0                 ; 6       ;
;      - timer[18]    ; 1                 ; 0       ;
;      - timer[18]    ; 0                 ; 6       ;
;      - timer[19]    ; 1                 ; 0       ;
;      - timer[19]    ; 0                 ; 6       ;
;      - timer[20]    ; 1                 ; 0       ;
;      - timer[20]    ; 0                 ; 6       ;
;      - timer[21]    ; 1                 ; 0       ;
;      - timer[21]    ; 0                 ; 6       ;
;      - timer[22]    ; 1                 ; 0       ;
;      - timer[22]    ; 0                 ; 6       ;
;      - timer[23]    ; 1                 ; 0       ;
;      - timer[23]    ; 0                 ; 6       ;
;      - timer[24]    ; 1                 ; 0       ;
;      - timer[24]    ; 0                 ; 6       ;
;      - timer[25]    ; 1                 ; 0       ;
;      - timer[25]    ; 0                 ; 6       ;
;      - timer[26]    ; 1                 ; 0       ;
;      - timer[26]    ; 0                 ; 6       ;
;      - timer[27]    ; 1                 ; 0       ;
;      - timer[27]    ; 0                 ; 6       ;
;      - timer[28]    ; 1                 ; 0       ;
;      - timer[28]    ; 0                 ; 6       ;
;      - timer[29]    ; 1                 ; 0       ;
;      - timer[29]    ; 0                 ; 6       ;
;      - timer[30]    ; 1                 ; 0       ;
;      - timer[30]    ; 0                 ; 6       ;
;      - timer[31]    ; 1                 ; 0       ;
;      - timer[31]    ; 0                 ; 6       ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                       ;
+-------------------+--------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Name              ; Location           ; Fan-Out ; Usage               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------+--------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+
; Equal117~0        ; LCCOMB_X25_Y9_N16  ; 10      ; Latch enable        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; Equal149~10       ; LCCOMB_X40_Y4_N0   ; 44      ; Clock enable        ; no     ; --                   ; --               ; --                        ;
; always1~0         ; LCCOMB_X20_Y10_N2  ; 32      ; Async. clear        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; always2~0         ; LCCOMB_X23_Y8_N24  ; 65      ; Async. clear        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; array[16]~203     ; LCCOMB_X22_Y9_N14  ; 32      ; Sync. load          ; no     ; --                   ; --               ; --                        ;
; array[29]~204     ; LCCOMB_X22_Y9_N8   ; 34      ; Clock enable        ; no     ; --                   ; --               ; --                        ;
; array[31]~0       ; LCCOMB_X23_Y8_N10  ; 65      ; Async. clear        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clock             ; PIN_L1             ; 33      ; Clock               ; no     ; --                   ; --               ; --                        ;
; clock             ; PIN_L1             ; 130     ; Clock               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clockcount[0]~65  ; LCCOMB_X23_Y8_N8   ; 32      ; Clock enable        ; no     ; --                   ; --               ; --                        ;
; hex0[0]~78        ; LCCOMB_X25_Y9_N4   ; 7       ; Latch enable        ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; hex3[0]~22        ; LCCOMB_X23_Y9_N14  ; 11      ; Latch enable        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; hex3[1]~70        ; LCCOMB_X25_Y9_N8   ; 8       ; Latch enable        ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; hex3[2]~18        ; LCCOMB_X25_Y9_N22  ; 2       ; Latch enable        ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; key[2]            ; PIN_T22            ; 32      ; Clock, Clock enable ; no     ; --                   ; --               ; --                        ;
; timer[18]~162     ; LCCOMB_X15_Y13_N22 ; 32      ; Sync. load          ; no     ; --                   ; --               ; --                        ;
; wordarray[31]~134 ; LCCOMB_X22_Y9_N10  ; 32      ; Clock enable        ; no     ; --                   ; --               ; --                        ;
+-------------------+--------------------+---------+---------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                     ;
+-------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name        ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------+-------------------+---------+----------------------+------------------+---------------------------+
; Equal117~0  ; LCCOMB_X25_Y9_N16 ; 10      ; Global Clock         ; GCLK12           ; --                        ;
; always1~0   ; LCCOMB_X20_Y10_N2 ; 32      ; Global Clock         ; GCLK7            ; --                        ;
; always2~0   ; LCCOMB_X23_Y8_N24 ; 65      ; Global Clock         ; GCLK4            ; --                        ;
; array[31]~0 ; LCCOMB_X23_Y8_N10 ; 65      ; Global Clock         ; GCLK3            ; --                        ;
; clock       ; PIN_L1            ; 130     ; Global Clock         ; GCLK2            ; --                        ;
; hex0[0]~78  ; LCCOMB_X25_Y9_N4  ; 7       ; Global Clock         ; GCLK15           ; --                        ;
; hex3[0]~22  ; LCCOMB_X23_Y9_N14 ; 11      ; Global Clock         ; GCLK8            ; --                        ;
; hex3[1]~70  ; LCCOMB_X25_Y9_N8  ; 8       ; Global Clock         ; GCLK13           ; --                        ;
; hex3[2]~18  ; LCCOMB_X25_Y9_N22 ; 2       ; Global Clock         ; GCLK14           ; --                        ;
+-------------+-------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                ;
+------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------+---------+
; Add3~62                                                                                              ; 69      ;
; secs[31]                                                                                             ; 68      ;
; Add1~62                                                                                              ; 66      ;
; key[2]                                                                                               ; 64      ;
; sw[1]                                                                                                ; 61      ;
; ~GND                                                                                                 ; 59      ;
; Equal149~10                                                                                          ; 44      ;
; goLeft[0]                                                                                            ; 36      ;
; array[29]~204                                                                                        ; 34      ;
; clock                                                                                                ; 32      ;
; clockcount[0]~65                                                                                     ; 32      ;
; timer[18]~162                                                                                        ; 32      ;
; wordarray[31]~134                                                                                    ; 32      ;
; array[16]~203                                                                                        ; 32      ;
; Equal0~6                                                                                             ; 31      ;
; sw[0]                                                                                                ; 28      ;
; wordarray[1]                                                                                         ; 28      ;
; sw[3]                                                                                                ; 27      ;
; wordarray[0]                                                                                         ; 26      ;
; sw[2]                                                                                                ; 24      ;
; hex0[4]~70                                                                                           ; 24      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~14 ; 21      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~14 ; 20      ;
; hex3[0]~68                                                                                           ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~14  ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~14 ; 19      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~12 ; 19      ;
; lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_21~12 ; 17      ;
; lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_20~12 ; 17      ;
; lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~10 ; 17      ;
+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 52                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 26                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 26                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 52                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 1           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                   ;
+------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; lpm_mult:Mult1|mult_cq01:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_cq01:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y8_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_cq01:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_cq01:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y10_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 3,438 / 54,004 ( 6 % ) ;
; C16 interconnects          ; 45 / 2,100 ( 2 % )     ;
; C4 interconnects           ; 1,769 / 36,000 ( 5 % ) ;
; Direct links               ; 839 / 54,004 ( 2 % )   ;
; Global clocks              ; 9 / 16 ( 56 % )        ;
; Local interconnects        ; 1,022 / 18,752 ( 5 % ) ;
; R24 interconnects          ; 132 / 1,900 ( 7 % )    ;
; R4 interconnects           ; 2,590 / 46,920 ( 6 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.66) ; Number of LABs  (Total = 199) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 22                            ;
; 2                                           ; 10                            ;
; 3                                           ; 4                             ;
; 4                                           ; 3                             ;
; 5                                           ; 1                             ;
; 6                                           ; 2                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 2                             ;
; 13                                          ; 1                             ;
; 14                                          ; 2                             ;
; 15                                          ; 1                             ;
; 16                                          ; 142                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.28) ; Number of LABs  (Total = 199) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 17                            ;
; 1 Clock                            ; 21                            ;
; 1 Clock enable                     ; 14                            ;
; 1 Sync. load                       ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.13) ; Number of LABs  (Total = 199) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 22                            ;
; 2                                            ; 10                            ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 14                            ;
; 15                                           ; 57                            ;
; 16                                           ; 54                            ;
; 17                                           ; 1                             ;
; 18                                           ; 0                             ;
; 19                                           ; 2                             ;
; 20                                           ; 1                             ;
; 21                                           ; 1                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.30) ; Number of LABs  (Total = 199) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 25                            ;
; 2                                               ; 8                             ;
; 3                                               ; 7                             ;
; 4                                               ; 6                             ;
; 5                                               ; 7                             ;
; 6                                               ; 3                             ;
; 7                                               ; 9                             ;
; 8                                               ; 27                            ;
; 9                                               ; 18                            ;
; 10                                              ; 16                            ;
; 11                                              ; 7                             ;
; 12                                              ; 10                            ;
; 13                                              ; 6                             ;
; 14                                              ; 5                             ;
; 15                                              ; 6                             ;
; 16                                              ; 35                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.93) ; Number of LABs  (Total = 199) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 11                            ;
; 3                                            ; 5                             ;
; 4                                            ; 15                            ;
; 5                                            ; 7                             ;
; 6                                            ; 3                             ;
; 7                                            ; 6                             ;
; 8                                            ; 3                             ;
; 9                                            ; 5                             ;
; 10                                           ; 1                             ;
; 11                                           ; 5                             ;
; 12                                           ; 2                             ;
; 13                                           ; 6                             ;
; 14                                           ; 1                             ;
; 15                                           ; 34                            ;
; 16                                           ; 12                            ;
; 17                                           ; 19                            ;
; 18                                           ; 12                            ;
; 19                                           ; 5                             ;
; 20                                           ; 9                             ;
; 21                                           ; 5                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 2                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 7                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
; 33                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                                                                       ;
+-----------------+-----------------------------------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                                                  ; Delay Added in ns ;
+-----------------+-----------------------------------------------------------------------+-------------------+
; clock           ; I/O,clock,sw[8],sw[9],sw[5],sw[7],sw[6],sw[4],sw[3],sw[1],sw[2],sw[0] ; 98.0154           ;
+-----------------+-----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 04 09:04:05 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off L2C019 -c L2C019
Info: Selected device EP2C20F484C7 for design "L2C019"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
    Info: Pin ~LVDS91p/nCEO~ is reserved at location W20
Warning: No exact pin location assignment(s) for 1 pins of 61 total pins
    Info: Pin clock not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node wordarray[0]
        Info: Destination node wordarray[1]
        Info: Destination node wordarray[2]
        Info: Destination node wordarray[31]
        Info: Destination node wordarray[30]
        Info: Destination node wordarray[29]
        Info: Destination node wordarray[28]
        Info: Destination node wordarray[27]
        Info: Destination node wordarray[26]
        Info: Destination node wordarray[25]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node hex3[0]~22 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node Equal117~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node hex3[1]~70
Info: Automatically promoted node hex3[1]~70 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node hex3[0]~22
        Info: Destination node hex3[2]~18
        Info: Destination node hex3[0]~91
Info: Automatically promoted node hex0[0]~78 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node hex3[2]~18 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node always2~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node array[31]~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node always1~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 344.580 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y15; Fanout = 7; REG Node = 'secs[0]'
    Info: 2: + IC(0.771 ns) + CELL(0.517 ns) = 1.288 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~62'
    Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.368 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~64'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.448 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~66'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.528 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~68'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.608 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~70'
    Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.688 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~72'
    Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.768 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~74'
    Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.848 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~76'
    Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.928 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~78'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.008 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~80'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.088 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~82'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.168 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~84'
    Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.248 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~86'
    Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.328 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~88'
    Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.408 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~90'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.488 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~92'
    Info: 18: + IC(0.098 ns) + CELL(0.080 ns) = 2.666 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~94'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.746 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~96'
    Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.826 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~98'
    Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.906 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~100'
    Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.986 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~102'
    Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.066 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~104'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.146 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~106'
    Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.226 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~108'
    Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.306 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~110'
    Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.386 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~112'
    Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.466 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~114'
    Info: 29: + IC(0.000 ns) + CELL(0.458 ns) = 3.924 ns; Loc. = LAB_X34_Y14; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~115'
    Info: 30: + IC(1.378 ns) + CELL(0.517 ns) = 5.819 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~1'
    Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 5.899 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~3'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 5.979 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~5'
    Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 6.059 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~7'
    Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 6.139 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~9'
    Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 6.597 ns; Loc. = LAB_X38_Y18; Fanout = 18; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_25~10'
    Info: 36: + IC(1.058 ns) + CELL(0.521 ns) = 8.176 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[29]~383'
    Info: 37: + IC(1.369 ns) + CELL(0.517 ns) = 10.062 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~5'
    Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 10.142 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~7'
    Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 10.222 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~9'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 10.302 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~11'
    Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 10.760 ns; Loc. = LAB_X37_Y18; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_26~12'
    Info: 42: + IC(1.039 ns) + CELL(0.177 ns) = 11.976 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[37]~375'
    Info: 43: + IC(1.049 ns) + CELL(0.495 ns) = 13.520 ns; Loc. = LAB_X36_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~7'
    Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 13.600 ns; Loc. = LAB_X36_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~9'
    Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 13.680 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~11'
    Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 13.760 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~13'
    Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 14.218 ns; Loc. = LAB_X36_Y18; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_27~14'
    Info: 48: + IC(0.696 ns) + CELL(0.521 ns) = 15.435 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[42]~356'
    Info: 49: + IC(1.044 ns) + CELL(0.517 ns) = 16.996 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~3'
    Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 17.076 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~5'
    Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 17.156 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~7'
    Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 17.236 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~9'
    Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 17.316 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~11'
    Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 17.396 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~13'
    Info: 55: + IC(0.000 ns) + CELL(0.458 ns) = 17.854 ns; Loc. = LAB_X35_Y18; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_28~14'
    Info: 56: + IC(1.073 ns) + CELL(0.177 ns) = 19.104 ns; Loc. = LAB_X34_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[50]~348'
    Info: 57: + IC(1.073 ns) + CELL(0.495 ns) = 20.672 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~5'
    Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 20.752 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~7'
    Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 20.832 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~9'
    Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 20.912 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~11'
    Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 20.992 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~13'
    Info: 62: + IC(0.000 ns) + CELL(0.458 ns) = 21.450 ns; Loc. = LAB_X34_Y18; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_29~14'
    Info: 63: + IC(1.039 ns) + CELL(0.177 ns) = 22.666 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[59]~332'
    Info: 64: + IC(0.732 ns) + CELL(0.495 ns) = 23.893 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~9'
    Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 23.973 ns; Loc. = LAB_X33_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~11'
    Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 24.053 ns; Loc. = LAB_X33_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~13'
    Info: 67: + IC(0.000 ns) + CELL(0.458 ns) = 24.511 ns; Loc. = LAB_X33_Y18; Fanout = 21; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_30~14'
    Info: 68: + IC(0.732 ns) + CELL(0.178 ns) = 25.421 ns; Loc. = LAB_X34_Y18; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[64]~997'
    Info: 69: + IC(1.017 ns) + CELL(0.517 ns) = 26.955 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~5'
    Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 27.035 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~7'
    Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 27.115 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~9'
    Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 27.195 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~11'
    Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 27.275 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~13'
    Info: 74: + IC(0.000 ns) + CELL(0.458 ns) = 27.733 ns; Loc. = LAB_X31_Y18; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_1~14'
    Info: 75: + IC(1.039 ns) + CELL(0.178 ns) = 28.950 ns; Loc. = LAB_X33_Y18; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[71]~998'
    Info: 76: + IC(1.050 ns) + CELL(0.517 ns) = 30.517 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~5'
    Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 30.597 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~7'
    Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 30.677 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~9'
    Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 30.757 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~11'
    Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 30.837 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~13'
    Info: 81: + IC(0.000 ns) + CELL(0.458 ns) = 31.295 ns; Loc. = LAB_X32_Y17; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_2~14'
    Info: 82: + IC(1.073 ns) + CELL(0.178 ns) = 32.546 ns; Loc. = LAB_X31_Y18; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[78]~999'
    Info: 83: + IC(1.050 ns) + CELL(0.517 ns) = 34.113 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~5'
    Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 34.193 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~7'
    Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 34.273 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~9'
    Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 34.353 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~11'
    Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 34.433 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~13'
    Info: 88: + IC(0.000 ns) + CELL(0.458 ns) = 34.891 ns; Loc. = LAB_X31_Y17; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_3~14'
    Info: 89: + IC(0.388 ns) + CELL(0.521 ns) = 35.800 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[84]~272'
    Info: 90: + IC(1.066 ns) + CELL(0.517 ns) = 37.383 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~3'
    Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 37.463 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~5'
    Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 37.543 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~7'
    Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 37.623 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~9'
    Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 37.703 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~11'
    Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 37.783 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~13'
    Info: 96: + IC(0.000 ns) + CELL(0.458 ns) = 38.241 ns; Loc. = LAB_X31_Y13; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_4~14'
    Info: 97: + IC(1.089 ns) + CELL(0.178 ns) = 39.508 ns; Loc. = LAB_X31_Y17; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[92]~1001'
    Info: 98: + IC(1.066 ns) + CELL(0.517 ns) = 41.091 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~5'
    Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 41.171 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~7'
    Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 41.251 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~9'
    Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 41.331 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~11'
    Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 41.411 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~13'
    Info: 103: + IC(0.000 ns) + CELL(0.458 ns) = 41.869 ns; Loc. = LAB_X32_Y13; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_5~14'
    Info: 104: + IC(0.745 ns) + CELL(0.521 ns) = 43.135 ns; Loc. = LAB_X32_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[98]~244'
    Info: 105: + IC(1.066 ns) + CELL(0.517 ns) = 44.718 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~3'
    Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 44.798 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~5'
    Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 44.878 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~7'
    Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 44.958 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~9'
    Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 45.038 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~11'
    Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 45.118 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~13'
    Info: 111: + IC(0.000 ns) + CELL(0.458 ns) = 45.576 ns; Loc. = LAB_X33_Y13; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_6~14'
    Info: 112: + IC(0.695 ns) + CELL(0.521 ns) = 46.792 ns; Loc. = LAB_X35_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[105]~230'
    Info: 113: + IC(0.709 ns) + CELL(0.517 ns) = 48.018 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~3'
    Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 48.098 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~5'
    Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 48.178 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~7'
    Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 48.258 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~9'
    Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 48.338 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~11'
    Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 48.418 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~13'
    Info: 119: + IC(0.000 ns) + CELL(0.458 ns) = 48.876 ns; Loc. = LAB_X34_Y13; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_7~14'
    Info: 120: + IC(0.745 ns) + CELL(0.521 ns) = 50.142 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[112]~216'
    Info: 121: + IC(0.709 ns) + CELL(0.517 ns) = 51.368 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~3'
    Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 51.448 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~5'
    Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 51.528 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~7'
    Info: 124: + IC(0.000 ns) + CELL(0.080 ns) = 51.608 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~9'
    Info: 125: + IC(0.000 ns) + CELL(0.080 ns) = 51.688 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~11'
    Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 51.768 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~13'
    Info: 127: + IC(0.000 ns) + CELL(0.458 ns) = 52.226 ns; Loc. = LAB_X33_Y16; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_8~14'
    Info: 128: + IC(0.945 ns) + CELL(0.319 ns) = 53.490 ns; Loc. = LAB_X34_Y13; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[121]~936'
    Info: 129: + IC(1.374 ns) + CELL(0.517 ns) = 55.381 ns; Loc. = LAB_X32_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~7'
    Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 55.461 ns; Loc. = LAB_X32_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~9'
    Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 55.541 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~11'
    Info: 132: + IC(0.000 ns) + CELL(0.080 ns) = 55.621 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~13'
    Info: 133: + IC(0.000 ns) + CELL(0.458 ns) = 56.079 ns; Loc. = LAB_X32_Y16; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_9~14'
    Info: 134: + IC(1.253 ns) + CELL(0.319 ns) = 57.651 ns; Loc. = LAB_X34_Y13; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[129]~939'
    Info: 135: + IC(1.050 ns) + CELL(0.517 ns) = 59.218 ns; Loc. = LAB_X33_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~9'
    Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 59.298 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~11'
    Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 59.378 ns; Loc. = LAB_X33_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~13'
    Info: 138: + IC(0.000 ns) + CELL(0.458 ns) = 59.836 ns; Loc. = LAB_X33_Y12; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_10~14'
    Info: 139: + IC(0.945 ns) + CELL(0.319 ns) = 61.100 ns; Loc. = LAB_X32_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[138]~941'
    Info: 140: + IC(1.713 ns) + CELL(0.517 ns) = 63.330 ns; Loc. = LAB_X34_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~13'
    Info: 141: + IC(0.000 ns) + CELL(0.458 ns) = 63.788 ns; Loc. = LAB_X34_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_12~14'
    Info: 142: + IC(0.929 ns) + CELL(0.319 ns) = 65.036 ns; Loc. = LAB_X33_Y12; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[143]~947'
    Info: 143: + IC(1.358 ns) + CELL(0.517 ns) = 66.911 ns; Loc. = LAB_X35_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~9'
    Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 66.991 ns; Loc. = LAB_X35_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~11'
    Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 67.071 ns; Loc. = LAB_X35_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~13'
    Info: 146: + IC(0.000 ns) + CELL(0.458 ns) = 67.529 ns; Loc. = LAB_X35_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_13~14'
    Info: 147: + IC(0.588 ns) + CELL(0.319 ns) = 68.436 ns; Loc. = LAB_X34_Y11; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[150]~951'
    Info: 148: + IC(1.364 ns) + CELL(0.517 ns) = 70.317 ns; Loc. = LAB_X42_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~9'
    Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 70.397 ns; Loc. = LAB_X42_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~11'
    Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 70.477 ns; Loc. = LAB_X42_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~13'
    Info: 151: + IC(0.000 ns) + CELL(0.458 ns) = 70.935 ns; Loc. = LAB_X42_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_14~14'
    Info: 152: + IC(1.038 ns) + CELL(0.177 ns) = 72.150 ns; Loc. = LAB_X44_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[158]~135'
    Info: 153: + IC(0.732 ns) + CELL(0.495 ns) = 73.377 ns; Loc. = LAB_X43_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~11'
    Info: 154: + IC(0.000 ns) + CELL(0.080 ns) = 73.457 ns; Loc. = LAB_X43_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~13'
    Info: 155: + IC(0.000 ns) + CELL(0.458 ns) = 73.915 ns; Loc. = LAB_X43_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_15~14'
    Info: 156: + IC(1.039 ns) + CELL(0.177 ns) = 75.131 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[161]~125'
    Info: 157: + IC(0.498 ns) + CELL(0.495 ns) = 76.124 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~3'
    Info: 158: + IC(0.000 ns) + CELL(0.080 ns) = 76.204 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~5'
    Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 76.284 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~7'
    Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 76.364 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~9'
    Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 76.444 ns; Loc. = LAB_X45_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~11'
    Info: 162: + IC(0.000 ns) + CELL(0.080 ns) = 76.524 ns; Loc. = LAB_X45_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~13'
    Info: 163: + IC(0.000 ns) + CELL(0.458 ns) = 76.982 ns; Loc. = LAB_X45_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_16~14'
    Info: 164: + IC(0.732 ns) + CELL(0.177 ns) = 77.891 ns; Loc. = LAB_X44_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[172]~107'
    Info: 165: + IC(1.039 ns) + CELL(0.495 ns) = 79.425 ns; Loc. = LAB_X46_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~11'
    Info: 166: + IC(0.000 ns) + CELL(0.080 ns) = 79.505 ns; Loc. = LAB_X46_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~13'
    Info: 167: + IC(0.000 ns) + CELL(0.458 ns) = 79.963 ns; Loc. = LAB_X46_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_17~14'
    Info: 168: + IC(1.039 ns) + CELL(0.177 ns) = 81.179 ns; Loc. = LAB_X44_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[180]~92'
    Info: 169: + IC(1.350 ns) + CELL(0.495 ns) = 83.024 ns; Loc. = LAB_X49_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~13'
    Info: 170: + IC(0.000 ns) + CELL(0.458 ns) = 83.482 ns; Loc. = LAB_X49_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_18~14'
    Info: 171: + IC(1.038 ns) + CELL(0.177 ns) = 84.697 ns; Loc. = LAB_X47_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[186]~79'
    Info: 172: + IC(0.732 ns) + CELL(0.495 ns) = 85.924 ns; Loc. = LAB_X48_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~11'
    Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 86.004 ns; Loc. = LAB_X48_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~13'
    Info: 174: + IC(0.000 ns) + CELL(0.458 ns) = 86.462 ns; Loc. = LAB_X48_Y11; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_19~14'
    Info: 175: + IC(1.073 ns) + CELL(0.177 ns) = 87.712 ns; Loc. = LAB_X48_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[189]~69'
    Info: 176: + IC(0.498 ns) + CELL(0.495 ns) = 88.705 ns; Loc. = LAB_X48_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~3'
    Info: 177: + IC(0.000 ns) + CELL(0.080 ns) = 88.785 ns; Loc. = LAB_X48_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~5'
    Info: 178: + IC(0.000 ns) + CELL(0.080 ns) = 88.865 ns; Loc. = LAB_X48_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~7'
    Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 88.945 ns; Loc. = LAB_X48_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~9'
    Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 89.025 ns; Loc. = LAB_X48_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~11'
    Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 89.105 ns; Loc. = LAB_X48_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~13'
    Info: 182: + IC(0.000 ns) + CELL(0.458 ns) = 89.563 ns; Loc. = LAB_X48_Y10; Fanout = 22; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_20~14'
    Info: 183: + IC(1.073 ns) + CELL(0.177 ns) = 90.813 ns; Loc. = LAB_X47_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[200]~51'
    Info: 184: + IC(1.073 ns) + CELL(0.495 ns) = 92.381 ns; Loc. = LAB_X47_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~11'
    Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 92.461 ns; Loc. = LAB_X47_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~13'
    Info: 186: + IC(0.000 ns) + CELL(0.458 ns) = 92.919 ns; Loc. = LAB_X47_Y10; Fanout = 20; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_21~14'
    Info: 187: + IC(0.929 ns) + CELL(0.319 ns) = 94.167 ns; Loc. = LAB_X47_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[208]~981'
    Info: 188: + IC(1.061 ns) + CELL(0.517 ns) = 95.745 ns; Loc. = LAB_X47_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~13'
    Info: 189: + IC(0.000 ns) + CELL(0.458 ns) = 96.203 ns; Loc. = LAB_X47_Y13; Fanout = 15; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_23~14'
    Info: 190: + IC(0.732 ns) + CELL(0.177 ns) = 97.112 ns; Loc. = LAB_X48_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|StageOut[215]~22'
    Info: 191: + IC(1.039 ns) + CELL(0.495 ns) = 98.646 ns; Loc. = LAB_X46_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~11'
    Info: 192: + IC(0.000 ns) + CELL(0.458 ns) = 99.104 ns; Loc. = LAB_X46_Y13; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|alt_u_div_m2f:divider|op_24~12'
    Info: 193: + IC(1.933 ns) + CELL(0.517 ns) = 101.554 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~1'
    Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 101.634 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~3'
    Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 101.714 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~5'
    Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 101.794 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~7'
    Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 101.874 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~9'
    Info: 198: + IC(0.000 ns) + CELL(0.080 ns) = 101.954 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~11'
    Info: 199: + IC(0.000 ns) + CELL(0.080 ns) = 102.034 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~13'
    Info: 200: + IC(0.000 ns) + CELL(0.080 ns) = 102.114 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~15'
    Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 102.194 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~17'
    Info: 202: + IC(0.000 ns) + CELL(0.080 ns) = 102.274 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~19'
    Info: 203: + IC(0.000 ns) + CELL(0.080 ns) = 102.354 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~21'
    Info: 204: + IC(0.000 ns) + CELL(0.080 ns) = 102.434 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~23'
    Info: 205: + IC(0.000 ns) + CELL(0.080 ns) = 102.514 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~25'
    Info: 206: + IC(0.000 ns) + CELL(0.080 ns) = 102.594 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~27'
    Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 102.674 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~29'
    Info: 208: + IC(0.098 ns) + CELL(0.080 ns) = 102.852 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~31'
    Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 102.932 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~33'
    Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 103.012 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~35'
    Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 103.092 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~37'
    Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 103.172 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~39'
    Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 103.252 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~41'
    Info: 214: + IC(0.000 ns) + CELL(0.080 ns) = 103.332 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~43'
    Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 103.412 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~45'
    Info: 216: + IC(0.000 ns) + CELL(0.458 ns) = 103.870 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|op_1~46'
    Info: 217: + IC(0.673 ns) + CELL(0.545 ns) = 105.088 ns; Loc. = LAB_X29_Y8; Fanout = 16; COMB Node = 'lpm_divide:Div0|lpm_divide_8so:auto_generated|abs_divider_lbg:divider|quotient[23]~47'
    Info: 218: + IC(0.518 ns) + CELL(3.615 ns) = 109.221 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult1|mult_cq01:auto_generated|mac_mult3~DATAOUT5'
    Info: 219: + IC(0.000 ns) + CELL(0.304 ns) = 109.525 ns; Loc. = DSPOUT_X28_Y8_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_cq01:auto_generated|mac_out4~DATAOUT5'
    Info: 220: + IC(0.658 ns) + CELL(0.517 ns) = 110.700 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_cq01:auto_generated|op_2~1'
    Info: 221: + IC(0.000 ns) + CELL(0.458 ns) = 111.158 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_cq01:auto_generated|op_2~2'
    Info: 222: + IC(1.050 ns) + CELL(0.517 ns) = 112.725 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_cq01:auto_generated|op_1~13'
    Info: 223: + IC(0.000 ns) + CELL(0.458 ns) = 113.183 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_cq01:auto_generated|op_1~14'
    Info: 224: + IC(1.057 ns) + CELL(0.495 ns) = 114.735 ns; Loc. = LAB_X31_Y9; Fanout = 2; COMB Node = 'Add1~51'
    Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 114.815 ns; Loc. = LAB_X31_Y9; Fanout = 2; COMB Node = 'Add1~53'
    Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 114.895 ns; Loc. = LAB_X31_Y9; Fanout = 2; COMB Node = 'Add1~55'
    Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 114.975 ns; Loc. = LAB_X31_Y9; Fanout = 2; COMB Node = 'Add1~57'
    Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 115.055 ns; Loc. = LAB_X31_Y9; Fanout = 2; COMB Node = 'Add1~59'
    Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 115.135 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'Add1~61'
    Info: 230: + IC(0.000 ns) + CELL(0.458 ns) = 115.593 ns; Loc. = LAB_X31_Y9; Fanout = 96; COMB Node = 'Add1~62'
    Info: 231: + IC(1.089 ns) + CELL(0.495 ns) = 117.177 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~62'
    Info: 232: + IC(0.000 ns) + CELL(0.080 ns) = 117.257 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~64'
    Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 117.337 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~66'
    Info: 234: + IC(0.000 ns) + CELL(0.080 ns) = 117.417 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~68'
    Info: 235: + IC(0.000 ns) + CELL(0.080 ns) = 117.497 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~70'
    Info: 236: + IC(0.000 ns) + CELL(0.080 ns) = 117.577 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~72'
    Info: 237: + IC(0.000 ns) + CELL(0.080 ns) = 117.657 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~74'
    Info: 238: + IC(0.000 ns) + CELL(0.080 ns) = 117.737 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~76'
    Info: 239: + IC(0.000 ns) + CELL(0.080 ns) = 117.817 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~78'
    Info: 240: + IC(0.000 ns) + CELL(0.080 ns) = 117.897 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~80'
    Info: 241: + IC(0.000 ns) + CELL(0.080 ns) = 117.977 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~82'
    Info: 242: + IC(0.000 ns) + CELL(0.080 ns) = 118.057 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~84'
    Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 118.137 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~86'
    Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 118.217 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~88'
    Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 118.297 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~90'
    Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 118.377 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~92'
    Info: 247: + IC(0.098 ns) + CELL(0.080 ns) = 118.555 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~94'
    Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 118.635 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~96'
    Info: 249: + IC(0.000 ns) + CELL(0.080 ns) = 118.715 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~98'
    Info: 250: + IC(0.000 ns) + CELL(0.080 ns) = 118.795 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~100'
    Info: 251: + IC(0.000 ns) + CELL(0.080 ns) = 118.875 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~102'
    Info: 252: + IC(0.000 ns) + CELL(0.080 ns) = 118.955 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~104'
    Info: 253: + IC(0.000 ns) + CELL(0.080 ns) = 119.035 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~106'
    Info: 254: + IC(0.000 ns) + CELL(0.080 ns) = 119.115 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~108'
    Info: 255: + IC(0.000 ns) + CELL(0.080 ns) = 119.195 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~110'
    Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 119.275 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~112'
    Info: 257: + IC(0.000 ns) + CELL(0.080 ns) = 119.355 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~114'
    Info: 258: + IC(0.000 ns) + CELL(0.080 ns) = 119.435 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~116'
    Info: 259: + IC(0.000 ns) + CELL(0.458 ns) = 119.893 ns; Loc. = LAB_X31_Y11; Fanout = 4; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~117'
    Info: 260: + IC(0.709 ns) + CELL(0.517 ns) = 121.119 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_22~1'
    Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 121.199 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_22~3'
    Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 121.279 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_22~5'
    Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 121.359 ns; Loc. = LAB_X30_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_22~7'
    Info: 264: + IC(0.000 ns) + CELL(0.458 ns) = 121.817 ns; Loc. = LAB_X30_Y11; Fanout = 15; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_22~8'
    Info: 265: + IC(0.695 ns) + CELL(0.521 ns) = 123.033 ns; Loc. = LAB_X32_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[19]~340'
    Info: 266: + IC(1.016 ns) + CELL(0.517 ns) = 124.566 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_25~5'
    Info: 267: + IC(0.000 ns) + CELL(0.080 ns) = 124.646 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_25~7'
    Info: 268: + IC(0.000 ns) + CELL(0.080 ns) = 124.726 ns; Loc. = LAB_X30_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_25~9'
    Info: 269: + IC(0.000 ns) + CELL(0.458 ns) = 125.184 ns; Loc. = LAB_X30_Y11; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_25~10'
    Info: 270: + IC(1.040 ns) + CELL(0.177 ns) = 126.401 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[24]~335'
    Info: 271: + IC(0.498 ns) + CELL(0.495 ns) = 127.394 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_26~3'
    Info: 272: + IC(0.000 ns) + CELL(0.080 ns) = 127.474 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_26~5'
    Info: 273: + IC(0.000 ns) + CELL(0.080 ns) = 127.554 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_26~7'
    Info: 274: + IC(0.000 ns) + CELL(0.080 ns) = 127.634 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_26~9'
    Info: 275: + IC(0.000 ns) + CELL(0.080 ns) = 127.714 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_26~11'
    Info: 276: + IC(0.000 ns) + CELL(0.458 ns) = 128.172 ns; Loc. = LAB_X27_Y11; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_26~12'
    Info: 277: + IC(1.073 ns) + CELL(0.177 ns) = 129.422 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[30]~323'
    Info: 278: + IC(0.498 ns) + CELL(0.495 ns) = 130.415 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_27~3'
    Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 130.495 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_27~5'
    Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 130.575 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_27~7'
    Info: 281: + IC(0.000 ns) + CELL(0.080 ns) = 130.655 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_27~9'
    Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 130.735 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_27~11'
    Info: 283: + IC(0.000 ns) + CELL(0.458 ns) = 131.193 ns; Loc. = LAB_X27_Y10; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_27~12'
    Info: 284: + IC(1.073 ns) + CELL(0.177 ns) = 132.443 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[40]~307'
    Info: 285: + IC(1.096 ns) + CELL(0.495 ns) = 134.034 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_28~11'
    Info: 286: + IC(0.000 ns) + CELL(0.458 ns) = 134.492 ns; Loc. = LAB_X26_Y10; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_28~12'
    Info: 287: + IC(1.063 ns) + CELL(0.177 ns) = 135.732 ns; Loc. = LAB_X23_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[46]~295'
    Info: 288: + IC(1.039 ns) + CELL(0.495 ns) = 137.266 ns; Loc. = LAB_X25_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_29~11'
    Info: 289: + IC(0.000 ns) + CELL(0.458 ns) = 137.724 ns; Loc. = LAB_X25_Y10; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_29~12'
    Info: 290: + IC(0.755 ns) + CELL(0.177 ns) = 138.656 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[48]~287'
    Info: 291: + IC(0.498 ns) + CELL(0.495 ns) = 139.649 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_30~3'
    Info: 292: + IC(0.000 ns) + CELL(0.080 ns) = 139.729 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_30~5'
    Info: 293: + IC(0.000 ns) + CELL(0.080 ns) = 139.809 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_30~7'
    Info: 294: + IC(0.000 ns) + CELL(0.080 ns) = 139.889 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_30~9'
    Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 139.969 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_30~11'
    Info: 296: + IC(0.000 ns) + CELL(0.458 ns) = 140.427 ns; Loc. = LAB_X24_Y10; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_30~12'
    Info: 297: + IC(1.381 ns) + CELL(0.177 ns) = 141.985 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[58]~271'
    Info: 298: + IC(0.755 ns) + CELL(0.495 ns) = 143.235 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_1~11'
    Info: 299: + IC(0.000 ns) + CELL(0.458 ns) = 143.693 ns; Loc. = LAB_X25_Y11; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_1~12'
    Info: 300: + IC(0.755 ns) + CELL(0.177 ns) = 144.625 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[64]~259'
    Info: 301: + IC(1.062 ns) + CELL(0.495 ns) = 146.182 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_2~11'
    Info: 302: + IC(0.000 ns) + CELL(0.458 ns) = 146.640 ns; Loc. = LAB_X24_Y11; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_2~12'
    Info: 303: + IC(0.588 ns) + CELL(0.319 ns) = 147.547 ns; Loc. = LAB_X25_Y11; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[69]~799'
    Info: 304: + IC(1.039 ns) + CELL(0.517 ns) = 149.103 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_3~9'
    Info: 305: + IC(0.000 ns) + CELL(0.080 ns) = 149.183 ns; Loc. = LAB_X23_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_3~11'
    Info: 306: + IC(0.000 ns) + CELL(0.458 ns) = 149.641 ns; Loc. = LAB_X23_Y11; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_3~12'
    Info: 307: + IC(1.073 ns) + CELL(0.177 ns) = 150.891 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[72]~239'
    Info: 308: + IC(0.498 ns) + CELL(0.495 ns) = 151.884 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_4~3'
    Info: 309: + IC(0.000 ns) + CELL(0.080 ns) = 151.964 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_4~5'
    Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 152.044 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_4~7'
    Info: 311: + IC(0.000 ns) + CELL(0.080 ns) = 152.124 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_4~9'
    Info: 312: + IC(0.000 ns) + CELL(0.080 ns) = 152.204 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_4~11'
    Info: 313: + IC(0.000 ns) + CELL(0.458 ns) = 152.662 ns; Loc. = LAB_X23_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_4~12'
    Info: 314: + IC(0.929 ns) + CELL(0.319 ns) = 153.910 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[82]~804'
    Info: 315: + IC(1.358 ns) + CELL(0.517 ns) = 155.785 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_5~11'
    Info: 316: + IC(0.000 ns) + CELL(0.458 ns) = 156.243 ns; Loc. = LAB_X24_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_5~12'
    Info: 317: + IC(1.237 ns) + CELL(0.319 ns) = 157.799 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[88]~807'
    Info: 318: + IC(1.359 ns) + CELL(0.517 ns) = 159.675 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_6~11'
    Info: 319: + IC(0.000 ns) + CELL(0.458 ns) = 160.133 ns; Loc. = LAB_X25_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_6~12'
    Info: 320: + IC(1.229 ns) + CELL(0.319 ns) = 161.681 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[94]~810'
    Info: 321: + IC(1.035 ns) + CELL(0.517 ns) = 163.233 ns; Loc. = LAB_X26_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_7~11'
    Info: 322: + IC(0.000 ns) + CELL(0.458 ns) = 163.691 ns; Loc. = LAB_X26_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_7~12'
    Info: 323: + IC(0.952 ns) + CELL(0.319 ns) = 164.962 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[100]~813'
    Info: 324: + IC(1.073 ns) + CELL(0.517 ns) = 166.552 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_8~11'
    Info: 325: + IC(0.000 ns) + CELL(0.458 ns) = 167.010 ns; Loc. = LAB_X27_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_8~12'
    Info: 326: + IC(0.929 ns) + CELL(0.319 ns) = 168.258 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[106]~816'
    Info: 327: + IC(1.715 ns) + CELL(0.517 ns) = 170.490 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_9~11'
    Info: 328: + IC(0.000 ns) + CELL(0.458 ns) = 170.948 ns; Loc. = LAB_X34_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_9~12'
    Info: 329: + IC(1.225 ns) + CELL(0.319 ns) = 172.492 ns; Loc. = LAB_X27_Y12; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[111]~820'
    Info: 330: + IC(1.657 ns) + CELL(0.517 ns) = 174.666 ns; Loc. = LAB_X37_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_10~9'
    Info: 331: + IC(0.000 ns) + CELL(0.080 ns) = 174.746 ns; Loc. = LAB_X37_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_10~11'
    Info: 332: + IC(0.000 ns) + CELL(0.458 ns) = 175.204 ns; Loc. = LAB_X37_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_10~12'
    Info: 333: + IC(0.945 ns) + CELL(0.319 ns) = 176.468 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[118]~822'
    Info: 334: + IC(1.075 ns) + CELL(0.517 ns) = 178.060 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_12~11'
    Info: 335: + IC(0.000 ns) + CELL(0.458 ns) = 178.518 ns; Loc. = LAB_X38_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_12~12'
    Info: 336: + IC(0.954 ns) + CELL(0.319 ns) = 179.791 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[124]~825'
    Info: 337: + IC(1.075 ns) + CELL(0.517 ns) = 181.383 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_13~11'
    Info: 338: + IC(0.000 ns) + CELL(0.458 ns) = 181.841 ns; Loc. = LAB_X39_Y12; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_13~12'
    Info: 339: + IC(0.954 ns) + CELL(0.319 ns) = 183.114 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[130]~828'
    Info: 340: + IC(1.060 ns) + CELL(0.517 ns) = 184.691 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_14~11'
    Info: 341: + IC(0.000 ns) + CELL(0.458 ns) = 185.149 ns; Loc. = LAB_X38_Y14; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_14~12'
    Info: 342: + IC(0.949 ns) + CELL(0.319 ns) = 186.417 ns; Loc. = LAB_X39_Y12; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[135]~832'
    Info: 343: + IC(1.060 ns) + CELL(0.517 ns) = 187.994 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_15~9'
    Info: 344: + IC(0.000 ns) + CELL(0.080 ns) = 188.074 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_15~11'
    Info: 345: + IC(0.000 ns) + CELL(0.458 ns) = 188.532 ns; Loc. = LAB_X38_Y13; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_15~12'
    Info: 346: + IC(0.938 ns) + CELL(0.319 ns) = 189.789 ns; Loc. = LAB_X38_Y14; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[141]~835'
    Info: 347: + IC(1.059 ns) + CELL(0.517 ns) = 191.365 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_16~9'
    Info: 348: + IC(0.000 ns) + CELL(0.080 ns) = 191.445 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_16~11'
    Info: 349: + IC(0.000 ns) + CELL(0.458 ns) = 191.903 ns; Loc. = LAB_X37_Y13; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_16~12'
    Info: 350: + IC(1.084 ns) + CELL(0.177 ns) = 193.164 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[144]~95'
    Info: 351: + IC(0.498 ns) + CELL(0.495 ns) = 194.157 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_17~3'
    Info: 352: + IC(0.000 ns) + CELL(0.080 ns) = 194.237 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_17~5'
    Info: 353: + IC(0.000 ns) + CELL(0.080 ns) = 194.317 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_17~7'
    Info: 354: + IC(0.000 ns) + CELL(0.080 ns) = 194.397 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_17~9'
    Info: 355: + IC(0.000 ns) + CELL(0.080 ns) = 194.477 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_17~11'
    Info: 356: + IC(0.000 ns) + CELL(0.458 ns) = 194.935 ns; Loc. = LAB_X37_Y15; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_17~12'
    Info: 357: + IC(0.940 ns) + CELL(0.319 ns) = 196.194 ns; Loc. = LAB_X37_Y13; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[153]~841'
    Info: 358: + IC(1.061 ns) + CELL(0.517 ns) = 197.772 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_18~9'
    Info: 359: + IC(0.000 ns) + CELL(0.080 ns) = 197.852 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_18~11'
    Info: 360: + IC(0.000 ns) + CELL(0.458 ns) = 198.310 ns; Loc. = LAB_X36_Y15; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_18~12'
    Info: 361: + IC(0.895 ns) + CELL(0.319 ns) = 199.524 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[160]~843'
    Info: 362: + IC(1.336 ns) + CELL(0.517 ns) = 201.377 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_19~11'
    Info: 363: + IC(0.000 ns) + CELL(0.458 ns) = 201.835 ns; Loc. = LAB_X33_Y15; Fanout = 17; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_19~12'
    Info: 364: + IC(1.206 ns) + CELL(0.319 ns) = 203.360 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[166]~846'
    Info: 365: + IC(1.373 ns) + CELL(0.517 ns) = 205.250 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_20~11'
    Info: 366: + IC(0.000 ns) + CELL(0.458 ns) = 205.708 ns; Loc. = LAB_X30_Y15; Fanout = 18; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_20~12'
    Info: 367: + IC(0.896 ns) + CELL(0.319 ns) = 206.923 ns; Loc. = LAB_X33_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[171]~850'
    Info: 368: + IC(1.359 ns) + CELL(0.517 ns) = 208.799 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_21~9'
    Info: 369: + IC(0.000 ns) + CELL(0.080 ns) = 208.879 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_21~11'
    Info: 370: + IC(0.000 ns) + CELL(0.458 ns) = 209.337 ns; Loc. = LAB_X30_Y14; Fanout = 18; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_21~12'
    Info: 371: + IC(0.929 ns) + CELL(0.319 ns) = 210.585 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[177]~853'
    Info: 372: + IC(1.050 ns) + CELL(0.517 ns) = 212.152 ns; Loc. = LAB_X29_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_23~9'
    Info: 373: + IC(0.000 ns) + CELL(0.080 ns) = 212.232 ns; Loc. = LAB_X29_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_23~11'
    Info: 374: + IC(0.000 ns) + CELL(0.458 ns) = 212.690 ns; Loc. = LAB_X29_Y14; Fanout = 14; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_23~12'
    Info: 375: + IC(1.038 ns) + CELL(0.177 ns) = 213.905 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[180]~23'
    Info: 376: + IC(0.498 ns) + CELL(0.495 ns) = 214.898 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_24~3'
    Info: 377: + IC(0.000 ns) + CELL(0.080 ns) = 214.978 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_24~5'
    Info: 378: + IC(0.000 ns) + CELL(0.080 ns) = 215.058 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_24~7'
    Info: 379: + IC(0.000 ns) + CELL(0.080 ns) = 215.138 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_24~9'
    Info: 380: + IC(0.000 ns) + CELL(0.080 ns) = 215.218 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_24~11'
    Info: 381: + IC(0.000 ns) + CELL(0.458 ns) = 215.676 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|op_24~12'
    Info: 382: + IC(1.358 ns) + CELL(0.517 ns) = 217.551 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~1'
    Info: 383: + IC(0.000 ns) + CELL(0.080 ns) = 217.631 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~3'
    Info: 384: + IC(0.000 ns) + CELL(0.458 ns) = 218.089 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~4'
    Info: 385: + IC(1.026 ns) + CELL(0.545 ns) = 219.660 ns; Loc. = LAB_X26_Y11; Fanout = 11; COMB Node = 'lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[2]~58'
    Info: 386: + IC(1.406 ns) + CELL(0.495 ns) = 221.561 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~5'
    Info: 387: + IC(0.000 ns) + CELL(0.080 ns) = 221.641 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~7'
    Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 221.721 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~9'
    Info: 389: + IC(0.000 ns) + CELL(0.080 ns) = 221.801 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~11'
    Info: 390: + IC(0.000 ns) + CELL(0.080 ns) = 221.881 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~13'
    Info: 391: + IC(0.000 ns) + CELL(0.080 ns) = 221.961 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~15'
    Info: 392: + IC(0.000 ns) + CELL(0.080 ns) = 222.041 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~17'
    Info: 393: + IC(0.000 ns) + CELL(0.080 ns) = 222.121 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~19'
    Info: 394: + IC(0.000 ns) + CELL(0.080 ns) = 222.201 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~21'
    Info: 395: + IC(0.000 ns) + CELL(0.080 ns) = 222.281 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~23'
    Info: 396: + IC(0.000 ns) + CELL(0.080 ns) = 222.361 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~25'
    Info: 397: + IC(0.000 ns) + CELL(0.458 ns) = 222.819 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Add2~26'
    Info: 398: + IC(1.050 ns) + CELL(0.517 ns) = 224.386 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~33'
    Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 224.466 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~35'
    Info: 400: + IC(0.000 ns) + CELL(0.080 ns) = 224.546 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~37'
    Info: 401: + IC(0.000 ns) + CELL(0.080 ns) = 224.626 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~39'
    Info: 402: + IC(0.000 ns) + CELL(0.080 ns) = 224.706 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~41'
    Info: 403: + IC(0.000 ns) + CELL(0.080 ns) = 224.786 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~43'
    Info: 404: + IC(0.000 ns) + CELL(0.080 ns) = 224.866 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~45'
    Info: 405: + IC(0.000 ns) + CELL(0.080 ns) = 224.946 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~47'
    Info: 406: + IC(0.000 ns) + CELL(0.080 ns) = 225.026 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~49'
    Info: 407: + IC(0.000 ns) + CELL(0.080 ns) = 225.106 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~51'
    Info: 408: + IC(0.000 ns) + CELL(0.080 ns) = 225.186 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~53'
    Info: 409: + IC(0.000 ns) + CELL(0.080 ns) = 225.266 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~55'
    Info: 410: + IC(0.000 ns) + CELL(0.080 ns) = 225.346 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~57'
    Info: 411: + IC(0.000 ns) + CELL(0.080 ns) = 225.426 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~59'
    Info: 412: + IC(0.000 ns) + CELL(0.080 ns) = 225.506 ns; Loc. = LAB_X30_Y9; Fanout = 1; COMB Node = 'Add3~61'
    Info: 413: + IC(0.000 ns) + CELL(0.458 ns) = 225.964 ns; Loc. = LAB_X30_Y9; Fanout = 99; COMB Node = 'Add3~62'
    Info: 414: + IC(1.385 ns) + CELL(0.495 ns) = 227.844 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~62'
    Info: 415: + IC(0.000 ns) + CELL(0.080 ns) = 227.924 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~64'
    Info: 416: + IC(0.000 ns) + CELL(0.080 ns) = 228.004 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~66'
    Info: 417: + IC(0.000 ns) + CELL(0.080 ns) = 228.084 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~68'
    Info: 418: + IC(0.000 ns) + CELL(0.080 ns) = 228.164 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~70'
    Info: 419: + IC(0.000 ns) + CELL(0.080 ns) = 228.244 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~72'
    Info: 420: + IC(0.000 ns) + CELL(0.080 ns) = 228.324 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~74'
    Info: 421: + IC(0.000 ns) + CELL(0.080 ns) = 228.404 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~76'
    Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 228.484 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~78'
    Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 228.564 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~80'
    Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 228.644 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~82'
    Info: 425: + IC(0.000 ns) + CELL(0.080 ns) = 228.724 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~84'
    Info: 426: + IC(0.000 ns) + CELL(0.080 ns) = 228.804 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~86'
    Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 228.884 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~88'
    Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 228.964 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~90'
    Info: 429: + IC(0.000 ns) + CELL(0.080 ns) = 229.044 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~92'
    Info: 430: + IC(0.098 ns) + CELL(0.080 ns) = 229.222 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~94'
    Info: 431: + IC(0.000 ns) + CELL(0.080 ns) = 229.302 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~96'
    Info: 432: + IC(0.000 ns) + CELL(0.080 ns) = 229.382 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~98'
    Info: 433: + IC(0.000 ns) + CELL(0.080 ns) = 229.462 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~100'
    Info: 434: + IC(0.000 ns) + CELL(0.080 ns) = 229.542 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~102'
    Info: 435: + IC(0.000 ns) + CELL(0.080 ns) = 229.622 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~104'
    Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 229.702 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~106'
    Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 229.782 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~108'
    Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 229.862 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~110'
    Info: 439: + IC(0.000 ns) + CELL(0.080 ns) = 229.942 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~112'
    Info: 440: + IC(0.000 ns) + CELL(0.080 ns) = 230.022 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~114'
    Info: 441: + IC(0.000 ns) + CELL(0.080 ns) = 230.102 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~116'
    Info: 442: + IC(0.000 ns) + CELL(0.080 ns) = 230.182 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~118'
    Info: 443: + IC(0.000 ns) + CELL(0.080 ns) = 230.262 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~120'
    Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 230.342 ns; Loc. = LAB_X34_Y9; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~122'
    Info: 445: + IC(0.000 ns) + CELL(0.458 ns) = 230.800 ns; Loc. = LAB_X34_Y9; Fanout = 7; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|lpm_abs_0s9:my_abs_num|cs2a[1]~123'
    Info: 446: + IC(1.997 ns) + CELL(0.177 ns) = 232.974 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[4]~243'
    Info: 447: + IC(0.475 ns) + CELL(0.517 ns) = 233.966 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_11~3'
    Info: 448: + IC(0.000 ns) + CELL(0.080 ns) = 234.046 ns; Loc. = LAB_X39_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_11~5'
    Info: 449: + IC(0.000 ns) + CELL(0.458 ns) = 234.504 ns; Loc. = LAB_X39_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_11~6'
    Info: 450: + IC(1.418 ns) + CELL(0.521 ns) = 236.443 ns; Loc. = LAB_X37_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[8]~235'
    Info: 451: + IC(1.421 ns) + CELL(0.517 ns) = 238.381 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_22~3'
    Info: 452: + IC(0.000 ns) + CELL(0.080 ns) = 238.461 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_22~5'
    Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 238.541 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_22~7'
    Info: 454: + IC(0.000 ns) + CELL(0.458 ns) = 238.999 ns; Loc. = LAB_X38_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_22~8'
    Info: 455: + IC(1.083 ns) + CELL(0.177 ns) = 240.259 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[13]~230'
    Info: 456: + IC(1.073 ns) + CELL(0.495 ns) = 241.827 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_25~5'
    Info: 457: + IC(0.000 ns) + CELL(0.080 ns) = 241.907 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_25~7'
    Info: 458: + IC(0.000 ns) + CELL(0.458 ns) = 242.365 ns; Loc. = LAB_X38_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_25~8'
    Info: 459: + IC(1.083 ns) + CELL(0.177 ns) = 243.625 ns; Loc. = LAB_X37_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[18]~221'
    Info: 460: + IC(1.073 ns) + CELL(0.495 ns) = 245.193 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_26~7'
    Info: 461: + IC(0.000 ns) + CELL(0.458 ns) = 245.651 ns; Loc. = LAB_X37_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_26~8'
    Info: 462: + IC(0.732 ns) + CELL(0.177 ns) = 246.560 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[20]~215'
    Info: 463: + IC(0.732 ns) + CELL(0.495 ns) = 247.787 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_27~3'
    Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 247.867 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_27~5'
    Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 247.947 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_27~7'
    Info: 466: + IC(0.000 ns) + CELL(0.458 ns) = 248.405 ns; Loc. = LAB_X37_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_27~8'
    Info: 467: + IC(1.039 ns) + CELL(0.177 ns) = 249.621 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[24]~207'
    Info: 468: + IC(0.498 ns) + CELL(0.495 ns) = 250.614 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_28~3'
    Info: 469: + IC(0.000 ns) + CELL(0.080 ns) = 250.694 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_28~5'
    Info: 470: + IC(0.000 ns) + CELL(0.080 ns) = 250.774 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_28~7'
    Info: 471: + IC(0.000 ns) + CELL(0.458 ns) = 251.232 ns; Loc. = LAB_X35_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_28~8'
    Info: 472: + IC(0.732 ns) + CELL(0.177 ns) = 252.141 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[28]~199'
    Info: 473: + IC(0.732 ns) + CELL(0.495 ns) = 253.368 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_29~3'
    Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 253.448 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_29~5'
    Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 253.528 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_29~7'
    Info: 476: + IC(0.000 ns) + CELL(0.458 ns) = 253.986 ns; Loc. = LAB_X35_Y17; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_29~8'
    Info: 477: + IC(0.732 ns) + CELL(0.177 ns) = 254.895 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[32]~191'
    Info: 478: + IC(1.089 ns) + CELL(0.495 ns) = 256.479 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_30~3'
    Info: 479: + IC(0.000 ns) + CELL(0.080 ns) = 256.559 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_30~5'
    Info: 480: + IC(0.000 ns) + CELL(0.080 ns) = 256.639 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_30~7'
    Info: 481: + IC(0.000 ns) + CELL(0.458 ns) = 257.097 ns; Loc. = LAB_X35_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_30~8'
    Info: 482: + IC(0.388 ns) + CELL(0.521 ns) = 258.006 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[36]~179'
    Info: 483: + IC(0.709 ns) + CELL(0.517 ns) = 259.232 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_1~3'
    Info: 484: + IC(0.000 ns) + CELL(0.080 ns) = 259.312 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_1~5'
    Info: 485: + IC(0.000 ns) + CELL(0.080 ns) = 259.392 ns; Loc. = LAB_X35_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_1~7'
    Info: 486: + IC(0.000 ns) + CELL(0.458 ns) = 259.850 ns; Loc. = LAB_X35_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_1~8'
    Info: 487: + IC(1.039 ns) + CELL(0.177 ns) = 261.066 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[40]~175'
    Info: 488: + IC(0.498 ns) + CELL(0.495 ns) = 262.059 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_2~3'
    Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 262.139 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_2~5'
    Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 262.219 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_2~7'
    Info: 491: + IC(0.000 ns) + CELL(0.458 ns) = 262.677 ns; Loc. = LAB_X37_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_2~8'
    Info: 492: + IC(0.732 ns) + CELL(0.177 ns) = 263.586 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[44]~167'
    Info: 493: + IC(0.732 ns) + CELL(0.495 ns) = 264.813 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_3~3'
    Info: 494: + IC(0.000 ns) + CELL(0.080 ns) = 264.893 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_3~5'
    Info: 495: + IC(0.000 ns) + CELL(0.080 ns) = 264.973 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_3~7'
    Info: 496: + IC(0.000 ns) + CELL(0.458 ns) = 265.431 ns; Loc. = LAB_X37_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_3~8'
    Info: 497: + IC(0.732 ns) + CELL(0.177 ns) = 266.340 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[50]~157'
    Info: 498: + IC(1.911 ns) + CELL(0.495 ns) = 268.746 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_4~7'
    Info: 499: + IC(0.000 ns) + CELL(0.458 ns) = 269.204 ns; Loc. = LAB_X15_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_4~8'
    Info: 500: + IC(1.098 ns) + CELL(0.177 ns) = 270.479 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[52]~151'
    Info: 501: + IC(1.098 ns) + CELL(0.495 ns) = 272.072 ns; Loc. = LAB_X15_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_5~3'
    Info: 502: + IC(0.000 ns) + CELL(0.080 ns) = 272.152 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_5~5'
    Info: 503: + IC(0.000 ns) + CELL(0.080 ns) = 272.232 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_5~7'
    Info: 504: + IC(0.000 ns) + CELL(0.458 ns) = 272.690 ns; Loc. = LAB_X15_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_5~8'
    Info: 505: + IC(1.048 ns) + CELL(0.177 ns) = 273.915 ns; Loc. = LAB_X13_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[58]~141'
    Info: 506: + IC(0.732 ns) + CELL(0.495 ns) = 275.142 ns; Loc. = LAB_X14_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_6~7'
    Info: 507: + IC(0.000 ns) + CELL(0.458 ns) = 275.600 ns; Loc. = LAB_X14_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_6~8'
    Info: 508: + IC(0.742 ns) + CELL(0.177 ns) = 276.519 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[60]~135'
    Info: 509: + IC(0.732 ns) + CELL(0.495 ns) = 277.746 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_7~3'
    Info: 510: + IC(0.000 ns) + CELL(0.080 ns) = 277.826 ns; Loc. = LAB_X14_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_7~5'
    Info: 511: + IC(0.000 ns) + CELL(0.080 ns) = 277.906 ns; Loc. = LAB_X14_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_7~7'
    Info: 512: + IC(0.000 ns) + CELL(0.458 ns) = 278.364 ns; Loc. = LAB_X14_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_7~8'
    Info: 513: + IC(1.048 ns) + CELL(0.177 ns) = 279.589 ns; Loc. = LAB_X12_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[64]~127'
    Info: 514: + IC(0.498 ns) + CELL(0.495 ns) = 280.582 ns; Loc. = LAB_X12_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_8~3'
    Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 280.662 ns; Loc. = LAB_X12_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_8~5'
    Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 280.742 ns; Loc. = LAB_X12_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_8~7'
    Info: 517: + IC(0.000 ns) + CELL(0.458 ns) = 281.200 ns; Loc. = LAB_X12_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_8~8'
    Info: 518: + IC(0.732 ns) + CELL(0.177 ns) = 282.109 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[68]~119'
    Info: 519: + IC(0.732 ns) + CELL(0.495 ns) = 283.336 ns; Loc. = LAB_X12_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_9~3'
    Info: 520: + IC(0.000 ns) + CELL(0.080 ns) = 283.416 ns; Loc. = LAB_X12_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_9~5'
    Info: 521: + IC(0.000 ns) + CELL(0.080 ns) = 283.496 ns; Loc. = LAB_X12_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_9~7'
    Info: 522: + IC(0.000 ns) + CELL(0.458 ns) = 283.954 ns; Loc. = LAB_X12_Y14; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_9~8'
    Info: 523: + IC(1.058 ns) + CELL(0.177 ns) = 285.189 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[73]~110'
    Info: 524: + IC(1.973 ns) + CELL(0.495 ns) = 287.657 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_10~5'
    Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 287.737 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_10~7'
    Info: 526: + IC(0.000 ns) + CELL(0.458 ns) = 288.195 ns; Loc. = LAB_X38_Y10; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_10~8'
    Info: 527: + IC(1.083 ns) + CELL(0.177 ns) = 289.455 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[76]~103'
    Info: 528: + IC(1.083 ns) + CELL(0.495 ns) = 291.033 ns; Loc. = LAB_X38_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_12~3'
    Info: 529: + IC(0.000 ns) + CELL(0.080 ns) = 291.113 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_12~5'
    Info: 530: + IC(0.000 ns) + CELL(0.080 ns) = 291.193 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_12~7'
    Info: 531: + IC(0.000 ns) + CELL(0.458 ns) = 291.651 ns; Loc. = LAB_X38_Y10; Fanout = 12; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_12~8'
    Info: 532: + IC(1.083 ns) + CELL(0.177 ns) = 292.911 ns; Loc. = LAB_X39_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[80]~95'
    Info: 533: + IC(0.742 ns) + CELL(0.495 ns) = 294.148 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_13~3'
    Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 294.228 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_13~5'
    Info: 535: + IC(0.000 ns) + CELL(0.080 ns) = 294.308 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_13~7'
    Info: 536: + IC(0.000 ns) + CELL(0.458 ns) = 294.766 ns; Loc. = LAB_X38_Y11; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_13~8'
    Info: 537: + IC(1.411 ns) + CELL(0.177 ns) = 296.354 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[84]~87'
    Info: 538: + IC(1.401 ns) + CELL(0.495 ns) = 298.250 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_14~3'
    Info: 539: + IC(0.000 ns) + CELL(0.080 ns) = 298.330 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_14~5'
    Info: 540: + IC(0.000 ns) + CELL(0.080 ns) = 298.410 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_14~7'
    Info: 541: + IC(0.000 ns) + CELL(0.458 ns) = 298.868 ns; Loc. = LAB_X38_Y11; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_14~8'
    Info: 542: + IC(0.742 ns) + CELL(0.177 ns) = 299.787 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[88]~79'
    Info: 543: + IC(1.039 ns) + CELL(0.495 ns) = 301.321 ns; Loc. = LAB_X39_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_15~3'
    Info: 544: + IC(0.000 ns) + CELL(0.080 ns) = 301.401 ns; Loc. = LAB_X39_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_15~5'
    Info: 545: + IC(0.000 ns) + CELL(0.080 ns) = 301.481 ns; Loc. = LAB_X39_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_15~7'
    Info: 546: + IC(0.000 ns) + CELL(0.458 ns) = 301.939 ns; Loc. = LAB_X39_Y11; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_15~8'
    Info: 547: + IC(1.083 ns) + CELL(0.177 ns) = 303.199 ns; Loc. = LAB_X40_Y10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[93]~70'
    Info: 548: + IC(1.073 ns) + CELL(0.495 ns) = 304.767 ns; Loc. = LAB_X40_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_16~5'
    Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 304.847 ns; Loc. = LAB_X40_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_16~7'
    Info: 550: + IC(0.000 ns) + CELL(0.458 ns) = 305.305 ns; Loc. = LAB_X40_Y11; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_16~8'
    Info: 551: + IC(1.084 ns) + CELL(0.177 ns) = 306.566 ns; Loc. = LAB_X40_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[96]~63'
    Info: 552: + IC(1.083 ns) + CELL(0.495 ns) = 308.144 ns; Loc. = LAB_X40_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_17~3'
    Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 308.224 ns; Loc. = LAB_X40_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_17~5'
    Info: 554: + IC(0.000 ns) + CELL(0.080 ns) = 308.304 ns; Loc. = LAB_X40_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_17~7'
    Info: 555: + IC(0.000 ns) + CELL(0.458 ns) = 308.762 ns; Loc. = LAB_X40_Y11; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_17~8'
    Info: 556: + IC(1.381 ns) + CELL(0.177 ns) = 310.320 ns; Loc. = LAB_X42_Y12; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[102]~53'
    Info: 557: + IC(1.381 ns) + CELL(0.495 ns) = 312.196 ns; Loc. = LAB_X40_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_18~7'
    Info: 558: + IC(0.000 ns) + CELL(0.458 ns) = 312.654 ns; Loc. = LAB_X40_Y13; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_18~8'
    Info: 559: + IC(1.073 ns) + CELL(0.177 ns) = 313.904 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[104]~47'
    Info: 560: + IC(1.073 ns) + CELL(0.495 ns) = 315.472 ns; Loc. = LAB_X40_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_19~3'
    Info: 561: + IC(0.000 ns) + CELL(0.080 ns) = 315.552 ns; Loc. = LAB_X40_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_19~5'
    Info: 562: + IC(0.000 ns) + CELL(0.080 ns) = 315.632 ns; Loc. = LAB_X40_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_19~7'
    Info: 563: + IC(0.000 ns) + CELL(0.458 ns) = 316.090 ns; Loc. = LAB_X40_Y13; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_19~8'
    Info: 564: + IC(1.083 ns) + CELL(0.177 ns) = 317.350 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[108]~39'
    Info: 565: + IC(1.084 ns) + CELL(0.495 ns) = 318.929 ns; Loc. = LAB_X39_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_20~3'
    Info: 566: + IC(0.000 ns) + CELL(0.080 ns) = 319.009 ns; Loc. = LAB_X39_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_20~5'
    Info: 567: + IC(0.000 ns) + CELL(0.080 ns) = 319.089 ns; Loc. = LAB_X39_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_20~7'
    Info: 568: + IC(0.000 ns) + CELL(0.458 ns) = 319.547 ns; Loc. = LAB_X39_Y13; Fanout = 13; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_20~8'
    Info: 569: + IC(1.098 ns) + CELL(0.177 ns) = 320.822 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[113]~30'
    Info: 570: + IC(0.742 ns) + CELL(0.495 ns) = 322.059 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_21~5'
    Info: 571: + IC(0.000 ns) + CELL(0.080 ns) = 322.139 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_21~7'
    Info: 572: + IC(0.000 ns) + CELL(0.458 ns) = 322.597 ns; Loc. = LAB_X39_Y16; Fanout = 11; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_21~8'
    Info: 573: + IC(1.083 ns) + CELL(0.177 ns) = 323.857 ns; Loc. = LAB_X40_Y17; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[118]~21'
    Info: 574: + IC(1.073 ns) + CELL(0.495 ns) = 325.425 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_23~7'
    Info: 575: + IC(0.000 ns) + CELL(0.458 ns) = 325.883 ns; Loc. = LAB_X39_Y16; Fanout = 9; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_23~8'
    Info: 576: + IC(0.742 ns) + CELL(0.178 ns) = 326.803 ns; Loc. = LAB_X40_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|StageOut[120]~539'
    Info: 577: + IC(0.475 ns) + CELL(0.517 ns) = 327.795 ns; Loc. = LAB_X40_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_24~1'
    Info: 578: + IC(0.000 ns) + CELL(0.080 ns) = 327.875 ns; Loc. = LAB_X40_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_24~3'
    Info: 579: + IC(0.000 ns) + CELL(0.080 ns) = 327.955 ns; Loc. = LAB_X40_Y16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_24~5'
    Info: 580: + IC(0.000 ns) + CELL(0.458 ns) = 328.413 ns; Loc. = LAB_X40_Y16; Fanout = 3; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|alt_u_div_g2f:divider|op_24~6'
    Info: 581: + IC(1.050 ns) + CELL(0.517 ns) = 329.980 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~1'
    Info: 582: + IC(0.000 ns) + CELL(0.080 ns) = 330.060 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~3'
    Info: 583: + IC(0.000 ns) + CELL(0.080 ns) = 330.140 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~5'
    Info: 584: + IC(0.000 ns) + CELL(0.080 ns) = 330.220 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~7'
    Info: 585: + IC(0.000 ns) + CELL(0.080 ns) = 330.300 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~9'
    Info: 586: + IC(0.000 ns) + CELL(0.080 ns) = 330.380 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~11'
    Info: 587: + IC(0.000 ns) + CELL(0.080 ns) = 330.460 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~13'
    Info: 588: + IC(0.000 ns) + CELL(0.080 ns) = 330.540 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~15'
    Info: 589: + IC(0.000 ns) + CELL(0.080 ns) = 330.620 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~17'
    Info: 590: + IC(0.000 ns) + CELL(0.080 ns) = 330.700 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~19'
    Info: 591: + IC(0.000 ns) + CELL(0.080 ns) = 330.780 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~21'
    Info: 592: + IC(0.000 ns) + CELL(0.080 ns) = 330.860 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~23'
    Info: 593: + IC(0.000 ns) + CELL(0.080 ns) = 330.940 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~25'
    Info: 594: + IC(0.000 ns) + CELL(0.080 ns) = 331.020 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~27'
    Info: 595: + IC(0.000 ns) + CELL(0.080 ns) = 331.100 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~29'
    Info: 596: + IC(0.000 ns) + CELL(0.080 ns) = 331.180 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~31'
    Info: 597: + IC(0.098 ns) + CELL(0.080 ns) = 331.358 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~33'
    Info: 598: + IC(0.000 ns) + CELL(0.080 ns) = 331.438 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~35'
    Info: 599: + IC(0.000 ns) + CELL(0.080 ns) = 331.518 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~37'
    Info: 600: + IC(0.000 ns) + CELL(0.080 ns) = 331.598 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~39'
    Info: 601: + IC(0.000 ns) + CELL(0.080 ns) = 331.678 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~41'
    Info: 602: + IC(0.000 ns) + CELL(0.080 ns) = 331.758 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~43'
    Info: 603: + IC(0.000 ns) + CELL(0.080 ns) = 331.838 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~45'
    Info: 604: + IC(0.000 ns) + CELL(0.080 ns) = 331.918 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~47'
    Info: 605: + IC(0.000 ns) + CELL(0.080 ns) = 331.998 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~49'
    Info: 606: + IC(0.000 ns) + CELL(0.080 ns) = 332.078 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~51'
    Info: 607: + IC(0.000 ns) + CELL(0.080 ns) = 332.158 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~53'
    Info: 608: + IC(0.000 ns) + CELL(0.080 ns) = 332.238 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~55'
    Info: 609: + IC(0.000 ns) + CELL(0.080 ns) = 332.318 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~57'
    Info: 610: + IC(0.000 ns) + CELL(0.080 ns) = 332.398 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~59'
    Info: 611: + IC(0.000 ns) + CELL(0.458 ns) = 332.856 ns; Loc. = LAB_X39_Y14; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|op_1~60'
    Info: 612: + IC(0.731 ns) + CELL(0.544 ns) = 334.131 ns; Loc. = LAB_X39_Y17; Fanout = 4; COMB Node = 'lpm_divide:Div2|lpm_divide_5so:auto_generated|abs_divider_ibg:divider|quotient[30]~35'
    Info: 613: + IC(0.354 ns) + CELL(0.322 ns) = 334.807 ns; Loc. = LAB_X39_Y17; Fanout = 1; COMB Node = 'Equal86~2'
    Info: 614: + IC(1.035 ns) + CELL(0.541 ns) = 336.383 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'Equal86~4'
    Info: 615: + IC(0.131 ns) + CELL(0.512 ns) = 337.026 ns; Loc. = LAB_X42_Y15; Fanout = 6; COMB Node = 'Equal86~11'
    Info: 616: + IC(1.381 ns) + CELL(0.178 ns) = 338.585 ns; Loc. = LAB_X40_Y16; Fanout = 4; COMB Node = 'Equal86~14'
    Info: 617: + IC(1.960 ns) + CELL(0.178 ns) = 340.723 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'hex1[6]~37'
    Info: 618: + IC(0.365 ns) + CELL(0.545 ns) = 341.633 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'hex1[3]~38'
    Info: 619: + IC(1.419 ns) + CELL(0.178 ns) = 343.230 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'hex1[4]~40'
    Info: 620: + IC(0.154 ns) + CELL(0.521 ns) = 343.905 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'hex1[4]~42'
    Info: 621: + IC(0.131 ns) + CELL(0.544 ns) = 344.580 ns; Loc. = LAB_X21_Y11; Fanout = 1; REG Node = 'hex1[4]$latch'
    Info: Total cell delay = 150.912 ns ( 43.80 % )
    Info: Total interconnect delay = 193.668 ns ( 56.20 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources
    Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 46 output pins without output pin load capacitance assignment
    Info: Pin "ledr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin ledg[1] has GND driving its datain port
    Info: Pin ledg[2] has GND driving its datain port
    Info: Pin ledg[3] has GND driving its datain port
    Info: Pin ledg[4] has GND driving its datain port
    Info: Pin ledg[5] has GND driving its datain port
    Info: Pin ledg[6] has GND driving its datain port
    Info: Pin ledg[7] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Mon Nov 04 09:04:21 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:10


