Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.392       0.000              0           2132
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   498.636       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   997.124       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK              23.442       0.000              0           1417
 DebugCore_CAPTURE      DebugCore_JCLK              21.889       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE           45.665       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.312       0.000              0           2132
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.367       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.314       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           1417
 DebugCore_CAPTURE      DebugCore_JCLK              22.708       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE            2.290       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.671       0.000              0            751
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.665       0.000              0            751
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.481       0.000              0           2132
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   499.041       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   997.948       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK              23.871       0.000              0           1417
 DebugCore_CAPTURE      DebugCore_JCLK              22.645       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE           47.120       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.251       0.000              0           2132
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.287       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.252       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           1417
 DebugCore_CAPTURE      DebugCore_JCLK              23.810       0.000              0            122
 DebugCore_JCLK         DebugCore_CAPTURE            1.584       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.569       0.000              0            751
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.499       0.000              0            751
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

