Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 20:28:40 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_design_analysis -file ./report/fir_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------+
|      Characteristics      |                              Path #1                              |
+---------------------------+-------------------------------------------------------------------+
| Requirement               | 5.000                                                             |
| Path Delay                | 2.933                                                             |
| Logic Delay               | 0.916(32%)                                                        |
| Net Delay                 | 2.017(68%)                                                        |
| Clock Skew                | -0.017                                                            |
| Slack                     | 2.029                                                             |
| Clock Uncertainty         | 0.035                                                             |
| Clock Relationship        | Timed                                                             |
| Clock Delay Group         | Same Clock                                                        |
| Logic Levels              | 2                                                                 |
| Routes                    | 1                                                                 |
| Logical Path              | DSP_OUTPUT/CLK-(16)-DSP_C_DATA-(2)-DSP_ALU-DSP_OUTPUT/ALU_OUT[46] |
| Start Point Clock         | ap_clk                                                            |
| End Point Clock           | ap_clk                                                            |
| DSP Block                 | Seq                                                               |
| RAM Registers             | None-None                                                         |
| IO Crossings              | 0                                                                 |
| SLR Crossings             | 0                                                                 |
| PBlocks                   | 0                                                                 |
| High Fanout               | 16                                                                |
| Dont Touch                | 0                                                                 |
| Mark Debug                | 0                                                                 |
| Start Point Pin Primitive | DSP_OUTPUT/CLK                                                    |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[46]                                            |
| Start Point Pin           | DSP_OUTPUT_INST/CLK                                               |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[46]                                       |
+---------------------------+-------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3738, 992)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+
| End Point Clock | Requirement |  0  |  1 |  2  |  3  |
+-----------------+-------------+-----+----+-----+-----+
| ap_clk          | 5.000ns     | 110 | 17 | 515 | 358 |
+-----------------+-------------+-----+----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


