<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.647</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X64Y88.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathFromToDelay"><twSlack>12.353</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>2.647</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y89.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>2.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X64Y88.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathFromToDelay"><twSlack>12.353</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>2.647</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y89.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>2.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X66Y87.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathFromToDelay"><twSlack>12.525</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>2.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y89.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>2.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X67Y82.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.482</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.991</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>1.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X66Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.601</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twDest><twDelConst>0.000</twDelConst><twDel>1.110</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.601</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y86.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.656</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X64Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMinDelay" ><twTotDel>1.616</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.125</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y87.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="21" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.407</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y90.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathFromToDelay"><twSlack>13.593</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y90.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.507</twRouteDel><twTotDel>1.407</twTotDel><twDestClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y90.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMinDelay" ><twTotDel>0.991</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twDelConst>0.000</twDelConst><twDel>0.859</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>0.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y90.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.991</twTotDel><twDestClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="26" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>3078</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2298</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG (SLICE_X0Y0.G1), 11 paths
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.770</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.994</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.120</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y0.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.563</twLogDel><twRouteDel>10.207</twRouteDel><twTotDel>12.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.727</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.951</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.727</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.120</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y0.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>10.165</twRouteDel><twTotDel>12.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.717</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.941</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.717</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y89.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_control&lt;4&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.120</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y0.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>10.158</twRouteDel><twTotDel>12.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG (SLICE_X0Y5.G4), 11 paths
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.483</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.707</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">8.833</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.563</twLogDel><twRouteDel>9.920</twRouteDel><twTotDel>12.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.440</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.664</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">8.833</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>9.878</twRouteDel><twTotDel>12.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.430</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.654</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y89.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_control&lt;4&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">8.833</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>9.871</twRouteDel><twTotDel>12.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG (SLICE_X4Y3.G2), 11 paths
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.456</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.680</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">8.806</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.563</twLogDel><twRouteDel>9.893</twRouteDel><twTotDel>12.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.413</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.637</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">8.806</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>9.851</twRouteDel><twTotDel>12.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.403</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>11.627</twDel><twSUTime>0.776</twSUTime><twTotPathDel>12.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y89.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_control&lt;4&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">8.806</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y3.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>9.844</twRouteDel><twTotDel>12.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_USER_REG (SLICE_X0Y7.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMinDelay" ><twTotDel>1.139</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[138].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>0.652</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[138].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;140&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[138].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;139&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y7.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>1.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/S_USER_REG (SLICE_X1Y19.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMinDelay" ><twTotDel>1.102</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[114].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>0.654</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[114].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;116&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[114].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;115&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y19.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/S_USER_REG (SLICE_X19Y17.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMinDelay" ><twTotDel>1.108</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[100].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>0.660</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[100].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;102&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[100].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;101&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y17.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="51" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>75173078</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>451</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2211613" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG (SLICE_X57Y2.G3), 2211613 paths
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>32.168</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.440</twDel><twSUTime>0.728</twSUTime><twTotPathDel>32.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y79.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_8_f5</twComp><twBEL>uut/registers/mux18_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.506</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y16.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_6_f511</twComp><twBEL>dmem/Mmux_drdata_varindex0000_5_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y17.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_5_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y17.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_7_f510</twComp><twBEL>dmem/Mmux_drdata_varindex0000_4_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y15.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_4_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y15.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;27&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0000_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>drdata&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y2.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.131</twLogDel><twRouteDel>20.037</twRouteDel><twTotDel>32.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>32.168</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.440</twDel><twSUTime>0.728</twSUTime><twTotPathDel>32.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.506</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y16.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_6_f511</twComp><twBEL>dmem/Mmux_drdata_varindex0000_5_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y17.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_5_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y17.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_7_f510</twComp><twBEL>dmem/Mmux_drdata_varindex0000_4_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y15.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_4_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y15.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;27&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0000_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>drdata&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y2.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.131</twLogDel><twRouteDel>20.037</twRouteDel><twTotDel>32.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>32.019</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.291</twDel><twSUTime>0.728</twSUTime><twTotPathDel>32.019</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.376</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y16.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_7_f511</twComp><twBEL>dmem/Mmux_drdata_varindex0000_6_f6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y17.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_6_f63</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y17.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_7_f510</twComp><twBEL>dmem/Mmux_drdata_varindex0000_4_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y15.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_4_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y15.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;27&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0000_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>drdata&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y2.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.112</twLogDel><twRouteDel>19.907</twRouteDel><twTotDel>32.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2211613" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG (SLICE_X36Y13.G3), 2211613 paths
</twPathRptBanner><twPathRpt anchorID="58"><twUnconstPath anchorID="59" twDataPathType="twDataPathMaxDelay" ><twTotDel>31.943</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.167</twDel><twSUTime>0.776</twSUTime><twTotPathDel>31.943</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y79.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_8_f5</twComp><twBEL>uut/registers/mux18_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.307</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_6_f511</twComp><twBEL>dmem/Mmux_drdata_varindex0002_5_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_5_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_7_f510</twComp><twBEL>dmem/Mmux_drdata_varindex0002_4_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y29.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_4_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y29.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;13&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0002_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>drdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.179</twLogDel><twRouteDel>19.764</twRouteDel><twTotDel>31.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="60"><twUnconstPath anchorID="61" twDataPathType="twDataPathMaxDelay" ><twTotDel>31.943</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.167</twDel><twSUTime>0.776</twSUTime><twTotPathDel>31.943</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.307</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_6_f511</twComp><twBEL>dmem/Mmux_drdata_varindex0002_5_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_5_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_7_f510</twComp><twBEL>dmem/Mmux_drdata_varindex0002_4_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y29.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_4_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y29.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;13&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0002_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>drdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.179</twLogDel><twRouteDel>19.764</twRouteDel><twTotDel>31.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMaxDelay" ><twTotDel>31.788</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.012</twDel><twSUTime>0.776</twSUTime><twTotPathDel>31.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.192</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y76.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux14_4_f7</twComp><twBEL>uut/registers/mux14_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y76.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux14_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y76.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux14_4_f7</twComp><twBEL>uut/registers/mux14_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y70.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>uut/registers/mux14_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N155</twComp><twBEL>uut/alu_control/i1&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>uut/i1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N317</twComp><twBEL>uut/alu/Sh118_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y65.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>N317</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y65.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh116</twComp><twBEL>N317_rt</twBEL><twBEL>uut/alu/Sh116_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>uut/alu/Sh116</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.307</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_6_f511</twComp><twBEL>dmem/Mmux_drdata_varindex0002_5_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_5_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_7_f510</twComp><twBEL>dmem/Mmux_drdata_varindex0002_4_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y29.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0002_4_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y29.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;13&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0002_2_f8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>drdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.471</twLogDel><twRouteDel>19.317</twRouteDel><twTotDel>31.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2211613" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG (SLICE_X37Y23.F1), 2211613 paths
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>31.923</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.195</twDel><twSUTime>0.728</twSUTime><twTotPathDel>31.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y79.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_8_f5</twComp><twBEL>uut/registers/mux18_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.526</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_6_f523</twComp><twBEL>dmem/Mmux_drdata_varindex0000_5_f6_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_5_f615</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y19.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_7_f522</twComp><twBEL>dmem/Mmux_drdata_varindex0000_4_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_4_f77</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;31&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0000_2_f8_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>drdata&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.131</twLogDel><twRouteDel>19.792</twRouteDel><twTotDel>31.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>31.923</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.195</twDel><twSUTime>0.728</twSUTime><twTotPathDel>31.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.526</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_6_f523</twComp><twBEL>dmem/Mmux_drdata_varindex0000_5_f6_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_5_f615</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y19.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_7_f522</twComp><twBEL>dmem/Mmux_drdata_varindex0000_4_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_4_f77</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;31&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0000_2_f8_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>drdata&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.131</twLogDel><twRouteDel>19.792</twRouteDel><twTotDel>31.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>31.918</twTotDel><twSrc BELType="FF">uut/pc_5</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>31.190</twDel><twSUTime>0.728</twSUTime><twTotPathDel>31.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>uut/pc_5</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp><twBEL>uut/pc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>uut/pc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N473</twComp><twBEL>imem/Mrom_idata98</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>imem/Mrom_idata98</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>idata&lt;12&gt;</twComp><twBEL>idata&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>idata&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/control/N4</twComp><twBEL>imem/Mrom_idata5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>idata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/rs1&lt;0&gt;</twComp><twBEL>uut/control/imm&lt;12&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uut/control/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>uut/imm&lt;12&gt;</twComp><twBEL>uut/control/rs1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.665</twDelInfo><twComp>uut/rs1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uut/registers/mux18_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp><twBEL>uut/registers/mux18_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>uut/registers/mux18_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N202</twComp><twBEL>uut/alu_control/i1&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>uut/i1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N225</twComp><twBEL>uut/alu/Sh120_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/Sh14420</twComp><twBEL>uut/alu/Sh120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y63.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>uut/alu/Sh120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y63.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>uut/alu/Sh148</twComp><twBEL>uut/alu/Sh148_F</twBEL><twBEL>uut/alu/Sh148</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>uut/alu/Sh148</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>N665</twComp><twBEL>uut/alu/out&lt;4&gt;123_SW01</twBEL><twBEL>uut/alu/out&lt;4&gt;123_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>N665</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp><twBEL>uut/alu/out&lt;4&gt;123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>uut/alu/out&lt;4&gt;123</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dmem/m_93_cmp_eq0000</twComp><twBEL>uut/alu/out&lt;4&gt;209</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>196</twFanCnt><twDelInfo twEdge="twRising">4.521</twDelInfo><twComp>daddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y16.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_5_f57</twComp><twBEL>dmem/Mmux_drdata_varindex0000_4_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_4_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_6_f521</twComp><twBEL>dmem/Mmux_drdata_varindex0000_3_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dmem/Mmux_drdata_varindex0000_3_f77</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>drdata&lt;31&gt;</twComp><twBEL>dmem/Mmux_drdata_varindex0000_2_f8_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>drdata&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>12.131</twLogDel><twRouteDel>19.787</twRouteDel><twTotDel>31.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X34Y13.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMinDelay" ><twTotDel>1.139</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/U_FALLING</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twDel>0.652</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/U_FALLING</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y10.CLK</twSrcSite><twSrcClk twEdge ="twFalling">drdata&lt;9&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/falling_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/U_FALLING</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/falling_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y13.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>1.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X25Y59.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMinDelay" ><twTotDel>1.102</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.654</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/fd1_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y59.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X5Y3.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMinDelay" ><twTotDel>1.108</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.660</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising">dwdata&lt;15&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/rising_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/rising_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y3.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="76" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>7827</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1462</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.137</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG (SLICE_X3Y8.G1), 11 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.863</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>13.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.535</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>10.622</twRouteDel><twTotDel>13.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.906</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>13.094</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.535</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.514</twLogDel><twRouteDel>10.580</twRouteDel><twTotDel>13.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.916</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>13.084</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y89.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_control&lt;4&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.535</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.511</twLogDel><twRouteDel>10.573</twRouteDel><twTotDel>13.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X0Y4.G1), 11 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.999</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>13.001</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.351</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>2.563</twLogDel><twRouteDel>10.438</twRouteDel><twTotDel>13.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.042</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>12.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.351</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>10.396</twRouteDel><twTotDel>12.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.052</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>12.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y89.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_control&lt;4&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.351</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>10.389</twRouteDel><twTotDel>12.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X2Y8.G3), 11 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.208</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>12.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.142</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>2.563</twLogDel><twRouteDel>10.229</twRouteDel><twTotDel>12.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.251</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>12.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X65Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.142</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>10.187</twRouteDel><twTotDel>12.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.261</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>12.739</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y89.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y89.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_control&lt;4&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/fd1_out</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>684</twFanCnt><twDelInfo twEdge="twRising">9.142</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>10.180</twRouteDel><twTotDel>12.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X3Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.799</twSlack><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/fd3_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;156&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X55Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.799</twSlack><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/fd3_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;122&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X53Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/fd3_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;172&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;/SR" logResource="icon_instance/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/SR" locationPin="SLICE_X67Y88.SR" clockNet="icon_instance/U0/U_ICON/iSEL"/><twPinLimit anchorID="103" type="MINHIGHPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;/SR" logResource="icon_instance/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/SR" locationPin="SLICE_X67Y88.SR" clockNet="icon_instance/U0/U_ICON/iSEL"/><twPinLimit anchorID="104" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="icon_instance/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;/SR" logResource="icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/SR" locationPin="SLICE_X67Y88.SR" clockNet="icon_instance/U0/U_ICON/iSEL"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="105">0</twUnmetConstCnt><twDataSheet anchorID="106" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="107"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>75184002</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>10243</twConnCnt></twConstCov><twStats anchorID="108"><twMinPer>13.137</twMinPer><twFootnote number="1" /><twMaxFreq>76.121</twMaxFreq><twMaxFromToDel>2.647</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov  4 10:27:12 2019 </twTimestamp></twFoot><twClientInfo anchorID="109"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 457 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
