
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : rs.tcl                                  */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
read_file -f sverilog [list "verilog/rs.sv"]
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv
Opening include file sys_defs.svh
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv:289: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine RS_Line line 90 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     opb_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     is_free_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  opa_valid_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  opb_valid_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     opa_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RS_Line line 114 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/rs.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   rob_idx_out_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      PC_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  Operation_out_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    offset_out_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    rd_mem_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    wr_mem_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| dest_PRF_idx_out_reg | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
