
STM32_RF_Cloner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c730  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004d9c  0800c8d0  0800c8d0  0000d8d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801166c  0801166c  000131f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801166c  0801166c  0001266c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011674  08011674  000131f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011674  08011674  00012674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011678  08011678  00012678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0801167c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007fc8  200001f4  08011870  000131f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200081bc  08011870  000141bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001513b  00000000  00000000  00013224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031b6  00000000  00000000  0002835f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  0002b518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea2  00000000  00000000  0002c7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189b1  00000000  00000000  0002d68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015aa6  00000000  00000000  0004603b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000931db  00000000  00000000  0005bae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eecbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fdc  00000000  00000000  000eed00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000f4cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c8b8 	.word	0x0800c8b8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800c8b8 	.word	0x0800c8b8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <CC1101_WaitMiso>:
#define CS_HIGH(hcc)  HAL_GPIO_WritePin((hcc)->cs_port, (hcc)->cs_pin, GPIO_PIN_SET)

/* ==================== Private Functions ==================== */

static void CC1101_WaitMiso(CC1101_HandleTypeDef *hcc)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
    // MISO goes low when CC1101 is ready
    // For simplicity, we use a small delay
    HAL_Delay(1);
 8000eec:	2001      	movs	r0, #1
 8000eee:	f005 f825 	bl	8005f3c <HAL_Delay>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <CC1101_Init>:
/* ==================== Initialization ==================== */

HAL_StatusTypeDef CC1101_Init(CC1101_HandleTypeDef *hcc, SPI_HandleTypeDef *hspi,
                               GPIO_TypeDef *cs_port, uint16_t cs_pin,
                               GPIO_TypeDef *gdo0_port, uint16_t gdo0_pin)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
 8000f08:	807b      	strh	r3, [r7, #2]
    hcc->hspi = hspi;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	68ba      	ldr	r2, [r7, #8]
 8000f0e:	601a      	str	r2, [r3, #0]
    hcc->cs_port = cs_port;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	605a      	str	r2, [r3, #4]
    hcc->cs_pin = cs_pin;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	887a      	ldrh	r2, [r7, #2]
 8000f1a:	811a      	strh	r2, [r3, #8]
    hcc->gdo0_port = gdo0_port;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	60da      	str	r2, [r3, #12]
    hcc->gdo0_pin = gdo0_pin;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	8bba      	ldrh	r2, [r7, #28]
 8000f26:	821a      	strh	r2, [r3, #16]
    hcc->frequency_mhz = 433.92f;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4a18      	ldr	r2, [pc, #96]	@ (8000f8c <CC1101_Init+0x90>)
 8000f2c:	615a      	str	r2, [r3, #20]
    hcc->mode = CC1101_MODE_RX;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2200      	movs	r2, #0
 8000f32:	749a      	strb	r2, [r3, #18]

    // Ensure CS is high initially
    CS_HIGH(hcc);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	6858      	ldr	r0, [r3, #4]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	891b      	ldrh	r3, [r3, #8]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f005 fe44 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000f44:	200a      	movs	r0, #10
 8000f46:	f004 fff9 	bl	8005f3c <HAL_Delay>

    // Reset the CC1101
    CC1101_Reset(hcc);
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f000 f8fc 	bl	8001148 <CC1101_Reset>
    HAL_Delay(10);
 8000f50:	200a      	movs	r0, #10
 8000f52:	f004 fff3 	bl	8005f3c <HAL_Delay>

    // Check if CC1101 is connected
    if (!CC1101_IsConnected(hcc)) {
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f000 fa96 	bl	8001488 <CC1101_IsConnected>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	f083 0301 	eor.w	r3, r3, #1
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <CC1101_Init+0x70>
        return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e00b      	b.n	8000f84 <CC1101_Init+0x88>
    }

    // Configure for ASK/OOK modulation (garage door remotes)
    CC1101_ConfigureForASK_OOK(hcc);
 8000f6c:	68f8      	ldr	r0, [r7, #12]
 8000f6e:	f000 f959 	bl	8001224 <CC1101_ConfigureForASK_OOK>

    // Set default frequency
    CC1101_SetFrequency(hcc, 433.92f);
 8000f72:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8000f90 <CC1101_Init+0x94>
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f000 f916 	bl	80011a8 <CC1101_SetFrequency>

    // Configure GDO0 for raw data output
    CC1101_ConfigureGDO0_RawData(hcc);
 8000f7c:	68f8      	ldr	r0, [r7, #12]
 8000f7e:	f000 fa66 	bl	800144e <CC1101_ConfigureGDO0_RawData>
    // NOTE: GDO0 role-based ayarlanacak (RX: 0x0D/0x4D output, TX: 0x2D input)
    // CC1101_ConfigureGDO0_RawData(hcc);

    return HAL_OK;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	43d8f5c3 	.word	0x43d8f5c3
 8000f90:	43d8f5c3 	.word	0x43d8f5c3

08000f94 <CC1101_WriteReg>:

/* ==================== Basic SPI Operations ==================== */

void CC1101_WriteReg(CC1101_HandleTypeDef *hcc, uint8_t addr, uint8_t data)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	70fb      	strb	r3, [r7, #3]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {addr | CC1101_WRITE_SINGLE, data};
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	733b      	strb	r3, [r7, #12]
 8000fa8:	78bb      	ldrb	r3, [r7, #2]
 8000faa:	737b      	strb	r3, [r7, #13]

    CS_LOW(hcc);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6858      	ldr	r0, [r3, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	891b      	ldrh	r3, [r3, #8]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f005 fe08 	bl	8006bcc <HAL_GPIO_WritePin>
    CC1101_WaitMiso(hcc);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff91 	bl	8000ee4 <CC1101_WaitMiso>
    HAL_SPI_Transmit(hcc->hspi, tx, 2, 100);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6818      	ldr	r0, [r3, #0]
 8000fc6:	f107 010c 	add.w	r1, r7, #12
 8000fca:	2364      	movs	r3, #100	@ 0x64
 8000fcc:	2202      	movs	r2, #2
 8000fce:	f006 fb52 	bl	8007676 <HAL_SPI_Transmit>
    CS_HIGH(hcc);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6858      	ldr	r0, [r3, #4]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	891b      	ldrh	r3, [r3, #8]
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f005 fdf5 	bl	8006bcc <HAL_GPIO_WritePin>
}
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <CC1101_ReadReg>:

uint8_t CC1101_ReadReg(CC1101_HandleTypeDef *hcc, uint8_t addr)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b084      	sub	sp, #16
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	70fb      	strb	r3, [r7, #3]
    uint8_t tx = addr | CC1101_READ_SINGLE;
 8000ff6:	78fb      	ldrb	r3, [r7, #3]
 8000ff8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	73bb      	strb	r3, [r7, #14]

    CS_LOW(hcc);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6858      	ldr	r0, [r3, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	891b      	ldrh	r3, [r3, #8]
 800100c:	2200      	movs	r2, #0
 800100e:	4619      	mov	r1, r3
 8001010:	f005 fddc 	bl	8006bcc <HAL_GPIO_WritePin>
    CC1101_WaitMiso(hcc);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff65 	bl	8000ee4 <CC1101_WaitMiso>
    HAL_SPI_Transmit(hcc->hspi, &tx, 1, 100);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6818      	ldr	r0, [r3, #0]
 800101e:	f107 010f 	add.w	r1, r7, #15
 8001022:	2364      	movs	r3, #100	@ 0x64
 8001024:	2201      	movs	r2, #1
 8001026:	f006 fb26 	bl	8007676 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hcc->hspi, &rx, 1, 100);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	f107 010e 	add.w	r1, r7, #14
 8001032:	2364      	movs	r3, #100	@ 0x64
 8001034:	2201      	movs	r2, #1
 8001036:	f006 fc62 	bl	80078fe <HAL_SPI_Receive>
    CS_HIGH(hcc);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6858      	ldr	r0, [r3, #4]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	891b      	ldrh	r3, [r3, #8]
 8001042:	2201      	movs	r2, #1
 8001044:	4619      	mov	r1, r3
 8001046:	f005 fdc1 	bl	8006bcc <HAL_GPIO_WritePin>

    return rx;
 800104a:	7bbb      	ldrb	r3, [r7, #14]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <CC1101_ReadStatus>:

uint8_t CC1101_ReadStatus(CC1101_HandleTypeDef *hcc, uint8_t addr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	70fb      	strb	r3, [r7, #3]
    uint8_t tx = addr | CC1101_READ_BURST;  // Status registers need burst bit
 8001060:	78fb      	ldrb	r3, [r7, #3]
 8001062:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001066:	b2db      	uxtb	r3, r3
 8001068:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	73bb      	strb	r3, [r7, #14]

    CS_LOW(hcc);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6858      	ldr	r0, [r3, #4]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	891b      	ldrh	r3, [r3, #8]
 8001076:	2200      	movs	r2, #0
 8001078:	4619      	mov	r1, r3
 800107a:	f005 fda7 	bl	8006bcc <HAL_GPIO_WritePin>
    CC1101_WaitMiso(hcc);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff30 	bl	8000ee4 <CC1101_WaitMiso>
    HAL_SPI_Transmit(hcc->hspi, &tx, 1, 100);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6818      	ldr	r0, [r3, #0]
 8001088:	f107 010f 	add.w	r1, r7, #15
 800108c:	2364      	movs	r3, #100	@ 0x64
 800108e:	2201      	movs	r2, #1
 8001090:	f006 faf1 	bl	8007676 <HAL_SPI_Transmit>
    HAL_SPI_Receive(hcc->hspi, &rx, 1, 100);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6818      	ldr	r0, [r3, #0]
 8001098:	f107 010e 	add.w	r1, r7, #14
 800109c:	2364      	movs	r3, #100	@ 0x64
 800109e:	2201      	movs	r2, #1
 80010a0:	f006 fc2d 	bl	80078fe <HAL_SPI_Receive>
    CS_HIGH(hcc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6858      	ldr	r0, [r3, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	891b      	ldrh	r3, [r3, #8]
 80010ac:	2201      	movs	r2, #1
 80010ae:	4619      	mov	r1, r3
 80010b0:	f005 fd8c 	bl	8006bcc <HAL_GPIO_WritePin>

    return rx;
 80010b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <CC1101_WriteStrobe>:

void CC1101_WriteStrobe(CC1101_HandleTypeDef *hcc, uint8_t strobe)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	70fb      	strb	r3, [r7, #3]
    printf("[ST] Strobe start (0x%02X)\r\n", strobe);
 80010cc:	78fb      	ldrb	r3, [r7, #3]
 80010ce:	4619      	mov	r1, r3
 80010d0:	4818      	ldr	r0, [pc, #96]	@ (8001134 <CC1101_WriteStrobe+0x74>)
 80010d2:	f009 fc85 	bl	800a9e0 <iprintf>
    CS_LOW(hcc);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6858      	ldr	r0, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	891b      	ldrh	r3, [r3, #8]
 80010de:	2200      	movs	r2, #0
 80010e0:	4619      	mov	r1, r3
 80010e2:	f005 fd73 	bl	8006bcc <HAL_GPIO_WritePin>
    
    // Simplifed MISO wait: Just delay
    HAL_Delay(2);
 80010e6:	2002      	movs	r0, #2
 80010e8:	f004 ff28 	bl	8005f3c <HAL_Delay>
    printf("[ST] Waited 2ms\r\n");
 80010ec:	4812      	ldr	r0, [pc, #72]	@ (8001138 <CC1101_WriteStrobe+0x78>)
 80010ee:	f009 fce7 	bl	800aac0 <puts>

    if (HAL_SPI_Transmit(hcc->hspi, &strobe, 1, 100) != HAL_OK) {
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	1cf9      	adds	r1, r7, #3
 80010f8:	2364      	movs	r3, #100	@ 0x64
 80010fa:	2201      	movs	r2, #1
 80010fc:	f006 fabb 	bl	8007676 <HAL_SPI_Transmit>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d003      	beq.n	800110e <CC1101_WriteStrobe+0x4e>
        printf("[ST] SPI Transmit ERROR!\r\n");
 8001106:	480d      	ldr	r0, [pc, #52]	@ (800113c <CC1101_WriteStrobe+0x7c>)
 8001108:	f009 fcda 	bl	800aac0 <puts>
 800110c:	e002      	b.n	8001114 <CC1101_WriteStrobe+0x54>
    } else {
        printf("[ST] SPI Transmit OK\r\n");
 800110e:	480c      	ldr	r0, [pc, #48]	@ (8001140 <CC1101_WriteStrobe+0x80>)
 8001110:	f009 fcd6 	bl	800aac0 <puts>
    }
    
    CS_HIGH(hcc);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6858      	ldr	r0, [r3, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	891b      	ldrh	r3, [r3, #8]
 800111c:	2201      	movs	r2, #1
 800111e:	4619      	mov	r1, r3
 8001120:	f005 fd54 	bl	8006bcc <HAL_GPIO_WritePin>
    printf("[ST] Strobe done\r\n");
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <CC1101_WriteStrobe+0x84>)
 8001126:	f009 fccb 	bl	800aac0 <puts>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	0800c8d0 	.word	0x0800c8d0
 8001138:	0800c8f0 	.word	0x0800c8f0
 800113c:	0800c904 	.word	0x0800c904
 8001140:	0800c920 	.word	0x0800c920
 8001144:	0800c938 	.word	0x0800c938

08001148 <CC1101_Reset>:

/* ==================== Configuration ==================== */

void CC1101_Reset(CC1101_HandleTypeDef *hcc)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    CS_HIGH(hcc);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6858      	ldr	r0, [r3, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	891b      	ldrh	r3, [r3, #8]
 8001158:	2201      	movs	r2, #1
 800115a:	4619      	mov	r1, r3
 800115c:	f005 fd36 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001160:	2001      	movs	r0, #1
 8001162:	f004 feeb 	bl	8005f3c <HAL_Delay>
    CS_LOW(hcc);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6858      	ldr	r0, [r3, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	891b      	ldrh	r3, [r3, #8]
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	f005 fd2b 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f004 fee0 	bl	8005f3c <HAL_Delay>
    CS_HIGH(hcc);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6858      	ldr	r0, [r3, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	891b      	ldrh	r3, [r3, #8]
 8001184:	2201      	movs	r2, #1
 8001186:	4619      	mov	r1, r3
 8001188:	f005 fd20 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800118c:	2001      	movs	r0, #1
 800118e:	f004 fed5 	bl	8005f3c <HAL_Delay>

    CC1101_WriteStrobe(hcc, CC1101_SRES);
 8001192:	2130      	movs	r1, #48	@ 0x30
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff93 	bl	80010c0 <CC1101_WriteStrobe>
    HAL_Delay(10);
 800119a:	200a      	movs	r0, #10
 800119c:	f004 fece 	bl	8005f3c <HAL_Delay>
}
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <CC1101_SetFrequency>:

void CC1101_SetFrequency(CC1101_HandleTypeDef *hcc, float freq_mhz)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	ed87 0a00 	vstr	s0, [r7]
    hcc->frequency_mhz = freq_mhz;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	615a      	str	r2, [r3, #20]
    // CC1101 frequency calculation:
    // F_carrier = (F_XOSC / 2^16) * FREQ
    // F_XOSC = 26 MHz for standard CC1101 modules
    // FREQ = F_carrier * 2^16 / F_XOSC

    uint32_t freq_reg = (uint32_t)((freq_mhz * 1000000.0f * 65536.0f) / 26000000.0f);
 80011ba:	edd7 7a00 	vldr	s15, [r7]
 80011be:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001218 <CC1101_SetFrequency+0x70>
 80011c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011c6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800121c <CC1101_SetFrequency+0x74>
 80011ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ce:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001220 <CC1101_SetFrequency+0x78>
 80011d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011da:	ee17 3a90 	vmov	r3, s15
 80011de:	60fb      	str	r3, [r7, #12]

    CC1101_WriteReg(hcc, CC1101_FREQ2, (freq_reg >> 16) & 0xFF);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	0c1b      	lsrs	r3, r3, #16
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	461a      	mov	r2, r3
 80011e8:	210d      	movs	r1, #13
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff fed2 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FREQ1, (freq_reg >> 8) & 0xFF);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	0a1b      	lsrs	r3, r3, #8
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	461a      	mov	r2, r3
 80011f8:	210e      	movs	r1, #14
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff feca 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FREQ0, freq_reg & 0xFF);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	461a      	mov	r2, r3
 8001206:	210f      	movs	r1, #15
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff fec3 	bl	8000f94 <CC1101_WriteReg>
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	49742400 	.word	0x49742400
 800121c:	47800000 	.word	0x47800000
 8001220:	4bc65d40 	.word	0x4bc65d40

08001224 <CC1101_ConfigureForASK_OOK>:

void CC1101_ConfigureForASK_OOK(CC1101_HandleTypeDef *hcc)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
    // Configuration optimized for ASK/OOK garage door remotes
    // These settings are tuned for 433.92 MHz fixed-code remotes

    CC1101_WriteReg(hcc, CC1101_FSCTRL1,  0x06);  // Frequency synthesizer control
 800122c:	2206      	movs	r2, #6
 800122e:	210b      	movs	r1, #11
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff feaf 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FSCTRL0,  0x00);
 8001236:	2200      	movs	r2, #0
 8001238:	210c      	movs	r1, #12
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff feaa 	bl	8000f94 <CC1101_WriteReg>

    // Modem configuration for ASK/OOK
    // UPDATED: 325 kHz bandwidth + 433.92 MHz for maximum compatibility
    CC1101_WriteReg(hcc, CC1101_MDMCFG4,  0x56);  // RX filter BW = 325 kHz
 8001240:	2256      	movs	r2, #86	@ 0x56
 8001242:	2110      	movs	r1, #16
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff fea5 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_MDMCFG3,  0x83);  // Data rate = ~3.8 kBaud
 800124a:	2283      	movs	r2, #131	@ 0x83
 800124c:	2111      	movs	r1, #17
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff fea0 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_MDMCFG2,  0x30);  // ASK/OOK, no sync word
 8001254:	2230      	movs	r2, #48	@ 0x30
 8001256:	2112      	movs	r1, #18
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fe9b 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_MDMCFG1,  0x00);  // No preamble
 800125e:	2200      	movs	r2, #0
 8001260:	2113      	movs	r1, #19
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fe96 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_MDMCFG0,  0x00);
 8001268:	2200      	movs	r2, #0
 800126a:	2114      	movs	r1, #20
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff fe91 	bl	8000f94 <CC1101_WriteReg>

    CC1101_WriteReg(hcc, CC1101_DEVIATN,  0x15);  // Deviation (not used for ASK)
 8001272:	2215      	movs	r2, #21
 8001274:	2115      	movs	r1, #21
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fe8c 	bl	8000f94 <CC1101_WriteReg>

    // Main Radio Control State Machine
    CC1101_WriteReg(hcc, CC1101_MCSM2,    0x07);
 800127c:	2207      	movs	r2, #7
 800127e:	2116      	movs	r1, #22
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff fe87 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_MCSM1,    0x30);  // CCA mode, stay in RX after packet
 8001286:	2230      	movs	r2, #48	@ 0x30
 8001288:	2117      	movs	r1, #23
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff fe82 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_MCSM0,    0x18);  // Auto-calibrate on IDLE->RX/TX
 8001290:	2218      	movs	r2, #24
 8001292:	2118      	movs	r1, #24
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff fe7d 	bl	8000f94 <CC1101_WriteReg>

    // Frequency offset compensation
    CC1101_WriteReg(hcc, CC1101_FOCCFG,   0x16);
 800129a:	2216      	movs	r2, #22
 800129c:	2119      	movs	r1, #25
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fe78 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_BSCFG,    0x6C);
 80012a4:	226c      	movs	r2, #108	@ 0x6c
 80012a6:	211a      	movs	r1, #26
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff fe73 	bl	8000f94 <CC1101_WriteReg>

    // AGC control - HIGH STABILITY OOK (Recommended for 0x0D mode)
    CC1101_WriteReg(hcc, CC1101_AGCCTRL2, 0x03);  // MAX_LNA_GAIN=MAX, Target=33dB
 80012ae:	2203      	movs	r2, #3
 80012b0:	211b      	movs	r1, #27
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff fe6e 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_AGCCTRL1, 0x00);  // Absolute Thresholding (Stable)
 80012b8:	2200      	movs	r2, #0
 80012ba:	211c      	movs	r1, #28
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff fe69 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_AGCCTRL0, 0x91);  // Filter length = 16
 80012c2:	2291      	movs	r2, #145	@ 0x91
 80012c4:	211d      	movs	r1, #29
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff fe64 	bl	8000f94 <CC1101_WriteReg>

    // Front end configuration
    CC1101_WriteReg(hcc, CC1101_FREND1,   0x56);  // RX front end
 80012cc:	2256      	movs	r2, #86	@ 0x56
 80012ce:	2121      	movs	r1, #33	@ 0x21
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff fe5f 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FREND0,   0x11);  // TX front end for ASK
 80012d6:	2211      	movs	r2, #17
 80012d8:	2122      	movs	r1, #34	@ 0x22
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff fe5a 	bl	8000f94 <CC1101_WriteReg>

    // Frequency synthesizer calibration
    CC1101_WriteReg(hcc, CC1101_FSCAL3,   0xE9);
 80012e0:	22e9      	movs	r2, #233	@ 0xe9
 80012e2:	2123      	movs	r1, #35	@ 0x23
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff fe55 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FSCAL2,   0x2A);
 80012ea:	222a      	movs	r2, #42	@ 0x2a
 80012ec:	2124      	movs	r1, #36	@ 0x24
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fe50 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FSCAL1,   0x00);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2125      	movs	r1, #37	@ 0x25
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff fe4b 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_FSCAL0,   0x1F);
 80012fe:	221f      	movs	r2, #31
 8001300:	2126      	movs	r1, #38	@ 0x26
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff fe46 	bl	8000f94 <CC1101_WriteReg>

    // Test registers
    CC1101_WriteReg(hcc, CC1101_TEST2,    0x81);
 8001308:	2281      	movs	r2, #129	@ 0x81
 800130a:	212c      	movs	r1, #44	@ 0x2c
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fe41 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_TEST1,    0x35);
 8001312:	2235      	movs	r2, #53	@ 0x35
 8001314:	212d      	movs	r1, #45	@ 0x2d
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff fe3c 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_TEST0,    0x09);
 800131c:	2209      	movs	r2, #9
 800131e:	212e      	movs	r1, #46	@ 0x2e
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff fe37 	bl	8000f94 <CC1101_WriteReg>

    // Packet control - infinite packet length, no CRC
    CC1101_WriteReg(hcc, CC1101_PKTCTRL1, 0x04);
 8001326:	2204      	movs	r2, #4
 8001328:	2107      	movs	r1, #7
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff fe32 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_PKTCTRL0, 0x32);  // Async serial mode, infinite length
 8001330:	2232      	movs	r2, #50	@ 0x32
 8001332:	2108      	movs	r1, #8
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff fe2d 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_PKTLEN,   0xFF);
 800133a:	22ff      	movs	r2, #255	@ 0xff
 800133c:	2106      	movs	r1, #6
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff fe28 	bl	8000f94 <CC1101_WriteReg>

    // PA Table - for ASK/OOK
    // Index 0 = power off (OOK low), Index 1 = full power (OOK high)
    uint8_t paTable[8] = {0x00, 0xC0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001344:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
    CS_LOW(hcc);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6858      	ldr	r0, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	891b      	ldrh	r3, [r3, #8]
 8001356:	2200      	movs	r2, #0
 8001358:	4619      	mov	r1, r3
 800135a:	f005 fc37 	bl	8006bcc <HAL_GPIO_WritePin>
    uint8_t cmd = 0x3E | CC1101_WRITE_BURST;  // PA Table address with burst
 800135e:	237e      	movs	r3, #126	@ 0x7e
 8001360:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_Transmit(hcc->hspi, &cmd, 1, 100);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6818      	ldr	r0, [r3, #0]
 8001366:	f107 010f 	add.w	r1, r7, #15
 800136a:	2364      	movs	r3, #100	@ 0x64
 800136c:	2201      	movs	r2, #1
 800136e:	f006 f982 	bl	8007676 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hcc->hspi, paTable, 8, 100);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6818      	ldr	r0, [r3, #0]
 8001376:	f107 0110 	add.w	r1, r7, #16
 800137a:	2364      	movs	r3, #100	@ 0x64
 800137c:	2208      	movs	r2, #8
 800137e:	f006 f97a 	bl	8007676 <HAL_SPI_Transmit>
    CS_HIGH(hcc);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6858      	ldr	r0, [r3, #4]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	891b      	ldrh	r3, [r3, #8]
 800138a:	2201      	movs	r2, #1
 800138c:	4619      	mov	r1, r3
 800138e:	f005 fc1d 	bl	8006bcc <HAL_GPIO_WritePin>
}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <CC1101_SetRxMode>:

/* ==================== Mode Control ==================== */

void CC1101_SetRxMode(CC1101_HandleTypeDef *hcc)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
    printf("[DEBUG] SIDLE strobe...\r\n");
 80013a4:	4810      	ldr	r0, [pc, #64]	@ (80013e8 <CC1101_SetRxMode+0x4c>)
 80013a6:	f009 fb8b 	bl	800aac0 <puts>
    CC1101_WriteStrobe(hcc, CC1101_SIDLE);
 80013aa:	2136      	movs	r1, #54	@ 0x36
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff fe87 	bl	80010c0 <CC1101_WriteStrobe>
    HAL_Delay(5);
 80013b2:	2005      	movs	r0, #5
 80013b4:	f004 fdc2 	bl	8005f3c <HAL_Delay>
    printf("[DEBUG] SFRX strobe (FIFO flush)...\r\n");
 80013b8:	480c      	ldr	r0, [pc, #48]	@ (80013ec <CC1101_SetRxMode+0x50>)
 80013ba:	f009 fb81 	bl	800aac0 <puts>
    CC1101_WriteStrobe(hcc, CC1101_SFRX);  // Flush RX FIFO
 80013be:	213a      	movs	r1, #58	@ 0x3a
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff fe7d 	bl	80010c0 <CC1101_WriteStrobe>
    printf("[DEBUG] SRX strobe...\r\n");
 80013c6:	480a      	ldr	r0, [pc, #40]	@ (80013f0 <CC1101_SetRxMode+0x54>)
 80013c8:	f009 fb7a 	bl	800aac0 <puts>
    CC1101_WriteStrobe(hcc, CC1101_SRX);
 80013cc:	2134      	movs	r1, #52	@ 0x34
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff fe76 	bl	80010c0 <CC1101_WriteStrobe>
    printf("[DEBUG] Mode = RX\r\n");
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <CC1101_SetRxMode+0x58>)
 80013d6:	f009 fb73 	bl	800aac0 <puts>
    hcc->mode = CC1101_MODE_RX;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	749a      	strb	r2, [r3, #18]
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	0800c94c 	.word	0x0800c94c
 80013ec:	0800c968 	.word	0x0800c968
 80013f0:	0800c990 	.word	0x0800c990
 80013f4:	0800c9a8 	.word	0x0800c9a8

080013f8 <CC1101_SetTxMode>:

void CC1101_SetTxMode(CC1101_HandleTypeDef *hcc)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
    CC1101_WriteStrobe(hcc, CC1101_SIDLE);
 8001400:	2136      	movs	r1, #54	@ 0x36
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff fe5c 	bl	80010c0 <CC1101_WriteStrobe>
    HAL_Delay(1);
 8001408:	2001      	movs	r0, #1
 800140a:	f004 fd97 	bl	8005f3c <HAL_Delay>

    //  KRTK: TX srasnda CCA kapal olmal (yoksa STX bloklanabilir / burst gibi grnr)
    // CCA_MODE=0, RXOFF/TXOFF=0
    CC1101_WriteReg(hcc, CC1101_MCSM1, 0x00);
 800140e:	2200      	movs	r2, #0
 8001410:	2117      	movs	r1, #23
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff fdbe 	bl	8000f94 <CC1101_WriteReg>

    CC1101_WriteStrobe(hcc, CC1101_SFTX);  // Flush TX FIFO
 8001418:	213b      	movs	r1, #59	@ 0x3b
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff fe50 	bl	80010c0 <CC1101_WriteStrobe>
    CC1101_WriteStrobe(hcc, CC1101_STX);
 8001420:	2135      	movs	r1, #53	@ 0x35
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff fe4c 	bl	80010c0 <CC1101_WriteStrobe>
    hcc->mode = CC1101_MODE_TX;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2201      	movs	r2, #1
 800142c:	749a      	strb	r2, [r3, #18]
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <CC1101_SetIdleMode>:

void CC1101_SetIdleMode(CC1101_HandleTypeDef *hcc)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
    CC1101_WriteStrobe(hcc, CC1101_SIDLE);
 800143e:	2136      	movs	r1, #54	@ 0x36
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff fe3d 	bl	80010c0 <CC1101_WriteStrobe>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <CC1101_ConfigureGDO0_RawData>:
 * - PA0 = HIGH when no signal (pull-up)
 * - PA0 = LOW when 433MHz signal detected (GDO0 pulls down)
 * - Perfect for weak GDO0 drivers
 */
void CC1101_ConfigureGDO0_RawData(CC1101_HandleTypeDef *hcc)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
    // GDO0 = 0x0D: Asynchronous Serial Data Output
    // Bu mod, CC1101'in ic demodulasyonunu kullanarak en temiz OOK verisini verir.
    CC1101_WriteReg(hcc, CC1101_IOCFG0, 0x0D);
 8001456:	220d      	movs	r2, #13
 8001458:	2102      	movs	r1, #2
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fd9a 	bl	8000f94 <CC1101_WriteReg>
}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <CC1101_GetMarcState>:
}

/* ==================== Status ==================== */

uint8_t CC1101_GetMarcState(CC1101_HandleTypeDef *hcc)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
    return CC1101_ReadStatus(hcc, CC1101_MARCSTATE) & 0x1F;
 8001470:	2135      	movs	r1, #53	@ 0x35
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7ff fdee 	bl	8001054 <CC1101_ReadStatus>
 8001478:	4603      	mov	r3, r0
 800147a:	f003 031f 	and.w	r3, r3, #31
 800147e:	b2db      	uxtb	r3, r3
}
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <CC1101_IsConnected>:

bool CC1101_IsConnected(CC1101_HandleTypeDef *hcc)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
    // Read version register - should return 0x14 for CC1101
    uint8_t version = CC1101_ReadStatus(hcc, CC1101_VERSION);
 8001490:	2131      	movs	r1, #49	@ 0x31
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fdde 	bl	8001054 <CC1101_ReadStatus>
 8001498:	4603      	mov	r3, r0
 800149a:	73fb      	strb	r3, [r7, #15]
    uint8_t partnum = CC1101_ReadStatus(hcc, CC1101_PARTNUM);
 800149c:	2130      	movs	r1, #48	@ 0x30
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff fdd8 	bl	8001054 <CC1101_ReadStatus>
 80014a4:	4603      	mov	r3, r0
 80014a6:	73bb      	strb	r3, [r7, #14]

    // CC1101 should return version 0x14 and partnum 0x00
    return (version == 0x14 || version == 0x04) && (partnum == 0x00);
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	2b14      	cmp	r3, #20
 80014ac:	d002      	beq.n	80014b4 <CC1101_IsConnected+0x2c>
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d104      	bne.n	80014be <CC1101_IsConnected+0x36>
 80014b4:	7bbb      	ldrb	r3, [r7, #14]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <CC1101_IsConnected+0x36>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <CC1101_IsConnected+0x38>
 80014be:	2300      	movs	r3, #0
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <CC1101_GetRSSI>:

/* ==================== Debug & Diagnostics ==================== */

int8_t CC1101_GetRSSI(CC1101_HandleTypeDef *hcc)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b084      	sub	sp, #16
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
    uint8_t rssi_raw = CC1101_ReadStatus(hcc, CC1101_RSSI);
 80014d6:	2134      	movs	r1, #52	@ 0x34
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7ff fdbb 	bl	8001054 <CC1101_ReadStatus>
 80014de:	4603      	mov	r3, r0
 80014e0:	73bb      	strb	r3, [r7, #14]
    int8_t rssi_dbm;

    // Convert to dBm (see CC1101 datasheet)
    if (rssi_raw >= 128) {
 80014e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	da0a      	bge.n	8001500 <CC1101_GetRSSI+0x32>
        rssi_dbm = (int8_t)((rssi_raw - 256) / 2) - 74;
 80014ea:	7bbb      	ldrb	r3, [r7, #14]
 80014ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014f0:	0fda      	lsrs	r2, r3, #31
 80014f2:	4413      	add	r3, r2
 80014f4:	105b      	asrs	r3, r3, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	3b4a      	subs	r3, #74	@ 0x4a
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e005      	b.n	800150c <CC1101_GetRSSI+0x3e>
    } else {
        rssi_dbm = (rssi_raw / 2) - 74;
 8001500:	7bbb      	ldrb	r3, [r7, #14]
 8001502:	085b      	lsrs	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	3b4a      	subs	r3, #74	@ 0x4a
 8001508:	b2db      	uxtb	r3, r3
 800150a:	73fb      	strb	r3, [r7, #15]
    }

    return rssi_dbm;
 800150c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <CC1101_GetLQI>:

uint8_t CC1101_GetLQI(CC1101_HandleTypeDef *hcc)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    return CC1101_ReadStatus(hcc, CC1101_LQI) & 0x7F;
 8001520:	2133      	movs	r1, #51	@ 0x33
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff fd96 	bl	8001054 <CC1101_ReadStatus>
 8001528:	4603      	mov	r3, r0
 800152a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800152e:	b2db      	uxtb	r3, r3
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <CC1101_MarcStateToString>:
#include "main.h" // Pin definitions icin

/* ==================== MARCSTATE String Conversion ==================== */

const char* CC1101_MarcStateToString(uint8_t state)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	2b16      	cmp	r3, #22
 8001546:	d85f      	bhi.n	8001608 <CC1101_MarcStateToString+0xd0>
 8001548:	a201      	add	r2, pc, #4	@ (adr r2, 8001550 <CC1101_MarcStateToString+0x18>)
 800154a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154e:	bf00      	nop
 8001550:	080015ad 	.word	0x080015ad
 8001554:	080015b1 	.word	0x080015b1
 8001558:	080015b5 	.word	0x080015b5
 800155c:	080015b9 	.word	0x080015b9
 8001560:	080015bd 	.word	0x080015bd
 8001564:	080015c1 	.word	0x080015c1
 8001568:	080015c5 	.word	0x080015c5
 800156c:	080015c9 	.word	0x080015c9
 8001570:	080015cd 	.word	0x080015cd
 8001574:	080015d1 	.word	0x080015d1
 8001578:	080015d5 	.word	0x080015d5
 800157c:	080015d9 	.word	0x080015d9
 8001580:	080015dd 	.word	0x080015dd
 8001584:	080015e1 	.word	0x080015e1
 8001588:	080015e5 	.word	0x080015e5
 800158c:	080015e9 	.word	0x080015e9
 8001590:	080015ed 	.word	0x080015ed
 8001594:	080015f1 	.word	0x080015f1
 8001598:	080015f5 	.word	0x080015f5
 800159c:	080015f9 	.word	0x080015f9
 80015a0:	080015fd 	.word	0x080015fd
 80015a4:	08001601 	.word	0x08001601
 80015a8:	08001605 	.word	0x08001605
        case MARCSTATE_SLEEP:           return "SLEEP";
 80015ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <CC1101_MarcStateToString+0xe0>)
 80015ae:	e02c      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_IDLE:            return "IDLE";
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <CC1101_MarcStateToString+0xe4>)
 80015b2:	e02a      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_XOFF:            return "XOFF";
 80015b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001620 <CC1101_MarcStateToString+0xe8>)
 80015b6:	e028      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_VCOON_MC:        return "VCOON_MC";
 80015b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001624 <CC1101_MarcStateToString+0xec>)
 80015ba:	e026      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_REGON_MC:        return "REGON_MC";
 80015bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <CC1101_MarcStateToString+0xf0>)
 80015be:	e024      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_MANCAL:          return "MANCAL";
 80015c0:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <CC1101_MarcStateToString+0xf4>)
 80015c2:	e022      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_VCOON:           return "VCOON";
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <CC1101_MarcStateToString+0xf8>)
 80015c6:	e020      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_REGON:           return "REGON";
 80015c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001634 <CC1101_MarcStateToString+0xfc>)
 80015ca:	e01e      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_STARTCAL:        return "STARTCAL";
 80015cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <CC1101_MarcStateToString+0x100>)
 80015ce:	e01c      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_BWBOOST:         return "BWBOOST";
 80015d0:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <CC1101_MarcStateToString+0x104>)
 80015d2:	e01a      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_FS_LOCK:         return "FS_LOCK";
 80015d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <CC1101_MarcStateToString+0x108>)
 80015d6:	e018      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_IFADCON:         return "IFADCON";
 80015d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <CC1101_MarcStateToString+0x10c>)
 80015da:	e016      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_ENDCAL:          return "ENDCAL";
 80015dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <CC1101_MarcStateToString+0x110>)
 80015de:	e014      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_RX:              return "RX";
 80015e0:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <CC1101_MarcStateToString+0x114>)
 80015e2:	e012      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_RX_END:          return "RX_END";
 80015e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <CC1101_MarcStateToString+0x118>)
 80015e6:	e010      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_RX_RST:          return "RX_RST";
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <CC1101_MarcStateToString+0x11c>)
 80015ea:	e00e      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_TXRX_SWITCH:     return "TXRX_SWITCH";
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <CC1101_MarcStateToString+0x120>)
 80015ee:	e00c      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_RXFIFO_OVERFLOW: return "RXFIFO_OVERFLOW";
 80015f0:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <CC1101_MarcStateToString+0x124>)
 80015f2:	e00a      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_FSTXON:          return "FSTXON";
 80015f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <CC1101_MarcStateToString+0x128>)
 80015f6:	e008      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_TX:              return "TX";
 80015f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <CC1101_MarcStateToString+0x12c>)
 80015fa:	e006      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_TX_END:          return "TX_END";
 80015fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <CC1101_MarcStateToString+0x130>)
 80015fe:	e004      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_RXTX_SWITCH:     return "RXTX_SWITCH";
 8001600:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <CC1101_MarcStateToString+0x134>)
 8001602:	e002      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        case MARCSTATE_TXFIFO_UNDERFLOW:return "TXFIFO_UNDERFLOW";
 8001604:	4b1a      	ldr	r3, [pc, #104]	@ (8001670 <CC1101_MarcStateToString+0x138>)
 8001606:	e000      	b.n	800160a <CC1101_MarcStateToString+0xd2>
        default:                        return "UNKNOWN";
 8001608:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <CC1101_MarcStateToString+0x13c>)
    }
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	0800cac4 	.word	0x0800cac4
 800161c:	0800cacc 	.word	0x0800cacc
 8001620:	0800cad4 	.word	0x0800cad4
 8001624:	0800cadc 	.word	0x0800cadc
 8001628:	0800cae8 	.word	0x0800cae8
 800162c:	0800caf4 	.word	0x0800caf4
 8001630:	0800cafc 	.word	0x0800cafc
 8001634:	0800cb04 	.word	0x0800cb04
 8001638:	0800cb0c 	.word	0x0800cb0c
 800163c:	0800cb18 	.word	0x0800cb18
 8001640:	0800cb20 	.word	0x0800cb20
 8001644:	0800cb28 	.word	0x0800cb28
 8001648:	0800cb30 	.word	0x0800cb30
 800164c:	0800cb38 	.word	0x0800cb38
 8001650:	0800cb3c 	.word	0x0800cb3c
 8001654:	0800cb44 	.word	0x0800cb44
 8001658:	0800cb4c 	.word	0x0800cb4c
 800165c:	0800cb58 	.word	0x0800cb58
 8001660:	0800cb68 	.word	0x0800cb68
 8001664:	0800cb70 	.word	0x0800cb70
 8001668:	0800cb74 	.word	0x0800cb74
 800166c:	0800cb7c 	.word	0x0800cb7c
 8001670:	0800cb88 	.word	0x0800cb88
 8001674:	0800cb9c 	.word	0x0800cb9c

08001678 <CC1101_FullDiagnostic>:

/* ==================== Full Diagnostic ==================== */

void CC1101_FullDiagnostic(CC1101_HandleTypeDef *hcc, const char* name)
{
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b089      	sub	sp, #36	@ 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
    printf("\r\n");
 8001682:	4890      	ldr	r0, [pc, #576]	@ (80018c4 <CC1101_FullDiagnostic+0x24c>)
 8001684:	f009 fa1c 	bl	800aac0 <puts>
    printf("\r\n");
 8001688:	488f      	ldr	r0, [pc, #572]	@ (80018c8 <CC1101_FullDiagnostic+0x250>)
 800168a:	f009 fa19 	bl	800aac0 <puts>
    printf("  CC1101 FULL DIAGNOSTIC: %-14s  \r\n", name);
 800168e:	6839      	ldr	r1, [r7, #0]
 8001690:	488e      	ldr	r0, [pc, #568]	@ (80018cc <CC1101_FullDiagnostic+0x254>)
 8001692:	f009 f9a5 	bl	800a9e0 <iprintf>
    printf("\r\n");
 8001696:	488e      	ldr	r0, [pc, #568]	@ (80018d0 <CC1101_FullDiagnostic+0x258>)
 8001698:	f009 fa12 	bl	800aac0 <puts>

    // Chip identity
    uint8_t version = CC1101_ReadStatus(hcc, CC1101_VERSION);
 800169c:	2131      	movs	r1, #49	@ 0x31
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff fcd8 	bl	8001054 <CC1101_ReadStatus>
 80016a4:	4603      	mov	r3, r0
 80016a6:	77fb      	strb	r3, [r7, #31]
    uint8_t partnum = CC1101_ReadStatus(hcc, CC1101_PARTNUM);
 80016a8:	2130      	movs	r1, #48	@ 0x30
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff fcd2 	bl	8001054 <CC1101_ReadStatus>
 80016b0:	4603      	mov	r3, r0
 80016b2:	77bb      	strb	r3, [r7, #30]
    printf("\r\n[CHIP IDENTITY]\r\n");
 80016b4:	4887      	ldr	r0, [pc, #540]	@ (80018d4 <CC1101_FullDiagnostic+0x25c>)
 80016b6:	f009 fa03 	bl	800aac0 <puts>
    printf("  PARTNUM:  0x%02X (beklenen: 0x00)\r\n", partnum);
 80016ba:	7fbb      	ldrb	r3, [r7, #30]
 80016bc:	4619      	mov	r1, r3
 80016be:	4886      	ldr	r0, [pc, #536]	@ (80018d8 <CC1101_FullDiagnostic+0x260>)
 80016c0:	f009 f98e 	bl	800a9e0 <iprintf>
    printf("  VERSION:  0x%02X (beklenen: 0x14 veya 0x04)\r\n", version);
 80016c4:	7ffb      	ldrb	r3, [r7, #31]
 80016c6:	4619      	mov	r1, r3
 80016c8:	4884      	ldr	r0, [pc, #528]	@ (80018dc <CC1101_FullDiagnostic+0x264>)
 80016ca:	f009 f989 	bl	800a9e0 <iprintf>
    printf("  Sonuc:    %s\r\n", (version == 0x14 || version == 0x04) ? "GECERLI CC1101" : "BILINMEYEN CIP!");
 80016ce:	7ffb      	ldrb	r3, [r7, #31]
 80016d0:	2b14      	cmp	r3, #20
 80016d2:	d002      	beq.n	80016da <CC1101_FullDiagnostic+0x62>
 80016d4:	7ffb      	ldrb	r3, [r7, #31]
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d101      	bne.n	80016de <CC1101_FullDiagnostic+0x66>
 80016da:	4b81      	ldr	r3, [pc, #516]	@ (80018e0 <CC1101_FullDiagnostic+0x268>)
 80016dc:	e000      	b.n	80016e0 <CC1101_FullDiagnostic+0x68>
 80016de:	4b81      	ldr	r3, [pc, #516]	@ (80018e4 <CC1101_FullDiagnostic+0x26c>)
 80016e0:	4619      	mov	r1, r3
 80016e2:	4881      	ldr	r0, [pc, #516]	@ (80018e8 <CC1101_FullDiagnostic+0x270>)
 80016e4:	f009 f97c 	bl	800a9e0 <iprintf>

    // State machine
    uint8_t marcstate = CC1101_GetMarcState(hcc);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff febd 	bl	8001468 <CC1101_GetMarcState>
 80016ee:	4603      	mov	r3, r0
 80016f0:	777b      	strb	r3, [r7, #29]
    printf("\r\n[STATE MACHINE]\r\n");
 80016f2:	487e      	ldr	r0, [pc, #504]	@ (80018ec <CC1101_FullDiagnostic+0x274>)
 80016f4:	f009 f9e4 	bl	800aac0 <puts>
    printf("  MARCSTATE: 0x%02X (%s)\r\n", marcstate, CC1101_MarcStateToString(marcstate));
 80016f8:	7f7c      	ldrb	r4, [r7, #29]
 80016fa:	7f7b      	ldrb	r3, [r7, #29]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff1b 	bl	8001538 <CC1101_MarcStateToString>
 8001702:	4603      	mov	r3, r0
 8001704:	461a      	mov	r2, r3
 8001706:	4621      	mov	r1, r4
 8001708:	4879      	ldr	r0, [pc, #484]	@ (80018f0 <CC1101_FullDiagnostic+0x278>)
 800170a:	f009 f969 	bl	800a9e0 <iprintf>
    printf("  RX modunda mi: %s\r\n", (marcstate == MARCSTATE_RX) ? "EVET" : "HAYIR!");
 800170e:	7f7b      	ldrb	r3, [r7, #29]
 8001710:	2b0d      	cmp	r3, #13
 8001712:	d101      	bne.n	8001718 <CC1101_FullDiagnostic+0xa0>
 8001714:	4b77      	ldr	r3, [pc, #476]	@ (80018f4 <CC1101_FullDiagnostic+0x27c>)
 8001716:	e000      	b.n	800171a <CC1101_FullDiagnostic+0xa2>
 8001718:	4b77      	ldr	r3, [pc, #476]	@ (80018f8 <CC1101_FullDiagnostic+0x280>)
 800171a:	4619      	mov	r1, r3
 800171c:	4877      	ldr	r0, [pc, #476]	@ (80018fc <CC1101_FullDiagnostic+0x284>)
 800171e:	f009 f95f 	bl	800a9e0 <iprintf>

    // GDO Configuration
    uint8_t iocfg0 = CC1101_ReadReg(hcc, CC1101_IOCFG0);
 8001722:	2102      	movs	r1, #2
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff fc60 	bl	8000fea <CC1101_ReadReg>
 800172a:	4603      	mov	r3, r0
 800172c:	773b      	strb	r3, [r7, #28]
    uint8_t iocfg1 = CC1101_ReadReg(hcc, CC1101_IOCFG1);
 800172e:	2101      	movs	r1, #1
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff fc5a 	bl	8000fea <CC1101_ReadReg>
 8001736:	4603      	mov	r3, r0
 8001738:	76fb      	strb	r3, [r7, #27]
    uint8_t iocfg2 = CC1101_ReadReg(hcc, CC1101_IOCFG2);
 800173a:	2100      	movs	r1, #0
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f7ff fc54 	bl	8000fea <CC1101_ReadReg>
 8001742:	4603      	mov	r3, r0
 8001744:	76bb      	strb	r3, [r7, #26]
    printf("\r\n[GDO CONFIGURATION]\r\n");
 8001746:	486e      	ldr	r0, [pc, #440]	@ (8001900 <CC1101_FullDiagnostic+0x288>)
 8001748:	f009 f9ba 	bl	800aac0 <puts>
    printf("  IOCFG0: 0x%02X", iocfg0);
 800174c:	7f3b      	ldrb	r3, [r7, #28]
 800174e:	4619      	mov	r1, r3
 8001750:	486c      	ldr	r0, [pc, #432]	@ (8001904 <CC1101_FullDiagnostic+0x28c>)
 8001752:	f009 f945 	bl	800a9e0 <iprintf>
    if (iocfg0 == 0x0D) printf(" (Serial sync data - DOGRU)");
 8001756:	7f3b      	ldrb	r3, [r7, #28]
 8001758:	2b0d      	cmp	r3, #13
 800175a:	d103      	bne.n	8001764 <CC1101_FullDiagnostic+0xec>
 800175c:	486a      	ldr	r0, [pc, #424]	@ (8001908 <CC1101_FullDiagnostic+0x290>)
 800175e:	f009 f93f 	bl	800a9e0 <iprintf>
 8001762:	e017      	b.n	8001794 <CC1101_FullDiagnostic+0x11c>
    else if (iocfg0 == 0x0E) printf(" (Carrier sense)");
 8001764:	7f3b      	ldrb	r3, [r7, #28]
 8001766:	2b0e      	cmp	r3, #14
 8001768:	d103      	bne.n	8001772 <CC1101_FullDiagnostic+0xfa>
 800176a:	4868      	ldr	r0, [pc, #416]	@ (800190c <CC1101_FullDiagnostic+0x294>)
 800176c:	f009 f938 	bl	800a9e0 <iprintf>
 8001770:	e010      	b.n	8001794 <CC1101_FullDiagnostic+0x11c>
    else if (iocfg0 == 0x2F) printf(" (HW to 0)");
 8001772:	7f3b      	ldrb	r3, [r7, #28]
 8001774:	2b2f      	cmp	r3, #47	@ 0x2f
 8001776:	d103      	bne.n	8001780 <CC1101_FullDiagnostic+0x108>
 8001778:	4865      	ldr	r0, [pc, #404]	@ (8001910 <CC1101_FullDiagnostic+0x298>)
 800177a:	f009 f931 	bl	800a9e0 <iprintf>
 800177e:	e009      	b.n	8001794 <CC1101_FullDiagnostic+0x11c>
    else if (iocfg0 == 0x6F) printf(" (HW to 1)");
 8001780:	7f3b      	ldrb	r3, [r7, #28]
 8001782:	2b6f      	cmp	r3, #111	@ 0x6f
 8001784:	d103      	bne.n	800178e <CC1101_FullDiagnostic+0x116>
 8001786:	4863      	ldr	r0, [pc, #396]	@ (8001914 <CC1101_FullDiagnostic+0x29c>)
 8001788:	f009 f92a 	bl	800a9e0 <iprintf>
 800178c:	e002      	b.n	8001794 <CC1101_FullDiagnostic+0x11c>
    else printf(" (FARKLI!)");
 800178e:	4862      	ldr	r0, [pc, #392]	@ (8001918 <CC1101_FullDiagnostic+0x2a0>)
 8001790:	f009 f926 	bl	800a9e0 <iprintf>
    printf("\r\n");
 8001794:	484b      	ldr	r0, [pc, #300]	@ (80018c4 <CC1101_FullDiagnostic+0x24c>)
 8001796:	f009 f993 	bl	800aac0 <puts>
    printf("  IOCFG1: 0x%02X\r\n", iocfg1);
 800179a:	7efb      	ldrb	r3, [r7, #27]
 800179c:	4619      	mov	r1, r3
 800179e:	485f      	ldr	r0, [pc, #380]	@ (800191c <CC1101_FullDiagnostic+0x2a4>)
 80017a0:	f009 f91e 	bl	800a9e0 <iprintf>
    printf("  IOCFG2: 0x%02X\r\n", iocfg2);
 80017a4:	7ebb      	ldrb	r3, [r7, #26]
 80017a6:	4619      	mov	r1, r3
 80017a8:	485d      	ldr	r0, [pc, #372]	@ (8001920 <CC1101_FullDiagnostic+0x2a8>)
 80017aa:	f009 f919 	bl	800a9e0 <iprintf>
    printf("  GDO0 Invert: %s\r\n", (iocfg0 & 0x40) ? "EVET" : "HAYIR");
 80017ae:	7f3b      	ldrb	r3, [r7, #28]
 80017b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <CC1101_FullDiagnostic+0x144>
 80017b8:	4b4e      	ldr	r3, [pc, #312]	@ (80018f4 <CC1101_FullDiagnostic+0x27c>)
 80017ba:	e000      	b.n	80017be <CC1101_FullDiagnostic+0x146>
 80017bc:	4b59      	ldr	r3, [pc, #356]	@ (8001924 <CC1101_FullDiagnostic+0x2ac>)
 80017be:	4619      	mov	r1, r3
 80017c0:	4859      	ldr	r0, [pc, #356]	@ (8001928 <CC1101_FullDiagnostic+0x2b0>)
 80017c2:	f009 f90d 	bl	800a9e0 <iprintf>

    // Modulation settings
    uint8_t mdmcfg2 = CC1101_ReadReg(hcc, CC1101_MDMCFG2);
 80017c6:	2112      	movs	r1, #18
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff fc0e 	bl	8000fea <CC1101_ReadReg>
 80017ce:	4603      	mov	r3, r0
 80017d0:	767b      	strb	r3, [r7, #25]
    uint8_t pktctrl0 = CC1101_ReadReg(hcc, CC1101_PKTCTRL0);
 80017d2:	2108      	movs	r1, #8
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff fc08 	bl	8000fea <CC1101_ReadReg>
 80017da:	4603      	mov	r3, r0
 80017dc:	763b      	strb	r3, [r7, #24]
    printf("\r\n[MODULATION & PACKET]\r\n");
 80017de:	4853      	ldr	r0, [pc, #332]	@ (800192c <CC1101_FullDiagnostic+0x2b4>)
 80017e0:	f009 f96e 	bl	800aac0 <puts>
    printf("  MDMCFG2:  0x%02X\r\n", mdmcfg2);
 80017e4:	7e7b      	ldrb	r3, [r7, #25]
 80017e6:	4619      	mov	r1, r3
 80017e8:	4851      	ldr	r0, [pc, #324]	@ (8001930 <CC1101_FullDiagnostic+0x2b8>)
 80017ea:	f009 f8f9 	bl	800a9e0 <iprintf>
    printf("    MOD_FORMAT: %d ", (mdmcfg2 >> 4) & 0x07);
 80017ee:	7e7b      	ldrb	r3, [r7, #25]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	4619      	mov	r1, r3
 80017fa:	484e      	ldr	r0, [pc, #312]	@ (8001934 <CC1101_FullDiagnostic+0x2bc>)
 80017fc:	f009 f8f0 	bl	800a9e0 <iprintf>
    switch ((mdmcfg2 >> 4) & 0x07) {
 8001800:	7e7b      	ldrb	r3, [r7, #25]
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	b2db      	uxtb	r3, r3
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	2b07      	cmp	r3, #7
 800180c:	d826      	bhi.n	800185c <CC1101_FullDiagnostic+0x1e4>
 800180e:	a201      	add	r2, pc, #4	@ (adr r2, 8001814 <CC1101_FullDiagnostic+0x19c>)
 8001810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001814:	08001835 	.word	0x08001835
 8001818:	0800183d 	.word	0x0800183d
 800181c:	0800185d 	.word	0x0800185d
 8001820:	08001845 	.word	0x08001845
 8001824:	0800184d 	.word	0x0800184d
 8001828:	0800185d 	.word	0x0800185d
 800182c:	0800185d 	.word	0x0800185d
 8001830:	08001855 	.word	0x08001855
        case 0: printf("(2-FSK)"); break;
 8001834:	4840      	ldr	r0, [pc, #256]	@ (8001938 <CC1101_FullDiagnostic+0x2c0>)
 8001836:	f009 f8d3 	bl	800a9e0 <iprintf>
 800183a:	e013      	b.n	8001864 <CC1101_FullDiagnostic+0x1ec>
        case 1: printf("(GFSK)"); break;
 800183c:	483f      	ldr	r0, [pc, #252]	@ (800193c <CC1101_FullDiagnostic+0x2c4>)
 800183e:	f009 f8cf 	bl	800a9e0 <iprintf>
 8001842:	e00f      	b.n	8001864 <CC1101_FullDiagnostic+0x1ec>
        case 3: printf("(ASK/OOK - DOGRU)"); break;
 8001844:	483e      	ldr	r0, [pc, #248]	@ (8001940 <CC1101_FullDiagnostic+0x2c8>)
 8001846:	f009 f8cb 	bl	800a9e0 <iprintf>
 800184a:	e00b      	b.n	8001864 <CC1101_FullDiagnostic+0x1ec>
        case 4: printf("(4-FSK)"); break;
 800184c:	483d      	ldr	r0, [pc, #244]	@ (8001944 <CC1101_FullDiagnostic+0x2cc>)
 800184e:	f009 f8c7 	bl	800a9e0 <iprintf>
 8001852:	e007      	b.n	8001864 <CC1101_FullDiagnostic+0x1ec>
        case 7: printf("(MSK)"); break;
 8001854:	483c      	ldr	r0, [pc, #240]	@ (8001948 <CC1101_FullDiagnostic+0x2d0>)
 8001856:	f009 f8c3 	bl	800a9e0 <iprintf>
 800185a:	e003      	b.n	8001864 <CC1101_FullDiagnostic+0x1ec>
        default: printf("(?)"); break;
 800185c:	483b      	ldr	r0, [pc, #236]	@ (800194c <CC1101_FullDiagnostic+0x2d4>)
 800185e:	f009 f8bf 	bl	800a9e0 <iprintf>
 8001862:	bf00      	nop
    }
    printf("\r\n");
 8001864:	4817      	ldr	r0, [pc, #92]	@ (80018c4 <CC1101_FullDiagnostic+0x24c>)
 8001866:	f009 f92b 	bl	800aac0 <puts>
    printf("  PKTCTRL0: 0x%02X\r\n", pktctrl0);
 800186a:	7e3b      	ldrb	r3, [r7, #24]
 800186c:	4619      	mov	r1, r3
 800186e:	4838      	ldr	r0, [pc, #224]	@ (8001950 <CC1101_FullDiagnostic+0x2d8>)
 8001870:	f009 f8b6 	bl	800a9e0 <iprintf>
    printf("    PKT_FORMAT: %d ", (pktctrl0 >> 4) & 0x03);
 8001874:	7e3b      	ldrb	r3, [r7, #24]
 8001876:	091b      	lsrs	r3, r3, #4
 8001878:	b2db      	uxtb	r3, r3
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	4619      	mov	r1, r3
 8001880:	4834      	ldr	r0, [pc, #208]	@ (8001954 <CC1101_FullDiagnostic+0x2dc>)
 8001882:	f009 f8ad 	bl	800a9e0 <iprintf>
    switch ((pktctrl0 >> 4) & 0x03) {
 8001886:	7e3b      	ldrb	r3, [r7, #24]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	b2db      	uxtb	r3, r3
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b03      	cmp	r3, #3
 8001892:	d86b      	bhi.n	800196c <CC1101_FullDiagnostic+0x2f4>
 8001894:	a201      	add	r2, pc, #4	@ (adr r2, 800189c <CC1101_FullDiagnostic+0x224>)
 8001896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800189a:	bf00      	nop
 800189c:	080018ad 	.word	0x080018ad
 80018a0:	080018b5 	.word	0x080018b5
 80018a4:	080018bd 	.word	0x080018bd
 80018a8:	08001965 	.word	0x08001965
        case 0: printf("(Normal FIFO)"); break;
 80018ac:	482a      	ldr	r0, [pc, #168]	@ (8001958 <CC1101_FullDiagnostic+0x2e0>)
 80018ae:	f009 f897 	bl	800a9e0 <iprintf>
 80018b2:	e05b      	b.n	800196c <CC1101_FullDiagnostic+0x2f4>
        case 1: printf("(Sync serial)"); break;
 80018b4:	4829      	ldr	r0, [pc, #164]	@ (800195c <CC1101_FullDiagnostic+0x2e4>)
 80018b6:	f009 f893 	bl	800a9e0 <iprintf>
 80018ba:	e057      	b.n	800196c <CC1101_FullDiagnostic+0x2f4>
        case 2: printf("(Random TX)"); break;
 80018bc:	4828      	ldr	r0, [pc, #160]	@ (8001960 <CC1101_FullDiagnostic+0x2e8>)
 80018be:	f009 f88f 	bl	800a9e0 <iprintf>
 80018c2:	e053      	b.n	800196c <CC1101_FullDiagnostic+0x2f4>
 80018c4:	0800cba4 	.word	0x0800cba4
 80018c8:	0800cba8 	.word	0x0800cba8
 80018cc:	0800cc30 	.word	0x0800cc30
 80018d0:	0800cc5c 	.word	0x0800cc5c
 80018d4:	0800cce4 	.word	0x0800cce4
 80018d8:	0800ccf8 	.word	0x0800ccf8
 80018dc:	0800cd20 	.word	0x0800cd20
 80018e0:	0800cd50 	.word	0x0800cd50
 80018e4:	0800cd60 	.word	0x0800cd60
 80018e8:	0800cd70 	.word	0x0800cd70
 80018ec:	0800cd84 	.word	0x0800cd84
 80018f0:	0800cd98 	.word	0x0800cd98
 80018f4:	0800cdb4 	.word	0x0800cdb4
 80018f8:	0800cdbc 	.word	0x0800cdbc
 80018fc:	0800cdc4 	.word	0x0800cdc4
 8001900:	0800cddc 	.word	0x0800cddc
 8001904:	0800cdf4 	.word	0x0800cdf4
 8001908:	0800ce08 	.word	0x0800ce08
 800190c:	0800ce24 	.word	0x0800ce24
 8001910:	0800ce38 	.word	0x0800ce38
 8001914:	0800ce44 	.word	0x0800ce44
 8001918:	0800ce50 	.word	0x0800ce50
 800191c:	0800ce5c 	.word	0x0800ce5c
 8001920:	0800ce70 	.word	0x0800ce70
 8001924:	0800ce84 	.word	0x0800ce84
 8001928:	0800ce8c 	.word	0x0800ce8c
 800192c:	0800cea0 	.word	0x0800cea0
 8001930:	0800cebc 	.word	0x0800cebc
 8001934:	0800ced4 	.word	0x0800ced4
 8001938:	0800cee8 	.word	0x0800cee8
 800193c:	0800cef0 	.word	0x0800cef0
 8001940:	0800cef8 	.word	0x0800cef8
 8001944:	0800cf0c 	.word	0x0800cf0c
 8001948:	0800cf14 	.word	0x0800cf14
 800194c:	0800cf1c 	.word	0x0800cf1c
 8001950:	0800cf20 	.word	0x0800cf20
 8001954:	0800cf38 	.word	0x0800cf38
 8001958:	0800cf4c 	.word	0x0800cf4c
 800195c:	0800cf5c 	.word	0x0800cf5c
 8001960:	0800cf6c 	.word	0x0800cf6c
        case 3: printf("(Async serial - DOGRU)"); break;
 8001964:	4845      	ldr	r0, [pc, #276]	@ (8001a7c <CC1101_FullDiagnostic+0x404>)
 8001966:	f009 f83b 	bl	800a9e0 <iprintf>
 800196a:	bf00      	nop
    }
    printf("\r\n");
 800196c:	4844      	ldr	r0, [pc, #272]	@ (8001a80 <CC1101_FullDiagnostic+0x408>)
 800196e:	f009 f8a7 	bl	800aac0 <puts>

    // Frequency
    uint8_t freq2 = CC1101_ReadReg(hcc, CC1101_FREQ2);
 8001972:	210d      	movs	r1, #13
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff fb38 	bl	8000fea <CC1101_ReadReg>
 800197a:	4603      	mov	r3, r0
 800197c:	75fb      	strb	r3, [r7, #23]
    uint8_t freq1 = CC1101_ReadReg(hcc, CC1101_FREQ1);
 800197e:	210e      	movs	r1, #14
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff fb32 	bl	8000fea <CC1101_ReadReg>
 8001986:	4603      	mov	r3, r0
 8001988:	75bb      	strb	r3, [r7, #22]
    uint8_t freq0 = CC1101_ReadReg(hcc, CC1101_FREQ0);
 800198a:	210f      	movs	r1, #15
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff fb2c 	bl	8000fea <CC1101_ReadReg>
 8001992:	4603      	mov	r3, r0
 8001994:	757b      	strb	r3, [r7, #21]
    uint32_t freq_reg = ((uint32_t)freq2 << 16) | ((uint32_t)freq1 << 8) | freq0;
 8001996:	7dfb      	ldrb	r3, [r7, #23]
 8001998:	041a      	lsls	r2, r3, #16
 800199a:	7dbb      	ldrb	r3, [r7, #22]
 800199c:	021b      	lsls	r3, r3, #8
 800199e:	431a      	orrs	r2, r3
 80019a0:	7d7b      	ldrb	r3, [r7, #21]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
    float freq_mhz = (freq_reg * 26.0f) / 65536.0f;
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	ee07 3a90 	vmov	s15, r3
 80019ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019b0:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 80019b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019b8:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001a84 <CC1101_FullDiagnostic+0x40c>
 80019bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019c0:	edc7 7a03 	vstr	s15, [r7, #12]
    printf("\r\n[FREQUENCY]\r\n");
 80019c4:	4830      	ldr	r0, [pc, #192]	@ (8001a88 <CC1101_FullDiagnostic+0x410>)
 80019c6:	f009 f87b 	bl	800aac0 <puts>
    printf("  FREQ2/1/0: 0x%02X 0x%02X 0x%02X\r\n", freq2, freq1, freq0);
 80019ca:	7df9      	ldrb	r1, [r7, #23]
 80019cc:	7dba      	ldrb	r2, [r7, #22]
 80019ce:	7d7b      	ldrb	r3, [r7, #21]
 80019d0:	482e      	ldr	r0, [pc, #184]	@ (8001a8c <CC1101_FullDiagnostic+0x414>)
 80019d2:	f009 f805 	bl	800a9e0 <iprintf>
    printf("  Hesaplanan: %.3f MHz\r\n", freq_mhz);
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7fe fdbe 	bl	8000558 <__aeabi_f2d>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	482b      	ldr	r0, [pc, #172]	@ (8001a90 <CC1101_FullDiagnostic+0x418>)
 80019e2:	f008 fffd 	bl	800a9e0 <iprintf>
    printf("  433 MHz araligi: %s\r\n", (freq_mhz > 433.0f && freq_mhz < 435.0f) ? "EVET" : "HAYIR!");
 80019e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80019ea:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001a94 <CC1101_FullDiagnostic+0x41c>
 80019ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f6:	dd0a      	ble.n	8001a0e <CC1101_FullDiagnostic+0x396>
 80019f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80019fc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001a98 <CC1101_FullDiagnostic+0x420>
 8001a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	d501      	bpl.n	8001a0e <CC1101_FullDiagnostic+0x396>
 8001a0a:	4b24      	ldr	r3, [pc, #144]	@ (8001a9c <CC1101_FullDiagnostic+0x424>)
 8001a0c:	e000      	b.n	8001a10 <CC1101_FullDiagnostic+0x398>
 8001a0e:	4b24      	ldr	r3, [pc, #144]	@ (8001aa0 <CC1101_FullDiagnostic+0x428>)
 8001a10:	4619      	mov	r1, r3
 8001a12:	4824      	ldr	r0, [pc, #144]	@ (8001aa4 <CC1101_FullDiagnostic+0x42c>)
 8001a14:	f008 ffe4 	bl	800a9e0 <iprintf>

    // Signal quality
    int8_t rssi = CC1101_GetRSSI(hcc);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff fd58 	bl	80014ce <CC1101_GetRSSI>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	72fb      	strb	r3, [r7, #11]
    uint8_t lqi = CC1101_GetLQI(hcc);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff fd78 	bl	8001518 <CC1101_GetLQI>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	72bb      	strb	r3, [r7, #10]
    printf("\r\n[SIGNAL QUALITY]\r\n");
 8001a2c:	481e      	ldr	r0, [pc, #120]	@ (8001aa8 <CC1101_FullDiagnostic+0x430>)
 8001a2e:	f009 f847 	bl	800aac0 <puts>
    printf("  RSSI: %d dBm\r\n", rssi);
 8001a32:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001a36:	4619      	mov	r1, r3
 8001a38:	481c      	ldr	r0, [pc, #112]	@ (8001aac <CC1101_FullDiagnostic+0x434>)
 8001a3a:	f008 ffd1 	bl	800a9e0 <iprintf>
    printf("  LQI:  %d\r\n", lqi);
 8001a3e:	7abb      	ldrb	r3, [r7, #10]
 8001a40:	4619      	mov	r1, r3
 8001a42:	481b      	ldr	r0, [pc, #108]	@ (8001ab0 <CC1101_FullDiagnostic+0x438>)
 8001a44:	f008 ffcc 	bl	800a9e0 <iprintf>
    printf("  Not:  Kumandaya basarken RSSI artmali!\r\n");
 8001a48:	481a      	ldr	r0, [pc, #104]	@ (8001ab4 <CC1101_FullDiagnostic+0x43c>)
 8001a4a:	f009 f839 	bl	800aac0 <puts>

    // Current GDO0 pin state
    printf("\r\n[GPIO DURUMU]\r\n");
 8001a4e:	481a      	ldr	r0, [pc, #104]	@ (8001ab8 <CC1101_FullDiagnostic+0x440>)
 8001a50:	f009 f836 	bl	800aac0 <puts>
    printf("  PA0 (GDO0): %d\r\n", HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin));
 8001a54:	2101      	movs	r1, #1
 8001a56:	4819      	ldr	r0, [pc, #100]	@ (8001abc <CC1101_FullDiagnostic+0x444>)
 8001a58:	f005 f8a0 	bl	8006b9c <HAL_GPIO_ReadPin>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4817      	ldr	r0, [pc, #92]	@ (8001ac0 <CC1101_FullDiagnostic+0x448>)
 8001a62:	f008 ffbd 	bl	800a9e0 <iprintf>
    printf("  Not: Multimetre ile 0-3.3V arasi olmali!\r\n");
 8001a66:	4817      	ldr	r0, [pc, #92]	@ (8001ac4 <CC1101_FullDiagnostic+0x44c>)
 8001a68:	f009 f82a 	bl	800aac0 <puts>

    printf("\r\n\r\n");
 8001a6c:	4816      	ldr	r0, [pc, #88]	@ (8001ac8 <CC1101_FullDiagnostic+0x450>)
 8001a6e:	f009 f827 	bl	800aac0 <puts>
}
 8001a72:	bf00      	nop
 8001a74:	3724      	adds	r7, #36	@ 0x24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd90      	pop	{r4, r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	0800cf78 	.word	0x0800cf78
 8001a80:	0800cba4 	.word	0x0800cba4
 8001a84:	47800000 	.word	0x47800000
 8001a88:	0800cf90 	.word	0x0800cf90
 8001a8c:	0800cfa0 	.word	0x0800cfa0
 8001a90:	0800cfc4 	.word	0x0800cfc4
 8001a94:	43d88000 	.word	0x43d88000
 8001a98:	43d98000 	.word	0x43d98000
 8001a9c:	0800cdb4 	.word	0x0800cdb4
 8001aa0:	0800cdbc 	.word	0x0800cdbc
 8001aa4:	0800cfe0 	.word	0x0800cfe0
 8001aa8:	0800cff8 	.word	0x0800cff8
 8001aac:	0800d00c 	.word	0x0800d00c
 8001ab0:	0800d020 	.word	0x0800d020
 8001ab4:	0800d030 	.word	0x0800d030
 8001ab8:	0800d05c 	.word	0x0800d05c
 8001abc:	40020000 	.word	0x40020000
 8001ac0:	0800d070 	.word	0x0800d070
 8001ac4:	0800d084 	.word	0x0800d084
 8001ac8:	0800d0b0 	.word	0x0800d0b0

08001acc <CC1101_VerifyRegisters>:

/* ==================== Register Verification ==================== */

void CC1101_VerifyRegisters(CC1101_HandleTypeDef *hcc)
{
 8001acc:	b5b0      	push	{r4, r5, r7, lr}
 8001ace:	b090      	sub	sp, #64	@ 0x40
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
    printf("\r\n[REGISTER VERIFICATION]\r\n");
 8001ad4:	482f      	ldr	r0, [pc, #188]	@ (8001b94 <CC1101_VerifyRegisters+0xc8>)
 8001ad6:	f008 fff3 	bl	800aac0 <puts>
    // Yazilan ve okunan degerleri karsilastir
    struct {
        uint8_t addr;
        uint8_t expected;
        const char* name;
    } checks[] = {
 8001ada:	4b2f      	ldr	r3, [pc, #188]	@ (8001b98 <CC1101_VerifyRegisters+0xcc>)
 8001adc:	f107 0408 	add.w	r4, r7, #8
 8001ae0:	461d      	mov	r5, r3
 8001ae2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ae6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aea:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001aee:	e884 0003 	stmia.w	r4, {r0, r1}
        {CC1101_PKTCTRL0, 0x32, "PKTCTRL0"},
        {CC1101_AGCCTRL2, 0x43, "AGCCTRL2"},
        {CC1101_FREND0,   0x11, "FREND0"},
    };

    int pass = 0, fail = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001af6:	2300      	movs	r3, #0
 8001af8:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 0; i < sizeof(checks)/sizeof(checks[0]); i++) {
 8001afa:	2300      	movs	r3, #0
 8001afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001afe:	e03d      	b.n	8001b7c <CC1101_VerifyRegisters+0xb0>
        uint8_t actual = CC1101_ReadReg(hcc, checks[i].addr);
 8001b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	3340      	adds	r3, #64	@ 0x40
 8001b06:	443b      	add	r3, r7
 8001b08:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff fa6b 	bl	8000fea <CC1101_ReadReg>
 8001b14:	4603      	mov	r3, r0
 8001b16:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (actual == checks[i].expected) {
 8001b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	3340      	adds	r3, #64	@ 0x40
 8001b20:	443b      	add	r3, r7
 8001b22:	f813 3c37 	ldrb.w	r3, [r3, #-55]
 8001b26:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d10f      	bne.n	8001b4e <CC1101_VerifyRegisters+0x82>
            printf("  [OK] %s = 0x%02X\r\n", checks[i].name, actual);
 8001b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	3340      	adds	r3, #64	@ 0x40
 8001b34:	443b      	add	r3, r7
 8001b36:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8001b3a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4816      	ldr	r0, [pc, #88]	@ (8001b9c <CC1101_VerifyRegisters+0xd0>)
 8001b42:	f008 ff4d 	bl	800a9e0 <iprintf>
            pass++;
 8001b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b48:	3301      	adds	r3, #1
 8001b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b4c:	e013      	b.n	8001b76 <CC1101_VerifyRegisters+0xaa>
        } else {
            printf("  [FAIL] %s = 0x%02X (beklenen: 0x%02X)\r\n",
 8001b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	3340      	adds	r3, #64	@ 0x40
 8001b54:	443b      	add	r3, r7
 8001b56:	f853 1c34 	ldr.w	r1, [r3, #-52]
 8001b5a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
                   checks[i].name, actual, checks[i].expected);
 8001b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	3340      	adds	r3, #64	@ 0x40
 8001b64:	443b      	add	r3, r7
 8001b66:	f813 3c37 	ldrb.w	r3, [r3, #-55]
            printf("  [FAIL] %s = 0x%02X (beklenen: 0x%02X)\r\n",
 8001b6a:	480d      	ldr	r0, [pc, #52]	@ (8001ba0 <CC1101_VerifyRegisters+0xd4>)
 8001b6c:	f008 ff38 	bl	800a9e0 <iprintf>
            fail++;
 8001b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b72:	3301      	adds	r3, #1
 8001b74:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 0; i < sizeof(checks)/sizeof(checks[0]); i++) {
 8001b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b78:	3301      	adds	r3, #1
 8001b7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d9be      	bls.n	8001b00 <CC1101_VerifyRegisters+0x34>
        }
    }
    printf("  Sonuc: %d PASS, %d FAIL\r\n", pass, fail);
 8001b82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001b84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b86:	4807      	ldr	r0, [pc, #28]	@ (8001ba4 <CC1101_VerifyRegisters+0xd8>)
 8001b88:	f008 ff2a 	bl	800a9e0 <iprintf>
}
 8001b8c:	bf00      	nop
 8001b8e:	3740      	adds	r7, #64	@ 0x40
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bdb0      	pop	{r4, r5, r7, pc}
 8001b94:	0800d134 	.word	0x0800d134
 8001b98:	0800d1e0 	.word	0x0800d1e0
 8001b9c:	0800d150 	.word	0x0800d150
 8001ba0:	0800d168 	.word	0x0800d168
 8001ba4:	0800d194 	.word	0x0800d194

08001ba8 <CC1101_TestGDO0_AllModes>:
 *   - Kumandaya basmadan once: PA0 = LOW (sinyal yok)
 *   - Kumandaya basinca: PA0 = HIGH (433MHz sinyal algilandi)
 *   - Bu mod ile Input Capture tetiklenmeli
 */
void CC1101_TestGDO0_AllModes(CC1101_HandleTypeDef *hcc)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b09a      	sub	sp, #104	@ 0x68
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
    printf("\r\n");
 8001bb0:	48a4      	ldr	r0, [pc, #656]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001bb2:	f008 ff85 	bl	800aac0 <puts>
    printf("\r\n");
 8001bb6:	48a4      	ldr	r0, [pc, #656]	@ (8001e48 <CC1101_TestGDO0_AllModes+0x2a0>)
 8001bb8:	f008 ff82 	bl	800aac0 <puts>
    printf("      GDO0 TUM MODLARI TEST ET           \r\n");
 8001bbc:	48a3      	ldr	r0, [pc, #652]	@ (8001e4c <CC1101_TestGDO0_AllModes+0x2a4>)
 8001bbe:	f008 ff7f 	bl	800aac0 <puts>
    printf("\r\n");
 8001bc2:	48a3      	ldr	r0, [pc, #652]	@ (8001e50 <CC1101_TestGDO0_AllModes+0x2a8>)
 8001bc4:	f008 ff7c 	bl	800aac0 <puts>
    printf("\r\n");
 8001bc8:	489e      	ldr	r0, [pc, #632]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001bca:	f008 ff79 	bl	800aac0 <puts>
    printf("  MEVCUT SORUN:\r\n");
 8001bce:	48a1      	ldr	r0, [pc, #644]	@ (8001e54 <CC1101_TestGDO0_AllModes+0x2ac>)
 8001bd0:	f008 ff76 	bl	800aac0 <puts>
    printf("  - GDO0 sureli HIGH (3.3V)\r\n");
 8001bd4:	48a0      	ldr	r0, [pc, #640]	@ (8001e58 <CC1101_TestGDO0_AllModes+0x2b0>)
 8001bd6:	f008 ff73 	bl	800aac0 <puts>
    printf("  - Kumandaya basinca cok az dusus (3.0V)\r\n");
 8001bda:	48a0      	ldr	r0, [pc, #640]	@ (8001e5c <CC1101_TestGDO0_AllModes+0x2b4>)
 8001bdc:	f008 ff70 	bl	800aac0 <puts>
    printf("  - Input Capture tetiklenmiyor\r\n");
 8001be0:	489f      	ldr	r0, [pc, #636]	@ (8001e60 <CC1101_TestGDO0_AllModes+0x2b8>)
 8001be2:	f008 ff6d 	bl	800aac0 <puts>
    printf("\r\n");
 8001be6:	4897      	ldr	r0, [pc, #604]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001be8:	f008 ff6a 	bl	800aac0 <puts>
    printf("  NEDEN: Mode 0x0D (Serial Sync Data) uygun degil\r\n");
 8001bec:	489d      	ldr	r0, [pc, #628]	@ (8001e64 <CC1101_TestGDO0_AllModes+0x2bc>)
 8001bee:	f008 ff67 	bl	800aac0 <puts>
    printf("  - Sync word gerektiriyor\r\n");
 8001bf2:	489d      	ldr	r0, [pc, #628]	@ (8001e68 <CC1101_TestGDO0_AllModes+0x2c0>)
 8001bf4:	f008 ff64 	bl	800aac0 <puts>
    printf("  - ASK/OOK kumanda sync word kullanmayabilir\r\n");
 8001bf8:	489c      	ldr	r0, [pc, #624]	@ (8001e6c <CC1101_TestGDO0_AllModes+0x2c4>)
 8001bfa:	f008 ff61 	bl	800aac0 <puts>
    printf("\r\n");
 8001bfe:	4891      	ldr	r0, [pc, #580]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001c00:	f008 ff5e 	bl	800aac0 <puts>
    printf("  COZUM: Mode 0x0E (Carrier Sense) dene!\r\n");
 8001c04:	489a      	ldr	r0, [pc, #616]	@ (8001e70 <CC1101_TestGDO0_AllModes+0x2c8>)
 8001c06:	f008 ff5b 	bl	800aac0 <puts>
    printf("  - RSSI > threshold oldugunda HIGH\r\n");
 8001c0a:	489a      	ldr	r0, [pc, #616]	@ (8001e74 <CC1101_TestGDO0_AllModes+0x2cc>)
 8001c0c:	f008 ff58 	bl	800aac0 <puts>
    printf("  - Sinyal yoksa LOW\r\n");
 8001c10:	4899      	ldr	r0, [pc, #612]	@ (8001e78 <CC1101_TestGDO0_AllModes+0x2d0>)
 8001c12:	f008 ff55 	bl	800aac0 <puts>
    printf("  - ASK/OOK icin ideal\r\n");
 8001c16:	4899      	ldr	r0, [pc, #612]	@ (8001e7c <CC1101_TestGDO0_AllModes+0x2d4>)
 8001c18:	f008 ff52 	bl	800aac0 <puts>
    printf("\r\n");
 8001c1c:	4889      	ldr	r0, [pc, #548]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001c1e:	f008 ff4f 	bl	800aac0 <puts>
    printf("\r\n");
 8001c22:	4897      	ldr	r0, [pc, #604]	@ (8001e80 <CC1101_TestGDO0_AllModes+0x2d8>)
 8001c24:	f008 ff4c 	bl	800aac0 <puts>

    struct {
        uint8_t value;
        const char* name;
        int expected;  // -1 = depends on signal, 0 = LOW, 1 = HIGH
    } modes[] = {
 8001c28:	4a96      	ldr	r2, [pc, #600]	@ (8001e84 <CC1101_TestGDO0_AllModes+0x2dc>)
 8001c2a:	f107 0308 	add.w	r3, r7, #8
 8001c2e:	4611      	mov	r1, r2
 8001c30:	2248      	movs	r2, #72	@ 0x48
 8001c32:	4618      	mov	r0, r3
 8001c34:	f009 f8a3 	bl	800ad7e <memcpy>
        {0x0D, "Serial Sync Data (MEVCUT)", -1},   // Current - not working
        {0x06, "Sync Word",          -1},
        {0x00, "RX FIFO threshold",  -1},
    };

    printf("\r\n");
 8001c38:	4882      	ldr	r0, [pc, #520]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001c3a:	f008 ff41 	bl	800aac0 <puts>
    for (int i = 0; i < sizeof(modes)/sizeof(modes[0]); i++) {
 8001c3e:	2300      	movs	r3, #0
 8001c40:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c42:	e0d0      	b.n	8001de6 <CC1101_TestGDO0_AllModes+0x23e>
        printf("TEST %d: Mode 0x%02X - %s\r\n", i+1, modes[i].value, modes[i].name);
 8001c44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c46:	1c59      	adds	r1, r3, #1
 8001c48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	4413      	add	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	3368      	adds	r3, #104	@ 0x68
 8001c54:	443b      	add	r3, r7
 8001c56:	3b60      	subs	r3, #96	@ 0x60
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001c5e:	4613      	mov	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	3368      	adds	r3, #104	@ 0x68
 8001c68:	443b      	add	r3, r7
 8001c6a:	3b5c      	subs	r3, #92	@ 0x5c
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4602      	mov	r2, r0
 8001c70:	4885      	ldr	r0, [pc, #532]	@ (8001e88 <CC1101_TestGDO0_AllModes+0x2e0>)
 8001c72:	f008 feb5 	bl	800a9e0 <iprintf>

        // Set GDO0 mode
        CC1101_WriteReg(hcc, CC1101_IOCFG0, modes[i].value);
 8001c76:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	3368      	adds	r3, #104	@ 0x68
 8001c82:	443b      	add	r3, r7
 8001c84:	3b60      	subs	r3, #96	@ 0x60
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	2102      	movs	r1, #2
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff f981 	bl	8000f94 <CC1101_WriteReg>
        HAL_Delay(100);
 8001c92:	2064      	movs	r0, #100	@ 0x64
 8001c94:	f004 f952 	bl	8005f3c <HAL_Delay>

        // Read PA0 state
        int pin_state = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8001c98:	2101      	movs	r1, #1
 8001c9a:	487c      	ldr	r0, [pc, #496]	@ (8001e8c <CC1101_TestGDO0_AllModes+0x2e4>)
 8001c9c:	f004 ff7e 	bl	8006b9c <HAL_GPIO_ReadPin>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	65bb      	str	r3, [r7, #88]	@ 0x58
        printf("  PA0 = %d (%s)", pin_state, pin_state ? "HIGH" : "LOW");
 8001ca4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <CC1101_TestGDO0_AllModes+0x106>
 8001caa:	4b79      	ldr	r3, [pc, #484]	@ (8001e90 <CC1101_TestGDO0_AllModes+0x2e8>)
 8001cac:	e000      	b.n	8001cb0 <CC1101_TestGDO0_AllModes+0x108>
 8001cae:	4b79      	ldr	r3, [pc, #484]	@ (8001e94 <CC1101_TestGDO0_AllModes+0x2ec>)
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001cb4:	4878      	ldr	r0, [pc, #480]	@ (8001e98 <CC1101_TestGDO0_AllModes+0x2f0>)
 8001cb6:	f008 fe93 	bl	800a9e0 <iprintf>

        if (modes[i].expected >= 0) {
 8001cba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	3368      	adds	r3, #104	@ 0x68
 8001cc6:	443b      	add	r3, r7
 8001cc8:	3b58      	subs	r3, #88	@ 0x58
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	db1d      	blt.n	8001d0c <CC1101_TestGDO0_AllModes+0x164>
            if (pin_state == modes[i].expected) {
 8001cd0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	3368      	adds	r3, #104	@ 0x68
 8001cdc:	443b      	add	r3, r7
 8001cde:	3b58      	subs	r3, #88	@ 0x58
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d103      	bne.n	8001cf0 <CC1101_TestGDO0_AllModes+0x148>
                printf(" [OK]\r\n");
 8001ce8:	486c      	ldr	r0, [pc, #432]	@ (8001e9c <CC1101_TestGDO0_AllModes+0x2f4>)
 8001cea:	f008 fee9 	bl	800aac0 <puts>
 8001cee:	e074      	b.n	8001dda <CC1101_TestGDO0_AllModes+0x232>
            } else {
                printf(" [FAIL! Beklenen: %d]\r\n", modes[i].expected);
 8001cf0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4413      	add	r3, r2
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	3368      	adds	r3, #104	@ 0x68
 8001cfc:	443b      	add	r3, r7
 8001cfe:	3b58      	subs	r3, #88	@ 0x58
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4619      	mov	r1, r3
 8001d04:	4866      	ldr	r0, [pc, #408]	@ (8001ea0 <CC1101_TestGDO0_AllModes+0x2f8>)
 8001d06:	f008 fe6b 	bl	800a9e0 <iprintf>
 8001d0a:	e066      	b.n	8001dda <CC1101_TestGDO0_AllModes+0x232>
            }
        } else {
            printf(" [degisken - kumandaya basin]\r\n");
 8001d0c:	4865      	ldr	r0, [pc, #404]	@ (8001ea4 <CC1101_TestGDO0_AllModes+0x2fc>)
 8001d0e:	f008 fed7 	bl	800aac0 <puts>

            // For signal-dependent modes, test with remote press
            if (modes[i].value == 0x0E || modes[i].value == 0x0D) {
 8001d12:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	3368      	adds	r3, #104	@ 0x68
 8001d1e:	443b      	add	r3, r7
 8001d20:	3b60      	subs	r3, #96	@ 0x60
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b0e      	cmp	r3, #14
 8001d26:	d00a      	beq.n	8001d3e <CC1101_TestGDO0_AllModes+0x196>
 8001d28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	3368      	adds	r3, #104	@ 0x68
 8001d34:	443b      	add	r3, r7
 8001d36:	3b60      	subs	r3, #96	@ 0x60
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b0d      	cmp	r3, #13
 8001d3c:	d14d      	bne.n	8001dda <CC1101_TestGDO0_AllModes+0x232>
                printf("  5 saniye iceride kumandaya basin...\r\n");
 8001d3e:	485a      	ldr	r0, [pc, #360]	@ (8001ea8 <CC1101_TestGDO0_AllModes+0x300>)
 8001d40:	f008 febe 	bl	800aac0 <puts>
                uint32_t start = HAL_GetTick();
 8001d44:	f004 f8ee 	bl	8005f24 <HAL_GetTick>
 8001d48:	6578      	str	r0, [r7, #84]	@ 0x54
                int transitions = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	663b      	str	r3, [r7, #96]	@ 0x60
                int last_state = pin_state;
 8001d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d50:	65fb      	str	r3, [r7, #92]	@ 0x5c

                while ((HAL_GetTick() - start) < 5000) {
 8001d52:	e011      	b.n	8001d78 <CC1101_TestGDO0_AllModes+0x1d0>
                    int current = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8001d54:	2101      	movs	r1, #1
 8001d56:	484d      	ldr	r0, [pc, #308]	@ (8001e8c <CC1101_TestGDO0_AllModes+0x2e4>)
 8001d58:	f004 ff20 	bl	8006b9c <HAL_GPIO_ReadPin>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	653b      	str	r3, [r7, #80]	@ 0x50
                    if (current != last_state) {
 8001d60:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001d62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d004      	beq.n	8001d72 <CC1101_TestGDO0_AllModes+0x1ca>
                        transitions++;
 8001d68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	663b      	str	r3, [r7, #96]	@ 0x60
                        last_state = current;
 8001d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d70:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    }
                    HAL_Delay(1);
 8001d72:	2001      	movs	r0, #1
 8001d74:	f004 f8e2 	bl	8005f3c <HAL_Delay>
                while ((HAL_GetTick() - start) < 5000) {
 8001d78:	f004 f8d4 	bl	8005f24 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d9e4      	bls.n	8001d54 <CC1101_TestGDO0_AllModes+0x1ac>
                }

                printf("  Gecis sayisi: %d\r\n", transitions);
 8001d8a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001d8c:	4847      	ldr	r0, [pc, #284]	@ (8001eac <CC1101_TestGDO0_AllModes+0x304>)
 8001d8e:	f008 fe27 	bl	800a9e0 <iprintf>

                if (transitions > 10) {
 8001d92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d94:	2b0a      	cmp	r3, #10
 8001d96:	dd16      	ble.n	8001dc6 <CC1101_TestGDO0_AllModes+0x21e>
                    printf("  [BASARILI] Bu mod calisiyor!\r\n");
 8001d98:	4845      	ldr	r0, [pc, #276]	@ (8001eb0 <CC1101_TestGDO0_AllModes+0x308>)
 8001d9a:	f008 fe91 	bl	800aac0 <puts>
                    printf("  Bu modu kullanmak icin:\r\n");
 8001d9e:	4845      	ldr	r0, [pc, #276]	@ (8001eb4 <CC1101_TestGDO0_AllModes+0x30c>)
 8001da0:	f008 fe8e 	bl	800aac0 <puts>
                    printf("    CC1101_ConfigureGDO0 fonksiyonunu degistir\r\n");
 8001da4:	4844      	ldr	r0, [pc, #272]	@ (8001eb8 <CC1101_TestGDO0_AllModes+0x310>)
 8001da6:	f008 fe8b 	bl	800aac0 <puts>
                    printf("    IOCFG0 = 0x%02X yap\r\n", modes[i].value);
 8001daa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001dac:	4613      	mov	r3, r2
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	3368      	adds	r3, #104	@ 0x68
 8001db6:	443b      	add	r3, r7
 8001db8:	3b60      	subs	r3, #96	@ 0x60
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	483f      	ldr	r0, [pc, #252]	@ (8001ebc <CC1101_TestGDO0_AllModes+0x314>)
 8001dc0:	f008 fe0e 	bl	800a9e0 <iprintf>
 8001dc4:	e009      	b.n	8001dda <CC1101_TestGDO0_AllModes+0x232>
                } else if (transitions > 0) {
 8001dc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	dd03      	ble.n	8001dd4 <CC1101_TestGDO0_AllModes+0x22c>
                    printf("  [UYARI] Az gecis, voltaj seviyeleri dusuk olabilir\r\n");
 8001dcc:	483c      	ldr	r0, [pc, #240]	@ (8001ec0 <CC1101_TestGDO0_AllModes+0x318>)
 8001dce:	f008 fe77 	bl	800aac0 <puts>
 8001dd2:	e002      	b.n	8001dda <CC1101_TestGDO0_AllModes+0x232>
                } else {
                    printf("  [BASARISIZ] Bu mod da calismadi\r\n");
 8001dd4:	483b      	ldr	r0, [pc, #236]	@ (8001ec4 <CC1101_TestGDO0_AllModes+0x31c>)
 8001dd6:	f008 fe73 	bl	800aac0 <puts>
                }
            }
        }
        printf("\r\n");
 8001dda:	481a      	ldr	r0, [pc, #104]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001ddc:	f008 fe70 	bl	800aac0 <puts>
    for (int i = 0; i < sizeof(modes)/sizeof(modes[0]); i++) {
 8001de0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001de2:	3301      	adds	r3, #1
 8001de4:	667b      	str	r3, [r7, #100]	@ 0x64
 8001de6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001de8:	2b05      	cmp	r3, #5
 8001dea:	f67f af2b 	bls.w	8001c44 <CC1101_TestGDO0_AllModes+0x9c>
    }

    // Restore to Carrier Sense mode (recommended)
    printf("\r\n");
 8001dee:	4824      	ldr	r0, [pc, #144]	@ (8001e80 <CC1101_TestGDO0_AllModes+0x2d8>)
 8001df0:	f008 fe66 	bl	800aac0 <puts>
    printf("  ONERI: Mode 0x0E (Carrier Sense) kullan\r\n");
 8001df4:	4834      	ldr	r0, [pc, #208]	@ (8001ec8 <CC1101_TestGDO0_AllModes+0x320>)
 8001df6:	f008 fe63 	bl	800aac0 <puts>
    printf("\r\n");
 8001dfa:	4812      	ldr	r0, [pc, #72]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001dfc:	f008 fe60 	bl	800aac0 <puts>
    printf("  Eger 0x0E modu calismadiysa:\r\n");
 8001e00:	4832      	ldr	r0, [pc, #200]	@ (8001ecc <CC1101_TestGDO0_AllModes+0x324>)
 8001e02:	f008 fe5d 	bl	800aac0 <puts>
    printf("  1. RSSI esik degerini kontrol et\r\n");
 8001e06:	4832      	ldr	r0, [pc, #200]	@ (8001ed0 <CC1101_TestGDO0_AllModes+0x328>)
 8001e08:	f008 fe5a 	bl	800aac0 <puts>
    printf("  2. CC1101_ConfigureForASK_OOK ayarlarini gozden gecir\r\n");
 8001e0c:	4831      	ldr	r0, [pc, #196]	@ (8001ed4 <CC1101_TestGDO0_AllModes+0x32c>)
 8001e0e:	f008 fe57 	bl	800aac0 <puts>
    printf("  3. Kumanda frekansinin 433MHz oldugunu dogrula\r\n");
 8001e12:	4831      	ldr	r0, [pc, #196]	@ (8001ed8 <CC1101_TestGDO0_AllModes+0x330>)
 8001e14:	f008 fe54 	bl	800aac0 <puts>
    printf("\r\n");
 8001e18:	480a      	ldr	r0, [pc, #40]	@ (8001e44 <CC1101_TestGDO0_AllModes+0x29c>)
 8001e1a:	f008 fe51 	bl	800aac0 <puts>
    printf("  GDO0 modu 0x0E'ye ayarlandi.\r\n");
 8001e1e:	482f      	ldr	r0, [pc, #188]	@ (8001edc <CC1101_TestGDO0_AllModes+0x334>)
 8001e20:	f008 fe4e 	bl	800aac0 <puts>
    printf("  'v' komutu ile Input Capture test et.\r\n");
 8001e24:	482e      	ldr	r0, [pc, #184]	@ (8001ee0 <CC1101_TestGDO0_AllModes+0x338>)
 8001e26:	f008 fe4b 	bl	800aac0 <puts>
    printf("\r\n");
 8001e2a:	4815      	ldr	r0, [pc, #84]	@ (8001e80 <CC1101_TestGDO0_AllModes+0x2d8>)
 8001e2c:	f008 fe48 	bl	800aac0 <puts>

    // Set to Carrier Sense mode
    CC1101_WriteReg(hcc, CC1101_IOCFG0, 0x0E);
 8001e30:	220e      	movs	r2, #14
 8001e32:	2102      	movs	r1, #2
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff f8ad 	bl	8000f94 <CC1101_WriteReg>
}
 8001e3a:	bf00      	nop
 8001e3c:	3768      	adds	r7, #104	@ 0x68
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	0800cba4 	.word	0x0800cba4
 8001e48:	0800cba8 	.word	0x0800cba8
 8001e4c:	0800d208 	.word	0x0800d208
 8001e50:	0800cc5c 	.word	0x0800cc5c
 8001e54:	0800d23c 	.word	0x0800d23c
 8001e58:	0800d250 	.word	0x0800d250
 8001e5c:	0800d270 	.word	0x0800d270
 8001e60:	0800d29c 	.word	0x0800d29c
 8001e64:	0800d2c0 	.word	0x0800d2c0
 8001e68:	0800d2f4 	.word	0x0800d2f4
 8001e6c:	0800d310 	.word	0x0800d310
 8001e70:	0800d340 	.word	0x0800d340
 8001e74:	0800d36c 	.word	0x0800d36c
 8001e78:	0800d394 	.word	0x0800d394
 8001e7c:	0800d3ac 	.word	0x0800d3ac
 8001e80:	0800d3c4 	.word	0x0800d3c4
 8001e84:	0800d788 	.word	0x0800d788
 8001e88:	0800d448 	.word	0x0800d448
 8001e8c:	40020000 	.word	0x40020000
 8001e90:	0800d464 	.word	0x0800d464
 8001e94:	0800d46c 	.word	0x0800d46c
 8001e98:	0800d470 	.word	0x0800d470
 8001e9c:	0800d480 	.word	0x0800d480
 8001ea0:	0800d488 	.word	0x0800d488
 8001ea4:	0800d4a0 	.word	0x0800d4a0
 8001ea8:	0800d4c0 	.word	0x0800d4c0
 8001eac:	0800d4e8 	.word	0x0800d4e8
 8001eb0:	0800d500 	.word	0x0800d500
 8001eb4:	0800d520 	.word	0x0800d520
 8001eb8:	0800d53c 	.word	0x0800d53c
 8001ebc:	0800d56c 	.word	0x0800d56c
 8001ec0:	0800d588 	.word	0x0800d588
 8001ec4:	0800d5c0 	.word	0x0800d5c0
 8001ec8:	0800d5e4 	.word	0x0800d5e4
 8001ecc:	0800d610 	.word	0x0800d610
 8001ed0:	0800d630 	.word	0x0800d630
 8001ed4:	0800d654 	.word	0x0800d654
 8001ed8:	0800d690 	.word	0x0800d690
 8001edc:	0800d6c4 	.word	0x0800d6c4
 8001ee0:	0800d6e4 	.word	0x0800d6e4

08001ee4 <CC1101_MonitorRSSI>:

/* ==================== RSSI Monitor ==================== */

void CC1101_MonitorRSSI(CC1101_HandleTypeDef *hcc, uint16_t duration_ms)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	807b      	strh	r3, [r7, #2]
    printf("\r\n[RSSI MONITOR - %d ms]\r\n", duration_ms);
 8001ef0:	887b      	ldrh	r3, [r7, #2]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	482e      	ldr	r0, [pc, #184]	@ (8001fb0 <CC1101_MonitorRSSI+0xcc>)
 8001ef6:	f008 fd73 	bl	800a9e0 <iprintf>
    printf("  Kumandaya basin ve RSSI degisimini izleyin!\r\n");
 8001efa:	482e      	ldr	r0, [pc, #184]	@ (8001fb4 <CC1101_MonitorRSSI+0xd0>)
 8001efc:	f008 fde0 	bl	800aac0 <puts>
    printf("  (Sinyal varsa RSSI artmali, ornegin -90 -> -50)\r\n\r\n");
 8001f00:	482d      	ldr	r0, [pc, #180]	@ (8001fb8 <CC1101_MonitorRSSI+0xd4>)
 8001f02:	f008 fddd 	bl	800aac0 <puts>

    int8_t min_rssi = 0, max_rssi = -128;
 8001f06:	2300      	movs	r3, #0
 8001f08:	75fb      	strb	r3, [r7, #23]
 8001f0a:	2380      	movs	r3, #128	@ 0x80
 8001f0c:	75bb      	strb	r3, [r7, #22]
    uint32_t start = HAL_GetTick();
 8001f0e:	f004 f809 	bl	8005f24 <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

    while (HAL_GetTick() - start < duration_ms) {
 8001f14:	e024      	b.n	8001f60 <CC1101_MonitorRSSI+0x7c>
        int8_t rssi = CC1101_GetRSSI(hcc);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff fad9 	bl	80014ce <CC1101_GetRSSI>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	73fb      	strb	r3, [r7, #15]
        int pin = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8001f20:	2101      	movs	r1, #1
 8001f22:	4826      	ldr	r0, [pc, #152]	@ (8001fbc <CC1101_MonitorRSSI+0xd8>)
 8001f24:	f004 fe3a 	bl	8006b9c <HAL_GPIO_ReadPin>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	60bb      	str	r3, [r7, #8]

        if (rssi < min_rssi) min_rssi = rssi;
 8001f2c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001f30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	da01      	bge.n	8001f3c <CC1101_MonitorRSSI+0x58>
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	75fb      	strb	r3, [r7, #23]
        if (rssi > max_rssi) max_rssi = rssi;
 8001f3c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001f40:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	dd01      	ble.n	8001f4c <CC1101_MonitorRSSI+0x68>
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	75bb      	strb	r3, [r7, #22]

        printf("  RSSI: %4d dBm | PA0: %d\r", rssi, pin);
 8001f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	4619      	mov	r1, r3
 8001f54:	481a      	ldr	r0, [pc, #104]	@ (8001fc0 <CC1101_MonitorRSSI+0xdc>)
 8001f56:	f008 fd43 	bl	800a9e0 <iprintf>
        HAL_Delay(100);
 8001f5a:	2064      	movs	r0, #100	@ 0x64
 8001f5c:	f003 ffee 	bl	8005f3c <HAL_Delay>
    while (HAL_GetTick() - start < duration_ms) {
 8001f60:	f003 ffe0 	bl	8005f24 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad2      	subs	r2, r2, r3
 8001f6a:	887b      	ldrh	r3, [r7, #2]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d3d2      	bcc.n	8001f16 <CC1101_MonitorRSSI+0x32>
    }

    printf("\r\n\r\n  Sonuc: Min=%d dBm, Max=%d dBm, Fark=%d dB\r\n",
 8001f70:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8001f74:	f997 0016 	ldrsb.w	r0, [r7, #22]
 8001f78:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8001f7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	4602      	mov	r2, r0
 8001f84:	480f      	ldr	r0, [pc, #60]	@ (8001fc4 <CC1101_MonitorRSSI+0xe0>)
 8001f86:	f008 fd2b 	bl	800a9e0 <iprintf>
           min_rssi, max_rssi, max_rssi - min_rssi);

    if (max_rssi - min_rssi > 20) {
 8001f8a:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8001f8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b14      	cmp	r3, #20
 8001f96:	dd03      	ble.n	8001fa0 <CC1101_MonitorRSSI+0xbc>
        printf("  [OK] Sinyal algilandi!\r\n");
 8001f98:	480b      	ldr	r0, [pc, #44]	@ (8001fc8 <CC1101_MonitorRSSI+0xe4>)
 8001f9a:	f008 fd91 	bl	800aac0 <puts>
    } else {
        printf("  [UYARI] Sinyal farki dusuk. Kumanda 433 MHz mi?\r\n");
    }
}
 8001f9e:	e002      	b.n	8001fa6 <CC1101_MonitorRSSI+0xc2>
        printf("  [UYARI] Sinyal farki dusuk. Kumanda 433 MHz mi?\r\n");
 8001fa0:	480a      	ldr	r0, [pc, #40]	@ (8001fcc <CC1101_MonitorRSSI+0xe8>)
 8001fa2:	f008 fd8d 	bl	800aac0 <puts>
}
 8001fa6:	bf00      	nop
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	0800d7d0 	.word	0x0800d7d0
 8001fb4:	0800d7ec 	.word	0x0800d7ec
 8001fb8:	0800d81c 	.word	0x0800d81c
 8001fbc:	40020000 	.word	0x40020000
 8001fc0:	0800d854 	.word	0x0800d854
 8001fc4:	0800d870 	.word	0x0800d870
 8001fc8:	0800d8a4 	.word	0x0800d8a4
 8001fcc:	0800d8c0 	.word	0x0800d8c0

08001fd0 <CC1101_RawPinMonitor>:
 *   - PA0 voltaj seviyeleri STM32 threshold'una yetmiyordur
 *   - Internal pull-up (40K) yerine external 10K pull-up dene
 *   - CC1101 GDO0 driver strength ayarini kontrol et
 */
void CC1101_RawPinMonitor(uint16_t duration_ms)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b092      	sub	sp, #72	@ 0x48
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	80fb      	strh	r3, [r7, #6]
    printf("\r\n\r\n");
 8001fda:	488f      	ldr	r0, [pc, #572]	@ (8002218 <CC1101_RawPinMonitor+0x248>)
 8001fdc:	f008 fd70 	bl	800aac0 <puts>
    printf("    GDO0 VOLTAJ SEVIYESI & GECIS TESTI   \r\n");
 8001fe0:	488e      	ldr	r0, [pc, #568]	@ (800221c <CC1101_RawPinMonitor+0x24c>)
 8001fe2:	f008 fd6d 	bl	800aac0 <puts>
    printf("\r\n");
 8001fe6:	488e      	ldr	r0, [pc, #568]	@ (8002220 <CC1101_RawPinMonitor+0x250>)
 8001fe8:	f008 fd6a 	bl	800aac0 <puts>
    printf("  Sure: %d ms\r\n", duration_ms);
 8001fec:	88fb      	ldrh	r3, [r7, #6]
 8001fee:	4619      	mov	r1, r3
 8001ff0:	488c      	ldr	r0, [pc, #560]	@ (8002224 <CC1101_RawPinMonitor+0x254>)
 8001ff2:	f008 fcf5 	bl	800a9e0 <iprintf>
    printf("\r\n");
 8001ff6:	488c      	ldr	r0, [pc, #560]	@ (8002228 <CC1101_RawPinMonitor+0x258>)
 8001ff8:	f008 fd62 	bl	800aac0 <puts>

    // Baslangic durumu
    // KRITIK: Pin'i gecici olarak GPIO_MODE_INPUT yap (AF'den cikar)
    // Bu sayede Timer/AF karmasasini ekarte ederiz.
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 0308 	add.w	r3, r7, #8
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = RX_GDO0_Pin;
 800200c:	2301      	movs	r3, #1
 800200e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Sadece okuma
 8002010:	2300      	movs	r3, #0
 8002012:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002018:	2303      	movs	r3, #3
 800201a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(RX_GDO0_GPIO_Port, &GPIO_InitStruct);
 800201c:	f107 0308 	add.w	r3, r7, #8
 8002020:	4619      	mov	r1, r3
 8002022:	4882      	ldr	r0, [pc, #520]	@ (800222c <CC1101_RawPinMonitor+0x25c>)
 8002024:	f004 fc36 	bl	8006894 <HAL_GPIO_Init>
    printf("  [0] Pin modu INPUT yapildi (AF devre disi)\r\n");
 8002028:	4881      	ldr	r0, [pc, #516]	@ (8002230 <CC1101_RawPinMonitor+0x260>)
 800202a:	f008 fd49 	bl	800aac0 <puts>

    int initial_state = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 800202e:	2101      	movs	r1, #1
 8002030:	487e      	ldr	r0, [pc, #504]	@ (800222c <CC1101_RawPinMonitor+0x25c>)
 8002032:	f004 fdb3 	bl	8006b9c <HAL_GPIO_ReadPin>
 8002036:	4603      	mov	r3, r0
 8002038:	62fb      	str	r3, [r7, #44]	@ 0x2c
    printf("  [1] PA0 baslangic durumu: %s\r\n", initial_state ? "HIGH" : "LOW");
 800203a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <CC1101_RawPinMonitor+0x74>
 8002040:	4b7c      	ldr	r3, [pc, #496]	@ (8002234 <CC1101_RawPinMonitor+0x264>)
 8002042:	e000      	b.n	8002046 <CC1101_RawPinMonitor+0x76>
 8002044:	4b7c      	ldr	r3, [pc, #496]	@ (8002238 <CC1101_RawPinMonitor+0x268>)
 8002046:	4619      	mov	r1, r3
 8002048:	487c      	ldr	r0, [pc, #496]	@ (800223c <CC1101_RawPinMonitor+0x26c>)
 800204a:	f008 fcc9 	bl	800a9e0 <iprintf>

    if (initial_state == 0) {
 800204e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002050:	2b00      	cmp	r3, #0
 8002052:	d106      	bne.n	8002062 <CC1101_RawPinMonitor+0x92>
        printf("      [UYARI] PA0 LOW (0V) - Pull-up calismyor olabilir!\r\n");
 8002054:	487a      	ldr	r0, [pc, #488]	@ (8002240 <CC1101_RawPinMonitor+0x270>)
 8002056:	f008 fd33 	bl	800aac0 <puts>
        printf("      Beklenen: HIGH (~3.3V) ile baslamali\r\n");
 800205a:	487a      	ldr	r0, [pc, #488]	@ (8002244 <CC1101_RawPinMonitor+0x274>)
 800205c:	f008 fd30 	bl	800aac0 <puts>
 8002060:	e002      	b.n	8002068 <CC1101_RawPinMonitor+0x98>
    } else {
        printf("      [OK] Pull-up aktif, PA0 HIGH seviyede\r\n");
 8002062:	4879      	ldr	r0, [pc, #484]	@ (8002248 <CC1101_RawPinMonitor+0x278>)
 8002064:	f008 fd2c 	bl	800aac0 <puts>
    }

    printf("\r\n");
 8002068:	486f      	ldr	r0, [pc, #444]	@ (8002228 <CC1101_RawPinMonitor+0x258>)
 800206a:	f008 fd29 	bl	800aac0 <puts>
    printf("  [2] Kumandaya basin - PA0, PA1, PB0 taranyor...\r\n");
 800206e:	4877      	ldr	r0, [pc, #476]	@ (800224c <CC1101_RawPinMonitor+0x27c>)
 8002070:	f008 fd26 	bl	800aac0 <puts>
    printf("      (Hangi pinde hareket olursa onu yakalayacagiz)\r\n");
 8002074:	4876      	ldr	r0, [pc, #472]	@ (8002250 <CC1101_RawPinMonitor+0x280>)
 8002076:	f008 fd23 	bl	800aac0 <puts>
    printf("      PA0: RX_GDO0 (Beklenen)\r\n");
 800207a:	4876      	ldr	r0, [pc, #472]	@ (8002254 <CC1101_RawPinMonitor+0x284>)
 800207c:	f008 fd20 	bl	800aac0 <puts>
    printf("      PA1: TX_GDO0 (Olasi karisiklik)\r\n");
 8002080:	4875      	ldr	r0, [pc, #468]	@ (8002258 <CC1101_RawPinMonitor+0x288>)
 8002082:	f008 fd1d 	bl	800aac0 <puts>
    printf("      PB0: RX_GDO2 (Olasi karisiklik)\r\n");
 8002086:	4875      	ldr	r0, [pc, #468]	@ (800225c <CC1101_RawPinMonitor+0x28c>)
 8002088:	f008 fd1a 	bl	800aac0 <puts>
    printf("\r\n");
 800208c:	4866      	ldr	r0, [pc, #408]	@ (8002228 <CC1101_RawPinMonitor+0x258>)
 800208e:	f008 fd17 	bl	800aac0 <puts>

    uint32_t transitions = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	647b      	str	r3, [r7, #68]	@ 0x44
    int last_state = initial_state;
 8002096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002098:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t start = HAL_GetTick();
 800209a:	f003 ff43 	bl	8005f24 <HAL_GetTick>
 800209e:	62b8      	str	r0, [r7, #40]	@ 0x28

    uint32_t transitions_pa1 = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t transitions_pb0 = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	63bb      	str	r3, [r7, #56]	@ 0x38
    int last_state_pa1 = HAL_GPIO_ReadPin(TX_GDO0_GPIO_Port, TX_GDO0_Pin);
 80020a8:	2102      	movs	r1, #2
 80020aa:	4860      	ldr	r0, [pc, #384]	@ (800222c <CC1101_RawPinMonitor+0x25c>)
 80020ac:	f004 fd76 	bl	8006b9c <HAL_GPIO_ReadPin>
 80020b0:	4603      	mov	r3, r0
 80020b2:	637b      	str	r3, [r7, #52]	@ 0x34
    int last_state_pb0 = HAL_GPIO_ReadPin(RX_GDO2_GPIO_Port, RX_GDO2_Pin);
 80020b4:	2101      	movs	r1, #1
 80020b6:	486a      	ldr	r0, [pc, #424]	@ (8002260 <CC1101_RawPinMonitor+0x290>)
 80020b8:	f004 fd70 	bl	8006b9c <HAL_GPIO_ReadPin>
 80020bc:	4603      	mov	r3, r0
 80020be:	633b      	str	r3, [r7, #48]	@ 0x30

    while (HAL_GetTick() - start < duration_ms) {
 80020c0:	e02c      	b.n	800211c <CC1101_RawPinMonitor+0x14c>
        int current = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 80020c2:	2101      	movs	r1, #1
 80020c4:	4859      	ldr	r0, [pc, #356]	@ (800222c <CC1101_RawPinMonitor+0x25c>)
 80020c6:	f004 fd69 	bl	8006b9c <HAL_GPIO_ReadPin>
 80020ca:	4603      	mov	r3, r0
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
        int current_pa1 = HAL_GPIO_ReadPin(TX_GDO0_GPIO_Port, TX_GDO0_Pin);
 80020ce:	2102      	movs	r1, #2
 80020d0:	4856      	ldr	r0, [pc, #344]	@ (800222c <CC1101_RawPinMonitor+0x25c>)
 80020d2:	f004 fd63 	bl	8006b9c <HAL_GPIO_ReadPin>
 80020d6:	4603      	mov	r3, r0
 80020d8:	623b      	str	r3, [r7, #32]
        int current_pb0 = HAL_GPIO_ReadPin(RX_GDO2_GPIO_Port, RX_GDO2_Pin);
 80020da:	2101      	movs	r1, #1
 80020dc:	4860      	ldr	r0, [pc, #384]	@ (8002260 <CC1101_RawPinMonitor+0x290>)
 80020de:	f004 fd5d 	bl	8006b9c <HAL_GPIO_ReadPin>
 80020e2:	4603      	mov	r3, r0
 80020e4:	61fb      	str	r3, [r7, #28]

        // PA0 (RX GDO0) Gecis
        if (current != last_state) {
 80020e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d004      	beq.n	80020f8 <CC1101_RawPinMonitor+0x128>
            transitions++;
 80020ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020f0:	3301      	adds	r3, #1
 80020f2:	647b      	str	r3, [r7, #68]	@ 0x44
            last_state = current;
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	643b      	str	r3, [r7, #64]	@ 0x40
        }

        // PA1 (TX GDO0) Gecis
        if (current_pa1 != last_state_pa1) {
 80020f8:	6a3a      	ldr	r2, [r7, #32]
 80020fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d004      	beq.n	800210a <CC1101_RawPinMonitor+0x13a>
            transitions_pa1++;
 8002100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002102:	3301      	adds	r3, #1
 8002104:	63fb      	str	r3, [r7, #60]	@ 0x3c
            last_state_pa1 = current_pa1;
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        // PB0 (RX GDO2) Gecis
        if (current_pb0 != last_state_pb0) {
 800210a:	69fa      	ldr	r2, [r7, #28]
 800210c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800210e:	429a      	cmp	r2, r3
 8002110:	d004      	beq.n	800211c <CC1101_RawPinMonitor+0x14c>
            transitions_pb0++;
 8002112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002114:	3301      	adds	r3, #1
 8002116:	63bb      	str	r3, [r7, #56]	@ 0x38
            last_state_pb0 = current_pb0;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	633b      	str	r3, [r7, #48]	@ 0x30
    while (HAL_GetTick() - start < duration_ms) {
 800211c:	f003 ff02 	bl	8005f24 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002124:	1ad2      	subs	r2, r2, r3
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	429a      	cmp	r2, r3
 800212a:	d3ca      	bcc.n	80020c2 <CC1101_RawPinMonitor+0xf2>
        }
    }

    // Degerlendirme
    printf("  DEGERLENDIRME:\r\n");
 800212c:	484d      	ldr	r0, [pc, #308]	@ (8002264 <CC1101_RawPinMonitor+0x294>)
 800212e:	f008 fcc7 	bl	800aac0 <puts>
    printf("  -------------\r\n");
 8002132:	484d      	ldr	r0, [pc, #308]	@ (8002268 <CC1101_RawPinMonitor+0x298>)
 8002134:	f008 fcc4 	bl	800aac0 <puts>

    if (transitions > 100) {
 8002138:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800213a:	2b64      	cmp	r3, #100	@ 0x64
 800213c:	d90f      	bls.n	800215e <CC1101_RawPinMonitor+0x18e>
        printf("  [OK] PA0 pininde gecisler algilandi!\r\n");
 800213e:	484b      	ldr	r0, [pc, #300]	@ (800226c <CC1101_RawPinMonitor+0x29c>)
 8002140:	f008 fcbe 	bl	800aac0 <puts>
        printf("       Input Capture da calismali.\r\n");
 8002144:	484a      	ldr	r0, [pc, #296]	@ (8002270 <CC1101_RawPinMonitor+0x2a0>)
 8002146:	f008 fcbb 	bl	800aac0 <puts>
        printf("       Eger IC calismiyorsa:\r\n");
 800214a:	484a      	ldr	r0, [pc, #296]	@ (8002274 <CC1101_RawPinMonitor+0x2a4>)
 800214c:	f008 fcb8 	bl	800aac0 <puts>
        printf("         - TIM2 register kontrol et (main.c'deki TEST 2)\r\n");
 8002150:	4849      	ldr	r0, [pc, #292]	@ (8002278 <CC1101_RawPinMonitor+0x2a8>)
 8002152:	f008 fcb5 	bl	800aac0 <puts>
        printf("         - NVIC kesme aktif mi kontrol et\r\n");
 8002156:	4849      	ldr	r0, [pc, #292]	@ (800227c <CC1101_RawPinMonitor+0x2ac>)
 8002158:	f008 fcb2 	bl	800aac0 <puts>
 800215c:	e03d      	b.n	80021da <CC1101_RawPinMonitor+0x20a>
    } else if (transitions > 0) {
 800215e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002160:	2b00      	cmp	r3, #0
 8002162:	d01f      	beq.n	80021a4 <CC1101_RawPinMonitor+0x1d4>
        printf("  [UYARI] Az gecis algilandi (%lu)\r\n", transitions);
 8002164:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002166:	4846      	ldr	r0, [pc, #280]	@ (8002280 <CC1101_RawPinMonitor+0x2b0>)
 8002168:	f008 fc3a 	bl	800a9e0 <iprintf>
        printf("       Olasi nedenler:\r\n");
 800216c:	4845      	ldr	r0, [pc, #276]	@ (8002284 <CC1101_RawPinMonitor+0x2b4>)
 800216e:	f008 fca7 	bl	800aac0 <puts>
        printf("         1. PA0 voltaj seviyeleri yetersiz\r\n");
 8002172:	4845      	ldr	r0, [pc, #276]	@ (8002288 <CC1101_RawPinMonitor+0x2b8>)
 8002174:	f008 fca4 	bl	800aac0 <puts>
        printf("            -> Multimetre ile PA0 olcun:\r\n");
 8002178:	4844      	ldr	r0, [pc, #272]	@ (800228c <CC1101_RawPinMonitor+0x2bc>)
 800217a:	f008 fca1 	bl	800aac0 <puts>
        printf("               HIGH: ~3.3V (eger <2.0V ise pull-up guclendir)\r\n");
 800217e:	4844      	ldr	r0, [pc, #272]	@ (8002290 <CC1101_RawPinMonitor+0x2c0>)
 8002180:	f008 fc9e 	bl	800aac0 <puts>
        printf("               LOW:  ~0V   (eger >0.8V ise GDO0 driver zayif)\r\n");
 8002184:	4843      	ldr	r0, [pc, #268]	@ (8002294 <CC1101_RawPinMonitor+0x2c4>)
 8002186:	f008 fc9b 	bl	800aac0 <puts>
        printf("         2. CC1101 sinyal zayif\r\n");
 800218a:	4843      	ldr	r0, [pc, #268]	@ (8002298 <CC1101_RawPinMonitor+0x2c8>)
 800218c:	f008 fc98 	bl	800aac0 <puts>
        printf("            -> RSSI kontrol et (komut: 'm')\r\n");
 8002190:	4842      	ldr	r0, [pc, #264]	@ (800229c <CC1101_RawPinMonitor+0x2cc>)
 8002192:	f008 fc95 	bl	800aac0 <puts>
        printf("         3. Kumanda mesafesi cok uzak\r\n");
 8002196:	4842      	ldr	r0, [pc, #264]	@ (80022a0 <CC1101_RawPinMonitor+0x2d0>)
 8002198:	f008 fc92 	bl	800aac0 <puts>
        printf("            -> CC1101'i kumandaya yaklastir\r\n");
 800219c:	4841      	ldr	r0, [pc, #260]	@ (80022a4 <CC1101_RawPinMonitor+0x2d4>)
 800219e:	f008 fc8f 	bl	800aac0 <puts>
 80021a2:	e01a      	b.n	80021da <CC1101_RawPinMonitor+0x20a>
    } else {
        printf("  [HATA] Hic gecis algilanmadi!\r\n");
 80021a4:	4840      	ldr	r0, [pc, #256]	@ (80022a8 <CC1101_RawPinMonitor+0x2d8>)
 80021a6:	f008 fc8b 	bl	800aac0 <puts>
        printf("       Sorun giderme:\r\n");
 80021aa:	4840      	ldr	r0, [pc, #256]	@ (80022ac <CC1101_RawPinMonitor+0x2dc>)
 80021ac:	f008 fc88 	bl	800aac0 <puts>
        printf("       1. Multimetre ile PA0 voltajini olc:\r\n");
 80021b0:	483f      	ldr	r0, [pc, #252]	@ (80022b0 <CC1101_RawPinMonitor+0x2e0>)
 80021b2:	f008 fc85 	bl	800aac0 <puts>
        printf("          a) Basmadan once 0.007V -> Pull-up eksik/calismyor\r\n");
 80021b6:	483f      	ldr	r0, [pc, #252]	@ (80022b4 <CC1101_RawPinMonitor+0x2e4>)
 80021b8:	f008 fc82 	bl	800aac0 <puts>
        printf("          b) Her zaman 3.3V -> GDO0 sinyal uretmiyor\r\n");
 80021bc:	483e      	ldr	r0, [pc, #248]	@ (80022b8 <CC1101_RawPinMonitor+0x2e8>)
 80021be:	f008 fc7f 	bl	800aac0 <puts>
        printf("          c) Basmadan once 3.3V, bastiktan sonra 0V -> OK\r\n");
 80021c2:	483e      	ldr	r0, [pc, #248]	@ (80022bc <CC1101_RawPinMonitor+0x2ec>)
 80021c4:	f008 fc7c 	bl	800aac0 <puts>
        printf("       2. GDO0 baglantisini kontrol et\r\n");
 80021c8:	483d      	ldr	r0, [pc, #244]	@ (80022c0 <CC1101_RawPinMonitor+0x2f0>)
 80021ca:	f008 fc79 	bl	800aac0 <puts>
        printf("       3. CC1101 diagnostic calistir (komut: 'd')\r\n");
 80021ce:	483d      	ldr	r0, [pc, #244]	@ (80022c4 <CC1101_RawPinMonitor+0x2f4>)
 80021d0:	f008 fc76 	bl	800aac0 <puts>
        printf("       4. GDO0 test modlari dene (komut: 't')\r\n");
 80021d4:	483c      	ldr	r0, [pc, #240]	@ (80022c8 <CC1101_RawPinMonitor+0x2f8>)
 80021d6:	f008 fc73 	bl	800aac0 <puts>
    }

    // HIGH/LOW oran analizi
    // HIGH/LOW oran analizi
    printf("\r\n");
 80021da:	4813      	ldr	r0, [pc, #76]	@ (8002228 <CC1101_RawPinMonitor+0x258>)
 80021dc:	f008 fc70 	bl	800aac0 <puts>
    if (transitions > 100) {
 80021e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021e2:	2b64      	cmp	r3, #100	@ 0x64
 80021e4:	d903      	bls.n	80021ee <CC1101_RawPinMonitor+0x21e>
        printf("  [OK] Gecisler algilandi. Pinler aktif.\r\n");
 80021e6:	4839      	ldr	r0, [pc, #228]	@ (80022cc <CC1101_RawPinMonitor+0x2fc>)
 80021e8:	f008 fc6a 	bl	800aac0 <puts>
 80021ec:	e002      	b.n	80021f4 <CC1101_RawPinMonitor+0x224>
    } else {
        printf("  [UYARI] Yeterli gecis yok veya sinyal zayif.\r\n");
 80021ee:	4838      	ldr	r0, [pc, #224]	@ (80022d0 <CC1101_RawPinMonitor+0x300>)
 80021f0:	f008 fc66 	bl	800aac0 <puts>
    }

    // Test bitince pini tekrar AF moduna (Input Capture) al
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021f8:	2301      	movs	r3, #1
 80021fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(RX_GDO0_GPIO_Port, &GPIO_InitStruct);
 80021fc:	f107 0308 	add.w	r3, r7, #8
 8002200:	4619      	mov	r1, r3
 8002202:	480a      	ldr	r0, [pc, #40]	@ (800222c <CC1101_RawPinMonitor+0x25c>)
 8002204:	f004 fb46 	bl	8006894 <HAL_GPIO_Init>
    printf("  [SON] Pin modu tekrar AF (Input Capture) yapildi.\r\n");
 8002208:	4832      	ldr	r0, [pc, #200]	@ (80022d4 <CC1101_RawPinMonitor+0x304>)
 800220a:	f008 fc59 	bl	800aac0 <puts>
}
 800220e:	bf00      	nop
 8002210:	3748      	adds	r7, #72	@ 0x48
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	0800d8f4 	.word	0x0800d8f4
 800221c:	0800d97c 	.word	0x0800d97c
 8002220:	0800cc5c 	.word	0x0800cc5c
 8002224:	0800d9b0 	.word	0x0800d9b0
 8002228:	0800cba4 	.word	0x0800cba4
 800222c:	40020000 	.word	0x40020000
 8002230:	0800d9c0 	.word	0x0800d9c0
 8002234:	0800d464 	.word	0x0800d464
 8002238:	0800d46c 	.word	0x0800d46c
 800223c:	0800d9f0 	.word	0x0800d9f0
 8002240:	0800da14 	.word	0x0800da14
 8002244:	0800da50 	.word	0x0800da50
 8002248:	0800da7c 	.word	0x0800da7c
 800224c:	0800daac 	.word	0x0800daac
 8002250:	0800dae4 	.word	0x0800dae4
 8002254:	0800db1c 	.word	0x0800db1c
 8002258:	0800db3c 	.word	0x0800db3c
 800225c:	0800db64 	.word	0x0800db64
 8002260:	40020400 	.word	0x40020400
 8002264:	0800db8c 	.word	0x0800db8c
 8002268:	0800dba0 	.word	0x0800dba0
 800226c:	0800dbb4 	.word	0x0800dbb4
 8002270:	0800dbdc 	.word	0x0800dbdc
 8002274:	0800dc00 	.word	0x0800dc00
 8002278:	0800dc20 	.word	0x0800dc20
 800227c:	0800dc5c 	.word	0x0800dc5c
 8002280:	0800dc88 	.word	0x0800dc88
 8002284:	0800dcb0 	.word	0x0800dcb0
 8002288:	0800dcc8 	.word	0x0800dcc8
 800228c:	0800dcf4 	.word	0x0800dcf4
 8002290:	0800dd20 	.word	0x0800dd20
 8002294:	0800dd60 	.word	0x0800dd60
 8002298:	0800dda0 	.word	0x0800dda0
 800229c:	0800ddc4 	.word	0x0800ddc4
 80022a0:	0800ddf4 	.word	0x0800ddf4
 80022a4:	0800de1c 	.word	0x0800de1c
 80022a8:	0800de4c 	.word	0x0800de4c
 80022ac:	0800de70 	.word	0x0800de70
 80022b0:	0800de88 	.word	0x0800de88
 80022b4:	0800deb8 	.word	0x0800deb8
 80022b8:	0800def8 	.word	0x0800def8
 80022bc:	0800df30 	.word	0x0800df30
 80022c0:	0800df6c 	.word	0x0800df6c
 80022c4:	0800df94 	.word	0x0800df94
 80022c8:	0800dfc8 	.word	0x0800dfc8
 80022cc:	0800dff8 	.word	0x0800dff8
 80022d0:	0800e024 	.word	0x0800e024
 80022d4:	0800e054 	.word	0x0800e054

080022d8 <CC1101_TestWithPullUp>:

/* ==================== Test With Pull-Up ==================== */

void CC1101_TestWithPullUp(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
    printf("\r\n[INTERNAL PULL-UP TESTI]\r\n");
 80022de:	4825      	ldr	r0, [pc, #148]	@ (8002374 <CC1101_TestWithPullUp+0x9c>)
 80022e0:	f008 fbee 	bl	800aac0 <puts>

    // Oncelikle mevcut durumu goster
    printf("  Mevcut PA0 durumu: %d\r\n", HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin));
 80022e4:	2101      	movs	r1, #1
 80022e6:	4824      	ldr	r0, [pc, #144]	@ (8002378 <CC1101_TestWithPullUp+0xa0>)
 80022e8:	f004 fc58 	bl	8006b9c <HAL_GPIO_ReadPin>
 80022ec:	4603      	mov	r3, r0
 80022ee:	4619      	mov	r1, r3
 80022f0:	4822      	ldr	r0, [pc, #136]	@ (800237c <CC1101_TestWithPullUp+0xa4>)
 80022f2:	f008 fb75 	bl	800a9e0 <iprintf>

    // TIM2 AF modunu koruyarak pull-up ekle
    printf("  PA0 pinine internal pull-up ekleniyor (AF modu korunuyor)...\r\n");
 80022f6:	4822      	ldr	r0, [pc, #136]	@ (8002380 <CC1101_TestWithPullUp+0xa8>)
 80022f8:	f008 fbe2 	bl	800aac0 <puts>

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fc:	1d3b      	adds	r3, r7, #4
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	60da      	str	r2, [r3, #12]
 8002308:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = RX_GDO0_Pin;
 800230a:	2301      	movs	r3, #1
 800230c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // Internal pull-up aktif
 8002312:	2301      	movs	r3, #1
 8002314:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002316:	2303      	movs	r3, #3
 8002318:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800231a:	2301      	movs	r3, #1
 800231c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(RX_GDO0_GPIO_Port, &GPIO_InitStruct);
 800231e:	1d3b      	adds	r3, r7, #4
 8002320:	4619      	mov	r1, r3
 8002322:	4815      	ldr	r0, [pc, #84]	@ (8002378 <CC1101_TestWithPullUp+0xa0>)
 8002324:	f004 fab6 	bl	8006894 <HAL_GPIO_Init>

    HAL_Delay(100);
 8002328:	2064      	movs	r0, #100	@ 0x64
 800232a:	f003 fe07 	bl	8005f3c <HAL_Delay>
    printf("  Pull-up ile PA0: %d\r\n", HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin));
 800232e:	2101      	movs	r1, #1
 8002330:	4811      	ldr	r0, [pc, #68]	@ (8002378 <CC1101_TestWithPullUp+0xa0>)
 8002332:	f004 fc33 	bl	8006b9c <HAL_GPIO_ReadPin>
 8002336:	4603      	mov	r3, r0
 8002338:	4619      	mov	r1, r3
 800233a:	4812      	ldr	r0, [pc, #72]	@ (8002384 <CC1101_TestWithPullUp+0xac>)
 800233c:	f008 fb50 	bl	800a9e0 <iprintf>

    printf("\r\n  NOT: Internal pull-up ~40K ohm (zayif).\r\n");
 8002340:	4811      	ldr	r0, [pc, #68]	@ (8002388 <CC1101_TestWithPullUp+0xb0>)
 8002342:	f008 fbbd 	bl	800aac0 <puts>
    printf("  Eger hala calismazsa, external 10K resistor\r\n");
 8002346:	4811      	ldr	r0, [pc, #68]	@ (800238c <CC1101_TestWithPullUp+0xb4>)
 8002348:	f008 fbba 	bl	800aac0 <puts>
    printf("  PA0 ile 3.3V arasina bagla.\r\n");
 800234c:	4810      	ldr	r0, [pc, #64]	@ (8002390 <CC1101_TestWithPullUp+0xb8>)
 800234e:	f008 fbb7 	bl	800aac0 <puts>

    printf("\r\n  Simdi dene:\r\n");
 8002352:	4810      	ldr	r0, [pc, #64]	@ (8002394 <CC1101_TestWithPullUp+0xbc>)
 8002354:	f008 fbb4 	bl	800aac0 <puts>
    printf("    'm' -> RSSI izle, kumandaya bas\r\n");
 8002358:	480f      	ldr	r0, [pc, #60]	@ (8002398 <CC1101_TestWithPullUp+0xc0>)
 800235a:	f008 fbb1 	bl	800aac0 <puts>
    printf("    'p' -> Pin gecislerini say\r\n");
 800235e:	480f      	ldr	r0, [pc, #60]	@ (800239c <CC1101_TestWithPullUp+0xc4>)
 8002360:	f008 fbae 	bl	800aac0 <puts>
    printf("    'c' -> Sinyal yakala\r\n");
 8002364:	480e      	ldr	r0, [pc, #56]	@ (80023a0 <CC1101_TestWithPullUp+0xc8>)
 8002366:	f008 fbab 	bl	800aac0 <puts>
}
 800236a:	bf00      	nop
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	0800e08c 	.word	0x0800e08c
 8002378:	40020000 	.word	0x40020000
 800237c:	0800e0a8 	.word	0x0800e0a8
 8002380:	0800e0c4 	.word	0x0800e0c4
 8002384:	0800e104 	.word	0x0800e104
 8002388:	0800e11c 	.word	0x0800e11c
 800238c:	0800e14c 	.word	0x0800e14c
 8002390:	0800e17c 	.word	0x0800e17c
 8002394:	0800e19c 	.word	0x0800e19c
 8002398:	0800e1b0 	.word	0x0800e1b0
 800239c:	0800e1d8 	.word	0x0800e1d8
 80023a0:	0800e1f8 	.word	0x0800e1f8

080023a4 <CC1101_RSSIHistogram>:

/**
 * @brief RSSI Histogram - sinyal gucu dagilimini gosterir
 */
void CC1101_RSSIHistogram(CC1101_HandleTypeDef *hcc, uint16_t duration_ms)
{
 80023a4:	b5b0      	push	{r4, r5, r7, lr}
 80023a6:	b0a4      	sub	sp, #144	@ 0x90
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	807b      	strh	r3, [r7, #2]
    printf("\r\n\r\n");
 80023b0:	489a      	ldr	r0, [pc, #616]	@ (800261c <CC1101_RSSIHistogram+0x278>)
 80023b2:	f008 fb85 	bl	800aac0 <puts>
    printf("         RSSI HISTOGRAM TESTI             \r\n");
 80023b6:	489a      	ldr	r0, [pc, #616]	@ (8002620 <CC1101_RSSIHistogram+0x27c>)
 80023b8:	f008 fb82 	bl	800aac0 <puts>
    printf("\r\n");
 80023bc:	4899      	ldr	r0, [pc, #612]	@ (8002624 <CC1101_RSSIHistogram+0x280>)
 80023be:	f008 fb7f 	bl	800aac0 <puts>
    printf("  Sure: %d ms - Kumandaya basin!\r\n\r\n", duration_ms);
 80023c2:	887b      	ldrh	r3, [r7, #2]
 80023c4:	4619      	mov	r1, r3
 80023c6:	4898      	ldr	r0, [pc, #608]	@ (8002628 <CC1101_RSSIHistogram+0x284>)
 80023c8:	f008 fb0a 	bl	800a9e0 <iprintf>

    // RSSI araliklari: -120 ile -20 dBm arasi, 10 dB araliklar
    // bins[0] = -120..-111, bins[1] = -110..-101, ... bins[9] = -30..-21, bins[10] = -20+
    uint32_t bins[11] = {0};
 80023cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023d0:	222c      	movs	r2, #44	@ 0x2c
 80023d2:	2100      	movs	r1, #0
 80023d4:	4618      	mov	r0, r3
 80023d6:	f008 fc53 	bl	800ac80 <memset>
    int8_t min_rssi = 0, max_rssi = -128;
 80023da:	2300      	movs	r3, #0
 80023dc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80023e0:	2380      	movs	r3, #128	@ 0x80
 80023e2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
    uint32_t samples = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    int32_t rssi_sum = 0;
 80023ec:	2300      	movs	r3, #0
 80023ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    uint32_t start = HAL_GetTick();
 80023f2:	f003 fd97 	bl	8005f24 <HAL_GetTick>
 80023f6:	66f8      	str	r0, [r7, #108]	@ 0x6c
    while (HAL_GetTick() - start < duration_ms) {
 80023f8:	e050      	b.n	800249c <CC1101_RSSIHistogram+0xf8>
        int8_t rssi = CC1101_GetRSSI(hcc);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7ff f867 	bl	80014ce <CC1101_GetRSSI>
 8002400:	4603      	mov	r3, r0
 8002402:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

        // Histogram bin hesapla
        int bin_idx = (rssi + 120) / 10;
 8002406:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800240a:	3378      	adds	r3, #120	@ 0x78
 800240c:	4a87      	ldr	r2, [pc, #540]	@ (800262c <CC1101_RSSIHistogram+0x288>)
 800240e:	fb82 1203 	smull	r1, r2, r2, r3
 8002412:	1092      	asrs	r2, r2, #2
 8002414:	17db      	asrs	r3, r3, #31
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (bin_idx < 0) bin_idx = 0;
 800241c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002420:	2b00      	cmp	r3, #0
 8002422:	da02      	bge.n	800242a <CC1101_RSSIHistogram+0x86>
 8002424:	2300      	movs	r3, #0
 8002426:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (bin_idx > 10) bin_idx = 10;
 800242a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800242e:	2b0a      	cmp	r3, #10
 8002430:	dd02      	ble.n	8002438 <CC1101_RSSIHistogram+0x94>
 8002432:	230a      	movs	r3, #10
 8002434:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        bins[bin_idx]++;
 8002438:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	3390      	adds	r3, #144	@ 0x90
 8002440:	443b      	add	r3, r7
 8002442:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	3390      	adds	r3, #144	@ 0x90
 8002450:	443b      	add	r3, r7
 8002452:	f843 2c58 	str.w	r2, [r3, #-88]

        // Istatistikler
        if (rssi < min_rssi) min_rssi = rssi;
 8002456:	f997 2067 	ldrsb.w	r2, [r7, #103]	@ 0x67
 800245a:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 800245e:	429a      	cmp	r2, r3
 8002460:	da03      	bge.n	800246a <CC1101_RSSIHistogram+0xc6>
 8002462:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002466:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
        if (rssi > max_rssi) max_rssi = rssi;
 800246a:	f997 2067 	ldrsb.w	r2, [r7, #103]	@ 0x67
 800246e:	f997 308e 	ldrsb.w	r3, [r7, #142]	@ 0x8e
 8002472:	429a      	cmp	r2, r3
 8002474:	dd03      	ble.n	800247e <CC1101_RSSIHistogram+0xda>
 8002476:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800247a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
        rssi_sum += rssi;
 800247e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8002482:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002486:	4413      	add	r3, r2
 8002488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        samples++;
 800248c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002490:	3301      	adds	r3, #1
 8002492:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

        HAL_Delay(5);  // ~200 sample/saniye
 8002496:	2005      	movs	r0, #5
 8002498:	f003 fd50 	bl	8005f3c <HAL_Delay>
    while (HAL_GetTick() - start < duration_ms) {
 800249c:	f003 fd42 	bl	8005f24 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024a4:	1ad2      	subs	r2, r2, r3
 80024a6:	887b      	ldrh	r3, [r7, #2]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d3a6      	bcc.n	80023fa <CC1101_RSSIHistogram+0x56>
    }

    // Histogram ciz
    printf("  RSSI Dagilimi:\r\n");
 80024ac:	4860      	ldr	r0, [pc, #384]	@ (8002630 <CC1101_RSSIHistogram+0x28c>)
 80024ae:	f008 fb07 	bl	800aac0 <puts>
    uint32_t max_count = 1;
 80024b2:	2301      	movs	r3, #1
 80024b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for (int i = 0; i < 11; i++) {
 80024b6:	2300      	movs	r3, #0
 80024b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024ba:	e012      	b.n	80024e2 <CC1101_RSSIHistogram+0x13e>
        if (bins[i] > max_count) max_count = bins[i];
 80024bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	3390      	adds	r3, #144	@ 0x90
 80024c2:	443b      	add	r3, r7
 80024c4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80024c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d206      	bcs.n	80024dc <CC1101_RSSIHistogram+0x138>
 80024ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	3390      	adds	r3, #144	@ 0x90
 80024d4:	443b      	add	r3, r7
 80024d6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80024da:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for (int i = 0; i < 11; i++) {
 80024dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024de:	3301      	adds	r3, #1
 80024e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024e4:	2b0a      	cmp	r3, #10
 80024e6:	dde9      	ble.n	80024bc <CC1101_RSSIHistogram+0x118>
    }

    const char* labels[] = {"-120", "-110", "-100", " -90", " -80",
 80024e8:	4b52      	ldr	r3, [pc, #328]	@ (8002634 <CC1101_RSSIHistogram+0x290>)
 80024ea:	f107 040c 	add.w	r4, r7, #12
 80024ee:	461d      	mov	r5, r3
 80024f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80024fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                            " -70", " -60", " -50", " -40", " -30", " -20+"};
    for (int i = 0; i < 11; i++) {
 8002500:	2300      	movs	r3, #0
 8002502:	677b      	str	r3, [r7, #116]	@ 0x74
 8002504:	e032      	b.n	800256c <CC1101_RSSIHistogram+0x1c8>
        printf("  %s dBm |", labels[i]);
 8002506:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	3390      	adds	r3, #144	@ 0x90
 800250c:	443b      	add	r3, r7
 800250e:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8002512:	4619      	mov	r1, r3
 8002514:	4848      	ldr	r0, [pc, #288]	@ (8002638 <CC1101_RSSIHistogram+0x294>)
 8002516:	f008 fa63 	bl	800a9e0 <iprintf>
        int bar_len = (bins[i] * 30) / max_count;
 800251a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	3390      	adds	r3, #144	@ 0x90
 8002520:	443b      	add	r3, r7
 8002522:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8002526:	4613      	mov	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	461a      	mov	r2, r3
 8002530:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002532:	fbb2 f3f3 	udiv	r3, r2, r3
 8002536:	66bb      	str	r3, [r7, #104]	@ 0x68
        for (int j = 0; j < bar_len; j++) printf("#");
 8002538:	2300      	movs	r3, #0
 800253a:	673b      	str	r3, [r7, #112]	@ 0x70
 800253c:	e005      	b.n	800254a <CC1101_RSSIHistogram+0x1a6>
 800253e:	2023      	movs	r0, #35	@ 0x23
 8002540:	f008 fa60 	bl	800aa04 <putchar>
 8002544:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002546:	3301      	adds	r3, #1
 8002548:	673b      	str	r3, [r7, #112]	@ 0x70
 800254a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800254c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800254e:	429a      	cmp	r2, r3
 8002550:	dbf5      	blt.n	800253e <CC1101_RSSIHistogram+0x19a>
        printf(" %lu\r\n", bins[i]);
 8002552:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	3390      	adds	r3, #144	@ 0x90
 8002558:	443b      	add	r3, r7
 800255a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800255e:	4619      	mov	r1, r3
 8002560:	4836      	ldr	r0, [pc, #216]	@ (800263c <CC1101_RSSIHistogram+0x298>)
 8002562:	f008 fa3d 	bl	800a9e0 <iprintf>
    for (int i = 0; i < 11; i++) {
 8002566:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002568:	3301      	adds	r3, #1
 800256a:	677b      	str	r3, [r7, #116]	@ 0x74
 800256c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800256e:	2b0a      	cmp	r3, #10
 8002570:	ddc9      	ble.n	8002506 <CC1101_RSSIHistogram+0x162>
    }

    // Istatistikler
    printf("\r\n  Istatistikler:\r\n");
 8002572:	4833      	ldr	r0, [pc, #204]	@ (8002640 <CC1101_RSSIHistogram+0x29c>)
 8002574:	f008 faa4 	bl	800aac0 <puts>
    printf("    Toplam ornek: %lu\r\n", samples);
 8002578:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800257c:	4831      	ldr	r0, [pc, #196]	@ (8002644 <CC1101_RSSIHistogram+0x2a0>)
 800257e:	f008 fa2f 	bl	800a9e0 <iprintf>
    printf("    Min RSSI: %d dBm\r\n", min_rssi);
 8002582:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8002586:	4619      	mov	r1, r3
 8002588:	482f      	ldr	r0, [pc, #188]	@ (8002648 <CC1101_RSSIHistogram+0x2a4>)
 800258a:	f008 fa29 	bl	800a9e0 <iprintf>
    printf("    Max RSSI: %d dBm\r\n", max_rssi);
 800258e:	f997 308e 	ldrsb.w	r3, [r7, #142]	@ 0x8e
 8002592:	4619      	mov	r1, r3
 8002594:	482d      	ldr	r0, [pc, #180]	@ (800264c <CC1101_RSSIHistogram+0x2a8>)
 8002596:	f008 fa23 	bl	800a9e0 <iprintf>
    printf("    Ort RSSI: %ld dBm\r\n", samples > 0 ? rssi_sum / (int32_t)samples : 0);
 800259a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d006      	beq.n	80025b0 <CC1101_RSSIHistogram+0x20c>
 80025a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025a6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80025aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80025ae:	e000      	b.n	80025b2 <CC1101_RSSIHistogram+0x20e>
 80025b0:	2300      	movs	r3, #0
 80025b2:	4619      	mov	r1, r3
 80025b4:	4826      	ldr	r0, [pc, #152]	@ (8002650 <CC1101_RSSIHistogram+0x2ac>)
 80025b6:	f008 fa13 	bl	800a9e0 <iprintf>
    printf("    Dinamik aralik: %d dB\r\n", max_rssi - min_rssi);
 80025ba:	f997 208e 	ldrsb.w	r2, [r7, #142]	@ 0x8e
 80025be:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	4619      	mov	r1, r3
 80025c6:	4823      	ldr	r0, [pc, #140]	@ (8002654 <CC1101_RSSIHistogram+0x2b0>)
 80025c8:	f008 fa0a 	bl	800a9e0 <iprintf>

    // Degerlendirme
    printf("\r\n  Degerlendirme:\r\n");
 80025cc:	4822      	ldr	r0, [pc, #136]	@ (8002658 <CC1101_RSSIHistogram+0x2b4>)
 80025ce:	f008 fa77 	bl	800aac0 <puts>
    if (max_rssi > -60) {
 80025d2:	f997 308e 	ldrsb.w	r3, [r7, #142]	@ 0x8e
 80025d6:	f113 0f3b 	cmn.w	r3, #59	@ 0x3b
 80025da:	db03      	blt.n	80025e4 <CC1101_RSSIHistogram+0x240>
        printf("    [OK] Guclu sinyal algilandi!\r\n");
 80025dc:	481f      	ldr	r0, [pc, #124]	@ (800265c <CC1101_RSSIHistogram+0x2b8>)
 80025de:	f008 fa6f 	bl	800aac0 <puts>
    } else if (max_rssi - min_rssi > 15) {
        printf("    [ZAYIF] Sinyal var ama zayif.\r\n");
    } else {
        printf("    [YOK] Sinyal algilanamadi veya cok zayif.\r\n");
    }
}
 80025e2:	e016      	b.n	8002612 <CC1101_RSSIHistogram+0x26e>
    } else if (max_rssi > -80) {
 80025e4:	f997 308e 	ldrsb.w	r3, [r7, #142]	@ 0x8e
 80025e8:	f113 0f4f 	cmn.w	r3, #79	@ 0x4f
 80025ec:	db03      	blt.n	80025f6 <CC1101_RSSIHistogram+0x252>
        printf("    [OK] Orta gucte sinyal algilandi.\r\n");
 80025ee:	481c      	ldr	r0, [pc, #112]	@ (8002660 <CC1101_RSSIHistogram+0x2bc>)
 80025f0:	f008 fa66 	bl	800aac0 <puts>
}
 80025f4:	e00d      	b.n	8002612 <CC1101_RSSIHistogram+0x26e>
    } else if (max_rssi - min_rssi > 15) {
 80025f6:	f997 208e 	ldrsb.w	r2, [r7, #142]	@ 0x8e
 80025fa:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b0f      	cmp	r3, #15
 8002602:	dd03      	ble.n	800260c <CC1101_RSSIHistogram+0x268>
        printf("    [ZAYIF] Sinyal var ama zayif.\r\n");
 8002604:	4817      	ldr	r0, [pc, #92]	@ (8002664 <CC1101_RSSIHistogram+0x2c0>)
 8002606:	f008 fa5b 	bl	800aac0 <puts>
}
 800260a:	e002      	b.n	8002612 <CC1101_RSSIHistogram+0x26e>
        printf("    [YOK] Sinyal algilanamadi veya cok zayif.\r\n");
 800260c:	4816      	ldr	r0, [pc, #88]	@ (8002668 <CC1101_RSSIHistogram+0x2c4>)
 800260e:	f008 fa57 	bl	800aac0 <puts>
}
 8002612:	bf00      	nop
 8002614:	3790      	adds	r7, #144	@ 0x90
 8002616:	46bd      	mov	sp, r7
 8002618:	bdb0      	pop	{r4, r5, r7, pc}
 800261a:	bf00      	nop
 800261c:	0800d8f4 	.word	0x0800d8f4
 8002620:	0800e214 	.word	0x0800e214
 8002624:	0800cc5c 	.word	0x0800cc5c
 8002628:	0800e248 	.word	0x0800e248
 800262c:	66666667 	.word	0x66666667
 8002630:	0800e270 	.word	0x0800e270
 8002634:	0800e434 	.word	0x0800e434
 8002638:	0800e284 	.word	0x0800e284
 800263c:	0800e290 	.word	0x0800e290
 8002640:	0800e298 	.word	0x0800e298
 8002644:	0800e2ac 	.word	0x0800e2ac
 8002648:	0800e2c4 	.word	0x0800e2c4
 800264c:	0800e2dc 	.word	0x0800e2dc
 8002650:	0800e2f4 	.word	0x0800e2f4
 8002654:	0800e30c 	.word	0x0800e30c
 8002658:	0800e328 	.word	0x0800e328
 800265c:	0800e33c 	.word	0x0800e33c
 8002660:	0800e360 	.word	0x0800e360
 8002664:	0800e388 	.word	0x0800e388
 8002668:	0800e3ac 	.word	0x0800e3ac

0800266c <CC1101_CarrierSenseTest>:

/**
 * @brief Carrier Sense testi - farkli esik degerleri ile
 */
void CC1101_CarrierSenseTest(CC1101_HandleTypeDef *hcc)
{
 800266c:	b5b0      	push	{r4, r5, r7, lr}
 800266e:	b094      	sub	sp, #80	@ 0x50
 8002670:	af02      	add	r7, sp, #8
 8002672:	6078      	str	r0, [r7, #4]
    printf("\r\n\r\n");
 8002674:	4868      	ldr	r0, [pc, #416]	@ (8002818 <CC1101_CarrierSenseTest+0x1ac>)
 8002676:	f008 fa23 	bl	800aac0 <puts>
    printf("       CARRIER SENSE THRESHOLD TESTI      \r\n");
 800267a:	4868      	ldr	r0, [pc, #416]	@ (800281c <CC1101_CarrierSenseTest+0x1b0>)
 800267c:	f008 fa20 	bl	800aac0 <puts>
    printf("\r\n");
 8002680:	4867      	ldr	r0, [pc, #412]	@ (8002820 <CC1101_CarrierSenseTest+0x1b4>)
 8002682:	f008 fa1d 	bl	800aac0 <puts>

    // Mevcut RSSI oku (gurultu seviyesi)
    CC1101_SetRxMode(hcc);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7fe fe88 	bl	800139c <CC1101_SetRxMode>
    HAL_Delay(100);
 800268c:	2064      	movs	r0, #100	@ 0x64
 800268e:	f003 fc55 	bl	8005f3c <HAL_Delay>

    int8_t noise_floor = CC1101_GetRSSI(hcc);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7fe ff1b 	bl	80014ce <CC1101_GetRSSI>
 8002698:	4603      	mov	r3, r0
 800269a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    printf("\r\n  Gurultu seviyesi (sinyal yok): %d dBm\r\n", noise_floor);
 800269e:	f997 303a 	ldrsb.w	r3, [r7, #58]	@ 0x3a
 80026a2:	4619      	mov	r1, r3
 80026a4:	485f      	ldr	r0, [pc, #380]	@ (8002824 <CC1101_CarrierSenseTest+0x1b8>)
 80026a6:	f008 f99b 	bl	800a9e0 <iprintf>
    // AGCCTRL1 register'inda carrier sense threshold ayarlanir
    // Bit 3:0 = CARRIER_SENSE_ABS_THR
    // 0x00 = Disabled
    // Relative threshold AGCCTRL1[5:4]

    printf("\r\n  Carrier Sense modlari test ediliyor...\r\n");
 80026aa:	485f      	ldr	r0, [pc, #380]	@ (8002828 <CC1101_CarrierSenseTest+0x1bc>)
 80026ac:	f008 fa08 	bl	800aac0 <puts>
    printf("  (Her modda 3 saniye bekle, kumandaya bas)\r\n\r\n");
 80026b0:	485e      	ldr	r0, [pc, #376]	@ (800282c <CC1101_CarrierSenseTest+0x1c0>)
 80026b2:	f008 fa05 	bl	800aac0 <puts>

    // GDO0'i carrier sense moduna al
    CC1101_WriteReg(hcc, CC1101_IOCFG0, 0x0E);  // Carrier sense
 80026b6:	220e      	movs	r2, #14
 80026b8:	2102      	movs	r1, #2
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7fe fc6a 	bl	8000f94 <CC1101_WriteReg>

    // Farkli AGCCTRL1 ayarlari
    struct {
        uint8_t agcctrl1;
        const char* desc;
    } cs_modes[] = {
 80026c0:	4b5b      	ldr	r3, [pc, #364]	@ (8002830 <CC1101_CarrierSenseTest+0x1c4>)
 80026c2:	f107 0408 	add.w	r4, r7, #8
 80026c6:	461d      	mov	r5, r3
 80026c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80026d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {0x50, "Relative (10dB above MAGN)"},
        {0x60, "Relative (14dB above MAGN)"},
        {0x00, "Absolute disabled"},
    };

    for (int i = 0; i < 4; i++) {
 80026d4:	2300      	movs	r3, #0
 80026d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80026d8:	e086      	b.n	80027e8 <CC1101_CarrierSenseTest+0x17c>
        CC1101_WriteReg(hcc, CC1101_AGCCTRL1, cs_modes[i].agcctrl1);
 80026da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	3348      	adds	r3, #72	@ 0x48
 80026e0:	443b      	add	r3, r7
 80026e2:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80026e6:	461a      	mov	r2, r3
 80026e8:	211c      	movs	r1, #28
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7fe fc52 	bl	8000f94 <CC1101_WriteReg>
        CC1101_SetRxMode(hcc);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7fe fe53 	bl	800139c <CC1101_SetRxMode>

        printf("  Mode %d: %s\r\n", i+1, cs_modes[i].desc);
 80026f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026f8:	1c59      	adds	r1, r3, #1
 80026fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	3348      	adds	r3, #72	@ 0x48
 8002700:	443b      	add	r3, r7
 8002702:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002706:	461a      	mov	r2, r3
 8002708:	484a      	ldr	r0, [pc, #296]	@ (8002834 <CC1101_CarrierSenseTest+0x1c8>)
 800270a:	f008 f969 	bl	800a9e0 <iprintf>
        printf("    AGCCTRL1 = 0x%02X\r\n", cs_modes[i].agcctrl1);
 800270e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	3348      	adds	r3, #72	@ 0x48
 8002714:	443b      	add	r3, r7
 8002716:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800271a:	4619      	mov	r1, r3
 800271c:	4846      	ldr	r0, [pc, #280]	@ (8002838 <CC1101_CarrierSenseTest+0x1cc>)
 800271e:	f008 f95f 	bl	800a9e0 <iprintf>

        // 3 saniye boyunca carrier sense ve RSSI izle
        uint32_t cs_high_count = 0;
 8002722:	2300      	movs	r3, #0
 8002724:	643b      	str	r3, [r7, #64]	@ 0x40
        uint32_t total_count = 0;
 8002726:	2300      	movs	r3, #0
 8002728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        int8_t max_rssi = -128;
 800272a:	2380      	movs	r3, #128	@ 0x80
 800272c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        uint32_t start = HAL_GetTick();
 8002730:	f003 fbf8 	bl	8005f24 <HAL_GetTick>
 8002734:	6378      	str	r0, [r7, #52]	@ 0x34
        while (HAL_GetTick() - start < 3000) {
 8002736:	e028      	b.n	800278a <CC1101_CarrierSenseTest+0x11e>
            int cs = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8002738:	2101      	movs	r1, #1
 800273a:	4840      	ldr	r0, [pc, #256]	@ (800283c <CC1101_CarrierSenseTest+0x1d0>)
 800273c:	f004 fa2e 	bl	8006b9c <HAL_GPIO_ReadPin>
 8002740:	4603      	mov	r3, r0
 8002742:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int8_t rssi = CC1101_GetRSSI(hcc);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7fe fec2 	bl	80014ce <CC1101_GetRSSI>
 800274a:	4603      	mov	r3, r0
 800274c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

            if (cs) cs_high_count++;
 8002750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <CC1101_CarrierSenseTest+0xf0>
 8002756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002758:	3301      	adds	r3, #1
 800275a:	643b      	str	r3, [r7, #64]	@ 0x40
            if (rssi > max_rssi) max_rssi = rssi;
 800275c:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 8002760:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8002764:	429a      	cmp	r2, r3
 8002766:	dd03      	ble.n	8002770 <CC1101_CarrierSenseTest+0x104>
 8002768:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800276c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            total_count++;
 8002770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002772:	3301      	adds	r3, #1
 8002774:	63fb      	str	r3, [r7, #60]	@ 0x3c

            printf("    CS:%d RSSI:%4d dBm\r", cs, rssi);
 8002776:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800277a:	461a      	mov	r2, r3
 800277c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800277e:	4830      	ldr	r0, [pc, #192]	@ (8002840 <CC1101_CarrierSenseTest+0x1d4>)
 8002780:	f008 f92e 	bl	800a9e0 <iprintf>
            HAL_Delay(50);
 8002784:	2032      	movs	r0, #50	@ 0x32
 8002786:	f003 fbd9 	bl	8005f3c <HAL_Delay>
        while (HAL_GetTick() - start < 3000) {
 800278a:	f003 fbcb 	bl	8005f24 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002798:	4293      	cmp	r3, r2
 800279a:	d9cd      	bls.n	8002738 <CC1101_CarrierSenseTest+0xcc>
        }

        float cs_percent = total_count > 0 ? (cs_high_count * 100.0f / total_count) : 0;
 800279c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d010      	beq.n	80027c4 <CC1101_CarrierSenseTest+0x158>
 80027a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027a4:	ee07 3a90 	vmov	s15, r3
 80027a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ac:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002844 <CC1101_CarrierSenseTest+0x1d8>
 80027b0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80027b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027b6:	ee07 3a90 	vmov	s15, r3
 80027ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027c2:	e001      	b.n	80027c8 <CC1101_CarrierSenseTest+0x15c>
 80027c4:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8002848 <CC1101_CarrierSenseTest+0x1dc>
 80027c8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        printf("\r\n    Sonuc: CS aktif %%%.1f, Max RSSI: %d dBm\r\n\r\n",
 80027cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80027ce:	f7fd fec3 	bl	8000558 <__aeabi_f2d>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	f997 103b 	ldrsb.w	r1, [r7, #59]	@ 0x3b
 80027da:	9100      	str	r1, [sp, #0]
 80027dc:	481b      	ldr	r0, [pc, #108]	@ (800284c <CC1101_CarrierSenseTest+0x1e0>)
 80027de:	f008 f8ff 	bl	800a9e0 <iprintf>
    for (int i = 0; i < 4; i++) {
 80027e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027e4:	3301      	adds	r3, #1
 80027e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80027e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	f77f af75 	ble.w	80026da <CC1101_CarrierSenseTest+0x6e>
               cs_percent, max_rssi);
    }

    // Varsayilan ayarlara don
    CC1101_WriteReg(hcc, CC1101_AGCCTRL1, 0x40);
 80027f0:	2240      	movs	r2, #64	@ 0x40
 80027f2:	211c      	movs	r1, #28
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f7fe fbcd 	bl	8000f94 <CC1101_WriteReg>
    CC1101_WriteReg(hcc, CC1101_IOCFG0, 0x0D);  // Raw data
 80027fa:	220d      	movs	r2, #13
 80027fc:	2102      	movs	r1, #2
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7fe fbc8 	bl	8000f94 <CC1101_WriteReg>
    CC1101_SetRxMode(hcc);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7fe fdc9 	bl	800139c <CC1101_SetRxMode>

    printf("  Test tamamlandi. Varsayilan ayarlara donuldu.\r\n");
 800280a:	4811      	ldr	r0, [pc, #68]	@ (8002850 <CC1101_CarrierSenseTest+0x1e4>)
 800280c:	f008 f958 	bl	800aac0 <puts>
}
 8002810:	bf00      	nop
 8002812:	3748      	adds	r7, #72	@ 0x48
 8002814:	46bd      	mov	sp, r7
 8002816:	bdb0      	pop	{r4, r5, r7, pc}
 8002818:	0800d8f4 	.word	0x0800d8f4
 800281c:	0800e460 	.word	0x0800e460
 8002820:	0800cc5c 	.word	0x0800cc5c
 8002824:	0800e494 	.word	0x0800e494
 8002828:	0800e4c0 	.word	0x0800e4c0
 800282c:	0800e4ec 	.word	0x0800e4ec
 8002830:	0800e62c 	.word	0x0800e62c
 8002834:	0800e51c 	.word	0x0800e51c
 8002838:	0800e52c 	.word	0x0800e52c
 800283c:	40020000 	.word	0x40020000
 8002840:	0800e544 	.word	0x0800e544
 8002844:	42c80000 	.word	0x42c80000
 8002848:	00000000 	.word	0x00000000
 800284c:	0800e55c 	.word	0x0800e55c
 8002850:	0800e590 	.word	0x0800e590

08002854 <CC1101_SignalDetectionTest>:

/**
 * @brief Sinyal algilama testi - kumandaya basildiginda RSSI ve CS degisimi
 */
void CC1101_SignalDetectionTest(CC1101_HandleTypeDef *hcc, uint16_t duration_ms)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08a      	sub	sp, #40	@ 0x28
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	460b      	mov	r3, r1
 800285e:	807b      	strh	r3, [r7, #2]
    printf("\r\n\r\n");
 8002860:	484e      	ldr	r0, [pc, #312]	@ (800299c <CC1101_SignalDetectionTest+0x148>)
 8002862:	f008 f92d 	bl	800aac0 <puts>
    printf("       SINYAL ALGILAMA TESTI              \r\n");
 8002866:	484e      	ldr	r0, [pc, #312]	@ (80029a0 <CC1101_SignalDetectionTest+0x14c>)
 8002868:	f008 f92a 	bl	800aac0 <puts>
    printf("\r\n");
 800286c:	484d      	ldr	r0, [pc, #308]	@ (80029a4 <CC1101_SignalDetectionTest+0x150>)
 800286e:	f008 f927 	bl	800aac0 <puts>
    printf("  Sure: %d ms\r\n", duration_ms);
 8002872:	887b      	ldrh	r3, [r7, #2]
 8002874:	4619      	mov	r1, r3
 8002876:	484c      	ldr	r0, [pc, #304]	@ (80029a8 <CC1101_SignalDetectionTest+0x154>)
 8002878:	f008 f8b2 	bl	800a9e0 <iprintf>
    printf("  Kumandaya basin ve birakin, tekrar basin...\r\n\r\n");
 800287c:	484b      	ldr	r0, [pc, #300]	@ (80029ac <CC1101_SignalDetectionTest+0x158>)
 800287e:	f008 f91f 	bl	800aac0 <puts>

    // GDO0'i carrier sense yap
    CC1101_WriteReg(hcc, CC1101_IOCFG0, 0x0E);
 8002882:	220e      	movs	r2, #14
 8002884:	2102      	movs	r1, #2
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7fe fb84 	bl	8000f94 <CC1101_WriteReg>
    CC1101_SetRxMode(hcc);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7fe fd85 	bl	800139c <CC1101_SetRxMode>

    int signal_events = 0;
 8002892:	2300      	movs	r3, #0
 8002894:	627b      	str	r3, [r7, #36]	@ 0x24
    int in_signal = 0;
 8002896:	2300      	movs	r3, #0
 8002898:	623b      	str	r3, [r7, #32]
    int8_t signal_start_rssi = 0;
 800289a:	2300      	movs	r3, #0
 800289c:	77fb      	strb	r3, [r7, #31]
    uint32_t signal_start_time = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	61bb      	str	r3, [r7, #24]

    uint32_t start = HAL_GetTick();
 80028a2:	f003 fb3f 	bl	8005f24 <HAL_GetTick>
 80028a6:	6178      	str	r0, [r7, #20]
    while (HAL_GetTick() - start < duration_ms) {
 80028a8:	e04f      	b.n	800294a <CC1101_SignalDetectionTest+0xf6>
        int cs = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 80028aa:	2101      	movs	r1, #1
 80028ac:	4840      	ldr	r0, [pc, #256]	@ (80029b0 <CC1101_SignalDetectionTest+0x15c>)
 80028ae:	f004 f975 	bl	8006b9c <HAL_GPIO_ReadPin>
 80028b2:	4603      	mov	r3, r0
 80028b4:	613b      	str	r3, [r7, #16]
        int8_t rssi = CC1101_GetRSSI(hcc);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fe fe09 	bl	80014ce <CC1101_GetRSSI>
 80028bc:	4603      	mov	r3, r0
 80028be:	73fb      	strb	r3, [r7, #15]

        // Sinyal baslangici
        if (cs && !in_signal) {
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d017      	beq.n	80028f6 <CC1101_SignalDetectionTest+0xa2>
 80028c6:	6a3b      	ldr	r3, [r7, #32]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d114      	bne.n	80028f6 <CC1101_SignalDetectionTest+0xa2>
            in_signal = 1;
 80028cc:	2301      	movs	r3, #1
 80028ce:	623b      	str	r3, [r7, #32]
            signal_events++;
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	3301      	adds	r3, #1
 80028d4:	627b      	str	r3, [r7, #36]	@ 0x24
            signal_start_rssi = rssi;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	77fb      	strb	r3, [r7, #31]
            signal_start_time = HAL_GetTick();
 80028da:	f003 fb23 	bl	8005f24 <HAL_GetTick>
 80028de:	61b8      	str	r0, [r7, #24]
            printf("  [%lu ms] SINYAL BASLADI! RSSI: %d dBm\r\n",
                   HAL_GetTick() - start, rssi);
 80028e0:	f003 fb20 	bl	8005f24 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
            printf("  [%lu ms] SINYAL BASLADI! RSSI: %d dBm\r\n",
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80028ee:	4619      	mov	r1, r3
 80028f0:	4830      	ldr	r0, [pc, #192]	@ (80029b4 <CC1101_SignalDetectionTest+0x160>)
 80028f2:	f008 f875 	bl	800a9e0 <iprintf>
        }

        // Sinyal devam ediyor
        if (cs && in_signal) {
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00a      	beq.n	8002912 <CC1101_SignalDetectionTest+0xbe>
 80028fc:	6a3b      	ldr	r3, [r7, #32]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d007      	beq.n	8002912 <CC1101_SignalDetectionTest+0xbe>
            // Max RSSI guncelle
            if (rssi > signal_start_rssi) signal_start_rssi = rssi;
 8002902:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002906:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800290a:	429a      	cmp	r2, r3
 800290c:	dd01      	ble.n	8002912 <CC1101_SignalDetectionTest+0xbe>
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	77fb      	strb	r3, [r7, #31]
        }

        // Sinyal bitti
        if (!cs && in_signal) {
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d115      	bne.n	8002944 <CC1101_SignalDetectionTest+0xf0>
 8002918:	6a3b      	ldr	r3, [r7, #32]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d012      	beq.n	8002944 <CC1101_SignalDetectionTest+0xf0>
            uint32_t duration = HAL_GetTick() - signal_start_time;
 800291e:	f003 fb01 	bl	8005f24 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	60bb      	str	r3, [r7, #8]
            printf("  [%lu ms] SINYAL BITTI. Sure: %lu ms, Max RSSI: %d dBm\r\n",
                   HAL_GetTick() - start, duration, signal_start_rssi);
 800292a:	f003 fafb 	bl	8005f24 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
            printf("  [%lu ms] SINYAL BITTI. Sure: %lu ms, Max RSSI: %d dBm\r\n",
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	1ad1      	subs	r1, r2, r3
 8002934:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	481f      	ldr	r0, [pc, #124]	@ (80029b8 <CC1101_SignalDetectionTest+0x164>)
 800293c:	f008 f850 	bl	800a9e0 <iprintf>
            in_signal = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	623b      	str	r3, [r7, #32]
        }

        HAL_Delay(10);
 8002944:	200a      	movs	r0, #10
 8002946:	f003 faf9 	bl	8005f3c <HAL_Delay>
    while (HAL_GetTick() - start < duration_ms) {
 800294a:	f003 faeb 	bl	8005f24 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	1ad2      	subs	r2, r2, r3
 8002954:	887b      	ldrh	r3, [r7, #2]
 8002956:	429a      	cmp	r2, r3
 8002958:	d3a7      	bcc.n	80028aa <CC1101_SignalDetectionTest+0x56>
    }

    // Varsayilana don
    CC1101_WriteReg(hcc, CC1101_IOCFG0, 0x0D);
 800295a:	220d      	movs	r2, #13
 800295c:	2102      	movs	r1, #2
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe fb18 	bl	8000f94 <CC1101_WriteReg>

    printf("\r\n  Toplam sinyal olayi: %d\r\n", signal_events);
 8002964:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002966:	4815      	ldr	r0, [pc, #84]	@ (80029bc <CC1101_SignalDetectionTest+0x168>)
 8002968:	f008 f83a 	bl	800a9e0 <iprintf>
    if (signal_events > 0) {
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	2b00      	cmp	r3, #0
 8002970:	dd03      	ble.n	800297a <CC1101_SignalDetectionTest+0x126>
        printf("  [OK] Sinyal algilama calisiyor!\r\n");
 8002972:	4813      	ldr	r0, [pc, #76]	@ (80029c0 <CC1101_SignalDetectionTest+0x16c>)
 8002974:	f008 f8a4 	bl	800aac0 <puts>
        printf("  [HATA] Sinyal algilanamadi.\r\n");
        printf("    - Kumanda 433 MHz mi?\r\n");
        printf("    - Kumanda pili dolu mu?\r\n");
        printf("    - Anten bagli mi?\r\n");
    }
}
 8002978:	e00b      	b.n	8002992 <CC1101_SignalDetectionTest+0x13e>
        printf("  [HATA] Sinyal algilanamadi.\r\n");
 800297a:	4812      	ldr	r0, [pc, #72]	@ (80029c4 <CC1101_SignalDetectionTest+0x170>)
 800297c:	f008 f8a0 	bl	800aac0 <puts>
        printf("    - Kumanda 433 MHz mi?\r\n");
 8002980:	4811      	ldr	r0, [pc, #68]	@ (80029c8 <CC1101_SignalDetectionTest+0x174>)
 8002982:	f008 f89d 	bl	800aac0 <puts>
        printf("    - Kumanda pili dolu mu?\r\n");
 8002986:	4811      	ldr	r0, [pc, #68]	@ (80029cc <CC1101_SignalDetectionTest+0x178>)
 8002988:	f008 f89a 	bl	800aac0 <puts>
        printf("    - Anten bagli mi?\r\n");
 800298c:	4810      	ldr	r0, [pc, #64]	@ (80029d0 <CC1101_SignalDetectionTest+0x17c>)
 800298e:	f008 f897 	bl	800aac0 <puts>
}
 8002992:	bf00      	nop
 8002994:	3728      	adds	r7, #40	@ 0x28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	0800d8f4 	.word	0x0800d8f4
 80029a0:	0800e64c 	.word	0x0800e64c
 80029a4:	0800cc5c 	.word	0x0800cc5c
 80029a8:	0800d9b0 	.word	0x0800d9b0
 80029ac:	0800e680 	.word	0x0800e680
 80029b0:	40020000 	.word	0x40020000
 80029b4:	0800e6b4 	.word	0x0800e6b4
 80029b8:	0800e6e0 	.word	0x0800e6e0
 80029bc:	0800e71c 	.word	0x0800e71c
 80029c0:	0800e73c 	.word	0x0800e73c
 80029c4:	0800e760 	.word	0x0800e760
 80029c8:	0800e780 	.word	0x0800e780
 80029cc:	0800e79c 	.word	0x0800e79c
 80029d0:	0800e7bc 	.word	0x0800e7bc

080029d4 <CC1101_AGCTest>:

/**
 * @brief AGC ayarlarini test et - farkli LNA gain degerleri
 */
void CC1101_AGCTest(CC1101_HandleTypeDef *hcc)
{
 80029d4:	b5b0      	push	{r4, r5, r7, lr}
 80029d6:	b090      	sub	sp, #64	@ 0x40
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
    printf("\r\n\r\n");
 80029dc:	484a      	ldr	r0, [pc, #296]	@ (8002b08 <CC1101_AGCTest+0x134>)
 80029de:	f008 f86f 	bl	800aac0 <puts>
    printf("           AGC AYARLARI TESTI             \r\n");
 80029e2:	484a      	ldr	r0, [pc, #296]	@ (8002b0c <CC1101_AGCTest+0x138>)
 80029e4:	f008 f86c 	bl	800aac0 <puts>
    printf("\r\n");
 80029e8:	4849      	ldr	r0, [pc, #292]	@ (8002b10 <CC1101_AGCTest+0x13c>)
 80029ea:	f008 f869 	bl	800aac0 <puts>

    printf("\r\n  Farkli AGC ayarlari ile RSSI olculuyor...\r\n");
 80029ee:	4849      	ldr	r0, [pc, #292]	@ (8002b14 <CC1101_AGCTest+0x140>)
 80029f0:	f008 f866 	bl	800aac0 <puts>
    printf("  (Her ayar icin 2 saniye - kumandaya basin)\r\n\r\n");
 80029f4:	4848      	ldr	r0, [pc, #288]	@ (8002b18 <CC1101_AGCTest+0x144>)
 80029f6:	f008 f863 	bl	800aac0 <puts>

    struct {
        uint8_t agcctrl2;
        const char* desc;
    } agc_modes[] = {
 80029fa:	4b48      	ldr	r3, [pc, #288]	@ (8002b1c <CC1101_AGCTest+0x148>)
 80029fc:	f107 0408 	add.w	r4, r7, #8
 8002a00:	461d      	mov	r5, r3
 8002a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a0a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a0e:	e884 0003 	stmia.w	r4, {r0, r1}
        {0x07, "Min LNA + Max DVGA"},
        {0x47, "Max LNA + Max DVGA"},
        {0xC3, "Max LNA + Freeze on sync"},
    };

    for (int i = 0; i < 5; i++) {
 8002a12:	2300      	movs	r3, #0
 8002a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a16:	e068      	b.n	8002aea <CC1101_AGCTest+0x116>
        CC1101_WriteReg(hcc, CC1101_AGCCTRL2, agc_modes[i].agcctrl2);
 8002a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	3340      	adds	r3, #64	@ 0x40
 8002a1e:	443b      	add	r3, r7
 8002a20:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8002a24:	461a      	mov	r2, r3
 8002a26:	211b      	movs	r1, #27
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f7fe fab3 	bl	8000f94 <CC1101_WriteReg>
        CC1101_SetRxMode(hcc);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7fe fcb4 	bl	800139c <CC1101_SetRxMode>

        printf("  %d. %s\r\n", i+1, agc_modes[i].desc);
 8002a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a36:	1c59      	adds	r1, r3, #1
 8002a38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	3340      	adds	r3, #64	@ 0x40
 8002a3e:	443b      	add	r3, r7
 8002a40:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8002a44:	461a      	mov	r2, r3
 8002a46:	4836      	ldr	r0, [pc, #216]	@ (8002b20 <CC1101_AGCTest+0x14c>)
 8002a48:	f007 ffca 	bl	800a9e0 <iprintf>
        printf("     AGCCTRL2 = 0x%02X\r\n", agc_modes[i].agcctrl2);
 8002a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	3340      	adds	r3, #64	@ 0x40
 8002a52:	443b      	add	r3, r7
 8002a54:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4832      	ldr	r0, [pc, #200]	@ (8002b24 <CC1101_AGCTest+0x150>)
 8002a5c:	f007 ffc0 	bl	800a9e0 <iprintf>

        int8_t min_rssi = 0, max_rssi = -128;
 8002a60:	2300      	movs	r3, #0
 8002a62:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002a66:	2380      	movs	r3, #128	@ 0x80
 8002a68:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
        uint32_t start = HAL_GetTick();
 8002a6c:	f003 fa5a 	bl	8005f24 <HAL_GetTick>
 8002a70:	6378      	str	r0, [r7, #52]	@ 0x34

        while (HAL_GetTick() - start < 2000) {
 8002a72:	e022      	b.n	8002aba <CC1101_AGCTest+0xe6>
            int8_t rssi = CC1101_GetRSSI(hcc);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7fe fd2a 	bl	80014ce <CC1101_GetRSSI>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            if (rssi < min_rssi) min_rssi = rssi;
 8002a80:	f997 2033 	ldrsb.w	r2, [r7, #51]	@ 0x33
 8002a84:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	da03      	bge.n	8002a94 <CC1101_AGCTest+0xc0>
 8002a8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002a90:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            if (rssi > max_rssi) max_rssi = rssi;
 8002a94:	f997 2033 	ldrsb.w	r2, [r7, #51]	@ 0x33
 8002a98:	f997 303a 	ldrsb.w	r3, [r7, #58]	@ 0x3a
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	dd03      	ble.n	8002aa8 <CC1101_AGCTest+0xd4>
 8002aa0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002aa4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
            printf("     RSSI: %4d dBm\r", rssi);
 8002aa8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002aac:	4619      	mov	r1, r3
 8002aae:	481e      	ldr	r0, [pc, #120]	@ (8002b28 <CC1101_AGCTest+0x154>)
 8002ab0:	f007 ff96 	bl	800a9e0 <iprintf>
            HAL_Delay(50);
 8002ab4:	2032      	movs	r0, #50	@ 0x32
 8002ab6:	f003 fa41 	bl	8005f3c <HAL_Delay>
        while (HAL_GetTick() - start < 2000) {
 8002aba:	f003 fa33 	bl	8005f24 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002ac8:	d3d4      	bcc.n	8002a74 <CC1101_AGCTest+0xa0>
        }

        printf("\r\n     Min: %d, Max: %d, Fark: %d dB\r\n\r\n",
 8002aca:	f997 103b 	ldrsb.w	r1, [r7, #59]	@ 0x3b
 8002ace:	f997 003a 	ldrsb.w	r0, [r7, #58]	@ 0x3a
 8002ad2:	f997 203a 	ldrsb.w	r2, [r7, #58]	@ 0x3a
 8002ad6:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	4602      	mov	r2, r0
 8002ade:	4813      	ldr	r0, [pc, #76]	@ (8002b2c <CC1101_AGCTest+0x158>)
 8002ae0:	f007 ff7e 	bl	800a9e0 <iprintf>
    for (int i = 0; i < 5; i++) {
 8002ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	dd93      	ble.n	8002a18 <CC1101_AGCTest+0x44>
               min_rssi, max_rssi, max_rssi - min_rssi);
    }

    // Varsayilan AGCCTRL2=0x43 ayarlandi.
    CC1101_WriteReg(hcc, CC1101_AGCCTRL2, 0x43);
 8002af0:	2243      	movs	r2, #67	@ 0x43
 8002af2:	211b      	movs	r1, #27
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7fe fa4d 	bl	8000f94 <CC1101_WriteReg>
    printf("  Varsayilan AGCCTRL2=0x43 ayarlandi.\r\n");
 8002afa:	480d      	ldr	r0, [pc, #52]	@ (8002b30 <CC1101_AGCTest+0x15c>)
 8002afc:	f007 ffe0 	bl	800aac0 <puts>
}
 8002b00:	bf00      	nop
 8002b02:	3740      	adds	r7, #64	@ 0x40
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bdb0      	pop	{r4, r5, r7, pc}
 8002b08:	0800d8f4 	.word	0x0800d8f4
 8002b0c:	0800e7d4 	.word	0x0800e7d4
 8002b10:	0800cc5c 	.word	0x0800cc5c
 8002b14:	0800e808 	.word	0x0800e808
 8002b18:	0800e838 	.word	0x0800e838
 8002b1c:	0800e970 	.word	0x0800e970
 8002b20:	0800e868 	.word	0x0800e868
 8002b24:	0800e874 	.word	0x0800e874
 8002b28:	0800e890 	.word	0x0800e890
 8002b2c:	0800e8a4 	.word	0x0800e8a4
 8002b30:	0800e8d0 	.word	0x0800e8d0

08002b34 <CC1101_LiveMonitor>:
/**
 * @brief Canl Pin Izleme (Sonsuz Dongu)
 * Reset ile cikilir.
 */
void CC1101_LiveMonitor(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b088      	sub	sp, #32
 8002b38:	af00      	add	r7, sp, #0
    printf("\r\n");
 8002b3a:	482d      	ldr	r0, [pc, #180]	@ (8002bf0 <CC1101_LiveMonitor+0xbc>)
 8002b3c:	f007 ffc0 	bl	800aac0 <puts>
    printf("\r\n");
 8002b40:	482c      	ldr	r0, [pc, #176]	@ (8002bf4 <CC1101_LiveMonitor+0xc0>)
 8002b42:	f007 ffbd 	bl	800aac0 <puts>
    printf("        CANLI PIN IZLEME (LIVE)           \r\n");
 8002b46:	482c      	ldr	r0, [pc, #176]	@ (8002bf8 <CC1101_LiveMonitor+0xc4>)
 8002b48:	f007 ffba 	bl	800aac0 <puts>
    printf("\r\n");
 8002b4c:	482b      	ldr	r0, [pc, #172]	@ (8002bfc <CC1101_LiveMonitor+0xc8>)
 8002b4e:	f007 ffb7 	bl	800aac0 <puts>
    printf("  Cikmak icin RESET tusuna basin.\r\n");
 8002b52:	482b      	ldr	r0, [pc, #172]	@ (8002c00 <CC1101_LiveMonitor+0xcc>)
 8002b54:	f007 ffb4 	bl	800aac0 <puts>
    printf("  PA0 (RX), PA1 (TX), PB0 (AUX) izleniyor...\r\n");
 8002b58:	482a      	ldr	r0, [pc, #168]	@ (8002c04 <CC1101_LiveMonitor+0xd0>)
 8002b5a:	f007 ffb1 	bl	800aac0 <puts>
    printf("\r\n");
 8002b5e:	4824      	ldr	r0, [pc, #144]	@ (8002bf0 <CC1101_LiveMonitor+0xbc>)
 8002b60:	f007 ffae 	bl	800aac0 <puts>

    // Pinleri Input Moda al (Guvenlik icin)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b64:	463b      	mov	r3, r7
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
 8002b70:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b72:	2300      	movs	r3, #0
 8002b74:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	60fb      	str	r3, [r7, #12]
    
    GPIO_InitStruct.Pin = RX_GDO0_Pin;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(RX_GDO0_GPIO_Port, &GPIO_InitStruct);
 8002b82:	463b      	mov	r3, r7
 8002b84:	4619      	mov	r1, r3
 8002b86:	4820      	ldr	r0, [pc, #128]	@ (8002c08 <CC1101_LiveMonitor+0xd4>)
 8002b88:	f003 fe84 	bl	8006894 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = TX_GDO0_Pin;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(TX_GDO0_GPIO_Port, &GPIO_InitStruct);
 8002b90:	463b      	mov	r3, r7
 8002b92:	4619      	mov	r1, r3
 8002b94:	481c      	ldr	r0, [pc, #112]	@ (8002c08 <CC1101_LiveMonitor+0xd4>)
 8002b96:	f003 fe7d 	bl	8006894 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = RX_GDO2_Pin;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(RX_GDO2_GPIO_Port, &GPIO_InitStruct);
 8002b9e:	463b      	mov	r3, r7
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	481a      	ldr	r0, [pc, #104]	@ (8002c0c <CC1101_LiveMonitor+0xd8>)
 8002ba4:	f003 fe76 	bl	8006894 <HAL_GPIO_Init>

    while(1) {
        int pa0 = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8002ba8:	2101      	movs	r1, #1
 8002baa:	4817      	ldr	r0, [pc, #92]	@ (8002c08 <CC1101_LiveMonitor+0xd4>)
 8002bac:	f003 fff6 	bl	8006b9c <HAL_GPIO_ReadPin>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	61fb      	str	r3, [r7, #28]
        int pa1 = HAL_GPIO_ReadPin(TX_GDO0_GPIO_Port, TX_GDO0_Pin);
 8002bb4:	2102      	movs	r1, #2
 8002bb6:	4814      	ldr	r0, [pc, #80]	@ (8002c08 <CC1101_LiveMonitor+0xd4>)
 8002bb8:	f003 fff0 	bl	8006b9c <HAL_GPIO_ReadPin>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	61bb      	str	r3, [r7, #24]
        int pb0 = HAL_GPIO_ReadPin(RX_GDO2_GPIO_Port, RX_GDO2_Pin);
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	4812      	ldr	r0, [pc, #72]	@ (8002c0c <CC1101_LiveMonitor+0xd8>)
 8002bc4:	f003 ffea 	bl	8006b9c <HAL_GPIO_ReadPin>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	617b      	str	r3, [r7, #20]
        
        // VT100 cursor home command to avoid scrolling
        // But for simplicity, just carriage return
        printf("\r  PA0: %d  |  PA1: %d  |  PB0: %d   ", pa0, pa1, pb0);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	69f9      	ldr	r1, [r7, #28]
 8002bd2:	480f      	ldr	r0, [pc, #60]	@ (8002c10 <CC1101_LiveMonitor+0xdc>)
 8002bd4:	f007 ff04 	bl	800a9e0 <iprintf>
        fflush(stdout);
 8002bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c14 <CC1101_LiveMonitor+0xe0>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f007 fe28 	bl	800a834 <fflush>
        
        HAL_Delay(100);
 8002be4:	2064      	movs	r0, #100	@ 0x64
 8002be6:	f003 f9a9 	bl	8005f3c <HAL_Delay>
    while(1) {
 8002bea:	bf00      	nop
 8002bec:	e7dc      	b.n	8002ba8 <CC1101_LiveMonitor+0x74>
 8002bee:	bf00      	nop
 8002bf0:	0800cba4 	.word	0x0800cba4
 8002bf4:	0800cba8 	.word	0x0800cba8
 8002bf8:	0800e998 	.word	0x0800e998
 8002bfc:	0800cc5c 	.word	0x0800cc5c
 8002c00:	0800e9cc 	.word	0x0800e9cc
 8002c04:	0800e9f0 	.word	0x0800e9f0
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	0800ea20 	.word	0x0800ea20
 8002c14:	20000038 	.word	0x20000038

08002c18 <_write>:
void CC1101_LiveMonitor(void);

/* Printf redirect to UART ---------------------------------------------------*/
#ifdef __GNUC__
int _write(int file, char *ptr, int len)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2c:	68b9      	ldr	r1, [r7, #8]
 8002c2e:	4804      	ldr	r0, [pc, #16]	@ (8002c40 <_write+0x28>)
 8002c30:	f006 f8e2 	bl	8008df8 <HAL_UART_Transmit>
    return len;
 8002c34:	687b      	ldr	r3, [r7, #4]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	200002b0 	.word	0x200002b0

08002c44 <main>:
#endif

/* Main ----------------------------------------------------------------------*/
int main(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af02      	add	r7, sp, #8
    /* MCU Configuration */
    HAL_Init();
 8002c4a:	f003 f905 	bl	8005e58 <HAL_Init>
    SystemClock_Config();
 8002c4e:	f001 f989 	bl	8003f64 <SystemClock_Config>

    /* Initialize peripherals */
    MX_GPIO_Init();
 8002c52:	f001 fac1 	bl	80041d8 <MX_GPIO_Init>
    MX_SPI1_Init();
 8002c56:	f001 f9ef 	bl	8004038 <MX_SPI1_Init>
    MX_TIM2_Init();
 8002c5a:	f001 fa23 	bl	80040a4 <MX_TIM2_Init>
    MX_USART2_UART_Init();
 8002c5e:	f001 fa91 	bl	8004184 <MX_USART2_UART_Init>

    /* Initialize DWT for microsecond delay */
    DWT_Init();
 8002c62:	f000 feef 	bl	8003a44 <DWT_Init>

    /* Welcome message */
    printf("\r\n");
 8002c66:	489a      	ldr	r0, [pc, #616]	@ (8002ed0 <main+0x28c>)
 8002c68:	f007 ff2a 	bl	800aac0 <puts>
    printf("========================================\r\n");
 8002c6c:	4899      	ldr	r0, [pc, #612]	@ (8002ed4 <main+0x290>)
 8002c6e:	f007 ff27 	bl	800aac0 <puts>
    printf("   RF SIGNAL CLONER - Bitirme Projesi  \r\n");
 8002c72:	4899      	ldr	r0, [pc, #612]	@ (8002ed8 <main+0x294>)
 8002c74:	f007 ff24 	bl	800aac0 <puts>
    printf("   NUCLEO-F401RE + 2x CC1101           \r\n");
 8002c78:	4898      	ldr	r0, [pc, #608]	@ (8002edc <main+0x298>)
 8002c7a:	f007 ff21 	bl	800aac0 <puts>
    printf("========================================\r\n");
 8002c7e:	4895      	ldr	r0, [pc, #596]	@ (8002ed4 <main+0x290>)
 8002c80:	f007 ff1e 	bl	800aac0 <puts>
    printf("\r\n");
 8002c84:	4892      	ldr	r0, [pc, #584]	@ (8002ed0 <main+0x28c>)
 8002c86:	f007 ff1b 	bl	800aac0 <puts>

    /* Initialize RX CC1101 */
    printf("[INIT] RX CC1101 baslatiliyor...\r\n");
 8002c8a:	4895      	ldr	r0, [pc, #596]	@ (8002ee0 <main+0x29c>)
 8002c8c:	f007 ff18 	bl	800aac0 <puts>
    if (CC1101_Init(&hcc_rx, &hspi1, CS_RX_GPIO_Port, CS_RX_Pin,
 8002c90:	2301      	movs	r3, #1
 8002c92:	9301      	str	r3, [sp, #4]
 8002c94:	4b93      	ldr	r3, [pc, #588]	@ (8002ee4 <main+0x2a0>)
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	2340      	movs	r3, #64	@ 0x40
 8002c9a:	4a93      	ldr	r2, [pc, #588]	@ (8002ee8 <main+0x2a4>)
 8002c9c:	4993      	ldr	r1, [pc, #588]	@ (8002eec <main+0x2a8>)
 8002c9e:	4894      	ldr	r0, [pc, #592]	@ (8002ef0 <main+0x2ac>)
 8002ca0:	f7fe f92c 	bl	8000efc <CC1101_Init>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d006      	beq.n	8002cb8 <main+0x74>
                    RX_GDO0_GPIO_Port, RX_GDO0_Pin) != HAL_OK) {
        printf("[HATA] RX CC1101 bulunamadi!\r\n");
 8002caa:	4892      	ldr	r0, [pc, #584]	@ (8002ef4 <main+0x2b0>)
 8002cac:	f007 ff08 	bl	800aac0 <puts>
        printf("       Baglantilari kontrol edin.\r\n");
 8002cb0:	4891      	ldr	r0, [pc, #580]	@ (8002ef8 <main+0x2b4>)
 8002cb2:	f007 ff05 	bl	800aac0 <puts>
 8002cb6:	e005      	b.n	8002cc4 <main+0x80>
    } else {
        printf("[OK] RX CC1101 hazir.\r\n");
 8002cb8:	4890      	ldr	r0, [pc, #576]	@ (8002efc <main+0x2b8>)
 8002cba:	f007 ff01 	bl	800aac0 <puts>
        CC1101_SetRxMode(&hcc_rx);
 8002cbe:	488c      	ldr	r0, [pc, #560]	@ (8002ef0 <main+0x2ac>)
 8002cc0:	f7fe fb6c 	bl	800139c <CC1101_SetRxMode>
    }

    /* Initialize TX CC1101 */
    printf("[INIT] TX CC1101 baslatiliyor...\r\n");
 8002cc4:	488e      	ldr	r0, [pc, #568]	@ (8002f00 <main+0x2bc>)
 8002cc6:	f007 fefb 	bl	800aac0 <puts>
    if (CC1101_Init(&hcc_tx, &hspi1, CS_TX_GPIO_Port, CS_TX_Pin,
 8002cca:	2302      	movs	r3, #2
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	4b85      	ldr	r3, [pc, #532]	@ (8002ee4 <main+0x2a0>)
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	2310      	movs	r3, #16
 8002cd4:	4a83      	ldr	r2, [pc, #524]	@ (8002ee4 <main+0x2a0>)
 8002cd6:	4985      	ldr	r1, [pc, #532]	@ (8002eec <main+0x2a8>)
 8002cd8:	488a      	ldr	r0, [pc, #552]	@ (8002f04 <main+0x2c0>)
 8002cda:	f7fe f90f 	bl	8000efc <CC1101_Init>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d006      	beq.n	8002cf2 <main+0xae>
                    TX_GDO0_GPIO_Port, TX_GDO0_Pin) != HAL_OK) {
        printf("[HATA] TX CC1101 bulunamadi!\r\n");
 8002ce4:	4888      	ldr	r0, [pc, #544]	@ (8002f08 <main+0x2c4>)
 8002ce6:	f007 feeb 	bl	800aac0 <puts>
        printf("       Baglantilari kontrol edin.\r\n");
 8002cea:	4883      	ldr	r0, [pc, #524]	@ (8002ef8 <main+0x2b4>)
 8002cec:	f007 fee8 	bl	800aac0 <puts>
 8002cf0:	e00a      	b.n	8002d08 <main+0xc4>
    } else {
        printf("[OK] TX CC1101 hazir.\r\n");
 8002cf2:	4886      	ldr	r0, [pc, #536]	@ (8002f0c <main+0x2c8>)
 8002cf4:	f007 fee4 	bl	800aac0 <puts>

        //  KRTK: TX tarafnda GDO0 DATA INPUT olmal (MCU -> CC1101 veri girii)
        // 0x2D = Asynchronous Serial Data Input
        CC1101_WriteReg(&hcc_tx, CC1101_IOCFG0, 0x2D);
 8002cf8:	222d      	movs	r2, #45	@ 0x2d
 8002cfa:	2102      	movs	r1, #2
 8002cfc:	4881      	ldr	r0, [pc, #516]	@ (8002f04 <main+0x2c0>)
 8002cfe:	f7fe f949 	bl	8000f94 <CC1101_WriteReg>

        CC1101_SetIdleMode(&hcc_tx);  // TX beklemede
 8002d02:	4880      	ldr	r0, [pc, #512]	@ (8002f04 <main+0x2c0>)
 8002d04:	f7fe fb97 	bl	8001436 <CC1101_SetIdleMode>
    }
    /* Initialize RF Signal module */
    printf("[INIT] RF Signal modulu baslatiliyor...\r\n");
 8002d08:	4881      	ldr	r0, [pc, #516]	@ (8002f10 <main+0x2cc>)
 8002d0a:	f007 fed9 	bl	800aac0 <puts>
    RF_Init(&hrf, &htim2, TIM_CHANNEL_1, TX_GDO0_GPIO_Port, TX_GDO0_Pin);
 8002d0e:	2302      	movs	r3, #2
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	4b74      	ldr	r3, [pc, #464]	@ (8002ee4 <main+0x2a0>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	497f      	ldr	r1, [pc, #508]	@ (8002f14 <main+0x2d0>)
 8002d18:	487f      	ldr	r0, [pc, #508]	@ (8002f18 <main+0x2d4>)
 8002d1a:	f001 fcd3 	bl	80046c4 <RF_Init>
    printf("[OK] RF Signal modulu hazir.\r\n");
 8002d1e:	487f      	ldr	r0, [pc, #508]	@ (8002f1c <main+0x2d8>)
 8002d20:	f007 fece 	bl	800aac0 <puts>
     *     b) CC1101 GDO0 sinyal uretmiyor: IOCFG0 register kontrol et
     *     c) IC kesme cagirilmiyor: NVIC veya TIM2 AF hatasi
     * =================================================================== */

    /* PROPER DWT INIT & CLOCK UPDATE */
    SystemCoreClockUpdate(); // Update SystemCoreClock variable
 8002d24:	f002 fff8 	bl	8005d18 <SystemCoreClockUpdate>
    // Force 84MHz if update fails or HSE_VALUE is wrong (common STM32 issue)
    if (SystemCoreClock < 80000000) SystemCoreClock = 84000000; 
 8002d28:	4b7d      	ldr	r3, [pc, #500]	@ (8002f20 <main+0x2dc>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a7d      	ldr	r2, [pc, #500]	@ (8002f24 <main+0x2e0>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d802      	bhi.n	8002d38 <main+0xf4>
 8002d32:	4b7b      	ldr	r3, [pc, #492]	@ (8002f20 <main+0x2dc>)
 8002d34:	4a7c      	ldr	r2, [pc, #496]	@ (8002f28 <main+0x2e4>)
 8002d36:	601a      	str	r2, [r3, #0]

    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002d38:	4b7c      	ldr	r3, [pc, #496]	@ (8002f2c <main+0x2e8>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	4a7b      	ldr	r2, [pc, #492]	@ (8002f2c <main+0x2e8>)
 8002d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d42:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8002d44:	4b7a      	ldr	r3, [pc, #488]	@ (8002f30 <main+0x2ec>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002d4a:	4b79      	ldr	r3, [pc, #484]	@ (8002f30 <main+0x2ec>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a78      	ldr	r2, [pc, #480]	@ (8002f30 <main+0x2ec>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	6013      	str	r3, [r2, #0]

    printf("[TEST] Donanim testleri baslatiliyor...\r\n");
 8002d56:	4877      	ldr	r0, [pc, #476]	@ (8002f34 <main+0x2f0>)
 8002d58:	f007 feb2 	bl	800aac0 <puts>
    printf("\r\n");
 8002d5c:	485c      	ldr	r0, [pc, #368]	@ (8002ed0 <main+0x28c>)
 8002d5e:	f007 feaf 	bl	800aac0 <puts>

    /* TEST 1: LED Toggle Test */
    printf("TEST 1: LED Toggle (PC13)\r\n");
 8002d62:	4875      	ldr	r0, [pc, #468]	@ (8002f38 <main+0x2f4>)
 8002d64:	f007 feac 	bl	800aac0 <puts>
    printf("  Beklenen: LED 10 kez yanip sonecek\r\n");
 8002d68:	4874      	ldr	r0, [pc, #464]	@ (8002f3c <main+0x2f8>)
 8002d6a:	f007 fea9 	bl	800aac0 <puts>
    for(int i=0; i<10; i++) {
 8002d6e:	2300      	movs	r3, #0
 8002d70:	607b      	str	r3, [r7, #4]
 8002d72:	e00a      	b.n	8002d8a <main+0x146>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002d74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d78:	4871      	ldr	r0, [pc, #452]	@ (8002f40 <main+0x2fc>)
 8002d7a:	f003 ff40 	bl	8006bfe <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 8002d7e:	2064      	movs	r0, #100	@ 0x64
 8002d80:	f003 f8dc 	bl	8005f3c <HAL_Delay>
    for(int i=0; i<10; i++) {
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3301      	adds	r3, #1
 8002d88:	607b      	str	r3, [r7, #4]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b09      	cmp	r3, #9
 8002d8e:	ddf1      	ble.n	8002d74 <main+0x130>
    }
    printf("  [OK] LED testi tamamlandi.\r\n");
 8002d90:	486c      	ldr	r0, [pc, #432]	@ (8002f44 <main+0x300>)
 8002d92:	f007 fe95 	bl	800aac0 <puts>
    printf("\r\n");
 8002d96:	484e      	ldr	r0, [pc, #312]	@ (8002ed0 <main+0x28c>)
 8002d98:	f007 fe92 	bl	800aac0 <puts>

    /* TEST 2: TIM2 Register Verification */
    printf("TEST 2: TIM2 Register Verification\r\n");
 8002d9c:	486a      	ldr	r0, [pc, #424]	@ (8002f48 <main+0x304>)
 8002d9e:	f007 fe8f 	bl	800aac0 <puts>
    // NOTE: HAL_TIM_IC_Start_IT() already called in RF_Init() - DO NOT call again!
    // Calling it twice causes Input Capture state machine conflicts
    printf("  TIM2->DIER   = 0x%08lX (beklenen: 0x00000002)\r\n", TIM2->DIER);
 8002da2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	4619      	mov	r1, r3
 8002daa:	4868      	ldr	r0, [pc, #416]	@ (8002f4c <main+0x308>)
 8002dac:	f007 fe18 	bl	800a9e0 <iprintf>
    printf("  TIM2->CR1    = 0x%08lX (beklenen: 0x00000001)\r\n", TIM2->CR1);
 8002db0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4619      	mov	r1, r3
 8002db8:	4865      	ldr	r0, [pc, #404]	@ (8002f50 <main+0x30c>)
 8002dba:	f007 fe11 	bl	800a9e0 <iprintf>
    printf("  PA0 MODER    = 0x%08lX (beklenen: 0x00000002)\r\n", GPIOA->MODER & 0x3);
 8002dbe:	4b49      	ldr	r3, [pc, #292]	@ (8002ee4 <main+0x2a0>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	4862      	ldr	r0, [pc, #392]	@ (8002f54 <main+0x310>)
 8002dca:	f007 fe09 	bl	800a9e0 <iprintf>
    printf("  PA0 AFR[0]   = 0x%08lX (beklenen: 0x00000001)\r\n", GPIOA->AFR[0] & 0xF);
 8002dce:	4b45      	ldr	r3, [pc, #276]	@ (8002ee4 <main+0x2a0>)
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	f003 030f 	and.w	r3, r3, #15
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	485f      	ldr	r0, [pc, #380]	@ (8002f58 <main+0x314>)
 8002dda:	f007 fe01 	bl	800a9e0 <iprintf>

    // Register degerlerini kontrol et ve uyari ver
    if ((TIM2->DIER & 0x02) == 0) {
 8002dde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d103      	bne.n	8002df4 <main+0x1b0>
        printf("  [HATA] TIM2 CC1IE kesme aktif degil!\r\n");
 8002dec:	485b      	ldr	r0, [pc, #364]	@ (8002f5c <main+0x318>)
 8002dee:	f007 fe67 	bl	800aac0 <puts>
 8002df2:	e021      	b.n	8002e38 <main+0x1f4>
    } else if ((TIM2->CR1 & 0x01) == 0) {
 8002df4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d103      	bne.n	8002e0a <main+0x1c6>
        printf("  [HATA] TIM2 counter calismyor!\r\n");
 8002e02:	4857      	ldr	r0, [pc, #348]	@ (8002f60 <main+0x31c>)
 8002e04:	f007 fe5c 	bl	800aac0 <puts>
 8002e08:	e016      	b.n	8002e38 <main+0x1f4>
    } else if ((GPIOA->MODER & 0x3) != 0x02) {
 8002e0a:	4b36      	ldr	r3, [pc, #216]	@ (8002ee4 <main+0x2a0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d003      	beq.n	8002e1e <main+0x1da>
        printf("  [HATA] PA0 AF modunda degil!\r\n");
 8002e16:	4853      	ldr	r0, [pc, #332]	@ (8002f64 <main+0x320>)
 8002e18:	f007 fe52 	bl	800aac0 <puts>
 8002e1c:	e00c      	b.n	8002e38 <main+0x1f4>
    } else if ((GPIOA->AFR[0] & 0xF) != 0x01) {
 8002e1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ee4 <main+0x2a0>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	f003 030f 	and.w	r3, r3, #15
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d003      	beq.n	8002e32 <main+0x1ee>
        printf("  [HATA] PA0 TIM2_CH1'e baglanmamis!\r\n");
 8002e2a:	484f      	ldr	r0, [pc, #316]	@ (8002f68 <main+0x324>)
 8002e2c:	f007 fe48 	bl	800aac0 <puts>
 8002e30:	e002      	b.n	8002e38 <main+0x1f4>
    } else {
        printf("  [OK] Tum registerlar dogru.\r\n");
 8002e32:	484e      	ldr	r0, [pc, #312]	@ (8002f6c <main+0x328>)
 8002e34:	f007 fe44 	bl	800aac0 <puts>
    }
    printf("\r\n");
 8002e38:	4825      	ldr	r0, [pc, #148]	@ (8002ed0 <main+0x28c>)
 8002e3a:	f007 fe41 	bl	800aac0 <puts>

    /* TEST 3: Input Capture Interrupt Test */
    printf("TEST 3: Input Capture Interrupt Test\r\n");
 8002e3e:	484c      	ldr	r0, [pc, #304]	@ (8002f70 <main+0x32c>)
 8002e40:	f007 fe3e 	bl	800aac0 <puts>
    printf("  Kumandaya basin -> LED hizla yanip sonmeli\r\n");
 8002e44:	484b      	ldr	r0, [pc, #300]	@ (8002f74 <main+0x330>)
 8002e46:	f007 fe3b 	bl	800aac0 <puts>
    printf("  (LED yanmiyorsa: PA0 voltaji veya GDO0 sinyali sorunlu)\r\n");
 8002e4a:	484b      	ldr	r0, [pc, #300]	@ (8002f78 <main+0x334>)
 8002e4c:	f007 fe38 	bl	800aac0 <puts>
    printf("\r\n");
 8002e50:	481f      	ldr	r0, [pc, #124]	@ (8002ed0 <main+0x28c>)
 8002e52:	f007 fe35 	bl	800aac0 <puts>

    printf("\r\n");
 8002e56:	481e      	ldr	r0, [pc, #120]	@ (8002ed0 <main+0x28c>)
 8002e58:	f007 fe32 	bl	800aac0 <puts>
    PrintHelp();
 8002e5c:	f000 fcda 	bl	8003814 <PrintHelp>

    /* Load slots from FLASH at boot */
    printf("\r\n=== FLASH YUKLEME ===\r\n");
 8002e60:	4846      	ldr	r0, [pc, #280]	@ (8002f7c <main+0x338>)
 8002e62:	f007 fe2d 	bl	800aac0 <puts>
    if (RF_LoadSlotsFromFlash(&hrf) == HAL_OK) {
 8002e66:	482c      	ldr	r0, [pc, #176]	@ (8002f18 <main+0x2d4>)
 8002e68:	f001 fbca 	bl	8004600 <RF_LoadSlotsFromFlash>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f040 808c 	bne.w	8002f8c <main+0x348>
        printf("[OK] Kayitli slotlar bulundu:\r\n");
 8002e74:	4842      	ldr	r0, [pc, #264]	@ (8002f80 <main+0x33c>)
 8002e76:	f007 fe23 	bl	800aac0 <puts>
        for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	70fb      	strb	r3, [r7, #3]
 8002e7e:	e023      	b.n	8002ec8 <main+0x284>
            if (RF_IsSlotValid(&hrf, i)) {
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	4619      	mov	r1, r3
 8002e84:	4824      	ldr	r0, [pc, #144]	@ (8002f18 <main+0x2d4>)
 8002e86:	f001 ff56 	bl	8004d36 <RF_IsSlotValid>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d012      	beq.n	8002eb6 <main+0x272>
                printf("  Slot %c: %d gecis\r\n", 'A' + i, hrf.slots[i].count);
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	f103 0141 	add.w	r1, r3, #65	@ 0x41
 8002e96:	78fb      	ldrb	r3, [r7, #3]
 8002e98:	4a1f      	ldr	r2, [pc, #124]	@ (8002f18 <main+0x2d4>)
 8002e9a:	f641 7044 	movw	r0, #8004	@ 0x1f44
 8002e9e:	fb00 f303 	mul.w	r3, r0, r3
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8002ea8:	3310      	adds	r3, #16
 8002eaa:	881b      	ldrh	r3, [r3, #0]
 8002eac:	461a      	mov	r2, r3
 8002eae:	4835      	ldr	r0, [pc, #212]	@ (8002f84 <main+0x340>)
 8002eb0:	f007 fd96 	bl	800a9e0 <iprintf>
 8002eb4:	e005      	b.n	8002ec2 <main+0x27e>
            } else {
                printf("  Slot %c: BOS\r\n", 'A' + i);
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	3341      	adds	r3, #65	@ 0x41
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4832      	ldr	r0, [pc, #200]	@ (8002f88 <main+0x344>)
 8002ebe:	f007 fd8f 	bl	800a9e0 <iprintf>
        for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8002ec2:	78fb      	ldrb	r3, [r7, #3]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	70fb      	strb	r3, [r7, #3]
 8002ec8:	78fb      	ldrb	r3, [r7, #3]
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d9d8      	bls.n	8002e80 <main+0x23c>
 8002ece:	e060      	b.n	8002f92 <main+0x34e>
 8002ed0:	0800ea48 	.word	0x0800ea48
 8002ed4:	0800ea4c 	.word	0x0800ea4c
 8002ed8:	0800ea78 	.word	0x0800ea78
 8002edc:	0800eaa4 	.word	0x0800eaa4
 8002ee0:	0800ead0 	.word	0x0800ead0
 8002ee4:	40020000 	.word	0x40020000
 8002ee8:	40020400 	.word	0x40020400
 8002eec:	20000210 	.word	0x20000210
 8002ef0:	200002f8 	.word	0x200002f8
 8002ef4:	0800eaf4 	.word	0x0800eaf4
 8002ef8:	0800eb14 	.word	0x0800eb14
 8002efc:	0800eb38 	.word	0x0800eb38
 8002f00:	0800eb50 	.word	0x0800eb50
 8002f04:	20000310 	.word	0x20000310
 8002f08:	0800eb74 	.word	0x0800eb74
 8002f0c:	0800eb94 	.word	0x0800eb94
 8002f10:	0800ebac 	.word	0x0800ebac
 8002f14:	20000268 	.word	0x20000268
 8002f18:	20000328 	.word	0x20000328
 8002f1c:	0800ebd8 	.word	0x0800ebd8
 8002f20:	20000000 	.word	0x20000000
 8002f24:	04c4b3ff 	.word	0x04c4b3ff
 8002f28:	0501bd00 	.word	0x0501bd00
 8002f2c:	e000edf0 	.word	0xe000edf0
 8002f30:	e0001000 	.word	0xe0001000
 8002f34:	0800ebf8 	.word	0x0800ebf8
 8002f38:	0800ec24 	.word	0x0800ec24
 8002f3c:	0800ec40 	.word	0x0800ec40
 8002f40:	40020800 	.word	0x40020800
 8002f44:	0800ec68 	.word	0x0800ec68
 8002f48:	0800ec88 	.word	0x0800ec88
 8002f4c:	0800ecac 	.word	0x0800ecac
 8002f50:	0800ece0 	.word	0x0800ece0
 8002f54:	0800ed14 	.word	0x0800ed14
 8002f58:	0800ed48 	.word	0x0800ed48
 8002f5c:	0800ed7c 	.word	0x0800ed7c
 8002f60:	0800eda4 	.word	0x0800eda4
 8002f64:	0800edc8 	.word	0x0800edc8
 8002f68:	0800ede8 	.word	0x0800ede8
 8002f6c:	0800ee10 	.word	0x0800ee10
 8002f70:	0800ee30 	.word	0x0800ee30
 8002f74:	0800ee58 	.word	0x0800ee58
 8002f78:	0800ee88 	.word	0x0800ee88
 8002f7c:	0800eec4 	.word	0x0800eec4
 8002f80:	0800eee0 	.word	0x0800eee0
 8002f84:	0800ef00 	.word	0x0800ef00
 8002f88:	0800ef18 	.word	0x0800ef18
            }
        }
    } else {
        printf("[INFO] FLASH'ta kayitli slot yok\r\n");
 8002f8c:	481e      	ldr	r0, [pc, #120]	@ (8003008 <main+0x3c4>)
 8002f8e:	f007 fd97 	bl	800aac0 <puts>
    }
    printf("=====================\r\n\r\n");
 8002f92:	481e      	ldr	r0, [pc, #120]	@ (800300c <main+0x3c8>)
 8002f94:	f007 fd94 	bl	800aac0 <puts>

    /* Start UART receive interrupt */
    HAL_UART_Receive_IT(&huart2, &uart_rx_char, 1);
 8002f98:	2201      	movs	r2, #1
 8002f9a:	491d      	ldr	r1, [pc, #116]	@ (8003010 <main+0x3cc>)
 8002f9c:	481d      	ldr	r0, [pc, #116]	@ (8003014 <main+0x3d0>)
 8002f9e:	f005 ffb6 	bl	8008f0e <HAL_UART_Receive_IT>

    /* Main loop */
    while (1)
    {
        /* Check for UART command from ISR */
        if (uart_cmd_ready) {
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <main+0x3d4>)
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d008      	beq.n	8002fbe <main+0x37a>
            uart_cmd_ready = 0;
 8002fac:	4b1a      	ldr	r3, [pc, #104]	@ (8003018 <main+0x3d4>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	701a      	strb	r2, [r3, #0]
            ProcessCommand(uart_cmd_char);
 8002fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800301c <main+0x3d8>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f000 f83b 	bl	8003034 <ProcessCommand>
        }

        /* Process RF state machine */
        RF_Process(&hrf);
 8002fbe:	4818      	ldr	r0, [pc, #96]	@ (8003020 <main+0x3dc>)
 8002fc0:	f001 fd28 	bl	8004a14 <RF_Process>

        /* Check if capture completed */
        if (RF_IsCaptureComplete(&hrf)) {
 8002fc4:	4816      	ldr	r0, [pc, #88]	@ (8003020 <main+0x3dc>)
 8002fc6:	f001 fc6e 	bl	80048a6 <RF_IsCaptureComplete>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0e8      	beq.n	8002fa2 <main+0x35e>
            printf("\r\n[TAMAM] Sinyal yakalandi!\r\n");
 8002fd0:	4814      	ldr	r0, [pc, #80]	@ (8003024 <main+0x3e0>)
 8002fd2:	f007 fd75 	bl	800aac0 <puts>
            printf("        Slot: %c\r\n", 'A' + hrf.active_slot);
 8002fd6:	4b12      	ldr	r3, [pc, #72]	@ (8003020 <main+0x3dc>)
 8002fd8:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002fdc:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 8002fe0:	3341      	adds	r3, #65	@ 0x41
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4810      	ldr	r0, [pc, #64]	@ (8003028 <main+0x3e4>)
 8002fe6:	f007 fcfb 	bl	800a9e0 <iprintf>
            printf("        Gecis sayisi: %d\r\n", RF_GetTransitionCount(&hrf));
 8002fea:	480d      	ldr	r0, [pc, #52]	@ (8003020 <main+0x3dc>)
 8002fec:	f001 fded 	bl	8004bca <RF_GetTransitionCount>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	480d      	ldr	r0, [pc, #52]	@ (800302c <main+0x3e8>)
 8002ff6:	f007 fcf3 	bl	800a9e0 <iprintf>
            printf("        'w' ile kaydet, 'r' ile gonder, 'i' ile detay gor.\r\n");
 8002ffa:	480d      	ldr	r0, [pc, #52]	@ (8003030 <main+0x3ec>)
 8002ffc:	f007 fd60 	bl	800aac0 <puts>

            // CRITICAL: Set state to IDLE to prevent infinite loop
            hrf.state = RF_STATE_IDLE;
 8003000:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <main+0x3dc>)
 8003002:	2200      	movs	r2, #0
 8003004:	739a      	strb	r2, [r3, #14]
        if (uart_cmd_ready) {
 8003006:	e7cc      	b.n	8002fa2 <main+0x35e>
 8003008:	0800ef2c 	.word	0x0800ef2c
 800300c:	0800ef50 	.word	0x0800ef50
 8003010:	20008058 	.word	0x20008058
 8003014:	200002b0 	.word	0x200002b0
 8003018:	20008064 	.word	0x20008064
 800301c:	20008065 	.word	0x20008065
 8003020:	20000328 	.word	0x20000328
 8003024:	0800ef6c 	.word	0x0800ef6c
 8003028:	0800ef8c 	.word	0x0800ef8c
 800302c:	0800efa0 	.word	0x0800efa0
 8003030:	0800efbc 	.word	0x0800efbc

08003034 <ProcessCommand>:
    }
}

/* Command Processing --------------------------------------------------------*/
static void ProcessCommand(char cmd)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
    switch (cmd) {
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	3b0a      	subs	r3, #10
 8003042:	2b70      	cmp	r3, #112	@ 0x70
 8003044:	f200 8395 	bhi.w	8003772 <ProcessCommand+0x73e>
 8003048:	a201      	add	r2, pc, #4	@ (adr r2, 8003050 <ProcessCommand+0x1c>)
 800304a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304e:	bf00      	nop
 8003050:	08003785 	.word	0x08003785
 8003054:	08003773 	.word	0x08003773
 8003058:	08003773 	.word	0x08003773
 800305c:	08003785 	.word	0x08003785
 8003060:	08003773 	.word	0x08003773
 8003064:	08003773 	.word	0x08003773
 8003068:	08003773 	.word	0x08003773
 800306c:	08003773 	.word	0x08003773
 8003070:	08003773 	.word	0x08003773
 8003074:	08003773 	.word	0x08003773
 8003078:	08003773 	.word	0x08003773
 800307c:	08003773 	.word	0x08003773
 8003080:	08003773 	.word	0x08003773
 8003084:	08003773 	.word	0x08003773
 8003088:	08003773 	.word	0x08003773
 800308c:	08003773 	.word	0x08003773
 8003090:	08003773 	.word	0x08003773
 8003094:	08003773 	.word	0x08003773
 8003098:	08003773 	.word	0x08003773
 800309c:	08003773 	.word	0x08003773
 80030a0:	08003773 	.word	0x08003773
 80030a4:	08003773 	.word	0x08003773
 80030a8:	08003773 	.word	0x08003773
 80030ac:	08003773 	.word	0x08003773
 80030b0:	08003773 	.word	0x08003773
 80030b4:	08003773 	.word	0x08003773
 80030b8:	08003773 	.word	0x08003773
 80030bc:	08003773 	.word	0x08003773
 80030c0:	08003773 	.word	0x08003773
 80030c4:	08003773 	.word	0x08003773
 80030c8:	08003773 	.word	0x08003773
 80030cc:	08003773 	.word	0x08003773
 80030d0:	08003773 	.word	0x08003773
 80030d4:	08003773 	.word	0x08003773
 80030d8:	08003773 	.word	0x08003773
 80030dc:	08003773 	.word	0x08003773
 80030e0:	08003773 	.word	0x08003773
 80030e4:	08003773 	.word	0x08003773
 80030e8:	08003725 	.word	0x08003725
 80030ec:	0800341b 	.word	0x0800341b
 80030f0:	0800342b 	.word	0x0800342b
 80030f4:	0800343b 	.word	0x0800343b
 80030f8:	08003773 	.word	0x08003773
 80030fc:	08003773 	.word	0x08003773
 8003100:	08003773 	.word	0x08003773
 8003104:	08003415 	.word	0x08003415
 8003108:	08003687 	.word	0x08003687
 800310c:	080036af 	.word	0x080036af
 8003110:	08003773 	.word	0x08003773
 8003114:	08003773 	.word	0x08003773
 8003118:	08003773 	.word	0x08003773
 800311c:	08003773 	.word	0x08003773
 8003120:	08003773 	.word	0x08003773
 8003124:	08003773 	.word	0x08003773
 8003128:	08003773 	.word	0x08003773
 800312c:	0800338b 	.word	0x0800338b
 8003130:	08003657 	.word	0x08003657
 8003134:	08003215 	.word	0x08003215
 8003138:	08003337 	.word	0x08003337
 800313c:	0800363f 	.word	0x0800363f
 8003140:	08003399 	.word	0x08003399
 8003144:	0800336b 	.word	0x0800336b
 8003148:	08003331 	.word	0x08003331
 800314c:	08003315 	.word	0x08003315
 8003150:	0800362b 	.word	0x0800362b
 8003154:	08003377 	.word	0x08003377
 8003158:	080034a7 	.word	0x080034a7
 800315c:	0800334f 	.word	0x0800334f
 8003160:	0800337f 	.word	0x0800337f
 8003164:	08003595 	.word	0x08003595
 8003168:	0800335b 	.word	0x0800335b
 800316c:	0800366f 	.word	0x0800366f
 8003170:	0800329d 	.word	0x0800329d
 8003174:	08003267 	.word	0x08003267
 8003178:	08003347 	.word	0x08003347
 800317c:	08003365 	.word	0x08003365
 8003180:	08003393 	.word	0x08003393
 8003184:	0800344b 	.word	0x0800344b
 8003188:	0800331d 	.word	0x0800331d
 800318c:	080033a5 	.word	0x080033a5
 8003190:	080033b3 	.word	0x080033b3
 8003194:	08003773 	.word	0x08003773
 8003198:	08003773 	.word	0x08003773
 800319c:	08003773 	.word	0x08003773
 80031a0:	08003773 	.word	0x08003773
 80031a4:	08003773 	.word	0x08003773
 80031a8:	08003773 	.word	0x08003773
 80031ac:	0800338b 	.word	0x0800338b
 80031b0:	08003657 	.word	0x08003657
 80031b4:	08003215 	.word	0x08003215
 80031b8:	08003337 	.word	0x08003337
 80031bc:	0800363f 	.word	0x0800363f
 80031c0:	08003399 	.word	0x08003399
 80031c4:	0800336b 	.word	0x0800336b
 80031c8:	08003331 	.word	0x08003331
 80031cc:	08003315 	.word	0x08003315
 80031d0:	0800362b 	.word	0x0800362b
 80031d4:	08003377 	.word	0x08003377
 80031d8:	080034a7 	.word	0x080034a7
 80031dc:	0800334f 	.word	0x0800334f
 80031e0:	0800337f 	.word	0x0800337f
 80031e4:	08003595 	.word	0x08003595
 80031e8:	0800335b 	.word	0x0800335b
 80031ec:	0800366f 	.word	0x0800366f
 80031f0:	0800329d 	.word	0x0800329d
 80031f4:	08003267 	.word	0x08003267
 80031f8:	08003347 	.word	0x08003347
 80031fc:	08003365 	.word	0x08003365
 8003200:	08003393 	.word	0x08003393
 8003204:	0800344b 	.word	0x0800344b
 8003208:	0800331d 	.word	0x0800331d
 800320c:	080033a5 	.word	0x080033a5
 8003210:	080033b3 	.word	0x080033b3
        case 'c':
        case 'C':
            printf("\r\n[CAPTURE] Sinyal bekleniyor...\r\n");
 8003214:	48b2      	ldr	r0, [pc, #712]	@ (80034e0 <ProcessCommand+0x4ac>)
 8003216:	f007 fc53 	bl	800aac0 <puts>
            printf("          Kumandaya basin!\r\n");
 800321a:	48b2      	ldr	r0, [pc, #712]	@ (80034e4 <ProcessCommand+0x4b0>)
 800321c:	f007 fc50 	bl	800aac0 <puts>
            printf("          Slot: %c\r\n", 'A' + hrf.active_slot);
 8003220:	4bb1      	ldr	r3, [pc, #708]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003222:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003226:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 800322a:	3341      	adds	r3, #65	@ 0x41
 800322c:	4619      	mov	r1, r3
 800322e:	48af      	ldr	r0, [pc, #700]	@ (80034ec <ProcessCommand+0x4b8>)
 8003230:	f007 fbd6 	bl	800a9e0 <iprintf>

            // CC1101'i RX moduna al (gerek RF sinyallerini almaya hazr)
            printf("[DEBUG] CC1101_SetRxMode() cagiriliyor...\r\n");
 8003234:	48ae      	ldr	r0, [pc, #696]	@ (80034f0 <ProcessCommand+0x4bc>)
 8003236:	f007 fc43 	bl	800aac0 <puts>
            CC1101_SetRxMode(&hcc_rx);
 800323a:	48ae      	ldr	r0, [pc, #696]	@ (80034f4 <ProcessCommand+0x4c0>)
 800323c:	f7fe f8ae 	bl	800139c <CC1101_SetRxMode>
            printf("[DEBUG] CC1101_SetRxMode() tamamlandi\r\n");
 8003240:	48ad      	ldr	r0, [pc, #692]	@ (80034f8 <ProcessCommand+0x4c4>)
 8003242:	f007 fc3d 	bl	800aac0 <puts>

            // Yakalamay balat
            printf("[DEBUG] State ONCE: %d\r\n", hrf.state);
 8003246:	4ba8      	ldr	r3, [pc, #672]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003248:	7b9b      	ldrb	r3, [r3, #14]
 800324a:	4619      	mov	r1, r3
 800324c:	48ab      	ldr	r0, [pc, #684]	@ (80034fc <ProcessCommand+0x4c8>)
 800324e:	f007 fbc7 	bl	800a9e0 <iprintf>
            RF_StartCapture(&hrf);
 8003252:	48a5      	ldr	r0, [pc, #660]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003254:	f001 fae0 	bl	8004818 <RF_StartCapture>
            printf("[DEBUG] RF_StartCapture() cagrildi, State SONRA: %d\r\n", hrf.state);
 8003258:	4ba3      	ldr	r3, [pc, #652]	@ (80034e8 <ProcessCommand+0x4b4>)
 800325a:	7b9b      	ldrb	r3, [r3, #14]
 800325c:	4619      	mov	r1, r3
 800325e:	48a8      	ldr	r0, [pc, #672]	@ (8003500 <ProcessCommand+0x4cc>)
 8003260:	f007 fbbe 	bl	800a9e0 <iprintf>
            break;
 8003264:	e28f      	b.n	8003786 <ProcessCommand+0x752>

        case 's':
        case 'S':
            printf("\r\n[STOP] Yakalama durduruluyor...\r\n");
 8003266:	48a7      	ldr	r0, [pc, #668]	@ (8003504 <ProcessCommand+0x4d0>)
 8003268:	f007 fc2a 	bl	800aac0 <puts>
            RF_StopCapture(&hrf);
 800326c:	489e      	ldr	r0, [pc, #632]	@ (80034e8 <ProcessCommand+0x4b4>)
 800326e:	f001 faf6 	bl	800485e <RF_StopCapture>
            if (hrf.signal.valid) {
 8003272:	4b9d      	ldr	r3, [pc, #628]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003274:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8003278:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 800327c:	2b00      	cmp	r3, #0
 800327e:	d009      	beq.n	8003294 <ProcessCommand+0x260>
                printf("[OK] %d gecis yakalandi.\r\n", hrf.signal.count);
 8003280:	4b99      	ldr	r3, [pc, #612]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003282:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8003286:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 800328a:	4619      	mov	r1, r3
 800328c:	489e      	ldr	r0, [pc, #632]	@ (8003508 <ProcessCommand+0x4d4>)
 800328e:	f007 fba7 	bl	800a9e0 <iprintf>
            } else {
                printf("[UYARI] Gecerli sinyal yakalanamadi.\r\n");
            }
            break;
 8003292:	e278      	b.n	8003786 <ProcessCommand+0x752>
                printf("[UYARI] Gecerli sinyal yakalanamadi.\r\n");
 8003294:	489d      	ldr	r0, [pc, #628]	@ (800350c <ProcessCommand+0x4d8>)
 8003296:	f007 fc13 	bl	800aac0 <puts>
            break;
 800329a:	e274      	b.n	8003786 <ProcessCommand+0x752>

        case 'r':
        case 'R':
            if (!hrf.signal.valid) {
 800329c:	4b92      	ldr	r3, [pc, #584]	@ (80034e8 <ProcessCommand+0x4b4>)
 800329e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80032a2:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 80032a6:	f083 0301 	eor.w	r3, r3, #1
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d006      	beq.n	80032be <ProcessCommand+0x28a>
                printf("\r\n[HATA] Gonderilecek sinyal yok!\r\n");
 80032b0:	4897      	ldr	r0, [pc, #604]	@ (8003510 <ProcessCommand+0x4dc>)
 80032b2:	f007 fc05 	bl	800aac0 <puts>
                printf("       Once 'c' ile sinyal yakalayin.\r\n");
 80032b6:	4897      	ldr	r0, [pc, #604]	@ (8003514 <ProcessCommand+0x4e0>)
 80032b8:	f007 fc02 	bl	800aac0 <puts>
                break;
 80032bc:	e263      	b.n	8003786 <ProcessCommand+0x752>
            }
            printf("\r\n[REPLAY] Sinyal gonderiliyor...\r\n");
 80032be:	4896      	ldr	r0, [pc, #600]	@ (8003518 <ProcessCommand+0x4e4>)
 80032c0:	f007 fbfe 	bl	800aac0 <puts>

            //  Replay srasnda IC interrupt kapat (timing bozulmasn)
            TIM2->DIER &= ~TIM_DIER_CC1IE;
 80032c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80032ce:	f023 0302 	bic.w	r3, r3, #2
 80032d2:	60d3      	str	r3, [r2, #12]
            TIM2->SR = 0;
 80032d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80032d8:	2200      	movs	r2, #0
 80032da:	611a      	str	r2, [r3, #16]

            CC1101_SetTxMode(&hcc_tx);
 80032dc:	488f      	ldr	r0, [pc, #572]	@ (800351c <ProcessCommand+0x4e8>)
 80032de:	f7fe f88b 	bl	80013f8 <CC1101_SetTxMode>
            HAL_Delay(5);  // TX moduna gecis suresi
 80032e2:	2005      	movs	r0, #5
 80032e4:	f002 fe2a 	bl	8005f3c <HAL_Delay>

            RF_StartReplay(&hrf);
 80032e8:	487f      	ldr	r0, [pc, #508]	@ (80034e8 <ProcessCommand+0x4b4>)
 80032ea:	f001 fbbb 	bl	8004a64 <RF_StartReplay>

            CC1101_SetIdleMode(&hcc_tx);
 80032ee:	488b      	ldr	r0, [pc, #556]	@ (800351c <ProcessCommand+0x4e8>)
 80032f0:	f7fe f8a1 	bl	8001436 <CC1101_SetIdleMode>

            //  IC interrupt geri a
            TIM2->SR = 0;
 80032f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80032f8:	2200      	movs	r2, #0
 80032fa:	611a      	str	r2, [r3, #16]
            TIM2->DIER |= TIM_DIER_CC1IE;
 80032fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003306:	f043 0302 	orr.w	r3, r3, #2
 800330a:	60d3      	str	r3, [r2, #12]

            printf("[OK] Sinyal gonderildi.\r\n");
 800330c:	4884      	ldr	r0, [pc, #528]	@ (8003520 <ProcessCommand+0x4ec>)
 800330e:	f007 fbd7 	bl	800aac0 <puts>
            break;
 8003312:	e238      	b.n	8003786 <ProcessCommand+0x752>

        case 'i':
        case 'I':
            RF_PrintSignalInfo(&hrf);
 8003314:	4874      	ldr	r0, [pc, #464]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003316:	f001 fddf 	bl	8004ed8 <RF_PrintSignalInfo>
            break;
 800331a:	e234      	b.n	8003786 <ProcessCommand+0x752>

        case 'x':
        case 'X':
            RF_ClearSignal(&hrf);
 800331c:	4872      	ldr	r0, [pc, #456]	@ (80034e8 <ProcessCommand+0x4b4>)
 800331e:	f001 fc63 	bl	8004be8 <RF_ClearSignal>
            hrf.state = RF_STATE_IDLE;
 8003322:	4b71      	ldr	r3, [pc, #452]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003324:	2200      	movs	r2, #0
 8003326:	739a      	strb	r2, [r3, #14]
            printf("\r\n[TEMIZLENDI] Sinyal silindi.\r\n");
 8003328:	487e      	ldr	r0, [pc, #504]	@ (8003524 <ProcessCommand+0x4f0>)
 800332a:	f007 fbc9 	bl	800aac0 <puts>
            break;
 800332e:	e22a      	b.n	8003786 <ProcessCommand+0x752>

        case 'h':
        case 'H':
            PrintHelp();
 8003330:	f000 fa70 	bl	8003814 <PrintHelp>
            break;
 8003334:	e227      	b.n	8003786 <ProcessCommand+0x752>

        case 'd':
        case 'D':
            // Kapsamli debug bilgisi
            CC1101_FullDiagnostic(&hcc_rx, "RX");
 8003336:	497c      	ldr	r1, [pc, #496]	@ (8003528 <ProcessCommand+0x4f4>)
 8003338:	486e      	ldr	r0, [pc, #440]	@ (80034f4 <ProcessCommand+0x4c0>)
 800333a:	f7fe f99d 	bl	8001678 <CC1101_FullDiagnostic>
            CC1101_VerifyRegisters(&hcc_rx);
 800333e:	486d      	ldr	r0, [pc, #436]	@ (80034f4 <ProcessCommand+0x4c0>)
 8003340:	f7fe fbc4 	bl	8001acc <CC1101_VerifyRegisters>
            break;
 8003344:	e21f      	b.n	8003786 <ProcessCommand+0x752>

        case 't':
        case 'T':
            // GDO0 tum modlar testi
            CC1101_TestGDO0_AllModes(&hcc_rx);
 8003346:	486b      	ldr	r0, [pc, #428]	@ (80034f4 <ProcessCommand+0x4c0>)
 8003348:	f7fe fc2e 	bl	8001ba8 <CC1101_TestGDO0_AllModes>
            break;
 800334c:	e21b      	b.n	8003786 <ProcessCommand+0x752>

        case 'm':
        case 'M':
            // RSSI monitor (5 saniye)
            CC1101_MonitorRSSI(&hcc_rx, 5000);
 800334e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003352:	4868      	ldr	r0, [pc, #416]	@ (80034f4 <ProcessCommand+0x4c0>)
 8003354:	f7fe fdc6 	bl	8001ee4 <CC1101_MonitorRSSI>
            break;
 8003358:	e215      	b.n	8003786 <ProcessCommand+0x752>

        case 'p':
        case 'P':
            // Raw pin monitor (5 saniye)
            CC1101_RawPinMonitor(5000);
 800335a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800335e:	f7fe fe37 	bl	8001fd0 <CC1101_RawPinMonitor>
            break;
 8003362:	e210      	b.n	8003786 <ProcessCommand+0x752>

        case 'u':
        case 'U':
            // Internal pull-up test
            CC1101_TestWithPullUp();
 8003364:	f7fe ffb8 	bl	80022d8 <CC1101_TestWithPullUp>
            break;
 8003368:	e20d      	b.n	8003786 <ProcessCommand+0x752>

        case 'g':
        case 'G':
            // RSSI Histogram (5 saniye)
            CC1101_RSSIHistogram(&hcc_rx, 5000);
 800336a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800336e:	4861      	ldr	r0, [pc, #388]	@ (80034f4 <ProcessCommand+0x4c0>)
 8003370:	f7ff f818 	bl	80023a4 <CC1101_RSSIHistogram>
            break;
 8003374:	e207      	b.n	8003786 <ProcessCommand+0x752>

        case 'k':
        case 'K':
            // Carrier Sense test
            CC1101_CarrierSenseTest(&hcc_rx);
 8003376:	485f      	ldr	r0, [pc, #380]	@ (80034f4 <ProcessCommand+0x4c0>)
 8003378:	f7ff f978 	bl	800266c <CC1101_CarrierSenseTest>
            break;
 800337c:	e203      	b.n	8003786 <ProcessCommand+0x752>

        case 'n':
        case 'N':
            // Signal detection test (10 saniye)
            CC1101_SignalDetectionTest(&hcc_rx, 10000);
 800337e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8003382:	485c      	ldr	r0, [pc, #368]	@ (80034f4 <ProcessCommand+0x4c0>)
 8003384:	f7ff fa66 	bl	8002854 <CC1101_SignalDetectionTest>
            break;
 8003388:	e1fd      	b.n	8003786 <ProcessCommand+0x752>

        case 'a':
        case 'A':
            // AGC test
            CC1101_AGCTest(&hcc_rx);
 800338a:	485a      	ldr	r0, [pc, #360]	@ (80034f4 <ProcessCommand+0x4c0>)
 800338c:	f7ff fb22 	bl	80029d4 <CC1101_AGCTest>
            break;
 8003390:	e1f9      	b.n	8003786 <ProcessCommand+0x752>

        case 'v':
        case 'V':
            // Verify Input Capture interrupt is working
            VerifyInputCapture();
 8003392:	f000 fb71 	bl	8003a78 <VerifyInputCapture>
            break;
 8003396:	e1f6      	b.n	8003786 <ProcessCommand+0x752>

        case 'f':
        case 'F':
            // Full test (capture + analyze + replay)
            RF_FullTest(&hrf, &hcc_rx, &hcc_tx);
 8003398:	4a60      	ldr	r2, [pc, #384]	@ (800351c <ProcessCommand+0x4e8>)
 800339a:	4956      	ldr	r1, [pc, #344]	@ (80034f4 <ProcessCommand+0x4c0>)
 800339c:	4852      	ldr	r0, [pc, #328]	@ (80034e8 <ProcessCommand+0x4b4>)
 800339e:	f002 fa53 	bl	8005848 <RF_FullTest>
            break;
 80033a2:	e1f0      	b.n	8003786 <ProcessCommand+0x752>

        case 'y':
        case 'Y':
            // Capture test with analysis
            RF_CaptureTest(&hrf, &hcc_rx, 10000);
 80033a4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80033a8:	4952      	ldr	r1, [pc, #328]	@ (80034f4 <ProcessCommand+0x4c0>)
 80033aa:	484f      	ldr	r0, [pc, #316]	@ (80034e8 <ProcessCommand+0x4b4>)
 80033ac:	f002 f87e 	bl	80054ac <RF_CaptureTest>
            break;
 80033b0:	e1e9      	b.n	8003786 <ProcessCommand+0x752>

        case 'z':
        case 'Z':
            // Donanim Testi: 500Hz Kare Dalga (Kullanici Istegi)
            printf("\r\n[TEST] 500Hz Kare Dalga (PA1/TX PIN)...\r\n");
 80033b2:	485e      	ldr	r0, [pc, #376]	@ (800352c <ProcessCommand+0x4f8>)
 80033b4:	f007 fb84 	bl	800aac0 <puts>
            CC1101_SetTxMode(&hcc_tx);
 80033b8:	4858      	ldr	r0, [pc, #352]	@ (800351c <ProcessCommand+0x4e8>)
 80033ba:	f7fe f81d 	bl	80013f8 <CC1101_SetTxMode>
            HAL_Delay(10);
 80033be:	200a      	movs	r0, #10
 80033c0:	f002 fdbc 	bl	8005f3c <HAL_Delay>
            
            // 50 periyot (100 toggle)
            for(int i=0; i<50; i++) {
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	e01a      	b.n	8003400 <ProcessCommand+0x3cc>
                HAL_GPIO_WritePin(hrf.tx_port, hrf.tx_pin, GPIO_PIN_SET);
 80033ca:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <ProcessCommand+0x4b4>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	4a46      	ldr	r2, [pc, #280]	@ (80034e8 <ProcessCommand+0x4b4>)
 80033d0:	8991      	ldrh	r1, [r2, #12]
 80033d2:	2201      	movs	r2, #1
 80033d4:	4618      	mov	r0, r3
 80033d6:	f003 fbf9 	bl	8006bcc <HAL_GPIO_WritePin>
                RF_DelayMicroseconds(1000); // 1ms HIGH
 80033da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80033de:	f001 fbcd 	bl	8004b7c <RF_DelayMicroseconds>
                HAL_GPIO_WritePin(hrf.tx_port, hrf.tx_pin, GPIO_PIN_RESET);
 80033e2:	4b41      	ldr	r3, [pc, #260]	@ (80034e8 <ProcessCommand+0x4b4>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	4a40      	ldr	r2, [pc, #256]	@ (80034e8 <ProcessCommand+0x4b4>)
 80033e8:	8991      	ldrh	r1, [r2, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	4618      	mov	r0, r3
 80033ee:	f003 fbed 	bl	8006bcc <HAL_GPIO_WritePin>
                RF_DelayMicroseconds(1000); // 1ms LOW
 80033f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80033f6:	f001 fbc1 	bl	8004b7c <RF_DelayMicroseconds>
            for(int i=0; i<50; i++) {
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3301      	adds	r3, #1
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	2b31      	cmp	r3, #49	@ 0x31
 8003404:	dde1      	ble.n	80033ca <ProcessCommand+0x396>
            }
            
            CC1101_SetIdleMode(&hcc_tx);
 8003406:	4845      	ldr	r0, [pc, #276]	@ (800351c <ProcessCommand+0x4e8>)
 8003408:	f7fe f815 	bl	8001436 <CC1101_SetIdleMode>
            printf("[TEST] Bitti. Logic Analyzer ile kontrol edin (1ms HIGH/1ms LOW).\r\n");
 800340c:	4848      	ldr	r0, [pc, #288]	@ (8003530 <ProcessCommand+0x4fc>)
 800340e:	f007 fb57 	bl	800aac0 <puts>
            break;
 8003412:	e1b8      	b.n	8003786 <ProcessCommand+0x752>



        case '7':
            // Canli Monitor
            CC1101_LiveMonitor();
 8003414:	f7ff fb8e 	bl	8002b34 <CC1101_LiveMonitor>
            break;
 8003418:	e1b5      	b.n	8003786 <ProcessCommand+0x752>

        // ===== SLOT MANAGEMENT COMMANDS =====
        case '1':
            // Select Slot A
            RF_SelectSlot(&hrf, 0);
 800341a:	2100      	movs	r1, #0
 800341c:	4832      	ldr	r0, [pc, #200]	@ (80034e8 <ProcessCommand+0x4b4>)
 800341e:	f001 fc01 	bl	8004c24 <RF_SelectSlot>
            printf("\r\n[SLOT] Slot A secildi\r\n");
 8003422:	4844      	ldr	r0, [pc, #272]	@ (8003534 <ProcessCommand+0x500>)
 8003424:	f007 fb4c 	bl	800aac0 <puts>
            break;
 8003428:	e1ad      	b.n	8003786 <ProcessCommand+0x752>

        case '2':
            // Select Slot B
            RF_SelectSlot(&hrf, 1);
 800342a:	2101      	movs	r1, #1
 800342c:	482e      	ldr	r0, [pc, #184]	@ (80034e8 <ProcessCommand+0x4b4>)
 800342e:	f001 fbf9 	bl	8004c24 <RF_SelectSlot>
            printf("\r\n[SLOT] Slot B secildi\r\n");
 8003432:	4841      	ldr	r0, [pc, #260]	@ (8003538 <ProcessCommand+0x504>)
 8003434:	f007 fb44 	bl	800aac0 <puts>
            break;
 8003438:	e1a5      	b.n	8003786 <ProcessCommand+0x752>

        case '3':
            // Select Slot C
            RF_SelectSlot(&hrf, 2);
 800343a:	2102      	movs	r1, #2
 800343c:	482a      	ldr	r0, [pc, #168]	@ (80034e8 <ProcessCommand+0x4b4>)
 800343e:	f001 fbf1 	bl	8004c24 <RF_SelectSlot>
            printf("\r\n[SLOT] Slot C secildi\r\n");
 8003442:	483e      	ldr	r0, [pc, #248]	@ (800353c <ProcessCommand+0x508>)
 8003444:	f007 fb3c 	bl	800aac0 <puts>
            break;
 8003448:	e19d      	b.n	8003786 <ProcessCommand+0x752>

        case 'w':
        case 'W':
            // Save to current slot
            if (!hrf.signal.valid) {
 800344a:	4b27      	ldr	r3, [pc, #156]	@ (80034e8 <ProcessCommand+0x4b4>)
 800344c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8003450:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 8003454:	f083 0301 	eor.w	r3, r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d006      	beq.n	800346c <ProcessCommand+0x438>
                printf("\r\n[HATA] Kaydedilecek sinyal yok!\r\n");
 800345e:	4838      	ldr	r0, [pc, #224]	@ (8003540 <ProcessCommand+0x50c>)
 8003460:	f007 fb2e 	bl	800aac0 <puts>
                printf("       Once 'c' ile sinyal yakalayin.\r\n");
 8003464:	482b      	ldr	r0, [pc, #172]	@ (8003514 <ProcessCommand+0x4e0>)
 8003466:	f007 fb2b 	bl	800aac0 <puts>
                break;
 800346a:	e18c      	b.n	8003786 <ProcessCommand+0x752>
            }
            RF_SaveToSlot(&hrf, hrf.active_slot);
 800346c:	4b1e      	ldr	r3, [pc, #120]	@ (80034e8 <ProcessCommand+0x4b4>)
 800346e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003472:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 8003476:	4619      	mov	r1, r3
 8003478:	481b      	ldr	r0, [pc, #108]	@ (80034e8 <ProcessCommand+0x4b4>)
 800347a:	f001 fbea 	bl	8004c52 <RF_SaveToSlot>
            printf("\r\n[KAYIT] Sinyal Slot %c'ye kaydedildi\r\n", 'A' + hrf.active_slot);
 800347e:	4b1a      	ldr	r3, [pc, #104]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003480:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003484:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 8003488:	3341      	adds	r3, #65	@ 0x41
 800348a:	4619      	mov	r1, r3
 800348c:	482d      	ldr	r0, [pc, #180]	@ (8003544 <ProcessCommand+0x510>)
 800348e:	f007 faa7 	bl	800a9e0 <iprintf>
            printf("        Gecis sayisi: %d\r\n", hrf.signal.count);
 8003492:	4b15      	ldr	r3, [pc, #84]	@ (80034e8 <ProcessCommand+0x4b4>)
 8003494:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8003498:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 800349c:	4619      	mov	r1, r3
 800349e:	482a      	ldr	r0, [pc, #168]	@ (8003548 <ProcessCommand+0x514>)
 80034a0:	f007 fa9e 	bl	800a9e0 <iprintf>
            break;
 80034a4:	e16f      	b.n	8003786 <ProcessCommand+0x752>

        case 'l':
        case 'L':
            // Load from current slot
            if (!RF_IsSlotValid(&hrf, hrf.active_slot)) {
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <ProcessCommand+0x4b4>)
 80034a8:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80034ac:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 80034b0:	4619      	mov	r1, r3
 80034b2:	480d      	ldr	r0, [pc, #52]	@ (80034e8 <ProcessCommand+0x4b4>)
 80034b4:	f001 fc3f 	bl	8004d36 <RF_IsSlotValid>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f083 0301 	eor.w	r3, r3, #1
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d047      	beq.n	8003554 <ProcessCommand+0x520>
                printf("\r\n[HATA] Slot %c bos!\r\n", 'A' + hrf.active_slot);
 80034c4:	4b08      	ldr	r3, [pc, #32]	@ (80034e8 <ProcessCommand+0x4b4>)
 80034c6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80034ca:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 80034ce:	3341      	adds	r3, #65	@ 0x41
 80034d0:	4619      	mov	r1, r3
 80034d2:	481e      	ldr	r0, [pc, #120]	@ (800354c <ProcessCommand+0x518>)
 80034d4:	f007 fa84 	bl	800a9e0 <iprintf>
                printf("       Once bu slota sinyal kaydedin.\r\n");
 80034d8:	481d      	ldr	r0, [pc, #116]	@ (8003550 <ProcessCommand+0x51c>)
 80034da:	f007 faf1 	bl	800aac0 <puts>
                break;
 80034de:	e152      	b.n	8003786 <ProcessCommand+0x752>
 80034e0:	0800eff8 	.word	0x0800eff8
 80034e4:	0800f01c 	.word	0x0800f01c
 80034e8:	20000328 	.word	0x20000328
 80034ec:	0800f038 	.word	0x0800f038
 80034f0:	0800f050 	.word	0x0800f050
 80034f4:	200002f8 	.word	0x200002f8
 80034f8:	0800f07c 	.word	0x0800f07c
 80034fc:	0800f0a4 	.word	0x0800f0a4
 8003500:	0800f0c0 	.word	0x0800f0c0
 8003504:	0800f0f8 	.word	0x0800f0f8
 8003508:	0800f11c 	.word	0x0800f11c
 800350c:	0800f138 	.word	0x0800f138
 8003510:	0800f160 	.word	0x0800f160
 8003514:	0800f184 	.word	0x0800f184
 8003518:	0800f1ac 	.word	0x0800f1ac
 800351c:	20000310 	.word	0x20000310
 8003520:	0800f1d0 	.word	0x0800f1d0
 8003524:	0800f1ec 	.word	0x0800f1ec
 8003528:	0800f20c 	.word	0x0800f20c
 800352c:	0800f210 	.word	0x0800f210
 8003530:	0800f23c 	.word	0x0800f23c
 8003534:	0800f280 	.word	0x0800f280
 8003538:	0800f29c 	.word	0x0800f29c
 800353c:	0800f2b8 	.word	0x0800f2b8
 8003540:	0800f2d4 	.word	0x0800f2d4
 8003544:	0800f2f8 	.word	0x0800f2f8
 8003548:	0800efa0 	.word	0x0800efa0
 800354c:	0800f324 	.word	0x0800f324
 8003550:	0800f33c 	.word	0x0800f33c
            }
            RF_LoadFromSlot(&hrf, hrf.active_slot);
 8003554:	4b8e      	ldr	r3, [pc, #568]	@ (8003790 <ProcessCommand+0x75c>)
 8003556:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800355a:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 800355e:	4619      	mov	r1, r3
 8003560:	488b      	ldr	r0, [pc, #556]	@ (8003790 <ProcessCommand+0x75c>)
 8003562:	f001 fb95 	bl	8004c90 <RF_LoadFromSlot>
            printf("\r\n[YUKLEME] Slot %c'den sinyal yuklendi\r\n", 'A' + hrf.active_slot);
 8003566:	4b8a      	ldr	r3, [pc, #552]	@ (8003790 <ProcessCommand+0x75c>)
 8003568:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800356c:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 8003570:	3341      	adds	r3, #65	@ 0x41
 8003572:	4619      	mov	r1, r3
 8003574:	4887      	ldr	r0, [pc, #540]	@ (8003794 <ProcessCommand+0x760>)
 8003576:	f007 fa33 	bl	800a9e0 <iprintf>
            printf("          Gecis sayisi: %d\r\n", hrf.signal.count);
 800357a:	4b85      	ldr	r3, [pc, #532]	@ (8003790 <ProcessCommand+0x75c>)
 800357c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8003580:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8003584:	4619      	mov	r1, r3
 8003586:	4884      	ldr	r0, [pc, #528]	@ (8003798 <ProcessCommand+0x764>)
 8003588:	f007 fa2a 	bl	800a9e0 <iprintf>
            printf("          'r' ile gonderebilirsiniz.\r\n");
 800358c:	4883      	ldr	r0, [pc, #524]	@ (800379c <ProcessCommand+0x768>)
 800358e:	f007 fa97 	bl	800aac0 <puts>
            break;
 8003592:	e0f8      	b.n	8003786 <ProcessCommand+0x752>

        case 'o':
        case 'O':
            // Show all slots overview
            printf("\r\n=== SLOT DURUMU ===\r\n");
 8003594:	4882      	ldr	r0, [pc, #520]	@ (80037a0 <ProcessCommand+0x76c>)
 8003596:	f007 fa93 	bl	800aac0 <puts>
            for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 800359a:	2300      	movs	r3, #0
 800359c:	74fb      	strb	r3, [r7, #19]
 800359e:	e03d      	b.n	800361c <ProcessCommand+0x5e8>
                char slot_name = 'A' + i;
 80035a0:	7cfb      	ldrb	r3, [r7, #19]
 80035a2:	3341      	adds	r3, #65	@ 0x41
 80035a4:	743b      	strb	r3, [r7, #16]
                bool valid = RF_IsSlotValid(&hrf, i);
 80035a6:	7cfb      	ldrb	r3, [r7, #19]
 80035a8:	4619      	mov	r1, r3
 80035aa:	4879      	ldr	r0, [pc, #484]	@ (8003790 <ProcessCommand+0x75c>)
 80035ac:	f001 fbc3 	bl	8004d36 <RF_IsSlotValid>
 80035b0:	4603      	mov	r3, r0
 80035b2:	73fb      	strb	r3, [r7, #15]
                bool active = (i == hrf.active_slot);
 80035b4:	4b76      	ldr	r3, [pc, #472]	@ (8003790 <ProcessCommand+0x75c>)
 80035b6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80035ba:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 80035be:	7cfa      	ldrb	r2, [r7, #19]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	bf0c      	ite	eq
 80035c4:	2301      	moveq	r3, #1
 80035c6:	2300      	movne	r3, #0
 80035c8:	73bb      	strb	r3, [r7, #14]

                printf("  Slot %c: %s", slot_name, valid ? "DOLU" : "BOS");
 80035ca:	7c39      	ldrb	r1, [r7, #16]
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <ProcessCommand+0x5a2>
 80035d2:	4b74      	ldr	r3, [pc, #464]	@ (80037a4 <ProcessCommand+0x770>)
 80035d4:	e000      	b.n	80035d8 <ProcessCommand+0x5a4>
 80035d6:	4b74      	ldr	r3, [pc, #464]	@ (80037a8 <ProcessCommand+0x774>)
 80035d8:	461a      	mov	r2, r3
 80035da:	4874      	ldr	r0, [pc, #464]	@ (80037ac <ProcessCommand+0x778>)
 80035dc:	f007 fa00 	bl	800a9e0 <iprintf>
                if (active) printf(" [AKTIF]");
 80035e0:	7bbb      	ldrb	r3, [r7, #14]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d002      	beq.n	80035ec <ProcessCommand+0x5b8>
 80035e6:	4872      	ldr	r0, [pc, #456]	@ (80037b0 <ProcessCommand+0x77c>)
 80035e8:	f007 f9fa 	bl	800a9e0 <iprintf>
                if (valid) {
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00e      	beq.n	8003610 <ProcessCommand+0x5dc>
                    printf(" (%d gecis)", hrf.slots[i].count);
 80035f2:	7cfb      	ldrb	r3, [r7, #19]
 80035f4:	4a66      	ldr	r2, [pc, #408]	@ (8003790 <ProcessCommand+0x75c>)
 80035f6:	f641 7144 	movw	r1, #8004	@ 0x1f44
 80035fa:	fb01 f303 	mul.w	r3, r1, r3
 80035fe:	4413      	add	r3, r2
 8003600:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8003604:	3310      	adds	r3, #16
 8003606:	881b      	ldrh	r3, [r3, #0]
 8003608:	4619      	mov	r1, r3
 800360a:	486a      	ldr	r0, [pc, #424]	@ (80037b4 <ProcessCommand+0x780>)
 800360c:	f007 f9e8 	bl	800a9e0 <iprintf>
                }
                printf("\r\n");
 8003610:	4869      	ldr	r0, [pc, #420]	@ (80037b8 <ProcessCommand+0x784>)
 8003612:	f007 fa55 	bl	800aac0 <puts>
            for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8003616:	7cfb      	ldrb	r3, [r7, #19]
 8003618:	3301      	adds	r3, #1
 800361a:	74fb      	strb	r3, [r7, #19]
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	2b02      	cmp	r3, #2
 8003620:	d9be      	bls.n	80035a0 <ProcessCommand+0x56c>
            }
            printf("===================\r\n");
 8003622:	4866      	ldr	r0, [pc, #408]	@ (80037bc <ProcessCommand+0x788>)
 8003624:	f007 fa4c 	bl	800aac0 <puts>
            break;
 8003628:	e0ad      	b.n	8003786 <ProcessCommand+0x752>

        case 'j':
        case 'J':
            // Show detailed info for current slot
            RF_PrintSlotInfo(&hrf, hrf.active_slot);
 800362a:	4b59      	ldr	r3, [pc, #356]	@ (8003790 <ProcessCommand+0x75c>)
 800362c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003630:	f893 3ddc 	ldrb.w	r3, [r3, #3548]	@ 0xddc
 8003634:	4619      	mov	r1, r3
 8003636:	4856      	ldr	r0, [pc, #344]	@ (8003790 <ProcessCommand+0x75c>)
 8003638:	f001 fb9a 	bl	8004d70 <RF_PrintSlotInfo>
            break;
 800363c:	e0a3      	b.n	8003786 <ProcessCommand+0x752>

        case 'e':
        case 'E':
            // Mode 1: 0x4D (current - INVERTED)
            CC1101_WriteReg(&hcc_rx, CC1101_IOCFG0, 0x4D);
 800363e:	224d      	movs	r2, #77	@ 0x4d
 8003640:	2102      	movs	r1, #2
 8003642:	485f      	ldr	r0, [pc, #380]	@ (80037c0 <ProcessCommand+0x78c>)
 8003644:	f7fd fca6 	bl	8000f94 <CC1101_WriteReg>
            printf("\r\n[GDO0] Mod 0x4D aktif (Serial Sync INVERTED)\r\n");
 8003648:	485e      	ldr	r0, [pc, #376]	@ (80037c4 <ProcessCommand+0x790>)
 800364a:	f007 fa39 	bl	800aac0 <puts>
            printf("       Simdi 'c' ile sinyal yakala\r\n");
 800364e:	485e      	ldr	r0, [pc, #376]	@ (80037c8 <ProcessCommand+0x794>)
 8003650:	f007 fa36 	bl	800aac0 <puts>
            break;
 8003654:	e097      	b.n	8003786 <ProcessCommand+0x752>

        case 'b':
        case 'B':
            // Mode 2: 0x0D (normal sync)
            CC1101_WriteReg(&hcc_rx, CC1101_IOCFG0, 0x0D);
 8003656:	220d      	movs	r2, #13
 8003658:	2102      	movs	r1, #2
 800365a:	4859      	ldr	r0, [pc, #356]	@ (80037c0 <ProcessCommand+0x78c>)
 800365c:	f7fd fc9a 	bl	8000f94 <CC1101_WriteReg>
            printf("\r\n[GDO0] Mod 0x0D aktif (Serial Sync NORMAL)\r\n");
 8003660:	485a      	ldr	r0, [pc, #360]	@ (80037cc <ProcessCommand+0x798>)
 8003662:	f007 fa2d 	bl	800aac0 <puts>
            printf("       Simdi 'c' ile sinyal yakala\r\n");
 8003666:	4858      	ldr	r0, [pc, #352]	@ (80037c8 <ProcessCommand+0x794>)
 8003668:	f007 fa2a 	bl	800aac0 <puts>
            break;
 800366c:	e08b      	b.n	8003786 <ProcessCommand+0x752>

        case 'q':
        case 'Q':
            // Mode 3: 0x0C (serial data)
            CC1101_WriteReg(&hcc_rx, CC1101_IOCFG0, 0x0C);
 800366e:	220c      	movs	r2, #12
 8003670:	2102      	movs	r1, #2
 8003672:	4853      	ldr	r0, [pc, #332]	@ (80037c0 <ProcessCommand+0x78c>)
 8003674:	f7fd fc8e 	bl	8000f94 <CC1101_WriteReg>
            printf("\r\n[GDO0] Mod 0x0C aktif (Serial Data)\r\n");
 8003678:	4855      	ldr	r0, [pc, #340]	@ (80037d0 <ProcessCommand+0x79c>)
 800367a:	f007 fa21 	bl	800aac0 <puts>
            printf("       Simdi 'c' ile sinyal yakala\r\n");
 800367e:	4852      	ldr	r0, [pc, #328]	@ (80037c8 <ProcessCommand+0x794>)
 8003680:	f007 fa1e 	bl	800aac0 <puts>
            break;
 8003684:	e07f      	b.n	8003786 <ProcessCommand+0x752>

        // ===== FLASH STORAGE COMMANDS =====
        case '8':
            // Save all slots to FLASH
            printf("\r\n[FLASH] Tum slotlar FLASH'a kaydediliyor...\r\n");
 8003686:	4853      	ldr	r0, [pc, #332]	@ (80037d4 <ProcessCommand+0x7a0>)
 8003688:	f007 fa1a 	bl	800aac0 <puts>
            if (RF_SaveSlotsToFlash(&hrf) == HAL_OK) {
 800368c:	4840      	ldr	r0, [pc, #256]	@ (8003790 <ProcessCommand+0x75c>)
 800368e:	f000 fef7 	bl	8004480 <RF_SaveSlotsToFlash>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d106      	bne.n	80036a6 <ProcessCommand+0x672>
                printf("[OK] Slotlar basariyla FLASH'a kaydedildi!\r\n");
 8003698:	484f      	ldr	r0, [pc, #316]	@ (80037d8 <ProcessCommand+0x7a4>)
 800369a:	f007 fa11 	bl	800aac0 <puts>
                printf("     STM32 reset edilse bile veriler kalacak.\r\n");
 800369e:	484f      	ldr	r0, [pc, #316]	@ (80037dc <ProcessCommand+0x7a8>)
 80036a0:	f007 fa0e 	bl	800aac0 <puts>
            } else {
                printf("[HATA] FLASH yazma hatasi!\r\n");
            }
            break;
 80036a4:	e06f      	b.n	8003786 <ProcessCommand+0x752>
                printf("[HATA] FLASH yazma hatasi!\r\n");
 80036a6:	484e      	ldr	r0, [pc, #312]	@ (80037e0 <ProcessCommand+0x7ac>)
 80036a8:	f007 fa0a 	bl	800aac0 <puts>
            break;
 80036ac:	e06b      	b.n	8003786 <ProcessCommand+0x752>

        case '9':
            // Load all slots from FLASH
            printf("\r\n[FLASH] Slotlar FLASH'tan yukleniyor...\r\n");
 80036ae:	484d      	ldr	r0, [pc, #308]	@ (80037e4 <ProcessCommand+0x7b0>)
 80036b0:	f007 fa06 	bl	800aac0 <puts>
            if (RF_LoadSlotsFromFlash(&hrf) == HAL_OK) {
 80036b4:	4836      	ldr	r0, [pc, #216]	@ (8003790 <ProcessCommand+0x75c>)
 80036b6:	f000 ffa3 	bl	8004600 <RF_LoadSlotsFromFlash>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d12d      	bne.n	800371c <ProcessCommand+0x6e8>
                printf("[OK] Slotlar basariyla yuklendi:\r\n");
 80036c0:	4849      	ldr	r0, [pc, #292]	@ (80037e8 <ProcessCommand+0x7b4>)
 80036c2:	f007 f9fd 	bl	800aac0 <puts>
                for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 80036c6:	2300      	movs	r3, #0
 80036c8:	74bb      	strb	r3, [r7, #18]
 80036ca:	e023      	b.n	8003714 <ProcessCommand+0x6e0>
                    if (RF_IsSlotValid(&hrf, i)) {
 80036cc:	7cbb      	ldrb	r3, [r7, #18]
 80036ce:	4619      	mov	r1, r3
 80036d0:	482f      	ldr	r0, [pc, #188]	@ (8003790 <ProcessCommand+0x75c>)
 80036d2:	f001 fb30 	bl	8004d36 <RF_IsSlotValid>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d012      	beq.n	8003702 <ProcessCommand+0x6ce>
                        printf("  Slot %c: %d gecis\r\n", 'A' + i, hrf.slots[i].count);
 80036dc:	7cbb      	ldrb	r3, [r7, #18]
 80036de:	f103 0141 	add.w	r1, r3, #65	@ 0x41
 80036e2:	7cbb      	ldrb	r3, [r7, #18]
 80036e4:	4a2a      	ldr	r2, [pc, #168]	@ (8003790 <ProcessCommand+0x75c>)
 80036e6:	f641 7044 	movw	r0, #8004	@ 0x1f44
 80036ea:	fb00 f303 	mul.w	r3, r0, r3
 80036ee:	4413      	add	r3, r2
 80036f0:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 80036f4:	3310      	adds	r3, #16
 80036f6:	881b      	ldrh	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	483c      	ldr	r0, [pc, #240]	@ (80037ec <ProcessCommand+0x7b8>)
 80036fc:	f007 f970 	bl	800a9e0 <iprintf>
 8003700:	e005      	b.n	800370e <ProcessCommand+0x6da>
                    } else {
                        printf("  Slot %c: BOS\r\n", 'A' + i);
 8003702:	7cbb      	ldrb	r3, [r7, #18]
 8003704:	3341      	adds	r3, #65	@ 0x41
 8003706:	4619      	mov	r1, r3
 8003708:	4839      	ldr	r0, [pc, #228]	@ (80037f0 <ProcessCommand+0x7bc>)
 800370a:	f007 f969 	bl	800a9e0 <iprintf>
                for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 800370e:	7cbb      	ldrb	r3, [r7, #18]
 8003710:	3301      	adds	r3, #1
 8003712:	74bb      	strb	r3, [r7, #18]
 8003714:	7cbb      	ldrb	r3, [r7, #18]
 8003716:	2b02      	cmp	r3, #2
 8003718:	d9d8      	bls.n	80036cc <ProcessCommand+0x698>
                    }
                }
            } else {
                printf("[UYARI] FLASH'ta gecerli veri yok!\r\n");
            }
            break;
 800371a:	e034      	b.n	8003786 <ProcessCommand+0x752>
                printf("[UYARI] FLASH'ta gecerli veri yok!\r\n");
 800371c:	4835      	ldr	r0, [pc, #212]	@ (80037f4 <ProcessCommand+0x7c0>)
 800371e:	f007 f9cf 	bl	800aac0 <puts>
            break;
 8003722:	e030      	b.n	8003786 <ProcessCommand+0x752>

        case '0':
            // Erase FLASH data
            printf("\r\n[FLASH] UYARI: Tum FLASH verileri silinecek!\r\n");
 8003724:	4834      	ldr	r0, [pc, #208]	@ (80037f8 <ProcessCommand+0x7c4>)
 8003726:	f007 f9cb 	bl	800aac0 <puts>
            printf("        Devam etmek icin 'y' basin...\r\n");
 800372a:	4834      	ldr	r0, [pc, #208]	@ (80037fc <ProcessCommand+0x7c8>)
 800372c:	f007 f9c8 	bl	800aac0 <puts>
            // Wait for confirmation (simple version)
            HAL_Delay(100);
 8003730:	2064      	movs	r0, #100	@ 0x64
 8003732:	f002 fc03 	bl	8005f3c <HAL_Delay>
            if (RF_EraseFlashData() == HAL_OK) {
 8003736:	f000 ffb7 	bl	80046a8 <RF_EraseFlashData>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d114      	bne.n	800376a <ProcessCommand+0x736>
                printf("[OK] FLASH tamamen temizlendi!\r\n");
 8003740:	482f      	ldr	r0, [pc, #188]	@ (8003800 <ProcessCommand+0x7cc>)
 8003742:	f007 f9bd 	bl	800aac0 <puts>
                // Also clear RAM slots
                for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8003746:	2300      	movs	r3, #0
 8003748:	747b      	strb	r3, [r7, #17]
 800374a:	e007      	b.n	800375c <ProcessCommand+0x728>
                    RF_ClearSlot(&hrf, i);
 800374c:	7c7b      	ldrb	r3, [r7, #17]
 800374e:	4619      	mov	r1, r3
 8003750:	480f      	ldr	r0, [pc, #60]	@ (8003790 <ProcessCommand+0x75c>)
 8003752:	f001 fabc 	bl	8004cce <RF_ClearSlot>
                for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8003756:	7c7b      	ldrb	r3, [r7, #17]
 8003758:	3301      	adds	r3, #1
 800375a:	747b      	strb	r3, [r7, #17]
 800375c:	7c7b      	ldrb	r3, [r7, #17]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d9f4      	bls.n	800374c <ProcessCommand+0x718>
                }
                printf("[OK] RAM slotlari da temizlendi\r\n");
 8003762:	4828      	ldr	r0, [pc, #160]	@ (8003804 <ProcessCommand+0x7d0>)
 8003764:	f007 f9ac 	bl	800aac0 <puts>
            } else {
                printf("[HATA] FLASH silme hatasi!\r\n");
            }
            break;
 8003768:	e00d      	b.n	8003786 <ProcessCommand+0x752>
                printf("[HATA] FLASH silme hatasi!\r\n");
 800376a:	4827      	ldr	r0, [pc, #156]	@ (8003808 <ProcessCommand+0x7d4>)
 800376c:	f007 f9a8 	bl	800aac0 <puts>
            break;
 8003770:	e009      	b.n	8003786 <ProcessCommand+0x752>
        case '\n':
            // Ignore enter
            break;

        default:
            printf("\r\n[?] Bilinmeyen komut: '%c'\r\n", cmd);
 8003772:	79fb      	ldrb	r3, [r7, #7]
 8003774:	4619      	mov	r1, r3
 8003776:	4825      	ldr	r0, [pc, #148]	@ (800380c <ProcessCommand+0x7d8>)
 8003778:	f007 f932 	bl	800a9e0 <iprintf>
            printf("    'h' ile yardim alin.\r\n");
 800377c:	4824      	ldr	r0, [pc, #144]	@ (8003810 <ProcessCommand+0x7dc>)
 800377e:	f007 f99f 	bl	800aac0 <puts>
            break;
 8003782:	e000      	b.n	8003786 <ProcessCommand+0x752>
            break;
 8003784:	bf00      	nop
    }
}
 8003786:	bf00      	nop
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	20000328 	.word	0x20000328
 8003794:	0800f364 	.word	0x0800f364
 8003798:	0800f390 	.word	0x0800f390
 800379c:	0800f3b0 	.word	0x0800f3b0
 80037a0:	0800f3d8 	.word	0x0800f3d8
 80037a4:	0800f3f0 	.word	0x0800f3f0
 80037a8:	0800f3f8 	.word	0x0800f3f8
 80037ac:	0800f3fc 	.word	0x0800f3fc
 80037b0:	0800f40c 	.word	0x0800f40c
 80037b4:	0800f418 	.word	0x0800f418
 80037b8:	0800ea48 	.word	0x0800ea48
 80037bc:	0800f424 	.word	0x0800f424
 80037c0:	200002f8 	.word	0x200002f8
 80037c4:	0800f43c 	.word	0x0800f43c
 80037c8:	0800f46c 	.word	0x0800f46c
 80037cc:	0800f490 	.word	0x0800f490
 80037d0:	0800f4c0 	.word	0x0800f4c0
 80037d4:	0800f4e8 	.word	0x0800f4e8
 80037d8:	0800f518 	.word	0x0800f518
 80037dc:	0800f544 	.word	0x0800f544
 80037e0:	0800f574 	.word	0x0800f574
 80037e4:	0800f590 	.word	0x0800f590
 80037e8:	0800f5bc 	.word	0x0800f5bc
 80037ec:	0800ef00 	.word	0x0800ef00
 80037f0:	0800ef18 	.word	0x0800ef18
 80037f4:	0800f5e0 	.word	0x0800f5e0
 80037f8:	0800f604 	.word	0x0800f604
 80037fc:	0800f634 	.word	0x0800f634
 8003800:	0800f65c 	.word	0x0800f65c
 8003804:	0800f67c 	.word	0x0800f67c
 8003808:	0800f6a0 	.word	0x0800f6a0
 800380c:	0800f6bc 	.word	0x0800f6bc
 8003810:	0800f6dc 	.word	0x0800f6dc

08003814 <PrintHelp>:

static void PrintHelp(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
    printf("--- TEMEL KOMUTLAR ---\r\n");
 8003818:	483c      	ldr	r0, [pc, #240]	@ (800390c <PrintHelp+0xf8>)
 800381a:	f007 f951 	bl	800aac0 <puts>
    printf("  c - Sinyal yakalamaya basla (Capture)\r\n");
 800381e:	483c      	ldr	r0, [pc, #240]	@ (8003910 <PrintHelp+0xfc>)
 8003820:	f007 f94e 	bl	800aac0 <puts>
    printf("  s - Yakalmayi durdur (Stop)\r\n");
 8003824:	483b      	ldr	r0, [pc, #236]	@ (8003914 <PrintHelp+0x100>)
 8003826:	f007 f94b 	bl	800aac0 <puts>
    printf("  r - Sinyali gonder (Replay)\r\n");
 800382a:	483b      	ldr	r0, [pc, #236]	@ (8003918 <PrintHelp+0x104>)
 800382c:	f007 f948 	bl	800aac0 <puts>
    printf("  i - Sinyal bilgisi (Info)\r\n");
 8003830:	483a      	ldr	r0, [pc, #232]	@ (800391c <PrintHelp+0x108>)
 8003832:	f007 f945 	bl	800aac0 <puts>
    printf("  x - Sinyali temizle (Clear)\r\n");
 8003836:	483a      	ldr	r0, [pc, #232]	@ (8003920 <PrintHelp+0x10c>)
 8003838:	f007 f942 	bl	800aac0 <puts>
    printf("--- SLOT YONETIMI ---\r\n");
 800383c:	4839      	ldr	r0, [pc, #228]	@ (8003924 <PrintHelp+0x110>)
 800383e:	f007 f93f 	bl	800aac0 <puts>
    printf("  1 - Slot A sec\r\n");
 8003842:	4839      	ldr	r0, [pc, #228]	@ (8003928 <PrintHelp+0x114>)
 8003844:	f007 f93c 	bl	800aac0 <puts>
    printf("  2 - Slot B sec\r\n");
 8003848:	4838      	ldr	r0, [pc, #224]	@ (800392c <PrintHelp+0x118>)
 800384a:	f007 f939 	bl	800aac0 <puts>
    printf("  3 - Slot C sec\r\n");
 800384e:	4838      	ldr	r0, [pc, #224]	@ (8003930 <PrintHelp+0x11c>)
 8003850:	f007 f936 	bl	800aac0 <puts>
    printf("  w - Aktif slota kaydet (Write)\r\n");
 8003854:	4837      	ldr	r0, [pc, #220]	@ (8003934 <PrintHelp+0x120>)
 8003856:	f007 f933 	bl	800aac0 <puts>
    printf("  l - Aktif slottan yukle (Load)\r\n");
 800385a:	4837      	ldr	r0, [pc, #220]	@ (8003938 <PrintHelp+0x124>)
 800385c:	f007 f930 	bl	800aac0 <puts>
    printf("  o - Tum slotlari goster (Overview)\r\n");
 8003860:	4836      	ldr	r0, [pc, #216]	@ (800393c <PrintHelp+0x128>)
 8003862:	f007 f92d 	bl	800aac0 <puts>
    printf("  j - Aktif slot detayi (Slot Info)\r\n");
 8003866:	4836      	ldr	r0, [pc, #216]	@ (8003940 <PrintHelp+0x12c>)
 8003868:	f007 f92a 	bl	800aac0 <puts>
    printf("--- FLASH BELLEK ---\r\n");
 800386c:	4835      	ldr	r0, [pc, #212]	@ (8003944 <PrintHelp+0x130>)
 800386e:	f007 f927 	bl	800aac0 <puts>
    printf("  8 - FLASH'a kaydet (kalici!)\r\n");
 8003872:	4835      	ldr	r0, [pc, #212]	@ (8003948 <PrintHelp+0x134>)
 8003874:	f007 f924 	bl	800aac0 <puts>
    printf("  9 - FLASH'tan yukle\r\n");
 8003878:	4834      	ldr	r0, [pc, #208]	@ (800394c <PrintHelp+0x138>)
 800387a:	f007 f921 	bl	800aac0 <puts>
    printf("  0 - FLASH'i temizle (TUM veriler silinir!)\r\n");
 800387e:	4834      	ldr	r0, [pc, #208]	@ (8003950 <PrintHelp+0x13c>)
 8003880:	f007 f91e 	bl	800aac0 <puts>
    printf("--- GDO0 MOD TEST ---\r\n");
 8003884:	4833      	ldr	r0, [pc, #204]	@ (8003954 <PrintHelp+0x140>)
 8003886:	f007 f91b 	bl	800aac0 <puts>
    printf("  e - Mod 0x4D (INVERTED - varsayilan)\r\n");
 800388a:	4833      	ldr	r0, [pc, #204]	@ (8003958 <PrintHelp+0x144>)
 800388c:	f007 f918 	bl	800aac0 <puts>
    printf("  b - Mod 0x0D (NORMAL sync)\r\n");
 8003890:	4832      	ldr	r0, [pc, #200]	@ (800395c <PrintHelp+0x148>)
 8003892:	f007 f915 	bl	800aac0 <puts>
    printf("  q - Mod 0x0C (Serial data)\r\n");
 8003896:	4832      	ldr	r0, [pc, #200]	@ (8003960 <PrintHelp+0x14c>)
 8003898:	f007 f912 	bl	800aac0 <puts>
    printf("--- TEST ---\r\n");
 800389c:	4831      	ldr	r0, [pc, #196]	@ (8003964 <PrintHelp+0x150>)
 800389e:	f007 f90f 	bl	800aac0 <puts>
    printf("  f - Tam test (yakala+analiz+gonder)\r\n");
 80038a2:	4831      	ldr	r0, [pc, #196]	@ (8003968 <PrintHelp+0x154>)
 80038a4:	f007 f90c 	bl	800aac0 <puts>
    printf("  y - Yakalama testi (analiz ile)\r\n");
 80038a8:	4830      	ldr	r0, [pc, #192]	@ (800396c <PrintHelp+0x158>)
 80038aa:	f007 f909 	bl	800aac0 <puts>
    printf("  z - Sinyal analizi\r\n");
 80038ae:	4830      	ldr	r0, [pc, #192]	@ (8003970 <PrintHelp+0x15c>)
 80038b0:	f007 f906 	bl	800aac0 <puts>
    printf("--- DEBUG ---\r\n");
 80038b4:	482f      	ldr	r0, [pc, #188]	@ (8003974 <PrintHelp+0x160>)
 80038b6:	f007 f903 	bl	800aac0 <puts>
    printf("  d - Kapsamli teshis (Diagnostic)\r\n");
 80038ba:	482f      	ldr	r0, [pc, #188]	@ (8003978 <PrintHelp+0x164>)
 80038bc:	f007 f900 	bl	800aac0 <puts>
    printf("  t - GDO0 pin testi (Test)\r\n");
 80038c0:	482e      	ldr	r0, [pc, #184]	@ (800397c <PrintHelp+0x168>)
 80038c2:	f007 f8fd 	bl	800aac0 <puts>
    printf("  m - RSSI izle 5sn (Monitor)\r\n");
 80038c6:	482e      	ldr	r0, [pc, #184]	@ (8003980 <PrintHelp+0x16c>)
 80038c8:	f007 f8fa 	bl	800aac0 <puts>
    printf("  p - Pin gecis say 5sn (Pin)\r\n");
 80038cc:	482d      	ldr	r0, [pc, #180]	@ (8003984 <PrintHelp+0x170>)
 80038ce:	f007 f8f7 	bl	800aac0 <puts>
    printf("  u - Pull-up testi (pUll-up)\r\n");
 80038d2:	482d      	ldr	r0, [pc, #180]	@ (8003988 <PrintHelp+0x174>)
 80038d4:	f007 f8f4 	bl	800aac0 <puts>
    printf("--- RSSI/CS ---\r\n");
 80038d8:	482c      	ldr	r0, [pc, #176]	@ (800398c <PrintHelp+0x178>)
 80038da:	f007 f8f1 	bl	800aac0 <puts>
    printf("  g - RSSI histogram 5sn (Graph)\r\n");
 80038de:	482c      	ldr	r0, [pc, #176]	@ (8003990 <PrintHelp+0x17c>)
 80038e0:	f007 f8ee 	bl	800aac0 <puts>
    printf("  k - Carrier Sense testi (K)\r\n");
 80038e4:	482b      	ldr	r0, [pc, #172]	@ (8003994 <PrintHelp+0x180>)
 80038e6:	f007 f8eb 	bl	800aac0 <puts>
    printf("  n - Sinyal algilama 10sn (detectioN)\r\n");
 80038ea:	482b      	ldr	r0, [pc, #172]	@ (8003998 <PrintHelp+0x184>)
 80038ec:	f007 f8e8 	bl	800aac0 <puts>
    printf("  a - AGC ayar testi (Agc)\r\n");
 80038f0:	482a      	ldr	r0, [pc, #168]	@ (800399c <PrintHelp+0x188>)
 80038f2:	f007 f8e5 	bl	800aac0 <puts>
    printf("  v - Input Capture dogrulama (Verify)\r\n");
 80038f6:	482a      	ldr	r0, [pc, #168]	@ (80039a0 <PrintHelp+0x18c>)
 80038f8:	f007 f8e2 	bl	800aac0 <puts>
    printf("  h - Bu yardim mesaji\r\n");
 80038fc:	4829      	ldr	r0, [pc, #164]	@ (80039a4 <PrintHelp+0x190>)
 80038fe:	f007 f8df 	bl	800aac0 <puts>
    printf("----------------\r\n");
 8003902:	4829      	ldr	r0, [pc, #164]	@ (80039a8 <PrintHelp+0x194>)
 8003904:	f007 f8dc 	bl	800aac0 <puts>
}
 8003908:	bf00      	nop
 800390a:	bd80      	pop	{r7, pc}
 800390c:	0800f6f8 	.word	0x0800f6f8
 8003910:	0800f710 	.word	0x0800f710
 8003914:	0800f73c 	.word	0x0800f73c
 8003918:	0800f75c 	.word	0x0800f75c
 800391c:	0800f77c 	.word	0x0800f77c
 8003920:	0800f79c 	.word	0x0800f79c
 8003924:	0800f7bc 	.word	0x0800f7bc
 8003928:	0800f7d4 	.word	0x0800f7d4
 800392c:	0800f7e8 	.word	0x0800f7e8
 8003930:	0800f7fc 	.word	0x0800f7fc
 8003934:	0800f810 	.word	0x0800f810
 8003938:	0800f834 	.word	0x0800f834
 800393c:	0800f858 	.word	0x0800f858
 8003940:	0800f880 	.word	0x0800f880
 8003944:	0800f8a8 	.word	0x0800f8a8
 8003948:	0800f8c0 	.word	0x0800f8c0
 800394c:	0800f8e0 	.word	0x0800f8e0
 8003950:	0800f8f8 	.word	0x0800f8f8
 8003954:	0800f928 	.word	0x0800f928
 8003958:	0800f940 	.word	0x0800f940
 800395c:	0800f968 	.word	0x0800f968
 8003960:	0800f988 	.word	0x0800f988
 8003964:	0800f9a8 	.word	0x0800f9a8
 8003968:	0800f9b8 	.word	0x0800f9b8
 800396c:	0800f9e0 	.word	0x0800f9e0
 8003970:	0800fa04 	.word	0x0800fa04
 8003974:	0800fa1c 	.word	0x0800fa1c
 8003978:	0800fa2c 	.word	0x0800fa2c
 800397c:	0800fa50 	.word	0x0800fa50
 8003980:	0800fa70 	.word	0x0800fa70
 8003984:	0800fa90 	.word	0x0800fa90
 8003988:	0800fab0 	.word	0x0800fab0
 800398c:	0800fad0 	.word	0x0800fad0
 8003990:	0800fae4 	.word	0x0800fae4
 8003994:	0800fb08 	.word	0x0800fb08
 8003998:	0800fb28 	.word	0x0800fb28
 800399c:	0800fb50 	.word	0x0800fb50
 80039a0:	0800fb6c 	.word	0x0800fb6c
 80039a4:	0800fb94 	.word	0x0800fb94
 80039a8:	0800fbac 	.word	0x0800fbac

080039ac <HAL_UART_RxCpltCallback>:

/* UART RX Callback ----------------------------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a09      	ldr	r2, [pc, #36]	@ (80039dc <HAL_UART_RxCpltCallback+0x30>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d10b      	bne.n	80039d4 <HAL_UART_RxCpltCallback+0x28>
        // Set flag for main loop processing
        uart_cmd_char = (char)uart_rx_char;
 80039bc:	4b08      	ldr	r3, [pc, #32]	@ (80039e0 <HAL_UART_RxCpltCallback+0x34>)
 80039be:	781a      	ldrb	r2, [r3, #0]
 80039c0:	4b08      	ldr	r3, [pc, #32]	@ (80039e4 <HAL_UART_RxCpltCallback+0x38>)
 80039c2:	701a      	strb	r2, [r3, #0]
        uart_cmd_ready = 1;
 80039c4:	4b08      	ldr	r3, [pc, #32]	@ (80039e8 <HAL_UART_RxCpltCallback+0x3c>)
 80039c6:	2201      	movs	r2, #1
 80039c8:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart2, &uart_rx_char, 1);
 80039ca:	2201      	movs	r2, #1
 80039cc:	4904      	ldr	r1, [pc, #16]	@ (80039e0 <HAL_UART_RxCpltCallback+0x34>)
 80039ce:	4803      	ldr	r0, [pc, #12]	@ (80039dc <HAL_UART_RxCpltCallback+0x30>)
 80039d0:	f005 fa9d 	bl	8008f0e <HAL_UART_Receive_IT>
    }
}
 80039d4:	bf00      	nop
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	200002b0 	.word	0x200002b0
 80039e0:	20008058 	.word	0x20008058
 80039e4:	20008065 	.word	0x20008065
 80039e8:	20008064 	.word	0x20008064

080039ec <HAL_TIM_IC_CaptureCallback>:
 *    - Terminal'de TEST 2 sonuclarini kontrol et
 *    - 'p' komutu ile Raw Pin Monitor calistir
 *    - 'd' komutu ile CC1101 diagnostic calistir
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003a34 <HAL_TIM_IC_CaptureCallback+0x48>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d118      	bne.n	8003a2e <HAL_TIM_IC_CaptureCallback+0x42>

	    //  Capturing deilsek ISR iinde hibir ey yapma
	    if (hrf.state != RF_STATE_CAPTURING) {
 80039fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003a38 <HAL_TIM_IC_CaptureCallback+0x4c>)
 80039fe:	7b9b      	ldrb	r3, [r3, #14]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d113      	bne.n	8003a2c <HAL_TIM_IC_CaptureCallback+0x40>
	        return;
	    }

	    ic_interrupt_count++;
 8003a04:	4b0d      	ldr	r3, [pc, #52]	@ (8003a3c <HAL_TIM_IC_CaptureCallback+0x50>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a3c <HAL_TIM_IC_CaptureCallback+0x50>)
 8003a0c:	6013      	str	r3, [r2, #0]
	    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003a0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003a12:	480b      	ldr	r0, [pc, #44]	@ (8003a40 <HAL_TIM_IC_CaptureCallback+0x54>)
 8003a14:	f003 f8f3 	bl	8006bfe <HAL_GPIO_TogglePin>

	    uint32_t captured = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003a18:	2100      	movs	r1, #0
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f004 fe70 	bl	8008700 <HAL_TIM_ReadCapturedValue>
 8003a20:	60f8      	str	r0, [r7, #12]
	    RF_CaptureCallback(&hrf, captured);
 8003a22:	68f9      	ldr	r1, [r7, #12]
 8003a24:	4804      	ldr	r0, [pc, #16]	@ (8003a38 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8003a26:	f000 ff59 	bl	80048dc <RF_CaptureCallback>
 8003a2a:	e000      	b.n	8003a2e <HAL_TIM_IC_CaptureCallback+0x42>
	        return;
 8003a2c:	bf00      	nop
	}
}
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	20000268 	.word	0x20000268
 8003a38:	20000328 	.word	0x20000328
 8003a3c:	2000805c 	.word	0x2000805c
 8003a40:	40020800 	.word	0x40020800

08003a44 <DWT_Init>:

/* DWT Initialization for Microsecond Delay ----------------------------------*/
static void DWT_Init(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
    // Enable TRC (Trace)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003a48:	4b09      	ldr	r3, [pc, #36]	@ (8003a70 <DWT_Init+0x2c>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4a08      	ldr	r2, [pc, #32]	@ (8003a70 <DWT_Init+0x2c>)
 8003a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a52:	60d3      	str	r3, [r2, #12]

    // Reset cycle counter
    DWT->CYCCNT = 0;
 8003a54:	4b07      	ldr	r3, [pc, #28]	@ (8003a74 <DWT_Init+0x30>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	605a      	str	r2, [r3, #4]

    // Enable cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003a5a:	4b06      	ldr	r3, [pc, #24]	@ (8003a74 <DWT_Init+0x30>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a05      	ldr	r2, [pc, #20]	@ (8003a74 <DWT_Init+0x30>)
 8003a60:	f043 0301 	orr.w	r3, r3, #1
 8003a64:	6013      	str	r3, [r2, #0]
}
 8003a66:	bf00      	nop
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr
 8003a70:	e000edf0 	.word	0xe000edf0
 8003a74:	e0001000 	.word	0xe0001000

08003a78 <VerifyInputCapture>:
 *   2. Multimetre ile PA0 voltajini olc (3.3V olmali)
 *   3. GDO0  PA0 kablosunu kontrol et
 *   4. CC1101 IOCFG0 register kontrol et ('d' komutu)
 */
static void VerifyInputCapture(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08a      	sub	sp, #40	@ 0x28
 8003a7c:	af00      	add	r7, sp, #0
    printf("\r\n");
 8003a7e:	489b      	ldr	r0, [pc, #620]	@ (8003cec <VerifyInputCapture+0x274>)
 8003a80:	f007 f81e 	bl	800aac0 <puts>
    printf("\r\n");
 8003a84:	489a      	ldr	r0, [pc, #616]	@ (8003cf0 <VerifyInputCapture+0x278>)
 8003a86:	f007 f81b 	bl	800aac0 <puts>
    printf("   INPUT CAPTURE INTERRUPT VERIFICATION TEST          \r\n");
 8003a8a:	489a      	ldr	r0, [pc, #616]	@ (8003cf4 <VerifyInputCapture+0x27c>)
 8003a8c:	f007 f818 	bl	800aac0 <puts>
    printf("\r\n");
 8003a90:	4899      	ldr	r0, [pc, #612]	@ (8003cf8 <VerifyInputCapture+0x280>)
 8003a92:	f007 f815 	bl	800aac0 <puts>
    printf("\r\n");
 8003a96:	4895      	ldr	r0, [pc, #596]	@ (8003cec <VerifyInputCapture+0x274>)
 8003a98:	f007 f812 	bl	800aac0 <puts>

    // CRITICAL: Direct register configuration - bypass HAL state machine
    printf("[STEP 0] Configuring TIM2 Input Capture (Direct Registers)\r\n");
 8003a9c:	4897      	ldr	r0, [pc, #604]	@ (8003cfc <VerifyInputCapture+0x284>)
 8003a9e:	f007 f80f 	bl	800aac0 <puts>

    // Disable TIM2 first
    TIM2->CR1 &= ~TIM_CR1_CEN;
 8003aa2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003aac:	f023 0301 	bic.w	r3, r3, #1
 8003ab0:	6013      	str	r3, [r2, #0]

    // Clear all flags
    TIM2->SR = 0;
 8003ab2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	611a      	str	r2, [r3, #16]

    // Configure CCMR1 for Input Capture on Channel 1
    TIM2->CCMR1 &= ~(TIM_CCMR1_CC1S);  // Clear CC1S
 8003aba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ac4:	f023 0303 	bic.w	r3, r3, #3
 8003ac8:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= (0x01 << TIM_CCMR1_CC1S_Pos);  // CC1S = 01 (IC1 mapped on TI1)
 8003aca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ad4:	f043 0301 	orr.w	r3, r3, #1
 8003ad8:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 &= ~TIM_CCMR1_IC1F;  // No filter
 8003ada:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ae4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ae8:	6193      	str	r3, [r2, #24]

    // Configure CCER for both edges
    TIM2->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC1P | TIM_CCER_CC1NP);  // Clear all
 8003aea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003af4:	f023 030b 	bic.w	r3, r3, #11
 8003af8:	6213      	str	r3, [r2, #32]
    TIM2->CCER |= TIM_CCER_CC1E;   // Enable Capture
 8003afa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	6213      	str	r3, [r2, #32]
    TIM2->CCER |= TIM_CCER_CC1P;   // Rising edge
 8003b0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b14:	f043 0302 	orr.w	r3, r3, #2
 8003b18:	6213      	str	r3, [r2, #32]
    TIM2->CCER |= TIM_CCER_CC1NP;  // Both edges (CC1P=1, CC1NP=1)
 8003b1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b24:	f043 0308 	orr.w	r3, r3, #8
 8003b28:	6213      	str	r3, [r2, #32]

    // Enable CC1 interrupt
    TIM2->DIER |= TIM_DIER_CC1IE;
 8003b2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b34:	f043 0302 	orr.w	r3, r3, #2
 8003b38:	60d3      	str	r3, [r2, #12]

    // CRITICAL FIX: Enable NVIC for TIM2 interrupt
    // ROOT CAUSE FOUND: NVIC was showing "NO" - interrupts were disabled!
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	201c      	movs	r0, #28
 8003b40:	f002 fafb 	bl	800613a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b44:	201c      	movs	r0, #28
 8003b46:	f002 fb14 	bl	8006172 <HAL_NVIC_EnableIRQ>

    // Enable TIM2 counter
    TIM2->CR1 |= TIM_CR1_CEN;
 8003b4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6013      	str	r3, [r2, #0]

    // Read back and display
    printf("  TIM2->CR1   = 0x%08lX (Counter enabled)\r\n", TIM2->CR1);
 8003b5a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4619      	mov	r1, r3
 8003b62:	4867      	ldr	r0, [pc, #412]	@ (8003d00 <VerifyInputCapture+0x288>)
 8003b64:	f006 ff3c 	bl	800a9e0 <iprintf>
    printf("  TIM2->CCER  = 0x%08lX (CC1 enabled, both edges)\r\n", TIM2->CCER);
 8003b68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4864      	ldr	r0, [pc, #400]	@ (8003d04 <VerifyInputCapture+0x28c>)
 8003b72:	f006 ff35 	bl	800a9e0 <iprintf>
    printf("  TIM2->DIER  = 0x%08lX (CC1 interrupt enabled)\r\n", TIM2->DIER);
 8003b76:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4862      	ldr	r0, [pc, #392]	@ (8003d08 <VerifyInputCapture+0x290>)
 8003b80:	f006 ff2e 	bl	800a9e0 <iprintf>
    printf("  TIM2->CCMR1 = 0x%08lX (Capture mode)\r\n", TIM2->CCMR1);
 8003b84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	485f      	ldr	r0, [pc, #380]	@ (8003d0c <VerifyInputCapture+0x294>)
 8003b8e:	f006 ff27 	bl	800a9e0 <iprintf>
    printf("  TIM2->SR    = 0x%08lX (Status register)\r\n", TIM2->SR);
 8003b92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	4619      	mov	r1, r3
 8003b9a:	485d      	ldr	r0, [pc, #372]	@ (8003d10 <VerifyInputCapture+0x298>)
 8003b9c:	f006 ff20 	bl	800a9e0 <iprintf>

    // Check NVIC
    printf("  NVIC TIM2 Enabled: %s\r\n",
           (NVIC->ISER[TIM2_IRQn >> 5] & (1 << (TIM2_IRQn & 0x1F))) ? "YES" : "NO");
 8003ba0:	4b5c      	ldr	r3, [pc, #368]	@ (8003d14 <VerifyInputCapture+0x29c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
    printf("  NVIC TIM2 Enabled: %s\r\n",
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <VerifyInputCapture+0x138>
 8003bac:	4b5a      	ldr	r3, [pc, #360]	@ (8003d18 <VerifyInputCapture+0x2a0>)
 8003bae:	e000      	b.n	8003bb2 <VerifyInputCapture+0x13a>
 8003bb0:	4b5a      	ldr	r3, [pc, #360]	@ (8003d1c <VerifyInputCapture+0x2a4>)
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	485a      	ldr	r0, [pc, #360]	@ (8003d20 <VerifyInputCapture+0x2a8>)
 8003bb6:	f006 ff13 	bl	800a9e0 <iprintf>
    printf("\r\n");
 8003bba:	484c      	ldr	r0, [pc, #304]	@ (8003cec <VerifyInputCapture+0x274>)
 8003bbc:	f006 ff80 	bl	800aac0 <puts>

    // Step 1: Check PA0 initial state
    printf("[STEP 1] PA0 Baslangic Durumu Kontrolu\r\n");
 8003bc0:	4858      	ldr	r0, [pc, #352]	@ (8003d24 <VerifyInputCapture+0x2ac>)
 8003bc2:	f006 ff7d 	bl	800aac0 <puts>
    int pa0_state = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	4857      	ldr	r0, [pc, #348]	@ (8003d28 <VerifyInputCapture+0x2b0>)
 8003bca:	f002 ffe7 	bl	8006b9c <HAL_GPIO_ReadPin>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	623b      	str	r3, [r7, #32]
    printf("  PA0 seviyesi: %s\r\n", pa0_state ? "HIGH (1)" : "LOW (0)");
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <VerifyInputCapture+0x164>
 8003bd8:	4b54      	ldr	r3, [pc, #336]	@ (8003d2c <VerifyInputCapture+0x2b4>)
 8003bda:	e000      	b.n	8003bde <VerifyInputCapture+0x166>
 8003bdc:	4b54      	ldr	r3, [pc, #336]	@ (8003d30 <VerifyInputCapture+0x2b8>)
 8003bde:	4619      	mov	r1, r3
 8003be0:	4854      	ldr	r0, [pc, #336]	@ (8003d34 <VerifyInputCapture+0x2bc>)
 8003be2:	f006 fefd 	bl	800a9e0 <iprintf>
    printf("  GPIO MODER: 0x%08lX\r\n", GPIOA->MODER);
 8003be6:	4b50      	ldr	r3, [pc, #320]	@ (8003d28 <VerifyInputCapture+0x2b0>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4619      	mov	r1, r3
 8003bec:	4852      	ldr	r0, [pc, #328]	@ (8003d38 <VerifyInputCapture+0x2c0>)
 8003bee:	f006 fef7 	bl	800a9e0 <iprintf>
    printf("  GPIO PUPDR: 0x%08lX\r\n", GPIOA->PUPDR);
 8003bf2:	4b4d      	ldr	r3, [pc, #308]	@ (8003d28 <VerifyInputCapture+0x2b0>)
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4850      	ldr	r0, [pc, #320]	@ (8003d3c <VerifyInputCapture+0x2c4>)
 8003bfa:	f006 fef1 	bl	800a9e0 <iprintf>
    printf("  GPIO AFR[0]: 0x%08lX\r\n", GPIOA->AFR[0]);
 8003bfe:	4b4a      	ldr	r3, [pc, #296]	@ (8003d28 <VerifyInputCapture+0x2b0>)
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	4619      	mov	r1, r3
 8003c04:	484e      	ldr	r0, [pc, #312]	@ (8003d40 <VerifyInputCapture+0x2c8>)
 8003c06:	f006 feeb 	bl	800a9e0 <iprintf>

    if (pa0_state == 1) {
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d106      	bne.n	8003c1e <VerifyInputCapture+0x1a6>
        printf("  [INFO] PA0 HIGH baslangic durumu\r\n");
 8003c10:	484c      	ldr	r0, [pc, #304]	@ (8003d44 <VerifyInputCapture+0x2cc>)
 8003c12:	f006 ff55 	bl	800aac0 <puts>
        printf("         Inverted mode (0x4D) icin normal\r\n");
 8003c16:	484c      	ldr	r0, [pc, #304]	@ (8003d48 <VerifyInputCapture+0x2d0>)
 8003c18:	f006 ff52 	bl	800aac0 <puts>
 8003c1c:	e002      	b.n	8003c24 <VerifyInputCapture+0x1ac>
    } else {
        printf("  [INFO] PA0 LOW baslangic durumu\r\n");
 8003c1e:	484b      	ldr	r0, [pc, #300]	@ (8003d4c <VerifyInputCapture+0x2d4>)
 8003c20:	f006 ff4e 	bl	800aac0 <puts>
    }
    printf("\r\n");
 8003c24:	4831      	ldr	r0, [pc, #196]	@ (8003cec <VerifyInputCapture+0x274>)
 8003c26:	f006 ff4b 	bl	800aac0 <puts>

    // Step 2: Reset interrupt counter
    printf("[STEP 2] Kesme Sayaci Sifirlaniyor\r\n");
 8003c2a:	4849      	ldr	r0, [pc, #292]	@ (8003d50 <VerifyInputCapture+0x2d8>)
 8003c2c:	f006 ff48 	bl	800aac0 <puts>
    ic_interrupt_count = 0;
 8003c30:	4b48      	ldr	r3, [pc, #288]	@ (8003d54 <VerifyInputCapture+0x2dc>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
    ic_last_count = 0;
 8003c36:	4b48      	ldr	r3, [pc, #288]	@ (8003d58 <VerifyInputCapture+0x2e0>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]
    printf("  Kesme sayaci sifirlandi.\r\n");
 8003c3c:	4847      	ldr	r0, [pc, #284]	@ (8003d5c <VerifyInputCapture+0x2e4>)
 8003c3e:	f006 ff3f 	bl	800aac0 <puts>
    printf("\r\n");
 8003c42:	482a      	ldr	r0, [pc, #168]	@ (8003cec <VerifyInputCapture+0x274>)
 8003c44:	f006 ff3c 	bl	800aac0 <puts>

    // Step 3: Monitor interrupts for 10 seconds
    printf("[STEP 3] Input Capture Kesme Izleme (10 saniye)\r\n");
 8003c48:	4845      	ldr	r0, [pc, #276]	@ (8003d60 <VerifyInputCapture+0x2e8>)
 8003c4a:	f006 ff39 	bl	800aac0 <puts>
    printf("  KUMANDAYA BASIN!\r\n");
 8003c4e:	4845      	ldr	r0, [pc, #276]	@ (8003d64 <VerifyInputCapture+0x2ec>)
 8003c50:	f006 ff36 	bl	800aac0 <puts>
    printf("  LED yanip sonmeye baslayacak.\r\n");
 8003c54:	4844      	ldr	r0, [pc, #272]	@ (8003d68 <VerifyInputCapture+0x2f0>)
 8003c56:	f006 ff33 	bl	800aac0 <puts>
    printf("  Her 2 saniyede bir kesme sayisi gosterilecek.\r\n");
 8003c5a:	4844      	ldr	r0, [pc, #272]	@ (8003d6c <VerifyInputCapture+0x2f4>)
 8003c5c:	f006 ff30 	bl	800aac0 <puts>
    printf("\r\n");
 8003c60:	4822      	ldr	r0, [pc, #136]	@ (8003cec <VerifyInputCapture+0x274>)
 8003c62:	f006 ff2d 	bl	800aac0 <puts>

    uint32_t test_duration_ms = 10000;
 8003c66:	f242 7310 	movw	r3, #10000	@ 0x2710
 8003c6a:	61fb      	str	r3, [r7, #28]
    uint32_t update_interval_ms = 2000;
 8003c6c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003c70:	61bb      	str	r3, [r7, #24]
    uint32_t start_tick = HAL_GetTick();
 8003c72:	f002 f957 	bl	8005f24 <HAL_GetTick>
 8003c76:	6178      	str	r0, [r7, #20]
    uint32_t last_update = start_tick;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	627b      	str	r3, [r7, #36]	@ 0x24

    while ((HAL_GetTick() - start_tick) < test_duration_ms) {
 8003c7c:	e093      	b.n	8003da6 <VerifyInputCapture+0x32e>
        uint32_t now = HAL_GetTick();
 8003c7e:	f002 f951 	bl	8005f24 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

        // Update every 2 seconds
        if ((now - last_update) >= update_interval_ms) {
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	f200 8087 	bhi.w	8003da0 <VerifyInputCapture+0x328>
            uint32_t elapsed_sec = (now - start_tick) / 1000;
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	4a35      	ldr	r2, [pc, #212]	@ (8003d70 <VerifyInputCapture+0x2f8>)
 8003c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9e:	099b      	lsrs	r3, r3, #6
 8003ca0:	60fb      	str	r3, [r7, #12]
            uint32_t new_interrupts = ic_interrupt_count - ic_last_count;
 8003ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d54 <VerifyInputCapture+0x2dc>)
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8003d58 <VerifyInputCapture+0x2e0>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	60bb      	str	r3, [r7, #8]

            printf("  [%lu sn] Toplam kesme: %lu (+%lu)\r\n",
 8003cae:	4b29      	ldr	r3, [pc, #164]	@ (8003d54 <VerifyInputCapture+0x2dc>)
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	68f9      	ldr	r1, [r7, #12]
 8003cb6:	482f      	ldr	r0, [pc, #188]	@ (8003d74 <VerifyInputCapture+0x2fc>)
 8003cb8:	f006 fe92 	bl	800a9e0 <iprintf>
                   elapsed_sec, ic_interrupt_count, new_interrupts);

            // Anlik Pin Durumunu Oku (Polling)
            int current_pin_state = HAL_GPIO_ReadPin(RX_GDO0_GPIO_Port, RX_GDO0_Pin);
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	481a      	ldr	r0, [pc, #104]	@ (8003d28 <VerifyInputCapture+0x2b0>)
 8003cc0:	f002 ff6c 	bl	8006b9c <HAL_GPIO_ReadPin>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	607b      	str	r3, [r7, #4]
            printf("         Anlik Pin Durumu: %d (%s)\r\n", current_pin_state, current_pin_state ? "HIGH" : "LOW");
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <VerifyInputCapture+0x25a>
 8003cce:	4b2a      	ldr	r3, [pc, #168]	@ (8003d78 <VerifyInputCapture+0x300>)
 8003cd0:	e000      	b.n	8003cd4 <VerifyInputCapture+0x25c>
 8003cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8003d7c <VerifyInputCapture+0x304>)
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	6879      	ldr	r1, [r7, #4]
 8003cd8:	4829      	ldr	r0, [pc, #164]	@ (8003d80 <VerifyInputCapture+0x308>)
 8003cda:	f006 fe81 	bl	800a9e0 <iprintf>

            if (new_interrupts > 0) {
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d051      	beq.n	8003d88 <VerifyInputCapture+0x310>
                printf("         [OK] Kesmeler geliyor! LED yaniyor mu?\r\n");
 8003ce4:	4827      	ldr	r0, [pc, #156]	@ (8003d84 <VerifyInputCapture+0x30c>)
 8003ce6:	f006 feeb 	bl	800aac0 <puts>
 8003cea:	e053      	b.n	8003d94 <VerifyInputCapture+0x31c>
 8003cec:	0800ea48 	.word	0x0800ea48
 8003cf0:	0800fbc0 	.word	0x0800fbc0
 8003cf4:	0800fc70 	.word	0x0800fc70
 8003cf8:	0800fcb0 	.word	0x0800fcb0
 8003cfc:	0800fd60 	.word	0x0800fd60
 8003d00:	0800fd9c 	.word	0x0800fd9c
 8003d04:	0800fdc8 	.word	0x0800fdc8
 8003d08:	0800fdfc 	.word	0x0800fdfc
 8003d0c:	0800fe30 	.word	0x0800fe30
 8003d10:	0800fe5c 	.word	0x0800fe5c
 8003d14:	e000e100 	.word	0xe000e100
 8003d18:	0800fe88 	.word	0x0800fe88
 8003d1c:	0800fe8c 	.word	0x0800fe8c
 8003d20:	0800fe90 	.word	0x0800fe90
 8003d24:	0800feac 	.word	0x0800feac
 8003d28:	40020000 	.word	0x40020000
 8003d2c:	0800fed4 	.word	0x0800fed4
 8003d30:	0800fee0 	.word	0x0800fee0
 8003d34:	0800fee8 	.word	0x0800fee8
 8003d38:	0800ff00 	.word	0x0800ff00
 8003d3c:	0800ff18 	.word	0x0800ff18
 8003d40:	0800ff30 	.word	0x0800ff30
 8003d44:	0800ff4c 	.word	0x0800ff4c
 8003d48:	0800ff70 	.word	0x0800ff70
 8003d4c:	0800ff9c 	.word	0x0800ff9c
 8003d50:	0800ffc0 	.word	0x0800ffc0
 8003d54:	2000805c 	.word	0x2000805c
 8003d58:	20008060 	.word	0x20008060
 8003d5c:	0800ffe4 	.word	0x0800ffe4
 8003d60:	08010000 	.word	0x08010000
 8003d64:	08010034 	.word	0x08010034
 8003d68:	08010048 	.word	0x08010048
 8003d6c:	0801006c 	.word	0x0801006c
 8003d70:	10624dd3 	.word	0x10624dd3
 8003d74:	080100a0 	.word	0x080100a0
 8003d78:	080100c8 	.word	0x080100c8
 8003d7c:	080100d0 	.word	0x080100d0
 8003d80:	080100d4 	.word	0x080100d4
 8003d84:	080100fc 	.word	0x080100fc
            } else if (elapsed_sec > 2) {
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d902      	bls.n	8003d94 <VerifyInputCapture+0x31c>
                printf("         [UYARI] Hic kesme yok! Kumandaya basin!\r\n");
 8003d8e:	4853      	ldr	r0, [pc, #332]	@ (8003edc <VerifyInputCapture+0x464>)
 8003d90:	f006 fe96 	bl	800aac0 <puts>
            }

            ic_last_count = ic_interrupt_count;
 8003d94:	4b52      	ldr	r3, [pc, #328]	@ (8003ee0 <VerifyInputCapture+0x468>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a52      	ldr	r2, [pc, #328]	@ (8003ee4 <VerifyInputCapture+0x46c>)
 8003d9a:	6013      	str	r3, [r2, #0]
            last_update = now;
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        HAL_Delay(100);
 8003da0:	2064      	movs	r0, #100	@ 0x64
 8003da2:	f002 f8cb 	bl	8005f3c <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < test_duration_ms) {
 8003da6:	f002 f8bd 	bl	8005f24 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	69fa      	ldr	r2, [r7, #28]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	f63f af63 	bhi.w	8003c7e <VerifyInputCapture+0x206>
    }

    printf("\r\n");
 8003db8:	484b      	ldr	r0, [pc, #300]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003dba:	f006 fe81 	bl	800aac0 <puts>
    printf("\r\n");
 8003dbe:	484b      	ldr	r0, [pc, #300]	@ (8003eec <VerifyInputCapture+0x474>)
 8003dc0:	f006 fe7e 	bl	800aac0 <puts>
    printf("  TEST SONUCLARI\r\n");
 8003dc4:	484a      	ldr	r0, [pc, #296]	@ (8003ef0 <VerifyInputCapture+0x478>)
 8003dc6:	f006 fe7b 	bl	800aac0 <puts>
    printf("\r\n");
 8003dca:	4848      	ldr	r0, [pc, #288]	@ (8003eec <VerifyInputCapture+0x474>)
 8003dcc:	f006 fe78 	bl	800aac0 <puts>
    printf("  Toplam kesme sayisi: %lu\r\n", ic_interrupt_count);
 8003dd0:	4b43      	ldr	r3, [pc, #268]	@ (8003ee0 <VerifyInputCapture+0x468>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4847      	ldr	r0, [pc, #284]	@ (8003ef4 <VerifyInputCapture+0x47c>)
 8003dd8:	f006 fe02 	bl	800a9e0 <iprintf>
    printf("  Test suresi: 10 saniye\r\n");
 8003ddc:	4846      	ldr	r0, [pc, #280]	@ (8003ef8 <VerifyInputCapture+0x480>)
 8003dde:	f006 fe6f 	bl	800aac0 <puts>
    printf("\r\n");
 8003de2:	4841      	ldr	r0, [pc, #260]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003de4:	f006 fe6c 	bl	800aac0 <puts>

    // Evaluate results
    if (ic_interrupt_count == 0) {
 8003de8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ee0 <VerifyInputCapture+0x468>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d12d      	bne.n	8003e4c <VerifyInputCapture+0x3d4>
        printf("  [HATA] HIC KESME GELMEDI!\r\n");
 8003df0:	4842      	ldr	r0, [pc, #264]	@ (8003efc <VerifyInputCapture+0x484>)
 8003df2:	f006 fe65 	bl	800aac0 <puts>
        printf("\r\n");
 8003df6:	483c      	ldr	r0, [pc, #240]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003df8:	f006 fe62 	bl	800aac0 <puts>
        printf("  Olasi nedenler:\r\n");
 8003dfc:	4840      	ldr	r0, [pc, #256]	@ (8003f00 <VerifyInputCapture+0x488>)
 8003dfe:	f006 fe5f 	bl	800aac0 <puts>
        printf("  1. PA0 voltaj seviyeleri yetersiz:\r\n");
 8003e02:	4840      	ldr	r0, [pc, #256]	@ (8003f04 <VerifyInputCapture+0x48c>)
 8003e04:	f006 fe5c 	bl	800aac0 <puts>
        printf("     - Multimetre ile PA0 olc (3.3V olmali)\r\n");
 8003e08:	483f      	ldr	r0, [pc, #252]	@ (8003f08 <VerifyInputCapture+0x490>)
 8003e0a:	f006 fe59 	bl	800aac0 <puts>
        printf("     - Pull-up direnci dogru bagli mi kontrol et\r\n");
 8003e0e:	483f      	ldr	r0, [pc, #252]	@ (8003f0c <VerifyInputCapture+0x494>)
 8003e10:	f006 fe56 	bl	800aac0 <puts>
        printf("  2. CC1101 GDO0 sinyal uretmiyor:\r\n");
 8003e14:	483e      	ldr	r0, [pc, #248]	@ (8003f10 <VerifyInputCapture+0x498>)
 8003e16:	f006 fe53 	bl	800aac0 <puts>
        printf("     - 'd' komutu ile CC1101 diagnostic calistir\r\n");
 8003e1a:	483e      	ldr	r0, [pc, #248]	@ (8003f14 <VerifyInputCapture+0x49c>)
 8003e1c:	f006 fe50 	bl	800aac0 <puts>
        printf("     - 't' komutu ile GDO0 test modlari dene\r\n");
 8003e20:	483d      	ldr	r0, [pc, #244]	@ (8003f18 <VerifyInputCapture+0x4a0>)
 8003e22:	f006 fe4d 	bl	800aac0 <puts>
        printf("  3. TIM2 yapilandirma sorunu:\r\n");
 8003e26:	483d      	ldr	r0, [pc, #244]	@ (8003f1c <VerifyInputCapture+0x4a4>)
 8003e28:	f006 fe4a 	bl	800aac0 <puts>
        printf("     - TEST 2 sonuclarini tekrar kontrol et\r\n");
 8003e2c:	483c      	ldr	r0, [pc, #240]	@ (8003f20 <VerifyInputCapture+0x4a8>)
 8003e2e:	f006 fe47 	bl	800aac0 <puts>
        printf("     - TIM2->DIER = 0x02 olmali\r\n");
 8003e32:	483c      	ldr	r0, [pc, #240]	@ (8003f24 <VerifyInputCapture+0x4ac>)
 8003e34:	f006 fe44 	bl	800aac0 <puts>
        printf("  4. NVIC kesme deaktif:\r\n");
 8003e38:	483b      	ldr	r0, [pc, #236]	@ (8003f28 <VerifyInputCapture+0x4b0>)
 8003e3a:	f006 fe41 	bl	800aac0 <puts>
        printf("     - Kod tekrar derlenip yuklenmis mi?\r\n");
 8003e3e:	483b      	ldr	r0, [pc, #236]	@ (8003f2c <VerifyInputCapture+0x4b4>)
 8003e40:	f006 fe3e 	bl	800aac0 <puts>
        printf("\r\n");
 8003e44:	4828      	ldr	r0, [pc, #160]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003e46:	f006 fe3b 	bl	800aac0 <puts>
 8003e4a:	e03d      	b.n	8003ec8 <VerifyInputCapture+0x450>
    } else if (ic_interrupt_count < 100) {
 8003e4c:	4b24      	ldr	r3, [pc, #144]	@ (8003ee0 <VerifyInputCapture+0x468>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b63      	cmp	r3, #99	@ 0x63
 8003e52:	d81b      	bhi.n	8003e8c <VerifyInputCapture+0x414>
        printf("  [UYARI] AZ KESME GELDI (%lu)\r\n", ic_interrupt_count);
 8003e54:	4b22      	ldr	r3, [pc, #136]	@ (8003ee0 <VerifyInputCapture+0x468>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4619      	mov	r1, r3
 8003e5a:	4835      	ldr	r0, [pc, #212]	@ (8003f30 <VerifyInputCapture+0x4b8>)
 8003e5c:	f006 fdc0 	bl	800a9e0 <iprintf>
        printf("\r\n");
 8003e60:	4821      	ldr	r0, [pc, #132]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003e62:	f006 fe2d 	bl	800aac0 <puts>
        printf("  Kumandaya basin ve tekrar deneyin.\r\n");
 8003e66:	4833      	ldr	r0, [pc, #204]	@ (8003f34 <VerifyInputCapture+0x4bc>)
 8003e68:	f006 fe2a 	bl	800aac0 <puts>
        printf("  Eger hala az kesme geliyorsa:\r\n");
 8003e6c:	4832      	ldr	r0, [pc, #200]	@ (8003f38 <VerifyInputCapture+0x4c0>)
 8003e6e:	f006 fe27 	bl	800aac0 <puts>
        printf("    - PA0 voltaj seviyelerini kontrol et\r\n");
 8003e72:	4832      	ldr	r0, [pc, #200]	@ (8003f3c <VerifyInputCapture+0x4c4>)
 8003e74:	f006 fe24 	bl	800aac0 <puts>
        printf("    - 'p' komutu ile pin gecislerini test et\r\n");
 8003e78:	4831      	ldr	r0, [pc, #196]	@ (8003f40 <VerifyInputCapture+0x4c8>)
 8003e7a:	f006 fe21 	bl	800aac0 <puts>
        printf("    - RSSI seviyesini kontrol et ('m' komutu)\r\n");
 8003e7e:	4831      	ldr	r0, [pc, #196]	@ (8003f44 <VerifyInputCapture+0x4cc>)
 8003e80:	f006 fe1e 	bl	800aac0 <puts>
        printf("\r\n");
 8003e84:	4818      	ldr	r0, [pc, #96]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003e86:	f006 fe1b 	bl	800aac0 <puts>
 8003e8a:	e01d      	b.n	8003ec8 <VerifyInputCapture+0x450>
    } else {
        printf("  [BASARILI] Input Capture dogru calisiyor!\r\n");
 8003e8c:	482e      	ldr	r0, [pc, #184]	@ (8003f48 <VerifyInputCapture+0x4d0>)
 8003e8e:	f006 fe17 	bl	800aac0 <puts>
        printf("\r\n");
 8003e92:	4815      	ldr	r0, [pc, #84]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003e94:	f006 fe14 	bl	800aac0 <puts>
        printf("   PA0 pull-up aktif\r\n");
 8003e98:	482c      	ldr	r0, [pc, #176]	@ (8003f4c <VerifyInputCapture+0x4d4>)
 8003e9a:	f006 fe11 	bl	800aac0 <puts>
        printf("   GDO0 sinyal uretiyor\r\n");
 8003e9e:	482c      	ldr	r0, [pc, #176]	@ (8003f50 <VerifyInputCapture+0x4d8>)
 8003ea0:	f006 fe0e 	bl	800aac0 <puts>
        printf("   Input Capture kesmesi tetikleniyor\r\n");
 8003ea4:	482b      	ldr	r0, [pc, #172]	@ (8003f54 <VerifyInputCapture+0x4dc>)
 8003ea6:	f006 fe0b 	bl	800aac0 <puts>
        printf("   LED yanip sonuyor\r\n");
 8003eaa:	482b      	ldr	r0, [pc, #172]	@ (8003f58 <VerifyInputCapture+0x4e0>)
 8003eac:	f006 fe08 	bl	800aac0 <puts>
        printf("\r\n");
 8003eb0:	480d      	ldr	r0, [pc, #52]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003eb2:	f006 fe05 	bl	800aac0 <puts>
        printf("  Artik sinyal yakalayabilirsiniz!\r\n");
 8003eb6:	4829      	ldr	r0, [pc, #164]	@ (8003f5c <VerifyInputCapture+0x4e4>)
 8003eb8:	f006 fe02 	bl	800aac0 <puts>
        printf("  'c' komutu ile sinyal yakalamaya baslayabilirsiniz.\r\n");
 8003ebc:	4828      	ldr	r0, [pc, #160]	@ (8003f60 <VerifyInputCapture+0x4e8>)
 8003ebe:	f006 fdff 	bl	800aac0 <puts>
        printf("\r\n");
 8003ec2:	4809      	ldr	r0, [pc, #36]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003ec4:	f006 fdfc 	bl	800aac0 <puts>
    }

    printf("\r\n");
 8003ec8:	4808      	ldr	r0, [pc, #32]	@ (8003eec <VerifyInputCapture+0x474>)
 8003eca:	f006 fdf9 	bl	800aac0 <puts>
    printf("\r\n");
 8003ece:	4806      	ldr	r0, [pc, #24]	@ (8003ee8 <VerifyInputCapture+0x470>)
 8003ed0:	f006 fdf6 	bl	800aac0 <puts>
}
 8003ed4:	bf00      	nop
 8003ed6:	3728      	adds	r7, #40	@ 0x28
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	08010130 	.word	0x08010130
 8003ee0:	2000805c 	.word	0x2000805c
 8003ee4:	20008060 	.word	0x20008060
 8003ee8:	0800ea48 	.word	0x0800ea48
 8003eec:	08010164 	.word	0x08010164
 8003ef0:	0801020c 	.word	0x0801020c
 8003ef4:	08010220 	.word	0x08010220
 8003ef8:	08010240 	.word	0x08010240
 8003efc:	0801025c 	.word	0x0801025c
 8003f00:	0801027c 	.word	0x0801027c
 8003f04:	08010290 	.word	0x08010290
 8003f08:	080102b8 	.word	0x080102b8
 8003f0c:	080102e8 	.word	0x080102e8
 8003f10:	0801031c 	.word	0x0801031c
 8003f14:	08010340 	.word	0x08010340
 8003f18:	08010374 	.word	0x08010374
 8003f1c:	080103a4 	.word	0x080103a4
 8003f20:	080103c4 	.word	0x080103c4
 8003f24:	080103f4 	.word	0x080103f4
 8003f28:	08010418 	.word	0x08010418
 8003f2c:	08010434 	.word	0x08010434
 8003f30:	08010460 	.word	0x08010460
 8003f34:	08010484 	.word	0x08010484
 8003f38:	080104ac 	.word	0x080104ac
 8003f3c:	080104d0 	.word	0x080104d0
 8003f40:	080104fc 	.word	0x080104fc
 8003f44:	0801052c 	.word	0x0801052c
 8003f48:	0801055c 	.word	0x0801055c
 8003f4c:	0801058c 	.word	0x0801058c
 8003f50:	080105a8 	.word	0x080105a8
 8003f54:	080105c4 	.word	0x080105c4
 8003f58:	080105f0 	.word	0x080105f0
 8003f5c:	0801060c 	.word	0x0801060c
 8003f60:	08010630 	.word	0x08010630

08003f64 <SystemClock_Config>:

/* System Clock Configuration ------------------------------------------------*/
void SystemClock_Config(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b094      	sub	sp, #80	@ 0x50
 8003f68:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f6a:	f107 0320 	add.w	r3, r7, #32
 8003f6e:	2230      	movs	r2, #48	@ 0x30
 8003f70:	2100      	movs	r1, #0
 8003f72:	4618      	mov	r0, r3
 8003f74:	f006 fe84 	bl	800ac80 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f78:	f107 030c 	add.w	r3, r7, #12
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	605a      	str	r2, [r3, #4]
 8003f82:	609a      	str	r2, [r3, #8]
 8003f84:	60da      	str	r2, [r3, #12]
 8003f86:	611a      	str	r2, [r3, #16]

    /* Configure the main internal regulator output voltage */
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f88:	2300      	movs	r3, #0
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	4b28      	ldr	r3, [pc, #160]	@ (8004030 <SystemClock_Config+0xcc>)
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f90:	4a27      	ldr	r2, [pc, #156]	@ (8004030 <SystemClock_Config+0xcc>)
 8003f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f98:	4b25      	ldr	r3, [pc, #148]	@ (8004030 <SystemClock_Config+0xcc>)
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	607b      	str	r3, [r7, #4]
 8003fa8:	4b22      	ldr	r3, [pc, #136]	@ (8004034 <SystemClock_Config+0xd0>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003fb0:	4a20      	ldr	r2, [pc, #128]	@ (8004034 <SystemClock_Config+0xd0>)
 8003fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8004034 <SystemClock_Config+0xd0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003fc0:	607b      	str	r3, [r7, #4]
 8003fc2:	687b      	ldr	r3, [r7, #4]

    /* Initializes the RCC Oscillators */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003fc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fce:	2302      	movs	r3, #2
 8003fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003fd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 4;
 8003fd8:	2304      	movs	r3, #4
 8003fda:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 84;
 8003fdc:	2354      	movs	r3, #84	@ 0x54
 8003fde:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8003fe4:	2304      	movs	r3, #4
 8003fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003fe8:	f107 0320 	add.w	r3, r7, #32
 8003fec:	4618      	mov	r0, r3
 8003fee:	f002 fe21 	bl	8006c34 <HAL_RCC_OscConfig>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <SystemClock_Config+0x98>
        Error_Handler();
 8003ff8:	f000 f9a8 	bl	800434c <Error_Handler>
    }

    /* Initializes the CPU, AHB and APB buses clocks */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003ffc:	230f      	movs	r3, #15
 8003ffe:	60fb      	str	r3, [r7, #12]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004000:	2302      	movs	r3, #2
 8004002:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004008:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800400c:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8004012:	f107 030c 	add.w	r3, r7, #12
 8004016:	2102      	movs	r1, #2
 8004018:	4618      	mov	r0, r3
 800401a:	f003 f883 	bl	8007124 <HAL_RCC_ClockConfig>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <SystemClock_Config+0xc4>
        Error_Handler();
 8004024:	f000 f992 	bl	800434c <Error_Handler>
    }
}
 8004028:	bf00      	nop
 800402a:	3750      	adds	r7, #80	@ 0x50
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40023800 	.word	0x40023800
 8004034:	40007000 	.word	0x40007000

08004038 <MX_SPI1_Init>:

/* SPI1 Initialization -------------------------------------------------------*/
static void MX_SPI1_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
    hspi1.Instance = SPI1;
 800403c:	4b17      	ldr	r3, [pc, #92]	@ (800409c <MX_SPI1_Init+0x64>)
 800403e:	4a18      	ldr	r2, [pc, #96]	@ (80040a0 <MX_SPI1_Init+0x68>)
 8004040:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8004042:	4b16      	ldr	r3, [pc, #88]	@ (800409c <MX_SPI1_Init+0x64>)
 8004044:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004048:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800404a:	4b14      	ldr	r3, [pc, #80]	@ (800409c <MX_SPI1_Init+0x64>)
 800404c:	2200      	movs	r2, #0
 800404e:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004050:	4b12      	ldr	r3, [pc, #72]	@ (800409c <MX_SPI1_Init+0x64>)
 8004052:	2200      	movs	r2, #0
 8004054:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004056:	4b11      	ldr	r3, [pc, #68]	@ (800409c <MX_SPI1_Init+0x64>)
 8004058:	2200      	movs	r2, #0
 800405a:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800405c:	4b0f      	ldr	r3, [pc, #60]	@ (800409c <MX_SPI1_Init+0x64>)
 800405e:	2200      	movs	r2, #0
 8004060:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8004062:	4b0e      	ldr	r3, [pc, #56]	@ (800409c <MX_SPI1_Init+0x64>)
 8004064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004068:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800406a:	4b0c      	ldr	r3, [pc, #48]	@ (800409c <MX_SPI1_Init+0x64>)
 800406c:	2218      	movs	r2, #24
 800406e:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004070:	4b0a      	ldr	r3, [pc, #40]	@ (800409c <MX_SPI1_Init+0x64>)
 8004072:	2200      	movs	r2, #0
 8004074:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004076:	4b09      	ldr	r3, [pc, #36]	@ (800409c <MX_SPI1_Init+0x64>)
 8004078:	2200      	movs	r2, #0
 800407a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800407c:	4b07      	ldr	r3, [pc, #28]	@ (800409c <MX_SPI1_Init+0x64>)
 800407e:	2200      	movs	r2, #0
 8004080:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 10;
 8004082:	4b06      	ldr	r3, [pc, #24]	@ (800409c <MX_SPI1_Init+0x64>)
 8004084:	220a      	movs	r2, #10
 8004086:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8004088:	4804      	ldr	r0, [pc, #16]	@ (800409c <MX_SPI1_Init+0x64>)
 800408a:	f003 fa6b 	bl	8007564 <HAL_SPI_Init>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <MX_SPI1_Init+0x60>
        Error_Handler();
 8004094:	f000 f95a 	bl	800434c <Error_Handler>
    }
}
 8004098:	bf00      	nop
 800409a:	bd80      	pop	{r7, pc}
 800409c:	20000210 	.word	0x20000210
 80040a0:	40013000 	.word	0x40013000

080040a4 <MX_TIM2_Init>:

/* TIM2 Initialization (Input Capture) ---------------------------------------*/
static void MX_TIM2_Init(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08a      	sub	sp, #40	@ 0x28
 80040a8:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040aa:	f107 0318 	add.w	r3, r7, #24
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	609a      	str	r2, [r3, #8]
 80040b6:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040b8:	f107 0310 	add.w	r3, r7, #16
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	605a      	str	r2, [r3, #4]
    TIM_IC_InitTypeDef sConfigIC = {0};
 80040c2:	463b      	mov	r3, r7
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	609a      	str	r2, [r3, #8]
 80040cc:	60da      	str	r2, [r3, #12]

    htim2.Instance = TIM2;
 80040ce:	4b2c      	ldr	r3, [pc, #176]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80040d4:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 83;  // 84 MHz / 84 = 1 MHz (1 us resolution)
 80040d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040d8:	2253      	movs	r2, #83	@ 0x53
 80040da:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040dc:	4b28      	ldr	r3, [pc, #160]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040de:	2200      	movs	r2, #0
 80040e0:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 0xFFFFFFFF;  // 32-bit max
 80040e2:	4b27      	ldr	r3, [pc, #156]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040e4:	f04f 32ff 	mov.w	r2, #4294967295
 80040e8:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ea:	4b25      	ldr	r3, [pc, #148]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040f0:	4b23      	ldr	r3, [pc, #140]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80040f6:	4822      	ldr	r0, [pc, #136]	@ (8004180 <MX_TIM2_Init+0xdc>)
 80040f8:	f004 f806 	bl	8008108 <HAL_TIM_Base_Init>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <MX_TIM2_Init+0x62>
        Error_Handler();
 8004102:	f000 f923 	bl	800434c <Error_Handler>
    }

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004106:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800410a:	61bb      	str	r3, [r7, #24]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800410c:	f107 0318 	add.w	r3, r7, #24
 8004110:	4619      	mov	r1, r3
 8004112:	481b      	ldr	r0, [pc, #108]	@ (8004180 <MX_TIM2_Init+0xdc>)
 8004114:	f004 fa2c 	bl	8008570 <HAL_TIM_ConfigClockSource>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <MX_TIM2_Init+0x7e>
        Error_Handler();
 800411e:	f000 f915 	bl	800434c <Error_Handler>
    }

    if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8004122:	4817      	ldr	r0, [pc, #92]	@ (8004180 <MX_TIM2_Init+0xdc>)
 8004124:	f004 f83f 	bl	80081a6 <HAL_TIM_IC_Init>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <MX_TIM2_Init+0x8e>
        Error_Handler();
 800412e:	f000 f90d 	bl	800434c <Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004132:	2300      	movs	r3, #0
 8004134:	613b      	str	r3, [r7, #16]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004136:	2300      	movs	r3, #0
 8004138:	617b      	str	r3, [r7, #20]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 800413a:	f107 0310 	add.w	r3, r7, #16
 800413e:	4619      	mov	r1, r3
 8004140:	480f      	ldr	r0, [pc, #60]	@ (8004180 <MX_TIM2_Init+0xdc>)
 8004142:	f004 fd87 	bl	8008c54 <HAL_TIMEx_MasterConfigSynchronization>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <MX_TIM2_Init+0xac>
        Error_Handler();
 800414c:	f000 f8fe 	bl	800434c <Error_Handler>
    }

    /* Input Capture Channel 1 - Both Edges */
    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8004150:	230a      	movs	r3, #10
 8004152:	603b      	str	r3, [r7, #0]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004154:	2301      	movs	r3, #1
 8004156:	607b      	str	r3, [r7, #4]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004158:	2300      	movs	r3, #0
 800415a:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICFilter = 0x0F; // Hardware filter: 0x0F = max filtering
 800415c:	230f      	movs	r3, #15
 800415e:	60fb      	str	r3, [r7, #12]
    if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8004160:	463b      	mov	r3, r7
 8004162:	2200      	movs	r2, #0
 8004164:	4619      	mov	r1, r3
 8004166:	4806      	ldr	r0, [pc, #24]	@ (8004180 <MX_TIM2_Init+0xdc>)
 8004168:	f004 f966 	bl	8008438 <HAL_TIM_IC_ConfigChannel>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <MX_TIM2_Init+0xd2>
        Error_Handler();
 8004172:	f000 f8eb 	bl	800434c <Error_Handler>
     * 1. MX_TIM2_Init() - Configure only, don't start
     * 2. HAL_TIM_IC_Start_IT() - This will start timer in IC mode
     *
     * REMOVED: HAL_TIM_Base_Start(&htim2);
     */
}
 8004176:	bf00      	nop
 8004178:	3728      	adds	r7, #40	@ 0x28
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000268 	.word	0x20000268

08004184 <MX_USART2_UART_Init>:

/* USART2 Initialization -----------------------------------------------------*/
static void MX_USART2_UART_Init(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8004188:	4b11      	ldr	r3, [pc, #68]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 800418a:	4a12      	ldr	r2, [pc, #72]	@ (80041d4 <MX_USART2_UART_Init+0x50>)
 800418c:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800418e:	4b10      	ldr	r3, [pc, #64]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 8004190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004194:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004196:	4b0e      	ldr	r3, [pc, #56]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 8004198:	2200      	movs	r2, #0
 800419a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 800419c:	4b0c      	ldr	r3, [pc, #48]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 800419e:	2200      	movs	r2, #0
 80041a0:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80041a2:	4b0b      	ldr	r3, [pc, #44]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80041a8:	4b09      	ldr	r3, [pc, #36]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 80041aa:	220c      	movs	r2, #12
 80041ac:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041ae:	4b08      	ldr	r3, [pc, #32]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80041b4:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 80041ba:	4805      	ldr	r0, [pc, #20]	@ (80041d0 <MX_USART2_UART_Init+0x4c>)
 80041bc:	f004 fdcc 	bl	8008d58 <HAL_UART_Init>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <MX_USART2_UART_Init+0x46>
        Error_Handler();
 80041c6:	f000 f8c1 	bl	800434c <Error_Handler>
    }
}
 80041ca:	bf00      	nop
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	200002b0 	.word	0x200002b0
 80041d4:	40004400 	.word	0x40004400

080041d8 <MX_GPIO_Init>:

/* GPIO Initialization -------------------------------------------------------*/
static void MX_GPIO_Init(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b08a      	sub	sp, #40	@ 0x28
 80041dc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041de:	f107 0314 	add.w	r3, r7, #20
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	605a      	str	r2, [r3, #4]
 80041e8:	609a      	str	r2, [r3, #8]
 80041ea:	60da      	str	r2, [r3, #12]
 80041ec:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	613b      	str	r3, [r7, #16]
 80041f2:	4b52      	ldr	r3, [pc, #328]	@ (800433c <MX_GPIO_Init+0x164>)
 80041f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f6:	4a51      	ldr	r2, [pc, #324]	@ (800433c <MX_GPIO_Init+0x164>)
 80041f8:	f043 0304 	orr.w	r3, r3, #4
 80041fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80041fe:	4b4f      	ldr	r3, [pc, #316]	@ (800433c <MX_GPIO_Init+0x164>)
 8004200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800420a:	2300      	movs	r3, #0
 800420c:	60fb      	str	r3, [r7, #12]
 800420e:	4b4b      	ldr	r3, [pc, #300]	@ (800433c <MX_GPIO_Init+0x164>)
 8004210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004212:	4a4a      	ldr	r2, [pc, #296]	@ (800433c <MX_GPIO_Init+0x164>)
 8004214:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004218:	6313      	str	r3, [r2, #48]	@ 0x30
 800421a:	4b48      	ldr	r3, [pc, #288]	@ (800433c <MX_GPIO_Init+0x164>)
 800421c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004226:	2300      	movs	r3, #0
 8004228:	60bb      	str	r3, [r7, #8]
 800422a:	4b44      	ldr	r3, [pc, #272]	@ (800433c <MX_GPIO_Init+0x164>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	4a43      	ldr	r2, [pc, #268]	@ (800433c <MX_GPIO_Init+0x164>)
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	6313      	str	r3, [r2, #48]	@ 0x30
 8004236:	4b41      	ldr	r3, [pc, #260]	@ (800433c <MX_GPIO_Init+0x164>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	60bb      	str	r3, [r7, #8]
 8004240:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	607b      	str	r3, [r7, #4]
 8004246:	4b3d      	ldr	r3, [pc, #244]	@ (800433c <MX_GPIO_Init+0x164>)
 8004248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424a:	4a3c      	ldr	r2, [pc, #240]	@ (800433c <MX_GPIO_Init+0x164>)
 800424c:	f043 0302 	orr.w	r3, r3, #2
 8004250:	6313      	str	r3, [r2, #48]	@ 0x30
 8004252:	4b3a      	ldr	r3, [pc, #232]	@ (800433c <MX_GPIO_Init+0x164>)
 8004254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	607b      	str	r3, [r7, #4]
 800425c:	687b      	ldr	r3, [r7, #4]

    /* Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(CS_TX_GPIO_Port, CS_TX_Pin, GPIO_PIN_SET);
 800425e:	2201      	movs	r2, #1
 8004260:	2110      	movs	r1, #16
 8004262:	4837      	ldr	r0, [pc, #220]	@ (8004340 <MX_GPIO_Init+0x168>)
 8004264:	f002 fcb2 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_RX_GPIO_Port, CS_RX_Pin, GPIO_PIN_SET);
 8004268:	2201      	movs	r2, #1
 800426a:	2140      	movs	r1, #64	@ 0x40
 800426c:	4835      	ldr	r0, [pc, #212]	@ (8004344 <MX_GPIO_Init+0x16c>)
 800426e:	f002 fcad 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TX_GDO0_GPIO_Port, TX_GDO0_Pin, GPIO_PIN_RESET);
 8004272:	2200      	movs	r2, #0
 8004274:	2102      	movs	r1, #2
 8004276:	4832      	ldr	r0, [pc, #200]	@ (8004340 <MX_GPIO_Init+0x168>)
 8004278:	f002 fca8 	bl	8006bcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);  // LED off initially
 800427c:	2200      	movs	r2, #0
 800427e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004282:	4831      	ldr	r0, [pc, #196]	@ (8004348 <MX_GPIO_Init+0x170>)
 8004284:	f002 fca2 	bl	8006bcc <HAL_GPIO_WritePin>

    /* Configure CS_TX Pin (PA4) */
    GPIO_InitStruct.Pin = CS_TX_Pin;
 8004288:	2310      	movs	r3, #16
 800428a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800428c:	2301      	movs	r3, #1
 800428e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004290:	2300      	movs	r3, #0
 8004292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004294:	2302      	movs	r3, #2
 8004296:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(CS_TX_GPIO_Port, &GPIO_InitStruct);
 8004298:	f107 0314 	add.w	r3, r7, #20
 800429c:	4619      	mov	r1, r3
 800429e:	4828      	ldr	r0, [pc, #160]	@ (8004340 <MX_GPIO_Init+0x168>)
 80042a0:	f002 faf8 	bl	8006894 <HAL_GPIO_Init>

    /* Configure CS_RX Pin (PB6) */
    GPIO_InitStruct.Pin = CS_RX_Pin;
 80042a4:	2340      	movs	r3, #64	@ 0x40
 80042a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042a8:	2301      	movs	r3, #1
 80042aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ac:	2300      	movs	r3, #0
 80042ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042b0:	2302      	movs	r3, #2
 80042b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(CS_RX_GPIO_Port, &GPIO_InitStruct);
 80042b4:	f107 0314 	add.w	r3, r7, #20
 80042b8:	4619      	mov	r1, r3
 80042ba:	4822      	ldr	r0, [pc, #136]	@ (8004344 <MX_GPIO_Init+0x16c>)
 80042bc:	f002 faea 	bl	8006894 <HAL_GPIO_Init>

    /* Configure TX_GDO0 Pin (PA1) - Output for TX */
    GPIO_InitStruct.Pin = TX_GDO0_Pin;
 80042c0:	2302      	movs	r3, #2
 80042c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042c4:	2301      	movs	r3, #1
 80042c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c8:	2300      	movs	r3, #0
 80042ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042cc:	2303      	movs	r3, #3
 80042ce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(TX_GDO0_GPIO_Port, &GPIO_InitStruct);
 80042d0:	f107 0314 	add.w	r3, r7, #20
 80042d4:	4619      	mov	r1, r3
 80042d6:	481a      	ldr	r0, [pc, #104]	@ (8004340 <MX_GPIO_Init+0x168>)
 80042d8:	f002 fadc 	bl	8006894 <HAL_GPIO_Init>

    /* Configure RX_GDO2 Pin (PB0) - Input */
    GPIO_InitStruct.Pin = RX_GDO2_Pin;
 80042dc:	2301      	movs	r3, #1
 80042de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042e0:	2300      	movs	r3, #0
 80042e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e4:	2300      	movs	r3, #0
 80042e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RX_GDO2_GPIO_Port, &GPIO_InitStruct);
 80042e8:	f107 0314 	add.w	r3, r7, #20
 80042ec:	4619      	mov	r1, r3
 80042ee:	4815      	ldr	r0, [pc, #84]	@ (8004344 <MX_GPIO_Init+0x16c>)
 80042f0:	f002 fad0 	bl	8006894 <HAL_GPIO_Init>

    /* Configure LED Pin (PC13) - Output for interrupt debugging */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80042f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80042f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042fa:	2301      	movs	r3, #1
 80042fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fe:	2300      	movs	r3, #0
 8004300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004302:	2300      	movs	r3, #0
 8004304:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004306:	f107 0314 	add.w	r3, r7, #20
 800430a:	4619      	mov	r1, r3
 800430c:	480e      	ldr	r0, [pc, #56]	@ (8004348 <MX_GPIO_Init+0x170>)
 800430e:	f002 fac1 	bl	8006894 <HAL_GPIO_Init>
     * - Pull-up prevents GDO0 from pulling PA0 LOW
     * - Mode 0x0D works perfectly without pull-up
     *
     * DO NOT ADD EXTERNAL PULL-UP RESISTOR!
     */
    GPIO_InitStruct.Pin = RX_GDO0_Pin;
 8004312:	2301      	movs	r3, #1
 8004314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004316:	2302      	movs	r3, #2
 8004318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;  // Reverted to NOPULL (Standard Push-Pull)
 800431a:	2300      	movs	r3, #0
 800431c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800431e:	2303      	movs	r3, #3
 8004320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004322:	2301      	movs	r3, #1
 8004324:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RX_GDO0_GPIO_Port, &GPIO_InitStruct);
 8004326:	f107 0314 	add.w	r3, r7, #20
 800432a:	4619      	mov	r1, r3
 800432c:	4804      	ldr	r0, [pc, #16]	@ (8004340 <MX_GPIO_Init+0x168>)
 800432e:	f002 fab1 	bl	8006894 <HAL_GPIO_Init>

    /* Note: RX_GDO0 (PA0) configured as TIM2_CH1 with NO pull-up/pull-down */
}
 8004332:	bf00      	nop
 8004334:	3728      	adds	r7, #40	@ 0x28
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40023800 	.word	0x40023800
 8004340:	40020000 	.word	0x40020000
 8004344:	40020400 	.word	0x40020400
 8004348:	40020800 	.word	0x40020800

0800434c <Error_Handler>:

/* Error Handler -------------------------------------------------------------*/
void Error_Handler(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004350:	b672      	cpsid	i
}
 8004352:	bf00      	nop
    __disable_irq();
    while (1) {
 8004354:	bf00      	nop
 8004356:	e7fd      	b.n	8004354 <Error_Handler+0x8>

08004358 <EraseFlashSector>:

/**
 * @brief Erase FLASH sector
 */
static HAL_StatusTypeDef EraseFlashSector(uint32_t sector)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08a      	sub	sp, #40	@ 0x28
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef erase_init;
    uint32_t sector_error;

    // Unlock FLASH
    HAL_FLASH_Unlock();
 8004360:	f002 f806 	bl	8006370 <HAL_FLASH_Unlock>

    // Configure erase
    erase_init.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004364:	2300      	movs	r3, #0
 8004366:	613b      	str	r3, [r7, #16]
    erase_init.Sector = sector;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	61bb      	str	r3, [r7, #24]
    erase_init.NbSectors = 1;
 800436c:	2301      	movs	r3, #1
 800436e:	61fb      	str	r3, [r7, #28]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3; // 2.7V - 3.6V
 8004370:	2302      	movs	r3, #2
 8004372:	623b      	str	r3, [r7, #32]

    // Erase
    status = HAL_FLASHEx_Erase(&erase_init, &sector_error);
 8004374:	f107 020c 	add.w	r2, r7, #12
 8004378:	f107 0310 	add.w	r3, r7, #16
 800437c:	4611      	mov	r1, r2
 800437e:	4618      	mov	r0, r3
 8004380:	f002 f968 	bl	8006654 <HAL_FLASHEx_Erase>
 8004384:	4603      	mov	r3, r0
 8004386:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Lock FLASH
    HAL_FLASH_Lock();
 800438a:	f002 f813 	bl	80063b4 <HAL_FLASH_Lock>

    if (status != HAL_OK) {
 800438e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <EraseFlashSector+0x48>
        printf("[FLASH ERROR] Erase failed, error: 0x%08lX\r\n", sector_error);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4619      	mov	r1, r3
 800439a:	4804      	ldr	r0, [pc, #16]	@ (80043ac <EraseFlashSector+0x54>)
 800439c:	f006 fb20 	bl	800a9e0 <iprintf>
    }

    return status;
 80043a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3728      	adds	r7, #40	@ 0x28
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	08010668 	.word	0x08010668

080043b0 <WriteFlashData>:

/**
 * @brief Write data to FLASH
 */
static HAL_StatusTypeDef WriteFlashData(uint32_t address, uint8_t *data, uint32_t length)
{
 80043b0:	b5b0      	push	{r4, r5, r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status = HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	77fb      	strb	r3, [r7, #31]

    // Unlock FLASH
    HAL_FLASH_Unlock();
 80043c0:	f001 ffd6 	bl	8006370 <HAL_FLASH_Unlock>

    // Write word by word (32-bit)
    for (uint32_t i = 0; i < length; i += 4) {
 80043c4:	2300      	movs	r3, #0
 80043c6:	61bb      	str	r3, [r7, #24]
 80043c8:	e034      	b.n	8004434 <WriteFlashData+0x84>
        uint32_t word;

        // Read 4 bytes (handle unaligned data)
        if (i + 4 <= length) {
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	3304      	adds	r3, #4
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d305      	bcc.n	80043e0 <WriteFlashData+0x30>
            memcpy(&word, &data[i], 4);
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	4413      	add	r3, r2
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	617b      	str	r3, [r7, #20]
 80043de:	e00d      	b.n	80043fc <WriteFlashData+0x4c>
        } else {
            // Last few bytes - pad with 0xFF
            word = 0xFFFFFFFF;
 80043e0:	f04f 33ff 	mov.w	r3, #4294967295
 80043e4:	617b      	str	r3, [r7, #20]
            memcpy(&word, &data[i], length - i);
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	18d1      	adds	r1, r2, r3
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	1ad2      	subs	r2, r2, r3
 80043f2:	f107 0314 	add.w	r3, r7, #20
 80043f6:	4618      	mov	r0, r3
 80043f8:	f006 fcc1 	bl	800ad7e <memcpy>
        }

        // Program word
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address + i, word);
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	18d1      	adds	r1, r2, r3
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2200      	movs	r2, #0
 8004406:	461c      	mov	r4, r3
 8004408:	4615      	mov	r5, r2
 800440a:	4622      	mov	r2, r4
 800440c:	462b      	mov	r3, r5
 800440e:	2002      	movs	r0, #2
 8004410:	f001 ff5c 	bl	80062cc <HAL_FLASH_Program>
 8004414:	4603      	mov	r3, r0
 8004416:	77fb      	strb	r3, [r7, #31]
        if (status != HAL_OK) {
 8004418:	7ffb      	ldrb	r3, [r7, #31]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d007      	beq.n	800442e <WriteFlashData+0x7e>
            printf("[FLASH ERROR] Write failed at 0x%08lX\r\n", address + i);
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	4413      	add	r3, r2
 8004424:	4619      	mov	r1, r3
 8004426:	4809      	ldr	r0, [pc, #36]	@ (800444c <WriteFlashData+0x9c>)
 8004428:	f006 fada 	bl	800a9e0 <iprintf>
 800442c:	e006      	b.n	800443c <WriteFlashData+0x8c>
    for (uint32_t i = 0; i < length; i += 4) {
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	3304      	adds	r3, #4
 8004432:	61bb      	str	r3, [r7, #24]
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	429a      	cmp	r2, r3
 800443a:	d3c6      	bcc.n	80043ca <WriteFlashData+0x1a>
            break;
        }
    }

    // Lock FLASH
    HAL_FLASH_Lock();
 800443c:	f001 ffba 	bl	80063b4 <HAL_FLASH_Lock>

    return status;
 8004440:	7ffb      	ldrb	r3, [r7, #31]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3720      	adds	r7, #32
 8004446:	46bd      	mov	sp, r7
 8004448:	bdb0      	pop	{r4, r5, r7, pc}
 800444a:	bf00      	nop
 800444c:	08010698 	.word	0x08010698

08004450 <RF_IsFlashDataValid>:

/* ==================== Public Functions ==================== */

bool RF_IsFlashDataValid(void)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
    uint32_t magic = *(volatile uint32_t *)FLASH_SLOT_BASE_ADDR;
 8004456:	4b08      	ldr	r3, [pc, #32]	@ (8004478 <RF_IsFlashDataValid+0x28>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	607b      	str	r3, [r7, #4]
    return (magic == FLASH_SLOT_MAGIC);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a07      	ldr	r2, [pc, #28]	@ (800447c <RF_IsFlashDataValid+0x2c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	bf0c      	ite	eq
 8004464:	2301      	moveq	r3, #1
 8004466:	2300      	movne	r3, #0
 8004468:	b2db      	uxtb	r3, r3
}
 800446a:	4618      	mov	r0, r3
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	08060000 	.word	0x08060000
 800447c:	abcd1234 	.word	0xabcd1234

08004480 <RF_SaveSlotsToFlash>:

HAL_StatusTypeDef RF_SaveSlotsToFlash(RF_HandleTypeDef *hrf)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	f5ad 4dbb 	sub.w	sp, sp, #23936	@ 0x5d80
 8004486:	b09a      	sub	sp, #104	@ 0x68
 8004488:	af00      	add	r7, sp, #0
 800448a:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 800448e:	f6a3 53e4 	subw	r3, r3, #3556	@ 0xde4
 8004492:	6018      	str	r0, [r3, #0]
    HAL_StatusTypeDef status;
    RF_FlashData_t flash_data;

    printf("[FLASH] Siliniyor...\r\n");
 8004494:	4854      	ldr	r0, [pc, #336]	@ (80045e8 <RF_SaveSlotsToFlash+0x168>)
 8004496:	f006 fb13 	bl	800aac0 <puts>

    // Erase sector first
    status = EraseFlashSector(FLASH_SECTOR_SLOTS);
 800449a:	2007      	movs	r0, #7
 800449c:	f7ff ff5c 	bl	8004358 <EraseFlashSector>
 80044a0:	4603      	mov	r3, r0
 80044a2:	f507 42bb 	add.w	r2, r7, #23936	@ 0x5d80
 80044a6:	f102 0266 	add.w	r2, r2, #102	@ 0x66
 80044aa:	7013      	strb	r3, [r2, #0]
    if (status != HAL_OK) {
 80044ac:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 80044b0:	f103 0366 	add.w	r3, r3, #102	@ 0x66
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <RF_SaveSlotsToFlash+0x46>
        return status;
 80044ba:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 80044be:	f103 0366 	add.w	r3, r3, #102	@ 0x66
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	e089      	b.n	80045da <RF_SaveSlotsToFlash+0x15a>
    }

    printf("[FLASH] Veriler hazirlaniyor...\r\n");
 80044c6:	4849      	ldr	r0, [pc, #292]	@ (80045ec <RF_SaveSlotsToFlash+0x16c>)
 80044c8:	f006 fafa 	bl	800aac0 <puts>

    // Prepare data
    flash_data.magic = FLASH_SLOT_MAGIC;
 80044cc:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80044d0:	f6a3 53dc 	subw	r3, r3, #3548	@ 0xddc
 80044d4:	4a46      	ldr	r2, [pc, #280]	@ (80045f0 <RF_SaveSlotsToFlash+0x170>)
 80044d6:	601a      	str	r2, [r3, #0]
    flash_data.slot_count = RF_SLOT_COUNT;
 80044d8:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80044dc:	f6a3 53dc 	subw	r3, r3, #3548	@ 0xddc
 80044e0:	2203      	movs	r2, #3
 80044e2:	711a      	strb	r2, [r3, #4]
    flash_data.reserved[0] = 0;
 80044e4:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80044e8:	f6a3 53dc 	subw	r3, r3, #3548	@ 0xddc
 80044ec:	2200      	movs	r2, #0
 80044ee:	715a      	strb	r2, [r3, #5]
    flash_data.reserved[1] = 0;
 80044f0:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 80044f4:	f6a3 53dc 	subw	r3, r3, #3548	@ 0xddc
 80044f8:	2200      	movs	r2, #0
 80044fa:	719a      	strb	r2, [r3, #6]
    flash_data.reserved[2] = 0;
 80044fc:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8004500:	f6a3 53dc 	subw	r3, r3, #3548	@ 0xddc
 8004504:	2200      	movs	r2, #0
 8004506:	71da      	strb	r2, [r3, #7]

    // Copy slots
    for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8004508:	2300      	movs	r3, #0
 800450a:	f507 42bb 	add.w	r2, r7, #23936	@ 0x5d80
 800450e:	f102 0267 	add.w	r2, r2, #103	@ 0x67
 8004512:	7013      	strb	r3, [r2, #0]
 8004514:	e02d      	b.n	8004572 <RF_SaveSlotsToFlash+0xf2>
        memcpy(&flash_data.slots[i], &hrf->slots[i], sizeof(RF_Signal_t));
 8004516:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 800451a:	f103 0367 	add.w	r3, r3, #103	@ 0x67
 800451e:	781a      	ldrb	r2, [r3, #0]
 8004520:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004524:	3b5c      	subs	r3, #92	@ 0x5c
 8004526:	f641 7144 	movw	r1, #8004	@ 0x1f44
 800452a:	fb01 f202 	mul.w	r2, r1, r2
 800452e:	3208      	adds	r2, #8
 8004530:	1898      	adds	r0, r3, r2
 8004532:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 8004536:	f103 0367 	add.w	r3, r3, #103	@ 0x67
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	f607 52e8 	addw	r2, r7, #3560	@ 0xde8
 8004540:	f6a2 52e4 	subw	r2, r2, #3556	@ 0xde4
 8004544:	f641 7144 	movw	r1, #8004	@ 0x1f44
 8004548:	fb01 f303 	mul.w	r3, r1, r3
 800454c:	3310      	adds	r3, #16
 800454e:	6812      	ldr	r2, [r2, #0]
 8004550:	4413      	add	r3, r2
 8004552:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004556:	4619      	mov	r1, r3
 8004558:	f006 fc11 	bl	800ad7e <memcpy>
    for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 800455c:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 8004560:	f103 0367 	add.w	r3, r3, #103	@ 0x67
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	3301      	adds	r3, #1
 8004568:	f507 42bb 	add.w	r2, r7, #23936	@ 0x5d80
 800456c:	f102 0267 	add.w	r2, r2, #103	@ 0x67
 8004570:	7013      	strb	r3, [r2, #0]
 8004572:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 8004576:	f103 0367 	add.w	r3, r3, #103	@ 0x67
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b02      	cmp	r3, #2
 800457e:	d9ca      	bls.n	8004516 <RF_SaveSlotsToFlash+0x96>
    }

    // CRC (future use)
    flash_data.crc = 0;
 8004580:	f607 53e8 	addw	r3, r7, #3560	@ 0xde8
 8004584:	f6a3 53dc 	subw	r3, r3, #3548	@ 0xddc
 8004588:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800458c:	461a      	mov	r2, r3
 800458e:	2300      	movs	r3, #0
 8004590:	f8c2 3dd4 	str.w	r3, [r2, #3540]	@ 0xdd4

    printf("[FLASH] Yaziliyor...\r\n");
 8004594:	4817      	ldr	r0, [pc, #92]	@ (80045f4 <RF_SaveSlotsToFlash+0x174>)
 8004596:	f006 fa93 	bl	800aac0 <puts>

    // Write to FLASH
    status = WriteFlashData(FLASH_SLOT_BASE_ADDR,
 800459a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800459e:	3b5c      	subs	r3, #92	@ 0x5c
 80045a0:	f645 52d8 	movw	r2, #24024	@ 0x5dd8
 80045a4:	4619      	mov	r1, r3
 80045a6:	4814      	ldr	r0, [pc, #80]	@ (80045f8 <RF_SaveSlotsToFlash+0x178>)
 80045a8:	f7ff ff02 	bl	80043b0 <WriteFlashData>
 80045ac:	4603      	mov	r3, r0
 80045ae:	f507 42bb 	add.w	r2, r7, #23936	@ 0x5d80
 80045b2:	f102 0266 	add.w	r2, r2, #102	@ 0x66
 80045b6:	7013      	strb	r3, [r2, #0]
                           (uint8_t *)&flash_data,
                           sizeof(RF_FlashData_t));

    if (status == HAL_OK) {
 80045b8:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 80045bc:	f103 0366 	add.w	r3, r3, #102	@ 0x66
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <RF_SaveSlotsToFlash+0x150>
        printf("[FLASH] Basarili! %d byte yazildi\r\n", sizeof(RF_FlashData_t));
 80045c6:	f645 51d8 	movw	r1, #24024	@ 0x5dd8
 80045ca:	480c      	ldr	r0, [pc, #48]	@ (80045fc <RF_SaveSlotsToFlash+0x17c>)
 80045cc:	f006 fa08 	bl	800a9e0 <iprintf>
    }

    return status;
 80045d0:	f507 43bb 	add.w	r3, r7, #23936	@ 0x5d80
 80045d4:	f103 0366 	add.w	r3, r3, #102	@ 0x66
 80045d8:	781b      	ldrb	r3, [r3, #0]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	f507 47bb 	add.w	r7, r7, #23936	@ 0x5d80
 80045e0:	3768      	adds	r7, #104	@ 0x68
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	080106c0 	.word	0x080106c0
 80045ec:	080106d8 	.word	0x080106d8
 80045f0:	abcd1234 	.word	0xabcd1234
 80045f4:	080106fc 	.word	0x080106fc
 80045f8:	08060000 	.word	0x08060000
 80045fc:	08010714 	.word	0x08010714

08004600 <RF_LoadSlotsFromFlash>:

HAL_StatusTypeDef RF_LoadSlotsFromFlash(RF_HandleTypeDef *hrf)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
    // Check if valid data exists
    if (!RF_IsFlashDataValid()) {
 8004608:	f7ff ff22 	bl	8004450 <RF_IsFlashDataValid>
 800460c:	4603      	mov	r3, r0
 800460e:	f083 0301 	eor.w	r3, r3, #1
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <RF_LoadSlotsFromFlash+0x28>
        printf("[FLASH] Gecerli veri bulunamadi (magic: 0x%08lX)\r\n",
 8004618:	4b1f      	ldr	r3, [pc, #124]	@ (8004698 <RF_LoadSlotsFromFlash+0x98>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4619      	mov	r1, r3
 800461e:	481f      	ldr	r0, [pc, #124]	@ (800469c <RF_LoadSlotsFromFlash+0x9c>)
 8004620:	f006 f9de 	bl	800a9e0 <iprintf>
               *(volatile uint32_t *)FLASH_SLOT_BASE_ADDR);
        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e032      	b.n	800468e <RF_LoadSlotsFromFlash+0x8e>
    }

    // Read data structure
    RF_FlashData_t *flash_data = (RF_FlashData_t *)FLASH_SLOT_BASE_ADDR;
 8004628:	4b1b      	ldr	r3, [pc, #108]	@ (8004698 <RF_LoadSlotsFromFlash+0x98>)
 800462a:	60bb      	str	r3, [r7, #8]

    // Validate slot count
    if (flash_data->slot_count != RF_SLOT_COUNT) {
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	791b      	ldrb	r3, [r3, #4]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d008      	beq.n	8004646 <RF_LoadSlotsFromFlash+0x46>
        printf("[FLASH] Slot sayisi uyumsuz (beklenen: %d, bulunan: %d)\r\n",
               RF_SLOT_COUNT, flash_data->slot_count);
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	791b      	ldrb	r3, [r3, #4]
        printf("[FLASH] Slot sayisi uyumsuz (beklenen: %d, bulunan: %d)\r\n",
 8004638:	461a      	mov	r2, r3
 800463a:	2103      	movs	r1, #3
 800463c:	4818      	ldr	r0, [pc, #96]	@ (80046a0 <RF_LoadSlotsFromFlash+0xa0>)
 800463e:	f006 f9cf 	bl	800a9e0 <iprintf>
        return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e023      	b.n	800468e <RF_LoadSlotsFromFlash+0x8e>
    }

    // Copy slots
    for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8004646:	2300      	movs	r3, #0
 8004648:	73fb      	strb	r3, [r7, #15]
 800464a:	e017      	b.n	800467c <RF_LoadSlotsFromFlash+0x7c>
        memcpy(&hrf->slots[i], &flash_data->slots[i], sizeof(RF_Signal_t));
 800464c:	7bfb      	ldrb	r3, [r7, #15]
 800464e:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004652:	fb02 f303 	mul.w	r3, r2, r3
 8004656:	3310      	adds	r3, #16
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	18d0      	adds	r0, r2, r3
 800465c:	7bfb      	ldrb	r3, [r7, #15]
 800465e:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004662:	fb02 f303 	mul.w	r3, r2, r3
 8004666:	3308      	adds	r3, #8
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	4413      	add	r3, r2
 800466c:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004670:	4619      	mov	r1, r3
 8004672:	f006 fb84 	bl	800ad7e <memcpy>
    for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	3301      	adds	r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
 800467c:	7bfb      	ldrb	r3, [r7, #15]
 800467e:	2b02      	cmp	r3, #2
 8004680:	d9e4      	bls.n	800464c <RF_LoadSlotsFromFlash+0x4c>
    }

    printf("[FLASH] Basarili! %d byte okundu\r\n", sizeof(RF_FlashData_t));
 8004682:	f645 51d8 	movw	r1, #24024	@ 0x5dd8
 8004686:	4807      	ldr	r0, [pc, #28]	@ (80046a4 <RF_LoadSlotsFromFlash+0xa4>)
 8004688:	f006 f9aa 	bl	800a9e0 <iprintf>

    return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	08060000 	.word	0x08060000
 800469c:	08010738 	.word	0x08010738
 80046a0:	0801076c 	.word	0x0801076c
 80046a4:	080107a8 	.word	0x080107a8

080046a8 <RF_EraseFlashData>:

HAL_StatusTypeDef RF_EraseFlashData(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
    printf("[FLASH] Tum veriler siliniyor...\r\n");
 80046ac:	4804      	ldr	r0, [pc, #16]	@ (80046c0 <RF_EraseFlashData+0x18>)
 80046ae:	f006 fa07 	bl	800aac0 <puts>
    return EraseFlashSector(FLASH_SECTOR_SLOTS);
 80046b2:	2007      	movs	r0, #7
 80046b4:	f7ff fe50 	bl	8004358 <EraseFlashSector>
 80046b8:	4603      	mov	r3, r0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	080107cc 	.word	0x080107cc

080046c4 <RF_Init>:

/* ==================== Initialization ==================== */

void RF_Init(RF_HandleTypeDef *hrf, TIM_HandleTypeDef *htim, uint32_t channel,
             GPIO_TypeDef *tx_port, uint16_t tx_pin)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b08a      	sub	sp, #40	@ 0x28
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
    hrf->htim_capture = htim;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	601a      	str	r2, [r3, #0]
    hrf->tim_channel = channel;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	605a      	str	r2, [r3, #4]
    hrf->tx_port = tx_port;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	609a      	str	r2, [r3, #8]
    hrf->tx_pin = tx_pin;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80046e8:	819a      	strh	r2, [r3, #12]

    hrf->state = RF_STATE_IDLE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	739a      	strb	r2, [r3, #14]
    hrf->last_capture = 0;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80046f6:	461a      	mov	r2, r3
 80046f8:	2300      	movs	r3, #0
 80046fa:	f8c2 3d24 	str.w	r3, [r2, #3364]	@ 0xd24
    hrf->first_edge = true;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2d2c 	strb.w	r2, [r3, #3372]	@ 0xd2c
    hrf->active_slot = 0; // Default to slot A
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2ddc 	strb.w	r2, [r3, #3548]	@ 0xddc

    RF_ClearSignal(hrf);
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f000 fa66 	bl	8004be8 <RF_ClearSignal>

    // Initialize all slots
    for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 800471c:	2300      	movs	r3, #0
 800471e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004722:	e00a      	b.n	800473a <RF_Init+0x76>
        RF_ClearSlot(hrf, i);
 8004724:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004728:	4619      	mov	r1, r3
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 facf 	bl	8004cce <RF_ClearSlot>
    for (uint8_t i = 0; i < RF_SLOT_COUNT; i++) {
 8004730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004734:	3301      	adds	r3, #1
 8004736:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800473a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800473e:	2b02      	cmp	r3, #2
 8004740:	d9f0      	bls.n	8004724 <RF_Init+0x60>
    }

    // TX pin'i LOW'da baslat
    HAL_GPIO_WritePin(tx_port, tx_pin, GPIO_PIN_RESET);
 8004742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004744:	2200      	movs	r2, #0
 8004746:	4619      	mov	r1, r3
 8004748:	6838      	ldr	r0, [r7, #0]
 800474a:	f002 fa3f 	bl	8006bcc <HAL_GPIO_WritePin>
     * Root cause: HAL_TIM_IC_Start_IT() unreliable, direct register access required
     */

    // Enable TIM2 counter and set Clock Division to 4 (fDTS = fINT / 4)
    // This slows down the Input Capture Filter for better noise rejection
    TIM2->CR1 |= (TIM_CR1_CEN | (2 << TIM_CR1_CKD_Pos));
 800474e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004758:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800475c:	f043 0301 	orr.w	r3, r3, #1
 8004760:	6013      	str	r3, [r2, #0]

    // Enable Input Capture Filter (IC1F) for Channel 1
    // 0x0F = 1111 (32 samples at system clock) to eliminate fast glitches/noise
    TIM2->CCMR1 &= ~TIM_CCMR1_IC1F_Msk; // Clear existing bits
 8004762:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800476c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004770:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= (0x0F << TIM_CCMR1_IC1F_Pos);
 8004772:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800477c:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8004780:	6193      	str	r3, [r2, #24]

    // Enable Capture/Compare 1 and set both edges
    TIM2->CCER |= TIM_CCER_CC1E;           // Enable CC1
 8004782:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800478c:	f043 0301 	orr.w	r3, r3, #1
 8004790:	6213      	str	r3, [r2, #32]
    TIM2->CCER |= TIM_CCER_CC1P;           // Capture on rising edge
 8004792:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800479c:	f043 0302 	orr.w	r3, r3, #2
 80047a0:	6213      	str	r3, [r2, #32]
    TIM2->CCER |= TIM_CCER_CC1NP;          // Capture on both edges
 80047a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80047ac:	f043 0308 	orr.w	r3, r3, #8
 80047b0:	6213      	str	r3, [r2, #32]

    // Enable internal PULL-UP on PA0 (GDO0 Input) to work with Inverted Mode
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047b2:	f107 0310 	add.w	r3, r7, #16
 80047b6:	2200      	movs	r2, #0
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	605a      	str	r2, [r3, #4]
 80047bc:	609a      	str	r2, [r3, #8]
 80047be:	60da      	str	r2, [r3, #12]
 80047c0:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80047c2:	2301      	movs	r3, #1
 80047c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c6:	2302      	movs	r3, #2
 80047c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047ca:	2301      	movs	r3, #1
 80047cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ce:	2303      	movs	r3, #3
 80047d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80047d2:	2301      	movs	r3, #1
 80047d4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d6:	f107 0310 	add.w	r3, r7, #16
 80047da:	4619      	mov	r1, r3
 80047dc:	480d      	ldr	r0, [pc, #52]	@ (8004814 <RF_Init+0x150>)
 80047de:	f002 f859 	bl	8006894 <HAL_GPIO_Init>

    // Enable CC1 interrupt
    TIM2->DIER |= TIM_DIER_CC1IE;
 80047e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80047ec:	f043 0302 	orr.w	r3, r3, #2
 80047f0:	60d3      	str	r3, [r2, #12]

    // Enable NVIC for TIM2 interrupt
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80047f2:	2200      	movs	r2, #0
 80047f4:	2100      	movs	r1, #0
 80047f6:	201c      	movs	r0, #28
 80047f8:	f001 fc9f 	bl	800613a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80047fc:	201c      	movs	r0, #28
 80047fe:	f001 fcb8 	bl	8006172 <HAL_NVIC_EnableIRQ>

    // Clear any pending interrupt flags
    TIM2->SR = 0;
 8004802:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004806:	2200      	movs	r2, #0
 8004808:	611a      	str	r2, [r3, #16]
}
 800480a:	bf00      	nop
 800480c:	3728      	adds	r7, #40	@ 0x28
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40020000 	.word	0x40020000

08004818 <RF_StartCapture>:

/* ==================== Capture Control ==================== */

void RF_StartCapture(RF_HandleTypeDef *hrf)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
    // Onceki sinyali temizle
    RF_ClearSignal(hrf);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f9e1 	bl	8004be8 <RF_ClearSignal>

    // Capture durumuna gec
    hrf->state = RF_STATE_CAPTURING;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	739a      	strb	r2, [r3, #14]
    hrf->first_edge = true;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2d2c 	strb.w	r2, [r3, #3372]	@ 0xd2c
    hrf->last_capture = 0;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800483e:	461a      	mov	r2, r3
 8004840:	2300      	movs	r3, #0
 8004842:	f8c2 3d24 	str.w	r3, [r2, #3364]	@ 0xd24
    hrf->capture_start_tick = HAL_GetTick();
 8004846:	f001 fb6d 	bl	8005f24 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004852:	f8c3 2d28 	str.w	r2, [r3, #3368]	@ 0xd28
     *
     * Date: 2026-01-16
     * Issue: Signal capture failed despite interrupts working in 'v' test
     * Root cause: HAL state machine conflict from duplicate Start_IT calls
     */
}
 8004856:	bf00      	nop
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}

0800485e <RF_StopCapture>:

void RF_StopCapture(RF_HandleTypeDef *hrf)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
     *
     * REMOVED: HAL_TIM_IC_Stop_IT(hrf->htim_capture, hrf->tim_channel);
     */

    // Eger yeterli veri yakalandiysa CAPTURED durumuna gec
    if (hrf->signal.count >= 10) {  // En az 10 gecis olmali
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800486c:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004870:	2b09      	cmp	r3, #9
 8004872:	d909      	bls.n	8004888 <RF_StopCapture+0x2a>
        hrf->state = RF_STATE_CAPTURED;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	739a      	strb	r2, [r3, #14]
        hrf->signal.valid = true;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004880:	2201      	movs	r2, #1
 8004882:	f883 2d23 	strb.w	r2, [r3, #3363]	@ 0xd23
    } else {
        hrf->state = RF_STATE_IDLE;
        hrf->signal.valid = false;
    }
}
 8004886:	e008      	b.n	800489a <RF_StopCapture+0x3c>
        hrf->state = RF_STATE_IDLE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	739a      	strb	r2, [r3, #14]
        hrf->signal.valid = false;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2d23 	strb.w	r2, [r3, #3363]	@ 0xd23
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <RF_IsCaptureComplete>:

bool RF_IsCaptureComplete(RF_HandleTypeDef *hrf)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
    return (hrf->state == RF_STATE_CAPTURED && hrf->signal.valid);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	7b9b      	ldrb	r3, [r3, #14]
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d108      	bne.n	80048c8 <RF_IsCaptureComplete+0x22>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80048bc:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <RF_IsCaptureComplete+0x22>
 80048c4:	2301      	movs	r3, #1
 80048c6:	e000      	b.n	80048ca <RF_IsCaptureComplete+0x24>
 80048c8:	2300      	movs	r3, #0
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	b2db      	uxtb	r3, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <RF_CaptureCallback>:

/* ==================== Capture Callback ==================== */

void RF_CaptureCallback(RF_HandleTypeDef *hrf, uint32_t captured_value)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
    if (hrf->state != RF_STATE_CAPTURING) {
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	7b9b      	ldrb	r3, [r3, #14]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	f040 8089 	bne.w	8004a02 <RF_CaptureCallback+0x126>
        return;
    }

    // Buffer dolu mu kontrol et
    if (hrf->signal.count >= RF_MAX_TRANSITIONS) {
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80048f6:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80048fa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80048fe:	d303      	bcc.n	8004908 <RF_CaptureCallback+0x2c>
        RF_StopCapture(hrf);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7ff ffac 	bl	800485e <RF_StopCapture>
        return;
 8004906:	e07d      	b.n	8004a04 <RF_CaptureCallback+0x128>
    }

    // Ilk kenar - sadece referans olarak kaydet
    if (hrf->first_edge) {
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800490e:	f893 3d2c 	ldrb.w	r3, [r3, #3372]	@ 0xd2c
 8004912:	2b00      	cmp	r3, #0
 8004914:	d020      	beq.n	8004958 <RF_CaptureCallback+0x7c>
        hrf->last_capture = captured_value;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800491c:	461a      	mov	r2, r3
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	f8c2 3d24 	str.w	r3, [r2, #3364]	@ 0xd24
        hrf->first_edge = false;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800492a:	2200      	movs	r2, #0
 800492c:	f883 2d2c 	strb.w	r2, [r3, #3372]	@ 0xd2c

        // Ilk seviyeyi kaydet (Sinyal baslangcndaki pin durumu)
        // 0x0E (Carrier Sense) modunda: Sinyal olan yerde pin HIGH'dr.
        // start_level, ilk kaydedilecek timing[0] sresince pinde olan seviyeyi temsil eder.
        hrf->signal.start_level = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8004930:	2101      	movs	r1, #1
 8004932:	4836      	ldr	r0, [pc, #216]	@ (8004a0c <RF_CaptureCallback+0x130>)
 8004934:	f002 f932 	bl	8006b9c <HAL_GPIO_ReadPin>
 8004938:	4603      	mov	r3, r0
 800493a:	461a      	mov	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004942:	f883 2d22 	strb.w	r2, [r3, #3362]	@ 0xd22
        hrf->capture_start_tick = HAL_GetTick();
 8004946:	f001 faed 	bl	8005f24 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004952:	f8c3 2d28 	str.w	r2, [r3, #3368]	@ 0xd28
        return;
 8004956:	e055      	b.n	8004a04 <RF_CaptureCallback+0x128>

    // Gecis suresini hesapla (mikrosaniye)
    uint32_t pulse_duration;

    // Timer overflow durumunu ele al
    if (captured_value >= hrf->last_capture) {
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800495e:	f8d3 3d24 	ldr.w	r3, [r3, #3364]	@ 0xd24
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	429a      	cmp	r2, r3
 8004966:	d308      	bcc.n	800497a <RF_CaptureCallback+0x9e>
        pulse_duration = captured_value - hrf->last_capture;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800496e:	f8d3 3d24 	ldr.w	r3, [r3, #3364]	@ 0xd24
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	e007      	b.n	800498a <RF_CaptureCallback+0xae>
    } else {
        // Timer overflow olmus (32-bit timer icin nadir)
        pulse_duration = (0xFFFFFFFF - hrf->last_capture) + captured_value + 1;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004980:	f8d3 3d24 	ldr.w	r3, [r3, #3364]	@ 0xd24
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	60fb      	str	r3, [r7, #12]
    /* REMOVED: RF_MIN_PULSE_US check
     * Destructive in OOK: filtering even number of edges flips polarity
     * the hardware filter (IC1F = 0x0F) is enough.
     */

    if (pulse_duration > RF_MAX_PULSE_US) {
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	4a20      	ldr	r2, [pc, #128]	@ (8004a10 <RF_CaptureCallback+0x134>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d90f      	bls.n	80049b2 <RF_CaptureCallback+0xd6>
        // Cok uzun pause (paketler arasi bekleme)
        // Bu pulse'u kaydetme ama yakalamaya DEVAM ET
        // Boylece multi-paket sinyalleri tamamen yakalariz
        hrf->last_capture = captured_value;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004998:	461a      	mov	r2, r3
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	f8c2 3d24 	str.w	r3, [r2, #3364]	@ 0xd24
        hrf->capture_start_tick = HAL_GetTick();
 80049a0:	f001 fac0 	bl	8005f24 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80049ac:	f8c3 2d28 	str.w	r2, [r3, #3368]	@ 0xd28
        return;
 80049b0:	e028      	b.n	8004a04 <RF_CaptureCallback+0x128>
    }

    // Gecis suresini kaydet
    hrf->signal.timings[hrf->signal.count] = pulse_duration;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80049b8:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 80049c2:	3318      	adds	r3, #24
 80049c4:	68f9      	ldr	r1, [r7, #12]
 80049c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    hrf->signal.count++;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80049d0:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80049d4:	3301      	adds	r3, #1
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80049de:	f8a3 2d20 	strh.w	r2, [r3, #3360]	@ 0xd20

    // Referansi guncelle
    hrf->last_capture = captured_value;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80049e8:	461a      	mov	r2, r3
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	f8c2 3d24 	str.w	r3, [r2, #3364]	@ 0xd24
    hrf->capture_start_tick = HAL_GetTick();
 80049f0:	f001 fa98 	bl	8005f24 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80049fc:	f8c3 2d28 	str.w	r2, [r3, #3368]	@ 0xd28
 8004a00:	e000      	b.n	8004a04 <RF_CaptureCallback+0x128>
        return;
 8004a02:	bf00      	nop
}
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	40020000 	.word	0x40020000
 8004a10:	004c4b40 	.word	0x004c4b40

08004a14 <RF_Process>:

/* ==================== Process ==================== */

void RF_Process(RF_HandleTypeDef *hrf)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
    // Capture timeout kontrolu
    if (hrf->state == RF_STATE_CAPTURING) {
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	7b9b      	ldrb	r3, [r3, #14]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d11b      	bne.n	8004a5c <RF_Process+0x48>
        uint32_t elapsed = HAL_GetTick() - hrf->capture_start_tick;
 8004a24:	f001 fa7e 	bl	8005f24 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004a30:	f8d3 3d28 	ldr.w	r3, [r3, #3368]	@ 0xd28
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	60fb      	str	r3, [r7, #12]

        if (elapsed > RF_CAPTURE_TIMEOUT_MS && !hrf->first_edge) {
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d90c      	bls.n	8004a5c <RF_Process+0x48>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004a48:	f893 3d2c 	ldrb.w	r3, [r3, #3372]	@ 0xd2c
 8004a4c:	f083 0301 	eor.w	r3, r3, #1
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <RF_Process+0x48>
            // Timeout - yakalama tamamla
            RF_StopCapture(hrf);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff ff01 	bl	800485e <RF_StopCapture>
        }
    }
}
 8004a5c:	bf00      	nop
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <RF_StartReplay>:

/* ==================== Replay Control ==================== */

void RF_StartReplay(RF_HandleTypeDef *hrf)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
    RF_ReplaySignal(hrf, RF_REPLAY_COUNT);
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f804 	bl	8004a7c <RF_ReplaySignal>
}
 8004a74:	bf00      	nop
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <RF_ReplaySignal>:

void RF_ReplaySignal(RF_HandleTypeDef *hrf, uint8_t repeat_count)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	460b      	mov	r3, r1
 8004a86:	70fb      	strb	r3, [r7, #3]
    if (!hrf->signal.valid || hrf->signal.count == 0) {
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004a8e:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 8004a92:	f083 0301 	eor.w	r3, r3, #1
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d16b      	bne.n	8004b74 <RF_ReplaySignal+0xf8>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004aa2:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d064      	beq.n	8004b74 <RF_ReplaySignal+0xf8>
        return;
    }

    hrf->state = RF_STATE_REPLAYING;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2203      	movs	r2, #3
 8004aae:	739a      	strb	r2, [r3, #14]

    // Sinyali belirtilen sayida tekrarla
    for (uint8_t rep = 0; rep < repeat_count; rep++) {
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	75fb      	strb	r3, [r7, #23]
 8004ab4:	e056      	b.n	8004b64 <RF_ReplaySignal+0xe8>

        // KRITIK: Interrupt'lari kapama (Gerek yok)
        // __disable_irq();

    	uint8_t current_level = !hrf->signal.start_level;   //  invert
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004abc:	f893 3d22 	ldrb.w	r3, [r3, #3362]	@ 0xd22
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	bf0c      	ite	eq
 8004ac4:	2301      	moveq	r3, #1
 8004ac6:	2300      	movne	r3, #0
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	75bb      	strb	r3, [r7, #22]
        // Use FULL signal duration (no trimming)
        uint16_t start_index = 0;
 8004acc:	2300      	movs	r3, #0
 8004ace:	81fb      	strh	r3, [r7, #14]

        // Her gecis icin
        for (uint16_t i = start_index; i < hrf->signal.count; i++) {
 8004ad0:	89fb      	ldrh	r3, [r7, #14]
 8004ad2:	82bb      	strh	r3, [r7, #20]
 8004ad4:	e030      	b.n	8004b38 <RF_ReplaySignal+0xbc>

            // Mevcut seviyeyi ayarla
            // Normal logic: current_level direkt GPIO'ya yansir
            if (current_level) {
 8004ad6:	7dbb      	ldrb	r3, [r7, #22]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d008      	beq.n	8004aee <RF_ReplaySignal+0x72>
                HAL_GPIO_WritePin(hrf->tx_port, hrf->tx_pin, GPIO_PIN_SET);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6898      	ldr	r0, [r3, #8]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	899b      	ldrh	r3, [r3, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	f002 f870 	bl	8006bcc <HAL_GPIO_WritePin>
 8004aec:	e007      	b.n	8004afe <RF_ReplaySignal+0x82>
            } else {
                HAL_GPIO_WritePin(hrf->tx_port, hrf->tx_pin, GPIO_PIN_RESET);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6898      	ldr	r0, [r3, #8]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	899b      	ldrh	r3, [r3, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	4619      	mov	r1, r3
 8004afa:	f002 f867 	bl	8006bcc <HAL_GPIO_WritePin>
            }

            // Bekle (mikrosaniye) - DWT cycle counter ile
            // Orijinal timing'leri kullan, sadece cok uzun olanlari sinirla
            uint32_t delay_us = hrf->signal.timings[i];
 8004afe:	8abb      	ldrh	r3, [r7, #20]
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 8004b06:	3318      	adds	r3, #24
 8004b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b0c:	613b      	str	r3, [r7, #16]
            if (delay_us > 50000) {
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d902      	bls.n	8004b1e <RF_ReplaySignal+0xa2>
                delay_us = 50000;  // Max 50ms ile sinirla
 8004b18:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8004b1c:	613b      	str	r3, [r7, #16]
            }
            RF_DelayMicroseconds(delay_us);
 8004b1e:	6938      	ldr	r0, [r7, #16]
 8004b20:	f000 f82c 	bl	8004b7c <RF_DelayMicroseconds>

            // Seviyeyi degistir
            current_level = !current_level;
 8004b24:	7dbb      	ldrb	r3, [r7, #22]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	bf0c      	ite	eq
 8004b2a:	2301      	moveq	r3, #1
 8004b2c:	2300      	movne	r3, #0
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	75bb      	strb	r3, [r7, #22]
        for (uint16_t i = start_index; i < hrf->signal.count; i++) {
 8004b32:	8abb      	ldrh	r3, [r7, #20]
 8004b34:	3301      	adds	r3, #1
 8004b36:	82bb      	strh	r3, [r7, #20]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004b3e:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004b42:	8aba      	ldrh	r2, [r7, #20]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d3c6      	bcc.n	8004ad6 <RF_ReplaySignal+0x5a>
        }

        // Son seviyeyi LOW yap
        HAL_GPIO_WritePin(hrf->tx_port, hrf->tx_pin, GPIO_PIN_RESET);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6898      	ldr	r0, [r3, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	899b      	ldrh	r3, [r3, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	4619      	mov	r1, r3
 8004b54:	f002 f83a 	bl	8006bcc <HAL_GPIO_WritePin>

        // Interrupt'lari tekrar ac
        // __enable_irq();

        // Tekrarlar arasi kisa bekleme
        HAL_Delay(10);
 8004b58:	200a      	movs	r0, #10
 8004b5a:	f001 f9ef 	bl	8005f3c <HAL_Delay>
    for (uint8_t rep = 0; rep < repeat_count; rep++) {
 8004b5e:	7dfb      	ldrb	r3, [r7, #23]
 8004b60:	3301      	adds	r3, #1
 8004b62:	75fb      	strb	r3, [r7, #23]
 8004b64:	7dfa      	ldrb	r2, [r7, #23]
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d3a4      	bcc.n	8004ab6 <RF_ReplaySignal+0x3a>
    }

    hrf->state = RF_STATE_CAPTURED;  // Tekrar hazir duruma don
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	739a      	strb	r2, [r3, #14]
 8004b72:	e000      	b.n	8004b76 <RF_ReplaySignal+0xfa>
        return;
 8004b74:	bf00      	nop
}
 8004b76:	3718      	adds	r7, #24
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <RF_DelayMicroseconds>:
// DWT (Data Watchpoint and Trace) kullanarak mikrosaniye gecikmesi
// Bu fonksiyon main.c'de DWT_Init() cagrilmasini gerektirir

// TIM2 hardware timer used for robust microsecond delay
void RF_DelayMicroseconds(uint32_t us)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
    // Ensure TIM2 is running (CR1 CEN bit)
    if (!(TIM2->CR1 & TIM_CR1_CEN)) {
 8004b84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d107      	bne.n	8004ba2 <RF_DelayMicroseconds+0x26>
        TIM2->CR1 |= TIM_CR1_CEN;
 8004b92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	6013      	str	r3, [r2, #0]
    }

    uint32_t start = TIM2->CNT;
 8004ba2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba8:	60fb      	str	r3, [r7, #12]
    // TIM2 configuration: Prescaler=83 -> 1MHz -> 1 tick = 1us
    // Handles 32-bit overflow automatically with unsigned arithmetic
    while ((TIM2->CNT - start) < us);
 8004baa:	bf00      	nop
 8004bac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004bb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d8f7      	bhi.n	8004bac <RF_DelayMicroseconds+0x30>
}
 8004bbc:	bf00      	nop
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <RF_GetTransitionCount>:

/* ==================== Signal Info ==================== */

uint16_t RF_GetTransitionCount(RF_HandleTypeDef *hrf)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
    return hrf->signal.count;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004bd8:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <RF_ClearSignal>:
{
    return hrf->state;
}

void RF_ClearSignal(RF_HandleTypeDef *hrf)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
    memset(&hrf->signal, 0, sizeof(RF_Signal_t));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f503 43bb 	add.w	r3, r3, #23936	@ 0x5d80
 8004bf6:	3360      	adds	r3, #96	@ 0x60
 8004bf8:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f006 f83e 	bl	800ac80 <memset>
    hrf->signal.valid = false;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2d23 	strb.w	r2, [r3, #3363]	@ 0xd23
    hrf->signal.count = 0;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8a3 2d20 	strh.w	r2, [r3, #3360]	@ 0xd20
}
 8004c1c:	bf00      	nop
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <RF_SelectSlot>:

/* ==================== Slot Management ==================== */

void RF_SelectSlot(RF_HandleTypeDef *hrf, uint8_t slot_index)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	70fb      	strb	r3, [r7, #3]
    if (slot_index >= RF_SLOT_COUNT) {
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d807      	bhi.n	8004c46 <RF_SelectSlot+0x22>
        return; // Invalid slot
    }
    hrf->active_slot = slot_index;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	78fb      	ldrb	r3, [r7, #3]
 8004c40:	f882 3ddc 	strb.w	r3, [r2, #3548]	@ 0xddc
 8004c44:	e000      	b.n	8004c48 <RF_SelectSlot+0x24>
        return; // Invalid slot
 8004c46:	bf00      	nop
}
 8004c48:	370c      	adds	r7, #12
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <RF_SaveToSlot>:

void RF_SaveToSlot(RF_HandleTypeDef *hrf, uint8_t slot_index)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b082      	sub	sp, #8
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	70fb      	strb	r3, [r7, #3]
    if (slot_index >= RF_SLOT_COUNT) {
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d811      	bhi.n	8004c88 <RF_SaveToSlot+0x36>
        return; // Invalid slot
    }

    // Copy current signal buffer to slot
    memcpy(&hrf->slots[slot_index], &hrf->signal, sizeof(RF_Signal_t));
 8004c64:	78fb      	ldrb	r3, [r7, #3]
 8004c66:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004c6a:	fb02 f303 	mul.w	r3, r2, r3
 8004c6e:	3310      	adds	r3, #16
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	18d0      	adds	r0, r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f503 43bb 	add.w	r3, r3, #23936	@ 0x5d80
 8004c7a:	3360      	adds	r3, #96	@ 0x60
 8004c7c:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004c80:	4619      	mov	r1, r3
 8004c82:	f006 f87c 	bl	800ad7e <memcpy>
 8004c86:	e000      	b.n	8004c8a <RF_SaveToSlot+0x38>
        return; // Invalid slot
 8004c88:	bf00      	nop
}
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <RF_LoadFromSlot>:

void RF_LoadFromSlot(RF_HandleTypeDef *hrf, uint8_t slot_index)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	460b      	mov	r3, r1
 8004c9a:	70fb      	strb	r3, [r7, #3]
    if (slot_index >= RF_SLOT_COUNT) {
 8004c9c:	78fb      	ldrb	r3, [r7, #3]
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d811      	bhi.n	8004cc6 <RF_LoadFromSlot+0x36>
        return; // Invalid slot
    }

    // Copy slot to current signal buffer
    memcpy(&hrf->signal, &hrf->slots[slot_index], sizeof(RF_Signal_t));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f503 43bb 	add.w	r3, r3, #23936	@ 0x5d80
 8004ca8:	3360      	adds	r3, #96	@ 0x60
 8004caa:	78fa      	ldrb	r2, [r7, #3]
 8004cac:	f641 7144 	movw	r1, #8004	@ 0x1f44
 8004cb0:	fb01 f202 	mul.w	r2, r1, r2
 8004cb4:	3210      	adds	r2, #16
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	4411      	add	r1, r2
 8004cba:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f006 f85d 	bl	800ad7e <memcpy>
 8004cc4:	e000      	b.n	8004cc8 <RF_LoadFromSlot+0x38>
        return; // Invalid slot
 8004cc6:	bf00      	nop
}
 8004cc8:	3708      	adds	r7, #8
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <RF_ClearSlot>:

void RF_ClearSlot(RF_HandleTypeDef *hrf, uint8_t slot_index)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b082      	sub	sp, #8
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	70fb      	strb	r3, [r7, #3]
    if (slot_index >= RF_SLOT_COUNT) {
 8004cda:	78fb      	ldrb	r3, [r7, #3]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d826      	bhi.n	8004d2e <RF_ClearSlot+0x60>
        return; // Invalid slot
    }

    memset(&hrf->slots[slot_index], 0, sizeof(RF_Signal_t));
 8004ce0:	78fb      	ldrb	r3, [r7, #3]
 8004ce2:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004ce6:	fb02 f303 	mul.w	r3, r2, r3
 8004cea:	3310      	adds	r3, #16
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	4413      	add	r3, r2
 8004cf0:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f005 ffc2 	bl	800ac80 <memset>
    hrf->slots[slot_index].valid = false;
 8004cfc:	78fb      	ldrb	r3, [r7, #3]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	f641 7144 	movw	r1, #8004	@ 0x1f44
 8004d04:	fb01 f303 	mul.w	r3, r1, r3
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8004d0e:	3313      	adds	r3, #19
 8004d10:	2200      	movs	r2, #0
 8004d12:	701a      	strb	r2, [r3, #0]
    hrf->slots[slot_index].count = 0;
 8004d14:	78fb      	ldrb	r3, [r7, #3]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	f641 7144 	movw	r1, #8004	@ 0x1f44
 8004d1c:	fb01 f303 	mul.w	r3, r1, r3
 8004d20:	4413      	add	r3, r2
 8004d22:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8004d26:	3310      	adds	r3, #16
 8004d28:	2200      	movs	r2, #0
 8004d2a:	801a      	strh	r2, [r3, #0]
 8004d2c:	e000      	b.n	8004d30 <RF_ClearSlot+0x62>
        return; // Invalid slot
 8004d2e:	bf00      	nop
}
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <RF_IsSlotValid>:
{
    return hrf->active_slot;
}

bool RF_IsSlotValid(RF_HandleTypeDef *hrf, uint8_t slot_index)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b083      	sub	sp, #12
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	460b      	mov	r3, r1
 8004d40:	70fb      	strb	r3, [r7, #3]
    if (slot_index >= RF_SLOT_COUNT) {
 8004d42:	78fb      	ldrb	r3, [r7, #3]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d901      	bls.n	8004d4c <RF_IsSlotValid+0x16>
        return false;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e00a      	b.n	8004d62 <RF_IsSlotValid+0x2c>
    }
    return hrf->slots[slot_index].valid;
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	f641 7144 	movw	r1, #8004	@ 0x1f44
 8004d54:	fb01 f303 	mul.w	r3, r1, r3
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8004d5e:	3313      	adds	r3, #19
 8004d60:	781b      	ldrb	r3, [r3, #0]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
	...

08004d70 <RF_PrintSlotInfo>:

void RF_PrintSlotInfo(RF_HandleTypeDef *hrf, uint8_t slot_index)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b088      	sub	sp, #32
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	70fb      	strb	r3, [r7, #3]
    if (slot_index >= RF_SLOT_COUNT) {
 8004d7c:	78fb      	ldrb	r3, [r7, #3]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d905      	bls.n	8004d8e <RF_PrintSlotInfo+0x1e>
        printf("Invalid slot index: %d\r\n", slot_index);
 8004d82:	78fb      	ldrb	r3, [r7, #3]
 8004d84:	4619      	mov	r1, r3
 8004d86:	4846      	ldr	r0, [pc, #280]	@ (8004ea0 <RF_PrintSlotInfo+0x130>)
 8004d88:	f005 fe2a 	bl	800a9e0 <iprintf>
        return;
 8004d8c:	e085      	b.n	8004e9a <RF_PrintSlotInfo+0x12a>
    }

    char slot_name = 'A' + slot_index;
 8004d8e:	78fb      	ldrb	r3, [r7, #3]
 8004d90:	3341      	adds	r3, #65	@ 0x41
 8004d92:	757b      	strb	r3, [r7, #21]
    RF_Signal_t *slot = &hrf->slots[slot_index];
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	f641 7244 	movw	r2, #8004	@ 0x1f44
 8004d9a:	fb02 f303 	mul.w	r3, r2, r3
 8004d9e:	3310      	adds	r3, #16
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	4413      	add	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]

    printf("\r\n=== Slot %c Info ===\r\n", slot_name);
 8004da6:	7d7b      	ldrb	r3, [r7, #21]
 8004da8:	4619      	mov	r1, r3
 8004daa:	483e      	ldr	r0, [pc, #248]	@ (8004ea4 <RF_PrintSlotInfo+0x134>)
 8004dac:	f005 fe18 	bl	800a9e0 <iprintf>
    printf("Valid: %s\r\n", slot->valid ? "YES" : "NO");
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004db6:	f893 3f43 	ldrb.w	r3, [r3, #3907]	@ 0xf43
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <RF_PrintSlotInfo+0x52>
 8004dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ea8 <RF_PrintSlotInfo+0x138>)
 8004dc0:	e000      	b.n	8004dc4 <RF_PrintSlotInfo+0x54>
 8004dc2:	4b3a      	ldr	r3, [pc, #232]	@ (8004eac <RF_PrintSlotInfo+0x13c>)
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	483a      	ldr	r0, [pc, #232]	@ (8004eb0 <RF_PrintSlotInfo+0x140>)
 8004dc8:	f005 fe0a 	bl	800a9e0 <iprintf>
    printf("Transitions: %d\r\n", slot->count);
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dd2:	f8b3 3f40 	ldrh.w	r3, [r3, #3904]	@ 0xf40
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4836      	ldr	r0, [pc, #216]	@ (8004eb4 <RF_PrintSlotInfo+0x144>)
 8004dda:	f005 fe01 	bl	800a9e0 <iprintf>
    printf("Start Level: %s\r\n", slot->start_level ? "HIGH" : "LOW");
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004de4:	f893 3f42 	ldrb.w	r3, [r3, #3906]	@ 0xf42
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <RF_PrintSlotInfo+0x80>
 8004dec:	4b32      	ldr	r3, [pc, #200]	@ (8004eb8 <RF_PrintSlotInfo+0x148>)
 8004dee:	e000      	b.n	8004df2 <RF_PrintSlotInfo+0x82>
 8004df0:	4b32      	ldr	r3, [pc, #200]	@ (8004ebc <RF_PrintSlotInfo+0x14c>)
 8004df2:	4619      	mov	r1, r3
 8004df4:	4832      	ldr	r0, [pc, #200]	@ (8004ec0 <RF_PrintSlotInfo+0x150>)
 8004df6:	f005 fdf3 	bl	800a9e0 <iprintf>

    if (slot->valid && slot->count > 0) {
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e00:	f893 3f43 	ldrb.w	r3, [r3, #3907]	@ 0xf43
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d048      	beq.n	8004e9a <RF_PrintSlotInfo+0x12a>
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e0e:	f8b3 3f40 	ldrh.w	r3, [r3, #3904]	@ 0xf40
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d041      	beq.n	8004e9a <RF_PrintSlotInfo+0x12a>
        printf("\r\nFirst 10 Timings (us):\r\n");
 8004e16:	482b      	ldr	r0, [pc, #172]	@ (8004ec4 <RF_PrintSlotInfo+0x154>)
 8004e18:	f005 fe52 	bl	800aac0 <puts>
        uint16_t show = slot->count < 10 ? slot->count : 10;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e22:	f8b3 3f40 	ldrh.w	r3, [r3, #3904]	@ 0xf40
 8004e26:	2b0a      	cmp	r3, #10
 8004e28:	bf28      	it	cs
 8004e2a:	230a      	movcs	r3, #10
 8004e2c:	81fb      	strh	r3, [r7, #14]
        for (uint16_t i = 0; i < show; i++) {
 8004e2e:	2300      	movs	r3, #0
 8004e30:	83fb      	strh	r3, [r7, #30]
 8004e32:	e00a      	b.n	8004e4a <RF_PrintSlotInfo+0xda>
            printf("%lu ", slot->timings[i]);
 8004e34:	8bfa      	ldrh	r2, [r7, #30]
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4822      	ldr	r0, [pc, #136]	@ (8004ec8 <RF_PrintSlotInfo+0x158>)
 8004e40:	f005 fdce 	bl	800a9e0 <iprintf>
        for (uint16_t i = 0; i < show; i++) {
 8004e44:	8bfb      	ldrh	r3, [r7, #30]
 8004e46:	3301      	adds	r3, #1
 8004e48:	83fb      	strh	r3, [r7, #30]
 8004e4a:	8bfa      	ldrh	r2, [r7, #30]
 8004e4c:	89fb      	ldrh	r3, [r7, #14]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d3f0      	bcc.n	8004e34 <RF_PrintSlotInfo+0xc4>
        }
        printf("\r\n");
 8004e52:	481e      	ldr	r0, [pc, #120]	@ (8004ecc <RF_PrintSlotInfo+0x15c>)
 8004e54:	f005 fe34 	bl	800aac0 <puts>

        // Calculate total time
        uint32_t total_time = 0;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	61bb      	str	r3, [r7, #24]
        for (uint16_t i = 0; i < slot->count; i++) {
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	82fb      	strh	r3, [r7, #22]
 8004e60:	e009      	b.n	8004e76 <RF_PrintSlotInfo+0x106>
            total_time += slot->timings[i];
 8004e62:	8afa      	ldrh	r2, [r7, #22]
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
        for (uint16_t i = 0; i < slot->count; i++) {
 8004e70:	8afb      	ldrh	r3, [r7, #22]
 8004e72:	3301      	adds	r3, #1
 8004e74:	82fb      	strh	r3, [r7, #22]
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e7c:	f8b3 3f40 	ldrh.w	r3, [r3, #3904]	@ 0xf40
 8004e80:	8afa      	ldrh	r2, [r7, #22]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d3ed      	bcc.n	8004e62 <RF_PrintSlotInfo+0xf2>
        }
        printf("Total Duration: %lu us (%lu ms)\r\n", total_time, total_time / 1000);
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	4a11      	ldr	r2, [pc, #68]	@ (8004ed0 <RF_PrintSlotInfo+0x160>)
 8004e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8e:	099b      	lsrs	r3, r3, #6
 8004e90:	461a      	mov	r2, r3
 8004e92:	69b9      	ldr	r1, [r7, #24]
 8004e94:	480f      	ldr	r0, [pc, #60]	@ (8004ed4 <RF_PrintSlotInfo+0x164>)
 8004e96:	f005 fda3 	bl	800a9e0 <iprintf>
    }
}
 8004e9a:	3720      	adds	r7, #32
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	080107f0 	.word	0x080107f0
 8004ea4:	0801080c 	.word	0x0801080c
 8004ea8:	08010828 	.word	0x08010828
 8004eac:	0801082c 	.word	0x0801082c
 8004eb0:	08010830 	.word	0x08010830
 8004eb4:	0801083c 	.word	0x0801083c
 8004eb8:	08010850 	.word	0x08010850
 8004ebc:	08010858 	.word	0x08010858
 8004ec0:	0801085c 	.word	0x0801085c
 8004ec4:	08010870 	.word	0x08010870
 8004ec8:	0801088c 	.word	0x0801088c
 8004ecc:	08010894 	.word	0x08010894
 8004ed0:	10624dd3 	.word	0x10624dd3
 8004ed4:	08010898 	.word	0x08010898

08004ed8 <RF_PrintSignalInfo>:

/* ==================== Debug ==================== */

void RF_PrintSignalInfo(RF_HandleTypeDef *hrf)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
    printf("\r\n=== RF Signal Info ===\r\n");
 8004ee0:	4856      	ldr	r0, [pc, #344]	@ (800503c <RF_PrintSignalInfo+0x164>)
 8004ee2:	f005 fded 	bl	800aac0 <puts>
    printf("State: %d\r\n", hrf->state);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	7b9b      	ldrb	r3, [r3, #14]
 8004eea:	4619      	mov	r1, r3
 8004eec:	4854      	ldr	r0, [pc, #336]	@ (8005040 <RF_PrintSignalInfo+0x168>)
 8004eee:	f005 fd77 	bl	800a9e0 <iprintf>
    printf("Valid: %s\r\n", hrf->signal.valid ? "YES" : "NO");
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004ef8:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <RF_PrintSignalInfo+0x2c>
 8004f00:	4b50      	ldr	r3, [pc, #320]	@ (8005044 <RF_PrintSignalInfo+0x16c>)
 8004f02:	e000      	b.n	8004f06 <RF_PrintSignalInfo+0x2e>
 8004f04:	4b50      	ldr	r3, [pc, #320]	@ (8005048 <RF_PrintSignalInfo+0x170>)
 8004f06:	4619      	mov	r1, r3
 8004f08:	4850      	ldr	r0, [pc, #320]	@ (800504c <RF_PrintSignalInfo+0x174>)
 8004f0a:	f005 fd69 	bl	800a9e0 <iprintf>
    printf("Transitions: %d\r\n", hrf->signal.count);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004f14:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004f18:	4619      	mov	r1, r3
 8004f1a:	484d      	ldr	r0, [pc, #308]	@ (8005050 <RF_PrintSignalInfo+0x178>)
 8004f1c:	f005 fd60 	bl	800a9e0 <iprintf>
    printf("Start Level: %s\r\n", hrf->signal.start_level ? "HIGH" : "LOW");
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004f26:	f893 3d22 	ldrb.w	r3, [r3, #3362]	@ 0xd22
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <RF_PrintSignalInfo+0x5a>
 8004f2e:	4b49      	ldr	r3, [pc, #292]	@ (8005054 <RF_PrintSignalInfo+0x17c>)
 8004f30:	e000      	b.n	8004f34 <RF_PrintSignalInfo+0x5c>
 8004f32:	4b49      	ldr	r3, [pc, #292]	@ (8005058 <RF_PrintSignalInfo+0x180>)
 8004f34:	4619      	mov	r1, r3
 8004f36:	4849      	ldr	r0, [pc, #292]	@ (800505c <RF_PrintSignalInfo+0x184>)
 8004f38:	f005 fd52 	bl	800a9e0 <iprintf>

    if (hrf->signal.count > 0) {
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004f42:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d070      	beq.n	800502c <RF_PrintSignalInfo+0x154>
        printf("\r\nTimings (us):\r\n");
 8004f4a:	4845      	ldr	r0, [pc, #276]	@ (8005060 <RF_PrintSignalInfo+0x188>)
 8004f4c:	f005 fdb8 	bl	800aac0 <puts>

        // Ilk 50 gecisi goster
        uint16_t show_count = (hrf->signal.count > 50) ? 50 : hrf->signal.count;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004f56:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004f5a:	2b32      	cmp	r3, #50	@ 0x32
 8004f5c:	bf28      	it	cs
 8004f5e:	2332      	movcs	r3, #50	@ 0x32
 8004f60:	81bb      	strh	r3, [r7, #12]

        for (uint16_t i = 0; i < show_count; i++) {
 8004f62:	2300      	movs	r3, #0
 8004f64:	82fb      	strh	r3, [r7, #22]
 8004f66:	e01f      	b.n	8004fa8 <RF_PrintSignalInfo+0xd0>
            printf("%lu ", hrf->signal.timings[i]);
 8004f68:	8afb      	ldrh	r3, [r7, #22]
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 8004f70:	3318      	adds	r3, #24
 8004f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f76:	4619      	mov	r1, r3
 8004f78:	483a      	ldr	r0, [pc, #232]	@ (8005064 <RF_PrintSignalInfo+0x18c>)
 8004f7a:	f005 fd31 	bl	800a9e0 <iprintf>
            if ((i + 1) % 10 == 0) printf("\r\n");
 8004f7e:	8afb      	ldrh	r3, [r7, #22]
 8004f80:	1c59      	adds	r1, r3, #1
 8004f82:	4b39      	ldr	r3, [pc, #228]	@ (8005068 <RF_PrintSignalInfo+0x190>)
 8004f84:	fb83 2301 	smull	r2, r3, r3, r1
 8004f88:	109a      	asrs	r2, r3, #2
 8004f8a:	17cb      	asrs	r3, r1, #31
 8004f8c:	1ad2      	subs	r2, r2, r3
 8004f8e:	4613      	mov	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	1aca      	subs	r2, r1, r3
 8004f98:	2a00      	cmp	r2, #0
 8004f9a:	d102      	bne.n	8004fa2 <RF_PrintSignalInfo+0xca>
 8004f9c:	4833      	ldr	r0, [pc, #204]	@ (800506c <RF_PrintSignalInfo+0x194>)
 8004f9e:	f005 fd8f 	bl	800aac0 <puts>
        for (uint16_t i = 0; i < show_count; i++) {
 8004fa2:	8afb      	ldrh	r3, [r7, #22]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	82fb      	strh	r3, [r7, #22]
 8004fa8:	8afa      	ldrh	r2, [r7, #22]
 8004faa:	89bb      	ldrh	r3, [r7, #12]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d3db      	bcc.n	8004f68 <RF_PrintSignalInfo+0x90>
        }

        if (hrf->signal.count > 50) {
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004fb6:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004fba:	2b32      	cmp	r3, #50	@ 0x32
 8004fbc:	d909      	bls.n	8004fd2 <RF_PrintSignalInfo+0xfa>
            printf("\r\n... ve %d gecis daha\r\n", hrf->signal.count - 50);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004fc4:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8004fc8:	3b32      	subs	r3, #50	@ 0x32
 8004fca:	4619      	mov	r1, r3
 8004fcc:	4828      	ldr	r0, [pc, #160]	@ (8005070 <RF_PrintSignalInfo+0x198>)
 8004fce:	f005 fd07 	bl	800a9e0 <iprintf>
        }

        // Toplam sinyal suresi
        uint32_t total_us = 0;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	613b      	str	r3, [r7, #16]
        for (uint16_t i = 0; i < hrf->signal.count; i++) {
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	81fb      	strh	r3, [r7, #14]
 8004fda:	e00c      	b.n	8004ff6 <RF_PrintSignalInfo+0x11e>
            total_us += hrf->signal.timings[i];
 8004fdc:	89fb      	ldrh	r3, [r7, #14]
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 8004fe4:	3318      	adds	r3, #24
 8004fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	4413      	add	r3, r2
 8004fee:	613b      	str	r3, [r7, #16]
        for (uint16_t i = 0; i < hrf->signal.count; i++) {
 8004ff0:	89fb      	ldrh	r3, [r7, #14]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	81fb      	strh	r3, [r7, #14]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8004ffc:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005000:	89fa      	ldrh	r2, [r7, #14]
 8005002:	429a      	cmp	r2, r3
 8005004:	d3ea      	bcc.n	8004fdc <RF_PrintSignalInfo+0x104>
        }
        printf("\r\nToplam Sure: %lu us (%.2f ms)\r\n", total_us, total_us / 1000.0f);
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	ee07 3a90 	vmov	s15, r3
 800500c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005010:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005074 <RF_PrintSignalInfo+0x19c>
 8005014:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005018:	ee16 0a90 	vmov	r0, s13
 800501c:	f7fb fa9c 	bl	8000558 <__aeabi_f2d>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	6939      	ldr	r1, [r7, #16]
 8005026:	4814      	ldr	r0, [pc, #80]	@ (8005078 <RF_PrintSignalInfo+0x1a0>)
 8005028:	f005 fcda 	bl	800a9e0 <iprintf>
    }

    printf("======================\r\n");
 800502c:	4813      	ldr	r0, [pc, #76]	@ (800507c <RF_PrintSignalInfo+0x1a4>)
 800502e:	f005 fd47 	bl	800aac0 <puts>
}
 8005032:	bf00      	nop
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	080108bc 	.word	0x080108bc
 8005040:	080108d8 	.word	0x080108d8
 8005044:	08010828 	.word	0x08010828
 8005048:	0801082c 	.word	0x0801082c
 800504c:	08010830 	.word	0x08010830
 8005050:	0801083c 	.word	0x0801083c
 8005054:	08010850 	.word	0x08010850
 8005058:	08010858 	.word	0x08010858
 800505c:	0801085c 	.word	0x0801085c
 8005060:	080108e4 	.word	0x080108e4
 8005064:	0801088c 	.word	0x0801088c
 8005068:	66666667 	.word	0x66666667
 800506c:	08010894 	.word	0x08010894
 8005070:	080108f8 	.word	0x080108f8
 8005074:	447a0000 	.word	0x447a0000
 8005078:	08010914 	.word	0x08010914
 800507c:	08010938 	.word	0x08010938

08005080 <RF_AnalyzeSignal>:

/**
 * @brief Yakalanan sinyali analiz et ve kalitesini degerlendir
 */
void RF_AnalyzeSignal(RF_HandleTypeDef *hrf)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b094      	sub	sp, #80	@ 0x50
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
    printf("\r\n\r\n");
 8005088:	489e      	ldr	r0, [pc, #632]	@ (8005304 <RF_AnalyzeSignal+0x284>)
 800508a:	f005 fd19 	bl	800aac0 <puts>
    printf("         SINYAL ANALIZI                   \r\n");
 800508e:	489e      	ldr	r0, [pc, #632]	@ (8005308 <RF_AnalyzeSignal+0x288>)
 8005090:	f005 fd16 	bl	800aac0 <puts>
    printf("\r\n");
 8005094:	489d      	ldr	r0, [pc, #628]	@ (800530c <RF_AnalyzeSignal+0x28c>)
 8005096:	f005 fd13 	bl	800aac0 <puts>

    if (!hrf->signal.valid || hrf->signal.count == 0) {
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80050a0:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 80050a4:	f083 0301 	eor.w	r3, r3, #1
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d106      	bne.n	80050bc <RF_AnalyzeSignal+0x3c>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80050b4:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d103      	bne.n	80050c4 <RF_AnalyzeSignal+0x44>
        printf("\r\n  [HATA] Analiz edilecek sinyal yok!\r\n");
 80050bc:	4894      	ldr	r0, [pc, #592]	@ (8005310 <RF_AnalyzeSignal+0x290>)
 80050be:	f005 fcff 	bl	800aac0 <puts>
        return;
 80050c2:	e1da      	b.n	800547a <RF_AnalyzeSignal+0x3fa>
    }

    // Temel istatistikler
    uint32_t min_pulse = 0xFFFFFFFF;
 80050c4:	f04f 33ff 	mov.w	r3, #4294967295
 80050c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    uint32_t max_pulse = 0;
 80050ca:	2300      	movs	r3, #0
 80050cc:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint32_t total_us = 0;
 80050ce:	2300      	movs	r3, #0
 80050d0:	647b      	str	r3, [r7, #68]	@ 0x44
    uint32_t short_count = 0;  // < 500us
 80050d2:	2300      	movs	r3, #0
 80050d4:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t long_count = 0;   // >= 500us
 80050d6:	2300      	movs	r3, #0
 80050d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint16_t i = 0; i < hrf->signal.count; i++) {
 80050da:	2300      	movs	r3, #0
 80050dc:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80050de:	e025      	b.n	800512c <RF_AnalyzeSignal+0xac>
        uint32_t pulse = hrf->signal.timings[i];
 80050e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 80050e8:	3318      	adds	r3, #24
 80050ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050ee:	60fb      	str	r3, [r7, #12]
        total_us += pulse;
 80050f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	4413      	add	r3, r2
 80050f6:	647b      	str	r3, [r7, #68]	@ 0x44

        if (pulse < min_pulse) min_pulse = pulse;
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d201      	bcs.n	8005104 <RF_AnalyzeSignal+0x84>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (pulse > max_pulse) max_pulse = pulse;
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005108:	429a      	cmp	r2, r3
 800510a:	d901      	bls.n	8005110 <RF_AnalyzeSignal+0x90>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	64bb      	str	r3, [r7, #72]	@ 0x48

        if (pulse < 500) short_count++;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005116:	d203      	bcs.n	8005120 <RF_AnalyzeSignal+0xa0>
 8005118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800511a:	3301      	adds	r3, #1
 800511c:	643b      	str	r3, [r7, #64]	@ 0x40
 800511e:	e002      	b.n	8005126 <RF_AnalyzeSignal+0xa6>
        else long_count++;
 8005120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005122:	3301      	adds	r3, #1
 8005124:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint16_t i = 0; i < hrf->signal.count; i++) {
 8005126:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005128:	3301      	adds	r3, #1
 800512a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005132:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005136:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005138:	429a      	cmp	r2, r3
 800513a:	d3d1      	bcc.n	80050e0 <RF_AnalyzeSignal+0x60>
    }

    float avg_pulse = (float)total_us / hrf->signal.count;
 800513c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800513e:	ee07 3a90 	vmov	s15, r3
 8005142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800514c:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005150:	ee07 3a90 	vmov	s15, r3
 8005154:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800515c:	edc7 7a07 	vstr	s15, [r7, #28]

    printf("\r\n[TEMEL ISTATISTIKLER]\r\n");
 8005160:	486c      	ldr	r0, [pc, #432]	@ (8005314 <RF_AnalyzeSignal+0x294>)
 8005162:	f005 fcad 	bl	800aac0 <puts>
    printf("  Gecis sayisi: %d\r\n", hrf->signal.count);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800516c:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005170:	4619      	mov	r1, r3
 8005172:	4869      	ldr	r0, [pc, #420]	@ (8005318 <RF_AnalyzeSignal+0x298>)
 8005174:	f005 fc34 	bl	800a9e0 <iprintf>
    printf("  Toplam sure: %lu us (%.2f ms)\r\n", total_us, total_us / 1000.0f);
 8005178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800517a:	ee07 3a90 	vmov	s15, r3
 800517e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005182:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800531c <RF_AnalyzeSignal+0x29c>
 8005186:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800518a:	ee16 0a90 	vmov	r0, s13
 800518e:	f7fb f9e3 	bl	8000558 <__aeabi_f2d>
 8005192:	4602      	mov	r2, r0
 8005194:	460b      	mov	r3, r1
 8005196:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005198:	4861      	ldr	r0, [pc, #388]	@ (8005320 <RF_AnalyzeSignal+0x2a0>)
 800519a:	f005 fc21 	bl	800a9e0 <iprintf>
    printf("  Min pulse: %lu us\r\n", min_pulse);
 800519e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80051a0:	4860      	ldr	r0, [pc, #384]	@ (8005324 <RF_AnalyzeSignal+0x2a4>)
 80051a2:	f005 fc1d 	bl	800a9e0 <iprintf>
    printf("  Max pulse: %lu us\r\n", max_pulse);
 80051a6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80051a8:	485f      	ldr	r0, [pc, #380]	@ (8005328 <RF_AnalyzeSignal+0x2a8>)
 80051aa:	f005 fc19 	bl	800a9e0 <iprintf>
    printf("  Ort pulse: %.1f us\r\n", avg_pulse);
 80051ae:	69f8      	ldr	r0, [r7, #28]
 80051b0:	f7fb f9d2 	bl	8000558 <__aeabi_f2d>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	485c      	ldr	r0, [pc, #368]	@ (800532c <RF_AnalyzeSignal+0x2ac>)
 80051ba:	f005 fc11 	bl	800a9e0 <iprintf>
    printf("  Kisa (<%dus): %lu\r\n", 500, short_count);
 80051be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80051c0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80051c4:	485a      	ldr	r0, [pc, #360]	@ (8005330 <RF_AnalyzeSignal+0x2b0>)
 80051c6:	f005 fc0b 	bl	800a9e0 <iprintf>
    printf("  Uzun (>=%dus): %lu\r\n", 500, long_count);
 80051ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051cc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80051d0:	4858      	ldr	r0, [pc, #352]	@ (8005334 <RF_AnalyzeSignal+0x2b4>)
 80051d2:	f005 fc05 	bl	800a9e0 <iprintf>

    // Protokol tahmini
    printf("\r\n[PROTOKOL TAHMINI]\r\n");
 80051d6:	4858      	ldr	r0, [pc, #352]	@ (8005338 <RF_AnalyzeSignal+0x2b8>)
 80051d8:	f005 fc72 	bl	800aac0 <puts>
    // Tipik protokol ozellikleri:
    // PT2262/EV1527: ~350us short, ~1050us long (1:3 oran)
    // HCS301 (Rolling): ~400us base
    // Generic OOK: degisken

    float ratio = (float)max_pulse / min_pulse;
 80051dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051de:	ee07 3a90 	vmov	s15, r3
 80051e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051e8:	ee07 3a90 	vmov	s15, r3
 80051ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051f4:	edc7 7a06 	vstr	s15, [r7, #24]
    printf("  Max/Min orani: %.2f\r\n", ratio);
 80051f8:	69b8      	ldr	r0, [r7, #24]
 80051fa:	f7fb f9ad 	bl	8000558 <__aeabi_f2d>
 80051fe:	4602      	mov	r2, r0
 8005200:	460b      	mov	r3, r1
 8005202:	484e      	ldr	r0, [pc, #312]	@ (800533c <RF_AnalyzeSignal+0x2bc>)
 8005204:	f005 fbec 	bl	800a9e0 <iprintf>

    if (ratio >= 2.5f && ratio <= 3.5f) {
 8005208:	edd7 7a06 	vldr	s15, [r7, #24]
 800520c:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8005210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005218:	db14      	blt.n	8005244 <RF_AnalyzeSignal+0x1c4>
 800521a:	edd7 7a06 	vldr	s15, [r7, #24]
 800521e:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8005222:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522a:	d80b      	bhi.n	8005244 <RF_AnalyzeSignal+0x1c4>
        printf("  Tahmin: PT2262/EV1527 benzeri (1:3 kodlama)\r\n");
 800522c:	4844      	ldr	r0, [pc, #272]	@ (8005340 <RF_AnalyzeSignal+0x2c0>)
 800522e:	f005 fc47 	bl	800aac0 <puts>
        printf("  Short bit: ~%lu us\r\n", min_pulse);
 8005232:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005234:	4843      	ldr	r0, [pc, #268]	@ (8005344 <RF_AnalyzeSignal+0x2c4>)
 8005236:	f005 fbd3 	bl	800a9e0 <iprintf>
        printf("  Long bit: ~%lu us\r\n", max_pulse);
 800523a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800523c:	4842      	ldr	r0, [pc, #264]	@ (8005348 <RF_AnalyzeSignal+0x2c8>)
 800523e:	f005 fbcf 	bl	800a9e0 <iprintf>
 8005242:	e018      	b.n	8005276 <RF_AnalyzeSignal+0x1f6>
    } else if (ratio >= 1.8f && ratio <= 2.2f) {
 8005244:	edd7 7a06 	vldr	s15, [r7, #24]
 8005248:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800534c <RF_AnalyzeSignal+0x2cc>
 800524c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005254:	db0c      	blt.n	8005270 <RF_AnalyzeSignal+0x1f0>
 8005256:	edd7 7a06 	vldr	s15, [r7, #24]
 800525a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8005350 <RF_AnalyzeSignal+0x2d0>
 800525e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005266:	d803      	bhi.n	8005270 <RF_AnalyzeSignal+0x1f0>
        printf("  Tahmin: Manchester veya 1:2 kodlama\r\n");
 8005268:	483a      	ldr	r0, [pc, #232]	@ (8005354 <RF_AnalyzeSignal+0x2d4>)
 800526a:	f005 fc29 	bl	800aac0 <puts>
 800526e:	e002      	b.n	8005276 <RF_AnalyzeSignal+0x1f6>
    } else {
        printf("  Tahmin: Ozel protokol veya rolling code\r\n");
 8005270:	4839      	ldr	r0, [pc, #228]	@ (8005358 <RF_AnalyzeSignal+0x2d8>)
 8005272:	f005 fc25 	bl	800aac0 <puts>
    }

    // Tekrar eden desen arama
    printf("\r\n[DESEN ANALIZI]\r\n");
 8005276:	4839      	ldr	r0, [pc, #228]	@ (800535c <RF_AnalyzeSignal+0x2dc>)
 8005278:	f005 fc22 	bl	800aac0 <puts>

    // Ilk 20 pulse'u referans al, tekrari ara
    if (hrf->signal.count >= 40) {
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005282:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005286:	2b27      	cmp	r3, #39	@ 0x27
 8005288:	f240 8098 	bls.w	80053bc <RF_AnalyzeSignal+0x33c>
        int pattern_len = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	637b      	str	r3, [r7, #52]	@ 0x34
        int tolerance = 50;  // us
 8005290:	2332      	movs	r3, #50	@ 0x32
 8005292:	617b      	str	r3, [r7, #20]

        // 10-30 arasi desen uzunlugu dene
        for (int len = 10; len <= 30 && len <= hrf->signal.count / 2; len++) {
 8005294:	230a      	movs	r3, #10
 8005296:	633b      	str	r3, [r7, #48]	@ 0x30
 8005298:	e065      	b.n	8005366 <RF_AnalyzeSignal+0x2e6>
            int match = 1;
 800529a:	2301      	movs	r3, #1
 800529c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            for (int i = 0; i < len && match; i++) {
 800529e:	2300      	movs	r3, #0
 80052a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052a2:	e021      	b.n	80052e8 <RF_AnalyzeSignal+0x268>
                int diff = (int)hrf->signal.timings[i] - (int)hrf->signal.timings[i + len];
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a8:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 80052ac:	3318      	adds	r3, #24
 80052ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052b2:	4619      	mov	r1, r3
 80052b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	4413      	add	r3, r2
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 80052c0:	3318      	adds	r3, #24
 80052c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052c6:	1acb      	subs	r3, r1, r3
 80052c8:	627b      	str	r3, [r7, #36]	@ 0x24
                if (diff < 0) diff = -diff;
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	da02      	bge.n	80052d6 <RF_AnalyzeSignal+0x256>
 80052d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d2:	425b      	negs	r3, r3
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
                if (diff > tolerance) match = 0;
 80052d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	429a      	cmp	r2, r3
 80052dc:	dd01      	ble.n	80052e2 <RF_AnalyzeSignal+0x262>
 80052de:	2300      	movs	r3, #0
 80052e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            for (int i = 0; i < len && match; i++) {
 80052e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e4:	3301      	adds	r3, #1
 80052e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ec:	429a      	cmp	r2, r3
 80052ee:	da02      	bge.n	80052f6 <RF_AnalyzeSignal+0x276>
 80052f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1d6      	bne.n	80052a4 <RF_AnalyzeSignal+0x224>
            }
            if (match) {
 80052f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d031      	beq.n	8005360 <RF_AnalyzeSignal+0x2e0>
                pattern_len = len;
 80052fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fe:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 8005300:	e03f      	b.n	8005382 <RF_AnalyzeSignal+0x302>
 8005302:	bf00      	nop
 8005304:	08010950 	.word	0x08010950
 8005308:	080109d8 	.word	0x080109d8
 800530c:	08010a0c 	.word	0x08010a0c
 8005310:	08010a94 	.word	0x08010a94
 8005314:	08010abc 	.word	0x08010abc
 8005318:	08010ad8 	.word	0x08010ad8
 800531c:	447a0000 	.word	0x447a0000
 8005320:	08010af0 	.word	0x08010af0
 8005324:	08010b14 	.word	0x08010b14
 8005328:	08010b2c 	.word	0x08010b2c
 800532c:	08010b44 	.word	0x08010b44
 8005330:	08010b5c 	.word	0x08010b5c
 8005334:	08010b74 	.word	0x08010b74
 8005338:	08010b8c 	.word	0x08010b8c
 800533c:	08010ba4 	.word	0x08010ba4
 8005340:	08010bbc 	.word	0x08010bbc
 8005344:	08010bec 	.word	0x08010bec
 8005348:	08010c04 	.word	0x08010c04
 800534c:	3fe66666 	.word	0x3fe66666
 8005350:	400ccccd 	.word	0x400ccccd
 8005354:	08010c1c 	.word	0x08010c1c
 8005358:	08010c44 	.word	0x08010c44
 800535c:	08010c70 	.word	0x08010c70
        for (int len = 10; len <= 30 && len <= hrf->signal.count / 2; len++) {
 8005360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005362:	3301      	adds	r3, #1
 8005364:	633b      	str	r3, [r7, #48]	@ 0x30
 8005366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005368:	2b1e      	cmp	r3, #30
 800536a:	dc0a      	bgt.n	8005382 <RF_AnalyzeSignal+0x302>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005372:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005376:	085b      	lsrs	r3, r3, #1
 8005378:	b29b      	uxth	r3, r3
 800537a:	461a      	mov	r2, r3
 800537c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537e:	4293      	cmp	r3, r2
 8005380:	dd8b      	ble.n	800529a <RF_AnalyzeSignal+0x21a>
            }
        }

        if (pattern_len > 0) {
 8005382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005384:	2b00      	cmp	r3, #0
 8005386:	dd15      	ble.n	80053b4 <RF_AnalyzeSignal+0x334>
            printf("  Tekrar eden desen bulundu!\r\n");
 8005388:	483d      	ldr	r0, [pc, #244]	@ (8005480 <RF_AnalyzeSignal+0x400>)
 800538a:	f005 fb99 	bl	800aac0 <puts>
            printf("  Desen uzunlugu: %d gecis\r\n", pattern_len);
 800538e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005390:	483c      	ldr	r0, [pc, #240]	@ (8005484 <RF_AnalyzeSignal+0x404>)
 8005392:	f005 fb25 	bl	800a9e0 <iprintf>
            int repeats = hrf->signal.count / pattern_len;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800539c:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80053a0:	461a      	mov	r2, r3
 80053a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053a4:	fb92 f3f3 	sdiv	r3, r2, r3
 80053a8:	613b      	str	r3, [r7, #16]
            printf("  Tekrar sayisi: ~%d\r\n", repeats);
 80053aa:	6939      	ldr	r1, [r7, #16]
 80053ac:	4836      	ldr	r0, [pc, #216]	@ (8005488 <RF_AnalyzeSignal+0x408>)
 80053ae:	f005 fb17 	bl	800a9e0 <iprintf>
 80053b2:	e006      	b.n	80053c2 <RF_AnalyzeSignal+0x342>
        } else {
            printf("  Belirgin tekrar deseni bulunamadi.\r\n");
 80053b4:	4835      	ldr	r0, [pc, #212]	@ (800548c <RF_AnalyzeSignal+0x40c>)
 80053b6:	f005 fb83 	bl	800aac0 <puts>
 80053ba:	e002      	b.n	80053c2 <RF_AnalyzeSignal+0x342>
        }
    } else {
        printf("  Desen analizi icin yeterli veri yok (min 40 gecis)\r\n");
 80053bc:	4834      	ldr	r0, [pc, #208]	@ (8005490 <RF_AnalyzeSignal+0x410>)
 80053be:	f005 fb7f 	bl	800aac0 <puts>
    }

    // Kalite degerlendirmesi
    printf("\r\n[KALITE DEGERLENDIRMESI]\r\n");
 80053c2:	4834      	ldr	r0, [pc, #208]	@ (8005494 <RF_AnalyzeSignal+0x414>)
 80053c4:	f005 fb7c 	bl	800aac0 <puts>
    int quality_score = 0;
 80053c8:	2300      	movs	r3, #0
 80053ca:	623b      	str	r3, [r7, #32]

    if (hrf->signal.count >= 20) quality_score += 25;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80053d2:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80053d6:	2b13      	cmp	r3, #19
 80053d8:	d902      	bls.n	80053e0 <RF_AnalyzeSignal+0x360>
 80053da:	6a3b      	ldr	r3, [r7, #32]
 80053dc:	3319      	adds	r3, #25
 80053de:	623b      	str	r3, [r7, #32]
    if (hrf->signal.count >= 50) quality_score += 15;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80053e6:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80053ea:	2b31      	cmp	r3, #49	@ 0x31
 80053ec:	d902      	bls.n	80053f4 <RF_AnalyzeSignal+0x374>
 80053ee:	6a3b      	ldr	r3, [r7, #32]
 80053f0:	330f      	adds	r3, #15
 80053f2:	623b      	str	r3, [r7, #32]
    if (min_pulse >= 100 && min_pulse <= 2000) quality_score += 20;
 80053f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053f6:	2b63      	cmp	r3, #99	@ 0x63
 80053f8:	d906      	bls.n	8005408 <RF_AnalyzeSignal+0x388>
 80053fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053fc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005400:	d802      	bhi.n	8005408 <RF_AnalyzeSignal+0x388>
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	3314      	adds	r3, #20
 8005406:	623b      	str	r3, [r7, #32]
    if (max_pulse <= 10000) quality_score += 20;
 8005408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800540a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800540e:	4293      	cmp	r3, r2
 8005410:	d802      	bhi.n	8005418 <RF_AnalyzeSignal+0x398>
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	3314      	adds	r3, #20
 8005416:	623b      	str	r3, [r7, #32]
    if (ratio >= 1.5f && ratio <= 4.0f) quality_score += 20;
 8005418:	edd7 7a06 	vldr	s15, [r7, #24]
 800541c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8005420:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005428:	db0b      	blt.n	8005442 <RF_AnalyzeSignal+0x3c2>
 800542a:	edd7 7a06 	vldr	s15, [r7, #24]
 800542e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005432:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543a:	d802      	bhi.n	8005442 <RF_AnalyzeSignal+0x3c2>
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	3314      	adds	r3, #20
 8005440:	623b      	str	r3, [r7, #32]

    printf("  Kalite skoru: %d/100\r\n", quality_score);
 8005442:	6a39      	ldr	r1, [r7, #32]
 8005444:	4814      	ldr	r0, [pc, #80]	@ (8005498 <RF_AnalyzeSignal+0x418>)
 8005446:	f005 facb 	bl	800a9e0 <iprintf>

    if (quality_score >= 80) {
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	2b4f      	cmp	r3, #79	@ 0x4f
 800544e:	dd03      	ble.n	8005458 <RF_AnalyzeSignal+0x3d8>
        printf("  [MUKEMMEL] Sinyal replay icin uygun!\r\n");
 8005450:	4812      	ldr	r0, [pc, #72]	@ (800549c <RF_AnalyzeSignal+0x41c>)
 8005452:	f005 fb35 	bl	800aac0 <puts>
 8005456:	e010      	b.n	800547a <RF_AnalyzeSignal+0x3fa>
    } else if (quality_score >= 60) {
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	2b3b      	cmp	r3, #59	@ 0x3b
 800545c:	dd03      	ble.n	8005466 <RF_AnalyzeSignal+0x3e6>
        printf("  [IYI] Sinyal muhtemelen calisir.\r\n");
 800545e:	4810      	ldr	r0, [pc, #64]	@ (80054a0 <RF_AnalyzeSignal+0x420>)
 8005460:	f005 fb2e 	bl	800aac0 <puts>
 8005464:	e009      	b.n	800547a <RF_AnalyzeSignal+0x3fa>
    } else if (quality_score >= 40) {
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	2b27      	cmp	r3, #39	@ 0x27
 800546a:	dd03      	ble.n	8005474 <RF_AnalyzeSignal+0x3f4>
        printf("  [ORTA] Sinyal zayif, tekrar dene.\r\n");
 800546c:	480d      	ldr	r0, [pc, #52]	@ (80054a4 <RF_AnalyzeSignal+0x424>)
 800546e:	f005 fb27 	bl	800aac0 <puts>
 8005472:	e002      	b.n	800547a <RF_AnalyzeSignal+0x3fa>
    } else {
        printf("  [ZAYIF] Sinyal kalitesiz, yakalamayi tekrarla.\r\n");
 8005474:	480c      	ldr	r0, [pc, #48]	@ (80054a8 <RF_AnalyzeSignal+0x428>)
 8005476:	f005 fb23 	bl	800aac0 <puts>
    }
}
 800547a:	3750      	adds	r7, #80	@ 0x50
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	08010c84 	.word	0x08010c84
 8005484:	08010ca4 	.word	0x08010ca4
 8005488:	08010cc4 	.word	0x08010cc4
 800548c:	08010cdc 	.word	0x08010cdc
 8005490:	08010d04 	.word	0x08010d04
 8005494:	08010d3c 	.word	0x08010d3c
 8005498:	08010d58 	.word	0x08010d58
 800549c:	08010d74 	.word	0x08010d74
 80054a0:	08010d9c 	.word	0x08010d9c
 80054a4:	08010dc0 	.word	0x08010dc0
 80054a8:	08010de8 	.word	0x08010de8

080054ac <RF_CaptureTest>:

/**
 * @brief Sinyal yakalama testi - otomatik capture ve analiz
 */
void RF_CaptureTest(RF_HandleTypeDef *hrf, CC1101_HandleTypeDef *hcc_rx, uint16_t timeout_ms)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b088      	sub	sp, #32
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	4613      	mov	r3, r2
 80054b8:	80fb      	strh	r3, [r7, #6]
    printf("\r\n\r\n");
 80054ba:	4854      	ldr	r0, [pc, #336]	@ (800560c <RF_CaptureTest+0x160>)
 80054bc:	f005 fb00 	bl	800aac0 <puts>
    printf("       SINYAL YAKALAMA TESTI              \r\n");
 80054c0:	4853      	ldr	r0, [pc, #332]	@ (8005610 <RF_CaptureTest+0x164>)
 80054c2:	f005 fafd 	bl	800aac0 <puts>
    printf("\r\n");
 80054c6:	4853      	ldr	r0, [pc, #332]	@ (8005614 <RF_CaptureTest+0x168>)
 80054c8:	f005 fafa 	bl	800aac0 <puts>
    printf("  Timeout: %d ms\r\n", timeout_ms);
 80054cc:	88fb      	ldrh	r3, [r7, #6]
 80054ce:	4619      	mov	r1, r3
 80054d0:	4851      	ldr	r0, [pc, #324]	@ (8005618 <RF_CaptureTest+0x16c>)
 80054d2:	f005 fa85 	bl	800a9e0 <iprintf>
    printf("  Kumandaya basin ve basili tutun...\r\n\r\n");
 80054d6:	4851      	ldr	r0, [pc, #324]	@ (800561c <RF_CaptureTest+0x170>)
 80054d8:	f005 faf2 	bl	800aac0 <puts>

    // RX moduna al
    CC1101_SetRxMode(hcc_rx);
 80054dc:	68b8      	ldr	r0, [r7, #8]
 80054de:	f7fb ff5d 	bl	800139c <CC1101_SetRxMode>
    HAL_Delay(10);
 80054e2:	200a      	movs	r0, #10
 80054e4:	f000 fd2a 	bl	8005f3c <HAL_Delay>

    // Yakalamaya basla
    RF_StartCapture(hrf);
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f7ff f995 	bl	8004818 <RF_StartCapture>

    uint32_t start = HAL_GetTick();
 80054ee:	f000 fd19 	bl	8005f24 <HAL_GetTick>
 80054f2:	6178      	str	r0, [r7, #20]
    uint16_t last_count = 0;
 80054f4:	2300      	movs	r3, #0
 80054f6:	83fb      	strh	r3, [r7, #30]
    int dots = 0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	61bb      	str	r3, [r7, #24]

    printf("  Bekleniyor");
 80054fc:	4848      	ldr	r0, [pc, #288]	@ (8005620 <RF_CaptureTest+0x174>)
 80054fe:	f005 fa6f 	bl	800a9e0 <iprintf>

    while (HAL_GetTick() - start < timeout_ms) {
 8005502:	e039      	b.n	8005578 <RF_CaptureTest+0xcc>
        RF_Process(hrf);
 8005504:	68f8      	ldr	r0, [r7, #12]
 8005506:	f7ff fa85 	bl	8004a14 <RF_Process>

        // Yakalama tamamlandi mi?
        if (hrf->state == RF_STATE_CAPTURED) {
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	7b9b      	ldrb	r3, [r3, #14]
 800550e:	2b02      	cmp	r3, #2
 8005510:	d103      	bne.n	800551a <RF_CaptureTest+0x6e>
            printf("\r\n\r\n  [OK] Yakalama tamamlandi!\r\n");
 8005512:	4844      	ldr	r0, [pc, #272]	@ (8005624 <RF_CaptureTest+0x178>)
 8005514:	f005 fad4 	bl	800aac0 <puts>
            break;
 8005518:	e036      	b.n	8005588 <RF_CaptureTest+0xdc>
        }

        // Ilerleme goster
        if (hrf->signal.count > last_count) {
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005520:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005524:	8bfa      	ldrh	r2, [r7, #30]
 8005526:	429a      	cmp	r2, r3
 8005528:	d20f      	bcs.n	800554a <RF_CaptureTest+0x9e>
            printf("\r  Yakalaniyor: %d gecis...    ", hrf->signal.count);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005530:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005534:	4619      	mov	r1, r3
 8005536:	483c      	ldr	r0, [pc, #240]	@ (8005628 <RF_CaptureTest+0x17c>)
 8005538:	f005 fa52 	bl	800a9e0 <iprintf>
            last_count = hrf->signal.count;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005542:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 8005546:	83fb      	strh	r3, [r7, #30]
 8005548:	e013      	b.n	8005572 <RF_CaptureTest+0xc6>
        } else {
            if (++dots % 10 == 0) printf(".");
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	3301      	adds	r3, #1
 800554e:	61bb      	str	r3, [r7, #24]
 8005550:	69b9      	ldr	r1, [r7, #24]
 8005552:	4b36      	ldr	r3, [pc, #216]	@ (800562c <RF_CaptureTest+0x180>)
 8005554:	fb83 2301 	smull	r2, r3, r3, r1
 8005558:	109a      	asrs	r2, r3, #2
 800555a:	17cb      	asrs	r3, r1, #31
 800555c:	1ad2      	subs	r2, r2, r3
 800555e:	4613      	mov	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	1aca      	subs	r2, r1, r3
 8005568:	2a00      	cmp	r2, #0
 800556a:	d102      	bne.n	8005572 <RF_CaptureTest+0xc6>
 800556c:	202e      	movs	r0, #46	@ 0x2e
 800556e:	f005 fa49 	bl	800aa04 <putchar>
        }

        HAL_Delay(50);
 8005572:	2032      	movs	r0, #50	@ 0x32
 8005574:	f000 fce2 	bl	8005f3c <HAL_Delay>
    while (HAL_GetTick() - start < timeout_ms) {
 8005578:	f000 fcd4 	bl	8005f24 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	1ad2      	subs	r2, r2, r3
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	429a      	cmp	r2, r3
 8005586:	d3bd      	bcc.n	8005504 <RF_CaptureTest+0x58>
    }

    // Timeout kontrolu
    if (hrf->state == RF_STATE_CAPTURING) {
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	7b9b      	ldrb	r3, [r3, #14]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d105      	bne.n	800559c <RF_CaptureTest+0xf0>
        RF_StopCapture(hrf);
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f7ff f964 	bl	800485e <RF_StopCapture>
        printf("\r\n\r\n  [TIMEOUT] Sure doldu.\r\n");
 8005596:	4826      	ldr	r0, [pc, #152]	@ (8005630 <RF_CaptureTest+0x184>)
 8005598:	f005 fa92 	bl	800aac0 <puts>
    }

    // Sonuc
    printf("\r\n  --- SONUC ---\r\n");
 800559c:	4825      	ldr	r0, [pc, #148]	@ (8005634 <RF_CaptureTest+0x188>)
 800559e:	f005 fa8f 	bl	800aac0 <puts>
    printf("  Durum: %s\r\n",
           hrf->signal.valid ? "BASARILI" : "BASARISIZ");
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80055a8:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
    printf("  Durum: %s\r\n",
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <RF_CaptureTest+0x108>
 80055b0:	4b21      	ldr	r3, [pc, #132]	@ (8005638 <RF_CaptureTest+0x18c>)
 80055b2:	e000      	b.n	80055b6 <RF_CaptureTest+0x10a>
 80055b4:	4b21      	ldr	r3, [pc, #132]	@ (800563c <RF_CaptureTest+0x190>)
 80055b6:	4619      	mov	r1, r3
 80055b8:	4821      	ldr	r0, [pc, #132]	@ (8005640 <RF_CaptureTest+0x194>)
 80055ba:	f005 fa11 	bl	800a9e0 <iprintf>
    printf("  Yakalanan gecis: %d\r\n", hrf->signal.count);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80055c4:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80055c8:	4619      	mov	r1, r3
 80055ca:	481e      	ldr	r0, [pc, #120]	@ (8005644 <RF_CaptureTest+0x198>)
 80055cc:	f005 fa08 	bl	800a9e0 <iprintf>

    if (hrf->signal.valid) {
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80055d6:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <RF_CaptureTest+0x13a>
        // Otomatik analiz
        RF_AnalyzeSignal(hrf);
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7ff fd4e 	bl	8005080 <RF_AnalyzeSignal>
        printf("    - Kumanda 433 MHz degil\r\n");
        printf("    - GDO0 pin sorunu (pull-up?)\r\n");
        printf("    - Kumanda pili zayif\r\n");
        printf("    - Anten baglantisi\r\n");
    }
}
 80055e4:	e00e      	b.n	8005604 <RF_CaptureTest+0x158>
        printf("\r\n  Olasi nedenler:\r\n");
 80055e6:	4818      	ldr	r0, [pc, #96]	@ (8005648 <RF_CaptureTest+0x19c>)
 80055e8:	f005 fa6a 	bl	800aac0 <puts>
        printf("    - Kumanda 433 MHz degil\r\n");
 80055ec:	4817      	ldr	r0, [pc, #92]	@ (800564c <RF_CaptureTest+0x1a0>)
 80055ee:	f005 fa67 	bl	800aac0 <puts>
        printf("    - GDO0 pin sorunu (pull-up?)\r\n");
 80055f2:	4817      	ldr	r0, [pc, #92]	@ (8005650 <RF_CaptureTest+0x1a4>)
 80055f4:	f005 fa64 	bl	800aac0 <puts>
        printf("    - Kumanda pili zayif\r\n");
 80055f8:	4816      	ldr	r0, [pc, #88]	@ (8005654 <RF_CaptureTest+0x1a8>)
 80055fa:	f005 fa61 	bl	800aac0 <puts>
        printf("    - Anten baglantisi\r\n");
 80055fe:	4816      	ldr	r0, [pc, #88]	@ (8005658 <RF_CaptureTest+0x1ac>)
 8005600:	f005 fa5e 	bl	800aac0 <puts>
}
 8005604:	bf00      	nop
 8005606:	3720      	adds	r7, #32
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	08010950 	.word	0x08010950
 8005610:	08010e1c 	.word	0x08010e1c
 8005614:	08010a0c 	.word	0x08010a0c
 8005618:	08010e50 	.word	0x08010e50
 800561c:	08010e64 	.word	0x08010e64
 8005620:	08010e8c 	.word	0x08010e8c
 8005624:	08010e9c 	.word	0x08010e9c
 8005628:	08010ec0 	.word	0x08010ec0
 800562c:	66666667 	.word	0x66666667
 8005630:	08010ee0 	.word	0x08010ee0
 8005634:	08010f00 	.word	0x08010f00
 8005638:	08010f14 	.word	0x08010f14
 800563c:	08010f20 	.word	0x08010f20
 8005640:	08010f2c 	.word	0x08010f2c
 8005644:	08010f3c 	.word	0x08010f3c
 8005648:	08010f54 	.word	0x08010f54
 800564c:	08010f6c 	.word	0x08010f6c
 8005650:	08010f8c 	.word	0x08010f8c
 8005654:	08010fb0 	.word	0x08010fb0
 8005658:	08010fcc 	.word	0x08010fcc

0800565c <RF_ReplayTest>:

/**
 * @brief Sinyal replay testi - yakalanan sinyali gonder ve dogrula
 */
void RF_ReplayTest(RF_HandleTypeDef *hrf, CC1101_HandleTypeDef *hcc_tx)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b088      	sub	sp, #32
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
    printf("\r\n\r\n");
 8005666:	4869      	ldr	r0, [pc, #420]	@ (800580c <RF_ReplayTest+0x1b0>)
 8005668:	f005 fa2a 	bl	800aac0 <puts>
    printf("       SINYAL REPLAY TESTI                \r\n");
 800566c:	4868      	ldr	r0, [pc, #416]	@ (8005810 <RF_ReplayTest+0x1b4>)
 800566e:	f005 fa27 	bl	800aac0 <puts>
    printf("\r\n");
 8005672:	4868      	ldr	r0, [pc, #416]	@ (8005814 <RF_ReplayTest+0x1b8>)
 8005674:	f005 fa24 	bl	800aac0 <puts>

    if (!hrf->signal.valid) {
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800567e:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 8005682:	f083 0301 	eor.w	r3, r3, #1
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	d006      	beq.n	800569a <RF_ReplayTest+0x3e>
        printf("\r\n  [HATA] Gonderilecek sinyal yok!\r\n");
 800568c:	4862      	ldr	r0, [pc, #392]	@ (8005818 <RF_ReplayTest+0x1bc>)
 800568e:	f005 fa17 	bl	800aac0 <puts>
        printf("  Once 'c' veya 'C' ile sinyal yakala.\r\n");
 8005692:	4862      	ldr	r0, [pc, #392]	@ (800581c <RF_ReplayTest+0x1c0>)
 8005694:	f005 fa14 	bl	800aac0 <puts>
        return;
 8005698:	e0b4      	b.n	8005804 <RF_ReplayTest+0x1a8>
    }

    printf("\r\n  Sinyal bilgisi:\r\n");
 800569a:	4861      	ldr	r0, [pc, #388]	@ (8005820 <RF_ReplayTest+0x1c4>)
 800569c:	f005 fa10 	bl	800aac0 <puts>
    printf("    Gecis sayisi: %d\r\n", hrf->signal.count);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80056a6:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80056aa:	4619      	mov	r1, r3
 80056ac:	485d      	ldr	r0, [pc, #372]	@ (8005824 <RF_ReplayTest+0x1c8>)
 80056ae:	f005 f997 	bl	800a9e0 <iprintf>

    uint32_t total_us = 0;
 80056b2:	2300      	movs	r3, #0
 80056b4:	61fb      	str	r3, [r7, #28]
    for (uint16_t i = 0; i < hrf->signal.count; i++) {
 80056b6:	2300      	movs	r3, #0
 80056b8:	837b      	strh	r3, [r7, #26]
 80056ba:	e00c      	b.n	80056d6 <RF_ReplayTest+0x7a>
        total_us += hrf->signal.timings[i];
 80056bc:	8b7b      	ldrh	r3, [r7, #26]
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 80056c4:	3318      	adds	r3, #24
 80056c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ca:	69fa      	ldr	r2, [r7, #28]
 80056cc:	4413      	add	r3, r2
 80056ce:	61fb      	str	r3, [r7, #28]
    for (uint16_t i = 0; i < hrf->signal.count; i++) {
 80056d0:	8b7b      	ldrh	r3, [r7, #26]
 80056d2:	3301      	adds	r3, #1
 80056d4:	837b      	strh	r3, [r7, #26]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80056dc:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80056e0:	8b7a      	ldrh	r2, [r7, #26]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d3ea      	bcc.n	80056bc <RF_ReplayTest+0x60>
    }
    printf("    Sinyal suresi: %.2f ms\r\n", total_us / 1000.0f);
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	ee07 3a90 	vmov	s15, r3
 80056ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056f0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8005828 <RF_ReplayTest+0x1cc>
 80056f4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80056f8:	ee16 0a90 	vmov	r0, s13
 80056fc:	f7fa ff2c 	bl	8000558 <__aeabi_f2d>
 8005700:	4602      	mov	r2, r0
 8005702:	460b      	mov	r3, r1
 8005704:	4849      	ldr	r0, [pc, #292]	@ (800582c <RF_ReplayTest+0x1d0>)
 8005706:	f005 f96b 	bl	800a9e0 <iprintf>
    printf("    Tekrar sayisi: %d\r\n", RF_REPLAY_COUNT);
 800570a:	2101      	movs	r1, #1
 800570c:	4848      	ldr	r0, [pc, #288]	@ (8005830 <RF_ReplayTest+0x1d4>)
 800570e:	f005 f967 	bl	800a9e0 <iprintf>

    printf("\r\n  TX moduna geciliyor...\r\n");
 8005712:	4848      	ldr	r0, [pc, #288]	@ (8005834 <RF_ReplayTest+0x1d8>)
 8005714:	f005 f9d4 	bl	800aac0 <puts>
    CC1101_SetTxMode(hcc_tx);
 8005718:	6838      	ldr	r0, [r7, #0]
 800571a:	f7fb fe6d 	bl	80013f8 <CC1101_SetTxMode>
    HAL_Delay(10);
 800571e:	200a      	movs	r0, #10
 8005720:	f000 fc0c 	bl	8005f3c <HAL_Delay>

    printf("  Sinyal gonderiliyor");
 8005724:	4844      	ldr	r0, [pc, #272]	@ (8005838 <RF_ReplayTest+0x1dc>)
 8005726:	f005 f95b 	bl	800a9e0 <iprintf>

    for (int i = 0; i < RF_REPLAY_COUNT; i++) {
 800572a:	2300      	movs	r3, #0
 800572c:	617b      	str	r3, [r7, #20]
 800572e:	e059      	b.n	80057e4 <RF_ReplayTest+0x188>
        printf(".");
 8005730:	202e      	movs	r0, #46	@ 0x2e
 8005732:	f005 f967 	bl	800aa04 <putchar>

        // KRITIK: Interrupt'lari kapama (Test edildi, gerek yok)
        // __disable_irq();

        uint8_t current_level = !hrf->signal.start_level;   //  TX invert
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800573c:	f893 3d22 	ldrb.w	r3, [r3, #3362]	@ 0xd22
 8005740:	2b00      	cmp	r3, #0
 8005742:	bf0c      	ite	eq
 8005744:	2301      	moveq	r3, #1
 8005746:	2300      	movne	r3, #0
 8005748:	b2db      	uxtb	r3, r3
 800574a:	74fb      	strb	r3, [r7, #19]

        // Use FULL signal duration (no trimming) to match capture exactly
        uint16_t start_index = 0;
 800574c:	2300      	movs	r3, #0
 800574e:	817b      	strh	r3, [r7, #10]

        for (uint16_t j = start_index; j < hrf->signal.count; j++) {
 8005750:	897b      	ldrh	r3, [r7, #10]
 8005752:	823b      	strh	r3, [r7, #16]
 8005754:	e030      	b.n	80057b8 <RF_ReplayTest+0x15c>
            // Normal logic
            if (current_level) {
 8005756:	7cfb      	ldrb	r3, [r7, #19]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d008      	beq.n	800576e <RF_ReplayTest+0x112>
                HAL_GPIO_WritePin(hrf->tx_port, hrf->tx_pin, GPIO_PIN_SET);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6898      	ldr	r0, [r3, #8]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	899b      	ldrh	r3, [r3, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	4619      	mov	r1, r3
 8005768:	f001 fa30 	bl	8006bcc <HAL_GPIO_WritePin>
 800576c:	e007      	b.n	800577e <RF_ReplayTest+0x122>
            } else {
                HAL_GPIO_WritePin(hrf->tx_port, hrf->tx_pin, GPIO_PIN_RESET);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6898      	ldr	r0, [r3, #8]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	899b      	ldrh	r3, [r3, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	4619      	mov	r1, r3
 800577a:	f001 fa27 	bl	8006bcc <HAL_GPIO_WritePin>
            }

            // Orijinal timing'leri kullan, sadece cok uzun olanlari sinirla
            uint32_t delay_us = hrf->signal.timings[j];
 800577e:	8a3b      	ldrh	r3, [r7, #16]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 8005786:	3318      	adds	r3, #24
 8005788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800578c:	60fb      	str	r3, [r7, #12]
            if (delay_us > 50000) {
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005794:	4293      	cmp	r3, r2
 8005796:	d902      	bls.n	800579e <RF_ReplayTest+0x142>
                delay_us = 50000;  // Max 50ms ile sinirla
 8005798:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800579c:	60fb      	str	r3, [r7, #12]
            }
            RF_DelayMicroseconds(delay_us);
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f7ff f9ec 	bl	8004b7c <RF_DelayMicroseconds>
            current_level = !current_level;
 80057a4:	7cfb      	ldrb	r3, [r7, #19]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bf0c      	ite	eq
 80057aa:	2301      	moveq	r3, #1
 80057ac:	2300      	movne	r3, #0
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	74fb      	strb	r3, [r7, #19]
        for (uint16_t j = start_index; j < hrf->signal.count; j++) {
 80057b2:	8a3b      	ldrh	r3, [r7, #16]
 80057b4:	3301      	adds	r3, #1
 80057b6:	823b      	strh	r3, [r7, #16]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 80057be:	f8b3 3d20 	ldrh.w	r3, [r3, #3360]	@ 0xd20
 80057c2:	8a3a      	ldrh	r2, [r7, #16]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d3c6      	bcc.n	8005756 <RF_ReplayTest+0xfa>
        }

        HAL_GPIO_WritePin(hrf->tx_port, hrf->tx_pin, GPIO_PIN_RESET);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6898      	ldr	r0, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	899b      	ldrh	r3, [r3, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	4619      	mov	r1, r3
 80057d4:	f001 f9fa 	bl	8006bcc <HAL_GPIO_WritePin>

        // Interrupt'lari tekrar ac
        // __enable_irq();

        HAL_Delay(20);
 80057d8:	2014      	movs	r0, #20
 80057da:	f000 fbaf 	bl	8005f3c <HAL_Delay>
    for (int i = 0; i < RF_REPLAY_COUNT; i++) {
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	3301      	adds	r3, #1
 80057e2:	617b      	str	r3, [r7, #20]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	dda2      	ble.n	8005730 <RF_ReplayTest+0xd4>
    }

    printf(" Tamamlandi!\r\n");
 80057ea:	4814      	ldr	r0, [pc, #80]	@ (800583c <RF_ReplayTest+0x1e0>)
 80057ec:	f005 f968 	bl	800aac0 <puts>

    CC1101_SetIdleMode(hcc_tx);
 80057f0:	6838      	ldr	r0, [r7, #0]
 80057f2:	f7fb fe20 	bl	8001436 <CC1101_SetIdleMode>

    printf("\r\n  [OK] Sinyal %d kez gonderildi.\r\n", RF_REPLAY_COUNT);
 80057f6:	2101      	movs	r1, #1
 80057f8:	4811      	ldr	r0, [pc, #68]	@ (8005840 <RF_ReplayTest+0x1e4>)
 80057fa:	f005 f8f1 	bl	800a9e0 <iprintf>
    printf("  Hedef cihaz tepki verdi mi kontrol edin.\r\n");
 80057fe:	4811      	ldr	r0, [pc, #68]	@ (8005844 <RF_ReplayTest+0x1e8>)
 8005800:	f005 f95e 	bl	800aac0 <puts>
}
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	08010950 	.word	0x08010950
 8005810:	08010fe4 	.word	0x08010fe4
 8005814:	08010a0c 	.word	0x08010a0c
 8005818:	08011018 	.word	0x08011018
 800581c:	08011040 	.word	0x08011040
 8005820:	08011068 	.word	0x08011068
 8005824:	08011080 	.word	0x08011080
 8005828:	447a0000 	.word	0x447a0000
 800582c:	08011098 	.word	0x08011098
 8005830:	080110b8 	.word	0x080110b8
 8005834:	080110d0 	.word	0x080110d0
 8005838:	080110ec 	.word	0x080110ec
 800583c:	08011104 	.word	0x08011104
 8005840:	08011114 	.word	0x08011114
 8005844:	0801113c 	.word	0x0801113c

08005848 <RF_FullTest>:

/**
 * @brief Tam test dongusu - yakala, analiz et, gonder
 */
void RF_FullTest(RF_HandleTypeDef *hrf, CC1101_HandleTypeDef *hcc_rx, CC1101_HandleTypeDef *hcc_tx)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
    printf("\r\n");
 8005854:	481f      	ldr	r0, [pc, #124]	@ (80058d4 <RF_FullTest+0x8c>)
 8005856:	f005 f933 	bl	800aac0 <puts>
    printf("########################################\r\n");
 800585a:	481f      	ldr	r0, [pc, #124]	@ (80058d8 <RF_FullTest+0x90>)
 800585c:	f005 f930 	bl	800aac0 <puts>
    printf("#     TAM TEST DONGUSU BASLIYOR        #\r\n");
 8005860:	481e      	ldr	r0, [pc, #120]	@ (80058dc <RF_FullTest+0x94>)
 8005862:	f005 f92d 	bl	800aac0 <puts>
    printf("########################################\r\n");
 8005866:	481c      	ldr	r0, [pc, #112]	@ (80058d8 <RF_FullTest+0x90>)
 8005868:	f005 f92a 	bl	800aac0 <puts>

    // Adim 1: Yakala
    printf("\r\n>>> ADIM 1/3: SINYAL YAKALAMA\r\n");
 800586c:	481c      	ldr	r0, [pc, #112]	@ (80058e0 <RF_FullTest+0x98>)
 800586e:	f005 f927 	bl	800aac0 <puts>
    RF_CaptureTest(hrf, hcc_rx, 10000);
 8005872:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005876:	68b9      	ldr	r1, [r7, #8]
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	f7ff fe17 	bl	80054ac <RF_CaptureTest>

    if (!hrf->signal.valid) {
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8005884:	f893 3d23 	ldrb.w	r3, [r3, #3363]	@ 0xd23
 8005888:	f083 0301 	eor.w	r3, r3, #1
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <RF_FullTest+0x52>
        printf("\r\n[IPTAL] Sinyal yakalanamadi, test sonlandirildi.\r\n");
 8005892:	4814      	ldr	r0, [pc, #80]	@ (80058e4 <RF_FullTest+0x9c>)
 8005894:	f005 f914 	bl	800aac0 <puts>
        return;
 8005898:	e019      	b.n	80058ce <RF_FullTest+0x86>
    }

    // Adim 2: Analiz (zaten CaptureTest icinde yapildi)
    printf("\r\n>>> ADIM 2/3: ANALIZ TAMAMLANDI\r\n");
 800589a:	4813      	ldr	r0, [pc, #76]	@ (80058e8 <RF_FullTest+0xa0>)
 800589c:	f005 f910 	bl	800aac0 <puts>

    // Adim 3: Replay
    printf("\r\n>>> ADIM 3/3: REPLAY\r\n");
 80058a0:	4812      	ldr	r0, [pc, #72]	@ (80058ec <RF_FullTest+0xa4>)
 80058a2:	f005 f90d 	bl	800aac0 <puts>
    printf("  3 saniye icinde hedef cihazi hazirlayn...\r\n");
 80058a6:	4812      	ldr	r0, [pc, #72]	@ (80058f0 <RF_FullTest+0xa8>)
 80058a8:	f005 f90a 	bl	800aac0 <puts>
    HAL_Delay(3000);
 80058ac:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80058b0:	f000 fb44 	bl	8005f3c <HAL_Delay>

    RF_ReplayTest(hrf, hcc_tx);
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f7ff fed0 	bl	800565c <RF_ReplayTest>

    printf("\r\n########################################\r\n");
 80058bc:	480d      	ldr	r0, [pc, #52]	@ (80058f4 <RF_FullTest+0xac>)
 80058be:	f005 f8ff 	bl	800aac0 <puts>
    printf("#     TAM TEST DONGUSU TAMAMLANDI      #\r\n");
 80058c2:	480d      	ldr	r0, [pc, #52]	@ (80058f8 <RF_FullTest+0xb0>)
 80058c4:	f005 f8fc 	bl	800aac0 <puts>
    printf("########################################\r\n");
 80058c8:	4803      	ldr	r0, [pc, #12]	@ (80058d8 <RF_FullTest+0x90>)
 80058ca:	f005 f8f9 	bl	800aac0 <puts>
}
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	08010894 	.word	0x08010894
 80058d8:	08011168 	.word	0x08011168
 80058dc:	08011194 	.word	0x08011194
 80058e0:	080111c0 	.word	0x080111c0
 80058e4:	080111e4 	.word	0x080111e4
 80058e8:	08011218 	.word	0x08011218
 80058ec:	0801123c 	.word	0x0801123c
 80058f0:	08011254 	.word	0x08011254
 80058f4:	08011284 	.word	0x08011284
 80058f8:	080112b0 	.word	0x080112b0

080058fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005902:	2300      	movs	r3, #0
 8005904:	607b      	str	r3, [r7, #4]
 8005906:	4b10      	ldr	r3, [pc, #64]	@ (8005948 <HAL_MspInit+0x4c>)
 8005908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590a:	4a0f      	ldr	r2, [pc, #60]	@ (8005948 <HAL_MspInit+0x4c>)
 800590c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005910:	6453      	str	r3, [r2, #68]	@ 0x44
 8005912:	4b0d      	ldr	r3, [pc, #52]	@ (8005948 <HAL_MspInit+0x4c>)
 8005914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800591a:	607b      	str	r3, [r7, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800591e:	2300      	movs	r3, #0
 8005920:	603b      	str	r3, [r7, #0]
 8005922:	4b09      	ldr	r3, [pc, #36]	@ (8005948 <HAL_MspInit+0x4c>)
 8005924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005926:	4a08      	ldr	r2, [pc, #32]	@ (8005948 <HAL_MspInit+0x4c>)
 8005928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800592c:	6413      	str	r3, [r2, #64]	@ 0x40
 800592e:	4b06      	ldr	r3, [pc, #24]	@ (8005948 <HAL_MspInit+0x4c>)
 8005930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005936:	603b      	str	r3, [r7, #0]
 8005938:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800593a:	2007      	movs	r0, #7
 800593c:	f000 fbf2 	bl	8006124 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005940:	bf00      	nop
 8005942:	3708      	adds	r7, #8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	40023800 	.word	0x40023800

0800594c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b08a      	sub	sp, #40	@ 0x28
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005954:	f107 0314 	add.w	r3, r7, #20
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	605a      	str	r2, [r3, #4]
 800595e:	609a      	str	r2, [r3, #8]
 8005960:	60da      	str	r2, [r3, #12]
 8005962:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a19      	ldr	r2, [pc, #100]	@ (80059d0 <HAL_SPI_MspInit+0x84>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d12b      	bne.n	80059c6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800596e:	2300      	movs	r3, #0
 8005970:	613b      	str	r3, [r7, #16]
 8005972:	4b18      	ldr	r3, [pc, #96]	@ (80059d4 <HAL_SPI_MspInit+0x88>)
 8005974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005976:	4a17      	ldr	r2, [pc, #92]	@ (80059d4 <HAL_SPI_MspInit+0x88>)
 8005978:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800597c:	6453      	str	r3, [r2, #68]	@ 0x44
 800597e:	4b15      	ldr	r3, [pc, #84]	@ (80059d4 <HAL_SPI_MspInit+0x88>)
 8005980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005982:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005986:	613b      	str	r3, [r7, #16]
 8005988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800598a:	2300      	movs	r3, #0
 800598c:	60fb      	str	r3, [r7, #12]
 800598e:	4b11      	ldr	r3, [pc, #68]	@ (80059d4 <HAL_SPI_MspInit+0x88>)
 8005990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005992:	4a10      	ldr	r2, [pc, #64]	@ (80059d4 <HAL_SPI_MspInit+0x88>)
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	6313      	str	r3, [r2, #48]	@ 0x30
 800599a:	4b0e      	ldr	r3, [pc, #56]	@ (80059d4 <HAL_SPI_MspInit+0x88>)
 800599c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80059a6:	23e0      	movs	r3, #224	@ 0xe0
 80059a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059aa:	2302      	movs	r3, #2
 80059ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059ae:	2300      	movs	r3, #0
 80059b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059b2:	2303      	movs	r3, #3
 80059b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80059b6:	2305      	movs	r3, #5
 80059b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059ba:	f107 0314 	add.w	r3, r7, #20
 80059be:	4619      	mov	r1, r3
 80059c0:	4805      	ldr	r0, [pc, #20]	@ (80059d8 <HAL_SPI_MspInit+0x8c>)
 80059c2:	f000 ff67 	bl	8006894 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80059c6:	bf00      	nop
 80059c8:	3728      	adds	r7, #40	@ 0x28
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	40013000 	.word	0x40013000
 80059d4:	40023800 	.word	0x40023800
 80059d8:	40020000 	.word	0x40020000

080059dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b08a      	sub	sp, #40	@ 0x28
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059e4:	f107 0314 	add.w	r3, r7, #20
 80059e8:	2200      	movs	r2, #0
 80059ea:	601a      	str	r2, [r3, #0]
 80059ec:	605a      	str	r2, [r3, #4]
 80059ee:	609a      	str	r2, [r3, #8]
 80059f0:	60da      	str	r2, [r3, #12]
 80059f2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059fc:	d133      	bne.n	8005a66 <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80059fe:	2300      	movs	r3, #0
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	4b1b      	ldr	r3, [pc, #108]	@ (8005a70 <HAL_TIM_Base_MspInit+0x94>)
 8005a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a06:	4a1a      	ldr	r2, [pc, #104]	@ (8005a70 <HAL_TIM_Base_MspInit+0x94>)
 8005a08:	f043 0301 	orr.w	r3, r3, #1
 8005a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a0e:	4b18      	ldr	r3, [pc, #96]	@ (8005a70 <HAL_TIM_Base_MspInit+0x94>)
 8005a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	613b      	str	r3, [r7, #16]
 8005a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	4b14      	ldr	r3, [pc, #80]	@ (8005a70 <HAL_TIM_Base_MspInit+0x94>)
 8005a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a22:	4a13      	ldr	r2, [pc, #76]	@ (8005a70 <HAL_TIM_Base_MspInit+0x94>)
 8005a24:	f043 0301 	orr.w	r3, r3, #1
 8005a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a2a:	4b11      	ldr	r3, [pc, #68]	@ (8005a70 <HAL_TIM_Base_MspInit+0x94>)
 8005a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005a36:	2301      	movs	r3, #1
 8005a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a42:	2300      	movs	r3, #0
 8005a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005a46:	2301      	movs	r3, #1
 8005a48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a4a:	f107 0314 	add.w	r3, r7, #20
 8005a4e:	4619      	mov	r1, r3
 8005a50:	4808      	ldr	r0, [pc, #32]	@ (8005a74 <HAL_TIM_Base_MspInit+0x98>)
 8005a52:	f000 ff1f 	bl	8006894 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005a56:	2200      	movs	r2, #0
 8005a58:	2100      	movs	r1, #0
 8005a5a:	201c      	movs	r0, #28
 8005a5c:	f000 fb6d 	bl	800613a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005a60:	201c      	movs	r0, #28
 8005a62:	f000 fb86 	bl	8006172 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8005a66:	bf00      	nop
 8005a68:	3728      	adds	r7, #40	@ 0x28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	40023800 	.word	0x40023800
 8005a74:	40020000 	.word	0x40020000

08005a78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08a      	sub	sp, #40	@ 0x28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a80:	f107 0314 	add.w	r3, r7, #20
 8005a84:	2200      	movs	r2, #0
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	605a      	str	r2, [r3, #4]
 8005a8a:	609a      	str	r2, [r3, #8]
 8005a8c:	60da      	str	r2, [r3, #12]
 8005a8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a1d      	ldr	r2, [pc, #116]	@ (8005b0c <HAL_UART_MspInit+0x94>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d133      	bne.n	8005b02 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	613b      	str	r3, [r7, #16]
 8005a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8005b10 <HAL_UART_MspInit+0x98>)
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8005b10 <HAL_UART_MspInit+0x98>)
 8005aa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aaa:	4b19      	ldr	r3, [pc, #100]	@ (8005b10 <HAL_UART_MspInit+0x98>)
 8005aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ab2:	613b      	str	r3, [r7, #16]
 8005ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60fb      	str	r3, [r7, #12]
 8005aba:	4b15      	ldr	r3, [pc, #84]	@ (8005b10 <HAL_UART_MspInit+0x98>)
 8005abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005abe:	4a14      	ldr	r2, [pc, #80]	@ (8005b10 <HAL_UART_MspInit+0x98>)
 8005ac0:	f043 0301 	orr.w	r3, r3, #1
 8005ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ac6:	4b12      	ldr	r3, [pc, #72]	@ (8005b10 <HAL_UART_MspInit+0x98>)
 8005ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	60fb      	str	r3, [r7, #12]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005ad2:	230c      	movs	r3, #12
 8005ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ada:	2300      	movs	r3, #0
 8005adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005ae2:	2307      	movs	r3, #7
 8005ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ae6:	f107 0314 	add.w	r3, r7, #20
 8005aea:	4619      	mov	r1, r3
 8005aec:	4809      	ldr	r0, [pc, #36]	@ (8005b14 <HAL_UART_MspInit+0x9c>)
 8005aee:	f000 fed1 	bl	8006894 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005af2:	2200      	movs	r2, #0
 8005af4:	2100      	movs	r1, #0
 8005af6:	2026      	movs	r0, #38	@ 0x26
 8005af8:	f000 fb1f 	bl	800613a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005afc:	2026      	movs	r0, #38	@ 0x26
 8005afe:	f000 fb38 	bl	8006172 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8005b02:	bf00      	nop
 8005b04:	3728      	adds	r7, #40	@ 0x28
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	40004400 	.word	0x40004400
 8005b10:	40023800 	.word	0x40023800
 8005b14:	40020000 	.word	0x40020000

08005b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005b1c:	bf00      	nop
 8005b1e:	e7fd      	b.n	8005b1c <NMI_Handler+0x4>

08005b20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b24:	bf00      	nop
 8005b26:	e7fd      	b.n	8005b24 <HardFault_Handler+0x4>

08005b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b2c:	bf00      	nop
 8005b2e:	e7fd      	b.n	8005b2c <MemManage_Handler+0x4>

08005b30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b34:	bf00      	nop
 8005b36:	e7fd      	b.n	8005b34 <BusFault_Handler+0x4>

08005b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b3c:	bf00      	nop
 8005b3e:	e7fd      	b.n	8005b3c <UsageFault_Handler+0x4>

08005b40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b44:	bf00      	nop
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b52:	bf00      	nop
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b60:	bf00      	nop
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b6e:	f000 f9c5 	bl	8005efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b72:	bf00      	nop
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005b7c:	4802      	ldr	r0, [pc, #8]	@ (8005b88 <TIM2_IRQHandler+0x10>)
 8005b7e:	f002 fb6b 	bl	8008258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005b82:	bf00      	nop
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	20000268 	.word	0x20000268

08005b8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005b90:	4802      	ldr	r0, [pc, #8]	@ (8005b9c <USART2_IRQHandler+0x10>)
 8005b92:	f003 f9e1 	bl	8008f58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005b96:	bf00      	nop
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	200002b0 	.word	0x200002b0

08005ba0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	af00      	add	r7, sp, #0
  return 1;
 8005ba4:	2301      	movs	r3, #1
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <_kill>:

int _kill(int pid, int sig)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005bba:	f005 f8b3 	bl	800ad24 <__errno>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2216      	movs	r2, #22
 8005bc2:	601a      	str	r2, [r3, #0]
  return -1;
 8005bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3708      	adds	r7, #8
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <_exit>:

void _exit (int status)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff ffe7 	bl	8005bb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005be2:	bf00      	nop
 8005be4:	e7fd      	b.n	8005be2 <_exit+0x12>

08005be6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b086      	sub	sp, #24
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	617b      	str	r3, [r7, #20]
 8005bf6:	e00a      	b.n	8005c0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005bf8:	f3af 8000 	nop.w
 8005bfc:	4601      	mov	r1, r0
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	1c5a      	adds	r2, r3, #1
 8005c02:	60ba      	str	r2, [r7, #8]
 8005c04:	b2ca      	uxtb	r2, r1
 8005c06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	617b      	str	r3, [r7, #20]
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	dbf0      	blt.n	8005bf8 <_read+0x12>
  }

  return len;
 8005c16:	687b      	ldr	r3, [r7, #4]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005c28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005c48:	605a      	str	r2, [r3, #4]
  return 0;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <_isatty>:

int _isatty(int file)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005c60:	2301      	movs	r3, #1
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b085      	sub	sp, #20
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	60f8      	str	r0, [r7, #12]
 8005c76:	60b9      	str	r1, [r7, #8]
 8005c78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005c90:	4a14      	ldr	r2, [pc, #80]	@ (8005ce4 <_sbrk+0x5c>)
 8005c92:	4b15      	ldr	r3, [pc, #84]	@ (8005ce8 <_sbrk+0x60>)
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c9c:	4b13      	ldr	r3, [pc, #76]	@ (8005cec <_sbrk+0x64>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d102      	bne.n	8005caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ca4:	4b11      	ldr	r3, [pc, #68]	@ (8005cec <_sbrk+0x64>)
 8005ca6:	4a12      	ldr	r2, [pc, #72]	@ (8005cf0 <_sbrk+0x68>)
 8005ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005caa:	4b10      	ldr	r3, [pc, #64]	@ (8005cec <_sbrk+0x64>)
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d207      	bcs.n	8005cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005cb8:	f005 f834 	bl	800ad24 <__errno>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	220c      	movs	r2, #12
 8005cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc6:	e009      	b.n	8005cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005cc8:	4b08      	ldr	r3, [pc, #32]	@ (8005cec <_sbrk+0x64>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005cce:	4b07      	ldr	r3, [pc, #28]	@ (8005cec <_sbrk+0x64>)
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	4a05      	ldr	r2, [pc, #20]	@ (8005cec <_sbrk+0x64>)
 8005cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005cda:	68fb      	ldr	r3, [r7, #12]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	20018000 	.word	0x20018000
 8005ce8:	00000400 	.word	0x00000400
 8005cec:	20008068 	.word	0x20008068
 8005cf0:	200081c0 	.word	0x200081c0

08005cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005cf8:	4b06      	ldr	r3, [pc, #24]	@ (8005d14 <SystemInit+0x20>)
 8005cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfe:	4a05      	ldr	r2, [pc, #20]	@ (8005d14 <SystemInit+0x20>)
 8005d00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005d08:	bf00      	nop
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	e000ed00 	.word	0xe000ed00

08005d18 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005d1e:	4b34      	ldr	r3, [pc, #208]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f003 030c 	and.w	r3, r3, #12
 8005d26:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	2b08      	cmp	r3, #8
 8005d2c:	d011      	beq.n	8005d52 <SystemCoreClockUpdate+0x3a>
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	2b08      	cmp	r3, #8
 8005d32:	d844      	bhi.n	8005dbe <SystemCoreClockUpdate+0xa6>
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <SystemCoreClockUpdate+0x2a>
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d004      	beq.n	8005d4a <SystemCoreClockUpdate+0x32>
 8005d40:	e03d      	b.n	8005dbe <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8005d42:	4b2c      	ldr	r3, [pc, #176]	@ (8005df4 <SystemCoreClockUpdate+0xdc>)
 8005d44:	4a2c      	ldr	r2, [pc, #176]	@ (8005df8 <SystemCoreClockUpdate+0xe0>)
 8005d46:	601a      	str	r2, [r3, #0]
      break;
 8005d48:	e03d      	b.n	8005dc6 <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8005df4 <SystemCoreClockUpdate+0xdc>)
 8005d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8005dfc <SystemCoreClockUpdate+0xe4>)
 8005d4e:	601a      	str	r2, [r3, #0]
      break;
 8005d50:	e039      	b.n	8005dc6 <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005d52:	4b27      	ldr	r3, [pc, #156]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	0d9b      	lsrs	r3, r3, #22
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d5e:	4b24      	ldr	r3, [pc, #144]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d66:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00c      	beq.n	8005d88 <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005d6e:	4a23      	ldr	r2, [pc, #140]	@ (8005dfc <SystemCoreClockUpdate+0xe4>)
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d76:	4a1e      	ldr	r2, [pc, #120]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005d78:	6852      	ldr	r2, [r2, #4]
 8005d7a:	0992      	lsrs	r2, r2, #6
 8005d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d80:	fb02 f303 	mul.w	r3, r2, r3
 8005d84:	617b      	str	r3, [r7, #20]
 8005d86:	e00b      	b.n	8005da0 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005d88:	4a1b      	ldr	r2, [pc, #108]	@ (8005df8 <SystemCoreClockUpdate+0xe0>)
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d90:	4a17      	ldr	r2, [pc, #92]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005d92:	6852      	ldr	r2, [r2, #4]
 8005d94:	0992      	lsrs	r2, r2, #6
 8005d96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d9a:	fb02 f303 	mul.w	r3, r2, r3
 8005d9e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005da0:	4b13      	ldr	r3, [pc, #76]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	0c1b      	lsrs	r3, r3, #16
 8005da6:	f003 0303 	and.w	r3, r3, #3
 8005daa:	3301      	adds	r3, #1
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db8:	4a0e      	ldr	r2, [pc, #56]	@ (8005df4 <SystemCoreClockUpdate+0xdc>)
 8005dba:	6013      	str	r3, [r2, #0]
      break;
 8005dbc:	e003      	b.n	8005dc6 <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 8005dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005df4 <SystemCoreClockUpdate+0xdc>)
 8005dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8005df8 <SystemCoreClockUpdate+0xe0>)
 8005dc2:	601a      	str	r2, [r3, #0]
      break;
 8005dc4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8005df0 <SystemCoreClockUpdate+0xd8>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	f003 030f 	and.w	r3, r3, #15
 8005dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8005e00 <SystemCoreClockUpdate+0xe8>)
 8005dd2:	5cd3      	ldrb	r3, [r2, r3]
 8005dd4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005dd6:	4b07      	ldr	r3, [pc, #28]	@ (8005df4 <SystemCoreClockUpdate+0xdc>)
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8005de0:	4a04      	ldr	r2, [pc, #16]	@ (8005df4 <SystemCoreClockUpdate+0xdc>)
 8005de2:	6013      	str	r3, [r2, #0]
}
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	40023800 	.word	0x40023800
 8005df4:	20000000 	.word	0x20000000
 8005df8:	00f42400 	.word	0x00f42400
 8005dfc:	007a1200 	.word	0x007a1200
 8005e00:	080112dc 	.word	0x080112dc

08005e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005e04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005e3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005e08:	f7ff ff74 	bl	8005cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e0c:	480c      	ldr	r0, [pc, #48]	@ (8005e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e0e:	490d      	ldr	r1, [pc, #52]	@ (8005e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e10:	4a0d      	ldr	r2, [pc, #52]	@ (8005e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e14:	e002      	b.n	8005e1c <LoopCopyDataInit>

08005e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e1a:	3304      	adds	r3, #4

08005e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e20:	d3f9      	bcc.n	8005e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e22:	4a0a      	ldr	r2, [pc, #40]	@ (8005e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e24:	4c0a      	ldr	r4, [pc, #40]	@ (8005e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e28:	e001      	b.n	8005e2e <LoopFillZerobss>

08005e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e2c:	3204      	adds	r2, #4

08005e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e30:	d3fb      	bcc.n	8005e2a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005e32:	f004 ff7d 	bl	800ad30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e36:	f7fc ff05 	bl	8002c44 <main>
  bx  lr    
 8005e3a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005e3c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8005e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e44:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8005e48:	0801167c 	.word	0x0801167c
  ldr r2, =_sbss
 8005e4c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8005e50:	200081bc 	.word	0x200081bc

08005e54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e54:	e7fe      	b.n	8005e54 <ADC_IRQHandler>
	...

08005e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e98 <HAL_Init+0x40>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a0d      	ldr	r2, [pc, #52]	@ (8005e98 <HAL_Init+0x40>)
 8005e62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005e68:	4b0b      	ldr	r3, [pc, #44]	@ (8005e98 <HAL_Init+0x40>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005e98 <HAL_Init+0x40>)
 8005e6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005e74:	4b08      	ldr	r3, [pc, #32]	@ (8005e98 <HAL_Init+0x40>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a07      	ldr	r2, [pc, #28]	@ (8005e98 <HAL_Init+0x40>)
 8005e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e80:	2003      	movs	r0, #3
 8005e82:	f000 f94f 	bl	8006124 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005e86:	2000      	movs	r0, #0
 8005e88:	f000 f808 	bl	8005e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005e8c:	f7ff fd36 	bl	80058fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	40023c00 	.word	0x40023c00

08005e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ea4:	4b12      	ldr	r3, [pc, #72]	@ (8005ef0 <HAL_InitTick+0x54>)
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	4b12      	ldr	r3, [pc, #72]	@ (8005ef4 <HAL_InitTick+0x58>)
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	4619      	mov	r1, r3
 8005eae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005eb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f000 f967 	bl	800618e <HAL_SYSTICK_Config>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e00e      	b.n	8005ee8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b0f      	cmp	r3, #15
 8005ece:	d80a      	bhi.n	8005ee6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	6879      	ldr	r1, [r7, #4]
 8005ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed8:	f000 f92f 	bl	800613a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005edc:	4a06      	ldr	r2, [pc, #24]	@ (8005ef8 <HAL_InitTick+0x5c>)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	e000      	b.n	8005ee8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3708      	adds	r7, #8
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	20000000 	.word	0x20000000
 8005ef4:	20000008 	.word	0x20000008
 8005ef8:	20000004 	.word	0x20000004

08005efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005efc:	b480      	push	{r7}
 8005efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f00:	4b06      	ldr	r3, [pc, #24]	@ (8005f1c <HAL_IncTick+0x20>)
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	461a      	mov	r2, r3
 8005f06:	4b06      	ldr	r3, [pc, #24]	@ (8005f20 <HAL_IncTick+0x24>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	4a04      	ldr	r2, [pc, #16]	@ (8005f20 <HAL_IncTick+0x24>)
 8005f0e:	6013      	str	r3, [r2, #0]
}
 8005f10:	bf00      	nop
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	20000008 	.word	0x20000008
 8005f20:	2000806c 	.word	0x2000806c

08005f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  return uwTick;
 8005f28:	4b03      	ldr	r3, [pc, #12]	@ (8005f38 <HAL_GetTick+0x14>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	2000806c 	.word	0x2000806c

08005f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f44:	f7ff ffee 	bl	8005f24 <HAL_GetTick>
 8005f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f54:	d005      	beq.n	8005f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f56:	4b0a      	ldr	r3, [pc, #40]	@ (8005f80 <HAL_Delay+0x44>)
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005f62:	bf00      	nop
 8005f64:	f7ff ffde 	bl	8005f24 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d8f7      	bhi.n	8005f64 <HAL_Delay+0x28>
  {
  }
}
 8005f74:	bf00      	nop
 8005f76:	bf00      	nop
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	20000008 	.word	0x20000008

08005f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f94:	4b0c      	ldr	r3, [pc, #48]	@ (8005fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005fb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fb6:	4a04      	ldr	r2, [pc, #16]	@ (8005fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	60d3      	str	r3, [r2, #12]
}
 8005fbc:	bf00      	nop
 8005fbe:	3714      	adds	r7, #20
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	e000ed00 	.word	0xe000ed00

08005fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fd0:	4b04      	ldr	r3, [pc, #16]	@ (8005fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	0a1b      	lsrs	r3, r3, #8
 8005fd6:	f003 0307 	and.w	r3, r3, #7
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr
 8005fe4:	e000ed00 	.word	0xe000ed00

08005fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	4603      	mov	r3, r0
 8005ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	db0b      	blt.n	8006012 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	f003 021f 	and.w	r2, r3, #31
 8006000:	4907      	ldr	r1, [pc, #28]	@ (8006020 <__NVIC_EnableIRQ+0x38>)
 8006002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	2001      	movs	r0, #1
 800600a:	fa00 f202 	lsl.w	r2, r0, r2
 800600e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006012:	bf00      	nop
 8006014:	370c      	adds	r7, #12
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	e000e100 	.word	0xe000e100

08006024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	4603      	mov	r3, r0
 800602c:	6039      	str	r1, [r7, #0]
 800602e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006034:	2b00      	cmp	r3, #0
 8006036:	db0a      	blt.n	800604e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	b2da      	uxtb	r2, r3
 800603c:	490c      	ldr	r1, [pc, #48]	@ (8006070 <__NVIC_SetPriority+0x4c>)
 800603e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006042:	0112      	lsls	r2, r2, #4
 8006044:	b2d2      	uxtb	r2, r2
 8006046:	440b      	add	r3, r1
 8006048:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800604c:	e00a      	b.n	8006064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	b2da      	uxtb	r2, r3
 8006052:	4908      	ldr	r1, [pc, #32]	@ (8006074 <__NVIC_SetPriority+0x50>)
 8006054:	79fb      	ldrb	r3, [r7, #7]
 8006056:	f003 030f 	and.w	r3, r3, #15
 800605a:	3b04      	subs	r3, #4
 800605c:	0112      	lsls	r2, r2, #4
 800605e:	b2d2      	uxtb	r2, r2
 8006060:	440b      	add	r3, r1
 8006062:	761a      	strb	r2, [r3, #24]
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	e000e100 	.word	0xe000e100
 8006074:	e000ed00 	.word	0xe000ed00

08006078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006078:	b480      	push	{r7}
 800607a:	b089      	sub	sp, #36	@ 0x24
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f003 0307 	and.w	r3, r3, #7
 800608a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	f1c3 0307 	rsb	r3, r3, #7
 8006092:	2b04      	cmp	r3, #4
 8006094:	bf28      	it	cs
 8006096:	2304      	movcs	r3, #4
 8006098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	3304      	adds	r3, #4
 800609e:	2b06      	cmp	r3, #6
 80060a0:	d902      	bls.n	80060a8 <NVIC_EncodePriority+0x30>
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	3b03      	subs	r3, #3
 80060a6:	e000      	b.n	80060aa <NVIC_EncodePriority+0x32>
 80060a8:	2300      	movs	r3, #0
 80060aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060ac:	f04f 32ff 	mov.w	r2, #4294967295
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	fa02 f303 	lsl.w	r3, r2, r3
 80060b6:	43da      	mvns	r2, r3
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	401a      	ands	r2, r3
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060c0:	f04f 31ff 	mov.w	r1, #4294967295
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	fa01 f303 	lsl.w	r3, r1, r3
 80060ca:	43d9      	mvns	r1, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060d0:	4313      	orrs	r3, r2
         );
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3724      	adds	r7, #36	@ 0x24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
	...

080060e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	3b01      	subs	r3, #1
 80060ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060f0:	d301      	bcc.n	80060f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060f2:	2301      	movs	r3, #1
 80060f4:	e00f      	b.n	8006116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006120 <SysTick_Config+0x40>)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80060fe:	210f      	movs	r1, #15
 8006100:	f04f 30ff 	mov.w	r0, #4294967295
 8006104:	f7ff ff8e 	bl	8006024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006108:	4b05      	ldr	r3, [pc, #20]	@ (8006120 <SysTick_Config+0x40>)
 800610a:	2200      	movs	r2, #0
 800610c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800610e:	4b04      	ldr	r3, [pc, #16]	@ (8006120 <SysTick_Config+0x40>)
 8006110:	2207      	movs	r2, #7
 8006112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3708      	adds	r7, #8
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	e000e010 	.word	0xe000e010

08006124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f7ff ff29 	bl	8005f84 <__NVIC_SetPriorityGrouping>
}
 8006132:	bf00      	nop
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}

0800613a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800613a:	b580      	push	{r7, lr}
 800613c:	b086      	sub	sp, #24
 800613e:	af00      	add	r7, sp, #0
 8006140:	4603      	mov	r3, r0
 8006142:	60b9      	str	r1, [r7, #8]
 8006144:	607a      	str	r2, [r7, #4]
 8006146:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006148:	2300      	movs	r3, #0
 800614a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800614c:	f7ff ff3e 	bl	8005fcc <__NVIC_GetPriorityGrouping>
 8006150:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	68b9      	ldr	r1, [r7, #8]
 8006156:	6978      	ldr	r0, [r7, #20]
 8006158:	f7ff ff8e 	bl	8006078 <NVIC_EncodePriority>
 800615c:	4602      	mov	r2, r0
 800615e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006162:	4611      	mov	r1, r2
 8006164:	4618      	mov	r0, r3
 8006166:	f7ff ff5d 	bl	8006024 <__NVIC_SetPriority>
}
 800616a:	bf00      	nop
 800616c:	3718      	adds	r7, #24
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b082      	sub	sp, #8
 8006176:	af00      	add	r7, sp, #0
 8006178:	4603      	mov	r3, r0
 800617a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800617c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006180:	4618      	mov	r0, r3
 8006182:	f7ff ff31 	bl	8005fe8 <__NVIC_EnableIRQ>
}
 8006186:	bf00      	nop
 8006188:	3708      	adds	r7, #8
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b082      	sub	sp, #8
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7ff ffa2 	bl	80060e0 <SysTick_Config>
 800619c:	4603      	mov	r3, r0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3708      	adds	r7, #8
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061b2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80061b4:	f7ff feb6 	bl	8005f24 <HAL_GetTick>
 80061b8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d008      	beq.n	80061d8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2280      	movs	r2, #128	@ 0x80
 80061ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e052      	b.n	800627e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0216 	bic.w	r2, r2, #22
 80061e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	695a      	ldr	r2, [r3, #20]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061f6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d103      	bne.n	8006208 <HAL_DMA_Abort+0x62>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006204:	2b00      	cmp	r3, #0
 8006206:	d007      	beq.n	8006218 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0208 	bic.w	r2, r2, #8
 8006216:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0201 	bic.w	r2, r2, #1
 8006226:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006228:	e013      	b.n	8006252 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800622a:	f7ff fe7b 	bl	8005f24 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b05      	cmp	r3, #5
 8006236:	d90c      	bls.n	8006252 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2220      	movs	r2, #32
 800623c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2203      	movs	r2, #3
 8006242:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	e015      	b.n	800627e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1e4      	bne.n	800622a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006264:	223f      	movs	r2, #63	@ 0x3f
 8006266:	409a      	lsls	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006286:	b480      	push	{r7}
 8006288:	b083      	sub	sp, #12
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b02      	cmp	r3, #2
 8006298:	d004      	beq.n	80062a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2280      	movs	r2, #128	@ 0x80
 800629e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e00c      	b.n	80062be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2205      	movs	r2, #5
 80062a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0201 	bic.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
	...

080062cc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80062da:	4b23      	ldr	r3, [pc, #140]	@ (8006368 <HAL_FLASH_Program+0x9c>)
 80062dc:	7e1b      	ldrb	r3, [r3, #24]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_FLASH_Program+0x1a>
 80062e2:	2302      	movs	r3, #2
 80062e4:	e03b      	b.n	800635e <HAL_FLASH_Program+0x92>
 80062e6:	4b20      	ldr	r3, [pc, #128]	@ (8006368 <HAL_FLASH_Program+0x9c>)
 80062e8:	2201      	movs	r2, #1
 80062ea:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80062ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80062f0:	f000 f870 	bl	80063d4 <FLASH_WaitForLastOperation>
 80062f4:	4603      	mov	r3, r0
 80062f6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80062f8:	7dfb      	ldrb	r3, [r7, #23]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d12b      	bne.n	8006356 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d105      	bne.n	8006310 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8006304:	783b      	ldrb	r3, [r7, #0]
 8006306:	4619      	mov	r1, r3
 8006308:	68b8      	ldr	r0, [r7, #8]
 800630a:	f000 f91b 	bl	8006544 <FLASH_Program_Byte>
 800630e:	e016      	b.n	800633e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d105      	bne.n	8006322 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8006316:	883b      	ldrh	r3, [r7, #0]
 8006318:	4619      	mov	r1, r3
 800631a:	68b8      	ldr	r0, [r7, #8]
 800631c:	f000 f8ee 	bl	80064fc <FLASH_Program_HalfWord>
 8006320:	e00d      	b.n	800633e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2b02      	cmp	r3, #2
 8006326:	d105      	bne.n	8006334 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	4619      	mov	r1, r3
 800632c:	68b8      	ldr	r0, [r7, #8]
 800632e:	f000 f8c3 	bl	80064b8 <FLASH_Program_Word>
 8006332:	e004      	b.n	800633e <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8006334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006338:	68b8      	ldr	r0, [r7, #8]
 800633a:	f000 f88b 	bl	8006454 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800633e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006342:	f000 f847 	bl	80063d4 <FLASH_WaitForLastOperation>
 8006346:	4603      	mov	r3, r0
 8006348:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800634a:	4b08      	ldr	r3, [pc, #32]	@ (800636c <HAL_FLASH_Program+0xa0>)
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	4a07      	ldr	r2, [pc, #28]	@ (800636c <HAL_FLASH_Program+0xa0>)
 8006350:	f023 0301 	bic.w	r3, r3, #1
 8006354:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006356:	4b04      	ldr	r3, [pc, #16]	@ (8006368 <HAL_FLASH_Program+0x9c>)
 8006358:	2200      	movs	r2, #0
 800635a:	761a      	strb	r2, [r3, #24]

  return status;
 800635c:	7dfb      	ldrb	r3, [r7, #23]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3718      	adds	r7, #24
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	2000000c 	.word	0x2000000c
 800636c:	40023c00 	.word	0x40023c00

08006370 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800637a:	4b0b      	ldr	r3, [pc, #44]	@ (80063a8 <HAL_FLASH_Unlock+0x38>)
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	2b00      	cmp	r3, #0
 8006380:	da0b      	bge.n	800639a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006382:	4b09      	ldr	r3, [pc, #36]	@ (80063a8 <HAL_FLASH_Unlock+0x38>)
 8006384:	4a09      	ldr	r2, [pc, #36]	@ (80063ac <HAL_FLASH_Unlock+0x3c>)
 8006386:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006388:	4b07      	ldr	r3, [pc, #28]	@ (80063a8 <HAL_FLASH_Unlock+0x38>)
 800638a:	4a09      	ldr	r2, [pc, #36]	@ (80063b0 <HAL_FLASH_Unlock+0x40>)
 800638c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800638e:	4b06      	ldr	r3, [pc, #24]	@ (80063a8 <HAL_FLASH_Unlock+0x38>)
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	2b00      	cmp	r3, #0
 8006394:	da01      	bge.n	800639a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800639a:	79fb      	ldrb	r3, [r7, #7]
}
 800639c:	4618      	mov	r0, r3
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr
 80063a8:	40023c00 	.word	0x40023c00
 80063ac:	45670123 	.word	0x45670123
 80063b0:	cdef89ab 	.word	0xcdef89ab

080063b4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80063b4:	b480      	push	{r7}
 80063b6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80063b8:	4b05      	ldr	r3, [pc, #20]	@ (80063d0 <HAL_FLASH_Lock+0x1c>)
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	4a04      	ldr	r2, [pc, #16]	@ (80063d0 <HAL_FLASH_Lock+0x1c>)
 80063be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80063c2:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	40023c00 	.word	0x40023c00

080063d4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80063e0:	4b1a      	ldr	r3, [pc, #104]	@ (800644c <FLASH_WaitForLastOperation+0x78>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80063e6:	f7ff fd9d 	bl	8005f24 <HAL_GetTick>
 80063ea:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80063ec:	e010      	b.n	8006410 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f4:	d00c      	beq.n	8006410 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d007      	beq.n	800640c <FLASH_WaitForLastOperation+0x38>
 80063fc:	f7ff fd92 	bl	8005f24 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	429a      	cmp	r2, r3
 800640a:	d201      	bcs.n	8006410 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e019      	b.n	8006444 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006410:	4b0f      	ldr	r3, [pc, #60]	@ (8006450 <FLASH_WaitForLastOperation+0x7c>)
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e8      	bne.n	80063ee <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800641c:	4b0c      	ldr	r3, [pc, #48]	@ (8006450 <FLASH_WaitForLastOperation+0x7c>)
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006428:	4b09      	ldr	r3, [pc, #36]	@ (8006450 <FLASH_WaitForLastOperation+0x7c>)
 800642a:	2201      	movs	r2, #1
 800642c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800642e:	4b08      	ldr	r3, [pc, #32]	@ (8006450 <FLASH_WaitForLastOperation+0x7c>)
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800643a:	f000 f8a5 	bl	8006588 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006442:	2300      	movs	r3, #0

}
 8006444:	4618      	mov	r0, r3
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	2000000c 	.word	0x2000000c
 8006450:	40023c00 	.word	0x40023c00

08006454 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006460:	4b14      	ldr	r3, [pc, #80]	@ (80064b4 <FLASH_Program_DoubleWord+0x60>)
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	4a13      	ldr	r2, [pc, #76]	@ (80064b4 <FLASH_Program_DoubleWord+0x60>)
 8006466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800646a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800646c:	4b11      	ldr	r3, [pc, #68]	@ (80064b4 <FLASH_Program_DoubleWord+0x60>)
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	4a10      	ldr	r2, [pc, #64]	@ (80064b4 <FLASH_Program_DoubleWord+0x60>)
 8006472:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006476:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006478:	4b0e      	ldr	r3, [pc, #56]	@ (80064b4 <FLASH_Program_DoubleWord+0x60>)
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	4a0d      	ldr	r2, [pc, #52]	@ (80064b4 <FLASH_Program_DoubleWord+0x60>)
 800647e:	f043 0301 	orr.w	r3, r3, #1
 8006482:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	683a      	ldr	r2, [r7, #0]
 8006488:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800648a:	f3bf 8f6f 	isb	sy
}
 800648e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8006490:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006494:	f04f 0200 	mov.w	r2, #0
 8006498:	f04f 0300 	mov.w	r3, #0
 800649c:	000a      	movs	r2, r1
 800649e:	2300      	movs	r3, #0
 80064a0:	68f9      	ldr	r1, [r7, #12]
 80064a2:	3104      	adds	r1, #4
 80064a4:	4613      	mov	r3, r2
 80064a6:	600b      	str	r3, [r1, #0]
}
 80064a8:	bf00      	nop
 80064aa:	3714      	adds	r7, #20
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr
 80064b4:	40023c00 	.word	0x40023c00

080064b8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80064c2:	4b0d      	ldr	r3, [pc, #52]	@ (80064f8 <FLASH_Program_Word+0x40>)
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	4a0c      	ldr	r2, [pc, #48]	@ (80064f8 <FLASH_Program_Word+0x40>)
 80064c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80064ce:	4b0a      	ldr	r3, [pc, #40]	@ (80064f8 <FLASH_Program_Word+0x40>)
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	4a09      	ldr	r2, [pc, #36]	@ (80064f8 <FLASH_Program_Word+0x40>)
 80064d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80064da:	4b07      	ldr	r3, [pc, #28]	@ (80064f8 <FLASH_Program_Word+0x40>)
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	4a06      	ldr	r2, [pc, #24]	@ (80064f8 <FLASH_Program_Word+0x40>)
 80064e0:	f043 0301 	orr.w	r3, r3, #1
 80064e4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	601a      	str	r2, [r3, #0]
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr
 80064f8:	40023c00 	.word	0x40023c00

080064fc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	460b      	mov	r3, r1
 8006506:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006508:	4b0d      	ldr	r3, [pc, #52]	@ (8006540 <FLASH_Program_HalfWord+0x44>)
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	4a0c      	ldr	r2, [pc, #48]	@ (8006540 <FLASH_Program_HalfWord+0x44>)
 800650e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006512:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006514:	4b0a      	ldr	r3, [pc, #40]	@ (8006540 <FLASH_Program_HalfWord+0x44>)
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	4a09      	ldr	r2, [pc, #36]	@ (8006540 <FLASH_Program_HalfWord+0x44>)
 800651a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800651e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006520:	4b07      	ldr	r3, [pc, #28]	@ (8006540 <FLASH_Program_HalfWord+0x44>)
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	4a06      	ldr	r2, [pc, #24]	@ (8006540 <FLASH_Program_HalfWord+0x44>)
 8006526:	f043 0301 	orr.w	r3, r3, #1
 800652a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	887a      	ldrh	r2, [r7, #2]
 8006530:	801a      	strh	r2, [r3, #0]
}
 8006532:	bf00      	nop
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	40023c00 	.word	0x40023c00

08006544 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	460b      	mov	r3, r1
 800654e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006550:	4b0c      	ldr	r3, [pc, #48]	@ (8006584 <FLASH_Program_Byte+0x40>)
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	4a0b      	ldr	r2, [pc, #44]	@ (8006584 <FLASH_Program_Byte+0x40>)
 8006556:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800655a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800655c:	4b09      	ldr	r3, [pc, #36]	@ (8006584 <FLASH_Program_Byte+0x40>)
 800655e:	4a09      	ldr	r2, [pc, #36]	@ (8006584 <FLASH_Program_Byte+0x40>)
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006564:	4b07      	ldr	r3, [pc, #28]	@ (8006584 <FLASH_Program_Byte+0x40>)
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	4a06      	ldr	r2, [pc, #24]	@ (8006584 <FLASH_Program_Byte+0x40>)
 800656a:	f043 0301 	orr.w	r3, r3, #1
 800656e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	78fa      	ldrb	r2, [r7, #3]
 8006574:	701a      	strb	r2, [r3, #0]
}
 8006576:	bf00      	nop
 8006578:	370c      	adds	r7, #12
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	40023c00 	.word	0x40023c00

08006588 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006588:	b480      	push	{r7}
 800658a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800658c:	4b2f      	ldr	r3, [pc, #188]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f003 0310 	and.w	r3, r3, #16
 8006594:	2b00      	cmp	r3, #0
 8006596:	d008      	beq.n	80065aa <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006598:	4b2d      	ldr	r3, [pc, #180]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 800659a:	69db      	ldr	r3, [r3, #28]
 800659c:	f043 0310 	orr.w	r3, r3, #16
 80065a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065a2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80065a4:	4b29      	ldr	r3, [pc, #164]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 80065a6:	2210      	movs	r2, #16
 80065a8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80065aa:	4b28      	ldr	r3, [pc, #160]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f003 0320 	and.w	r3, r3, #32
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d008      	beq.n	80065c8 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80065b6:	4b26      	ldr	r3, [pc, #152]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	f043 0308 	orr.w	r3, r3, #8
 80065be:	4a24      	ldr	r2, [pc, #144]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065c0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80065c2:	4b22      	ldr	r3, [pc, #136]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 80065c4:	2220      	movs	r2, #32
 80065c6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80065c8:	4b20      	ldr	r3, [pc, #128]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d008      	beq.n	80065e6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80065d4:	4b1e      	ldr	r3, [pc, #120]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	f043 0304 	orr.w	r3, r3, #4
 80065dc:	4a1c      	ldr	r2, [pc, #112]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065de:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80065e0:	4b1a      	ldr	r3, [pc, #104]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 80065e2:	2240      	movs	r2, #64	@ 0x40
 80065e4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80065e6:	4b19      	ldr	r3, [pc, #100]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d008      	beq.n	8006604 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80065f2:	4b17      	ldr	r3, [pc, #92]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065f4:	69db      	ldr	r3, [r3, #28]
 80065f6:	f043 0302 	orr.w	r3, r3, #2
 80065fa:	4a15      	ldr	r2, [pc, #84]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 80065fc:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80065fe:	4b13      	ldr	r3, [pc, #76]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 8006600:	2280      	movs	r2, #128	@ 0x80
 8006602:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8006604:	4b11      	ldr	r3, [pc, #68]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800660c:	2b00      	cmp	r3, #0
 800660e:	d009      	beq.n	8006624 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006610:	4b0f      	ldr	r3, [pc, #60]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	f043 0301 	orr.w	r3, r3, #1
 8006618:	4a0d      	ldr	r2, [pc, #52]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 800661a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800661c:	4b0b      	ldr	r3, [pc, #44]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 800661e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006622:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006624:	4b09      	ldr	r3, [pc, #36]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d008      	beq.n	8006642 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006630:	4b07      	ldr	r3, [pc, #28]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	f043 0320 	orr.w	r3, r3, #32
 8006638:	4a05      	ldr	r2, [pc, #20]	@ (8006650 <FLASH_SetErrorCode+0xc8>)
 800663a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800663c:	4b03      	ldr	r3, [pc, #12]	@ (800664c <FLASH_SetErrorCode+0xc4>)
 800663e:	2202      	movs	r2, #2
 8006640:	60da      	str	r2, [r3, #12]
  }
}
 8006642:	bf00      	nop
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	40023c00 	.word	0x40023c00
 8006650:	2000000c 	.word	0x2000000c

08006654 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 800665e:	2300      	movs	r3, #0
 8006660:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006662:	4b31      	ldr	r3, [pc, #196]	@ (8006728 <HAL_FLASHEx_Erase+0xd4>)
 8006664:	7e1b      	ldrb	r3, [r3, #24]
 8006666:	2b01      	cmp	r3, #1
 8006668:	d101      	bne.n	800666e <HAL_FLASHEx_Erase+0x1a>
 800666a:	2302      	movs	r3, #2
 800666c:	e058      	b.n	8006720 <HAL_FLASHEx_Erase+0xcc>
 800666e:	4b2e      	ldr	r3, [pc, #184]	@ (8006728 <HAL_FLASHEx_Erase+0xd4>)
 8006670:	2201      	movs	r2, #1
 8006672:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006674:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006678:	f7ff feac 	bl	80063d4 <FLASH_WaitForLastOperation>
 800667c:	4603      	mov	r3, r0
 800667e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006680:	7bfb      	ldrb	r3, [r7, #15]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d148      	bne.n	8006718 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	f04f 32ff 	mov.w	r2, #4294967295
 800668c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d115      	bne.n	80066c2 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	b2da      	uxtb	r2, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4619      	mov	r1, r3
 80066a2:	4610      	mov	r0, r2
 80066a4:	f000 f844 	bl	8006730 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80066ac:	f7ff fe92 	bl	80063d4 <FLASH_WaitForLastOperation>
 80066b0:	4603      	mov	r3, r0
 80066b2:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80066b4:	4b1d      	ldr	r3, [pc, #116]	@ (800672c <HAL_FLASHEx_Erase+0xd8>)
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	4a1c      	ldr	r2, [pc, #112]	@ (800672c <HAL_FLASHEx_Erase+0xd8>)
 80066ba:	f023 0304 	bic.w	r3, r3, #4
 80066be:	6113      	str	r3, [r2, #16]
 80066c0:	e028      	b.n	8006714 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	60bb      	str	r3, [r7, #8]
 80066c8:	e01c      	b.n	8006704 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	4619      	mov	r1, r3
 80066d2:	68b8      	ldr	r0, [r7, #8]
 80066d4:	f000 f850 	bl	8006778 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80066d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80066dc:	f7ff fe7a 	bl	80063d4 <FLASH_WaitForLastOperation>
 80066e0:	4603      	mov	r3, r0
 80066e2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80066e4:	4b11      	ldr	r3, [pc, #68]	@ (800672c <HAL_FLASHEx_Erase+0xd8>)
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	4a10      	ldr	r2, [pc, #64]	@ (800672c <HAL_FLASHEx_Erase+0xd8>)
 80066ea:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80066ee:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80066f0:	7bfb      	ldrb	r3, [r7, #15]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	601a      	str	r2, [r3, #0]
          break;
 80066fc:	e00a      	b.n	8006714 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	3301      	adds	r3, #1
 8006702:	60bb      	str	r3, [r7, #8]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	4413      	add	r3, r2
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	429a      	cmp	r2, r3
 8006712:	d3da      	bcc.n	80066ca <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8006714:	f000 f878 	bl	8006808 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006718:	4b03      	ldr	r3, [pc, #12]	@ (8006728 <HAL_FLASHEx_Erase+0xd4>)
 800671a:	2200      	movs	r2, #0
 800671c:	761a      	strb	r2, [r3, #24]

  return status;
 800671e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006720:	4618      	mov	r0, r3
 8006722:	3710      	adds	r7, #16
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	2000000c 	.word	0x2000000c
 800672c:	40023c00 	.word	0x40023c00

08006730 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	4603      	mov	r3, r0
 8006738:	6039      	str	r1, [r7, #0]
 800673a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800673c:	4b0d      	ldr	r3, [pc, #52]	@ (8006774 <FLASH_MassErase+0x44>)
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	4a0c      	ldr	r2, [pc, #48]	@ (8006774 <FLASH_MassErase+0x44>)
 8006742:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006746:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006748:	4b0a      	ldr	r3, [pc, #40]	@ (8006774 <FLASH_MassErase+0x44>)
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	4a09      	ldr	r2, [pc, #36]	@ (8006774 <FLASH_MassErase+0x44>)
 800674e:	f043 0304 	orr.w	r3, r3, #4
 8006752:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8006754:	4b07      	ldr	r3, [pc, #28]	@ (8006774 <FLASH_MassErase+0x44>)
 8006756:	691a      	ldr	r2, [r3, #16]
 8006758:	79fb      	ldrb	r3, [r7, #7]
 800675a:	021b      	lsls	r3, r3, #8
 800675c:	4313      	orrs	r3, r2
 800675e:	4a05      	ldr	r2, [pc, #20]	@ (8006774 <FLASH_MassErase+0x44>)
 8006760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006764:	6113      	str	r3, [r2, #16]
}
 8006766:	bf00      	nop
 8006768:	370c      	adds	r7, #12
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	40023c00 	.word	0x40023c00

08006778 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	460b      	mov	r3, r1
 8006782:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006784:	2300      	movs	r3, #0
 8006786:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006788:	78fb      	ldrb	r3, [r7, #3]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d102      	bne.n	8006794 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800678e:	2300      	movs	r3, #0
 8006790:	60fb      	str	r3, [r7, #12]
 8006792:	e010      	b.n	80067b6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006794:	78fb      	ldrb	r3, [r7, #3]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d103      	bne.n	80067a2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800679a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800679e:	60fb      	str	r3, [r7, #12]
 80067a0:	e009      	b.n	80067b6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80067a2:	78fb      	ldrb	r3, [r7, #3]
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d103      	bne.n	80067b0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80067a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067ac:	60fb      	str	r3, [r7, #12]
 80067ae:	e002      	b.n	80067b6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80067b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80067b4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80067b6:	4b13      	ldr	r3, [pc, #76]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	4a12      	ldr	r2, [pc, #72]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80067c2:	4b10      	ldr	r3, [pc, #64]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	490f      	ldr	r1, [pc, #60]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80067ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067d4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80067d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80067da:	4b0a      	ldr	r3, [pc, #40]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067dc:	691a      	ldr	r2, [r3, #16]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	4313      	orrs	r3, r2
 80067e4:	4a07      	ldr	r2, [pc, #28]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067e6:	f043 0302 	orr.w	r3, r3, #2
 80067ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80067ec:	4b05      	ldr	r3, [pc, #20]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	4a04      	ldr	r2, [pc, #16]	@ (8006804 <FLASH_Erase_Sector+0x8c>)
 80067f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067f6:	6113      	str	r3, [r2, #16]
}
 80067f8:	bf00      	nop
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	40023c00 	.word	0x40023c00

08006808 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800680c:	4b20      	ldr	r3, [pc, #128]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006814:	2b00      	cmp	r3, #0
 8006816:	d017      	beq.n	8006848 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006818:	4b1d      	ldr	r3, [pc, #116]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a1c      	ldr	r2, [pc, #112]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800681e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006822:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006824:	4b1a      	ldr	r3, [pc, #104]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a19      	ldr	r2, [pc, #100]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800682a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800682e:	6013      	str	r3, [r2, #0]
 8006830:	4b17      	ldr	r3, [pc, #92]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a16      	ldr	r2, [pc, #88]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006836:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800683a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800683c:	4b14      	ldr	r3, [pc, #80]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a13      	ldr	r2, [pc, #76]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006846:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006848:	4b11      	ldr	r3, [pc, #68]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006850:	2b00      	cmp	r3, #0
 8006852:	d017      	beq.n	8006884 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006854:	4b0e      	ldr	r3, [pc, #56]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a0d      	ldr	r2, [pc, #52]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800685a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800685e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006860:	4b0b      	ldr	r3, [pc, #44]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a0a      	ldr	r2, [pc, #40]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006866:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800686a:	6013      	str	r3, [r2, #0]
 800686c:	4b08      	ldr	r3, [pc, #32]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a07      	ldr	r2, [pc, #28]	@ (8006890 <FLASH_FlushCaches+0x88>)
 8006872:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006876:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006878:	4b05      	ldr	r3, [pc, #20]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a04      	ldr	r2, [pc, #16]	@ (8006890 <FLASH_FlushCaches+0x88>)
 800687e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006882:	6013      	str	r3, [r2, #0]
  }
}
 8006884:	bf00      	nop
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	40023c00 	.word	0x40023c00

08006894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006894:	b480      	push	{r7}
 8006896:	b089      	sub	sp, #36	@ 0x24
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800689e:	2300      	movs	r3, #0
 80068a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80068a6:	2300      	movs	r3, #0
 80068a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80068aa:	2300      	movs	r3, #0
 80068ac:	61fb      	str	r3, [r7, #28]
 80068ae:	e159      	b.n	8006b64 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80068b0:	2201      	movs	r2, #1
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	fa02 f303 	lsl.w	r3, r2, r3
 80068b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	4013      	ands	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	f040 8148 	bne.w	8006b5e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f003 0303 	and.w	r3, r3, #3
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d005      	beq.n	80068e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d130      	bne.n	8006948 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	005b      	lsls	r3, r3, #1
 80068f0:	2203      	movs	r2, #3
 80068f2:	fa02 f303 	lsl.w	r3, r2, r3
 80068f6:	43db      	mvns	r3, r3
 80068f8:	69ba      	ldr	r2, [r7, #24]
 80068fa:	4013      	ands	r3, r2
 80068fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	68da      	ldr	r2, [r3, #12]
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	005b      	lsls	r3, r3, #1
 8006906:	fa02 f303 	lsl.w	r3, r2, r3
 800690a:	69ba      	ldr	r2, [r7, #24]
 800690c:	4313      	orrs	r3, r2
 800690e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800691c:	2201      	movs	r2, #1
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	43db      	mvns	r3, r3
 8006926:	69ba      	ldr	r2, [r7, #24]
 8006928:	4013      	ands	r3, r2
 800692a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	091b      	lsrs	r3, r3, #4
 8006932:	f003 0201 	and.w	r2, r3, #1
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	fa02 f303 	lsl.w	r3, r2, r3
 800693c:	69ba      	ldr	r2, [r7, #24]
 800693e:	4313      	orrs	r3, r2
 8006940:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	f003 0303 	and.w	r3, r3, #3
 8006950:	2b03      	cmp	r3, #3
 8006952:	d017      	beq.n	8006984 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	005b      	lsls	r3, r3, #1
 800695e:	2203      	movs	r2, #3
 8006960:	fa02 f303 	lsl.w	r3, r2, r3
 8006964:	43db      	mvns	r3, r3
 8006966:	69ba      	ldr	r2, [r7, #24]
 8006968:	4013      	ands	r3, r2
 800696a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	689a      	ldr	r2, [r3, #8]
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	005b      	lsls	r3, r3, #1
 8006974:	fa02 f303 	lsl.w	r3, r2, r3
 8006978:	69ba      	ldr	r2, [r7, #24]
 800697a:	4313      	orrs	r3, r2
 800697c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	69ba      	ldr	r2, [r7, #24]
 8006982:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f003 0303 	and.w	r3, r3, #3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d123      	bne.n	80069d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	08da      	lsrs	r2, r3, #3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3208      	adds	r2, #8
 8006998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800699c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	f003 0307 	and.w	r3, r3, #7
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	220f      	movs	r2, #15
 80069a8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ac:	43db      	mvns	r3, r3
 80069ae:	69ba      	ldr	r2, [r7, #24]
 80069b0:	4013      	ands	r3, r2
 80069b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	691a      	ldr	r2, [r3, #16]
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	f003 0307 	and.w	r3, r3, #7
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	fa02 f303 	lsl.w	r3, r2, r3
 80069c4:	69ba      	ldr	r2, [r7, #24]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	08da      	lsrs	r2, r3, #3
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3208      	adds	r2, #8
 80069d2:	69b9      	ldr	r1, [r7, #24]
 80069d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	005b      	lsls	r3, r3, #1
 80069e2:	2203      	movs	r2, #3
 80069e4:	fa02 f303 	lsl.w	r3, r2, r3
 80069e8:	43db      	mvns	r3, r3
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	4013      	ands	r3, r2
 80069ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f003 0203 	and.w	r2, r3, #3
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	005b      	lsls	r3, r3, #1
 80069fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69ba      	ldr	r2, [r7, #24]
 8006a0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 80a2 	beq.w	8006b5e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]
 8006a1e:	4b57      	ldr	r3, [pc, #348]	@ (8006b7c <HAL_GPIO_Init+0x2e8>)
 8006a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a22:	4a56      	ldr	r2, [pc, #344]	@ (8006b7c <HAL_GPIO_Init+0x2e8>)
 8006a24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8006a2a:	4b54      	ldr	r3, [pc, #336]	@ (8006b7c <HAL_GPIO_Init+0x2e8>)
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006a36:	4a52      	ldr	r2, [pc, #328]	@ (8006b80 <HAL_GPIO_Init+0x2ec>)
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	089b      	lsrs	r3, r3, #2
 8006a3c:	3302      	adds	r3, #2
 8006a3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	f003 0303 	and.w	r3, r3, #3
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	220f      	movs	r2, #15
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	43db      	mvns	r3, r3
 8006a54:	69ba      	ldr	r2, [r7, #24]
 8006a56:	4013      	ands	r3, r2
 8006a58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a49      	ldr	r2, [pc, #292]	@ (8006b84 <HAL_GPIO_Init+0x2f0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d019      	beq.n	8006a96 <HAL_GPIO_Init+0x202>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a48      	ldr	r2, [pc, #288]	@ (8006b88 <HAL_GPIO_Init+0x2f4>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d013      	beq.n	8006a92 <HAL_GPIO_Init+0x1fe>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a47      	ldr	r2, [pc, #284]	@ (8006b8c <HAL_GPIO_Init+0x2f8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d00d      	beq.n	8006a8e <HAL_GPIO_Init+0x1fa>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a46      	ldr	r2, [pc, #280]	@ (8006b90 <HAL_GPIO_Init+0x2fc>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d007      	beq.n	8006a8a <HAL_GPIO_Init+0x1f6>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a45      	ldr	r2, [pc, #276]	@ (8006b94 <HAL_GPIO_Init+0x300>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d101      	bne.n	8006a86 <HAL_GPIO_Init+0x1f2>
 8006a82:	2304      	movs	r3, #4
 8006a84:	e008      	b.n	8006a98 <HAL_GPIO_Init+0x204>
 8006a86:	2307      	movs	r3, #7
 8006a88:	e006      	b.n	8006a98 <HAL_GPIO_Init+0x204>
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e004      	b.n	8006a98 <HAL_GPIO_Init+0x204>
 8006a8e:	2302      	movs	r3, #2
 8006a90:	e002      	b.n	8006a98 <HAL_GPIO_Init+0x204>
 8006a92:	2301      	movs	r3, #1
 8006a94:	e000      	b.n	8006a98 <HAL_GPIO_Init+0x204>
 8006a96:	2300      	movs	r3, #0
 8006a98:	69fa      	ldr	r2, [r7, #28]
 8006a9a:	f002 0203 	and.w	r2, r2, #3
 8006a9e:	0092      	lsls	r2, r2, #2
 8006aa0:	4093      	lsls	r3, r2
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006aa8:	4935      	ldr	r1, [pc, #212]	@ (8006b80 <HAL_GPIO_Init+0x2ec>)
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	089b      	lsrs	r3, r3, #2
 8006aae:	3302      	adds	r3, #2
 8006ab0:	69ba      	ldr	r2, [r7, #24]
 8006ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ab6:	4b38      	ldr	r3, [pc, #224]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	43db      	mvns	r3, r3
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d003      	beq.n	8006ada <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006ad2:	69ba      	ldr	r2, [r7, #24]
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006ada:	4a2f      	ldr	r2, [pc, #188]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	43db      	mvns	r3, r3
 8006aea:	69ba      	ldr	r2, [r7, #24]
 8006aec:	4013      	ands	r3, r2
 8006aee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006b04:	4a24      	ldr	r2, [pc, #144]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006b0a:	4b23      	ldr	r3, [pc, #140]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	43db      	mvns	r3, r3
 8006b14:	69ba      	ldr	r2, [r7, #24]
 8006b16:	4013      	ands	r3, r2
 8006b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006b26:	69ba      	ldr	r2, [r7, #24]
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006b30:	69bb      	ldr	r3, [r7, #24]
 8006b32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006b34:	4b18      	ldr	r3, [pc, #96]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	43db      	mvns	r3, r3
 8006b3e:	69ba      	ldr	r2, [r7, #24]
 8006b40:	4013      	ands	r3, r2
 8006b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d003      	beq.n	8006b58 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006b58:	4a0f      	ldr	r2, [pc, #60]	@ (8006b98 <HAL_GPIO_Init+0x304>)
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	3301      	adds	r3, #1
 8006b62:	61fb      	str	r3, [r7, #28]
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	2b0f      	cmp	r3, #15
 8006b68:	f67f aea2 	bls.w	80068b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006b6c:	bf00      	nop
 8006b6e:	bf00      	nop
 8006b70:	3724      	adds	r7, #36	@ 0x24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	40023800 	.word	0x40023800
 8006b80:	40013800 	.word	0x40013800
 8006b84:	40020000 	.word	0x40020000
 8006b88:	40020400 	.word	0x40020400
 8006b8c:	40020800 	.word	0x40020800
 8006b90:	40020c00 	.word	0x40020c00
 8006b94:	40021000 	.word	0x40021000
 8006b98:	40013c00 	.word	0x40013c00

08006b9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	691a      	ldr	r2, [r3, #16]
 8006bac:	887b      	ldrh	r3, [r7, #2]
 8006bae:	4013      	ands	r3, r2
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d002      	beq.n	8006bba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	73fb      	strb	r3, [r7, #15]
 8006bb8:	e001      	b.n	8006bbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3714      	adds	r7, #20
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	807b      	strh	r3, [r7, #2]
 8006bd8:	4613      	mov	r3, r2
 8006bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006bdc:	787b      	ldrb	r3, [r7, #1]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006be2:	887a      	ldrh	r2, [r7, #2]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006be8:	e003      	b.n	8006bf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006bea:	887b      	ldrh	r3, [r7, #2]
 8006bec:	041a      	lsls	r2, r3, #16
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	619a      	str	r2, [r3, #24]
}
 8006bf2:	bf00      	nop
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006bfe:	b480      	push	{r7}
 8006c00:	b085      	sub	sp, #20
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
 8006c06:	460b      	mov	r3, r1
 8006c08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006c10:	887a      	ldrh	r2, [r7, #2]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	4013      	ands	r3, r2
 8006c16:	041a      	lsls	r2, r3, #16
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	43d9      	mvns	r1, r3
 8006c1c:	887b      	ldrh	r3, [r7, #2]
 8006c1e:	400b      	ands	r3, r1
 8006c20:	431a      	orrs	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	619a      	str	r2, [r3, #24]
}
 8006c26:	bf00      	nop
 8006c28:	3714      	adds	r7, #20
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
	...

08006c34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e267      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d075      	beq.n	8006d3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c52:	4b88      	ldr	r3, [pc, #544]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f003 030c 	and.w	r3, r3, #12
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	d00c      	beq.n	8006c78 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c5e:	4b85      	ldr	r3, [pc, #532]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c66:	2b08      	cmp	r3, #8
 8006c68:	d112      	bne.n	8006c90 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c6a:	4b82      	ldr	r3, [pc, #520]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c76:	d10b      	bne.n	8006c90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c78:	4b7e      	ldr	r3, [pc, #504]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d05b      	beq.n	8006d3c <HAL_RCC_OscConfig+0x108>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d157      	bne.n	8006d3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e242      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d106      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x74>
 8006c9a:	4b76      	ldr	r3, [pc, #472]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a75      	ldr	r2, [pc, #468]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	e01d      	b.n	8006ce4 <HAL_RCC_OscConfig+0xb0>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cb0:	d10c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x98>
 8006cb2:	4b70      	ldr	r3, [pc, #448]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a6f      	ldr	r2, [pc, #444]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	4b6d      	ldr	r3, [pc, #436]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a6c      	ldr	r2, [pc, #432]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cc8:	6013      	str	r3, [r2, #0]
 8006cca:	e00b      	b.n	8006ce4 <HAL_RCC_OscConfig+0xb0>
 8006ccc:	4b69      	ldr	r3, [pc, #420]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a68      	ldr	r2, [pc, #416]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cd6:	6013      	str	r3, [r2, #0]
 8006cd8:	4b66      	ldr	r3, [pc, #408]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a65      	ldr	r2, [pc, #404]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d013      	beq.n	8006d14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cec:	f7ff f91a 	bl	8005f24 <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cf2:	e008      	b.n	8006d06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cf4:	f7ff f916 	bl	8005f24 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	2b64      	cmp	r3, #100	@ 0x64
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e207      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d06:	4b5b      	ldr	r3, [pc, #364]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d0f0      	beq.n	8006cf4 <HAL_RCC_OscConfig+0xc0>
 8006d12:	e014      	b.n	8006d3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d14:	f7ff f906 	bl	8005f24 <HAL_GetTick>
 8006d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d1a:	e008      	b.n	8006d2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d1c:	f7ff f902 	bl	8005f24 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	2b64      	cmp	r3, #100	@ 0x64
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e1f3      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d2e:	4b51      	ldr	r3, [pc, #324]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1f0      	bne.n	8006d1c <HAL_RCC_OscConfig+0xe8>
 8006d3a:	e000      	b.n	8006d3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d063      	beq.n	8006e12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 030c 	and.w	r3, r3, #12
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00b      	beq.n	8006d6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d56:	4b47      	ldr	r3, [pc, #284]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d5e:	2b08      	cmp	r3, #8
 8006d60:	d11c      	bne.n	8006d9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d62:	4b44      	ldr	r3, [pc, #272]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d116      	bne.n	8006d9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d6e:	4b41      	ldr	r3, [pc, #260]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d005      	beq.n	8006d86 <HAL_RCC_OscConfig+0x152>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d001      	beq.n	8006d86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e1c7      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d86:	4b3b      	ldr	r3, [pc, #236]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	00db      	lsls	r3, r3, #3
 8006d94:	4937      	ldr	r1, [pc, #220]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d9a:	e03a      	b.n	8006e12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d020      	beq.n	8006de6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006da4:	4b34      	ldr	r3, [pc, #208]	@ (8006e78 <HAL_RCC_OscConfig+0x244>)
 8006da6:	2201      	movs	r2, #1
 8006da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006daa:	f7ff f8bb 	bl	8005f24 <HAL_GetTick>
 8006dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006db0:	e008      	b.n	8006dc4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006db2:	f7ff f8b7 	bl	8005f24 <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d901      	bls.n	8006dc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e1a8      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0302 	and.w	r3, r3, #2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0f0      	beq.n	8006db2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd0:	4b28      	ldr	r3, [pc, #160]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	00db      	lsls	r3, r3, #3
 8006dde:	4925      	ldr	r1, [pc, #148]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006de0:	4313      	orrs	r3, r2
 8006de2:	600b      	str	r3, [r1, #0]
 8006de4:	e015      	b.n	8006e12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006de6:	4b24      	ldr	r3, [pc, #144]	@ (8006e78 <HAL_RCC_OscConfig+0x244>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dec:	f7ff f89a 	bl	8005f24 <HAL_GetTick>
 8006df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006df2:	e008      	b.n	8006e06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006df4:	f7ff f896 	bl	8005f24 <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d901      	bls.n	8006e06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e187      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e06:	4b1b      	ldr	r3, [pc, #108]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1f0      	bne.n	8006df4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0308 	and.w	r3, r3, #8
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d036      	beq.n	8006e8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d016      	beq.n	8006e54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e26:	4b15      	ldr	r3, [pc, #84]	@ (8006e7c <HAL_RCC_OscConfig+0x248>)
 8006e28:	2201      	movs	r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e2c:	f7ff f87a 	bl	8005f24 <HAL_GetTick>
 8006e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e32:	e008      	b.n	8006e46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e34:	f7ff f876 	bl	8005f24 <HAL_GetTick>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	1ad3      	subs	r3, r2, r3
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d901      	bls.n	8006e46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e167      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e46:	4b0b      	ldr	r3, [pc, #44]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006e48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d0f0      	beq.n	8006e34 <HAL_RCC_OscConfig+0x200>
 8006e52:	e01b      	b.n	8006e8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e54:	4b09      	ldr	r3, [pc, #36]	@ (8006e7c <HAL_RCC_OscConfig+0x248>)
 8006e56:	2200      	movs	r2, #0
 8006e58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e5a:	f7ff f863 	bl	8005f24 <HAL_GetTick>
 8006e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e60:	e00e      	b.n	8006e80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e62:	f7ff f85f 	bl	8005f24 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d907      	bls.n	8006e80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e150      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
 8006e74:	40023800 	.word	0x40023800
 8006e78:	42470000 	.word	0x42470000
 8006e7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e80:	4b88      	ldr	r3, [pc, #544]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e84:	f003 0302 	and.w	r3, r3, #2
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1ea      	bne.n	8006e62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0304 	and.w	r3, r3, #4
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 8097 	beq.w	8006fc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e9e:	4b81      	ldr	r3, [pc, #516]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d10f      	bne.n	8006eca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eaa:	2300      	movs	r3, #0
 8006eac:	60bb      	str	r3, [r7, #8]
 8006eae:	4b7d      	ldr	r3, [pc, #500]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb2:	4a7c      	ldr	r2, [pc, #496]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006eb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006eba:	4b7a      	ldr	r3, [pc, #488]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ec2:	60bb      	str	r3, [r7, #8]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006eca:	4b77      	ldr	r3, [pc, #476]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d118      	bne.n	8006f08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ed6:	4b74      	ldr	r3, [pc, #464]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a73      	ldr	r2, [pc, #460]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ee0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ee2:	f7ff f81f 	bl	8005f24 <HAL_GetTick>
 8006ee6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ee8:	e008      	b.n	8006efc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eea:	f7ff f81b 	bl	8005f24 <HAL_GetTick>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d901      	bls.n	8006efc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e10c      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006efc:	4b6a      	ldr	r3, [pc, #424]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0f0      	beq.n	8006eea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d106      	bne.n	8006f1e <HAL_RCC_OscConfig+0x2ea>
 8006f10:	4b64      	ldr	r3, [pc, #400]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f14:	4a63      	ldr	r2, [pc, #396]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f16:	f043 0301 	orr.w	r3, r3, #1
 8006f1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f1c:	e01c      	b.n	8006f58 <HAL_RCC_OscConfig+0x324>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	2b05      	cmp	r3, #5
 8006f24:	d10c      	bne.n	8006f40 <HAL_RCC_OscConfig+0x30c>
 8006f26:	4b5f      	ldr	r3, [pc, #380]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2a:	4a5e      	ldr	r2, [pc, #376]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f2c:	f043 0304 	orr.w	r3, r3, #4
 8006f30:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f32:	4b5c      	ldr	r3, [pc, #368]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f36:	4a5b      	ldr	r2, [pc, #364]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f38:	f043 0301 	orr.w	r3, r3, #1
 8006f3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f3e:	e00b      	b.n	8006f58 <HAL_RCC_OscConfig+0x324>
 8006f40:	4b58      	ldr	r3, [pc, #352]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f44:	4a57      	ldr	r2, [pc, #348]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f46:	f023 0301 	bic.w	r3, r3, #1
 8006f4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f4c:	4b55      	ldr	r3, [pc, #340]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f50:	4a54      	ldr	r2, [pc, #336]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f52:	f023 0304 	bic.w	r3, r3, #4
 8006f56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d015      	beq.n	8006f8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f60:	f7fe ffe0 	bl	8005f24 <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f66:	e00a      	b.n	8006f7e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f68:	f7fe ffdc 	bl	8005f24 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d901      	bls.n	8006f7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e0cb      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f7e:	4b49      	ldr	r3, [pc, #292]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f82:	f003 0302 	and.w	r3, r3, #2
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0ee      	beq.n	8006f68 <HAL_RCC_OscConfig+0x334>
 8006f8a:	e014      	b.n	8006fb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f8c:	f7fe ffca 	bl	8005f24 <HAL_GetTick>
 8006f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f92:	e00a      	b.n	8006faa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f94:	f7fe ffc6 	bl	8005f24 <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d901      	bls.n	8006faa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e0b5      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006faa:	4b3e      	ldr	r3, [pc, #248]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fae:	f003 0302 	and.w	r3, r3, #2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1ee      	bne.n	8006f94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006fb6:	7dfb      	ldrb	r3, [r7, #23]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d105      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fbc:	4b39      	ldr	r3, [pc, #228]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc0:	4a38      	ldr	r2, [pc, #224]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 80a1 	beq.w	8007114 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006fd2:	4b34      	ldr	r3, [pc, #208]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 030c 	and.w	r3, r3, #12
 8006fda:	2b08      	cmp	r3, #8
 8006fdc:	d05c      	beq.n	8007098 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	699b      	ldr	r3, [r3, #24]
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d141      	bne.n	800706a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fe6:	4b31      	ldr	r3, [pc, #196]	@ (80070ac <HAL_RCC_OscConfig+0x478>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fec:	f7fe ff9a 	bl	8005f24 <HAL_GetTick>
 8006ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff4:	f7fe ff96 	bl	8005f24 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e087      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007006:	4b27      	ldr	r3, [pc, #156]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1f0      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69da      	ldr	r2, [r3, #28]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	431a      	orrs	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007020:	019b      	lsls	r3, r3, #6
 8007022:	431a      	orrs	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007028:	085b      	lsrs	r3, r3, #1
 800702a:	3b01      	subs	r3, #1
 800702c:	041b      	lsls	r3, r3, #16
 800702e:	431a      	orrs	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007034:	061b      	lsls	r3, r3, #24
 8007036:	491b      	ldr	r1, [pc, #108]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8007038:	4313      	orrs	r3, r2
 800703a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800703c:	4b1b      	ldr	r3, [pc, #108]	@ (80070ac <HAL_RCC_OscConfig+0x478>)
 800703e:	2201      	movs	r2, #1
 8007040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007042:	f7fe ff6f 	bl	8005f24 <HAL_GetTick>
 8007046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007048:	e008      	b.n	800705c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800704a:	f7fe ff6b 	bl	8005f24 <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e05c      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800705c:	4b11      	ldr	r3, [pc, #68]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d0f0      	beq.n	800704a <HAL_RCC_OscConfig+0x416>
 8007068:	e054      	b.n	8007114 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800706a:	4b10      	ldr	r3, [pc, #64]	@ (80070ac <HAL_RCC_OscConfig+0x478>)
 800706c:	2200      	movs	r2, #0
 800706e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007070:	f7fe ff58 	bl	8005f24 <HAL_GetTick>
 8007074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007076:	e008      	b.n	800708a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007078:	f7fe ff54 	bl	8005f24 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b02      	cmp	r3, #2
 8007084:	d901      	bls.n	800708a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e045      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800708a:	4b06      	ldr	r3, [pc, #24]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1f0      	bne.n	8007078 <HAL_RCC_OscConfig+0x444>
 8007096:	e03d      	b.n	8007114 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d107      	bne.n	80070b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e038      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
 80070a4:	40023800 	.word	0x40023800
 80070a8:	40007000 	.word	0x40007000
 80070ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070b0:	4b1b      	ldr	r3, [pc, #108]	@ (8007120 <HAL_RCC_OscConfig+0x4ec>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d028      	beq.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d121      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d11a      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80070e0:	4013      	ands	r3, r2
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80070e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d111      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f6:	085b      	lsrs	r3, r3, #1
 80070f8:	3b01      	subs	r3, #1
 80070fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d107      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800710c:	429a      	cmp	r2, r3
 800710e:	d001      	beq.n	8007114 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e000      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	40023800 	.word	0x40023800

08007124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d101      	bne.n	8007138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e0cc      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007138:	4b68      	ldr	r3, [pc, #416]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	429a      	cmp	r2, r3
 8007144:	d90c      	bls.n	8007160 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007146:	4b65      	ldr	r3, [pc, #404]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	b2d2      	uxtb	r2, r2
 800714c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	4b63      	ldr	r3, [pc, #396]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	683a      	ldr	r2, [r7, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d001      	beq.n	8007160 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e0b8      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d020      	beq.n	80071ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0304 	and.w	r3, r3, #4
 8007174:	2b00      	cmp	r3, #0
 8007176:	d005      	beq.n	8007184 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007178:	4b59      	ldr	r3, [pc, #356]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	4a58      	ldr	r2, [pc, #352]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800717e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007182:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0308 	and.w	r3, r3, #8
 800718c:	2b00      	cmp	r3, #0
 800718e:	d005      	beq.n	800719c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007190:	4b53      	ldr	r3, [pc, #332]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	4a52      	ldr	r2, [pc, #328]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007196:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800719a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800719c:	4b50      	ldr	r3, [pc, #320]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	494d      	ldr	r1, [pc, #308]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d044      	beq.n	8007244 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d107      	bne.n	80071d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c2:	4b47      	ldr	r3, [pc, #284]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d119      	bne.n	8007202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e07f      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	d003      	beq.n	80071e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d107      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071e2:	4b3f      	ldr	r3, [pc, #252]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d109      	bne.n	8007202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e06f      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071f2:	4b3b      	ldr	r3, [pc, #236]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0302 	and.w	r3, r3, #2
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e067      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007202:	4b37      	ldr	r3, [pc, #220]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f023 0203 	bic.w	r2, r3, #3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	4934      	ldr	r1, [pc, #208]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007210:	4313      	orrs	r3, r2
 8007212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007214:	f7fe fe86 	bl	8005f24 <HAL_GetTick>
 8007218:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800721a:	e00a      	b.n	8007232 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800721c:	f7fe fe82 	bl	8005f24 <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800722a:	4293      	cmp	r3, r2
 800722c:	d901      	bls.n	8007232 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e04f      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007232:	4b2b      	ldr	r3, [pc, #172]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f003 020c 	and.w	r2, r3, #12
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	429a      	cmp	r2, r3
 8007242:	d1eb      	bne.n	800721c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007244:	4b25      	ldr	r3, [pc, #148]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 0307 	and.w	r3, r3, #7
 800724c:	683a      	ldr	r2, [r7, #0]
 800724e:	429a      	cmp	r2, r3
 8007250:	d20c      	bcs.n	800726c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007252:	4b22      	ldr	r3, [pc, #136]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007254:	683a      	ldr	r2, [r7, #0]
 8007256:	b2d2      	uxtb	r2, r2
 8007258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800725a:	4b20      	ldr	r3, [pc, #128]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0307 	and.w	r3, r3, #7
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	429a      	cmp	r2, r3
 8007266:	d001      	beq.n	800726c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e032      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0304 	and.w	r3, r3, #4
 8007274:	2b00      	cmp	r3, #0
 8007276:	d008      	beq.n	800728a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007278:	4b19      	ldr	r3, [pc, #100]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	4916      	ldr	r1, [pc, #88]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007286:	4313      	orrs	r3, r2
 8007288:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0308 	and.w	r3, r3, #8
 8007292:	2b00      	cmp	r3, #0
 8007294:	d009      	beq.n	80072aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007296:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	490e      	ldr	r1, [pc, #56]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80072aa:	f000 f821 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 80072ae:	4602      	mov	r2, r0
 80072b0:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	091b      	lsrs	r3, r3, #4
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	490a      	ldr	r1, [pc, #40]	@ (80072e4 <HAL_RCC_ClockConfig+0x1c0>)
 80072bc:	5ccb      	ldrb	r3, [r1, r3]
 80072be:	fa22 f303 	lsr.w	r3, r2, r3
 80072c2:	4a09      	ldr	r2, [pc, #36]	@ (80072e8 <HAL_RCC_ClockConfig+0x1c4>)
 80072c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80072c6:	4b09      	ldr	r3, [pc, #36]	@ (80072ec <HAL_RCC_ClockConfig+0x1c8>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fe fde6 	bl	8005e9c <HAL_InitTick>

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	40023c00 	.word	0x40023c00
 80072e0:	40023800 	.word	0x40023800
 80072e4:	080112dc 	.word	0x080112dc
 80072e8:	20000000 	.word	0x20000000
 80072ec:	20000004 	.word	0x20000004

080072f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072f4:	b094      	sub	sp, #80	@ 0x50
 80072f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80072f8:	2300      	movs	r3, #0
 80072fa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80072fc:	2300      	movs	r3, #0
 80072fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007308:	4b79      	ldr	r3, [pc, #484]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 030c 	and.w	r3, r3, #12
 8007310:	2b08      	cmp	r3, #8
 8007312:	d00d      	beq.n	8007330 <HAL_RCC_GetSysClockFreq+0x40>
 8007314:	2b08      	cmp	r3, #8
 8007316:	f200 80e1 	bhi.w	80074dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800731a:	2b00      	cmp	r3, #0
 800731c:	d002      	beq.n	8007324 <HAL_RCC_GetSysClockFreq+0x34>
 800731e:	2b04      	cmp	r3, #4
 8007320:	d003      	beq.n	800732a <HAL_RCC_GetSysClockFreq+0x3a>
 8007322:	e0db      	b.n	80074dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007324:	4b73      	ldr	r3, [pc, #460]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007326:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007328:	e0db      	b.n	80074e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800732a:	4b73      	ldr	r3, [pc, #460]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800732c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800732e:	e0d8      	b.n	80074e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007330:	4b6f      	ldr	r3, [pc, #444]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007338:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800733a:	4b6d      	ldr	r3, [pc, #436]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d063      	beq.n	800740e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007346:	4b6a      	ldr	r3, [pc, #424]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	099b      	lsrs	r3, r3, #6
 800734c:	2200      	movs	r2, #0
 800734e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007350:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007358:	633b      	str	r3, [r7, #48]	@ 0x30
 800735a:	2300      	movs	r3, #0
 800735c:	637b      	str	r3, [r7, #52]	@ 0x34
 800735e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007362:	4622      	mov	r2, r4
 8007364:	462b      	mov	r3, r5
 8007366:	f04f 0000 	mov.w	r0, #0
 800736a:	f04f 0100 	mov.w	r1, #0
 800736e:	0159      	lsls	r1, r3, #5
 8007370:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007374:	0150      	lsls	r0, r2, #5
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4621      	mov	r1, r4
 800737c:	1a51      	subs	r1, r2, r1
 800737e:	6139      	str	r1, [r7, #16]
 8007380:	4629      	mov	r1, r5
 8007382:	eb63 0301 	sbc.w	r3, r3, r1
 8007386:	617b      	str	r3, [r7, #20]
 8007388:	f04f 0200 	mov.w	r2, #0
 800738c:	f04f 0300 	mov.w	r3, #0
 8007390:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007394:	4659      	mov	r1, fp
 8007396:	018b      	lsls	r3, r1, #6
 8007398:	4651      	mov	r1, sl
 800739a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800739e:	4651      	mov	r1, sl
 80073a0:	018a      	lsls	r2, r1, #6
 80073a2:	4651      	mov	r1, sl
 80073a4:	ebb2 0801 	subs.w	r8, r2, r1
 80073a8:	4659      	mov	r1, fp
 80073aa:	eb63 0901 	sbc.w	r9, r3, r1
 80073ae:	f04f 0200 	mov.w	r2, #0
 80073b2:	f04f 0300 	mov.w	r3, #0
 80073b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073c2:	4690      	mov	r8, r2
 80073c4:	4699      	mov	r9, r3
 80073c6:	4623      	mov	r3, r4
 80073c8:	eb18 0303 	adds.w	r3, r8, r3
 80073cc:	60bb      	str	r3, [r7, #8]
 80073ce:	462b      	mov	r3, r5
 80073d0:	eb49 0303 	adc.w	r3, r9, r3
 80073d4:	60fb      	str	r3, [r7, #12]
 80073d6:	f04f 0200 	mov.w	r2, #0
 80073da:	f04f 0300 	mov.w	r3, #0
 80073de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80073e2:	4629      	mov	r1, r5
 80073e4:	024b      	lsls	r3, r1, #9
 80073e6:	4621      	mov	r1, r4
 80073e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80073ec:	4621      	mov	r1, r4
 80073ee:	024a      	lsls	r2, r1, #9
 80073f0:	4610      	mov	r0, r2
 80073f2:	4619      	mov	r1, r3
 80073f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073f6:	2200      	movs	r2, #0
 80073f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80073fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007400:	f7f9 fbda 	bl	8000bb8 <__aeabi_uldivmod>
 8007404:	4602      	mov	r2, r0
 8007406:	460b      	mov	r3, r1
 8007408:	4613      	mov	r3, r2
 800740a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800740c:	e058      	b.n	80074c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800740e:	4b38      	ldr	r3, [pc, #224]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	099b      	lsrs	r3, r3, #6
 8007414:	2200      	movs	r2, #0
 8007416:	4618      	mov	r0, r3
 8007418:	4611      	mov	r1, r2
 800741a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800741e:	623b      	str	r3, [r7, #32]
 8007420:	2300      	movs	r3, #0
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
 8007424:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007428:	4642      	mov	r2, r8
 800742a:	464b      	mov	r3, r9
 800742c:	f04f 0000 	mov.w	r0, #0
 8007430:	f04f 0100 	mov.w	r1, #0
 8007434:	0159      	lsls	r1, r3, #5
 8007436:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800743a:	0150      	lsls	r0, r2, #5
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	4641      	mov	r1, r8
 8007442:	ebb2 0a01 	subs.w	sl, r2, r1
 8007446:	4649      	mov	r1, r9
 8007448:	eb63 0b01 	sbc.w	fp, r3, r1
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007458:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800745c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007460:	ebb2 040a 	subs.w	r4, r2, sl
 8007464:	eb63 050b 	sbc.w	r5, r3, fp
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	f04f 0300 	mov.w	r3, #0
 8007470:	00eb      	lsls	r3, r5, #3
 8007472:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007476:	00e2      	lsls	r2, r4, #3
 8007478:	4614      	mov	r4, r2
 800747a:	461d      	mov	r5, r3
 800747c:	4643      	mov	r3, r8
 800747e:	18e3      	adds	r3, r4, r3
 8007480:	603b      	str	r3, [r7, #0]
 8007482:	464b      	mov	r3, r9
 8007484:	eb45 0303 	adc.w	r3, r5, r3
 8007488:	607b      	str	r3, [r7, #4]
 800748a:	f04f 0200 	mov.w	r2, #0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007496:	4629      	mov	r1, r5
 8007498:	028b      	lsls	r3, r1, #10
 800749a:	4621      	mov	r1, r4
 800749c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074a0:	4621      	mov	r1, r4
 80074a2:	028a      	lsls	r2, r1, #10
 80074a4:	4610      	mov	r0, r2
 80074a6:	4619      	mov	r1, r3
 80074a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074aa:	2200      	movs	r2, #0
 80074ac:	61bb      	str	r3, [r7, #24]
 80074ae:	61fa      	str	r2, [r7, #28]
 80074b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074b4:	f7f9 fb80 	bl	8000bb8 <__aeabi_uldivmod>
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	4613      	mov	r3, r2
 80074be:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80074c0:	4b0b      	ldr	r3, [pc, #44]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	0c1b      	lsrs	r3, r3, #16
 80074c6:	f003 0303 	and.w	r3, r3, #3
 80074ca:	3301      	adds	r3, #1
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80074d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074da:	e002      	b.n	80074e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074dc:	4b05      	ldr	r3, [pc, #20]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80074de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80074e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3750      	adds	r7, #80	@ 0x50
 80074e8:	46bd      	mov	sp, r7
 80074ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074ee:	bf00      	nop
 80074f0:	40023800 	.word	0x40023800
 80074f4:	00f42400 	.word	0x00f42400
 80074f8:	007a1200 	.word	0x007a1200

080074fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074fc:	b480      	push	{r7}
 80074fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007500:	4b03      	ldr	r3, [pc, #12]	@ (8007510 <HAL_RCC_GetHCLKFreq+0x14>)
 8007502:	681b      	ldr	r3, [r3, #0]
}
 8007504:	4618      	mov	r0, r3
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	20000000 	.word	0x20000000

08007514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007518:	f7ff fff0 	bl	80074fc <HAL_RCC_GetHCLKFreq>
 800751c:	4602      	mov	r2, r0
 800751e:	4b05      	ldr	r3, [pc, #20]	@ (8007534 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	0a9b      	lsrs	r3, r3, #10
 8007524:	f003 0307 	and.w	r3, r3, #7
 8007528:	4903      	ldr	r1, [pc, #12]	@ (8007538 <HAL_RCC_GetPCLK1Freq+0x24>)
 800752a:	5ccb      	ldrb	r3, [r1, r3]
 800752c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007530:	4618      	mov	r0, r3
 8007532:	bd80      	pop	{r7, pc}
 8007534:	40023800 	.word	0x40023800
 8007538:	080112ec 	.word	0x080112ec

0800753c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007540:	f7ff ffdc 	bl	80074fc <HAL_RCC_GetHCLKFreq>
 8007544:	4602      	mov	r2, r0
 8007546:	4b05      	ldr	r3, [pc, #20]	@ (800755c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	0b5b      	lsrs	r3, r3, #13
 800754c:	f003 0307 	and.w	r3, r3, #7
 8007550:	4903      	ldr	r1, [pc, #12]	@ (8007560 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007552:	5ccb      	ldrb	r3, [r1, r3]
 8007554:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007558:	4618      	mov	r0, r3
 800755a:	bd80      	pop	{r7, pc}
 800755c:	40023800 	.word	0x40023800
 8007560:	080112ec 	.word	0x080112ec

08007564 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e07b      	b.n	800766e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757a:	2b00      	cmp	r3, #0
 800757c:	d108      	bne.n	8007590 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007586:	d009      	beq.n	800759c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	61da      	str	r2, [r3, #28]
 800758e:	e005      	b.n	800759c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d106      	bne.n	80075bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f7fe f9c8 	bl	800594c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2202      	movs	r2, #2
 80075c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80075e4:	431a      	orrs	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075ee:	431a      	orrs	r2, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	431a      	orrs	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	695b      	ldr	r3, [r3, #20]
 80075fe:	f003 0301 	and.w	r3, r3, #1
 8007602:	431a      	orrs	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	699b      	ldr	r3, [r3, #24]
 8007608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800760c:	431a      	orrs	r2, r3
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	69db      	ldr	r3, [r3, #28]
 8007612:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007616:	431a      	orrs	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a1b      	ldr	r3, [r3, #32]
 800761c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007620:	ea42 0103 	orr.w	r1, r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007628:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	430a      	orrs	r2, r1
 8007632:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	0c1b      	lsrs	r3, r3, #16
 800763a:	f003 0104 	and.w	r1, r3, #4
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007642:	f003 0210 	and.w	r2, r3, #16
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	69da      	ldr	r2, [r3, #28]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800765c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3708      	adds	r7, #8
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}

08007676 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007676:	b580      	push	{r7, lr}
 8007678:	b088      	sub	sp, #32
 800767a:	af00      	add	r7, sp, #0
 800767c:	60f8      	str	r0, [r7, #12]
 800767e:	60b9      	str	r1, [r7, #8]
 8007680:	603b      	str	r3, [r7, #0]
 8007682:	4613      	mov	r3, r2
 8007684:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007686:	f7fe fc4d 	bl	8005f24 <HAL_GetTick>
 800768a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800768c:	88fb      	ldrh	r3, [r7, #6]
 800768e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007696:	b2db      	uxtb	r3, r3
 8007698:	2b01      	cmp	r3, #1
 800769a:	d001      	beq.n	80076a0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800769c:	2302      	movs	r3, #2
 800769e:	e12a      	b.n	80078f6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d002      	beq.n	80076ac <HAL_SPI_Transmit+0x36>
 80076a6:	88fb      	ldrh	r3, [r7, #6]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d101      	bne.n	80076b0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	e122      	b.n	80078f6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d101      	bne.n	80076be <HAL_SPI_Transmit+0x48>
 80076ba:	2302      	movs	r3, #2
 80076bc:	e11b      	b.n	80078f6 <HAL_SPI_Transmit+0x280>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2203      	movs	r2, #3
 80076ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	88fa      	ldrh	r2, [r7, #6]
 80076de:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800770c:	d10f      	bne.n	800772e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800771c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800772c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007738:	2b40      	cmp	r3, #64	@ 0x40
 800773a:	d007      	beq.n	800774c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800774a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007754:	d152      	bne.n	80077fc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <HAL_SPI_Transmit+0xee>
 800775e:	8b7b      	ldrh	r3, [r7, #26]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d145      	bne.n	80077f0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007768:	881a      	ldrh	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007774:	1c9a      	adds	r2, r3, #2
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800777e:	b29b      	uxth	r3, r3
 8007780:	3b01      	subs	r3, #1
 8007782:	b29a      	uxth	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007788:	e032      	b.n	80077f0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b02      	cmp	r3, #2
 8007796:	d112      	bne.n	80077be <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800779c:	881a      	ldrh	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a8:	1c9a      	adds	r2, r3, #2
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	3b01      	subs	r3, #1
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	86da      	strh	r2, [r3, #54]	@ 0x36
 80077bc:	e018      	b.n	80077f0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077be:	f7fe fbb1 	bl	8005f24 <HAL_GetTick>
 80077c2:	4602      	mov	r2, r0
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d803      	bhi.n	80077d6 <HAL_SPI_Transmit+0x160>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d4:	d102      	bne.n	80077dc <HAL_SPI_Transmit+0x166>
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d109      	bne.n	80077f0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e082      	b.n	80078f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d1c7      	bne.n	800778a <HAL_SPI_Transmit+0x114>
 80077fa:	e053      	b.n	80078a4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d002      	beq.n	800780a <HAL_SPI_Transmit+0x194>
 8007804:	8b7b      	ldrh	r3, [r7, #26]
 8007806:	2b01      	cmp	r3, #1
 8007808:	d147      	bne.n	800789a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	330c      	adds	r3, #12
 8007814:	7812      	ldrb	r2, [r2, #0]
 8007816:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007826:	b29b      	uxth	r3, r3
 8007828:	3b01      	subs	r3, #1
 800782a:	b29a      	uxth	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007830:	e033      	b.n	800789a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f003 0302 	and.w	r3, r3, #2
 800783c:	2b02      	cmp	r3, #2
 800783e:	d113      	bne.n	8007868 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	330c      	adds	r3, #12
 800784a:	7812      	ldrb	r2, [r2, #0]
 800784c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800785c:	b29b      	uxth	r3, r3
 800785e:	3b01      	subs	r3, #1
 8007860:	b29a      	uxth	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007866:	e018      	b.n	800789a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007868:	f7fe fb5c 	bl	8005f24 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	429a      	cmp	r2, r3
 8007876:	d803      	bhi.n	8007880 <HAL_SPI_Transmit+0x20a>
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800787e:	d102      	bne.n	8007886 <HAL_SPI_Transmit+0x210>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d109      	bne.n	800789a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2201      	movs	r2, #1
 800788a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e02d      	b.n	80078f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800789e:	b29b      	uxth	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1c6      	bne.n	8007832 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078a4:	69fa      	ldr	r2, [r7, #28]
 80078a6:	6839      	ldr	r1, [r7, #0]
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 fbd9 	bl	8008060 <SPI_EndRxTxTransaction>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2220      	movs	r2, #32
 80078b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10a      	bne.n	80078d8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078c2:	2300      	movs	r3, #0
 80078c4:	617b      	str	r3, [r7, #20]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	617b      	str	r3, [r7, #20]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	617b      	str	r3, [r7, #20]
 80078d6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d001      	beq.n	80078f4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e000      	b.n	80078f6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80078f4:	2300      	movs	r3, #0
  }
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3720      	adds	r7, #32
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b088      	sub	sp, #32
 8007902:	af02      	add	r7, sp, #8
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	60b9      	str	r1, [r7, #8]
 8007908:	603b      	str	r3, [r7, #0]
 800790a:	4613      	mov	r3, r2
 800790c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b01      	cmp	r3, #1
 8007918:	d001      	beq.n	800791e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800791a:	2302      	movs	r3, #2
 800791c:	e104      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <HAL_SPI_Receive+0x2c>
 8007924:	88fb      	ldrh	r3, [r7, #6]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d101      	bne.n	800792e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e0fc      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007936:	d112      	bne.n	800795e <HAL_SPI_Receive+0x60>
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d10e      	bne.n	800795e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2204      	movs	r2, #4
 8007944:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007948:	88fa      	ldrh	r2, [r7, #6]
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	4613      	mov	r3, r2
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	68b9      	ldr	r1, [r7, #8]
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f000 f8eb 	bl	8007b30 <HAL_SPI_TransmitReceive>
 800795a:	4603      	mov	r3, r0
 800795c:	e0e4      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800795e:	f7fe fae1 	bl	8005f24 <HAL_GetTick>
 8007962:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800796a:	2b01      	cmp	r3, #1
 800796c:	d101      	bne.n	8007972 <HAL_SPI_Receive+0x74>
 800796e:	2302      	movs	r3, #2
 8007970:	e0da      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2204      	movs	r2, #4
 800797e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	68ba      	ldr	r2, [r7, #8]
 800798c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	88fa      	ldrh	r2, [r7, #6]
 8007992:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	88fa      	ldrh	r2, [r7, #6]
 8007998:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2200      	movs	r2, #0
 80079b6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	689b      	ldr	r3, [r3, #8]
 80079bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079c0:	d10f      	bne.n	80079e2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80079e0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079ec:	2b40      	cmp	r3, #64	@ 0x40
 80079ee:	d007      	beq.n	8007a00 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079fe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d170      	bne.n	8007aea <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007a08:	e035      	b.n	8007a76 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d115      	bne.n	8007a44 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f103 020c 	add.w	r2, r3, #12
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a24:	7812      	ldrb	r2, [r2, #0]
 8007a26:	b2d2      	uxtb	r2, r2
 8007a28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2e:	1c5a      	adds	r2, r3, #1
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	b29a      	uxth	r2, r3
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a42:	e018      	b.n	8007a76 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a44:	f7fe fa6e 	bl	8005f24 <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	683a      	ldr	r2, [r7, #0]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d803      	bhi.n	8007a5c <HAL_SPI_Receive+0x15e>
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a5a:	d102      	bne.n	8007a62 <HAL_SPI_Receive+0x164>
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d109      	bne.n	8007a76 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e058      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1c4      	bne.n	8007a0a <HAL_SPI_Receive+0x10c>
 8007a80:	e038      	b.n	8007af4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f003 0301 	and.w	r3, r3, #1
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d113      	bne.n	8007ab8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68da      	ldr	r2, [r3, #12]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a9a:	b292      	uxth	r2, r2
 8007a9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa2:	1c9a      	adds	r2, r3, #2
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	b29a      	uxth	r2, r3
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ab6:	e018      	b.n	8007aea <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ab8:	f7fe fa34 	bl	8005f24 <HAL_GetTick>
 8007abc:	4602      	mov	r2, r0
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	1ad3      	subs	r3, r2, r3
 8007ac2:	683a      	ldr	r2, [r7, #0]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d803      	bhi.n	8007ad0 <HAL_SPI_Receive+0x1d2>
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ace:	d102      	bne.n	8007ad6 <HAL_SPI_Receive+0x1d8>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d109      	bne.n	8007aea <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e01e      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1c6      	bne.n	8007a82 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	6839      	ldr	r1, [r7, #0]
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f000 fa4b 	bl	8007f94 <SPI_EndRxTransaction>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2220      	movs	r2, #32
 8007b08:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d001      	beq.n	8007b26 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e000      	b.n	8007b28 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007b26:	2300      	movs	r3, #0
  }
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b08a      	sub	sp, #40	@ 0x28
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
 8007b3c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b42:	f7fe f9ef 	bl	8005f24 <HAL_GetTick>
 8007b46:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b4e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007b56:	887b      	ldrh	r3, [r7, #2]
 8007b58:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b5a:	7ffb      	ldrb	r3, [r7, #31]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d00c      	beq.n	8007b7a <HAL_SPI_TransmitReceive+0x4a>
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b66:	d106      	bne.n	8007b76 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d102      	bne.n	8007b76 <HAL_SPI_TransmitReceive+0x46>
 8007b70:	7ffb      	ldrb	r3, [r7, #31]
 8007b72:	2b04      	cmp	r3, #4
 8007b74:	d001      	beq.n	8007b7a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007b76:	2302      	movs	r3, #2
 8007b78:	e17f      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d005      	beq.n	8007b8c <HAL_SPI_TransmitReceive+0x5c>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d002      	beq.n	8007b8c <HAL_SPI_TransmitReceive+0x5c>
 8007b86:	887b      	ldrh	r3, [r7, #2]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e174      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d101      	bne.n	8007b9e <HAL_SPI_TransmitReceive+0x6e>
 8007b9a:	2302      	movs	r3, #2
 8007b9c:	e16d      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b04      	cmp	r3, #4
 8007bb0:	d003      	beq.n	8007bba <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2205      	movs	r2, #5
 8007bb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	887a      	ldrh	r2, [r7, #2]
 8007bca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	887a      	ldrh	r2, [r7, #2]
 8007bd0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	887a      	ldrh	r2, [r7, #2]
 8007bdc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	887a      	ldrh	r2, [r7, #2]
 8007be2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bfa:	2b40      	cmp	r3, #64	@ 0x40
 8007bfc:	d007      	beq.n	8007c0e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c16:	d17e      	bne.n	8007d16 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d002      	beq.n	8007c26 <HAL_SPI_TransmitReceive+0xf6>
 8007c20:	8afb      	ldrh	r3, [r7, #22]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d16c      	bne.n	8007d00 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c2a:	881a      	ldrh	r2, [r3, #0]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c36:	1c9a      	adds	r2, r3, #2
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	3b01      	subs	r3, #1
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c4a:	e059      	b.n	8007d00 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	f003 0302 	and.w	r3, r3, #2
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	d11b      	bne.n	8007c92 <HAL_SPI_TransmitReceive+0x162>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d016      	beq.n	8007c92 <HAL_SPI_TransmitReceive+0x162>
 8007c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d113      	bne.n	8007c92 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c6e:	881a      	ldrh	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c7a:	1c9a      	adds	r2, r3, #2
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b01      	subs	r3, #1
 8007c88:	b29a      	uxth	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f003 0301 	and.w	r3, r3, #1
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d119      	bne.n	8007cd4 <HAL_SPI_TransmitReceive+0x1a4>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d014      	beq.n	8007cd4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	68da      	ldr	r2, [r3, #12]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb4:	b292      	uxth	r2, r2
 8007cb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cbc:	1c9a      	adds	r2, r3, #2
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007cd4:	f7fe f926 	bl	8005f24 <HAL_GetTick>
 8007cd8:	4602      	mov	r2, r0
 8007cda:	6a3b      	ldr	r3, [r7, #32]
 8007cdc:	1ad3      	subs	r3, r2, r3
 8007cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d80d      	bhi.n	8007d00 <HAL_SPI_TransmitReceive+0x1d0>
 8007ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cea:	d009      	beq.n	8007d00 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e0bc      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1a0      	bne.n	8007c4c <HAL_SPI_TransmitReceive+0x11c>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d19b      	bne.n	8007c4c <HAL_SPI_TransmitReceive+0x11c>
 8007d14:	e082      	b.n	8007e1c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <HAL_SPI_TransmitReceive+0x1f4>
 8007d1e:	8afb      	ldrh	r3, [r7, #22]
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d171      	bne.n	8007e08 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	330c      	adds	r3, #12
 8007d2e:	7812      	ldrb	r2, [r2, #0]
 8007d30:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	3b01      	subs	r3, #1
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d4a:	e05d      	b.n	8007e08 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d11c      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x264>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d017      	beq.n	8007d94 <HAL_SPI_TransmitReceive+0x264>
 8007d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d114      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	330c      	adds	r3, #12
 8007d74:	7812      	ldrb	r2, [r2, #0]
 8007d76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d119      	bne.n	8007dd6 <HAL_SPI_TransmitReceive+0x2a6>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d014      	beq.n	8007dd6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68da      	ldr	r2, [r3, #12]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db6:	b2d2      	uxtb	r2, r2
 8007db8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007dd6:	f7fe f8a5 	bl	8005f24 <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6a3b      	ldr	r3, [r7, #32]
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d803      	bhi.n	8007dee <HAL_SPI_TransmitReceive+0x2be>
 8007de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dec:	d102      	bne.n	8007df4 <HAL_SPI_TransmitReceive+0x2c4>
 8007dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d109      	bne.n	8007e08 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007e04:	2303      	movs	r3, #3
 8007e06:	e038      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d19c      	bne.n	8007d4c <HAL_SPI_TransmitReceive+0x21c>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d197      	bne.n	8007d4c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e1c:	6a3a      	ldr	r2, [r7, #32]
 8007e1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f000 f91d 	bl	8008060 <SPI_EndRxTxTransaction>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d008      	beq.n	8007e3e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e01d      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d10a      	bne.n	8007e5c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e46:	2300      	movs	r3, #0
 8007e48:	613b      	str	r3, [r7, #16]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	613b      	str	r3, [r7, #16]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	613b      	str	r3, [r7, #16]
 8007e5a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	e000      	b.n	8007e7a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007e78:	2300      	movs	r3, #0
  }
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3728      	adds	r7, #40	@ 0x28
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
	...

08007e84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b088      	sub	sp, #32
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	603b      	str	r3, [r7, #0]
 8007e90:	4613      	mov	r3, r2
 8007e92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e94:	f7fe f846 	bl	8005f24 <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9c:	1a9b      	subs	r3, r3, r2
 8007e9e:	683a      	ldr	r2, [r7, #0]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ea4:	f7fe f83e 	bl	8005f24 <HAL_GetTick>
 8007ea8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007eaa:	4b39      	ldr	r3, [pc, #228]	@ (8007f90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	015b      	lsls	r3, r3, #5
 8007eb0:	0d1b      	lsrs	r3, r3, #20
 8007eb2:	69fa      	ldr	r2, [r7, #28]
 8007eb4:	fb02 f303 	mul.w	r3, r2, r3
 8007eb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007eba:	e055      	b.n	8007f68 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec2:	d051      	beq.n	8007f68 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ec4:	f7fe f82e 	bl	8005f24 <HAL_GetTick>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	1ad3      	subs	r3, r2, r3
 8007ece:	69fa      	ldr	r2, [r7, #28]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d902      	bls.n	8007eda <SPI_WaitFlagStateUntilTimeout+0x56>
 8007ed4:	69fb      	ldr	r3, [r7, #28]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d13d      	bne.n	8007f56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	685a      	ldr	r2, [r3, #4]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ee8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ef2:	d111      	bne.n	8007f18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007efc:	d004      	beq.n	8007f08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f06:	d107      	bne.n	8007f18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f20:	d10f      	bne.n	8007f42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f30:	601a      	str	r2, [r3, #0]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2201      	movs	r2, #1
 8007f46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007f52:	2303      	movs	r3, #3
 8007f54:	e018      	b.n	8007f88 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d102      	bne.n	8007f62 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	61fb      	str	r3, [r7, #28]
 8007f60:	e002      	b.n	8007f68 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	3b01      	subs	r3, #1
 8007f66:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	689a      	ldr	r2, [r3, #8]
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	4013      	ands	r3, r2
 8007f72:	68ba      	ldr	r2, [r7, #8]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	bf0c      	ite	eq
 8007f78:	2301      	moveq	r3, #1
 8007f7a:	2300      	movne	r3, #0
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	461a      	mov	r2, r3
 8007f80:	79fb      	ldrb	r3, [r7, #7]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d19a      	bne.n	8007ebc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3720      	adds	r7, #32
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	20000000 	.word	0x20000000

08007f94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af02      	add	r7, sp, #8
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fa8:	d111      	bne.n	8007fce <SPI_EndRxTransaction+0x3a>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fb2:	d004      	beq.n	8007fbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fbc:	d107      	bne.n	8007fce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fcc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fd6:	d12a      	bne.n	800802e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fe0:	d012      	beq.n	8008008 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	2180      	movs	r1, #128	@ 0x80
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f7ff ff49 	bl	8007e84 <SPI_WaitFlagStateUntilTimeout>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d02d      	beq.n	8008054 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ffc:	f043 0220 	orr.w	r2, r3, #32
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e026      	b.n	8008056 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	2200      	movs	r2, #0
 8008010:	2101      	movs	r1, #1
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	f7ff ff36 	bl	8007e84 <SPI_WaitFlagStateUntilTimeout>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	d01a      	beq.n	8008054 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008022:	f043 0220 	orr.w	r2, r3, #32
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800802a:	2303      	movs	r3, #3
 800802c:	e013      	b.n	8008056 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	9300      	str	r3, [sp, #0]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	2200      	movs	r2, #0
 8008036:	2101      	movs	r1, #1
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f7ff ff23 	bl	8007e84 <SPI_WaitFlagStateUntilTimeout>
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d007      	beq.n	8008054 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008048:	f043 0220 	orr.w	r2, r3, #32
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e000      	b.n	8008056 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af02      	add	r7, sp, #8
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	9300      	str	r3, [sp, #0]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	2201      	movs	r2, #1
 8008074:	2102      	movs	r1, #2
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f7ff ff04 	bl	8007e84 <SPI_WaitFlagStateUntilTimeout>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d007      	beq.n	8008092 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008086:	f043 0220 	orr.w	r2, r3, #32
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	e032      	b.n	80080f8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008092:	4b1b      	ldr	r3, [pc, #108]	@ (8008100 <SPI_EndRxTxTransaction+0xa0>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a1b      	ldr	r2, [pc, #108]	@ (8008104 <SPI_EndRxTxTransaction+0xa4>)
 8008098:	fba2 2303 	umull	r2, r3, r2, r3
 800809c:	0d5b      	lsrs	r3, r3, #21
 800809e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80080a2:	fb02 f303 	mul.w	r3, r2, r3
 80080a6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080b0:	d112      	bne.n	80080d8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	2200      	movs	r2, #0
 80080ba:	2180      	movs	r1, #128	@ 0x80
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f7ff fee1 	bl	8007e84 <SPI_WaitFlagStateUntilTimeout>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d016      	beq.n	80080f6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080cc:	f043 0220 	orr.w	r2, r3, #32
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80080d4:	2303      	movs	r3, #3
 80080d6:	e00f      	b.n	80080f8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	3b01      	subs	r3, #1
 80080e2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080ee:	2b80      	cmp	r3, #128	@ 0x80
 80080f0:	d0f2      	beq.n	80080d8 <SPI_EndRxTxTransaction+0x78>
 80080f2:	e000      	b.n	80080f6 <SPI_EndRxTxTransaction+0x96>
        break;
 80080f4:	bf00      	nop
  }

  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3718      	adds	r7, #24
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	20000000 	.word	0x20000000
 8008104:	165e9f81 	.word	0x165e9f81

08008108 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d101      	bne.n	800811a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e041      	b.n	800819e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008120:	b2db      	uxtb	r3, r3
 8008122:	2b00      	cmp	r3, #0
 8008124:	d106      	bne.n	8008134 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f7fd fc54 	bl	80059dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2202      	movs	r2, #2
 8008138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	3304      	adds	r3, #4
 8008144:	4619      	mov	r1, r3
 8008146:	4610      	mov	r0, r2
 8008148:	f000 fb46 	bl	80087d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b082      	sub	sp, #8
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d101      	bne.n	80081b8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e041      	b.n	800823c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d106      	bne.n	80081d2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f000 f839 	bl	8008244 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2202      	movs	r2, #2
 80081d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	3304      	adds	r3, #4
 80081e2:	4619      	mov	r1, r3
 80081e4:	4610      	mov	r0, r2
 80081e6:	f000 faf7 	bl	80087d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2201      	movs	r2, #1
 8008206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800824c:	bf00      	nop
 800824e:	370c      	adds	r7, #12
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr

08008258 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	f003 0302 	and.w	r3, r3, #2
 8008276:	2b00      	cmp	r3, #0
 8008278:	d020      	beq.n	80082bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f003 0302 	and.w	r3, r3, #2
 8008280:	2b00      	cmp	r3, #0
 8008282:	d01b      	beq.n	80082bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f06f 0202 	mvn.w	r2, #2
 800828c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	f003 0303 	and.w	r3, r3, #3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f7fb fba2 	bl	80039ec <HAL_TIM_IC_CaptureCallback>
 80082a8:	e005      	b.n	80082b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fa76 	bl	800879c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fa7d 	bl	80087b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f003 0304 	and.w	r3, r3, #4
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d020      	beq.n	8008308 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f003 0304 	and.w	r3, r3, #4
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d01b      	beq.n	8008308 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f06f 0204 	mvn.w	r2, #4
 80082d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2202      	movs	r2, #2
 80082de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	699b      	ldr	r3, [r3, #24]
 80082e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7fb fb7c 	bl	80039ec <HAL_TIM_IC_CaptureCallback>
 80082f4:	e005      	b.n	8008302 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fa50 	bl	800879c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fa57 	bl	80087b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	f003 0308 	and.w	r3, r3, #8
 800830e:	2b00      	cmp	r3, #0
 8008310:	d020      	beq.n	8008354 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f003 0308 	and.w	r3, r3, #8
 8008318:	2b00      	cmp	r3, #0
 800831a:	d01b      	beq.n	8008354 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f06f 0208 	mvn.w	r2, #8
 8008324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2204      	movs	r2, #4
 800832a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	69db      	ldr	r3, [r3, #28]
 8008332:	f003 0303 	and.w	r3, r3, #3
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f7fb fb56 	bl	80039ec <HAL_TIM_IC_CaptureCallback>
 8008340:	e005      	b.n	800834e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fa2a 	bl	800879c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fa31 	bl	80087b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	f003 0310 	and.w	r3, r3, #16
 800835a:	2b00      	cmp	r3, #0
 800835c:	d020      	beq.n	80083a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f003 0310 	and.w	r3, r3, #16
 8008364:	2b00      	cmp	r3, #0
 8008366:	d01b      	beq.n	80083a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f06f 0210 	mvn.w	r2, #16
 8008370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2208      	movs	r2, #8
 8008376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	69db      	ldr	r3, [r3, #28]
 800837e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f7fb fb30 	bl	80039ec <HAL_TIM_IC_CaptureCallback>
 800838c:	e005      	b.n	800839a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 fa04 	bl	800879c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fa0b 	bl	80087b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f003 0301 	and.w	r3, r3, #1
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00c      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f003 0301 	and.w	r3, r3, #1
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d007      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f06f 0201 	mvn.w	r2, #1
 80083bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f9e2 	bl	8008788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00c      	beq.n	80083e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d007      	beq.n	80083e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80083e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 fcae 	bl	8008d44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00c      	beq.n	800840c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d007      	beq.n	800840c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f9dc 	bl	80087c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	f003 0320 	and.w	r3, r3, #32
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00c      	beq.n	8008430 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f003 0320 	and.w	r3, r3, #32
 800841c:	2b00      	cmp	r3, #0
 800841e:	d007      	beq.n	8008430 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f06f 0220 	mvn.w	r2, #32
 8008428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fc80 	bl	8008d30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008430:	bf00      	nop
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008444:	2300      	movs	r3, #0
 8008446:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800844e:	2b01      	cmp	r3, #1
 8008450:	d101      	bne.n	8008456 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008452:	2302      	movs	r3, #2
 8008454:	e088      	b.n	8008568 <HAL_TIM_IC_ConfigChannel+0x130>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2201      	movs	r2, #1
 800845a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d11b      	bne.n	800849c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008474:	f000 fa36 	bl	80088e4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	699a      	ldr	r2, [r3, #24]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f022 020c 	bic.w	r2, r2, #12
 8008486:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	6999      	ldr	r1, [r3, #24]
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	689a      	ldr	r2, [r3, #8]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	619a      	str	r2, [r3, #24]
 800849a:	e060      	b.n	800855e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2b04      	cmp	r3, #4
 80084a0:	d11c      	bne.n	80084dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80084b2:	f000 faae 	bl	8008a12 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	699a      	ldr	r2, [r3, #24]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80084c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	6999      	ldr	r1, [r3, #24]
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	021a      	lsls	r2, r3, #8
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	430a      	orrs	r2, r1
 80084d8:	619a      	str	r2, [r3, #24]
 80084da:	e040      	b.n	800855e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2b08      	cmp	r3, #8
 80084e0:	d11b      	bne.n	800851a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80084f2:	f000 fafb 	bl	8008aec <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69da      	ldr	r2, [r3, #28]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 020c 	bic.w	r2, r2, #12
 8008504:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	69d9      	ldr	r1, [r3, #28]
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	689a      	ldr	r2, [r3, #8]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	61da      	str	r2, [r3, #28]
 8008518:	e021      	b.n	800855e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2b0c      	cmp	r3, #12
 800851e:	d11c      	bne.n	800855a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008530:	f000 fb18 	bl	8008b64 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	69da      	ldr	r2, [r3, #28]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008542:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	69d9      	ldr	r1, [r3, #28]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	021a      	lsls	r2, r3, #8
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	430a      	orrs	r2, r1
 8008556:	61da      	str	r2, [r3, #28]
 8008558:	e001      	b.n	800855e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008566:	7dfb      	ldrb	r3, [r7, #23]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3718      	adds	r7, #24
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800857a:	2300      	movs	r3, #0
 800857c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008584:	2b01      	cmp	r3, #1
 8008586:	d101      	bne.n	800858c <HAL_TIM_ConfigClockSource+0x1c>
 8008588:	2302      	movs	r3, #2
 800858a:	e0b4      	b.n	80086f6 <HAL_TIM_ConfigClockSource+0x186>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085c4:	d03e      	beq.n	8008644 <HAL_TIM_ConfigClockSource+0xd4>
 80085c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ca:	f200 8087 	bhi.w	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 80085ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085d2:	f000 8086 	beq.w	80086e2 <HAL_TIM_ConfigClockSource+0x172>
 80085d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085da:	d87f      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 80085dc:	2b70      	cmp	r3, #112	@ 0x70
 80085de:	d01a      	beq.n	8008616 <HAL_TIM_ConfigClockSource+0xa6>
 80085e0:	2b70      	cmp	r3, #112	@ 0x70
 80085e2:	d87b      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 80085e4:	2b60      	cmp	r3, #96	@ 0x60
 80085e6:	d050      	beq.n	800868a <HAL_TIM_ConfigClockSource+0x11a>
 80085e8:	2b60      	cmp	r3, #96	@ 0x60
 80085ea:	d877      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 80085ec:	2b50      	cmp	r3, #80	@ 0x50
 80085ee:	d03c      	beq.n	800866a <HAL_TIM_ConfigClockSource+0xfa>
 80085f0:	2b50      	cmp	r3, #80	@ 0x50
 80085f2:	d873      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 80085f4:	2b40      	cmp	r3, #64	@ 0x40
 80085f6:	d058      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x13a>
 80085f8:	2b40      	cmp	r3, #64	@ 0x40
 80085fa:	d86f      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 80085fc:	2b30      	cmp	r3, #48	@ 0x30
 80085fe:	d064      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x15a>
 8008600:	2b30      	cmp	r3, #48	@ 0x30
 8008602:	d86b      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 8008604:	2b20      	cmp	r3, #32
 8008606:	d060      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x15a>
 8008608:	2b20      	cmp	r3, #32
 800860a:	d867      	bhi.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
 800860c:	2b00      	cmp	r3, #0
 800860e:	d05c      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x15a>
 8008610:	2b10      	cmp	r3, #16
 8008612:	d05a      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x15a>
 8008614:	e062      	b.n	80086dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008626:	f000 faf5 	bl	8008c14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008638:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	609a      	str	r2, [r3, #8]
      break;
 8008642:	e04f      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008654:	f000 fade 	bl	8008c14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	689a      	ldr	r2, [r3, #8]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008666:	609a      	str	r2, [r3, #8]
      break;
 8008668:	e03c      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008676:	461a      	mov	r2, r3
 8008678:	f000 f99c 	bl	80089b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2150      	movs	r1, #80	@ 0x50
 8008682:	4618      	mov	r0, r3
 8008684:	f000 faab 	bl	8008bde <TIM_ITRx_SetConfig>
      break;
 8008688:	e02c      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008696:	461a      	mov	r2, r3
 8008698:	f000 f9f8 	bl	8008a8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2160      	movs	r1, #96	@ 0x60
 80086a2:	4618      	mov	r0, r3
 80086a4:	f000 fa9b 	bl	8008bde <TIM_ITRx_SetConfig>
      break;
 80086a8:	e01c      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086b6:	461a      	mov	r2, r3
 80086b8:	f000 f97c 	bl	80089b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2140      	movs	r1, #64	@ 0x40
 80086c2:	4618      	mov	r0, r3
 80086c4:	f000 fa8b 	bl	8008bde <TIM_ITRx_SetConfig>
      break;
 80086c8:	e00c      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4619      	mov	r1, r3
 80086d4:	4610      	mov	r0, r2
 80086d6:	f000 fa82 	bl	8008bde <TIM_ITRx_SetConfig>
      break;
 80086da:	e003      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	73fb      	strb	r3, [r7, #15]
      break;
 80086e0:	e000      	b.n	80086e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
	...

08008700 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	2b0c      	cmp	r3, #12
 8008712:	d831      	bhi.n	8008778 <HAL_TIM_ReadCapturedValue+0x78>
 8008714:	a201      	add	r2, pc, #4	@ (adr r2, 800871c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800871a:	bf00      	nop
 800871c:	08008751 	.word	0x08008751
 8008720:	08008779 	.word	0x08008779
 8008724:	08008779 	.word	0x08008779
 8008728:	08008779 	.word	0x08008779
 800872c:	0800875b 	.word	0x0800875b
 8008730:	08008779 	.word	0x08008779
 8008734:	08008779 	.word	0x08008779
 8008738:	08008779 	.word	0x08008779
 800873c:	08008765 	.word	0x08008765
 8008740:	08008779 	.word	0x08008779
 8008744:	08008779 	.word	0x08008779
 8008748:	08008779 	.word	0x08008779
 800874c:	0800876f 	.word	0x0800876f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008756:	60fb      	str	r3, [r7, #12]

      break;
 8008758:	e00f      	b.n	800877a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	60fb      	str	r3, [r7, #12]

      break;
 8008762:	e00a      	b.n	800877a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800876a:	60fb      	str	r3, [r7, #12]

      break;
 800876c:	e005      	b.n	800877a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008774:	60fb      	str	r3, [r7, #12]

      break;
 8008776:	e000      	b.n	800877a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008778:	bf00      	nop
  }

  return tmpreg;
 800877a:	68fb      	ldr	r3, [r7, #12]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3714      	adds	r7, #20
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80087cc:	bf00      	nop
 80087ce:	370c      	adds	r7, #12
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	4a37      	ldr	r2, [pc, #220]	@ (80088c8 <TIM_Base_SetConfig+0xf0>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d00f      	beq.n	8008810 <TIM_Base_SetConfig+0x38>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087f6:	d00b      	beq.n	8008810 <TIM_Base_SetConfig+0x38>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4a34      	ldr	r2, [pc, #208]	@ (80088cc <TIM_Base_SetConfig+0xf4>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d007      	beq.n	8008810 <TIM_Base_SetConfig+0x38>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	4a33      	ldr	r2, [pc, #204]	@ (80088d0 <TIM_Base_SetConfig+0xf8>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d003      	beq.n	8008810 <TIM_Base_SetConfig+0x38>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4a32      	ldr	r2, [pc, #200]	@ (80088d4 <TIM_Base_SetConfig+0xfc>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d108      	bne.n	8008822 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008816:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	68fa      	ldr	r2, [r7, #12]
 800881e:	4313      	orrs	r3, r2
 8008820:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	4a28      	ldr	r2, [pc, #160]	@ (80088c8 <TIM_Base_SetConfig+0xf0>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d01b      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008830:	d017      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4a25      	ldr	r2, [pc, #148]	@ (80088cc <TIM_Base_SetConfig+0xf4>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d013      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	4a24      	ldr	r2, [pc, #144]	@ (80088d0 <TIM_Base_SetConfig+0xf8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d00f      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4a23      	ldr	r2, [pc, #140]	@ (80088d4 <TIM_Base_SetConfig+0xfc>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d00b      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a22      	ldr	r2, [pc, #136]	@ (80088d8 <TIM_Base_SetConfig+0x100>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d007      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a21      	ldr	r2, [pc, #132]	@ (80088dc <TIM_Base_SetConfig+0x104>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d003      	beq.n	8008862 <TIM_Base_SetConfig+0x8a>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4a20      	ldr	r2, [pc, #128]	@ (80088e0 <TIM_Base_SetConfig+0x108>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d108      	bne.n	8008874 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4313      	orrs	r3, r2
 8008872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	4313      	orrs	r3, r2
 8008880:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	689a      	ldr	r2, [r3, #8]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a0c      	ldr	r2, [pc, #48]	@ (80088c8 <TIM_Base_SetConfig+0xf0>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d103      	bne.n	80088a2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	691a      	ldr	r2, [r3, #16]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f043 0204 	orr.w	r2, r3, #4
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	601a      	str	r2, [r3, #0]
}
 80088ba:	bf00      	nop
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	40010000 	.word	0x40010000
 80088cc:	40000400 	.word	0x40000400
 80088d0:	40000800 	.word	0x40000800
 80088d4:	40000c00 	.word	0x40000c00
 80088d8:	40014000 	.word	0x40014000
 80088dc:	40014400 	.word	0x40014400
 80088e0:	40014800 	.word	0x40014800

080088e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
 80088f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6a1b      	ldr	r3, [r3, #32]
 80088f6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a1b      	ldr	r3, [r3, #32]
 80088fc:	f023 0201 	bic.w	r2, r3, #1
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	699b      	ldr	r3, [r3, #24]
 8008908:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	4a24      	ldr	r2, [pc, #144]	@ (80089a0 <TIM_TI1_SetConfig+0xbc>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d013      	beq.n	800893a <TIM_TI1_SetConfig+0x56>
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008918:	d00f      	beq.n	800893a <TIM_TI1_SetConfig+0x56>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	4a21      	ldr	r2, [pc, #132]	@ (80089a4 <TIM_TI1_SetConfig+0xc0>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d00b      	beq.n	800893a <TIM_TI1_SetConfig+0x56>
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	4a20      	ldr	r2, [pc, #128]	@ (80089a8 <TIM_TI1_SetConfig+0xc4>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d007      	beq.n	800893a <TIM_TI1_SetConfig+0x56>
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	4a1f      	ldr	r2, [pc, #124]	@ (80089ac <TIM_TI1_SetConfig+0xc8>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d003      	beq.n	800893a <TIM_TI1_SetConfig+0x56>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	4a1e      	ldr	r2, [pc, #120]	@ (80089b0 <TIM_TI1_SetConfig+0xcc>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d101      	bne.n	800893e <TIM_TI1_SetConfig+0x5a>
 800893a:	2301      	movs	r3, #1
 800893c:	e000      	b.n	8008940 <TIM_TI1_SetConfig+0x5c>
 800893e:	2300      	movs	r3, #0
 8008940:	2b00      	cmp	r3, #0
 8008942:	d008      	beq.n	8008956 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	f023 0303 	bic.w	r3, r3, #3
 800894a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4313      	orrs	r3, r2
 8008952:	617b      	str	r3, [r7, #20]
 8008954:	e003      	b.n	800895e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	f043 0301 	orr.w	r3, r3, #1
 800895c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008964:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	011b      	lsls	r3, r3, #4
 800896a:	b2db      	uxtb	r3, r3
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	4313      	orrs	r3, r2
 8008970:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	f023 030a 	bic.w	r3, r3, #10
 8008978:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	f003 030a 	and.w	r3, r3, #10
 8008980:	693a      	ldr	r2, [r7, #16]
 8008982:	4313      	orrs	r3, r2
 8008984:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	697a      	ldr	r2, [r7, #20]
 800898a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	693a      	ldr	r2, [r7, #16]
 8008990:	621a      	str	r2, [r3, #32]
}
 8008992:	bf00      	nop
 8008994:	371c      	adds	r7, #28
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	40010000 	.word	0x40010000
 80089a4:	40000400 	.word	0x40000400
 80089a8:	40000800 	.word	0x40000800
 80089ac:	40000c00 	.word	0x40000c00
 80089b0:	40014000 	.word	0x40014000

080089b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b087      	sub	sp, #28
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6a1b      	ldr	r3, [r3, #32]
 80089c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6a1b      	ldr	r3, [r3, #32]
 80089ca:	f023 0201 	bic.w	r2, r3, #1
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	699b      	ldr	r3, [r3, #24]
 80089d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80089de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	011b      	lsls	r3, r3, #4
 80089e4:	693a      	ldr	r2, [r7, #16]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	f023 030a 	bic.w	r3, r3, #10
 80089f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	4313      	orrs	r3, r2
 80089f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	621a      	str	r2, [r3, #32]
}
 8008a06:	bf00      	nop
 8008a08:	371c      	adds	r7, #28
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr

08008a12 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008a12:	b480      	push	{r7}
 8008a14:	b087      	sub	sp, #28
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	60f8      	str	r0, [r7, #12]
 8008a1a:	60b9      	str	r1, [r7, #8]
 8008a1c:	607a      	str	r2, [r7, #4]
 8008a1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6a1b      	ldr	r3, [r3, #32]
 8008a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6a1b      	ldr	r3, [r3, #32]
 8008a2a:	f023 0210 	bic.w	r2, r3, #16
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	699b      	ldr	r3, [r3, #24]
 8008a36:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	021b      	lsls	r3, r3, #8
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008a50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	031b      	lsls	r3, r3, #12
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	693a      	ldr	r2, [r7, #16]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008a64:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	011b      	lsls	r3, r3, #4
 8008a6a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008a6e:	697a      	ldr	r2, [r7, #20]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	621a      	str	r2, [r3, #32]
}
 8008a80:	bf00      	nop
 8008a82:	371c      	adds	r7, #28
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b087      	sub	sp, #28
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6a1b      	ldr	r3, [r3, #32]
 8008a9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6a1b      	ldr	r3, [r3, #32]
 8008aa2:	f023 0210 	bic.w	r2, r3, #16
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	699b      	ldr	r3, [r3, #24]
 8008aae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ab6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	031b      	lsls	r3, r3, #12
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008ac8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	011b      	lsls	r3, r3, #4
 8008ace:	697a      	ldr	r2, [r7, #20]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	693a      	ldr	r2, [r7, #16]
 8008ad8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	697a      	ldr	r2, [r7, #20]
 8008ade:	621a      	str	r2, [r3, #32]
}
 8008ae0:	bf00      	nop
 8008ae2:	371c      	adds	r7, #28
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b087      	sub	sp, #28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
 8008af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6a1b      	ldr	r3, [r3, #32]
 8008b04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	69db      	ldr	r3, [r3, #28]
 8008b10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	f023 0303 	bic.w	r3, r3, #3
 8008b18:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	011b      	lsls	r3, r3, #4
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	693a      	ldr	r2, [r7, #16]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008b3c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	021b      	lsls	r3, r3, #8
 8008b42:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	693a      	ldr	r2, [r7, #16]
 8008b50:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	621a      	str	r2, [r3, #32]
}
 8008b58:	bf00      	nop
 8008b5a:	371c      	adds	r7, #28
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b087      	sub	sp, #28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
 8008b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6a1b      	ldr	r3, [r3, #32]
 8008b7c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	69db      	ldr	r3, [r3, #28]
 8008b88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	021b      	lsls	r3, r3, #8
 8008b96:	693a      	ldr	r2, [r7, #16]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ba2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	031b      	lsls	r3, r3, #12
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008bb6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	031b      	lsls	r3, r3, #12
 8008bbc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008bc0:	697a      	ldr	r2, [r7, #20]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	697a      	ldr	r2, [r7, #20]
 8008bd0:	621a      	str	r2, [r3, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	371c      	adds	r7, #28
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr

08008bde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008bde:	b480      	push	{r7}
 8008be0:	b085      	sub	sp, #20
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	f043 0307 	orr.w	r3, r3, #7
 8008c00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	609a      	str	r2, [r3, #8]
}
 8008c08:	bf00      	nop
 8008c0a:	3714      	adds	r7, #20
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr

08008c14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b087      	sub	sp, #28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	607a      	str	r2, [r7, #4]
 8008c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	021a      	lsls	r2, r3, #8
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	431a      	orrs	r2, r3
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	609a      	str	r2, [r3, #8]
}
 8008c48:	bf00      	nop
 8008c4a:	371c      	adds	r7, #28
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b085      	sub	sp, #20
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d101      	bne.n	8008c6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c68:	2302      	movs	r3, #2
 8008c6a:	e050      	b.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2202      	movs	r2, #2
 8008c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	68fa      	ldr	r2, [r7, #12]
 8008ca4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a1c      	ldr	r2, [pc, #112]	@ (8008d1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d018      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb8:	d013      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a18      	ldr	r2, [pc, #96]	@ (8008d20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d00e      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a16      	ldr	r2, [pc, #88]	@ (8008d24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d009      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a15      	ldr	r2, [pc, #84]	@ (8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d004      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a13      	ldr	r2, [pc, #76]	@ (8008d2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d10c      	bne.n	8008cfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ce8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	68ba      	ldr	r2, [r7, #8]
 8008cfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	40010000 	.word	0x40010000
 8008d20:	40000400 	.word	0x40000400
 8008d24:	40000800 	.word	0x40000800
 8008d28:	40000c00 	.word	0x40000c00
 8008d2c:	40014000 	.word	0x40014000

08008d30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d4c:	bf00      	nop
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d101      	bne.n	8008d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d66:	2301      	movs	r3, #1
 8008d68:	e042      	b.n	8008df0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d106      	bne.n	8008d84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f7fc fe7a 	bl	8005a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2224      	movs	r2, #36	@ 0x24
 8008d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68da      	ldr	r2, [r3, #12]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fdd3 	bl	8009948 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	691a      	ldr	r2, [r3, #16]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008db0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	695a      	ldr	r2, [r3, #20]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008dc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68da      	ldr	r2, [r3, #12]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008dd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2220      	movs	r2, #32
 8008ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2220      	movs	r2, #32
 8008de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3708      	adds	r7, #8
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b08a      	sub	sp, #40	@ 0x28
 8008dfc:	af02      	add	r7, sp, #8
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	603b      	str	r3, [r7, #0]
 8008e04:	4613      	mov	r3, r2
 8008e06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b20      	cmp	r3, #32
 8008e16:	d175      	bne.n	8008f04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d002      	beq.n	8008e24 <HAL_UART_Transmit+0x2c>
 8008e1e:	88fb      	ldrh	r3, [r7, #6]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d101      	bne.n	8008e28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e06e      	b.n	8008f06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2221      	movs	r2, #33	@ 0x21
 8008e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008e36:	f7fd f875 	bl	8005f24 <HAL_GetTick>
 8008e3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	88fa      	ldrh	r2, [r7, #6]
 8008e40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	88fa      	ldrh	r2, [r7, #6]
 8008e46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e50:	d108      	bne.n	8008e64 <HAL_UART_Transmit+0x6c>
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d104      	bne.n	8008e64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	61bb      	str	r3, [r7, #24]
 8008e62:	e003      	b.n	8008e6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008e6c:	e02e      	b.n	8008ecc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	9300      	str	r3, [sp, #0]
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	2200      	movs	r2, #0
 8008e76:	2180      	movs	r1, #128	@ 0x80
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f000 fb37 	bl	80094ec <UART_WaitOnFlagUntilTimeout>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d005      	beq.n	8008e90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2220      	movs	r2, #32
 8008e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e03a      	b.n	8008f06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d10b      	bne.n	8008eae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	881b      	ldrh	r3, [r3, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ea4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008ea6:	69bb      	ldr	r3, [r7, #24]
 8008ea8:	3302      	adds	r3, #2
 8008eaa:	61bb      	str	r3, [r7, #24]
 8008eac:	e007      	b.n	8008ebe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008eae:	69fb      	ldr	r3, [r7, #28]
 8008eb0:	781a      	ldrb	r2, [r3, #0]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1cb      	bne.n	8008e6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	9300      	str	r3, [sp, #0]
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	2200      	movs	r2, #0
 8008ede:	2140      	movs	r1, #64	@ 0x40
 8008ee0:	68f8      	ldr	r0, [r7, #12]
 8008ee2:	f000 fb03 	bl	80094ec <UART_WaitOnFlagUntilTimeout>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d005      	beq.n	8008ef8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008ef4:	2303      	movs	r3, #3
 8008ef6:	e006      	b.n	8008f06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2220      	movs	r2, #32
 8008efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008f00:	2300      	movs	r3, #0
 8008f02:	e000      	b.n	8008f06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008f04:	2302      	movs	r3, #2
  }
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3720      	adds	r7, #32
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}

08008f0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f0e:	b580      	push	{r7, lr}
 8008f10:	b084      	sub	sp, #16
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	60f8      	str	r0, [r7, #12]
 8008f16:	60b9      	str	r1, [r7, #8]
 8008f18:	4613      	mov	r3, r2
 8008f1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b20      	cmp	r3, #32
 8008f26:	d112      	bne.n	8008f4e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d002      	beq.n	8008f34 <HAL_UART_Receive_IT+0x26>
 8008f2e:	88fb      	ldrh	r3, [r7, #6]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d101      	bne.n	8008f38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	e00b      	b.n	8008f50 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008f3e:	88fb      	ldrh	r3, [r7, #6]
 8008f40:	461a      	mov	r2, r3
 8008f42:	68b9      	ldr	r1, [r7, #8]
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f000 fb2a 	bl	800959e <UART_Start_Receive_IT>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	e000      	b.n	8008f50 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008f4e:	2302      	movs	r3, #2
  }
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b0ba      	sub	sp, #232	@ 0xe8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	695b      	ldr	r3, [r3, #20]
 8008f7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008f84:	2300      	movs	r3, #0
 8008f86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f8e:	f003 030f 	and.w	r3, r3, #15
 8008f92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008f96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d10f      	bne.n	8008fbe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fa2:	f003 0320 	and.w	r3, r3, #32
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d009      	beq.n	8008fbe <HAL_UART_IRQHandler+0x66>
 8008faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fae:	f003 0320 	and.w	r3, r3, #32
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d003      	beq.n	8008fbe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 fc07 	bl	80097ca <UART_Receive_IT>
      return;
 8008fbc:	e273      	b.n	80094a6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008fbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f000 80de 	beq.w	8009184 <HAL_UART_IRQHandler+0x22c>
 8008fc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fcc:	f003 0301 	and.w	r3, r3, #1
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d106      	bne.n	8008fe2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fd8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	f000 80d1 	beq.w	8009184 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fe6:	f003 0301 	and.w	r3, r3, #1
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00b      	beq.n	8009006 <HAL_UART_IRQHandler+0xae>
 8008fee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d005      	beq.n	8009006 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ffe:	f043 0201 	orr.w	r2, r3, #1
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800900a:	f003 0304 	and.w	r3, r3, #4
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00b      	beq.n	800902a <HAL_UART_IRQHandler+0xd2>
 8009012:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	2b00      	cmp	r3, #0
 800901c:	d005      	beq.n	800902a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009022:	f043 0202 	orr.w	r2, r3, #2
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800902a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800902e:	f003 0302 	and.w	r3, r3, #2
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00b      	beq.n	800904e <HAL_UART_IRQHandler+0xf6>
 8009036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800903a:	f003 0301 	and.w	r3, r3, #1
 800903e:	2b00      	cmp	r3, #0
 8009040:	d005      	beq.n	800904e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009046:	f043 0204 	orr.w	r2, r3, #4
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800904e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009052:	f003 0308 	and.w	r3, r3, #8
 8009056:	2b00      	cmp	r3, #0
 8009058:	d011      	beq.n	800907e <HAL_UART_IRQHandler+0x126>
 800905a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800905e:	f003 0320 	and.w	r3, r3, #32
 8009062:	2b00      	cmp	r3, #0
 8009064:	d105      	bne.n	8009072 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009066:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800906a:	f003 0301 	and.w	r3, r3, #1
 800906e:	2b00      	cmp	r3, #0
 8009070:	d005      	beq.n	800907e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009076:	f043 0208 	orr.w	r2, r3, #8
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009082:	2b00      	cmp	r3, #0
 8009084:	f000 820a 	beq.w	800949c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800908c:	f003 0320 	and.w	r3, r3, #32
 8009090:	2b00      	cmp	r3, #0
 8009092:	d008      	beq.n	80090a6 <HAL_UART_IRQHandler+0x14e>
 8009094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009098:	f003 0320 	and.w	r3, r3, #32
 800909c:	2b00      	cmp	r3, #0
 800909e:	d002      	beq.n	80090a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 fb92 	bl	80097ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	695b      	ldr	r3, [r3, #20]
 80090ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b0:	2b40      	cmp	r3, #64	@ 0x40
 80090b2:	bf0c      	ite	eq
 80090b4:	2301      	moveq	r3, #1
 80090b6:	2300      	movne	r3, #0
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090c2:	f003 0308 	and.w	r3, r3, #8
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d103      	bne.n	80090d2 <HAL_UART_IRQHandler+0x17a>
 80090ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d04f      	beq.n	8009172 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 fa9d 	bl	8009612 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	695b      	ldr	r3, [r3, #20]
 80090de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090e2:	2b40      	cmp	r3, #64	@ 0x40
 80090e4:	d141      	bne.n	800916a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	3314      	adds	r3, #20
 80090ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80090f4:	e853 3f00 	ldrex	r3, [r3]
 80090f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80090fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009100:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009104:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	3314      	adds	r3, #20
 800910e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009112:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009116:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800911e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009122:	e841 2300 	strex	r3, r2, [r1]
 8009126:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800912a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d1d9      	bne.n	80090e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009136:	2b00      	cmp	r3, #0
 8009138:	d013      	beq.n	8009162 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800913e:	4a8a      	ldr	r2, [pc, #552]	@ (8009368 <HAL_UART_IRQHandler+0x410>)
 8009140:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009146:	4618      	mov	r0, r3
 8009148:	f7fd f89d 	bl	8006286 <HAL_DMA_Abort_IT>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d016      	beq.n	8009180 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800915c:	4610      	mov	r0, r2
 800915e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009160:	e00e      	b.n	8009180 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 f9ac 	bl	80094c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009168:	e00a      	b.n	8009180 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f000 f9a8 	bl	80094c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009170:	e006      	b.n	8009180 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f9a4 	bl	80094c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800917e:	e18d      	b.n	800949c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009180:	bf00      	nop
    return;
 8009182:	e18b      	b.n	800949c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009188:	2b01      	cmp	r3, #1
 800918a:	f040 8167 	bne.w	800945c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800918e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009192:	f003 0310 	and.w	r3, r3, #16
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 8160 	beq.w	800945c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800919c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091a0:	f003 0310 	and.w	r3, r3, #16
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	f000 8159 	beq.w	800945c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80091aa:	2300      	movs	r3, #0
 80091ac:	60bb      	str	r3, [r7, #8]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	60bb      	str	r3, [r7, #8]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	60bb      	str	r3, [r7, #8]
 80091be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	695b      	ldr	r3, [r3, #20]
 80091c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091ca:	2b40      	cmp	r3, #64	@ 0x40
 80091cc:	f040 80ce 	bne.w	800936c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80091dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f000 80a9 	beq.w	8009338 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80091ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091ee:	429a      	cmp	r2, r3
 80091f0:	f080 80a2 	bcs.w	8009338 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009200:	69db      	ldr	r3, [r3, #28]
 8009202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009206:	f000 8088 	beq.w	800931a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	330c      	adds	r3, #12
 8009210:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009214:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009218:	e853 3f00 	ldrex	r3, [r3]
 800921c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009220:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009224:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009228:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	330c      	adds	r3, #12
 8009232:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009236:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800923a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009242:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009246:	e841 2300 	strex	r3, r2, [r1]
 800924a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800924e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009252:	2b00      	cmp	r3, #0
 8009254:	d1d9      	bne.n	800920a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	3314      	adds	r3, #20
 800925c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009260:	e853 3f00 	ldrex	r3, [r3]
 8009264:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009266:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009268:	f023 0301 	bic.w	r3, r3, #1
 800926c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	3314      	adds	r3, #20
 8009276:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800927a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800927e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009280:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009282:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009286:	e841 2300 	strex	r3, r2, [r1]
 800928a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800928c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800928e:	2b00      	cmp	r3, #0
 8009290:	d1e1      	bne.n	8009256 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	3314      	adds	r3, #20
 8009298:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800929c:	e853 3f00 	ldrex	r3, [r3]
 80092a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80092a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	3314      	adds	r3, #20
 80092b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80092b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80092b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80092bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80092be:	e841 2300 	strex	r3, r2, [r1]
 80092c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80092c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d1e3      	bne.n	8009292 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2220      	movs	r2, #32
 80092ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	330c      	adds	r3, #12
 80092de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092ea:	f023 0310 	bic.w	r3, r3, #16
 80092ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	330c      	adds	r3, #12
 80092f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80092fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80092fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009300:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009302:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009304:	e841 2300 	strex	r3, r2, [r1]
 8009308:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800930a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800930c:	2b00      	cmp	r3, #0
 800930e:	d1e3      	bne.n	80092d8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009314:	4618      	mov	r0, r3
 8009316:	f7fc ff46 	bl	80061a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2202      	movs	r2, #2
 800931e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009328:	b29b      	uxth	r3, r3
 800932a:	1ad3      	subs	r3, r2, r3
 800932c:	b29b      	uxth	r3, r3
 800932e:	4619      	mov	r1, r3
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 f8cf 	bl	80094d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009336:	e0b3      	b.n	80094a0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800933c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009340:	429a      	cmp	r2, r3
 8009342:	f040 80ad 	bne.w	80094a0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800934a:	69db      	ldr	r3, [r3, #28]
 800934c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009350:	f040 80a6 	bne.w	80094a0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2202      	movs	r2, #2
 8009358:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800935e:	4619      	mov	r1, r3
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 f8b7 	bl	80094d4 <HAL_UARTEx_RxEventCallback>
      return;
 8009366:	e09b      	b.n	80094a0 <HAL_UART_IRQHandler+0x548>
 8009368:	080096d9 	.word	0x080096d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009374:	b29b      	uxth	r3, r3
 8009376:	1ad3      	subs	r3, r2, r3
 8009378:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009380:	b29b      	uxth	r3, r3
 8009382:	2b00      	cmp	r3, #0
 8009384:	f000 808e 	beq.w	80094a4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009388:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800938c:	2b00      	cmp	r3, #0
 800938e:	f000 8089 	beq.w	80094a4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	330c      	adds	r3, #12
 8009398:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800939c:	e853 3f00 	ldrex	r3, [r3]
 80093a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80093a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	330c      	adds	r3, #12
 80093b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80093b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80093b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80093bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093be:	e841 2300 	strex	r3, r2, [r1]
 80093c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d1e3      	bne.n	8009392 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3314      	adds	r3, #20
 80093d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d4:	e853 3f00 	ldrex	r3, [r3]
 80093d8:	623b      	str	r3, [r7, #32]
   return(result);
 80093da:	6a3b      	ldr	r3, [r7, #32]
 80093dc:	f023 0301 	bic.w	r3, r3, #1
 80093e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	3314      	adds	r3, #20
 80093ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80093ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80093f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1e3      	bne.n	80093ca <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2220      	movs	r2, #32
 8009406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	330c      	adds	r3, #12
 8009416:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f023 0310 	bic.w	r3, r3, #16
 8009426:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	330c      	adds	r3, #12
 8009430:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009434:	61fa      	str	r2, [r7, #28]
 8009436:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009438:	69b9      	ldr	r1, [r7, #24]
 800943a:	69fa      	ldr	r2, [r7, #28]
 800943c:	e841 2300 	strex	r3, r2, [r1]
 8009440:	617b      	str	r3, [r7, #20]
   return(result);
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d1e3      	bne.n	8009410 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2202      	movs	r2, #2
 800944c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800944e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009452:	4619      	mov	r1, r3
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 f83d 	bl	80094d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800945a:	e023      	b.n	80094a4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800945c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009464:	2b00      	cmp	r3, #0
 8009466:	d009      	beq.n	800947c <HAL_UART_IRQHandler+0x524>
 8009468:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800946c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009470:	2b00      	cmp	r3, #0
 8009472:	d003      	beq.n	800947c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 f940 	bl	80096fa <UART_Transmit_IT>
    return;
 800947a:	e014      	b.n	80094a6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800947c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00e      	beq.n	80094a6 <HAL_UART_IRQHandler+0x54e>
 8009488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800948c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009490:	2b00      	cmp	r3, #0
 8009492:	d008      	beq.n	80094a6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 f980 	bl	800979a <UART_EndTransmit_IT>
    return;
 800949a:	e004      	b.n	80094a6 <HAL_UART_IRQHandler+0x54e>
    return;
 800949c:	bf00      	nop
 800949e:	e002      	b.n	80094a6 <HAL_UART_IRQHandler+0x54e>
      return;
 80094a0:	bf00      	nop
 80094a2:	e000      	b.n	80094a6 <HAL_UART_IRQHandler+0x54e>
      return;
 80094a4:	bf00      	nop
  }
}
 80094a6:	37e8      	adds	r7, #232	@ 0xe8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80094b4:	bf00      	nop
 80094b6:	370c      	adds	r7, #12
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b083      	sub	sp, #12
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80094c8:	bf00      	nop
 80094ca:	370c      	adds	r7, #12
 80094cc:	46bd      	mov	sp, r7
 80094ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d2:	4770      	bx	lr

080094d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	460b      	mov	r3, r1
 80094de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80094e0:	bf00      	nop
 80094e2:	370c      	adds	r7, #12
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr

080094ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	603b      	str	r3, [r7, #0]
 80094f8:	4613      	mov	r3, r2
 80094fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094fc:	e03b      	b.n	8009576 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094fe:	6a3b      	ldr	r3, [r7, #32]
 8009500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009504:	d037      	beq.n	8009576 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009506:	f7fc fd0d 	bl	8005f24 <HAL_GetTick>
 800950a:	4602      	mov	r2, r0
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	1ad3      	subs	r3, r2, r3
 8009510:	6a3a      	ldr	r2, [r7, #32]
 8009512:	429a      	cmp	r2, r3
 8009514:	d302      	bcc.n	800951c <UART_WaitOnFlagUntilTimeout+0x30>
 8009516:	6a3b      	ldr	r3, [r7, #32]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d101      	bne.n	8009520 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800951c:	2303      	movs	r3, #3
 800951e:	e03a      	b.n	8009596 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	f003 0304 	and.w	r3, r3, #4
 800952a:	2b00      	cmp	r3, #0
 800952c:	d023      	beq.n	8009576 <UART_WaitOnFlagUntilTimeout+0x8a>
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	2b80      	cmp	r3, #128	@ 0x80
 8009532:	d020      	beq.n	8009576 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	2b40      	cmp	r3, #64	@ 0x40
 8009538:	d01d      	beq.n	8009576 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 0308 	and.w	r3, r3, #8
 8009544:	2b08      	cmp	r3, #8
 8009546:	d116      	bne.n	8009576 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009548:	2300      	movs	r3, #0
 800954a:	617b      	str	r3, [r7, #20]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	617b      	str	r3, [r7, #20]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	617b      	str	r3, [r7, #20]
 800955c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800955e:	68f8      	ldr	r0, [r7, #12]
 8009560:	f000 f857 	bl	8009612 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2208      	movs	r2, #8
 8009568:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2200      	movs	r2, #0
 800956e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	e00f      	b.n	8009596 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	4013      	ands	r3, r2
 8009580:	68ba      	ldr	r2, [r7, #8]
 8009582:	429a      	cmp	r2, r3
 8009584:	bf0c      	ite	eq
 8009586:	2301      	moveq	r3, #1
 8009588:	2300      	movne	r3, #0
 800958a:	b2db      	uxtb	r3, r3
 800958c:	461a      	mov	r2, r3
 800958e:	79fb      	ldrb	r3, [r7, #7]
 8009590:	429a      	cmp	r2, r3
 8009592:	d0b4      	beq.n	80094fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3718      	adds	r7, #24
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800959e:	b480      	push	{r7}
 80095a0:	b085      	sub	sp, #20
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	60f8      	str	r0, [r7, #12]
 80095a6:	60b9      	str	r1, [r7, #8]
 80095a8:	4613      	mov	r3, r2
 80095aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	68ba      	ldr	r2, [r7, #8]
 80095b0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	88fa      	ldrh	r2, [r7, #6]
 80095b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	88fa      	ldrh	r2, [r7, #6]
 80095bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2222      	movs	r2, #34	@ 0x22
 80095c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	691b      	ldr	r3, [r3, #16]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d007      	beq.n	80095e4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68da      	ldr	r2, [r3, #12]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80095e2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	695a      	ldr	r2, [r3, #20]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f042 0201 	orr.w	r2, r2, #1
 80095f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68da      	ldr	r2, [r3, #12]
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f042 0220 	orr.w	r2, r2, #32
 8009602:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	3714      	adds	r7, #20
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr

08009612 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009612:	b480      	push	{r7}
 8009614:	b095      	sub	sp, #84	@ 0x54
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	330c      	adds	r3, #12
 8009620:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009624:	e853 3f00 	ldrex	r3, [r3]
 8009628:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800962a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	330c      	adds	r3, #12
 8009638:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800963a:	643a      	str	r2, [r7, #64]	@ 0x40
 800963c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009642:	e841 2300 	strex	r3, r2, [r1]
 8009646:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1e5      	bne.n	800961a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3314      	adds	r3, #20
 8009654:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	6a3b      	ldr	r3, [r7, #32]
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	61fb      	str	r3, [r7, #28]
   return(result);
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	f023 0301 	bic.w	r3, r3, #1
 8009664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3314      	adds	r3, #20
 800966c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800966e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009670:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800967c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967e:	2b00      	cmp	r3, #0
 8009680:	d1e5      	bne.n	800964e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009686:	2b01      	cmp	r3, #1
 8009688:	d119      	bne.n	80096be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	330c      	adds	r3, #12
 8009690:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	e853 3f00 	ldrex	r3, [r3]
 8009698:	60bb      	str	r3, [r7, #8]
   return(result);
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	f023 0310 	bic.w	r3, r3, #16
 80096a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	330c      	adds	r3, #12
 80096a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096aa:	61ba      	str	r2, [r7, #24]
 80096ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ae:	6979      	ldr	r1, [r7, #20]
 80096b0:	69ba      	ldr	r2, [r7, #24]
 80096b2:	e841 2300 	strex	r3, r2, [r1]
 80096b6:	613b      	str	r3, [r7, #16]
   return(result);
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d1e5      	bne.n	800968a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2220      	movs	r2, #32
 80096c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2200      	movs	r2, #0
 80096ca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80096cc:	bf00      	nop
 80096ce:	3754      	adds	r7, #84	@ 0x54
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2200      	movs	r2, #0
 80096ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f7ff fee7 	bl	80094c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096f2:	bf00      	nop
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80096fa:	b480      	push	{r7}
 80096fc:	b085      	sub	sp, #20
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b21      	cmp	r3, #33	@ 0x21
 800970c:	d13e      	bne.n	800978c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009716:	d114      	bne.n	8009742 <UART_Transmit_IT+0x48>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	691b      	ldr	r3, [r3, #16]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d110      	bne.n	8009742 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a1b      	ldr	r3, [r3, #32]
 8009724:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	881b      	ldrh	r3, [r3, #0]
 800972a:	461a      	mov	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009734:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a1b      	ldr	r3, [r3, #32]
 800973a:	1c9a      	adds	r2, r3, #2
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	621a      	str	r2, [r3, #32]
 8009740:	e008      	b.n	8009754 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a1b      	ldr	r3, [r3, #32]
 8009746:	1c59      	adds	r1, r3, #1
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	6211      	str	r1, [r2, #32]
 800974c:	781a      	ldrb	r2, [r3, #0]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009758:	b29b      	uxth	r3, r3
 800975a:	3b01      	subs	r3, #1
 800975c:	b29b      	uxth	r3, r3
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	4619      	mov	r1, r3
 8009762:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009764:	2b00      	cmp	r3, #0
 8009766:	d10f      	bne.n	8009788 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009776:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68da      	ldr	r2, [r3, #12]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009786:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009788:	2300      	movs	r3, #0
 800978a:	e000      	b.n	800978e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800978c:	2302      	movs	r3, #2
  }
}
 800978e:	4618      	mov	r0, r3
 8009790:	3714      	adds	r7, #20
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr

0800979a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800979a:	b580      	push	{r7, lr}
 800979c:	b082      	sub	sp, #8
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	68da      	ldr	r2, [r3, #12]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2220      	movs	r2, #32
 80097b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f7ff fe76 	bl	80094ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80097c0:	2300      	movs	r3, #0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3708      	adds	r7, #8
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80097ca:	b580      	push	{r7, lr}
 80097cc:	b08c      	sub	sp, #48	@ 0x30
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80097d2:	2300      	movs	r3, #0
 80097d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80097d6:	2300      	movs	r3, #0
 80097d8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097e0:	b2db      	uxtb	r3, r3
 80097e2:	2b22      	cmp	r3, #34	@ 0x22
 80097e4:	f040 80aa 	bne.w	800993c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097f0:	d115      	bne.n	800981e <UART_Receive_IT+0x54>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d111      	bne.n	800981e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	b29b      	uxth	r3, r3
 8009808:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800980c:	b29a      	uxth	r2, r3
 800980e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009810:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009816:	1c9a      	adds	r2, r3, #2
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	629a      	str	r2, [r3, #40]	@ 0x28
 800981c:	e024      	b.n	8009868 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009822:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800982c:	d007      	beq.n	800983e <UART_Receive_IT+0x74>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d10a      	bne.n	800984c <UART_Receive_IT+0x82>
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	691b      	ldr	r3, [r3, #16]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d106      	bne.n	800984c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	b2da      	uxtb	r2, r3
 8009846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009848:	701a      	strb	r2, [r3, #0]
 800984a:	e008      	b.n	800985e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	b2db      	uxtb	r3, r3
 8009854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009858:	b2da      	uxtb	r2, r3
 800985a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800985c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009862:	1c5a      	adds	r2, r3, #1
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800986c:	b29b      	uxth	r3, r3
 800986e:	3b01      	subs	r3, #1
 8009870:	b29b      	uxth	r3, r3
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	4619      	mov	r1, r3
 8009876:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009878:	2b00      	cmp	r3, #0
 800987a:	d15d      	bne.n	8009938 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	68da      	ldr	r2, [r3, #12]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f022 0220 	bic.w	r2, r2, #32
 800988a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68da      	ldr	r2, [r3, #12]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800989a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	695a      	ldr	r2, [r3, #20]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f022 0201 	bic.w	r2, r2, #1
 80098aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2220      	movs	r2, #32
 80098b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2200      	movs	r2, #0
 80098b8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d135      	bne.n	800992e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	330c      	adds	r3, #12
 80098ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	e853 3f00 	ldrex	r3, [r3]
 80098d6:	613b      	str	r3, [r7, #16]
   return(result);
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	f023 0310 	bic.w	r3, r3, #16
 80098de:	627b      	str	r3, [r7, #36]	@ 0x24
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	330c      	adds	r3, #12
 80098e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098e8:	623a      	str	r2, [r7, #32]
 80098ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ec:	69f9      	ldr	r1, [r7, #28]
 80098ee:	6a3a      	ldr	r2, [r7, #32]
 80098f0:	e841 2300 	strex	r3, r2, [r1]
 80098f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d1e5      	bne.n	80098c8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f003 0310 	and.w	r3, r3, #16
 8009906:	2b10      	cmp	r3, #16
 8009908:	d10a      	bne.n	8009920 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800990a:	2300      	movs	r3, #0
 800990c:	60fb      	str	r3, [r7, #12]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	60fb      	str	r3, [r7, #12]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	60fb      	str	r3, [r7, #12]
 800991e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009924:	4619      	mov	r1, r3
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f7ff fdd4 	bl	80094d4 <HAL_UARTEx_RxEventCallback>
 800992c:	e002      	b.n	8009934 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f7fa f83c 	bl	80039ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	e002      	b.n	800993e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009938:	2300      	movs	r3, #0
 800993a:	e000      	b.n	800993e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800993c:	2302      	movs	r3, #2
  }
}
 800993e:	4618      	mov	r0, r3
 8009940:	3730      	adds	r7, #48	@ 0x30
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
	...

08009948 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800994c:	b0c0      	sub	sp, #256	@ 0x100
 800994e:	af00      	add	r7, sp, #0
 8009950:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	691b      	ldr	r3, [r3, #16]
 800995c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009964:	68d9      	ldr	r1, [r3, #12]
 8009966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	ea40 0301 	orr.w	r3, r0, r1
 8009970:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009976:	689a      	ldr	r2, [r3, #8]
 8009978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	431a      	orrs	r2, r3
 8009980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009984:	695b      	ldr	r3, [r3, #20]
 8009986:	431a      	orrs	r2, r3
 8009988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800998c:	69db      	ldr	r3, [r3, #28]
 800998e:	4313      	orrs	r3, r2
 8009990:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	68db      	ldr	r3, [r3, #12]
 800999c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80099a0:	f021 010c 	bic.w	r1, r1, #12
 80099a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80099ae:	430b      	orrs	r3, r1
 80099b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80099b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	695b      	ldr	r3, [r3, #20]
 80099ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80099be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c2:	6999      	ldr	r1, [r3, #24]
 80099c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c8:	681a      	ldr	r2, [r3, #0]
 80099ca:	ea40 0301 	orr.w	r3, r0, r1
 80099ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80099d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	4b8f      	ldr	r3, [pc, #572]	@ (8009c14 <UART_SetConfig+0x2cc>)
 80099d8:	429a      	cmp	r2, r3
 80099da:	d005      	beq.n	80099e8 <UART_SetConfig+0xa0>
 80099dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	4b8d      	ldr	r3, [pc, #564]	@ (8009c18 <UART_SetConfig+0x2d0>)
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d104      	bne.n	80099f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80099e8:	f7fd fda8 	bl	800753c <HAL_RCC_GetPCLK2Freq>
 80099ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80099f0:	e003      	b.n	80099fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80099f2:	f7fd fd8f 	bl	8007514 <HAL_RCC_GetPCLK1Freq>
 80099f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099fe:	69db      	ldr	r3, [r3, #28]
 8009a00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a04:	f040 810c 	bne.w	8009c20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009a16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009a1a:	4622      	mov	r2, r4
 8009a1c:	462b      	mov	r3, r5
 8009a1e:	1891      	adds	r1, r2, r2
 8009a20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009a22:	415b      	adcs	r3, r3
 8009a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	eb12 0801 	adds.w	r8, r2, r1
 8009a30:	4629      	mov	r1, r5
 8009a32:	eb43 0901 	adc.w	r9, r3, r1
 8009a36:	f04f 0200 	mov.w	r2, #0
 8009a3a:	f04f 0300 	mov.w	r3, #0
 8009a3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009a42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009a46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009a4a:	4690      	mov	r8, r2
 8009a4c:	4699      	mov	r9, r3
 8009a4e:	4623      	mov	r3, r4
 8009a50:	eb18 0303 	adds.w	r3, r8, r3
 8009a54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a58:	462b      	mov	r3, r5
 8009a5a:	eb49 0303 	adc.w	r3, r9, r3
 8009a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009a6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009a72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009a76:	460b      	mov	r3, r1
 8009a78:	18db      	adds	r3, r3, r3
 8009a7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	eb42 0303 	adc.w	r3, r2, r3
 8009a82:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009a88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009a8c:	f7f7 f894 	bl	8000bb8 <__aeabi_uldivmod>
 8009a90:	4602      	mov	r2, r0
 8009a92:	460b      	mov	r3, r1
 8009a94:	4b61      	ldr	r3, [pc, #388]	@ (8009c1c <UART_SetConfig+0x2d4>)
 8009a96:	fba3 2302 	umull	r2, r3, r3, r2
 8009a9a:	095b      	lsrs	r3, r3, #5
 8009a9c:	011c      	lsls	r4, r3, #4
 8009a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009aa8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009aac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009ab0:	4642      	mov	r2, r8
 8009ab2:	464b      	mov	r3, r9
 8009ab4:	1891      	adds	r1, r2, r2
 8009ab6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009ab8:	415b      	adcs	r3, r3
 8009aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009abc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009ac0:	4641      	mov	r1, r8
 8009ac2:	eb12 0a01 	adds.w	sl, r2, r1
 8009ac6:	4649      	mov	r1, r9
 8009ac8:	eb43 0b01 	adc.w	fp, r3, r1
 8009acc:	f04f 0200 	mov.w	r2, #0
 8009ad0:	f04f 0300 	mov.w	r3, #0
 8009ad4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009ad8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009ae0:	4692      	mov	sl, r2
 8009ae2:	469b      	mov	fp, r3
 8009ae4:	4643      	mov	r3, r8
 8009ae6:	eb1a 0303 	adds.w	r3, sl, r3
 8009aea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009aee:	464b      	mov	r3, r9
 8009af0:	eb4b 0303 	adc.w	r3, fp, r3
 8009af4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009b08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b0c:	460b      	mov	r3, r1
 8009b0e:	18db      	adds	r3, r3, r3
 8009b10:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b12:	4613      	mov	r3, r2
 8009b14:	eb42 0303 	adc.w	r3, r2, r3
 8009b18:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009b1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009b22:	f7f7 f849 	bl	8000bb8 <__aeabi_uldivmod>
 8009b26:	4602      	mov	r2, r0
 8009b28:	460b      	mov	r3, r1
 8009b2a:	4611      	mov	r1, r2
 8009b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8009c1c <UART_SetConfig+0x2d4>)
 8009b2e:	fba3 2301 	umull	r2, r3, r3, r1
 8009b32:	095b      	lsrs	r3, r3, #5
 8009b34:	2264      	movs	r2, #100	@ 0x64
 8009b36:	fb02 f303 	mul.w	r3, r2, r3
 8009b3a:	1acb      	subs	r3, r1, r3
 8009b3c:	00db      	lsls	r3, r3, #3
 8009b3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009b42:	4b36      	ldr	r3, [pc, #216]	@ (8009c1c <UART_SetConfig+0x2d4>)
 8009b44:	fba3 2302 	umull	r2, r3, r3, r2
 8009b48:	095b      	lsrs	r3, r3, #5
 8009b4a:	005b      	lsls	r3, r3, #1
 8009b4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009b50:	441c      	add	r4, r3
 8009b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b56:	2200      	movs	r2, #0
 8009b58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009b60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009b64:	4642      	mov	r2, r8
 8009b66:	464b      	mov	r3, r9
 8009b68:	1891      	adds	r1, r2, r2
 8009b6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009b6c:	415b      	adcs	r3, r3
 8009b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009b74:	4641      	mov	r1, r8
 8009b76:	1851      	adds	r1, r2, r1
 8009b78:	6339      	str	r1, [r7, #48]	@ 0x30
 8009b7a:	4649      	mov	r1, r9
 8009b7c:	414b      	adcs	r3, r1
 8009b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b80:	f04f 0200 	mov.w	r2, #0
 8009b84:	f04f 0300 	mov.w	r3, #0
 8009b88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009b8c:	4659      	mov	r1, fp
 8009b8e:	00cb      	lsls	r3, r1, #3
 8009b90:	4651      	mov	r1, sl
 8009b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b96:	4651      	mov	r1, sl
 8009b98:	00ca      	lsls	r2, r1, #3
 8009b9a:	4610      	mov	r0, r2
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	4642      	mov	r2, r8
 8009ba2:	189b      	adds	r3, r3, r2
 8009ba4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009ba8:	464b      	mov	r3, r9
 8009baa:	460a      	mov	r2, r1
 8009bac:	eb42 0303 	adc.w	r3, r2, r3
 8009bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009bc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009bc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009bc8:	460b      	mov	r3, r1
 8009bca:	18db      	adds	r3, r3, r3
 8009bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bce:	4613      	mov	r3, r2
 8009bd0:	eb42 0303 	adc.w	r3, r2, r3
 8009bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009bda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009bde:	f7f6 ffeb 	bl	8000bb8 <__aeabi_uldivmod>
 8009be2:	4602      	mov	r2, r0
 8009be4:	460b      	mov	r3, r1
 8009be6:	4b0d      	ldr	r3, [pc, #52]	@ (8009c1c <UART_SetConfig+0x2d4>)
 8009be8:	fba3 1302 	umull	r1, r3, r3, r2
 8009bec:	095b      	lsrs	r3, r3, #5
 8009bee:	2164      	movs	r1, #100	@ 0x64
 8009bf0:	fb01 f303 	mul.w	r3, r1, r3
 8009bf4:	1ad3      	subs	r3, r2, r3
 8009bf6:	00db      	lsls	r3, r3, #3
 8009bf8:	3332      	adds	r3, #50	@ 0x32
 8009bfa:	4a08      	ldr	r2, [pc, #32]	@ (8009c1c <UART_SetConfig+0x2d4>)
 8009bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8009c00:	095b      	lsrs	r3, r3, #5
 8009c02:	f003 0207 	and.w	r2, r3, #7
 8009c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4422      	add	r2, r4
 8009c0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009c10:	e106      	b.n	8009e20 <UART_SetConfig+0x4d8>
 8009c12:	bf00      	nop
 8009c14:	40011000 	.word	0x40011000
 8009c18:	40011400 	.word	0x40011400
 8009c1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c24:	2200      	movs	r2, #0
 8009c26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009c2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009c32:	4642      	mov	r2, r8
 8009c34:	464b      	mov	r3, r9
 8009c36:	1891      	adds	r1, r2, r2
 8009c38:	6239      	str	r1, [r7, #32]
 8009c3a:	415b      	adcs	r3, r3
 8009c3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009c42:	4641      	mov	r1, r8
 8009c44:	1854      	adds	r4, r2, r1
 8009c46:	4649      	mov	r1, r9
 8009c48:	eb43 0501 	adc.w	r5, r3, r1
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	00eb      	lsls	r3, r5, #3
 8009c56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009c5a:	00e2      	lsls	r2, r4, #3
 8009c5c:	4614      	mov	r4, r2
 8009c5e:	461d      	mov	r5, r3
 8009c60:	4643      	mov	r3, r8
 8009c62:	18e3      	adds	r3, r4, r3
 8009c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c68:	464b      	mov	r3, r9
 8009c6a:	eb45 0303 	adc.w	r3, r5, r3
 8009c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c82:	f04f 0200 	mov.w	r2, #0
 8009c86:	f04f 0300 	mov.w	r3, #0
 8009c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009c8e:	4629      	mov	r1, r5
 8009c90:	008b      	lsls	r3, r1, #2
 8009c92:	4621      	mov	r1, r4
 8009c94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c98:	4621      	mov	r1, r4
 8009c9a:	008a      	lsls	r2, r1, #2
 8009c9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009ca0:	f7f6 ff8a 	bl	8000bb8 <__aeabi_uldivmod>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	4b60      	ldr	r3, [pc, #384]	@ (8009e2c <UART_SetConfig+0x4e4>)
 8009caa:	fba3 2302 	umull	r2, r3, r3, r2
 8009cae:	095b      	lsrs	r3, r3, #5
 8009cb0:	011c      	lsls	r4, r3, #4
 8009cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009cbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009cc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009cc4:	4642      	mov	r2, r8
 8009cc6:	464b      	mov	r3, r9
 8009cc8:	1891      	adds	r1, r2, r2
 8009cca:	61b9      	str	r1, [r7, #24]
 8009ccc:	415b      	adcs	r3, r3
 8009cce:	61fb      	str	r3, [r7, #28]
 8009cd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009cd4:	4641      	mov	r1, r8
 8009cd6:	1851      	adds	r1, r2, r1
 8009cd8:	6139      	str	r1, [r7, #16]
 8009cda:	4649      	mov	r1, r9
 8009cdc:	414b      	adcs	r3, r1
 8009cde:	617b      	str	r3, [r7, #20]
 8009ce0:	f04f 0200 	mov.w	r2, #0
 8009ce4:	f04f 0300 	mov.w	r3, #0
 8009ce8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009cec:	4659      	mov	r1, fp
 8009cee:	00cb      	lsls	r3, r1, #3
 8009cf0:	4651      	mov	r1, sl
 8009cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cf6:	4651      	mov	r1, sl
 8009cf8:	00ca      	lsls	r2, r1, #3
 8009cfa:	4610      	mov	r0, r2
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	4603      	mov	r3, r0
 8009d00:	4642      	mov	r2, r8
 8009d02:	189b      	adds	r3, r3, r2
 8009d04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d08:	464b      	mov	r3, r9
 8009d0a:	460a      	mov	r2, r1
 8009d0c:	eb42 0303 	adc.w	r3, r2, r3
 8009d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009d20:	f04f 0200 	mov.w	r2, #0
 8009d24:	f04f 0300 	mov.w	r3, #0
 8009d28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009d2c:	4649      	mov	r1, r9
 8009d2e:	008b      	lsls	r3, r1, #2
 8009d30:	4641      	mov	r1, r8
 8009d32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d36:	4641      	mov	r1, r8
 8009d38:	008a      	lsls	r2, r1, #2
 8009d3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009d3e:	f7f6 ff3b 	bl	8000bb8 <__aeabi_uldivmod>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	4611      	mov	r1, r2
 8009d48:	4b38      	ldr	r3, [pc, #224]	@ (8009e2c <UART_SetConfig+0x4e4>)
 8009d4a:	fba3 2301 	umull	r2, r3, r3, r1
 8009d4e:	095b      	lsrs	r3, r3, #5
 8009d50:	2264      	movs	r2, #100	@ 0x64
 8009d52:	fb02 f303 	mul.w	r3, r2, r3
 8009d56:	1acb      	subs	r3, r1, r3
 8009d58:	011b      	lsls	r3, r3, #4
 8009d5a:	3332      	adds	r3, #50	@ 0x32
 8009d5c:	4a33      	ldr	r2, [pc, #204]	@ (8009e2c <UART_SetConfig+0x4e4>)
 8009d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009d62:	095b      	lsrs	r3, r3, #5
 8009d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d68:	441c      	add	r4, r3
 8009d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d6e:	2200      	movs	r2, #0
 8009d70:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d72:	677a      	str	r2, [r7, #116]	@ 0x74
 8009d74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009d78:	4642      	mov	r2, r8
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	1891      	adds	r1, r2, r2
 8009d7e:	60b9      	str	r1, [r7, #8]
 8009d80:	415b      	adcs	r3, r3
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d88:	4641      	mov	r1, r8
 8009d8a:	1851      	adds	r1, r2, r1
 8009d8c:	6039      	str	r1, [r7, #0]
 8009d8e:	4649      	mov	r1, r9
 8009d90:	414b      	adcs	r3, r1
 8009d92:	607b      	str	r3, [r7, #4]
 8009d94:	f04f 0200 	mov.w	r2, #0
 8009d98:	f04f 0300 	mov.w	r3, #0
 8009d9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009da0:	4659      	mov	r1, fp
 8009da2:	00cb      	lsls	r3, r1, #3
 8009da4:	4651      	mov	r1, sl
 8009da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009daa:	4651      	mov	r1, sl
 8009dac:	00ca      	lsls	r2, r1, #3
 8009dae:	4610      	mov	r0, r2
 8009db0:	4619      	mov	r1, r3
 8009db2:	4603      	mov	r3, r0
 8009db4:	4642      	mov	r2, r8
 8009db6:	189b      	adds	r3, r3, r2
 8009db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009dba:	464b      	mov	r3, r9
 8009dbc:	460a      	mov	r2, r1
 8009dbe:	eb42 0303 	adc.w	r3, r2, r3
 8009dc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dce:	667a      	str	r2, [r7, #100]	@ 0x64
 8009dd0:	f04f 0200 	mov.w	r2, #0
 8009dd4:	f04f 0300 	mov.w	r3, #0
 8009dd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009ddc:	4649      	mov	r1, r9
 8009dde:	008b      	lsls	r3, r1, #2
 8009de0:	4641      	mov	r1, r8
 8009de2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009de6:	4641      	mov	r1, r8
 8009de8:	008a      	lsls	r2, r1, #2
 8009dea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009dee:	f7f6 fee3 	bl	8000bb8 <__aeabi_uldivmod>
 8009df2:	4602      	mov	r2, r0
 8009df4:	460b      	mov	r3, r1
 8009df6:	4b0d      	ldr	r3, [pc, #52]	@ (8009e2c <UART_SetConfig+0x4e4>)
 8009df8:	fba3 1302 	umull	r1, r3, r3, r2
 8009dfc:	095b      	lsrs	r3, r3, #5
 8009dfe:	2164      	movs	r1, #100	@ 0x64
 8009e00:	fb01 f303 	mul.w	r3, r1, r3
 8009e04:	1ad3      	subs	r3, r2, r3
 8009e06:	011b      	lsls	r3, r3, #4
 8009e08:	3332      	adds	r3, #50	@ 0x32
 8009e0a:	4a08      	ldr	r2, [pc, #32]	@ (8009e2c <UART_SetConfig+0x4e4>)
 8009e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e10:	095b      	lsrs	r3, r3, #5
 8009e12:	f003 020f 	and.w	r2, r3, #15
 8009e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4422      	add	r2, r4
 8009e1e:	609a      	str	r2, [r3, #8]
}
 8009e20:	bf00      	nop
 8009e22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009e26:	46bd      	mov	sp, r7
 8009e28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e2c:	51eb851f 	.word	0x51eb851f

08009e30 <__cvt>:
 8009e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e34:	ec57 6b10 	vmov	r6, r7, d0
 8009e38:	2f00      	cmp	r7, #0
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	463b      	mov	r3, r7
 8009e40:	bfbb      	ittet	lt
 8009e42:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009e46:	461f      	movlt	r7, r3
 8009e48:	2300      	movge	r3, #0
 8009e4a:	232d      	movlt	r3, #45	@ 0x2d
 8009e4c:	700b      	strb	r3, [r1, #0]
 8009e4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e50:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009e54:	4691      	mov	r9, r2
 8009e56:	f023 0820 	bic.w	r8, r3, #32
 8009e5a:	bfbc      	itt	lt
 8009e5c:	4632      	movlt	r2, r6
 8009e5e:	4616      	movlt	r6, r2
 8009e60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009e64:	d005      	beq.n	8009e72 <__cvt+0x42>
 8009e66:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009e6a:	d100      	bne.n	8009e6e <__cvt+0x3e>
 8009e6c:	3401      	adds	r4, #1
 8009e6e:	2102      	movs	r1, #2
 8009e70:	e000      	b.n	8009e74 <__cvt+0x44>
 8009e72:	2103      	movs	r1, #3
 8009e74:	ab03      	add	r3, sp, #12
 8009e76:	9301      	str	r3, [sp, #4]
 8009e78:	ab02      	add	r3, sp, #8
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	ec47 6b10 	vmov	d0, r6, r7
 8009e80:	4653      	mov	r3, sl
 8009e82:	4622      	mov	r2, r4
 8009e84:	f001 f814 	bl	800aeb0 <_dtoa_r>
 8009e88:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009e8c:	4605      	mov	r5, r0
 8009e8e:	d119      	bne.n	8009ec4 <__cvt+0x94>
 8009e90:	f019 0f01 	tst.w	r9, #1
 8009e94:	d00e      	beq.n	8009eb4 <__cvt+0x84>
 8009e96:	eb00 0904 	add.w	r9, r0, r4
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	4639      	mov	r1, r7
 8009ea2:	f7f6 fe19 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ea6:	b108      	cbz	r0, 8009eac <__cvt+0x7c>
 8009ea8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009eac:	2230      	movs	r2, #48	@ 0x30
 8009eae:	9b03      	ldr	r3, [sp, #12]
 8009eb0:	454b      	cmp	r3, r9
 8009eb2:	d31e      	bcc.n	8009ef2 <__cvt+0xc2>
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009eb8:	1b5b      	subs	r3, r3, r5
 8009eba:	4628      	mov	r0, r5
 8009ebc:	6013      	str	r3, [r2, #0]
 8009ebe:	b004      	add	sp, #16
 8009ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ec4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ec8:	eb00 0904 	add.w	r9, r0, r4
 8009ecc:	d1e5      	bne.n	8009e9a <__cvt+0x6a>
 8009ece:	7803      	ldrb	r3, [r0, #0]
 8009ed0:	2b30      	cmp	r3, #48	@ 0x30
 8009ed2:	d10a      	bne.n	8009eea <__cvt+0xba>
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	4630      	mov	r0, r6
 8009eda:	4639      	mov	r1, r7
 8009edc:	f7f6 fdfc 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ee0:	b918      	cbnz	r0, 8009eea <__cvt+0xba>
 8009ee2:	f1c4 0401 	rsb	r4, r4, #1
 8009ee6:	f8ca 4000 	str.w	r4, [sl]
 8009eea:	f8da 3000 	ldr.w	r3, [sl]
 8009eee:	4499      	add	r9, r3
 8009ef0:	e7d3      	b.n	8009e9a <__cvt+0x6a>
 8009ef2:	1c59      	adds	r1, r3, #1
 8009ef4:	9103      	str	r1, [sp, #12]
 8009ef6:	701a      	strb	r2, [r3, #0]
 8009ef8:	e7d9      	b.n	8009eae <__cvt+0x7e>

08009efa <__exponent>:
 8009efa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009efc:	2900      	cmp	r1, #0
 8009efe:	bfba      	itte	lt
 8009f00:	4249      	neglt	r1, r1
 8009f02:	232d      	movlt	r3, #45	@ 0x2d
 8009f04:	232b      	movge	r3, #43	@ 0x2b
 8009f06:	2909      	cmp	r1, #9
 8009f08:	7002      	strb	r2, [r0, #0]
 8009f0a:	7043      	strb	r3, [r0, #1]
 8009f0c:	dd29      	ble.n	8009f62 <__exponent+0x68>
 8009f0e:	f10d 0307 	add.w	r3, sp, #7
 8009f12:	461d      	mov	r5, r3
 8009f14:	270a      	movs	r7, #10
 8009f16:	461a      	mov	r2, r3
 8009f18:	fbb1 f6f7 	udiv	r6, r1, r7
 8009f1c:	fb07 1416 	mls	r4, r7, r6, r1
 8009f20:	3430      	adds	r4, #48	@ 0x30
 8009f22:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009f26:	460c      	mov	r4, r1
 8009f28:	2c63      	cmp	r4, #99	@ 0x63
 8009f2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f2e:	4631      	mov	r1, r6
 8009f30:	dcf1      	bgt.n	8009f16 <__exponent+0x1c>
 8009f32:	3130      	adds	r1, #48	@ 0x30
 8009f34:	1e94      	subs	r4, r2, #2
 8009f36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009f3a:	1c41      	adds	r1, r0, #1
 8009f3c:	4623      	mov	r3, r4
 8009f3e:	42ab      	cmp	r3, r5
 8009f40:	d30a      	bcc.n	8009f58 <__exponent+0x5e>
 8009f42:	f10d 0309 	add.w	r3, sp, #9
 8009f46:	1a9b      	subs	r3, r3, r2
 8009f48:	42ac      	cmp	r4, r5
 8009f4a:	bf88      	it	hi
 8009f4c:	2300      	movhi	r3, #0
 8009f4e:	3302      	adds	r3, #2
 8009f50:	4403      	add	r3, r0
 8009f52:	1a18      	subs	r0, r3, r0
 8009f54:	b003      	add	sp, #12
 8009f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009f5c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009f60:	e7ed      	b.n	8009f3e <__exponent+0x44>
 8009f62:	2330      	movs	r3, #48	@ 0x30
 8009f64:	3130      	adds	r1, #48	@ 0x30
 8009f66:	7083      	strb	r3, [r0, #2]
 8009f68:	70c1      	strb	r1, [r0, #3]
 8009f6a:	1d03      	adds	r3, r0, #4
 8009f6c:	e7f1      	b.n	8009f52 <__exponent+0x58>
	...

08009f70 <_printf_float>:
 8009f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f74:	b08d      	sub	sp, #52	@ 0x34
 8009f76:	460c      	mov	r4, r1
 8009f78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009f7c:	4616      	mov	r6, r2
 8009f7e:	461f      	mov	r7, r3
 8009f80:	4605      	mov	r5, r0
 8009f82:	f000 fe85 	bl	800ac90 <_localeconv_r>
 8009f86:	6803      	ldr	r3, [r0, #0]
 8009f88:	9304      	str	r3, [sp, #16]
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7f6 f978 	bl	8000280 <strlen>
 8009f90:	2300      	movs	r3, #0
 8009f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f94:	f8d8 3000 	ldr.w	r3, [r8]
 8009f98:	9005      	str	r0, [sp, #20]
 8009f9a:	3307      	adds	r3, #7
 8009f9c:	f023 0307 	bic.w	r3, r3, #7
 8009fa0:	f103 0208 	add.w	r2, r3, #8
 8009fa4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009fa8:	f8d4 b000 	ldr.w	fp, [r4]
 8009fac:	f8c8 2000 	str.w	r2, [r8]
 8009fb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009fb4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009fb8:	9307      	str	r3, [sp, #28]
 8009fba:	f8cd 8018 	str.w	r8, [sp, #24]
 8009fbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009fc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fc6:	4b9c      	ldr	r3, [pc, #624]	@ (800a238 <_printf_float+0x2c8>)
 8009fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fcc:	f7f6 fdb6 	bl	8000b3c <__aeabi_dcmpun>
 8009fd0:	bb70      	cbnz	r0, 800a030 <_printf_float+0xc0>
 8009fd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fd6:	4b98      	ldr	r3, [pc, #608]	@ (800a238 <_printf_float+0x2c8>)
 8009fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fdc:	f7f6 fd90 	bl	8000b00 <__aeabi_dcmple>
 8009fe0:	bb30      	cbnz	r0, 800a030 <_printf_float+0xc0>
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	4640      	mov	r0, r8
 8009fe8:	4649      	mov	r1, r9
 8009fea:	f7f6 fd7f 	bl	8000aec <__aeabi_dcmplt>
 8009fee:	b110      	cbz	r0, 8009ff6 <_printf_float+0x86>
 8009ff0:	232d      	movs	r3, #45	@ 0x2d
 8009ff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ff6:	4a91      	ldr	r2, [pc, #580]	@ (800a23c <_printf_float+0x2cc>)
 8009ff8:	4b91      	ldr	r3, [pc, #580]	@ (800a240 <_printf_float+0x2d0>)
 8009ffa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009ffe:	bf8c      	ite	hi
 800a000:	4690      	movhi	r8, r2
 800a002:	4698      	movls	r8, r3
 800a004:	2303      	movs	r3, #3
 800a006:	6123      	str	r3, [r4, #16]
 800a008:	f02b 0304 	bic.w	r3, fp, #4
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	f04f 0900 	mov.w	r9, #0
 800a012:	9700      	str	r7, [sp, #0]
 800a014:	4633      	mov	r3, r6
 800a016:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a018:	4621      	mov	r1, r4
 800a01a:	4628      	mov	r0, r5
 800a01c:	f000 f9d2 	bl	800a3c4 <_printf_common>
 800a020:	3001      	adds	r0, #1
 800a022:	f040 808d 	bne.w	800a140 <_printf_float+0x1d0>
 800a026:	f04f 30ff 	mov.w	r0, #4294967295
 800a02a:	b00d      	add	sp, #52	@ 0x34
 800a02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a030:	4642      	mov	r2, r8
 800a032:	464b      	mov	r3, r9
 800a034:	4640      	mov	r0, r8
 800a036:	4649      	mov	r1, r9
 800a038:	f7f6 fd80 	bl	8000b3c <__aeabi_dcmpun>
 800a03c:	b140      	cbz	r0, 800a050 <_printf_float+0xe0>
 800a03e:	464b      	mov	r3, r9
 800a040:	2b00      	cmp	r3, #0
 800a042:	bfbc      	itt	lt
 800a044:	232d      	movlt	r3, #45	@ 0x2d
 800a046:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a04a:	4a7e      	ldr	r2, [pc, #504]	@ (800a244 <_printf_float+0x2d4>)
 800a04c:	4b7e      	ldr	r3, [pc, #504]	@ (800a248 <_printf_float+0x2d8>)
 800a04e:	e7d4      	b.n	8009ffa <_printf_float+0x8a>
 800a050:	6863      	ldr	r3, [r4, #4]
 800a052:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a056:	9206      	str	r2, [sp, #24]
 800a058:	1c5a      	adds	r2, r3, #1
 800a05a:	d13b      	bne.n	800a0d4 <_printf_float+0x164>
 800a05c:	2306      	movs	r3, #6
 800a05e:	6063      	str	r3, [r4, #4]
 800a060:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a064:	2300      	movs	r3, #0
 800a066:	6022      	str	r2, [r4, #0]
 800a068:	9303      	str	r3, [sp, #12]
 800a06a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a06c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a070:	ab09      	add	r3, sp, #36	@ 0x24
 800a072:	9300      	str	r3, [sp, #0]
 800a074:	6861      	ldr	r1, [r4, #4]
 800a076:	ec49 8b10 	vmov	d0, r8, r9
 800a07a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a07e:	4628      	mov	r0, r5
 800a080:	f7ff fed6 	bl	8009e30 <__cvt>
 800a084:	9b06      	ldr	r3, [sp, #24]
 800a086:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a088:	2b47      	cmp	r3, #71	@ 0x47
 800a08a:	4680      	mov	r8, r0
 800a08c:	d129      	bne.n	800a0e2 <_printf_float+0x172>
 800a08e:	1cc8      	adds	r0, r1, #3
 800a090:	db02      	blt.n	800a098 <_printf_float+0x128>
 800a092:	6863      	ldr	r3, [r4, #4]
 800a094:	4299      	cmp	r1, r3
 800a096:	dd41      	ble.n	800a11c <_printf_float+0x1ac>
 800a098:	f1aa 0a02 	sub.w	sl, sl, #2
 800a09c:	fa5f fa8a 	uxtb.w	sl, sl
 800a0a0:	3901      	subs	r1, #1
 800a0a2:	4652      	mov	r2, sl
 800a0a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a0a8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0aa:	f7ff ff26 	bl	8009efa <__exponent>
 800a0ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0b0:	1813      	adds	r3, r2, r0
 800a0b2:	2a01      	cmp	r2, #1
 800a0b4:	4681      	mov	r9, r0
 800a0b6:	6123      	str	r3, [r4, #16]
 800a0b8:	dc02      	bgt.n	800a0c0 <_printf_float+0x150>
 800a0ba:	6822      	ldr	r2, [r4, #0]
 800a0bc:	07d2      	lsls	r2, r2, #31
 800a0be:	d501      	bpl.n	800a0c4 <_printf_float+0x154>
 800a0c0:	3301      	adds	r3, #1
 800a0c2:	6123      	str	r3, [r4, #16]
 800a0c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d0a2      	beq.n	800a012 <_printf_float+0xa2>
 800a0cc:	232d      	movs	r3, #45	@ 0x2d
 800a0ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0d2:	e79e      	b.n	800a012 <_printf_float+0xa2>
 800a0d4:	9a06      	ldr	r2, [sp, #24]
 800a0d6:	2a47      	cmp	r2, #71	@ 0x47
 800a0d8:	d1c2      	bne.n	800a060 <_printf_float+0xf0>
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1c0      	bne.n	800a060 <_printf_float+0xf0>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e7bd      	b.n	800a05e <_printf_float+0xee>
 800a0e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a0e6:	d9db      	bls.n	800a0a0 <_printf_float+0x130>
 800a0e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a0ec:	d118      	bne.n	800a120 <_printf_float+0x1b0>
 800a0ee:	2900      	cmp	r1, #0
 800a0f0:	6863      	ldr	r3, [r4, #4]
 800a0f2:	dd0b      	ble.n	800a10c <_printf_float+0x19c>
 800a0f4:	6121      	str	r1, [r4, #16]
 800a0f6:	b913      	cbnz	r3, 800a0fe <_printf_float+0x18e>
 800a0f8:	6822      	ldr	r2, [r4, #0]
 800a0fa:	07d0      	lsls	r0, r2, #31
 800a0fc:	d502      	bpl.n	800a104 <_printf_float+0x194>
 800a0fe:	3301      	adds	r3, #1
 800a100:	440b      	add	r3, r1
 800a102:	6123      	str	r3, [r4, #16]
 800a104:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a106:	f04f 0900 	mov.w	r9, #0
 800a10a:	e7db      	b.n	800a0c4 <_printf_float+0x154>
 800a10c:	b913      	cbnz	r3, 800a114 <_printf_float+0x1a4>
 800a10e:	6822      	ldr	r2, [r4, #0]
 800a110:	07d2      	lsls	r2, r2, #31
 800a112:	d501      	bpl.n	800a118 <_printf_float+0x1a8>
 800a114:	3302      	adds	r3, #2
 800a116:	e7f4      	b.n	800a102 <_printf_float+0x192>
 800a118:	2301      	movs	r3, #1
 800a11a:	e7f2      	b.n	800a102 <_printf_float+0x192>
 800a11c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a122:	4299      	cmp	r1, r3
 800a124:	db05      	blt.n	800a132 <_printf_float+0x1c2>
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	6121      	str	r1, [r4, #16]
 800a12a:	07d8      	lsls	r0, r3, #31
 800a12c:	d5ea      	bpl.n	800a104 <_printf_float+0x194>
 800a12e:	1c4b      	adds	r3, r1, #1
 800a130:	e7e7      	b.n	800a102 <_printf_float+0x192>
 800a132:	2900      	cmp	r1, #0
 800a134:	bfd4      	ite	le
 800a136:	f1c1 0202 	rsble	r2, r1, #2
 800a13a:	2201      	movgt	r2, #1
 800a13c:	4413      	add	r3, r2
 800a13e:	e7e0      	b.n	800a102 <_printf_float+0x192>
 800a140:	6823      	ldr	r3, [r4, #0]
 800a142:	055a      	lsls	r2, r3, #21
 800a144:	d407      	bmi.n	800a156 <_printf_float+0x1e6>
 800a146:	6923      	ldr	r3, [r4, #16]
 800a148:	4642      	mov	r2, r8
 800a14a:	4631      	mov	r1, r6
 800a14c:	4628      	mov	r0, r5
 800a14e:	47b8      	blx	r7
 800a150:	3001      	adds	r0, #1
 800a152:	d12b      	bne.n	800a1ac <_printf_float+0x23c>
 800a154:	e767      	b.n	800a026 <_printf_float+0xb6>
 800a156:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a15a:	f240 80dd 	bls.w	800a318 <_printf_float+0x3a8>
 800a15e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a162:	2200      	movs	r2, #0
 800a164:	2300      	movs	r3, #0
 800a166:	f7f6 fcb7 	bl	8000ad8 <__aeabi_dcmpeq>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d033      	beq.n	800a1d6 <_printf_float+0x266>
 800a16e:	4a37      	ldr	r2, [pc, #220]	@ (800a24c <_printf_float+0x2dc>)
 800a170:	2301      	movs	r3, #1
 800a172:	4631      	mov	r1, r6
 800a174:	4628      	mov	r0, r5
 800a176:	47b8      	blx	r7
 800a178:	3001      	adds	r0, #1
 800a17a:	f43f af54 	beq.w	800a026 <_printf_float+0xb6>
 800a17e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a182:	4543      	cmp	r3, r8
 800a184:	db02      	blt.n	800a18c <_printf_float+0x21c>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	07d8      	lsls	r0, r3, #31
 800a18a:	d50f      	bpl.n	800a1ac <_printf_float+0x23c>
 800a18c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a190:	4631      	mov	r1, r6
 800a192:	4628      	mov	r0, r5
 800a194:	47b8      	blx	r7
 800a196:	3001      	adds	r0, #1
 800a198:	f43f af45 	beq.w	800a026 <_printf_float+0xb6>
 800a19c:	f04f 0900 	mov.w	r9, #0
 800a1a0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a1a4:	f104 0a1a 	add.w	sl, r4, #26
 800a1a8:	45c8      	cmp	r8, r9
 800a1aa:	dc09      	bgt.n	800a1c0 <_printf_float+0x250>
 800a1ac:	6823      	ldr	r3, [r4, #0]
 800a1ae:	079b      	lsls	r3, r3, #30
 800a1b0:	f100 8103 	bmi.w	800a3ba <_printf_float+0x44a>
 800a1b4:	68e0      	ldr	r0, [r4, #12]
 800a1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1b8:	4298      	cmp	r0, r3
 800a1ba:	bfb8      	it	lt
 800a1bc:	4618      	movlt	r0, r3
 800a1be:	e734      	b.n	800a02a <_printf_float+0xba>
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	4652      	mov	r2, sl
 800a1c4:	4631      	mov	r1, r6
 800a1c6:	4628      	mov	r0, r5
 800a1c8:	47b8      	blx	r7
 800a1ca:	3001      	adds	r0, #1
 800a1cc:	f43f af2b 	beq.w	800a026 <_printf_float+0xb6>
 800a1d0:	f109 0901 	add.w	r9, r9, #1
 800a1d4:	e7e8      	b.n	800a1a8 <_printf_float+0x238>
 800a1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	dc39      	bgt.n	800a250 <_printf_float+0x2e0>
 800a1dc:	4a1b      	ldr	r2, [pc, #108]	@ (800a24c <_printf_float+0x2dc>)
 800a1de:	2301      	movs	r3, #1
 800a1e0:	4631      	mov	r1, r6
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	47b8      	blx	r7
 800a1e6:	3001      	adds	r0, #1
 800a1e8:	f43f af1d 	beq.w	800a026 <_printf_float+0xb6>
 800a1ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a1f0:	ea59 0303 	orrs.w	r3, r9, r3
 800a1f4:	d102      	bne.n	800a1fc <_printf_float+0x28c>
 800a1f6:	6823      	ldr	r3, [r4, #0]
 800a1f8:	07d9      	lsls	r1, r3, #31
 800a1fa:	d5d7      	bpl.n	800a1ac <_printf_float+0x23c>
 800a1fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a200:	4631      	mov	r1, r6
 800a202:	4628      	mov	r0, r5
 800a204:	47b8      	blx	r7
 800a206:	3001      	adds	r0, #1
 800a208:	f43f af0d 	beq.w	800a026 <_printf_float+0xb6>
 800a20c:	f04f 0a00 	mov.w	sl, #0
 800a210:	f104 0b1a 	add.w	fp, r4, #26
 800a214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a216:	425b      	negs	r3, r3
 800a218:	4553      	cmp	r3, sl
 800a21a:	dc01      	bgt.n	800a220 <_printf_float+0x2b0>
 800a21c:	464b      	mov	r3, r9
 800a21e:	e793      	b.n	800a148 <_printf_float+0x1d8>
 800a220:	2301      	movs	r3, #1
 800a222:	465a      	mov	r2, fp
 800a224:	4631      	mov	r1, r6
 800a226:	4628      	mov	r0, r5
 800a228:	47b8      	blx	r7
 800a22a:	3001      	adds	r0, #1
 800a22c:	f43f aefb 	beq.w	800a026 <_printf_float+0xb6>
 800a230:	f10a 0a01 	add.w	sl, sl, #1
 800a234:	e7ee      	b.n	800a214 <_printf_float+0x2a4>
 800a236:	bf00      	nop
 800a238:	7fefffff 	.word	0x7fefffff
 800a23c:	080112f8 	.word	0x080112f8
 800a240:	080112f4 	.word	0x080112f4
 800a244:	08011300 	.word	0x08011300
 800a248:	080112fc 	.word	0x080112fc
 800a24c:	08011304 	.word	0x08011304
 800a250:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a252:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a256:	4553      	cmp	r3, sl
 800a258:	bfa8      	it	ge
 800a25a:	4653      	movge	r3, sl
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	4699      	mov	r9, r3
 800a260:	dc36      	bgt.n	800a2d0 <_printf_float+0x360>
 800a262:	f04f 0b00 	mov.w	fp, #0
 800a266:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a26a:	f104 021a 	add.w	r2, r4, #26
 800a26e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a270:	9306      	str	r3, [sp, #24]
 800a272:	eba3 0309 	sub.w	r3, r3, r9
 800a276:	455b      	cmp	r3, fp
 800a278:	dc31      	bgt.n	800a2de <_printf_float+0x36e>
 800a27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a27c:	459a      	cmp	sl, r3
 800a27e:	dc3a      	bgt.n	800a2f6 <_printf_float+0x386>
 800a280:	6823      	ldr	r3, [r4, #0]
 800a282:	07da      	lsls	r2, r3, #31
 800a284:	d437      	bmi.n	800a2f6 <_printf_float+0x386>
 800a286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a288:	ebaa 0903 	sub.w	r9, sl, r3
 800a28c:	9b06      	ldr	r3, [sp, #24]
 800a28e:	ebaa 0303 	sub.w	r3, sl, r3
 800a292:	4599      	cmp	r9, r3
 800a294:	bfa8      	it	ge
 800a296:	4699      	movge	r9, r3
 800a298:	f1b9 0f00 	cmp.w	r9, #0
 800a29c:	dc33      	bgt.n	800a306 <_printf_float+0x396>
 800a29e:	f04f 0800 	mov.w	r8, #0
 800a2a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2a6:	f104 0b1a 	add.w	fp, r4, #26
 800a2aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2ac:	ebaa 0303 	sub.w	r3, sl, r3
 800a2b0:	eba3 0309 	sub.w	r3, r3, r9
 800a2b4:	4543      	cmp	r3, r8
 800a2b6:	f77f af79 	ble.w	800a1ac <_printf_float+0x23c>
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	465a      	mov	r2, fp
 800a2be:	4631      	mov	r1, r6
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	47b8      	blx	r7
 800a2c4:	3001      	adds	r0, #1
 800a2c6:	f43f aeae 	beq.w	800a026 <_printf_float+0xb6>
 800a2ca:	f108 0801 	add.w	r8, r8, #1
 800a2ce:	e7ec      	b.n	800a2aa <_printf_float+0x33a>
 800a2d0:	4642      	mov	r2, r8
 800a2d2:	4631      	mov	r1, r6
 800a2d4:	4628      	mov	r0, r5
 800a2d6:	47b8      	blx	r7
 800a2d8:	3001      	adds	r0, #1
 800a2da:	d1c2      	bne.n	800a262 <_printf_float+0x2f2>
 800a2dc:	e6a3      	b.n	800a026 <_printf_float+0xb6>
 800a2de:	2301      	movs	r3, #1
 800a2e0:	4631      	mov	r1, r6
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	9206      	str	r2, [sp, #24]
 800a2e6:	47b8      	blx	r7
 800a2e8:	3001      	adds	r0, #1
 800a2ea:	f43f ae9c 	beq.w	800a026 <_printf_float+0xb6>
 800a2ee:	9a06      	ldr	r2, [sp, #24]
 800a2f0:	f10b 0b01 	add.w	fp, fp, #1
 800a2f4:	e7bb      	b.n	800a26e <_printf_float+0x2fe>
 800a2f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2fa:	4631      	mov	r1, r6
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	47b8      	blx	r7
 800a300:	3001      	adds	r0, #1
 800a302:	d1c0      	bne.n	800a286 <_printf_float+0x316>
 800a304:	e68f      	b.n	800a026 <_printf_float+0xb6>
 800a306:	9a06      	ldr	r2, [sp, #24]
 800a308:	464b      	mov	r3, r9
 800a30a:	4442      	add	r2, r8
 800a30c:	4631      	mov	r1, r6
 800a30e:	4628      	mov	r0, r5
 800a310:	47b8      	blx	r7
 800a312:	3001      	adds	r0, #1
 800a314:	d1c3      	bne.n	800a29e <_printf_float+0x32e>
 800a316:	e686      	b.n	800a026 <_printf_float+0xb6>
 800a318:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a31c:	f1ba 0f01 	cmp.w	sl, #1
 800a320:	dc01      	bgt.n	800a326 <_printf_float+0x3b6>
 800a322:	07db      	lsls	r3, r3, #31
 800a324:	d536      	bpl.n	800a394 <_printf_float+0x424>
 800a326:	2301      	movs	r3, #1
 800a328:	4642      	mov	r2, r8
 800a32a:	4631      	mov	r1, r6
 800a32c:	4628      	mov	r0, r5
 800a32e:	47b8      	blx	r7
 800a330:	3001      	adds	r0, #1
 800a332:	f43f ae78 	beq.w	800a026 <_printf_float+0xb6>
 800a336:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a33a:	4631      	mov	r1, r6
 800a33c:	4628      	mov	r0, r5
 800a33e:	47b8      	blx	r7
 800a340:	3001      	adds	r0, #1
 800a342:	f43f ae70 	beq.w	800a026 <_printf_float+0xb6>
 800a346:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a34a:	2200      	movs	r2, #0
 800a34c:	2300      	movs	r3, #0
 800a34e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a352:	f7f6 fbc1 	bl	8000ad8 <__aeabi_dcmpeq>
 800a356:	b9c0      	cbnz	r0, 800a38a <_printf_float+0x41a>
 800a358:	4653      	mov	r3, sl
 800a35a:	f108 0201 	add.w	r2, r8, #1
 800a35e:	4631      	mov	r1, r6
 800a360:	4628      	mov	r0, r5
 800a362:	47b8      	blx	r7
 800a364:	3001      	adds	r0, #1
 800a366:	d10c      	bne.n	800a382 <_printf_float+0x412>
 800a368:	e65d      	b.n	800a026 <_printf_float+0xb6>
 800a36a:	2301      	movs	r3, #1
 800a36c:	465a      	mov	r2, fp
 800a36e:	4631      	mov	r1, r6
 800a370:	4628      	mov	r0, r5
 800a372:	47b8      	blx	r7
 800a374:	3001      	adds	r0, #1
 800a376:	f43f ae56 	beq.w	800a026 <_printf_float+0xb6>
 800a37a:	f108 0801 	add.w	r8, r8, #1
 800a37e:	45d0      	cmp	r8, sl
 800a380:	dbf3      	blt.n	800a36a <_printf_float+0x3fa>
 800a382:	464b      	mov	r3, r9
 800a384:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a388:	e6df      	b.n	800a14a <_printf_float+0x1da>
 800a38a:	f04f 0800 	mov.w	r8, #0
 800a38e:	f104 0b1a 	add.w	fp, r4, #26
 800a392:	e7f4      	b.n	800a37e <_printf_float+0x40e>
 800a394:	2301      	movs	r3, #1
 800a396:	4642      	mov	r2, r8
 800a398:	e7e1      	b.n	800a35e <_printf_float+0x3ee>
 800a39a:	2301      	movs	r3, #1
 800a39c:	464a      	mov	r2, r9
 800a39e:	4631      	mov	r1, r6
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	47b8      	blx	r7
 800a3a4:	3001      	adds	r0, #1
 800a3a6:	f43f ae3e 	beq.w	800a026 <_printf_float+0xb6>
 800a3aa:	f108 0801 	add.w	r8, r8, #1
 800a3ae:	68e3      	ldr	r3, [r4, #12]
 800a3b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3b2:	1a5b      	subs	r3, r3, r1
 800a3b4:	4543      	cmp	r3, r8
 800a3b6:	dcf0      	bgt.n	800a39a <_printf_float+0x42a>
 800a3b8:	e6fc      	b.n	800a1b4 <_printf_float+0x244>
 800a3ba:	f04f 0800 	mov.w	r8, #0
 800a3be:	f104 0919 	add.w	r9, r4, #25
 800a3c2:	e7f4      	b.n	800a3ae <_printf_float+0x43e>

0800a3c4 <_printf_common>:
 800a3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c8:	4616      	mov	r6, r2
 800a3ca:	4698      	mov	r8, r3
 800a3cc:	688a      	ldr	r2, [r1, #8]
 800a3ce:	690b      	ldr	r3, [r1, #16]
 800a3d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	bfb8      	it	lt
 800a3d8:	4613      	movlt	r3, r2
 800a3da:	6033      	str	r3, [r6, #0]
 800a3dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a3e0:	4607      	mov	r7, r0
 800a3e2:	460c      	mov	r4, r1
 800a3e4:	b10a      	cbz	r2, 800a3ea <_printf_common+0x26>
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	6033      	str	r3, [r6, #0]
 800a3ea:	6823      	ldr	r3, [r4, #0]
 800a3ec:	0699      	lsls	r1, r3, #26
 800a3ee:	bf42      	ittt	mi
 800a3f0:	6833      	ldrmi	r3, [r6, #0]
 800a3f2:	3302      	addmi	r3, #2
 800a3f4:	6033      	strmi	r3, [r6, #0]
 800a3f6:	6825      	ldr	r5, [r4, #0]
 800a3f8:	f015 0506 	ands.w	r5, r5, #6
 800a3fc:	d106      	bne.n	800a40c <_printf_common+0x48>
 800a3fe:	f104 0a19 	add.w	sl, r4, #25
 800a402:	68e3      	ldr	r3, [r4, #12]
 800a404:	6832      	ldr	r2, [r6, #0]
 800a406:	1a9b      	subs	r3, r3, r2
 800a408:	42ab      	cmp	r3, r5
 800a40a:	dc26      	bgt.n	800a45a <_printf_common+0x96>
 800a40c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a410:	6822      	ldr	r2, [r4, #0]
 800a412:	3b00      	subs	r3, #0
 800a414:	bf18      	it	ne
 800a416:	2301      	movne	r3, #1
 800a418:	0692      	lsls	r2, r2, #26
 800a41a:	d42b      	bmi.n	800a474 <_printf_common+0xb0>
 800a41c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a420:	4641      	mov	r1, r8
 800a422:	4638      	mov	r0, r7
 800a424:	47c8      	blx	r9
 800a426:	3001      	adds	r0, #1
 800a428:	d01e      	beq.n	800a468 <_printf_common+0xa4>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	6922      	ldr	r2, [r4, #16]
 800a42e:	f003 0306 	and.w	r3, r3, #6
 800a432:	2b04      	cmp	r3, #4
 800a434:	bf02      	ittt	eq
 800a436:	68e5      	ldreq	r5, [r4, #12]
 800a438:	6833      	ldreq	r3, [r6, #0]
 800a43a:	1aed      	subeq	r5, r5, r3
 800a43c:	68a3      	ldr	r3, [r4, #8]
 800a43e:	bf0c      	ite	eq
 800a440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a444:	2500      	movne	r5, #0
 800a446:	4293      	cmp	r3, r2
 800a448:	bfc4      	itt	gt
 800a44a:	1a9b      	subgt	r3, r3, r2
 800a44c:	18ed      	addgt	r5, r5, r3
 800a44e:	2600      	movs	r6, #0
 800a450:	341a      	adds	r4, #26
 800a452:	42b5      	cmp	r5, r6
 800a454:	d11a      	bne.n	800a48c <_printf_common+0xc8>
 800a456:	2000      	movs	r0, #0
 800a458:	e008      	b.n	800a46c <_printf_common+0xa8>
 800a45a:	2301      	movs	r3, #1
 800a45c:	4652      	mov	r2, sl
 800a45e:	4641      	mov	r1, r8
 800a460:	4638      	mov	r0, r7
 800a462:	47c8      	blx	r9
 800a464:	3001      	adds	r0, #1
 800a466:	d103      	bne.n	800a470 <_printf_common+0xac>
 800a468:	f04f 30ff 	mov.w	r0, #4294967295
 800a46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a470:	3501      	adds	r5, #1
 800a472:	e7c6      	b.n	800a402 <_printf_common+0x3e>
 800a474:	18e1      	adds	r1, r4, r3
 800a476:	1c5a      	adds	r2, r3, #1
 800a478:	2030      	movs	r0, #48	@ 0x30
 800a47a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a47e:	4422      	add	r2, r4
 800a480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a488:	3302      	adds	r3, #2
 800a48a:	e7c7      	b.n	800a41c <_printf_common+0x58>
 800a48c:	2301      	movs	r3, #1
 800a48e:	4622      	mov	r2, r4
 800a490:	4641      	mov	r1, r8
 800a492:	4638      	mov	r0, r7
 800a494:	47c8      	blx	r9
 800a496:	3001      	adds	r0, #1
 800a498:	d0e6      	beq.n	800a468 <_printf_common+0xa4>
 800a49a:	3601      	adds	r6, #1
 800a49c:	e7d9      	b.n	800a452 <_printf_common+0x8e>
	...

0800a4a0 <_printf_i>:
 800a4a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4a4:	7e0f      	ldrb	r7, [r1, #24]
 800a4a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a4a8:	2f78      	cmp	r7, #120	@ 0x78
 800a4aa:	4691      	mov	r9, r2
 800a4ac:	4680      	mov	r8, r0
 800a4ae:	460c      	mov	r4, r1
 800a4b0:	469a      	mov	sl, r3
 800a4b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a4b6:	d807      	bhi.n	800a4c8 <_printf_i+0x28>
 800a4b8:	2f62      	cmp	r7, #98	@ 0x62
 800a4ba:	d80a      	bhi.n	800a4d2 <_printf_i+0x32>
 800a4bc:	2f00      	cmp	r7, #0
 800a4be:	f000 80d1 	beq.w	800a664 <_printf_i+0x1c4>
 800a4c2:	2f58      	cmp	r7, #88	@ 0x58
 800a4c4:	f000 80b8 	beq.w	800a638 <_printf_i+0x198>
 800a4c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a4d0:	e03a      	b.n	800a548 <_printf_i+0xa8>
 800a4d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a4d6:	2b15      	cmp	r3, #21
 800a4d8:	d8f6      	bhi.n	800a4c8 <_printf_i+0x28>
 800a4da:	a101      	add	r1, pc, #4	@ (adr r1, 800a4e0 <_printf_i+0x40>)
 800a4dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4e0:	0800a539 	.word	0x0800a539
 800a4e4:	0800a54d 	.word	0x0800a54d
 800a4e8:	0800a4c9 	.word	0x0800a4c9
 800a4ec:	0800a4c9 	.word	0x0800a4c9
 800a4f0:	0800a4c9 	.word	0x0800a4c9
 800a4f4:	0800a4c9 	.word	0x0800a4c9
 800a4f8:	0800a54d 	.word	0x0800a54d
 800a4fc:	0800a4c9 	.word	0x0800a4c9
 800a500:	0800a4c9 	.word	0x0800a4c9
 800a504:	0800a4c9 	.word	0x0800a4c9
 800a508:	0800a4c9 	.word	0x0800a4c9
 800a50c:	0800a64b 	.word	0x0800a64b
 800a510:	0800a577 	.word	0x0800a577
 800a514:	0800a605 	.word	0x0800a605
 800a518:	0800a4c9 	.word	0x0800a4c9
 800a51c:	0800a4c9 	.word	0x0800a4c9
 800a520:	0800a66d 	.word	0x0800a66d
 800a524:	0800a4c9 	.word	0x0800a4c9
 800a528:	0800a577 	.word	0x0800a577
 800a52c:	0800a4c9 	.word	0x0800a4c9
 800a530:	0800a4c9 	.word	0x0800a4c9
 800a534:	0800a60d 	.word	0x0800a60d
 800a538:	6833      	ldr	r3, [r6, #0]
 800a53a:	1d1a      	adds	r2, r3, #4
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	6032      	str	r2, [r6, #0]
 800a540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a548:	2301      	movs	r3, #1
 800a54a:	e09c      	b.n	800a686 <_printf_i+0x1e6>
 800a54c:	6833      	ldr	r3, [r6, #0]
 800a54e:	6820      	ldr	r0, [r4, #0]
 800a550:	1d19      	adds	r1, r3, #4
 800a552:	6031      	str	r1, [r6, #0]
 800a554:	0606      	lsls	r6, r0, #24
 800a556:	d501      	bpl.n	800a55c <_printf_i+0xbc>
 800a558:	681d      	ldr	r5, [r3, #0]
 800a55a:	e003      	b.n	800a564 <_printf_i+0xc4>
 800a55c:	0645      	lsls	r5, r0, #25
 800a55e:	d5fb      	bpl.n	800a558 <_printf_i+0xb8>
 800a560:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a564:	2d00      	cmp	r5, #0
 800a566:	da03      	bge.n	800a570 <_printf_i+0xd0>
 800a568:	232d      	movs	r3, #45	@ 0x2d
 800a56a:	426d      	negs	r5, r5
 800a56c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a570:	4858      	ldr	r0, [pc, #352]	@ (800a6d4 <_printf_i+0x234>)
 800a572:	230a      	movs	r3, #10
 800a574:	e011      	b.n	800a59a <_printf_i+0xfa>
 800a576:	6821      	ldr	r1, [r4, #0]
 800a578:	6833      	ldr	r3, [r6, #0]
 800a57a:	0608      	lsls	r0, r1, #24
 800a57c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a580:	d402      	bmi.n	800a588 <_printf_i+0xe8>
 800a582:	0649      	lsls	r1, r1, #25
 800a584:	bf48      	it	mi
 800a586:	b2ad      	uxthmi	r5, r5
 800a588:	2f6f      	cmp	r7, #111	@ 0x6f
 800a58a:	4852      	ldr	r0, [pc, #328]	@ (800a6d4 <_printf_i+0x234>)
 800a58c:	6033      	str	r3, [r6, #0]
 800a58e:	bf14      	ite	ne
 800a590:	230a      	movne	r3, #10
 800a592:	2308      	moveq	r3, #8
 800a594:	2100      	movs	r1, #0
 800a596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a59a:	6866      	ldr	r6, [r4, #4]
 800a59c:	60a6      	str	r6, [r4, #8]
 800a59e:	2e00      	cmp	r6, #0
 800a5a0:	db05      	blt.n	800a5ae <_printf_i+0x10e>
 800a5a2:	6821      	ldr	r1, [r4, #0]
 800a5a4:	432e      	orrs	r6, r5
 800a5a6:	f021 0104 	bic.w	r1, r1, #4
 800a5aa:	6021      	str	r1, [r4, #0]
 800a5ac:	d04b      	beq.n	800a646 <_printf_i+0x1a6>
 800a5ae:	4616      	mov	r6, r2
 800a5b0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a5b4:	fb03 5711 	mls	r7, r3, r1, r5
 800a5b8:	5dc7      	ldrb	r7, [r0, r7]
 800a5ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a5be:	462f      	mov	r7, r5
 800a5c0:	42bb      	cmp	r3, r7
 800a5c2:	460d      	mov	r5, r1
 800a5c4:	d9f4      	bls.n	800a5b0 <_printf_i+0x110>
 800a5c6:	2b08      	cmp	r3, #8
 800a5c8:	d10b      	bne.n	800a5e2 <_printf_i+0x142>
 800a5ca:	6823      	ldr	r3, [r4, #0]
 800a5cc:	07df      	lsls	r7, r3, #31
 800a5ce:	d508      	bpl.n	800a5e2 <_printf_i+0x142>
 800a5d0:	6923      	ldr	r3, [r4, #16]
 800a5d2:	6861      	ldr	r1, [r4, #4]
 800a5d4:	4299      	cmp	r1, r3
 800a5d6:	bfde      	ittt	le
 800a5d8:	2330      	movle	r3, #48	@ 0x30
 800a5da:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a5de:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a5e2:	1b92      	subs	r2, r2, r6
 800a5e4:	6122      	str	r2, [r4, #16]
 800a5e6:	f8cd a000 	str.w	sl, [sp]
 800a5ea:	464b      	mov	r3, r9
 800a5ec:	aa03      	add	r2, sp, #12
 800a5ee:	4621      	mov	r1, r4
 800a5f0:	4640      	mov	r0, r8
 800a5f2:	f7ff fee7 	bl	800a3c4 <_printf_common>
 800a5f6:	3001      	adds	r0, #1
 800a5f8:	d14a      	bne.n	800a690 <_printf_i+0x1f0>
 800a5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a5fe:	b004      	add	sp, #16
 800a600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a604:	6823      	ldr	r3, [r4, #0]
 800a606:	f043 0320 	orr.w	r3, r3, #32
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	4832      	ldr	r0, [pc, #200]	@ (800a6d8 <_printf_i+0x238>)
 800a60e:	2778      	movs	r7, #120	@ 0x78
 800a610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a614:	6823      	ldr	r3, [r4, #0]
 800a616:	6831      	ldr	r1, [r6, #0]
 800a618:	061f      	lsls	r7, r3, #24
 800a61a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a61e:	d402      	bmi.n	800a626 <_printf_i+0x186>
 800a620:	065f      	lsls	r7, r3, #25
 800a622:	bf48      	it	mi
 800a624:	b2ad      	uxthmi	r5, r5
 800a626:	6031      	str	r1, [r6, #0]
 800a628:	07d9      	lsls	r1, r3, #31
 800a62a:	bf44      	itt	mi
 800a62c:	f043 0320 	orrmi.w	r3, r3, #32
 800a630:	6023      	strmi	r3, [r4, #0]
 800a632:	b11d      	cbz	r5, 800a63c <_printf_i+0x19c>
 800a634:	2310      	movs	r3, #16
 800a636:	e7ad      	b.n	800a594 <_printf_i+0xf4>
 800a638:	4826      	ldr	r0, [pc, #152]	@ (800a6d4 <_printf_i+0x234>)
 800a63a:	e7e9      	b.n	800a610 <_printf_i+0x170>
 800a63c:	6823      	ldr	r3, [r4, #0]
 800a63e:	f023 0320 	bic.w	r3, r3, #32
 800a642:	6023      	str	r3, [r4, #0]
 800a644:	e7f6      	b.n	800a634 <_printf_i+0x194>
 800a646:	4616      	mov	r6, r2
 800a648:	e7bd      	b.n	800a5c6 <_printf_i+0x126>
 800a64a:	6833      	ldr	r3, [r6, #0]
 800a64c:	6825      	ldr	r5, [r4, #0]
 800a64e:	6961      	ldr	r1, [r4, #20]
 800a650:	1d18      	adds	r0, r3, #4
 800a652:	6030      	str	r0, [r6, #0]
 800a654:	062e      	lsls	r6, r5, #24
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	d501      	bpl.n	800a65e <_printf_i+0x1be>
 800a65a:	6019      	str	r1, [r3, #0]
 800a65c:	e002      	b.n	800a664 <_printf_i+0x1c4>
 800a65e:	0668      	lsls	r0, r5, #25
 800a660:	d5fb      	bpl.n	800a65a <_printf_i+0x1ba>
 800a662:	8019      	strh	r1, [r3, #0]
 800a664:	2300      	movs	r3, #0
 800a666:	6123      	str	r3, [r4, #16]
 800a668:	4616      	mov	r6, r2
 800a66a:	e7bc      	b.n	800a5e6 <_printf_i+0x146>
 800a66c:	6833      	ldr	r3, [r6, #0]
 800a66e:	1d1a      	adds	r2, r3, #4
 800a670:	6032      	str	r2, [r6, #0]
 800a672:	681e      	ldr	r6, [r3, #0]
 800a674:	6862      	ldr	r2, [r4, #4]
 800a676:	2100      	movs	r1, #0
 800a678:	4630      	mov	r0, r6
 800a67a:	f7f5 fdb1 	bl	80001e0 <memchr>
 800a67e:	b108      	cbz	r0, 800a684 <_printf_i+0x1e4>
 800a680:	1b80      	subs	r0, r0, r6
 800a682:	6060      	str	r0, [r4, #4]
 800a684:	6863      	ldr	r3, [r4, #4]
 800a686:	6123      	str	r3, [r4, #16]
 800a688:	2300      	movs	r3, #0
 800a68a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a68e:	e7aa      	b.n	800a5e6 <_printf_i+0x146>
 800a690:	6923      	ldr	r3, [r4, #16]
 800a692:	4632      	mov	r2, r6
 800a694:	4649      	mov	r1, r9
 800a696:	4640      	mov	r0, r8
 800a698:	47d0      	blx	sl
 800a69a:	3001      	adds	r0, #1
 800a69c:	d0ad      	beq.n	800a5fa <_printf_i+0x15a>
 800a69e:	6823      	ldr	r3, [r4, #0]
 800a6a0:	079b      	lsls	r3, r3, #30
 800a6a2:	d413      	bmi.n	800a6cc <_printf_i+0x22c>
 800a6a4:	68e0      	ldr	r0, [r4, #12]
 800a6a6:	9b03      	ldr	r3, [sp, #12]
 800a6a8:	4298      	cmp	r0, r3
 800a6aa:	bfb8      	it	lt
 800a6ac:	4618      	movlt	r0, r3
 800a6ae:	e7a6      	b.n	800a5fe <_printf_i+0x15e>
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	4632      	mov	r2, r6
 800a6b4:	4649      	mov	r1, r9
 800a6b6:	4640      	mov	r0, r8
 800a6b8:	47d0      	blx	sl
 800a6ba:	3001      	adds	r0, #1
 800a6bc:	d09d      	beq.n	800a5fa <_printf_i+0x15a>
 800a6be:	3501      	adds	r5, #1
 800a6c0:	68e3      	ldr	r3, [r4, #12]
 800a6c2:	9903      	ldr	r1, [sp, #12]
 800a6c4:	1a5b      	subs	r3, r3, r1
 800a6c6:	42ab      	cmp	r3, r5
 800a6c8:	dcf2      	bgt.n	800a6b0 <_printf_i+0x210>
 800a6ca:	e7eb      	b.n	800a6a4 <_printf_i+0x204>
 800a6cc:	2500      	movs	r5, #0
 800a6ce:	f104 0619 	add.w	r6, r4, #25
 800a6d2:	e7f5      	b.n	800a6c0 <_printf_i+0x220>
 800a6d4:	08011306 	.word	0x08011306
 800a6d8:	08011317 	.word	0x08011317

0800a6dc <__sflush_r>:
 800a6dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6e4:	0716      	lsls	r6, r2, #28
 800a6e6:	4605      	mov	r5, r0
 800a6e8:	460c      	mov	r4, r1
 800a6ea:	d454      	bmi.n	800a796 <__sflush_r+0xba>
 800a6ec:	684b      	ldr	r3, [r1, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	dc02      	bgt.n	800a6f8 <__sflush_r+0x1c>
 800a6f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	dd48      	ble.n	800a78a <__sflush_r+0xae>
 800a6f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6fa:	2e00      	cmp	r6, #0
 800a6fc:	d045      	beq.n	800a78a <__sflush_r+0xae>
 800a6fe:	2300      	movs	r3, #0
 800a700:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a704:	682f      	ldr	r7, [r5, #0]
 800a706:	6a21      	ldr	r1, [r4, #32]
 800a708:	602b      	str	r3, [r5, #0]
 800a70a:	d030      	beq.n	800a76e <__sflush_r+0x92>
 800a70c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a70e:	89a3      	ldrh	r3, [r4, #12]
 800a710:	0759      	lsls	r1, r3, #29
 800a712:	d505      	bpl.n	800a720 <__sflush_r+0x44>
 800a714:	6863      	ldr	r3, [r4, #4]
 800a716:	1ad2      	subs	r2, r2, r3
 800a718:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a71a:	b10b      	cbz	r3, 800a720 <__sflush_r+0x44>
 800a71c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a71e:	1ad2      	subs	r2, r2, r3
 800a720:	2300      	movs	r3, #0
 800a722:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a724:	6a21      	ldr	r1, [r4, #32]
 800a726:	4628      	mov	r0, r5
 800a728:	47b0      	blx	r6
 800a72a:	1c43      	adds	r3, r0, #1
 800a72c:	89a3      	ldrh	r3, [r4, #12]
 800a72e:	d106      	bne.n	800a73e <__sflush_r+0x62>
 800a730:	6829      	ldr	r1, [r5, #0]
 800a732:	291d      	cmp	r1, #29
 800a734:	d82b      	bhi.n	800a78e <__sflush_r+0xb2>
 800a736:	4a2a      	ldr	r2, [pc, #168]	@ (800a7e0 <__sflush_r+0x104>)
 800a738:	40ca      	lsrs	r2, r1
 800a73a:	07d6      	lsls	r6, r2, #31
 800a73c:	d527      	bpl.n	800a78e <__sflush_r+0xb2>
 800a73e:	2200      	movs	r2, #0
 800a740:	6062      	str	r2, [r4, #4]
 800a742:	04d9      	lsls	r1, r3, #19
 800a744:	6922      	ldr	r2, [r4, #16]
 800a746:	6022      	str	r2, [r4, #0]
 800a748:	d504      	bpl.n	800a754 <__sflush_r+0x78>
 800a74a:	1c42      	adds	r2, r0, #1
 800a74c:	d101      	bne.n	800a752 <__sflush_r+0x76>
 800a74e:	682b      	ldr	r3, [r5, #0]
 800a750:	b903      	cbnz	r3, 800a754 <__sflush_r+0x78>
 800a752:	6560      	str	r0, [r4, #84]	@ 0x54
 800a754:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a756:	602f      	str	r7, [r5, #0]
 800a758:	b1b9      	cbz	r1, 800a78a <__sflush_r+0xae>
 800a75a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a75e:	4299      	cmp	r1, r3
 800a760:	d002      	beq.n	800a768 <__sflush_r+0x8c>
 800a762:	4628      	mov	r0, r5
 800a764:	f001 f974 	bl	800ba50 <_free_r>
 800a768:	2300      	movs	r3, #0
 800a76a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a76c:	e00d      	b.n	800a78a <__sflush_r+0xae>
 800a76e:	2301      	movs	r3, #1
 800a770:	4628      	mov	r0, r5
 800a772:	47b0      	blx	r6
 800a774:	4602      	mov	r2, r0
 800a776:	1c50      	adds	r0, r2, #1
 800a778:	d1c9      	bne.n	800a70e <__sflush_r+0x32>
 800a77a:	682b      	ldr	r3, [r5, #0]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d0c6      	beq.n	800a70e <__sflush_r+0x32>
 800a780:	2b1d      	cmp	r3, #29
 800a782:	d001      	beq.n	800a788 <__sflush_r+0xac>
 800a784:	2b16      	cmp	r3, #22
 800a786:	d11e      	bne.n	800a7c6 <__sflush_r+0xea>
 800a788:	602f      	str	r7, [r5, #0]
 800a78a:	2000      	movs	r0, #0
 800a78c:	e022      	b.n	800a7d4 <__sflush_r+0xf8>
 800a78e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a792:	b21b      	sxth	r3, r3
 800a794:	e01b      	b.n	800a7ce <__sflush_r+0xf2>
 800a796:	690f      	ldr	r7, [r1, #16]
 800a798:	2f00      	cmp	r7, #0
 800a79a:	d0f6      	beq.n	800a78a <__sflush_r+0xae>
 800a79c:	0793      	lsls	r3, r2, #30
 800a79e:	680e      	ldr	r6, [r1, #0]
 800a7a0:	bf08      	it	eq
 800a7a2:	694b      	ldreq	r3, [r1, #20]
 800a7a4:	600f      	str	r7, [r1, #0]
 800a7a6:	bf18      	it	ne
 800a7a8:	2300      	movne	r3, #0
 800a7aa:	eba6 0807 	sub.w	r8, r6, r7
 800a7ae:	608b      	str	r3, [r1, #8]
 800a7b0:	f1b8 0f00 	cmp.w	r8, #0
 800a7b4:	dde9      	ble.n	800a78a <__sflush_r+0xae>
 800a7b6:	6a21      	ldr	r1, [r4, #32]
 800a7b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a7ba:	4643      	mov	r3, r8
 800a7bc:	463a      	mov	r2, r7
 800a7be:	4628      	mov	r0, r5
 800a7c0:	47b0      	blx	r6
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	dc08      	bgt.n	800a7d8 <__sflush_r+0xfc>
 800a7c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7ce:	81a3      	strh	r3, [r4, #12]
 800a7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7d8:	4407      	add	r7, r0
 800a7da:	eba8 0800 	sub.w	r8, r8, r0
 800a7de:	e7e7      	b.n	800a7b0 <__sflush_r+0xd4>
 800a7e0:	20400001 	.word	0x20400001

0800a7e4 <_fflush_r>:
 800a7e4:	b538      	push	{r3, r4, r5, lr}
 800a7e6:	690b      	ldr	r3, [r1, #16]
 800a7e8:	4605      	mov	r5, r0
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	b913      	cbnz	r3, 800a7f4 <_fflush_r+0x10>
 800a7ee:	2500      	movs	r5, #0
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	bd38      	pop	{r3, r4, r5, pc}
 800a7f4:	b118      	cbz	r0, 800a7fe <_fflush_r+0x1a>
 800a7f6:	6a03      	ldr	r3, [r0, #32]
 800a7f8:	b90b      	cbnz	r3, 800a7fe <_fflush_r+0x1a>
 800a7fa:	f000 f8bb 	bl	800a974 <__sinit>
 800a7fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d0f3      	beq.n	800a7ee <_fflush_r+0xa>
 800a806:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a808:	07d0      	lsls	r0, r2, #31
 800a80a:	d404      	bmi.n	800a816 <_fflush_r+0x32>
 800a80c:	0599      	lsls	r1, r3, #22
 800a80e:	d402      	bmi.n	800a816 <_fflush_r+0x32>
 800a810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a812:	f000 fab2 	bl	800ad7a <__retarget_lock_acquire_recursive>
 800a816:	4628      	mov	r0, r5
 800a818:	4621      	mov	r1, r4
 800a81a:	f7ff ff5f 	bl	800a6dc <__sflush_r>
 800a81e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a820:	07da      	lsls	r2, r3, #31
 800a822:	4605      	mov	r5, r0
 800a824:	d4e4      	bmi.n	800a7f0 <_fflush_r+0xc>
 800a826:	89a3      	ldrh	r3, [r4, #12]
 800a828:	059b      	lsls	r3, r3, #22
 800a82a:	d4e1      	bmi.n	800a7f0 <_fflush_r+0xc>
 800a82c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a82e:	f000 faa5 	bl	800ad7c <__retarget_lock_release_recursive>
 800a832:	e7dd      	b.n	800a7f0 <_fflush_r+0xc>

0800a834 <fflush>:
 800a834:	4601      	mov	r1, r0
 800a836:	b920      	cbnz	r0, 800a842 <fflush+0xe>
 800a838:	4a04      	ldr	r2, [pc, #16]	@ (800a84c <fflush+0x18>)
 800a83a:	4905      	ldr	r1, [pc, #20]	@ (800a850 <fflush+0x1c>)
 800a83c:	4805      	ldr	r0, [pc, #20]	@ (800a854 <fflush+0x20>)
 800a83e:	f000 b8b1 	b.w	800a9a4 <_fwalk_sglue>
 800a842:	4b05      	ldr	r3, [pc, #20]	@ (800a858 <fflush+0x24>)
 800a844:	6818      	ldr	r0, [r3, #0]
 800a846:	f7ff bfcd 	b.w	800a7e4 <_fflush_r>
 800a84a:	bf00      	nop
 800a84c:	2000002c 	.word	0x2000002c
 800a850:	0800a7e5 	.word	0x0800a7e5
 800a854:	2000003c 	.word	0x2000003c
 800a858:	20000038 	.word	0x20000038

0800a85c <std>:
 800a85c:	2300      	movs	r3, #0
 800a85e:	b510      	push	{r4, lr}
 800a860:	4604      	mov	r4, r0
 800a862:	e9c0 3300 	strd	r3, r3, [r0]
 800a866:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a86a:	6083      	str	r3, [r0, #8]
 800a86c:	8181      	strh	r1, [r0, #12]
 800a86e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a870:	81c2      	strh	r2, [r0, #14]
 800a872:	6183      	str	r3, [r0, #24]
 800a874:	4619      	mov	r1, r3
 800a876:	2208      	movs	r2, #8
 800a878:	305c      	adds	r0, #92	@ 0x5c
 800a87a:	f000 fa01 	bl	800ac80 <memset>
 800a87e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8b4 <std+0x58>)
 800a880:	6263      	str	r3, [r4, #36]	@ 0x24
 800a882:	4b0d      	ldr	r3, [pc, #52]	@ (800a8b8 <std+0x5c>)
 800a884:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a886:	4b0d      	ldr	r3, [pc, #52]	@ (800a8bc <std+0x60>)
 800a888:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a88a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c0 <std+0x64>)
 800a88c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a88e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c4 <std+0x68>)
 800a890:	6224      	str	r4, [r4, #32]
 800a892:	429c      	cmp	r4, r3
 800a894:	d006      	beq.n	800a8a4 <std+0x48>
 800a896:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a89a:	4294      	cmp	r4, r2
 800a89c:	d002      	beq.n	800a8a4 <std+0x48>
 800a89e:	33d0      	adds	r3, #208	@ 0xd0
 800a8a0:	429c      	cmp	r4, r3
 800a8a2:	d105      	bne.n	800a8b0 <std+0x54>
 800a8a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8ac:	f000 ba64 	b.w	800ad78 <__retarget_lock_init_recursive>
 800a8b0:	bd10      	pop	{r4, pc}
 800a8b2:	bf00      	nop
 800a8b4:	0800aad1 	.word	0x0800aad1
 800a8b8:	0800aaf3 	.word	0x0800aaf3
 800a8bc:	0800ab2b 	.word	0x0800ab2b
 800a8c0:	0800ab4f 	.word	0x0800ab4f
 800a8c4:	20008070 	.word	0x20008070

0800a8c8 <stdio_exit_handler>:
 800a8c8:	4a02      	ldr	r2, [pc, #8]	@ (800a8d4 <stdio_exit_handler+0xc>)
 800a8ca:	4903      	ldr	r1, [pc, #12]	@ (800a8d8 <stdio_exit_handler+0x10>)
 800a8cc:	4803      	ldr	r0, [pc, #12]	@ (800a8dc <stdio_exit_handler+0x14>)
 800a8ce:	f000 b869 	b.w	800a9a4 <_fwalk_sglue>
 800a8d2:	bf00      	nop
 800a8d4:	2000002c 	.word	0x2000002c
 800a8d8:	0800a7e5 	.word	0x0800a7e5
 800a8dc:	2000003c 	.word	0x2000003c

0800a8e0 <cleanup_stdio>:
 800a8e0:	6841      	ldr	r1, [r0, #4]
 800a8e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a914 <cleanup_stdio+0x34>)
 800a8e4:	4299      	cmp	r1, r3
 800a8e6:	b510      	push	{r4, lr}
 800a8e8:	4604      	mov	r4, r0
 800a8ea:	d001      	beq.n	800a8f0 <cleanup_stdio+0x10>
 800a8ec:	f7ff ff7a 	bl	800a7e4 <_fflush_r>
 800a8f0:	68a1      	ldr	r1, [r4, #8]
 800a8f2:	4b09      	ldr	r3, [pc, #36]	@ (800a918 <cleanup_stdio+0x38>)
 800a8f4:	4299      	cmp	r1, r3
 800a8f6:	d002      	beq.n	800a8fe <cleanup_stdio+0x1e>
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	f7ff ff73 	bl	800a7e4 <_fflush_r>
 800a8fe:	68e1      	ldr	r1, [r4, #12]
 800a900:	4b06      	ldr	r3, [pc, #24]	@ (800a91c <cleanup_stdio+0x3c>)
 800a902:	4299      	cmp	r1, r3
 800a904:	d004      	beq.n	800a910 <cleanup_stdio+0x30>
 800a906:	4620      	mov	r0, r4
 800a908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a90c:	f7ff bf6a 	b.w	800a7e4 <_fflush_r>
 800a910:	bd10      	pop	{r4, pc}
 800a912:	bf00      	nop
 800a914:	20008070 	.word	0x20008070
 800a918:	200080d8 	.word	0x200080d8
 800a91c:	20008140 	.word	0x20008140

0800a920 <global_stdio_init.part.0>:
 800a920:	b510      	push	{r4, lr}
 800a922:	4b0b      	ldr	r3, [pc, #44]	@ (800a950 <global_stdio_init.part.0+0x30>)
 800a924:	4c0b      	ldr	r4, [pc, #44]	@ (800a954 <global_stdio_init.part.0+0x34>)
 800a926:	4a0c      	ldr	r2, [pc, #48]	@ (800a958 <global_stdio_init.part.0+0x38>)
 800a928:	601a      	str	r2, [r3, #0]
 800a92a:	4620      	mov	r0, r4
 800a92c:	2200      	movs	r2, #0
 800a92e:	2104      	movs	r1, #4
 800a930:	f7ff ff94 	bl	800a85c <std>
 800a934:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a938:	2201      	movs	r2, #1
 800a93a:	2109      	movs	r1, #9
 800a93c:	f7ff ff8e 	bl	800a85c <std>
 800a940:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a944:	2202      	movs	r2, #2
 800a946:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a94a:	2112      	movs	r1, #18
 800a94c:	f7ff bf86 	b.w	800a85c <std>
 800a950:	200081a8 	.word	0x200081a8
 800a954:	20008070 	.word	0x20008070
 800a958:	0800a8c9 	.word	0x0800a8c9

0800a95c <__sfp_lock_acquire>:
 800a95c:	4801      	ldr	r0, [pc, #4]	@ (800a964 <__sfp_lock_acquire+0x8>)
 800a95e:	f000 ba0c 	b.w	800ad7a <__retarget_lock_acquire_recursive>
 800a962:	bf00      	nop
 800a964:	200081b1 	.word	0x200081b1

0800a968 <__sfp_lock_release>:
 800a968:	4801      	ldr	r0, [pc, #4]	@ (800a970 <__sfp_lock_release+0x8>)
 800a96a:	f000 ba07 	b.w	800ad7c <__retarget_lock_release_recursive>
 800a96e:	bf00      	nop
 800a970:	200081b1 	.word	0x200081b1

0800a974 <__sinit>:
 800a974:	b510      	push	{r4, lr}
 800a976:	4604      	mov	r4, r0
 800a978:	f7ff fff0 	bl	800a95c <__sfp_lock_acquire>
 800a97c:	6a23      	ldr	r3, [r4, #32]
 800a97e:	b11b      	cbz	r3, 800a988 <__sinit+0x14>
 800a980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a984:	f7ff bff0 	b.w	800a968 <__sfp_lock_release>
 800a988:	4b04      	ldr	r3, [pc, #16]	@ (800a99c <__sinit+0x28>)
 800a98a:	6223      	str	r3, [r4, #32]
 800a98c:	4b04      	ldr	r3, [pc, #16]	@ (800a9a0 <__sinit+0x2c>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d1f5      	bne.n	800a980 <__sinit+0xc>
 800a994:	f7ff ffc4 	bl	800a920 <global_stdio_init.part.0>
 800a998:	e7f2      	b.n	800a980 <__sinit+0xc>
 800a99a:	bf00      	nop
 800a99c:	0800a8e1 	.word	0x0800a8e1
 800a9a0:	200081a8 	.word	0x200081a8

0800a9a4 <_fwalk_sglue>:
 800a9a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a8:	4607      	mov	r7, r0
 800a9aa:	4688      	mov	r8, r1
 800a9ac:	4614      	mov	r4, r2
 800a9ae:	2600      	movs	r6, #0
 800a9b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a9b4:	f1b9 0901 	subs.w	r9, r9, #1
 800a9b8:	d505      	bpl.n	800a9c6 <_fwalk_sglue+0x22>
 800a9ba:	6824      	ldr	r4, [r4, #0]
 800a9bc:	2c00      	cmp	r4, #0
 800a9be:	d1f7      	bne.n	800a9b0 <_fwalk_sglue+0xc>
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9c6:	89ab      	ldrh	r3, [r5, #12]
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d907      	bls.n	800a9dc <_fwalk_sglue+0x38>
 800a9cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	d003      	beq.n	800a9dc <_fwalk_sglue+0x38>
 800a9d4:	4629      	mov	r1, r5
 800a9d6:	4638      	mov	r0, r7
 800a9d8:	47c0      	blx	r8
 800a9da:	4306      	orrs	r6, r0
 800a9dc:	3568      	adds	r5, #104	@ 0x68
 800a9de:	e7e9      	b.n	800a9b4 <_fwalk_sglue+0x10>

0800a9e0 <iprintf>:
 800a9e0:	b40f      	push	{r0, r1, r2, r3}
 800a9e2:	b507      	push	{r0, r1, r2, lr}
 800a9e4:	4906      	ldr	r1, [pc, #24]	@ (800aa00 <iprintf+0x20>)
 800a9e6:	ab04      	add	r3, sp, #16
 800a9e8:	6808      	ldr	r0, [r1, #0]
 800a9ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9ee:	6881      	ldr	r1, [r0, #8]
 800a9f0:	9301      	str	r3, [sp, #4]
 800a9f2:	f001 fcd1 	bl	800c398 <_vfiprintf_r>
 800a9f6:	b003      	add	sp, #12
 800a9f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9fc:	b004      	add	sp, #16
 800a9fe:	4770      	bx	lr
 800aa00:	20000038 	.word	0x20000038

0800aa04 <putchar>:
 800aa04:	4b02      	ldr	r3, [pc, #8]	@ (800aa10 <putchar+0xc>)
 800aa06:	4601      	mov	r1, r0
 800aa08:	6818      	ldr	r0, [r3, #0]
 800aa0a:	6882      	ldr	r2, [r0, #8]
 800aa0c:	f001 be3e 	b.w	800c68c <_putc_r>
 800aa10:	20000038 	.word	0x20000038

0800aa14 <_puts_r>:
 800aa14:	6a03      	ldr	r3, [r0, #32]
 800aa16:	b570      	push	{r4, r5, r6, lr}
 800aa18:	6884      	ldr	r4, [r0, #8]
 800aa1a:	4605      	mov	r5, r0
 800aa1c:	460e      	mov	r6, r1
 800aa1e:	b90b      	cbnz	r3, 800aa24 <_puts_r+0x10>
 800aa20:	f7ff ffa8 	bl	800a974 <__sinit>
 800aa24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa26:	07db      	lsls	r3, r3, #31
 800aa28:	d405      	bmi.n	800aa36 <_puts_r+0x22>
 800aa2a:	89a3      	ldrh	r3, [r4, #12]
 800aa2c:	0598      	lsls	r0, r3, #22
 800aa2e:	d402      	bmi.n	800aa36 <_puts_r+0x22>
 800aa30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa32:	f000 f9a2 	bl	800ad7a <__retarget_lock_acquire_recursive>
 800aa36:	89a3      	ldrh	r3, [r4, #12]
 800aa38:	0719      	lsls	r1, r3, #28
 800aa3a:	d502      	bpl.n	800aa42 <_puts_r+0x2e>
 800aa3c:	6923      	ldr	r3, [r4, #16]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d135      	bne.n	800aaae <_puts_r+0x9a>
 800aa42:	4621      	mov	r1, r4
 800aa44:	4628      	mov	r0, r5
 800aa46:	f000 f8c5 	bl	800abd4 <__swsetup_r>
 800aa4a:	b380      	cbz	r0, 800aaae <_puts_r+0x9a>
 800aa4c:	f04f 35ff 	mov.w	r5, #4294967295
 800aa50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa52:	07da      	lsls	r2, r3, #31
 800aa54:	d405      	bmi.n	800aa62 <_puts_r+0x4e>
 800aa56:	89a3      	ldrh	r3, [r4, #12]
 800aa58:	059b      	lsls	r3, r3, #22
 800aa5a:	d402      	bmi.n	800aa62 <_puts_r+0x4e>
 800aa5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa5e:	f000 f98d 	bl	800ad7c <__retarget_lock_release_recursive>
 800aa62:	4628      	mov	r0, r5
 800aa64:	bd70      	pop	{r4, r5, r6, pc}
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	da04      	bge.n	800aa74 <_puts_r+0x60>
 800aa6a:	69a2      	ldr	r2, [r4, #24]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	dc17      	bgt.n	800aaa0 <_puts_r+0x8c>
 800aa70:	290a      	cmp	r1, #10
 800aa72:	d015      	beq.n	800aaa0 <_puts_r+0x8c>
 800aa74:	6823      	ldr	r3, [r4, #0]
 800aa76:	1c5a      	adds	r2, r3, #1
 800aa78:	6022      	str	r2, [r4, #0]
 800aa7a:	7019      	strb	r1, [r3, #0]
 800aa7c:	68a3      	ldr	r3, [r4, #8]
 800aa7e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aa82:	3b01      	subs	r3, #1
 800aa84:	60a3      	str	r3, [r4, #8]
 800aa86:	2900      	cmp	r1, #0
 800aa88:	d1ed      	bne.n	800aa66 <_puts_r+0x52>
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	da11      	bge.n	800aab2 <_puts_r+0x9e>
 800aa8e:	4622      	mov	r2, r4
 800aa90:	210a      	movs	r1, #10
 800aa92:	4628      	mov	r0, r5
 800aa94:	f000 f85f 	bl	800ab56 <__swbuf_r>
 800aa98:	3001      	adds	r0, #1
 800aa9a:	d0d7      	beq.n	800aa4c <_puts_r+0x38>
 800aa9c:	250a      	movs	r5, #10
 800aa9e:	e7d7      	b.n	800aa50 <_puts_r+0x3c>
 800aaa0:	4622      	mov	r2, r4
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	f000 f857 	bl	800ab56 <__swbuf_r>
 800aaa8:	3001      	adds	r0, #1
 800aaaa:	d1e7      	bne.n	800aa7c <_puts_r+0x68>
 800aaac:	e7ce      	b.n	800aa4c <_puts_r+0x38>
 800aaae:	3e01      	subs	r6, #1
 800aab0:	e7e4      	b.n	800aa7c <_puts_r+0x68>
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	1c5a      	adds	r2, r3, #1
 800aab6:	6022      	str	r2, [r4, #0]
 800aab8:	220a      	movs	r2, #10
 800aaba:	701a      	strb	r2, [r3, #0]
 800aabc:	e7ee      	b.n	800aa9c <_puts_r+0x88>
	...

0800aac0 <puts>:
 800aac0:	4b02      	ldr	r3, [pc, #8]	@ (800aacc <puts+0xc>)
 800aac2:	4601      	mov	r1, r0
 800aac4:	6818      	ldr	r0, [r3, #0]
 800aac6:	f7ff bfa5 	b.w	800aa14 <_puts_r>
 800aaca:	bf00      	nop
 800aacc:	20000038 	.word	0x20000038

0800aad0 <__sread>:
 800aad0:	b510      	push	{r4, lr}
 800aad2:	460c      	mov	r4, r1
 800aad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aad8:	f000 f900 	bl	800acdc <_read_r>
 800aadc:	2800      	cmp	r0, #0
 800aade:	bfab      	itete	ge
 800aae0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aae2:	89a3      	ldrhlt	r3, [r4, #12]
 800aae4:	181b      	addge	r3, r3, r0
 800aae6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aaea:	bfac      	ite	ge
 800aaec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aaee:	81a3      	strhlt	r3, [r4, #12]
 800aaf0:	bd10      	pop	{r4, pc}

0800aaf2 <__swrite>:
 800aaf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaf6:	461f      	mov	r7, r3
 800aaf8:	898b      	ldrh	r3, [r1, #12]
 800aafa:	05db      	lsls	r3, r3, #23
 800aafc:	4605      	mov	r5, r0
 800aafe:	460c      	mov	r4, r1
 800ab00:	4616      	mov	r6, r2
 800ab02:	d505      	bpl.n	800ab10 <__swrite+0x1e>
 800ab04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab08:	2302      	movs	r3, #2
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f000 f8d4 	bl	800acb8 <_lseek_r>
 800ab10:	89a3      	ldrh	r3, [r4, #12]
 800ab12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab1a:	81a3      	strh	r3, [r4, #12]
 800ab1c:	4632      	mov	r2, r6
 800ab1e:	463b      	mov	r3, r7
 800ab20:	4628      	mov	r0, r5
 800ab22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab26:	f000 b8eb 	b.w	800ad00 <_write_r>

0800ab2a <__sseek>:
 800ab2a:	b510      	push	{r4, lr}
 800ab2c:	460c      	mov	r4, r1
 800ab2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab32:	f000 f8c1 	bl	800acb8 <_lseek_r>
 800ab36:	1c43      	adds	r3, r0, #1
 800ab38:	89a3      	ldrh	r3, [r4, #12]
 800ab3a:	bf15      	itete	ne
 800ab3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab46:	81a3      	strheq	r3, [r4, #12]
 800ab48:	bf18      	it	ne
 800ab4a:	81a3      	strhne	r3, [r4, #12]
 800ab4c:	bd10      	pop	{r4, pc}

0800ab4e <__sclose>:
 800ab4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab52:	f000 b8a1 	b.w	800ac98 <_close_r>

0800ab56 <__swbuf_r>:
 800ab56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab58:	460e      	mov	r6, r1
 800ab5a:	4614      	mov	r4, r2
 800ab5c:	4605      	mov	r5, r0
 800ab5e:	b118      	cbz	r0, 800ab68 <__swbuf_r+0x12>
 800ab60:	6a03      	ldr	r3, [r0, #32]
 800ab62:	b90b      	cbnz	r3, 800ab68 <__swbuf_r+0x12>
 800ab64:	f7ff ff06 	bl	800a974 <__sinit>
 800ab68:	69a3      	ldr	r3, [r4, #24]
 800ab6a:	60a3      	str	r3, [r4, #8]
 800ab6c:	89a3      	ldrh	r3, [r4, #12]
 800ab6e:	071a      	lsls	r2, r3, #28
 800ab70:	d501      	bpl.n	800ab76 <__swbuf_r+0x20>
 800ab72:	6923      	ldr	r3, [r4, #16]
 800ab74:	b943      	cbnz	r3, 800ab88 <__swbuf_r+0x32>
 800ab76:	4621      	mov	r1, r4
 800ab78:	4628      	mov	r0, r5
 800ab7a:	f000 f82b 	bl	800abd4 <__swsetup_r>
 800ab7e:	b118      	cbz	r0, 800ab88 <__swbuf_r+0x32>
 800ab80:	f04f 37ff 	mov.w	r7, #4294967295
 800ab84:	4638      	mov	r0, r7
 800ab86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab88:	6823      	ldr	r3, [r4, #0]
 800ab8a:	6922      	ldr	r2, [r4, #16]
 800ab8c:	1a98      	subs	r0, r3, r2
 800ab8e:	6963      	ldr	r3, [r4, #20]
 800ab90:	b2f6      	uxtb	r6, r6
 800ab92:	4283      	cmp	r3, r0
 800ab94:	4637      	mov	r7, r6
 800ab96:	dc05      	bgt.n	800aba4 <__swbuf_r+0x4e>
 800ab98:	4621      	mov	r1, r4
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	f7ff fe22 	bl	800a7e4 <_fflush_r>
 800aba0:	2800      	cmp	r0, #0
 800aba2:	d1ed      	bne.n	800ab80 <__swbuf_r+0x2a>
 800aba4:	68a3      	ldr	r3, [r4, #8]
 800aba6:	3b01      	subs	r3, #1
 800aba8:	60a3      	str	r3, [r4, #8]
 800abaa:	6823      	ldr	r3, [r4, #0]
 800abac:	1c5a      	adds	r2, r3, #1
 800abae:	6022      	str	r2, [r4, #0]
 800abb0:	701e      	strb	r6, [r3, #0]
 800abb2:	6962      	ldr	r2, [r4, #20]
 800abb4:	1c43      	adds	r3, r0, #1
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d004      	beq.n	800abc4 <__swbuf_r+0x6e>
 800abba:	89a3      	ldrh	r3, [r4, #12]
 800abbc:	07db      	lsls	r3, r3, #31
 800abbe:	d5e1      	bpl.n	800ab84 <__swbuf_r+0x2e>
 800abc0:	2e0a      	cmp	r6, #10
 800abc2:	d1df      	bne.n	800ab84 <__swbuf_r+0x2e>
 800abc4:	4621      	mov	r1, r4
 800abc6:	4628      	mov	r0, r5
 800abc8:	f7ff fe0c 	bl	800a7e4 <_fflush_r>
 800abcc:	2800      	cmp	r0, #0
 800abce:	d0d9      	beq.n	800ab84 <__swbuf_r+0x2e>
 800abd0:	e7d6      	b.n	800ab80 <__swbuf_r+0x2a>
	...

0800abd4 <__swsetup_r>:
 800abd4:	b538      	push	{r3, r4, r5, lr}
 800abd6:	4b29      	ldr	r3, [pc, #164]	@ (800ac7c <__swsetup_r+0xa8>)
 800abd8:	4605      	mov	r5, r0
 800abda:	6818      	ldr	r0, [r3, #0]
 800abdc:	460c      	mov	r4, r1
 800abde:	b118      	cbz	r0, 800abe8 <__swsetup_r+0x14>
 800abe0:	6a03      	ldr	r3, [r0, #32]
 800abe2:	b90b      	cbnz	r3, 800abe8 <__swsetup_r+0x14>
 800abe4:	f7ff fec6 	bl	800a974 <__sinit>
 800abe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abec:	0719      	lsls	r1, r3, #28
 800abee:	d422      	bmi.n	800ac36 <__swsetup_r+0x62>
 800abf0:	06da      	lsls	r2, r3, #27
 800abf2:	d407      	bmi.n	800ac04 <__swsetup_r+0x30>
 800abf4:	2209      	movs	r2, #9
 800abf6:	602a      	str	r2, [r5, #0]
 800abf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abfc:	81a3      	strh	r3, [r4, #12]
 800abfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ac02:	e033      	b.n	800ac6c <__swsetup_r+0x98>
 800ac04:	0758      	lsls	r0, r3, #29
 800ac06:	d512      	bpl.n	800ac2e <__swsetup_r+0x5a>
 800ac08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac0a:	b141      	cbz	r1, 800ac1e <__swsetup_r+0x4a>
 800ac0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac10:	4299      	cmp	r1, r3
 800ac12:	d002      	beq.n	800ac1a <__swsetup_r+0x46>
 800ac14:	4628      	mov	r0, r5
 800ac16:	f000 ff1b 	bl	800ba50 <_free_r>
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac1e:	89a3      	ldrh	r3, [r4, #12]
 800ac20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac24:	81a3      	strh	r3, [r4, #12]
 800ac26:	2300      	movs	r3, #0
 800ac28:	6063      	str	r3, [r4, #4]
 800ac2a:	6923      	ldr	r3, [r4, #16]
 800ac2c:	6023      	str	r3, [r4, #0]
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	f043 0308 	orr.w	r3, r3, #8
 800ac34:	81a3      	strh	r3, [r4, #12]
 800ac36:	6923      	ldr	r3, [r4, #16]
 800ac38:	b94b      	cbnz	r3, 800ac4e <__swsetup_r+0x7a>
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac44:	d003      	beq.n	800ac4e <__swsetup_r+0x7a>
 800ac46:	4621      	mov	r1, r4
 800ac48:	4628      	mov	r0, r5
 800ac4a:	f001 fce3 	bl	800c614 <__smakebuf_r>
 800ac4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac52:	f013 0201 	ands.w	r2, r3, #1
 800ac56:	d00a      	beq.n	800ac6e <__swsetup_r+0x9a>
 800ac58:	2200      	movs	r2, #0
 800ac5a:	60a2      	str	r2, [r4, #8]
 800ac5c:	6962      	ldr	r2, [r4, #20]
 800ac5e:	4252      	negs	r2, r2
 800ac60:	61a2      	str	r2, [r4, #24]
 800ac62:	6922      	ldr	r2, [r4, #16]
 800ac64:	b942      	cbnz	r2, 800ac78 <__swsetup_r+0xa4>
 800ac66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac6a:	d1c5      	bne.n	800abf8 <__swsetup_r+0x24>
 800ac6c:	bd38      	pop	{r3, r4, r5, pc}
 800ac6e:	0799      	lsls	r1, r3, #30
 800ac70:	bf58      	it	pl
 800ac72:	6962      	ldrpl	r2, [r4, #20]
 800ac74:	60a2      	str	r2, [r4, #8]
 800ac76:	e7f4      	b.n	800ac62 <__swsetup_r+0x8e>
 800ac78:	2000      	movs	r0, #0
 800ac7a:	e7f7      	b.n	800ac6c <__swsetup_r+0x98>
 800ac7c:	20000038 	.word	0x20000038

0800ac80 <memset>:
 800ac80:	4402      	add	r2, r0
 800ac82:	4603      	mov	r3, r0
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d100      	bne.n	800ac8a <memset+0xa>
 800ac88:	4770      	bx	lr
 800ac8a:	f803 1b01 	strb.w	r1, [r3], #1
 800ac8e:	e7f9      	b.n	800ac84 <memset+0x4>

0800ac90 <_localeconv_r>:
 800ac90:	4800      	ldr	r0, [pc, #0]	@ (800ac94 <_localeconv_r+0x4>)
 800ac92:	4770      	bx	lr
 800ac94:	20000178 	.word	0x20000178

0800ac98 <_close_r>:
 800ac98:	b538      	push	{r3, r4, r5, lr}
 800ac9a:	4d06      	ldr	r5, [pc, #24]	@ (800acb4 <_close_r+0x1c>)
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	4604      	mov	r4, r0
 800aca0:	4608      	mov	r0, r1
 800aca2:	602b      	str	r3, [r5, #0]
 800aca4:	f7fa ffbc 	bl	8005c20 <_close>
 800aca8:	1c43      	adds	r3, r0, #1
 800acaa:	d102      	bne.n	800acb2 <_close_r+0x1a>
 800acac:	682b      	ldr	r3, [r5, #0]
 800acae:	b103      	cbz	r3, 800acb2 <_close_r+0x1a>
 800acb0:	6023      	str	r3, [r4, #0]
 800acb2:	bd38      	pop	{r3, r4, r5, pc}
 800acb4:	200081ac 	.word	0x200081ac

0800acb8 <_lseek_r>:
 800acb8:	b538      	push	{r3, r4, r5, lr}
 800acba:	4d07      	ldr	r5, [pc, #28]	@ (800acd8 <_lseek_r+0x20>)
 800acbc:	4604      	mov	r4, r0
 800acbe:	4608      	mov	r0, r1
 800acc0:	4611      	mov	r1, r2
 800acc2:	2200      	movs	r2, #0
 800acc4:	602a      	str	r2, [r5, #0]
 800acc6:	461a      	mov	r2, r3
 800acc8:	f7fa ffd1 	bl	8005c6e <_lseek>
 800accc:	1c43      	adds	r3, r0, #1
 800acce:	d102      	bne.n	800acd6 <_lseek_r+0x1e>
 800acd0:	682b      	ldr	r3, [r5, #0]
 800acd2:	b103      	cbz	r3, 800acd6 <_lseek_r+0x1e>
 800acd4:	6023      	str	r3, [r4, #0]
 800acd6:	bd38      	pop	{r3, r4, r5, pc}
 800acd8:	200081ac 	.word	0x200081ac

0800acdc <_read_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4d07      	ldr	r5, [pc, #28]	@ (800acfc <_read_r+0x20>)
 800ace0:	4604      	mov	r4, r0
 800ace2:	4608      	mov	r0, r1
 800ace4:	4611      	mov	r1, r2
 800ace6:	2200      	movs	r2, #0
 800ace8:	602a      	str	r2, [r5, #0]
 800acea:	461a      	mov	r2, r3
 800acec:	f7fa ff7b 	bl	8005be6 <_read>
 800acf0:	1c43      	adds	r3, r0, #1
 800acf2:	d102      	bne.n	800acfa <_read_r+0x1e>
 800acf4:	682b      	ldr	r3, [r5, #0]
 800acf6:	b103      	cbz	r3, 800acfa <_read_r+0x1e>
 800acf8:	6023      	str	r3, [r4, #0]
 800acfa:	bd38      	pop	{r3, r4, r5, pc}
 800acfc:	200081ac 	.word	0x200081ac

0800ad00 <_write_r>:
 800ad00:	b538      	push	{r3, r4, r5, lr}
 800ad02:	4d07      	ldr	r5, [pc, #28]	@ (800ad20 <_write_r+0x20>)
 800ad04:	4604      	mov	r4, r0
 800ad06:	4608      	mov	r0, r1
 800ad08:	4611      	mov	r1, r2
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	602a      	str	r2, [r5, #0]
 800ad0e:	461a      	mov	r2, r3
 800ad10:	f7f7 ff82 	bl	8002c18 <_write>
 800ad14:	1c43      	adds	r3, r0, #1
 800ad16:	d102      	bne.n	800ad1e <_write_r+0x1e>
 800ad18:	682b      	ldr	r3, [r5, #0]
 800ad1a:	b103      	cbz	r3, 800ad1e <_write_r+0x1e>
 800ad1c:	6023      	str	r3, [r4, #0]
 800ad1e:	bd38      	pop	{r3, r4, r5, pc}
 800ad20:	200081ac 	.word	0x200081ac

0800ad24 <__errno>:
 800ad24:	4b01      	ldr	r3, [pc, #4]	@ (800ad2c <__errno+0x8>)
 800ad26:	6818      	ldr	r0, [r3, #0]
 800ad28:	4770      	bx	lr
 800ad2a:	bf00      	nop
 800ad2c:	20000038 	.word	0x20000038

0800ad30 <__libc_init_array>:
 800ad30:	b570      	push	{r4, r5, r6, lr}
 800ad32:	4d0d      	ldr	r5, [pc, #52]	@ (800ad68 <__libc_init_array+0x38>)
 800ad34:	4c0d      	ldr	r4, [pc, #52]	@ (800ad6c <__libc_init_array+0x3c>)
 800ad36:	1b64      	subs	r4, r4, r5
 800ad38:	10a4      	asrs	r4, r4, #2
 800ad3a:	2600      	movs	r6, #0
 800ad3c:	42a6      	cmp	r6, r4
 800ad3e:	d109      	bne.n	800ad54 <__libc_init_array+0x24>
 800ad40:	4d0b      	ldr	r5, [pc, #44]	@ (800ad70 <__libc_init_array+0x40>)
 800ad42:	4c0c      	ldr	r4, [pc, #48]	@ (800ad74 <__libc_init_array+0x44>)
 800ad44:	f001 fdb8 	bl	800c8b8 <_init>
 800ad48:	1b64      	subs	r4, r4, r5
 800ad4a:	10a4      	asrs	r4, r4, #2
 800ad4c:	2600      	movs	r6, #0
 800ad4e:	42a6      	cmp	r6, r4
 800ad50:	d105      	bne.n	800ad5e <__libc_init_array+0x2e>
 800ad52:	bd70      	pop	{r4, r5, r6, pc}
 800ad54:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad58:	4798      	blx	r3
 800ad5a:	3601      	adds	r6, #1
 800ad5c:	e7ee      	b.n	800ad3c <__libc_init_array+0xc>
 800ad5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad62:	4798      	blx	r3
 800ad64:	3601      	adds	r6, #1
 800ad66:	e7f2      	b.n	800ad4e <__libc_init_array+0x1e>
 800ad68:	08011674 	.word	0x08011674
 800ad6c:	08011674 	.word	0x08011674
 800ad70:	08011674 	.word	0x08011674
 800ad74:	08011678 	.word	0x08011678

0800ad78 <__retarget_lock_init_recursive>:
 800ad78:	4770      	bx	lr

0800ad7a <__retarget_lock_acquire_recursive>:
 800ad7a:	4770      	bx	lr

0800ad7c <__retarget_lock_release_recursive>:
 800ad7c:	4770      	bx	lr

0800ad7e <memcpy>:
 800ad7e:	440a      	add	r2, r1
 800ad80:	4291      	cmp	r1, r2
 800ad82:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad86:	d100      	bne.n	800ad8a <memcpy+0xc>
 800ad88:	4770      	bx	lr
 800ad8a:	b510      	push	{r4, lr}
 800ad8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad94:	4291      	cmp	r1, r2
 800ad96:	d1f9      	bne.n	800ad8c <memcpy+0xe>
 800ad98:	bd10      	pop	{r4, pc}

0800ad9a <quorem>:
 800ad9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad9e:	6903      	ldr	r3, [r0, #16]
 800ada0:	690c      	ldr	r4, [r1, #16]
 800ada2:	42a3      	cmp	r3, r4
 800ada4:	4607      	mov	r7, r0
 800ada6:	db7e      	blt.n	800aea6 <quorem+0x10c>
 800ada8:	3c01      	subs	r4, #1
 800adaa:	f101 0814 	add.w	r8, r1, #20
 800adae:	00a3      	lsls	r3, r4, #2
 800adb0:	f100 0514 	add.w	r5, r0, #20
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adba:	9301      	str	r3, [sp, #4]
 800adbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adc4:	3301      	adds	r3, #1
 800adc6:	429a      	cmp	r2, r3
 800adc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800adcc:	fbb2 f6f3 	udiv	r6, r2, r3
 800add0:	d32e      	bcc.n	800ae30 <quorem+0x96>
 800add2:	f04f 0a00 	mov.w	sl, #0
 800add6:	46c4      	mov	ip, r8
 800add8:	46ae      	mov	lr, r5
 800adda:	46d3      	mov	fp, sl
 800addc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ade0:	b298      	uxth	r0, r3
 800ade2:	fb06 a000 	mla	r0, r6, r0, sl
 800ade6:	0c02      	lsrs	r2, r0, #16
 800ade8:	0c1b      	lsrs	r3, r3, #16
 800adea:	fb06 2303 	mla	r3, r6, r3, r2
 800adee:	f8de 2000 	ldr.w	r2, [lr]
 800adf2:	b280      	uxth	r0, r0
 800adf4:	b292      	uxth	r2, r2
 800adf6:	1a12      	subs	r2, r2, r0
 800adf8:	445a      	add	r2, fp
 800adfa:	f8de 0000 	ldr.w	r0, [lr]
 800adfe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae02:	b29b      	uxth	r3, r3
 800ae04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae0c:	b292      	uxth	r2, r2
 800ae0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae12:	45e1      	cmp	r9, ip
 800ae14:	f84e 2b04 	str.w	r2, [lr], #4
 800ae18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae1c:	d2de      	bcs.n	800addc <quorem+0x42>
 800ae1e:	9b00      	ldr	r3, [sp, #0]
 800ae20:	58eb      	ldr	r3, [r5, r3]
 800ae22:	b92b      	cbnz	r3, 800ae30 <quorem+0x96>
 800ae24:	9b01      	ldr	r3, [sp, #4]
 800ae26:	3b04      	subs	r3, #4
 800ae28:	429d      	cmp	r5, r3
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	d32f      	bcc.n	800ae8e <quorem+0xf4>
 800ae2e:	613c      	str	r4, [r7, #16]
 800ae30:	4638      	mov	r0, r7
 800ae32:	f001 f97f 	bl	800c134 <__mcmp>
 800ae36:	2800      	cmp	r0, #0
 800ae38:	db25      	blt.n	800ae86 <quorem+0xec>
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	2000      	movs	r0, #0
 800ae3e:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae42:	f8d1 c000 	ldr.w	ip, [r1]
 800ae46:	fa1f fe82 	uxth.w	lr, r2
 800ae4a:	fa1f f38c 	uxth.w	r3, ip
 800ae4e:	eba3 030e 	sub.w	r3, r3, lr
 800ae52:	4403      	add	r3, r0
 800ae54:	0c12      	lsrs	r2, r2, #16
 800ae56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae64:	45c1      	cmp	r9, r8
 800ae66:	f841 3b04 	str.w	r3, [r1], #4
 800ae6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae6e:	d2e6      	bcs.n	800ae3e <quorem+0xa4>
 800ae70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae78:	b922      	cbnz	r2, 800ae84 <quorem+0xea>
 800ae7a:	3b04      	subs	r3, #4
 800ae7c:	429d      	cmp	r5, r3
 800ae7e:	461a      	mov	r2, r3
 800ae80:	d30b      	bcc.n	800ae9a <quorem+0x100>
 800ae82:	613c      	str	r4, [r7, #16]
 800ae84:	3601      	adds	r6, #1
 800ae86:	4630      	mov	r0, r6
 800ae88:	b003      	add	sp, #12
 800ae8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae8e:	6812      	ldr	r2, [r2, #0]
 800ae90:	3b04      	subs	r3, #4
 800ae92:	2a00      	cmp	r2, #0
 800ae94:	d1cb      	bne.n	800ae2e <quorem+0x94>
 800ae96:	3c01      	subs	r4, #1
 800ae98:	e7c6      	b.n	800ae28 <quorem+0x8e>
 800ae9a:	6812      	ldr	r2, [r2, #0]
 800ae9c:	3b04      	subs	r3, #4
 800ae9e:	2a00      	cmp	r2, #0
 800aea0:	d1ef      	bne.n	800ae82 <quorem+0xe8>
 800aea2:	3c01      	subs	r4, #1
 800aea4:	e7ea      	b.n	800ae7c <quorem+0xe2>
 800aea6:	2000      	movs	r0, #0
 800aea8:	e7ee      	b.n	800ae88 <quorem+0xee>
 800aeaa:	0000      	movs	r0, r0
 800aeac:	0000      	movs	r0, r0
	...

0800aeb0 <_dtoa_r>:
 800aeb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb4:	69c7      	ldr	r7, [r0, #28]
 800aeb6:	b097      	sub	sp, #92	@ 0x5c
 800aeb8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800aebc:	ec55 4b10 	vmov	r4, r5, d0
 800aec0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800aec2:	9107      	str	r1, [sp, #28]
 800aec4:	4681      	mov	r9, r0
 800aec6:	920c      	str	r2, [sp, #48]	@ 0x30
 800aec8:	9311      	str	r3, [sp, #68]	@ 0x44
 800aeca:	b97f      	cbnz	r7, 800aeec <_dtoa_r+0x3c>
 800aecc:	2010      	movs	r0, #16
 800aece:	f000 fe09 	bl	800bae4 <malloc>
 800aed2:	4602      	mov	r2, r0
 800aed4:	f8c9 001c 	str.w	r0, [r9, #28]
 800aed8:	b920      	cbnz	r0, 800aee4 <_dtoa_r+0x34>
 800aeda:	4ba9      	ldr	r3, [pc, #676]	@ (800b180 <_dtoa_r+0x2d0>)
 800aedc:	21ef      	movs	r1, #239	@ 0xef
 800aede:	48a9      	ldr	r0, [pc, #676]	@ (800b184 <_dtoa_r+0x2d4>)
 800aee0:	f001 fc3a 	bl	800c758 <__assert_func>
 800aee4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aee8:	6007      	str	r7, [r0, #0]
 800aeea:	60c7      	str	r7, [r0, #12]
 800aeec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aef0:	6819      	ldr	r1, [r3, #0]
 800aef2:	b159      	cbz	r1, 800af0c <_dtoa_r+0x5c>
 800aef4:	685a      	ldr	r2, [r3, #4]
 800aef6:	604a      	str	r2, [r1, #4]
 800aef8:	2301      	movs	r3, #1
 800aefa:	4093      	lsls	r3, r2
 800aefc:	608b      	str	r3, [r1, #8]
 800aefe:	4648      	mov	r0, r9
 800af00:	f000 fee6 	bl	800bcd0 <_Bfree>
 800af04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800af08:	2200      	movs	r2, #0
 800af0a:	601a      	str	r2, [r3, #0]
 800af0c:	1e2b      	subs	r3, r5, #0
 800af0e:	bfb9      	ittee	lt
 800af10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af14:	9305      	strlt	r3, [sp, #20]
 800af16:	2300      	movge	r3, #0
 800af18:	6033      	strge	r3, [r6, #0]
 800af1a:	9f05      	ldr	r7, [sp, #20]
 800af1c:	4b9a      	ldr	r3, [pc, #616]	@ (800b188 <_dtoa_r+0x2d8>)
 800af1e:	bfbc      	itt	lt
 800af20:	2201      	movlt	r2, #1
 800af22:	6032      	strlt	r2, [r6, #0]
 800af24:	43bb      	bics	r3, r7
 800af26:	d112      	bne.n	800af4e <_dtoa_r+0x9e>
 800af28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af2e:	6013      	str	r3, [r2, #0]
 800af30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af34:	4323      	orrs	r3, r4
 800af36:	f000 855a 	beq.w	800b9ee <_dtoa_r+0xb3e>
 800af3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b19c <_dtoa_r+0x2ec>
 800af40:	2b00      	cmp	r3, #0
 800af42:	f000 855c 	beq.w	800b9fe <_dtoa_r+0xb4e>
 800af46:	f10a 0303 	add.w	r3, sl, #3
 800af4a:	f000 bd56 	b.w	800b9fa <_dtoa_r+0xb4a>
 800af4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800af52:	2200      	movs	r2, #0
 800af54:	ec51 0b17 	vmov	r0, r1, d7
 800af58:	2300      	movs	r3, #0
 800af5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800af5e:	f7f5 fdbb 	bl	8000ad8 <__aeabi_dcmpeq>
 800af62:	4680      	mov	r8, r0
 800af64:	b158      	cbz	r0, 800af7e <_dtoa_r+0xce>
 800af66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af68:	2301      	movs	r3, #1
 800af6a:	6013      	str	r3, [r2, #0]
 800af6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af6e:	b113      	cbz	r3, 800af76 <_dtoa_r+0xc6>
 800af70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800af72:	4b86      	ldr	r3, [pc, #536]	@ (800b18c <_dtoa_r+0x2dc>)
 800af74:	6013      	str	r3, [r2, #0]
 800af76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b1a0 <_dtoa_r+0x2f0>
 800af7a:	f000 bd40 	b.w	800b9fe <_dtoa_r+0xb4e>
 800af7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800af82:	aa14      	add	r2, sp, #80	@ 0x50
 800af84:	a915      	add	r1, sp, #84	@ 0x54
 800af86:	4648      	mov	r0, r9
 800af88:	f001 f984 	bl	800c294 <__d2b>
 800af8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800af90:	9002      	str	r0, [sp, #8]
 800af92:	2e00      	cmp	r6, #0
 800af94:	d078      	beq.n	800b088 <_dtoa_r+0x1d8>
 800af96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800af9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afa0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800afa4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800afa8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800afac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800afb0:	4619      	mov	r1, r3
 800afb2:	2200      	movs	r2, #0
 800afb4:	4b76      	ldr	r3, [pc, #472]	@ (800b190 <_dtoa_r+0x2e0>)
 800afb6:	f7f5 f96f 	bl	8000298 <__aeabi_dsub>
 800afba:	a36b      	add	r3, pc, #428	@ (adr r3, 800b168 <_dtoa_r+0x2b8>)
 800afbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc0:	f7f5 fb22 	bl	8000608 <__aeabi_dmul>
 800afc4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b170 <_dtoa_r+0x2c0>)
 800afc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afca:	f7f5 f967 	bl	800029c <__adddf3>
 800afce:	4604      	mov	r4, r0
 800afd0:	4630      	mov	r0, r6
 800afd2:	460d      	mov	r5, r1
 800afd4:	f7f5 faae 	bl	8000534 <__aeabi_i2d>
 800afd8:	a367      	add	r3, pc, #412	@ (adr r3, 800b178 <_dtoa_r+0x2c8>)
 800afda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afde:	f7f5 fb13 	bl	8000608 <__aeabi_dmul>
 800afe2:	4602      	mov	r2, r0
 800afe4:	460b      	mov	r3, r1
 800afe6:	4620      	mov	r0, r4
 800afe8:	4629      	mov	r1, r5
 800afea:	f7f5 f957 	bl	800029c <__adddf3>
 800afee:	4604      	mov	r4, r0
 800aff0:	460d      	mov	r5, r1
 800aff2:	f7f5 fdb9 	bl	8000b68 <__aeabi_d2iz>
 800aff6:	2200      	movs	r2, #0
 800aff8:	4607      	mov	r7, r0
 800affa:	2300      	movs	r3, #0
 800affc:	4620      	mov	r0, r4
 800affe:	4629      	mov	r1, r5
 800b000:	f7f5 fd74 	bl	8000aec <__aeabi_dcmplt>
 800b004:	b140      	cbz	r0, 800b018 <_dtoa_r+0x168>
 800b006:	4638      	mov	r0, r7
 800b008:	f7f5 fa94 	bl	8000534 <__aeabi_i2d>
 800b00c:	4622      	mov	r2, r4
 800b00e:	462b      	mov	r3, r5
 800b010:	f7f5 fd62 	bl	8000ad8 <__aeabi_dcmpeq>
 800b014:	b900      	cbnz	r0, 800b018 <_dtoa_r+0x168>
 800b016:	3f01      	subs	r7, #1
 800b018:	2f16      	cmp	r7, #22
 800b01a:	d852      	bhi.n	800b0c2 <_dtoa_r+0x212>
 800b01c:	4b5d      	ldr	r3, [pc, #372]	@ (800b194 <_dtoa_r+0x2e4>)
 800b01e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b026:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b02a:	f7f5 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800b02e:	2800      	cmp	r0, #0
 800b030:	d049      	beq.n	800b0c6 <_dtoa_r+0x216>
 800b032:	3f01      	subs	r7, #1
 800b034:	2300      	movs	r3, #0
 800b036:	9310      	str	r3, [sp, #64]	@ 0x40
 800b038:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b03a:	1b9b      	subs	r3, r3, r6
 800b03c:	1e5a      	subs	r2, r3, #1
 800b03e:	bf45      	ittet	mi
 800b040:	f1c3 0301 	rsbmi	r3, r3, #1
 800b044:	9300      	strmi	r3, [sp, #0]
 800b046:	2300      	movpl	r3, #0
 800b048:	2300      	movmi	r3, #0
 800b04a:	9206      	str	r2, [sp, #24]
 800b04c:	bf54      	ite	pl
 800b04e:	9300      	strpl	r3, [sp, #0]
 800b050:	9306      	strmi	r3, [sp, #24]
 800b052:	2f00      	cmp	r7, #0
 800b054:	db39      	blt.n	800b0ca <_dtoa_r+0x21a>
 800b056:	9b06      	ldr	r3, [sp, #24]
 800b058:	970d      	str	r7, [sp, #52]	@ 0x34
 800b05a:	443b      	add	r3, r7
 800b05c:	9306      	str	r3, [sp, #24]
 800b05e:	2300      	movs	r3, #0
 800b060:	9308      	str	r3, [sp, #32]
 800b062:	9b07      	ldr	r3, [sp, #28]
 800b064:	2b09      	cmp	r3, #9
 800b066:	d863      	bhi.n	800b130 <_dtoa_r+0x280>
 800b068:	2b05      	cmp	r3, #5
 800b06a:	bfc4      	itt	gt
 800b06c:	3b04      	subgt	r3, #4
 800b06e:	9307      	strgt	r3, [sp, #28]
 800b070:	9b07      	ldr	r3, [sp, #28]
 800b072:	f1a3 0302 	sub.w	r3, r3, #2
 800b076:	bfcc      	ite	gt
 800b078:	2400      	movgt	r4, #0
 800b07a:	2401      	movle	r4, #1
 800b07c:	2b03      	cmp	r3, #3
 800b07e:	d863      	bhi.n	800b148 <_dtoa_r+0x298>
 800b080:	e8df f003 	tbb	[pc, r3]
 800b084:	2b375452 	.word	0x2b375452
 800b088:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b08c:	441e      	add	r6, r3
 800b08e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b092:	2b20      	cmp	r3, #32
 800b094:	bfc1      	itttt	gt
 800b096:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b09a:	409f      	lslgt	r7, r3
 800b09c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b0a4:	bfd6      	itet	le
 800b0a6:	f1c3 0320 	rsble	r3, r3, #32
 800b0aa:	ea47 0003 	orrgt.w	r0, r7, r3
 800b0ae:	fa04 f003 	lslle.w	r0, r4, r3
 800b0b2:	f7f5 fa2f 	bl	8000514 <__aeabi_ui2d>
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b0bc:	3e01      	subs	r6, #1
 800b0be:	9212      	str	r2, [sp, #72]	@ 0x48
 800b0c0:	e776      	b.n	800afb0 <_dtoa_r+0x100>
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	e7b7      	b.n	800b036 <_dtoa_r+0x186>
 800b0c6:	9010      	str	r0, [sp, #64]	@ 0x40
 800b0c8:	e7b6      	b.n	800b038 <_dtoa_r+0x188>
 800b0ca:	9b00      	ldr	r3, [sp, #0]
 800b0cc:	1bdb      	subs	r3, r3, r7
 800b0ce:	9300      	str	r3, [sp, #0]
 800b0d0:	427b      	negs	r3, r7
 800b0d2:	9308      	str	r3, [sp, #32]
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b0d8:	e7c3      	b.n	800b062 <_dtoa_r+0x1b2>
 800b0da:	2301      	movs	r3, #1
 800b0dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b0e0:	eb07 0b03 	add.w	fp, r7, r3
 800b0e4:	f10b 0301 	add.w	r3, fp, #1
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	9303      	str	r3, [sp, #12]
 800b0ec:	bfb8      	it	lt
 800b0ee:	2301      	movlt	r3, #1
 800b0f0:	e006      	b.n	800b100 <_dtoa_r+0x250>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	dd28      	ble.n	800b14e <_dtoa_r+0x29e>
 800b0fc:	469b      	mov	fp, r3
 800b0fe:	9303      	str	r3, [sp, #12]
 800b100:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b104:	2100      	movs	r1, #0
 800b106:	2204      	movs	r2, #4
 800b108:	f102 0514 	add.w	r5, r2, #20
 800b10c:	429d      	cmp	r5, r3
 800b10e:	d926      	bls.n	800b15e <_dtoa_r+0x2ae>
 800b110:	6041      	str	r1, [r0, #4]
 800b112:	4648      	mov	r0, r9
 800b114:	f000 fd9c 	bl	800bc50 <_Balloc>
 800b118:	4682      	mov	sl, r0
 800b11a:	2800      	cmp	r0, #0
 800b11c:	d142      	bne.n	800b1a4 <_dtoa_r+0x2f4>
 800b11e:	4b1e      	ldr	r3, [pc, #120]	@ (800b198 <_dtoa_r+0x2e8>)
 800b120:	4602      	mov	r2, r0
 800b122:	f240 11af 	movw	r1, #431	@ 0x1af
 800b126:	e6da      	b.n	800aede <_dtoa_r+0x2e>
 800b128:	2300      	movs	r3, #0
 800b12a:	e7e3      	b.n	800b0f4 <_dtoa_r+0x244>
 800b12c:	2300      	movs	r3, #0
 800b12e:	e7d5      	b.n	800b0dc <_dtoa_r+0x22c>
 800b130:	2401      	movs	r4, #1
 800b132:	2300      	movs	r3, #0
 800b134:	9307      	str	r3, [sp, #28]
 800b136:	9409      	str	r4, [sp, #36]	@ 0x24
 800b138:	f04f 3bff 	mov.w	fp, #4294967295
 800b13c:	2200      	movs	r2, #0
 800b13e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b142:	2312      	movs	r3, #18
 800b144:	920c      	str	r2, [sp, #48]	@ 0x30
 800b146:	e7db      	b.n	800b100 <_dtoa_r+0x250>
 800b148:	2301      	movs	r3, #1
 800b14a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b14c:	e7f4      	b.n	800b138 <_dtoa_r+0x288>
 800b14e:	f04f 0b01 	mov.w	fp, #1
 800b152:	f8cd b00c 	str.w	fp, [sp, #12]
 800b156:	465b      	mov	r3, fp
 800b158:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b15c:	e7d0      	b.n	800b100 <_dtoa_r+0x250>
 800b15e:	3101      	adds	r1, #1
 800b160:	0052      	lsls	r2, r2, #1
 800b162:	e7d1      	b.n	800b108 <_dtoa_r+0x258>
 800b164:	f3af 8000 	nop.w
 800b168:	636f4361 	.word	0x636f4361
 800b16c:	3fd287a7 	.word	0x3fd287a7
 800b170:	8b60c8b3 	.word	0x8b60c8b3
 800b174:	3fc68a28 	.word	0x3fc68a28
 800b178:	509f79fb 	.word	0x509f79fb
 800b17c:	3fd34413 	.word	0x3fd34413
 800b180:	08011335 	.word	0x08011335
 800b184:	0801134c 	.word	0x0801134c
 800b188:	7ff00000 	.word	0x7ff00000
 800b18c:	08011305 	.word	0x08011305
 800b190:	3ff80000 	.word	0x3ff80000
 800b194:	080114a0 	.word	0x080114a0
 800b198:	080113a4 	.word	0x080113a4
 800b19c:	08011331 	.word	0x08011331
 800b1a0:	08011304 	.word	0x08011304
 800b1a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1a8:	6018      	str	r0, [r3, #0]
 800b1aa:	9b03      	ldr	r3, [sp, #12]
 800b1ac:	2b0e      	cmp	r3, #14
 800b1ae:	f200 80a1 	bhi.w	800b2f4 <_dtoa_r+0x444>
 800b1b2:	2c00      	cmp	r4, #0
 800b1b4:	f000 809e 	beq.w	800b2f4 <_dtoa_r+0x444>
 800b1b8:	2f00      	cmp	r7, #0
 800b1ba:	dd33      	ble.n	800b224 <_dtoa_r+0x374>
 800b1bc:	4b9c      	ldr	r3, [pc, #624]	@ (800b430 <_dtoa_r+0x580>)
 800b1be:	f007 020f 	and.w	r2, r7, #15
 800b1c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1c6:	ed93 7b00 	vldr	d7, [r3]
 800b1ca:	05f8      	lsls	r0, r7, #23
 800b1cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b1d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b1d4:	d516      	bpl.n	800b204 <_dtoa_r+0x354>
 800b1d6:	4b97      	ldr	r3, [pc, #604]	@ (800b434 <_dtoa_r+0x584>)
 800b1d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b1dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1e0:	f7f5 fb3c 	bl	800085c <__aeabi_ddiv>
 800b1e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1e8:	f004 040f 	and.w	r4, r4, #15
 800b1ec:	2603      	movs	r6, #3
 800b1ee:	4d91      	ldr	r5, [pc, #580]	@ (800b434 <_dtoa_r+0x584>)
 800b1f0:	b954      	cbnz	r4, 800b208 <_dtoa_r+0x358>
 800b1f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b1f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1fa:	f7f5 fb2f 	bl	800085c <__aeabi_ddiv>
 800b1fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b202:	e028      	b.n	800b256 <_dtoa_r+0x3a6>
 800b204:	2602      	movs	r6, #2
 800b206:	e7f2      	b.n	800b1ee <_dtoa_r+0x33e>
 800b208:	07e1      	lsls	r1, r4, #31
 800b20a:	d508      	bpl.n	800b21e <_dtoa_r+0x36e>
 800b20c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b210:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b214:	f7f5 f9f8 	bl	8000608 <__aeabi_dmul>
 800b218:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b21c:	3601      	adds	r6, #1
 800b21e:	1064      	asrs	r4, r4, #1
 800b220:	3508      	adds	r5, #8
 800b222:	e7e5      	b.n	800b1f0 <_dtoa_r+0x340>
 800b224:	f000 80af 	beq.w	800b386 <_dtoa_r+0x4d6>
 800b228:	427c      	negs	r4, r7
 800b22a:	4b81      	ldr	r3, [pc, #516]	@ (800b430 <_dtoa_r+0x580>)
 800b22c:	4d81      	ldr	r5, [pc, #516]	@ (800b434 <_dtoa_r+0x584>)
 800b22e:	f004 020f 	and.w	r2, r4, #15
 800b232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b23e:	f7f5 f9e3 	bl	8000608 <__aeabi_dmul>
 800b242:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b246:	1124      	asrs	r4, r4, #4
 800b248:	2300      	movs	r3, #0
 800b24a:	2602      	movs	r6, #2
 800b24c:	2c00      	cmp	r4, #0
 800b24e:	f040 808f 	bne.w	800b370 <_dtoa_r+0x4c0>
 800b252:	2b00      	cmp	r3, #0
 800b254:	d1d3      	bne.n	800b1fe <_dtoa_r+0x34e>
 800b256:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b258:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 8094 	beq.w	800b38a <_dtoa_r+0x4da>
 800b262:	4b75      	ldr	r3, [pc, #468]	@ (800b438 <_dtoa_r+0x588>)
 800b264:	2200      	movs	r2, #0
 800b266:	4620      	mov	r0, r4
 800b268:	4629      	mov	r1, r5
 800b26a:	f7f5 fc3f 	bl	8000aec <__aeabi_dcmplt>
 800b26e:	2800      	cmp	r0, #0
 800b270:	f000 808b 	beq.w	800b38a <_dtoa_r+0x4da>
 800b274:	9b03      	ldr	r3, [sp, #12]
 800b276:	2b00      	cmp	r3, #0
 800b278:	f000 8087 	beq.w	800b38a <_dtoa_r+0x4da>
 800b27c:	f1bb 0f00 	cmp.w	fp, #0
 800b280:	dd34      	ble.n	800b2ec <_dtoa_r+0x43c>
 800b282:	4620      	mov	r0, r4
 800b284:	4b6d      	ldr	r3, [pc, #436]	@ (800b43c <_dtoa_r+0x58c>)
 800b286:	2200      	movs	r2, #0
 800b288:	4629      	mov	r1, r5
 800b28a:	f7f5 f9bd 	bl	8000608 <__aeabi_dmul>
 800b28e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b292:	f107 38ff 	add.w	r8, r7, #4294967295
 800b296:	3601      	adds	r6, #1
 800b298:	465c      	mov	r4, fp
 800b29a:	4630      	mov	r0, r6
 800b29c:	f7f5 f94a 	bl	8000534 <__aeabi_i2d>
 800b2a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2a4:	f7f5 f9b0 	bl	8000608 <__aeabi_dmul>
 800b2a8:	4b65      	ldr	r3, [pc, #404]	@ (800b440 <_dtoa_r+0x590>)
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	f7f4 fff6 	bl	800029c <__adddf3>
 800b2b0:	4605      	mov	r5, r0
 800b2b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b2b6:	2c00      	cmp	r4, #0
 800b2b8:	d16a      	bne.n	800b390 <_dtoa_r+0x4e0>
 800b2ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2be:	4b61      	ldr	r3, [pc, #388]	@ (800b444 <_dtoa_r+0x594>)
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	f7f4 ffe9 	bl	8000298 <__aeabi_dsub>
 800b2c6:	4602      	mov	r2, r0
 800b2c8:	460b      	mov	r3, r1
 800b2ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b2ce:	462a      	mov	r2, r5
 800b2d0:	4633      	mov	r3, r6
 800b2d2:	f7f5 fc29 	bl	8000b28 <__aeabi_dcmpgt>
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	f040 8298 	bne.w	800b80c <_dtoa_r+0x95c>
 800b2dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2e0:	462a      	mov	r2, r5
 800b2e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b2e6:	f7f5 fc01 	bl	8000aec <__aeabi_dcmplt>
 800b2ea:	bb38      	cbnz	r0, 800b33c <_dtoa_r+0x48c>
 800b2ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b2f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b2f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	f2c0 8157 	blt.w	800b5aa <_dtoa_r+0x6fa>
 800b2fc:	2f0e      	cmp	r7, #14
 800b2fe:	f300 8154 	bgt.w	800b5aa <_dtoa_r+0x6fa>
 800b302:	4b4b      	ldr	r3, [pc, #300]	@ (800b430 <_dtoa_r+0x580>)
 800b304:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b308:	ed93 7b00 	vldr	d7, [r3]
 800b30c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b30e:	2b00      	cmp	r3, #0
 800b310:	ed8d 7b00 	vstr	d7, [sp]
 800b314:	f280 80e5 	bge.w	800b4e2 <_dtoa_r+0x632>
 800b318:	9b03      	ldr	r3, [sp, #12]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	f300 80e1 	bgt.w	800b4e2 <_dtoa_r+0x632>
 800b320:	d10c      	bne.n	800b33c <_dtoa_r+0x48c>
 800b322:	4b48      	ldr	r3, [pc, #288]	@ (800b444 <_dtoa_r+0x594>)
 800b324:	2200      	movs	r2, #0
 800b326:	ec51 0b17 	vmov	r0, r1, d7
 800b32a:	f7f5 f96d 	bl	8000608 <__aeabi_dmul>
 800b32e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b332:	f7f5 fbef 	bl	8000b14 <__aeabi_dcmpge>
 800b336:	2800      	cmp	r0, #0
 800b338:	f000 8266 	beq.w	800b808 <_dtoa_r+0x958>
 800b33c:	2400      	movs	r4, #0
 800b33e:	4625      	mov	r5, r4
 800b340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b342:	4656      	mov	r6, sl
 800b344:	ea6f 0803 	mvn.w	r8, r3
 800b348:	2700      	movs	r7, #0
 800b34a:	4621      	mov	r1, r4
 800b34c:	4648      	mov	r0, r9
 800b34e:	f000 fcbf 	bl	800bcd0 <_Bfree>
 800b352:	2d00      	cmp	r5, #0
 800b354:	f000 80bd 	beq.w	800b4d2 <_dtoa_r+0x622>
 800b358:	b12f      	cbz	r7, 800b366 <_dtoa_r+0x4b6>
 800b35a:	42af      	cmp	r7, r5
 800b35c:	d003      	beq.n	800b366 <_dtoa_r+0x4b6>
 800b35e:	4639      	mov	r1, r7
 800b360:	4648      	mov	r0, r9
 800b362:	f000 fcb5 	bl	800bcd0 <_Bfree>
 800b366:	4629      	mov	r1, r5
 800b368:	4648      	mov	r0, r9
 800b36a:	f000 fcb1 	bl	800bcd0 <_Bfree>
 800b36e:	e0b0      	b.n	800b4d2 <_dtoa_r+0x622>
 800b370:	07e2      	lsls	r2, r4, #31
 800b372:	d505      	bpl.n	800b380 <_dtoa_r+0x4d0>
 800b374:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b378:	f7f5 f946 	bl	8000608 <__aeabi_dmul>
 800b37c:	3601      	adds	r6, #1
 800b37e:	2301      	movs	r3, #1
 800b380:	1064      	asrs	r4, r4, #1
 800b382:	3508      	adds	r5, #8
 800b384:	e762      	b.n	800b24c <_dtoa_r+0x39c>
 800b386:	2602      	movs	r6, #2
 800b388:	e765      	b.n	800b256 <_dtoa_r+0x3a6>
 800b38a:	9c03      	ldr	r4, [sp, #12]
 800b38c:	46b8      	mov	r8, r7
 800b38e:	e784      	b.n	800b29a <_dtoa_r+0x3ea>
 800b390:	4b27      	ldr	r3, [pc, #156]	@ (800b430 <_dtoa_r+0x580>)
 800b392:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b394:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b398:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b39c:	4454      	add	r4, sl
 800b39e:	2900      	cmp	r1, #0
 800b3a0:	d054      	beq.n	800b44c <_dtoa_r+0x59c>
 800b3a2:	4929      	ldr	r1, [pc, #164]	@ (800b448 <_dtoa_r+0x598>)
 800b3a4:	2000      	movs	r0, #0
 800b3a6:	f7f5 fa59 	bl	800085c <__aeabi_ddiv>
 800b3aa:	4633      	mov	r3, r6
 800b3ac:	462a      	mov	r2, r5
 800b3ae:	f7f4 ff73 	bl	8000298 <__aeabi_dsub>
 800b3b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b3b6:	4656      	mov	r6, sl
 800b3b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3bc:	f7f5 fbd4 	bl	8000b68 <__aeabi_d2iz>
 800b3c0:	4605      	mov	r5, r0
 800b3c2:	f7f5 f8b7 	bl	8000534 <__aeabi_i2d>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3ce:	f7f4 ff63 	bl	8000298 <__aeabi_dsub>
 800b3d2:	3530      	adds	r5, #48	@ 0x30
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3dc:	f806 5b01 	strb.w	r5, [r6], #1
 800b3e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3e4:	f7f5 fb82 	bl	8000aec <__aeabi_dcmplt>
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	d172      	bne.n	800b4d2 <_dtoa_r+0x622>
 800b3ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3f0:	4911      	ldr	r1, [pc, #68]	@ (800b438 <_dtoa_r+0x588>)
 800b3f2:	2000      	movs	r0, #0
 800b3f4:	f7f4 ff50 	bl	8000298 <__aeabi_dsub>
 800b3f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3fc:	f7f5 fb76 	bl	8000aec <__aeabi_dcmplt>
 800b400:	2800      	cmp	r0, #0
 800b402:	f040 80b4 	bne.w	800b56e <_dtoa_r+0x6be>
 800b406:	42a6      	cmp	r6, r4
 800b408:	f43f af70 	beq.w	800b2ec <_dtoa_r+0x43c>
 800b40c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b410:	4b0a      	ldr	r3, [pc, #40]	@ (800b43c <_dtoa_r+0x58c>)
 800b412:	2200      	movs	r2, #0
 800b414:	f7f5 f8f8 	bl	8000608 <__aeabi_dmul>
 800b418:	4b08      	ldr	r3, [pc, #32]	@ (800b43c <_dtoa_r+0x58c>)
 800b41a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b41e:	2200      	movs	r2, #0
 800b420:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b424:	f7f5 f8f0 	bl	8000608 <__aeabi_dmul>
 800b428:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b42c:	e7c4      	b.n	800b3b8 <_dtoa_r+0x508>
 800b42e:	bf00      	nop
 800b430:	080114a0 	.word	0x080114a0
 800b434:	08011478 	.word	0x08011478
 800b438:	3ff00000 	.word	0x3ff00000
 800b43c:	40240000 	.word	0x40240000
 800b440:	401c0000 	.word	0x401c0000
 800b444:	40140000 	.word	0x40140000
 800b448:	3fe00000 	.word	0x3fe00000
 800b44c:	4631      	mov	r1, r6
 800b44e:	4628      	mov	r0, r5
 800b450:	f7f5 f8da 	bl	8000608 <__aeabi_dmul>
 800b454:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b458:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b45a:	4656      	mov	r6, sl
 800b45c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b460:	f7f5 fb82 	bl	8000b68 <__aeabi_d2iz>
 800b464:	4605      	mov	r5, r0
 800b466:	f7f5 f865 	bl	8000534 <__aeabi_i2d>
 800b46a:	4602      	mov	r2, r0
 800b46c:	460b      	mov	r3, r1
 800b46e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b472:	f7f4 ff11 	bl	8000298 <__aeabi_dsub>
 800b476:	3530      	adds	r5, #48	@ 0x30
 800b478:	f806 5b01 	strb.w	r5, [r6], #1
 800b47c:	4602      	mov	r2, r0
 800b47e:	460b      	mov	r3, r1
 800b480:	42a6      	cmp	r6, r4
 800b482:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b486:	f04f 0200 	mov.w	r2, #0
 800b48a:	d124      	bne.n	800b4d6 <_dtoa_r+0x626>
 800b48c:	4baf      	ldr	r3, [pc, #700]	@ (800b74c <_dtoa_r+0x89c>)
 800b48e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b492:	f7f4 ff03 	bl	800029c <__adddf3>
 800b496:	4602      	mov	r2, r0
 800b498:	460b      	mov	r3, r1
 800b49a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b49e:	f7f5 fb43 	bl	8000b28 <__aeabi_dcmpgt>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d163      	bne.n	800b56e <_dtoa_r+0x6be>
 800b4a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4aa:	49a8      	ldr	r1, [pc, #672]	@ (800b74c <_dtoa_r+0x89c>)
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	f7f4 fef3 	bl	8000298 <__aeabi_dsub>
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	460b      	mov	r3, r1
 800b4b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4ba:	f7f5 fb17 	bl	8000aec <__aeabi_dcmplt>
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	f43f af14 	beq.w	800b2ec <_dtoa_r+0x43c>
 800b4c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b4c6:	1e73      	subs	r3, r6, #1
 800b4c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b4ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b4ce:	2b30      	cmp	r3, #48	@ 0x30
 800b4d0:	d0f8      	beq.n	800b4c4 <_dtoa_r+0x614>
 800b4d2:	4647      	mov	r7, r8
 800b4d4:	e03b      	b.n	800b54e <_dtoa_r+0x69e>
 800b4d6:	4b9e      	ldr	r3, [pc, #632]	@ (800b750 <_dtoa_r+0x8a0>)
 800b4d8:	f7f5 f896 	bl	8000608 <__aeabi_dmul>
 800b4dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4e0:	e7bc      	b.n	800b45c <_dtoa_r+0x5ac>
 800b4e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b4e6:	4656      	mov	r6, sl
 800b4e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	4629      	mov	r1, r5
 800b4f0:	f7f5 f9b4 	bl	800085c <__aeabi_ddiv>
 800b4f4:	f7f5 fb38 	bl	8000b68 <__aeabi_d2iz>
 800b4f8:	4680      	mov	r8, r0
 800b4fa:	f7f5 f81b 	bl	8000534 <__aeabi_i2d>
 800b4fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b502:	f7f5 f881 	bl	8000608 <__aeabi_dmul>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	4620      	mov	r0, r4
 800b50c:	4629      	mov	r1, r5
 800b50e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b512:	f7f4 fec1 	bl	8000298 <__aeabi_dsub>
 800b516:	f806 4b01 	strb.w	r4, [r6], #1
 800b51a:	9d03      	ldr	r5, [sp, #12]
 800b51c:	eba6 040a 	sub.w	r4, r6, sl
 800b520:	42a5      	cmp	r5, r4
 800b522:	4602      	mov	r2, r0
 800b524:	460b      	mov	r3, r1
 800b526:	d133      	bne.n	800b590 <_dtoa_r+0x6e0>
 800b528:	f7f4 feb8 	bl	800029c <__adddf3>
 800b52c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b530:	4604      	mov	r4, r0
 800b532:	460d      	mov	r5, r1
 800b534:	f7f5 faf8 	bl	8000b28 <__aeabi_dcmpgt>
 800b538:	b9c0      	cbnz	r0, 800b56c <_dtoa_r+0x6bc>
 800b53a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b53e:	4620      	mov	r0, r4
 800b540:	4629      	mov	r1, r5
 800b542:	f7f5 fac9 	bl	8000ad8 <__aeabi_dcmpeq>
 800b546:	b110      	cbz	r0, 800b54e <_dtoa_r+0x69e>
 800b548:	f018 0f01 	tst.w	r8, #1
 800b54c:	d10e      	bne.n	800b56c <_dtoa_r+0x6bc>
 800b54e:	9902      	ldr	r1, [sp, #8]
 800b550:	4648      	mov	r0, r9
 800b552:	f000 fbbd 	bl	800bcd0 <_Bfree>
 800b556:	2300      	movs	r3, #0
 800b558:	7033      	strb	r3, [r6, #0]
 800b55a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b55c:	3701      	adds	r7, #1
 800b55e:	601f      	str	r7, [r3, #0]
 800b560:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b562:	2b00      	cmp	r3, #0
 800b564:	f000 824b 	beq.w	800b9fe <_dtoa_r+0xb4e>
 800b568:	601e      	str	r6, [r3, #0]
 800b56a:	e248      	b.n	800b9fe <_dtoa_r+0xb4e>
 800b56c:	46b8      	mov	r8, r7
 800b56e:	4633      	mov	r3, r6
 800b570:	461e      	mov	r6, r3
 800b572:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b576:	2a39      	cmp	r2, #57	@ 0x39
 800b578:	d106      	bne.n	800b588 <_dtoa_r+0x6d8>
 800b57a:	459a      	cmp	sl, r3
 800b57c:	d1f8      	bne.n	800b570 <_dtoa_r+0x6c0>
 800b57e:	2230      	movs	r2, #48	@ 0x30
 800b580:	f108 0801 	add.w	r8, r8, #1
 800b584:	f88a 2000 	strb.w	r2, [sl]
 800b588:	781a      	ldrb	r2, [r3, #0]
 800b58a:	3201      	adds	r2, #1
 800b58c:	701a      	strb	r2, [r3, #0]
 800b58e:	e7a0      	b.n	800b4d2 <_dtoa_r+0x622>
 800b590:	4b6f      	ldr	r3, [pc, #444]	@ (800b750 <_dtoa_r+0x8a0>)
 800b592:	2200      	movs	r2, #0
 800b594:	f7f5 f838 	bl	8000608 <__aeabi_dmul>
 800b598:	2200      	movs	r2, #0
 800b59a:	2300      	movs	r3, #0
 800b59c:	4604      	mov	r4, r0
 800b59e:	460d      	mov	r5, r1
 800b5a0:	f7f5 fa9a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d09f      	beq.n	800b4e8 <_dtoa_r+0x638>
 800b5a8:	e7d1      	b.n	800b54e <_dtoa_r+0x69e>
 800b5aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5ac:	2a00      	cmp	r2, #0
 800b5ae:	f000 80ea 	beq.w	800b786 <_dtoa_r+0x8d6>
 800b5b2:	9a07      	ldr	r2, [sp, #28]
 800b5b4:	2a01      	cmp	r2, #1
 800b5b6:	f300 80cd 	bgt.w	800b754 <_dtoa_r+0x8a4>
 800b5ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b5bc:	2a00      	cmp	r2, #0
 800b5be:	f000 80c1 	beq.w	800b744 <_dtoa_r+0x894>
 800b5c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b5c6:	9c08      	ldr	r4, [sp, #32]
 800b5c8:	9e00      	ldr	r6, [sp, #0]
 800b5ca:	9a00      	ldr	r2, [sp, #0]
 800b5cc:	441a      	add	r2, r3
 800b5ce:	9200      	str	r2, [sp, #0]
 800b5d0:	9a06      	ldr	r2, [sp, #24]
 800b5d2:	2101      	movs	r1, #1
 800b5d4:	441a      	add	r2, r3
 800b5d6:	4648      	mov	r0, r9
 800b5d8:	9206      	str	r2, [sp, #24]
 800b5da:	f000 fc2d 	bl	800be38 <__i2b>
 800b5de:	4605      	mov	r5, r0
 800b5e0:	b166      	cbz	r6, 800b5fc <_dtoa_r+0x74c>
 800b5e2:	9b06      	ldr	r3, [sp, #24]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	dd09      	ble.n	800b5fc <_dtoa_r+0x74c>
 800b5e8:	42b3      	cmp	r3, r6
 800b5ea:	9a00      	ldr	r2, [sp, #0]
 800b5ec:	bfa8      	it	ge
 800b5ee:	4633      	movge	r3, r6
 800b5f0:	1ad2      	subs	r2, r2, r3
 800b5f2:	9200      	str	r2, [sp, #0]
 800b5f4:	9a06      	ldr	r2, [sp, #24]
 800b5f6:	1af6      	subs	r6, r6, r3
 800b5f8:	1ad3      	subs	r3, r2, r3
 800b5fa:	9306      	str	r3, [sp, #24]
 800b5fc:	9b08      	ldr	r3, [sp, #32]
 800b5fe:	b30b      	cbz	r3, 800b644 <_dtoa_r+0x794>
 800b600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b602:	2b00      	cmp	r3, #0
 800b604:	f000 80c6 	beq.w	800b794 <_dtoa_r+0x8e4>
 800b608:	2c00      	cmp	r4, #0
 800b60a:	f000 80c0 	beq.w	800b78e <_dtoa_r+0x8de>
 800b60e:	4629      	mov	r1, r5
 800b610:	4622      	mov	r2, r4
 800b612:	4648      	mov	r0, r9
 800b614:	f000 fcc8 	bl	800bfa8 <__pow5mult>
 800b618:	9a02      	ldr	r2, [sp, #8]
 800b61a:	4601      	mov	r1, r0
 800b61c:	4605      	mov	r5, r0
 800b61e:	4648      	mov	r0, r9
 800b620:	f000 fc20 	bl	800be64 <__multiply>
 800b624:	9902      	ldr	r1, [sp, #8]
 800b626:	4680      	mov	r8, r0
 800b628:	4648      	mov	r0, r9
 800b62a:	f000 fb51 	bl	800bcd0 <_Bfree>
 800b62e:	9b08      	ldr	r3, [sp, #32]
 800b630:	1b1b      	subs	r3, r3, r4
 800b632:	9308      	str	r3, [sp, #32]
 800b634:	f000 80b1 	beq.w	800b79a <_dtoa_r+0x8ea>
 800b638:	9a08      	ldr	r2, [sp, #32]
 800b63a:	4641      	mov	r1, r8
 800b63c:	4648      	mov	r0, r9
 800b63e:	f000 fcb3 	bl	800bfa8 <__pow5mult>
 800b642:	9002      	str	r0, [sp, #8]
 800b644:	2101      	movs	r1, #1
 800b646:	4648      	mov	r0, r9
 800b648:	f000 fbf6 	bl	800be38 <__i2b>
 800b64c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b64e:	4604      	mov	r4, r0
 800b650:	2b00      	cmp	r3, #0
 800b652:	f000 81d8 	beq.w	800ba06 <_dtoa_r+0xb56>
 800b656:	461a      	mov	r2, r3
 800b658:	4601      	mov	r1, r0
 800b65a:	4648      	mov	r0, r9
 800b65c:	f000 fca4 	bl	800bfa8 <__pow5mult>
 800b660:	9b07      	ldr	r3, [sp, #28]
 800b662:	2b01      	cmp	r3, #1
 800b664:	4604      	mov	r4, r0
 800b666:	f300 809f 	bgt.w	800b7a8 <_dtoa_r+0x8f8>
 800b66a:	9b04      	ldr	r3, [sp, #16]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	f040 8097 	bne.w	800b7a0 <_dtoa_r+0x8f0>
 800b672:	9b05      	ldr	r3, [sp, #20]
 800b674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f040 8093 	bne.w	800b7a4 <_dtoa_r+0x8f4>
 800b67e:	9b05      	ldr	r3, [sp, #20]
 800b680:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b684:	0d1b      	lsrs	r3, r3, #20
 800b686:	051b      	lsls	r3, r3, #20
 800b688:	b133      	cbz	r3, 800b698 <_dtoa_r+0x7e8>
 800b68a:	9b00      	ldr	r3, [sp, #0]
 800b68c:	3301      	adds	r3, #1
 800b68e:	9300      	str	r3, [sp, #0]
 800b690:	9b06      	ldr	r3, [sp, #24]
 800b692:	3301      	adds	r3, #1
 800b694:	9306      	str	r3, [sp, #24]
 800b696:	2301      	movs	r3, #1
 800b698:	9308      	str	r3, [sp, #32]
 800b69a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	f000 81b8 	beq.w	800ba12 <_dtoa_r+0xb62>
 800b6a2:	6923      	ldr	r3, [r4, #16]
 800b6a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6a8:	6918      	ldr	r0, [r3, #16]
 800b6aa:	f000 fb79 	bl	800bda0 <__hi0bits>
 800b6ae:	f1c0 0020 	rsb	r0, r0, #32
 800b6b2:	9b06      	ldr	r3, [sp, #24]
 800b6b4:	4418      	add	r0, r3
 800b6b6:	f010 001f 	ands.w	r0, r0, #31
 800b6ba:	f000 8082 	beq.w	800b7c2 <_dtoa_r+0x912>
 800b6be:	f1c0 0320 	rsb	r3, r0, #32
 800b6c2:	2b04      	cmp	r3, #4
 800b6c4:	dd73      	ble.n	800b7ae <_dtoa_r+0x8fe>
 800b6c6:	9b00      	ldr	r3, [sp, #0]
 800b6c8:	f1c0 001c 	rsb	r0, r0, #28
 800b6cc:	4403      	add	r3, r0
 800b6ce:	9300      	str	r3, [sp, #0]
 800b6d0:	9b06      	ldr	r3, [sp, #24]
 800b6d2:	4403      	add	r3, r0
 800b6d4:	4406      	add	r6, r0
 800b6d6:	9306      	str	r3, [sp, #24]
 800b6d8:	9b00      	ldr	r3, [sp, #0]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	dd05      	ble.n	800b6ea <_dtoa_r+0x83a>
 800b6de:	9902      	ldr	r1, [sp, #8]
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4648      	mov	r0, r9
 800b6e4:	f000 fcba 	bl	800c05c <__lshift>
 800b6e8:	9002      	str	r0, [sp, #8]
 800b6ea:	9b06      	ldr	r3, [sp, #24]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	dd05      	ble.n	800b6fc <_dtoa_r+0x84c>
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	4648      	mov	r0, r9
 800b6f6:	f000 fcb1 	bl	800c05c <__lshift>
 800b6fa:	4604      	mov	r4, r0
 800b6fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d061      	beq.n	800b7c6 <_dtoa_r+0x916>
 800b702:	9802      	ldr	r0, [sp, #8]
 800b704:	4621      	mov	r1, r4
 800b706:	f000 fd15 	bl	800c134 <__mcmp>
 800b70a:	2800      	cmp	r0, #0
 800b70c:	da5b      	bge.n	800b7c6 <_dtoa_r+0x916>
 800b70e:	2300      	movs	r3, #0
 800b710:	9902      	ldr	r1, [sp, #8]
 800b712:	220a      	movs	r2, #10
 800b714:	4648      	mov	r0, r9
 800b716:	f000 fafd 	bl	800bd14 <__multadd>
 800b71a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b71c:	9002      	str	r0, [sp, #8]
 800b71e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b722:	2b00      	cmp	r3, #0
 800b724:	f000 8177 	beq.w	800ba16 <_dtoa_r+0xb66>
 800b728:	4629      	mov	r1, r5
 800b72a:	2300      	movs	r3, #0
 800b72c:	220a      	movs	r2, #10
 800b72e:	4648      	mov	r0, r9
 800b730:	f000 faf0 	bl	800bd14 <__multadd>
 800b734:	f1bb 0f00 	cmp.w	fp, #0
 800b738:	4605      	mov	r5, r0
 800b73a:	dc6f      	bgt.n	800b81c <_dtoa_r+0x96c>
 800b73c:	9b07      	ldr	r3, [sp, #28]
 800b73e:	2b02      	cmp	r3, #2
 800b740:	dc49      	bgt.n	800b7d6 <_dtoa_r+0x926>
 800b742:	e06b      	b.n	800b81c <_dtoa_r+0x96c>
 800b744:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b746:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b74a:	e73c      	b.n	800b5c6 <_dtoa_r+0x716>
 800b74c:	3fe00000 	.word	0x3fe00000
 800b750:	40240000 	.word	0x40240000
 800b754:	9b03      	ldr	r3, [sp, #12]
 800b756:	1e5c      	subs	r4, r3, #1
 800b758:	9b08      	ldr	r3, [sp, #32]
 800b75a:	42a3      	cmp	r3, r4
 800b75c:	db09      	blt.n	800b772 <_dtoa_r+0x8c2>
 800b75e:	1b1c      	subs	r4, r3, r4
 800b760:	9b03      	ldr	r3, [sp, #12]
 800b762:	2b00      	cmp	r3, #0
 800b764:	f6bf af30 	bge.w	800b5c8 <_dtoa_r+0x718>
 800b768:	9b00      	ldr	r3, [sp, #0]
 800b76a:	9a03      	ldr	r2, [sp, #12]
 800b76c:	1a9e      	subs	r6, r3, r2
 800b76e:	2300      	movs	r3, #0
 800b770:	e72b      	b.n	800b5ca <_dtoa_r+0x71a>
 800b772:	9b08      	ldr	r3, [sp, #32]
 800b774:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b776:	9408      	str	r4, [sp, #32]
 800b778:	1ae3      	subs	r3, r4, r3
 800b77a:	441a      	add	r2, r3
 800b77c:	9e00      	ldr	r6, [sp, #0]
 800b77e:	9b03      	ldr	r3, [sp, #12]
 800b780:	920d      	str	r2, [sp, #52]	@ 0x34
 800b782:	2400      	movs	r4, #0
 800b784:	e721      	b.n	800b5ca <_dtoa_r+0x71a>
 800b786:	9c08      	ldr	r4, [sp, #32]
 800b788:	9e00      	ldr	r6, [sp, #0]
 800b78a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b78c:	e728      	b.n	800b5e0 <_dtoa_r+0x730>
 800b78e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b792:	e751      	b.n	800b638 <_dtoa_r+0x788>
 800b794:	9a08      	ldr	r2, [sp, #32]
 800b796:	9902      	ldr	r1, [sp, #8]
 800b798:	e750      	b.n	800b63c <_dtoa_r+0x78c>
 800b79a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b79e:	e751      	b.n	800b644 <_dtoa_r+0x794>
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	e779      	b.n	800b698 <_dtoa_r+0x7e8>
 800b7a4:	9b04      	ldr	r3, [sp, #16]
 800b7a6:	e777      	b.n	800b698 <_dtoa_r+0x7e8>
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	9308      	str	r3, [sp, #32]
 800b7ac:	e779      	b.n	800b6a2 <_dtoa_r+0x7f2>
 800b7ae:	d093      	beq.n	800b6d8 <_dtoa_r+0x828>
 800b7b0:	9a00      	ldr	r2, [sp, #0]
 800b7b2:	331c      	adds	r3, #28
 800b7b4:	441a      	add	r2, r3
 800b7b6:	9200      	str	r2, [sp, #0]
 800b7b8:	9a06      	ldr	r2, [sp, #24]
 800b7ba:	441a      	add	r2, r3
 800b7bc:	441e      	add	r6, r3
 800b7be:	9206      	str	r2, [sp, #24]
 800b7c0:	e78a      	b.n	800b6d8 <_dtoa_r+0x828>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	e7f4      	b.n	800b7b0 <_dtoa_r+0x900>
 800b7c6:	9b03      	ldr	r3, [sp, #12]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	46b8      	mov	r8, r7
 800b7cc:	dc20      	bgt.n	800b810 <_dtoa_r+0x960>
 800b7ce:	469b      	mov	fp, r3
 800b7d0:	9b07      	ldr	r3, [sp, #28]
 800b7d2:	2b02      	cmp	r3, #2
 800b7d4:	dd1e      	ble.n	800b814 <_dtoa_r+0x964>
 800b7d6:	f1bb 0f00 	cmp.w	fp, #0
 800b7da:	f47f adb1 	bne.w	800b340 <_dtoa_r+0x490>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	465b      	mov	r3, fp
 800b7e2:	2205      	movs	r2, #5
 800b7e4:	4648      	mov	r0, r9
 800b7e6:	f000 fa95 	bl	800bd14 <__multadd>
 800b7ea:	4601      	mov	r1, r0
 800b7ec:	4604      	mov	r4, r0
 800b7ee:	9802      	ldr	r0, [sp, #8]
 800b7f0:	f000 fca0 	bl	800c134 <__mcmp>
 800b7f4:	2800      	cmp	r0, #0
 800b7f6:	f77f ada3 	ble.w	800b340 <_dtoa_r+0x490>
 800b7fa:	4656      	mov	r6, sl
 800b7fc:	2331      	movs	r3, #49	@ 0x31
 800b7fe:	f806 3b01 	strb.w	r3, [r6], #1
 800b802:	f108 0801 	add.w	r8, r8, #1
 800b806:	e59f      	b.n	800b348 <_dtoa_r+0x498>
 800b808:	9c03      	ldr	r4, [sp, #12]
 800b80a:	46b8      	mov	r8, r7
 800b80c:	4625      	mov	r5, r4
 800b80e:	e7f4      	b.n	800b7fa <_dtoa_r+0x94a>
 800b810:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b816:	2b00      	cmp	r3, #0
 800b818:	f000 8101 	beq.w	800ba1e <_dtoa_r+0xb6e>
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	dd05      	ble.n	800b82c <_dtoa_r+0x97c>
 800b820:	4629      	mov	r1, r5
 800b822:	4632      	mov	r2, r6
 800b824:	4648      	mov	r0, r9
 800b826:	f000 fc19 	bl	800c05c <__lshift>
 800b82a:	4605      	mov	r5, r0
 800b82c:	9b08      	ldr	r3, [sp, #32]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d05c      	beq.n	800b8ec <_dtoa_r+0xa3c>
 800b832:	6869      	ldr	r1, [r5, #4]
 800b834:	4648      	mov	r0, r9
 800b836:	f000 fa0b 	bl	800bc50 <_Balloc>
 800b83a:	4606      	mov	r6, r0
 800b83c:	b928      	cbnz	r0, 800b84a <_dtoa_r+0x99a>
 800b83e:	4b82      	ldr	r3, [pc, #520]	@ (800ba48 <_dtoa_r+0xb98>)
 800b840:	4602      	mov	r2, r0
 800b842:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b846:	f7ff bb4a 	b.w	800aede <_dtoa_r+0x2e>
 800b84a:	692a      	ldr	r2, [r5, #16]
 800b84c:	3202      	adds	r2, #2
 800b84e:	0092      	lsls	r2, r2, #2
 800b850:	f105 010c 	add.w	r1, r5, #12
 800b854:	300c      	adds	r0, #12
 800b856:	f7ff fa92 	bl	800ad7e <memcpy>
 800b85a:	2201      	movs	r2, #1
 800b85c:	4631      	mov	r1, r6
 800b85e:	4648      	mov	r0, r9
 800b860:	f000 fbfc 	bl	800c05c <__lshift>
 800b864:	f10a 0301 	add.w	r3, sl, #1
 800b868:	9300      	str	r3, [sp, #0]
 800b86a:	eb0a 030b 	add.w	r3, sl, fp
 800b86e:	9308      	str	r3, [sp, #32]
 800b870:	9b04      	ldr	r3, [sp, #16]
 800b872:	f003 0301 	and.w	r3, r3, #1
 800b876:	462f      	mov	r7, r5
 800b878:	9306      	str	r3, [sp, #24]
 800b87a:	4605      	mov	r5, r0
 800b87c:	9b00      	ldr	r3, [sp, #0]
 800b87e:	9802      	ldr	r0, [sp, #8]
 800b880:	4621      	mov	r1, r4
 800b882:	f103 3bff 	add.w	fp, r3, #4294967295
 800b886:	f7ff fa88 	bl	800ad9a <quorem>
 800b88a:	4603      	mov	r3, r0
 800b88c:	3330      	adds	r3, #48	@ 0x30
 800b88e:	9003      	str	r0, [sp, #12]
 800b890:	4639      	mov	r1, r7
 800b892:	9802      	ldr	r0, [sp, #8]
 800b894:	9309      	str	r3, [sp, #36]	@ 0x24
 800b896:	f000 fc4d 	bl	800c134 <__mcmp>
 800b89a:	462a      	mov	r2, r5
 800b89c:	9004      	str	r0, [sp, #16]
 800b89e:	4621      	mov	r1, r4
 800b8a0:	4648      	mov	r0, r9
 800b8a2:	f000 fc63 	bl	800c16c <__mdiff>
 800b8a6:	68c2      	ldr	r2, [r0, #12]
 800b8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8aa:	4606      	mov	r6, r0
 800b8ac:	bb02      	cbnz	r2, 800b8f0 <_dtoa_r+0xa40>
 800b8ae:	4601      	mov	r1, r0
 800b8b0:	9802      	ldr	r0, [sp, #8]
 800b8b2:	f000 fc3f 	bl	800c134 <__mcmp>
 800b8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	4648      	mov	r0, r9
 800b8be:	920c      	str	r2, [sp, #48]	@ 0x30
 800b8c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8c2:	f000 fa05 	bl	800bcd0 <_Bfree>
 800b8c6:	9b07      	ldr	r3, [sp, #28]
 800b8c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b8ca:	9e00      	ldr	r6, [sp, #0]
 800b8cc:	ea42 0103 	orr.w	r1, r2, r3
 800b8d0:	9b06      	ldr	r3, [sp, #24]
 800b8d2:	4319      	orrs	r1, r3
 800b8d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d6:	d10d      	bne.n	800b8f4 <_dtoa_r+0xa44>
 800b8d8:	2b39      	cmp	r3, #57	@ 0x39
 800b8da:	d027      	beq.n	800b92c <_dtoa_r+0xa7c>
 800b8dc:	9a04      	ldr	r2, [sp, #16]
 800b8de:	2a00      	cmp	r2, #0
 800b8e0:	dd01      	ble.n	800b8e6 <_dtoa_r+0xa36>
 800b8e2:	9b03      	ldr	r3, [sp, #12]
 800b8e4:	3331      	adds	r3, #49	@ 0x31
 800b8e6:	f88b 3000 	strb.w	r3, [fp]
 800b8ea:	e52e      	b.n	800b34a <_dtoa_r+0x49a>
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	e7b9      	b.n	800b864 <_dtoa_r+0x9b4>
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	e7e2      	b.n	800b8ba <_dtoa_r+0xa0a>
 800b8f4:	9904      	ldr	r1, [sp, #16]
 800b8f6:	2900      	cmp	r1, #0
 800b8f8:	db04      	blt.n	800b904 <_dtoa_r+0xa54>
 800b8fa:	9807      	ldr	r0, [sp, #28]
 800b8fc:	4301      	orrs	r1, r0
 800b8fe:	9806      	ldr	r0, [sp, #24]
 800b900:	4301      	orrs	r1, r0
 800b902:	d120      	bne.n	800b946 <_dtoa_r+0xa96>
 800b904:	2a00      	cmp	r2, #0
 800b906:	ddee      	ble.n	800b8e6 <_dtoa_r+0xa36>
 800b908:	9902      	ldr	r1, [sp, #8]
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	2201      	movs	r2, #1
 800b90e:	4648      	mov	r0, r9
 800b910:	f000 fba4 	bl	800c05c <__lshift>
 800b914:	4621      	mov	r1, r4
 800b916:	9002      	str	r0, [sp, #8]
 800b918:	f000 fc0c 	bl	800c134 <__mcmp>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	9b00      	ldr	r3, [sp, #0]
 800b920:	dc02      	bgt.n	800b928 <_dtoa_r+0xa78>
 800b922:	d1e0      	bne.n	800b8e6 <_dtoa_r+0xa36>
 800b924:	07da      	lsls	r2, r3, #31
 800b926:	d5de      	bpl.n	800b8e6 <_dtoa_r+0xa36>
 800b928:	2b39      	cmp	r3, #57	@ 0x39
 800b92a:	d1da      	bne.n	800b8e2 <_dtoa_r+0xa32>
 800b92c:	2339      	movs	r3, #57	@ 0x39
 800b92e:	f88b 3000 	strb.w	r3, [fp]
 800b932:	4633      	mov	r3, r6
 800b934:	461e      	mov	r6, r3
 800b936:	3b01      	subs	r3, #1
 800b938:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b93c:	2a39      	cmp	r2, #57	@ 0x39
 800b93e:	d04e      	beq.n	800b9de <_dtoa_r+0xb2e>
 800b940:	3201      	adds	r2, #1
 800b942:	701a      	strb	r2, [r3, #0]
 800b944:	e501      	b.n	800b34a <_dtoa_r+0x49a>
 800b946:	2a00      	cmp	r2, #0
 800b948:	dd03      	ble.n	800b952 <_dtoa_r+0xaa2>
 800b94a:	2b39      	cmp	r3, #57	@ 0x39
 800b94c:	d0ee      	beq.n	800b92c <_dtoa_r+0xa7c>
 800b94e:	3301      	adds	r3, #1
 800b950:	e7c9      	b.n	800b8e6 <_dtoa_r+0xa36>
 800b952:	9a00      	ldr	r2, [sp, #0]
 800b954:	9908      	ldr	r1, [sp, #32]
 800b956:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b95a:	428a      	cmp	r2, r1
 800b95c:	d028      	beq.n	800b9b0 <_dtoa_r+0xb00>
 800b95e:	9902      	ldr	r1, [sp, #8]
 800b960:	2300      	movs	r3, #0
 800b962:	220a      	movs	r2, #10
 800b964:	4648      	mov	r0, r9
 800b966:	f000 f9d5 	bl	800bd14 <__multadd>
 800b96a:	42af      	cmp	r7, r5
 800b96c:	9002      	str	r0, [sp, #8]
 800b96e:	f04f 0300 	mov.w	r3, #0
 800b972:	f04f 020a 	mov.w	r2, #10
 800b976:	4639      	mov	r1, r7
 800b978:	4648      	mov	r0, r9
 800b97a:	d107      	bne.n	800b98c <_dtoa_r+0xadc>
 800b97c:	f000 f9ca 	bl	800bd14 <__multadd>
 800b980:	4607      	mov	r7, r0
 800b982:	4605      	mov	r5, r0
 800b984:	9b00      	ldr	r3, [sp, #0]
 800b986:	3301      	adds	r3, #1
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	e777      	b.n	800b87c <_dtoa_r+0x9cc>
 800b98c:	f000 f9c2 	bl	800bd14 <__multadd>
 800b990:	4629      	mov	r1, r5
 800b992:	4607      	mov	r7, r0
 800b994:	2300      	movs	r3, #0
 800b996:	220a      	movs	r2, #10
 800b998:	4648      	mov	r0, r9
 800b99a:	f000 f9bb 	bl	800bd14 <__multadd>
 800b99e:	4605      	mov	r5, r0
 800b9a0:	e7f0      	b.n	800b984 <_dtoa_r+0xad4>
 800b9a2:	f1bb 0f00 	cmp.w	fp, #0
 800b9a6:	bfcc      	ite	gt
 800b9a8:	465e      	movgt	r6, fp
 800b9aa:	2601      	movle	r6, #1
 800b9ac:	4456      	add	r6, sl
 800b9ae:	2700      	movs	r7, #0
 800b9b0:	9902      	ldr	r1, [sp, #8]
 800b9b2:	9300      	str	r3, [sp, #0]
 800b9b4:	2201      	movs	r2, #1
 800b9b6:	4648      	mov	r0, r9
 800b9b8:	f000 fb50 	bl	800c05c <__lshift>
 800b9bc:	4621      	mov	r1, r4
 800b9be:	9002      	str	r0, [sp, #8]
 800b9c0:	f000 fbb8 	bl	800c134 <__mcmp>
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	dcb4      	bgt.n	800b932 <_dtoa_r+0xa82>
 800b9c8:	d102      	bne.n	800b9d0 <_dtoa_r+0xb20>
 800b9ca:	9b00      	ldr	r3, [sp, #0]
 800b9cc:	07db      	lsls	r3, r3, #31
 800b9ce:	d4b0      	bmi.n	800b932 <_dtoa_r+0xa82>
 800b9d0:	4633      	mov	r3, r6
 800b9d2:	461e      	mov	r6, r3
 800b9d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9d8:	2a30      	cmp	r2, #48	@ 0x30
 800b9da:	d0fa      	beq.n	800b9d2 <_dtoa_r+0xb22>
 800b9dc:	e4b5      	b.n	800b34a <_dtoa_r+0x49a>
 800b9de:	459a      	cmp	sl, r3
 800b9e0:	d1a8      	bne.n	800b934 <_dtoa_r+0xa84>
 800b9e2:	2331      	movs	r3, #49	@ 0x31
 800b9e4:	f108 0801 	add.w	r8, r8, #1
 800b9e8:	f88a 3000 	strb.w	r3, [sl]
 800b9ec:	e4ad      	b.n	800b34a <_dtoa_r+0x49a>
 800b9ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b9f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ba4c <_dtoa_r+0xb9c>
 800b9f4:	b11b      	cbz	r3, 800b9fe <_dtoa_r+0xb4e>
 800b9f6:	f10a 0308 	add.w	r3, sl, #8
 800b9fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b9fc:	6013      	str	r3, [r2, #0]
 800b9fe:	4650      	mov	r0, sl
 800ba00:	b017      	add	sp, #92	@ 0x5c
 800ba02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba06:	9b07      	ldr	r3, [sp, #28]
 800ba08:	2b01      	cmp	r3, #1
 800ba0a:	f77f ae2e 	ble.w	800b66a <_dtoa_r+0x7ba>
 800ba0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba10:	9308      	str	r3, [sp, #32]
 800ba12:	2001      	movs	r0, #1
 800ba14:	e64d      	b.n	800b6b2 <_dtoa_r+0x802>
 800ba16:	f1bb 0f00 	cmp.w	fp, #0
 800ba1a:	f77f aed9 	ble.w	800b7d0 <_dtoa_r+0x920>
 800ba1e:	4656      	mov	r6, sl
 800ba20:	9802      	ldr	r0, [sp, #8]
 800ba22:	4621      	mov	r1, r4
 800ba24:	f7ff f9b9 	bl	800ad9a <quorem>
 800ba28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ba2c:	f806 3b01 	strb.w	r3, [r6], #1
 800ba30:	eba6 020a 	sub.w	r2, r6, sl
 800ba34:	4593      	cmp	fp, r2
 800ba36:	ddb4      	ble.n	800b9a2 <_dtoa_r+0xaf2>
 800ba38:	9902      	ldr	r1, [sp, #8]
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	220a      	movs	r2, #10
 800ba3e:	4648      	mov	r0, r9
 800ba40:	f000 f968 	bl	800bd14 <__multadd>
 800ba44:	9002      	str	r0, [sp, #8]
 800ba46:	e7eb      	b.n	800ba20 <_dtoa_r+0xb70>
 800ba48:	080113a4 	.word	0x080113a4
 800ba4c:	08011328 	.word	0x08011328

0800ba50 <_free_r>:
 800ba50:	b538      	push	{r3, r4, r5, lr}
 800ba52:	4605      	mov	r5, r0
 800ba54:	2900      	cmp	r1, #0
 800ba56:	d041      	beq.n	800badc <_free_r+0x8c>
 800ba58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba5c:	1f0c      	subs	r4, r1, #4
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	bfb8      	it	lt
 800ba62:	18e4      	addlt	r4, r4, r3
 800ba64:	f000 f8e8 	bl	800bc38 <__malloc_lock>
 800ba68:	4a1d      	ldr	r2, [pc, #116]	@ (800bae0 <_free_r+0x90>)
 800ba6a:	6813      	ldr	r3, [r2, #0]
 800ba6c:	b933      	cbnz	r3, 800ba7c <_free_r+0x2c>
 800ba6e:	6063      	str	r3, [r4, #4]
 800ba70:	6014      	str	r4, [r2, #0]
 800ba72:	4628      	mov	r0, r5
 800ba74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba78:	f000 b8e4 	b.w	800bc44 <__malloc_unlock>
 800ba7c:	42a3      	cmp	r3, r4
 800ba7e:	d908      	bls.n	800ba92 <_free_r+0x42>
 800ba80:	6820      	ldr	r0, [r4, #0]
 800ba82:	1821      	adds	r1, r4, r0
 800ba84:	428b      	cmp	r3, r1
 800ba86:	bf01      	itttt	eq
 800ba88:	6819      	ldreq	r1, [r3, #0]
 800ba8a:	685b      	ldreq	r3, [r3, #4]
 800ba8c:	1809      	addeq	r1, r1, r0
 800ba8e:	6021      	streq	r1, [r4, #0]
 800ba90:	e7ed      	b.n	800ba6e <_free_r+0x1e>
 800ba92:	461a      	mov	r2, r3
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	b10b      	cbz	r3, 800ba9c <_free_r+0x4c>
 800ba98:	42a3      	cmp	r3, r4
 800ba9a:	d9fa      	bls.n	800ba92 <_free_r+0x42>
 800ba9c:	6811      	ldr	r1, [r2, #0]
 800ba9e:	1850      	adds	r0, r2, r1
 800baa0:	42a0      	cmp	r0, r4
 800baa2:	d10b      	bne.n	800babc <_free_r+0x6c>
 800baa4:	6820      	ldr	r0, [r4, #0]
 800baa6:	4401      	add	r1, r0
 800baa8:	1850      	adds	r0, r2, r1
 800baaa:	4283      	cmp	r3, r0
 800baac:	6011      	str	r1, [r2, #0]
 800baae:	d1e0      	bne.n	800ba72 <_free_r+0x22>
 800bab0:	6818      	ldr	r0, [r3, #0]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	6053      	str	r3, [r2, #4]
 800bab6:	4408      	add	r0, r1
 800bab8:	6010      	str	r0, [r2, #0]
 800baba:	e7da      	b.n	800ba72 <_free_r+0x22>
 800babc:	d902      	bls.n	800bac4 <_free_r+0x74>
 800babe:	230c      	movs	r3, #12
 800bac0:	602b      	str	r3, [r5, #0]
 800bac2:	e7d6      	b.n	800ba72 <_free_r+0x22>
 800bac4:	6820      	ldr	r0, [r4, #0]
 800bac6:	1821      	adds	r1, r4, r0
 800bac8:	428b      	cmp	r3, r1
 800baca:	bf04      	itt	eq
 800bacc:	6819      	ldreq	r1, [r3, #0]
 800bace:	685b      	ldreq	r3, [r3, #4]
 800bad0:	6063      	str	r3, [r4, #4]
 800bad2:	bf04      	itt	eq
 800bad4:	1809      	addeq	r1, r1, r0
 800bad6:	6021      	streq	r1, [r4, #0]
 800bad8:	6054      	str	r4, [r2, #4]
 800bada:	e7ca      	b.n	800ba72 <_free_r+0x22>
 800badc:	bd38      	pop	{r3, r4, r5, pc}
 800bade:	bf00      	nop
 800bae0:	200081b8 	.word	0x200081b8

0800bae4 <malloc>:
 800bae4:	4b02      	ldr	r3, [pc, #8]	@ (800baf0 <malloc+0xc>)
 800bae6:	4601      	mov	r1, r0
 800bae8:	6818      	ldr	r0, [r3, #0]
 800baea:	f000 b825 	b.w	800bb38 <_malloc_r>
 800baee:	bf00      	nop
 800baf0:	20000038 	.word	0x20000038

0800baf4 <sbrk_aligned>:
 800baf4:	b570      	push	{r4, r5, r6, lr}
 800baf6:	4e0f      	ldr	r6, [pc, #60]	@ (800bb34 <sbrk_aligned+0x40>)
 800baf8:	460c      	mov	r4, r1
 800bafa:	6831      	ldr	r1, [r6, #0]
 800bafc:	4605      	mov	r5, r0
 800bafe:	b911      	cbnz	r1, 800bb06 <sbrk_aligned+0x12>
 800bb00:	f000 fe1a 	bl	800c738 <_sbrk_r>
 800bb04:	6030      	str	r0, [r6, #0]
 800bb06:	4621      	mov	r1, r4
 800bb08:	4628      	mov	r0, r5
 800bb0a:	f000 fe15 	bl	800c738 <_sbrk_r>
 800bb0e:	1c43      	adds	r3, r0, #1
 800bb10:	d103      	bne.n	800bb1a <sbrk_aligned+0x26>
 800bb12:	f04f 34ff 	mov.w	r4, #4294967295
 800bb16:	4620      	mov	r0, r4
 800bb18:	bd70      	pop	{r4, r5, r6, pc}
 800bb1a:	1cc4      	adds	r4, r0, #3
 800bb1c:	f024 0403 	bic.w	r4, r4, #3
 800bb20:	42a0      	cmp	r0, r4
 800bb22:	d0f8      	beq.n	800bb16 <sbrk_aligned+0x22>
 800bb24:	1a21      	subs	r1, r4, r0
 800bb26:	4628      	mov	r0, r5
 800bb28:	f000 fe06 	bl	800c738 <_sbrk_r>
 800bb2c:	3001      	adds	r0, #1
 800bb2e:	d1f2      	bne.n	800bb16 <sbrk_aligned+0x22>
 800bb30:	e7ef      	b.n	800bb12 <sbrk_aligned+0x1e>
 800bb32:	bf00      	nop
 800bb34:	200081b4 	.word	0x200081b4

0800bb38 <_malloc_r>:
 800bb38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb3c:	1ccd      	adds	r5, r1, #3
 800bb3e:	f025 0503 	bic.w	r5, r5, #3
 800bb42:	3508      	adds	r5, #8
 800bb44:	2d0c      	cmp	r5, #12
 800bb46:	bf38      	it	cc
 800bb48:	250c      	movcc	r5, #12
 800bb4a:	2d00      	cmp	r5, #0
 800bb4c:	4606      	mov	r6, r0
 800bb4e:	db01      	blt.n	800bb54 <_malloc_r+0x1c>
 800bb50:	42a9      	cmp	r1, r5
 800bb52:	d904      	bls.n	800bb5e <_malloc_r+0x26>
 800bb54:	230c      	movs	r3, #12
 800bb56:	6033      	str	r3, [r6, #0]
 800bb58:	2000      	movs	r0, #0
 800bb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc34 <_malloc_r+0xfc>
 800bb62:	f000 f869 	bl	800bc38 <__malloc_lock>
 800bb66:	f8d8 3000 	ldr.w	r3, [r8]
 800bb6a:	461c      	mov	r4, r3
 800bb6c:	bb44      	cbnz	r4, 800bbc0 <_malloc_r+0x88>
 800bb6e:	4629      	mov	r1, r5
 800bb70:	4630      	mov	r0, r6
 800bb72:	f7ff ffbf 	bl	800baf4 <sbrk_aligned>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	4604      	mov	r4, r0
 800bb7a:	d158      	bne.n	800bc2e <_malloc_r+0xf6>
 800bb7c:	f8d8 4000 	ldr.w	r4, [r8]
 800bb80:	4627      	mov	r7, r4
 800bb82:	2f00      	cmp	r7, #0
 800bb84:	d143      	bne.n	800bc0e <_malloc_r+0xd6>
 800bb86:	2c00      	cmp	r4, #0
 800bb88:	d04b      	beq.n	800bc22 <_malloc_r+0xea>
 800bb8a:	6823      	ldr	r3, [r4, #0]
 800bb8c:	4639      	mov	r1, r7
 800bb8e:	4630      	mov	r0, r6
 800bb90:	eb04 0903 	add.w	r9, r4, r3
 800bb94:	f000 fdd0 	bl	800c738 <_sbrk_r>
 800bb98:	4581      	cmp	r9, r0
 800bb9a:	d142      	bne.n	800bc22 <_malloc_r+0xea>
 800bb9c:	6821      	ldr	r1, [r4, #0]
 800bb9e:	1a6d      	subs	r5, r5, r1
 800bba0:	4629      	mov	r1, r5
 800bba2:	4630      	mov	r0, r6
 800bba4:	f7ff ffa6 	bl	800baf4 <sbrk_aligned>
 800bba8:	3001      	adds	r0, #1
 800bbaa:	d03a      	beq.n	800bc22 <_malloc_r+0xea>
 800bbac:	6823      	ldr	r3, [r4, #0]
 800bbae:	442b      	add	r3, r5
 800bbb0:	6023      	str	r3, [r4, #0]
 800bbb2:	f8d8 3000 	ldr.w	r3, [r8]
 800bbb6:	685a      	ldr	r2, [r3, #4]
 800bbb8:	bb62      	cbnz	r2, 800bc14 <_malloc_r+0xdc>
 800bbba:	f8c8 7000 	str.w	r7, [r8]
 800bbbe:	e00f      	b.n	800bbe0 <_malloc_r+0xa8>
 800bbc0:	6822      	ldr	r2, [r4, #0]
 800bbc2:	1b52      	subs	r2, r2, r5
 800bbc4:	d420      	bmi.n	800bc08 <_malloc_r+0xd0>
 800bbc6:	2a0b      	cmp	r2, #11
 800bbc8:	d917      	bls.n	800bbfa <_malloc_r+0xc2>
 800bbca:	1961      	adds	r1, r4, r5
 800bbcc:	42a3      	cmp	r3, r4
 800bbce:	6025      	str	r5, [r4, #0]
 800bbd0:	bf18      	it	ne
 800bbd2:	6059      	strne	r1, [r3, #4]
 800bbd4:	6863      	ldr	r3, [r4, #4]
 800bbd6:	bf08      	it	eq
 800bbd8:	f8c8 1000 	streq.w	r1, [r8]
 800bbdc:	5162      	str	r2, [r4, r5]
 800bbde:	604b      	str	r3, [r1, #4]
 800bbe0:	4630      	mov	r0, r6
 800bbe2:	f000 f82f 	bl	800bc44 <__malloc_unlock>
 800bbe6:	f104 000b 	add.w	r0, r4, #11
 800bbea:	1d23      	adds	r3, r4, #4
 800bbec:	f020 0007 	bic.w	r0, r0, #7
 800bbf0:	1ac2      	subs	r2, r0, r3
 800bbf2:	bf1c      	itt	ne
 800bbf4:	1a1b      	subne	r3, r3, r0
 800bbf6:	50a3      	strne	r3, [r4, r2]
 800bbf8:	e7af      	b.n	800bb5a <_malloc_r+0x22>
 800bbfa:	6862      	ldr	r2, [r4, #4]
 800bbfc:	42a3      	cmp	r3, r4
 800bbfe:	bf0c      	ite	eq
 800bc00:	f8c8 2000 	streq.w	r2, [r8]
 800bc04:	605a      	strne	r2, [r3, #4]
 800bc06:	e7eb      	b.n	800bbe0 <_malloc_r+0xa8>
 800bc08:	4623      	mov	r3, r4
 800bc0a:	6864      	ldr	r4, [r4, #4]
 800bc0c:	e7ae      	b.n	800bb6c <_malloc_r+0x34>
 800bc0e:	463c      	mov	r4, r7
 800bc10:	687f      	ldr	r7, [r7, #4]
 800bc12:	e7b6      	b.n	800bb82 <_malloc_r+0x4a>
 800bc14:	461a      	mov	r2, r3
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	42a3      	cmp	r3, r4
 800bc1a:	d1fb      	bne.n	800bc14 <_malloc_r+0xdc>
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	6053      	str	r3, [r2, #4]
 800bc20:	e7de      	b.n	800bbe0 <_malloc_r+0xa8>
 800bc22:	230c      	movs	r3, #12
 800bc24:	6033      	str	r3, [r6, #0]
 800bc26:	4630      	mov	r0, r6
 800bc28:	f000 f80c 	bl	800bc44 <__malloc_unlock>
 800bc2c:	e794      	b.n	800bb58 <_malloc_r+0x20>
 800bc2e:	6005      	str	r5, [r0, #0]
 800bc30:	e7d6      	b.n	800bbe0 <_malloc_r+0xa8>
 800bc32:	bf00      	nop
 800bc34:	200081b8 	.word	0x200081b8

0800bc38 <__malloc_lock>:
 800bc38:	4801      	ldr	r0, [pc, #4]	@ (800bc40 <__malloc_lock+0x8>)
 800bc3a:	f7ff b89e 	b.w	800ad7a <__retarget_lock_acquire_recursive>
 800bc3e:	bf00      	nop
 800bc40:	200081b0 	.word	0x200081b0

0800bc44 <__malloc_unlock>:
 800bc44:	4801      	ldr	r0, [pc, #4]	@ (800bc4c <__malloc_unlock+0x8>)
 800bc46:	f7ff b899 	b.w	800ad7c <__retarget_lock_release_recursive>
 800bc4a:	bf00      	nop
 800bc4c:	200081b0 	.word	0x200081b0

0800bc50 <_Balloc>:
 800bc50:	b570      	push	{r4, r5, r6, lr}
 800bc52:	69c6      	ldr	r6, [r0, #28]
 800bc54:	4604      	mov	r4, r0
 800bc56:	460d      	mov	r5, r1
 800bc58:	b976      	cbnz	r6, 800bc78 <_Balloc+0x28>
 800bc5a:	2010      	movs	r0, #16
 800bc5c:	f7ff ff42 	bl	800bae4 <malloc>
 800bc60:	4602      	mov	r2, r0
 800bc62:	61e0      	str	r0, [r4, #28]
 800bc64:	b920      	cbnz	r0, 800bc70 <_Balloc+0x20>
 800bc66:	4b18      	ldr	r3, [pc, #96]	@ (800bcc8 <_Balloc+0x78>)
 800bc68:	4818      	ldr	r0, [pc, #96]	@ (800bccc <_Balloc+0x7c>)
 800bc6a:	216b      	movs	r1, #107	@ 0x6b
 800bc6c:	f000 fd74 	bl	800c758 <__assert_func>
 800bc70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc74:	6006      	str	r6, [r0, #0]
 800bc76:	60c6      	str	r6, [r0, #12]
 800bc78:	69e6      	ldr	r6, [r4, #28]
 800bc7a:	68f3      	ldr	r3, [r6, #12]
 800bc7c:	b183      	cbz	r3, 800bca0 <_Balloc+0x50>
 800bc7e:	69e3      	ldr	r3, [r4, #28]
 800bc80:	68db      	ldr	r3, [r3, #12]
 800bc82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc86:	b9b8      	cbnz	r0, 800bcb8 <_Balloc+0x68>
 800bc88:	2101      	movs	r1, #1
 800bc8a:	fa01 f605 	lsl.w	r6, r1, r5
 800bc8e:	1d72      	adds	r2, r6, #5
 800bc90:	0092      	lsls	r2, r2, #2
 800bc92:	4620      	mov	r0, r4
 800bc94:	f000 fd7e 	bl	800c794 <_calloc_r>
 800bc98:	b160      	cbz	r0, 800bcb4 <_Balloc+0x64>
 800bc9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc9e:	e00e      	b.n	800bcbe <_Balloc+0x6e>
 800bca0:	2221      	movs	r2, #33	@ 0x21
 800bca2:	2104      	movs	r1, #4
 800bca4:	4620      	mov	r0, r4
 800bca6:	f000 fd75 	bl	800c794 <_calloc_r>
 800bcaa:	69e3      	ldr	r3, [r4, #28]
 800bcac:	60f0      	str	r0, [r6, #12]
 800bcae:	68db      	ldr	r3, [r3, #12]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d1e4      	bne.n	800bc7e <_Balloc+0x2e>
 800bcb4:	2000      	movs	r0, #0
 800bcb6:	bd70      	pop	{r4, r5, r6, pc}
 800bcb8:	6802      	ldr	r2, [r0, #0]
 800bcba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bcc4:	e7f7      	b.n	800bcb6 <_Balloc+0x66>
 800bcc6:	bf00      	nop
 800bcc8:	08011335 	.word	0x08011335
 800bccc:	080113b5 	.word	0x080113b5

0800bcd0 <_Bfree>:
 800bcd0:	b570      	push	{r4, r5, r6, lr}
 800bcd2:	69c6      	ldr	r6, [r0, #28]
 800bcd4:	4605      	mov	r5, r0
 800bcd6:	460c      	mov	r4, r1
 800bcd8:	b976      	cbnz	r6, 800bcf8 <_Bfree+0x28>
 800bcda:	2010      	movs	r0, #16
 800bcdc:	f7ff ff02 	bl	800bae4 <malloc>
 800bce0:	4602      	mov	r2, r0
 800bce2:	61e8      	str	r0, [r5, #28]
 800bce4:	b920      	cbnz	r0, 800bcf0 <_Bfree+0x20>
 800bce6:	4b09      	ldr	r3, [pc, #36]	@ (800bd0c <_Bfree+0x3c>)
 800bce8:	4809      	ldr	r0, [pc, #36]	@ (800bd10 <_Bfree+0x40>)
 800bcea:	218f      	movs	r1, #143	@ 0x8f
 800bcec:	f000 fd34 	bl	800c758 <__assert_func>
 800bcf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcf4:	6006      	str	r6, [r0, #0]
 800bcf6:	60c6      	str	r6, [r0, #12]
 800bcf8:	b13c      	cbz	r4, 800bd0a <_Bfree+0x3a>
 800bcfa:	69eb      	ldr	r3, [r5, #28]
 800bcfc:	6862      	ldr	r2, [r4, #4]
 800bcfe:	68db      	ldr	r3, [r3, #12]
 800bd00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd04:	6021      	str	r1, [r4, #0]
 800bd06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd0a:	bd70      	pop	{r4, r5, r6, pc}
 800bd0c:	08011335 	.word	0x08011335
 800bd10:	080113b5 	.word	0x080113b5

0800bd14 <__multadd>:
 800bd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd18:	690d      	ldr	r5, [r1, #16]
 800bd1a:	4607      	mov	r7, r0
 800bd1c:	460c      	mov	r4, r1
 800bd1e:	461e      	mov	r6, r3
 800bd20:	f101 0c14 	add.w	ip, r1, #20
 800bd24:	2000      	movs	r0, #0
 800bd26:	f8dc 3000 	ldr.w	r3, [ip]
 800bd2a:	b299      	uxth	r1, r3
 800bd2c:	fb02 6101 	mla	r1, r2, r1, r6
 800bd30:	0c1e      	lsrs	r6, r3, #16
 800bd32:	0c0b      	lsrs	r3, r1, #16
 800bd34:	fb02 3306 	mla	r3, r2, r6, r3
 800bd38:	b289      	uxth	r1, r1
 800bd3a:	3001      	adds	r0, #1
 800bd3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd40:	4285      	cmp	r5, r0
 800bd42:	f84c 1b04 	str.w	r1, [ip], #4
 800bd46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd4a:	dcec      	bgt.n	800bd26 <__multadd+0x12>
 800bd4c:	b30e      	cbz	r6, 800bd92 <__multadd+0x7e>
 800bd4e:	68a3      	ldr	r3, [r4, #8]
 800bd50:	42ab      	cmp	r3, r5
 800bd52:	dc19      	bgt.n	800bd88 <__multadd+0x74>
 800bd54:	6861      	ldr	r1, [r4, #4]
 800bd56:	4638      	mov	r0, r7
 800bd58:	3101      	adds	r1, #1
 800bd5a:	f7ff ff79 	bl	800bc50 <_Balloc>
 800bd5e:	4680      	mov	r8, r0
 800bd60:	b928      	cbnz	r0, 800bd6e <__multadd+0x5a>
 800bd62:	4602      	mov	r2, r0
 800bd64:	4b0c      	ldr	r3, [pc, #48]	@ (800bd98 <__multadd+0x84>)
 800bd66:	480d      	ldr	r0, [pc, #52]	@ (800bd9c <__multadd+0x88>)
 800bd68:	21ba      	movs	r1, #186	@ 0xba
 800bd6a:	f000 fcf5 	bl	800c758 <__assert_func>
 800bd6e:	6922      	ldr	r2, [r4, #16]
 800bd70:	3202      	adds	r2, #2
 800bd72:	f104 010c 	add.w	r1, r4, #12
 800bd76:	0092      	lsls	r2, r2, #2
 800bd78:	300c      	adds	r0, #12
 800bd7a:	f7ff f800 	bl	800ad7e <memcpy>
 800bd7e:	4621      	mov	r1, r4
 800bd80:	4638      	mov	r0, r7
 800bd82:	f7ff ffa5 	bl	800bcd0 <_Bfree>
 800bd86:	4644      	mov	r4, r8
 800bd88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd8c:	3501      	adds	r5, #1
 800bd8e:	615e      	str	r6, [r3, #20]
 800bd90:	6125      	str	r5, [r4, #16]
 800bd92:	4620      	mov	r0, r4
 800bd94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd98:	080113a4 	.word	0x080113a4
 800bd9c:	080113b5 	.word	0x080113b5

0800bda0 <__hi0bits>:
 800bda0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bda4:	4603      	mov	r3, r0
 800bda6:	bf36      	itet	cc
 800bda8:	0403      	lslcc	r3, r0, #16
 800bdaa:	2000      	movcs	r0, #0
 800bdac:	2010      	movcc	r0, #16
 800bdae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bdb2:	bf3c      	itt	cc
 800bdb4:	021b      	lslcc	r3, r3, #8
 800bdb6:	3008      	addcc	r0, #8
 800bdb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdbc:	bf3c      	itt	cc
 800bdbe:	011b      	lslcc	r3, r3, #4
 800bdc0:	3004      	addcc	r0, #4
 800bdc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdc6:	bf3c      	itt	cc
 800bdc8:	009b      	lslcc	r3, r3, #2
 800bdca:	3002      	addcc	r0, #2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	db05      	blt.n	800bddc <__hi0bits+0x3c>
 800bdd0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bdd4:	f100 0001 	add.w	r0, r0, #1
 800bdd8:	bf08      	it	eq
 800bdda:	2020      	moveq	r0, #32
 800bddc:	4770      	bx	lr

0800bdde <__lo0bits>:
 800bdde:	6803      	ldr	r3, [r0, #0]
 800bde0:	4602      	mov	r2, r0
 800bde2:	f013 0007 	ands.w	r0, r3, #7
 800bde6:	d00b      	beq.n	800be00 <__lo0bits+0x22>
 800bde8:	07d9      	lsls	r1, r3, #31
 800bdea:	d421      	bmi.n	800be30 <__lo0bits+0x52>
 800bdec:	0798      	lsls	r0, r3, #30
 800bdee:	bf49      	itett	mi
 800bdf0:	085b      	lsrmi	r3, r3, #1
 800bdf2:	089b      	lsrpl	r3, r3, #2
 800bdf4:	2001      	movmi	r0, #1
 800bdf6:	6013      	strmi	r3, [r2, #0]
 800bdf8:	bf5c      	itt	pl
 800bdfa:	6013      	strpl	r3, [r2, #0]
 800bdfc:	2002      	movpl	r0, #2
 800bdfe:	4770      	bx	lr
 800be00:	b299      	uxth	r1, r3
 800be02:	b909      	cbnz	r1, 800be08 <__lo0bits+0x2a>
 800be04:	0c1b      	lsrs	r3, r3, #16
 800be06:	2010      	movs	r0, #16
 800be08:	b2d9      	uxtb	r1, r3
 800be0a:	b909      	cbnz	r1, 800be10 <__lo0bits+0x32>
 800be0c:	3008      	adds	r0, #8
 800be0e:	0a1b      	lsrs	r3, r3, #8
 800be10:	0719      	lsls	r1, r3, #28
 800be12:	bf04      	itt	eq
 800be14:	091b      	lsreq	r3, r3, #4
 800be16:	3004      	addeq	r0, #4
 800be18:	0799      	lsls	r1, r3, #30
 800be1a:	bf04      	itt	eq
 800be1c:	089b      	lsreq	r3, r3, #2
 800be1e:	3002      	addeq	r0, #2
 800be20:	07d9      	lsls	r1, r3, #31
 800be22:	d403      	bmi.n	800be2c <__lo0bits+0x4e>
 800be24:	085b      	lsrs	r3, r3, #1
 800be26:	f100 0001 	add.w	r0, r0, #1
 800be2a:	d003      	beq.n	800be34 <__lo0bits+0x56>
 800be2c:	6013      	str	r3, [r2, #0]
 800be2e:	4770      	bx	lr
 800be30:	2000      	movs	r0, #0
 800be32:	4770      	bx	lr
 800be34:	2020      	movs	r0, #32
 800be36:	4770      	bx	lr

0800be38 <__i2b>:
 800be38:	b510      	push	{r4, lr}
 800be3a:	460c      	mov	r4, r1
 800be3c:	2101      	movs	r1, #1
 800be3e:	f7ff ff07 	bl	800bc50 <_Balloc>
 800be42:	4602      	mov	r2, r0
 800be44:	b928      	cbnz	r0, 800be52 <__i2b+0x1a>
 800be46:	4b05      	ldr	r3, [pc, #20]	@ (800be5c <__i2b+0x24>)
 800be48:	4805      	ldr	r0, [pc, #20]	@ (800be60 <__i2b+0x28>)
 800be4a:	f240 1145 	movw	r1, #325	@ 0x145
 800be4e:	f000 fc83 	bl	800c758 <__assert_func>
 800be52:	2301      	movs	r3, #1
 800be54:	6144      	str	r4, [r0, #20]
 800be56:	6103      	str	r3, [r0, #16]
 800be58:	bd10      	pop	{r4, pc}
 800be5a:	bf00      	nop
 800be5c:	080113a4 	.word	0x080113a4
 800be60:	080113b5 	.word	0x080113b5

0800be64 <__multiply>:
 800be64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be68:	4617      	mov	r7, r2
 800be6a:	690a      	ldr	r2, [r1, #16]
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	429a      	cmp	r2, r3
 800be70:	bfa8      	it	ge
 800be72:	463b      	movge	r3, r7
 800be74:	4689      	mov	r9, r1
 800be76:	bfa4      	itt	ge
 800be78:	460f      	movge	r7, r1
 800be7a:	4699      	movge	r9, r3
 800be7c:	693d      	ldr	r5, [r7, #16]
 800be7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	6879      	ldr	r1, [r7, #4]
 800be86:	eb05 060a 	add.w	r6, r5, sl
 800be8a:	42b3      	cmp	r3, r6
 800be8c:	b085      	sub	sp, #20
 800be8e:	bfb8      	it	lt
 800be90:	3101      	addlt	r1, #1
 800be92:	f7ff fedd 	bl	800bc50 <_Balloc>
 800be96:	b930      	cbnz	r0, 800bea6 <__multiply+0x42>
 800be98:	4602      	mov	r2, r0
 800be9a:	4b41      	ldr	r3, [pc, #260]	@ (800bfa0 <__multiply+0x13c>)
 800be9c:	4841      	ldr	r0, [pc, #260]	@ (800bfa4 <__multiply+0x140>)
 800be9e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bea2:	f000 fc59 	bl	800c758 <__assert_func>
 800bea6:	f100 0414 	add.w	r4, r0, #20
 800beaa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800beae:	4623      	mov	r3, r4
 800beb0:	2200      	movs	r2, #0
 800beb2:	4573      	cmp	r3, lr
 800beb4:	d320      	bcc.n	800bef8 <__multiply+0x94>
 800beb6:	f107 0814 	add.w	r8, r7, #20
 800beba:	f109 0114 	add.w	r1, r9, #20
 800bebe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bec2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bec6:	9302      	str	r3, [sp, #8]
 800bec8:	1beb      	subs	r3, r5, r7
 800beca:	3b15      	subs	r3, #21
 800becc:	f023 0303 	bic.w	r3, r3, #3
 800bed0:	3304      	adds	r3, #4
 800bed2:	3715      	adds	r7, #21
 800bed4:	42bd      	cmp	r5, r7
 800bed6:	bf38      	it	cc
 800bed8:	2304      	movcc	r3, #4
 800beda:	9301      	str	r3, [sp, #4]
 800bedc:	9b02      	ldr	r3, [sp, #8]
 800bede:	9103      	str	r1, [sp, #12]
 800bee0:	428b      	cmp	r3, r1
 800bee2:	d80c      	bhi.n	800befe <__multiply+0x9a>
 800bee4:	2e00      	cmp	r6, #0
 800bee6:	dd03      	ble.n	800bef0 <__multiply+0x8c>
 800bee8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800beec:	2b00      	cmp	r3, #0
 800beee:	d055      	beq.n	800bf9c <__multiply+0x138>
 800bef0:	6106      	str	r6, [r0, #16]
 800bef2:	b005      	add	sp, #20
 800bef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef8:	f843 2b04 	str.w	r2, [r3], #4
 800befc:	e7d9      	b.n	800beb2 <__multiply+0x4e>
 800befe:	f8b1 a000 	ldrh.w	sl, [r1]
 800bf02:	f1ba 0f00 	cmp.w	sl, #0
 800bf06:	d01f      	beq.n	800bf48 <__multiply+0xe4>
 800bf08:	46c4      	mov	ip, r8
 800bf0a:	46a1      	mov	r9, r4
 800bf0c:	2700      	movs	r7, #0
 800bf0e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bf12:	f8d9 3000 	ldr.w	r3, [r9]
 800bf16:	fa1f fb82 	uxth.w	fp, r2
 800bf1a:	b29b      	uxth	r3, r3
 800bf1c:	fb0a 330b 	mla	r3, sl, fp, r3
 800bf20:	443b      	add	r3, r7
 800bf22:	f8d9 7000 	ldr.w	r7, [r9]
 800bf26:	0c12      	lsrs	r2, r2, #16
 800bf28:	0c3f      	lsrs	r7, r7, #16
 800bf2a:	fb0a 7202 	mla	r2, sl, r2, r7
 800bf2e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bf32:	b29b      	uxth	r3, r3
 800bf34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf38:	4565      	cmp	r5, ip
 800bf3a:	f849 3b04 	str.w	r3, [r9], #4
 800bf3e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bf42:	d8e4      	bhi.n	800bf0e <__multiply+0xaa>
 800bf44:	9b01      	ldr	r3, [sp, #4]
 800bf46:	50e7      	str	r7, [r4, r3]
 800bf48:	9b03      	ldr	r3, [sp, #12]
 800bf4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bf4e:	3104      	adds	r1, #4
 800bf50:	f1b9 0f00 	cmp.w	r9, #0
 800bf54:	d020      	beq.n	800bf98 <__multiply+0x134>
 800bf56:	6823      	ldr	r3, [r4, #0]
 800bf58:	4647      	mov	r7, r8
 800bf5a:	46a4      	mov	ip, r4
 800bf5c:	f04f 0a00 	mov.w	sl, #0
 800bf60:	f8b7 b000 	ldrh.w	fp, [r7]
 800bf64:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bf68:	fb09 220b 	mla	r2, r9, fp, r2
 800bf6c:	4452      	add	r2, sl
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf74:	f84c 3b04 	str.w	r3, [ip], #4
 800bf78:	f857 3b04 	ldr.w	r3, [r7], #4
 800bf7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf80:	f8bc 3000 	ldrh.w	r3, [ip]
 800bf84:	fb09 330a 	mla	r3, r9, sl, r3
 800bf88:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bf8c:	42bd      	cmp	r5, r7
 800bf8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf92:	d8e5      	bhi.n	800bf60 <__multiply+0xfc>
 800bf94:	9a01      	ldr	r2, [sp, #4]
 800bf96:	50a3      	str	r3, [r4, r2]
 800bf98:	3404      	adds	r4, #4
 800bf9a:	e79f      	b.n	800bedc <__multiply+0x78>
 800bf9c:	3e01      	subs	r6, #1
 800bf9e:	e7a1      	b.n	800bee4 <__multiply+0x80>
 800bfa0:	080113a4 	.word	0x080113a4
 800bfa4:	080113b5 	.word	0x080113b5

0800bfa8 <__pow5mult>:
 800bfa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfac:	4615      	mov	r5, r2
 800bfae:	f012 0203 	ands.w	r2, r2, #3
 800bfb2:	4607      	mov	r7, r0
 800bfb4:	460e      	mov	r6, r1
 800bfb6:	d007      	beq.n	800bfc8 <__pow5mult+0x20>
 800bfb8:	4c25      	ldr	r4, [pc, #148]	@ (800c050 <__pow5mult+0xa8>)
 800bfba:	3a01      	subs	r2, #1
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bfc2:	f7ff fea7 	bl	800bd14 <__multadd>
 800bfc6:	4606      	mov	r6, r0
 800bfc8:	10ad      	asrs	r5, r5, #2
 800bfca:	d03d      	beq.n	800c048 <__pow5mult+0xa0>
 800bfcc:	69fc      	ldr	r4, [r7, #28]
 800bfce:	b97c      	cbnz	r4, 800bff0 <__pow5mult+0x48>
 800bfd0:	2010      	movs	r0, #16
 800bfd2:	f7ff fd87 	bl	800bae4 <malloc>
 800bfd6:	4602      	mov	r2, r0
 800bfd8:	61f8      	str	r0, [r7, #28]
 800bfda:	b928      	cbnz	r0, 800bfe8 <__pow5mult+0x40>
 800bfdc:	4b1d      	ldr	r3, [pc, #116]	@ (800c054 <__pow5mult+0xac>)
 800bfde:	481e      	ldr	r0, [pc, #120]	@ (800c058 <__pow5mult+0xb0>)
 800bfe0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bfe4:	f000 fbb8 	bl	800c758 <__assert_func>
 800bfe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bfec:	6004      	str	r4, [r0, #0]
 800bfee:	60c4      	str	r4, [r0, #12]
 800bff0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bff4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bff8:	b94c      	cbnz	r4, 800c00e <__pow5mult+0x66>
 800bffa:	f240 2171 	movw	r1, #625	@ 0x271
 800bffe:	4638      	mov	r0, r7
 800c000:	f7ff ff1a 	bl	800be38 <__i2b>
 800c004:	2300      	movs	r3, #0
 800c006:	f8c8 0008 	str.w	r0, [r8, #8]
 800c00a:	4604      	mov	r4, r0
 800c00c:	6003      	str	r3, [r0, #0]
 800c00e:	f04f 0900 	mov.w	r9, #0
 800c012:	07eb      	lsls	r3, r5, #31
 800c014:	d50a      	bpl.n	800c02c <__pow5mult+0x84>
 800c016:	4631      	mov	r1, r6
 800c018:	4622      	mov	r2, r4
 800c01a:	4638      	mov	r0, r7
 800c01c:	f7ff ff22 	bl	800be64 <__multiply>
 800c020:	4631      	mov	r1, r6
 800c022:	4680      	mov	r8, r0
 800c024:	4638      	mov	r0, r7
 800c026:	f7ff fe53 	bl	800bcd0 <_Bfree>
 800c02a:	4646      	mov	r6, r8
 800c02c:	106d      	asrs	r5, r5, #1
 800c02e:	d00b      	beq.n	800c048 <__pow5mult+0xa0>
 800c030:	6820      	ldr	r0, [r4, #0]
 800c032:	b938      	cbnz	r0, 800c044 <__pow5mult+0x9c>
 800c034:	4622      	mov	r2, r4
 800c036:	4621      	mov	r1, r4
 800c038:	4638      	mov	r0, r7
 800c03a:	f7ff ff13 	bl	800be64 <__multiply>
 800c03e:	6020      	str	r0, [r4, #0]
 800c040:	f8c0 9000 	str.w	r9, [r0]
 800c044:	4604      	mov	r4, r0
 800c046:	e7e4      	b.n	800c012 <__pow5mult+0x6a>
 800c048:	4630      	mov	r0, r6
 800c04a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c04e:	bf00      	nop
 800c050:	08011468 	.word	0x08011468
 800c054:	08011335 	.word	0x08011335
 800c058:	080113b5 	.word	0x080113b5

0800c05c <__lshift>:
 800c05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c060:	460c      	mov	r4, r1
 800c062:	6849      	ldr	r1, [r1, #4]
 800c064:	6923      	ldr	r3, [r4, #16]
 800c066:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c06a:	68a3      	ldr	r3, [r4, #8]
 800c06c:	4607      	mov	r7, r0
 800c06e:	4691      	mov	r9, r2
 800c070:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c074:	f108 0601 	add.w	r6, r8, #1
 800c078:	42b3      	cmp	r3, r6
 800c07a:	db0b      	blt.n	800c094 <__lshift+0x38>
 800c07c:	4638      	mov	r0, r7
 800c07e:	f7ff fde7 	bl	800bc50 <_Balloc>
 800c082:	4605      	mov	r5, r0
 800c084:	b948      	cbnz	r0, 800c09a <__lshift+0x3e>
 800c086:	4602      	mov	r2, r0
 800c088:	4b28      	ldr	r3, [pc, #160]	@ (800c12c <__lshift+0xd0>)
 800c08a:	4829      	ldr	r0, [pc, #164]	@ (800c130 <__lshift+0xd4>)
 800c08c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c090:	f000 fb62 	bl	800c758 <__assert_func>
 800c094:	3101      	adds	r1, #1
 800c096:	005b      	lsls	r3, r3, #1
 800c098:	e7ee      	b.n	800c078 <__lshift+0x1c>
 800c09a:	2300      	movs	r3, #0
 800c09c:	f100 0114 	add.w	r1, r0, #20
 800c0a0:	f100 0210 	add.w	r2, r0, #16
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	4553      	cmp	r3, sl
 800c0a8:	db33      	blt.n	800c112 <__lshift+0xb6>
 800c0aa:	6920      	ldr	r0, [r4, #16]
 800c0ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0b0:	f104 0314 	add.w	r3, r4, #20
 800c0b4:	f019 091f 	ands.w	r9, r9, #31
 800c0b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c0c0:	d02b      	beq.n	800c11a <__lshift+0xbe>
 800c0c2:	f1c9 0e20 	rsb	lr, r9, #32
 800c0c6:	468a      	mov	sl, r1
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	6818      	ldr	r0, [r3, #0]
 800c0cc:	fa00 f009 	lsl.w	r0, r0, r9
 800c0d0:	4310      	orrs	r0, r2
 800c0d2:	f84a 0b04 	str.w	r0, [sl], #4
 800c0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0da:	459c      	cmp	ip, r3
 800c0dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c0e0:	d8f3      	bhi.n	800c0ca <__lshift+0x6e>
 800c0e2:	ebac 0304 	sub.w	r3, ip, r4
 800c0e6:	3b15      	subs	r3, #21
 800c0e8:	f023 0303 	bic.w	r3, r3, #3
 800c0ec:	3304      	adds	r3, #4
 800c0ee:	f104 0015 	add.w	r0, r4, #21
 800c0f2:	4560      	cmp	r0, ip
 800c0f4:	bf88      	it	hi
 800c0f6:	2304      	movhi	r3, #4
 800c0f8:	50ca      	str	r2, [r1, r3]
 800c0fa:	b10a      	cbz	r2, 800c100 <__lshift+0xa4>
 800c0fc:	f108 0602 	add.w	r6, r8, #2
 800c100:	3e01      	subs	r6, #1
 800c102:	4638      	mov	r0, r7
 800c104:	612e      	str	r6, [r5, #16]
 800c106:	4621      	mov	r1, r4
 800c108:	f7ff fde2 	bl	800bcd0 <_Bfree>
 800c10c:	4628      	mov	r0, r5
 800c10e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c112:	f842 0f04 	str.w	r0, [r2, #4]!
 800c116:	3301      	adds	r3, #1
 800c118:	e7c5      	b.n	800c0a6 <__lshift+0x4a>
 800c11a:	3904      	subs	r1, #4
 800c11c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c120:	f841 2f04 	str.w	r2, [r1, #4]!
 800c124:	459c      	cmp	ip, r3
 800c126:	d8f9      	bhi.n	800c11c <__lshift+0xc0>
 800c128:	e7ea      	b.n	800c100 <__lshift+0xa4>
 800c12a:	bf00      	nop
 800c12c:	080113a4 	.word	0x080113a4
 800c130:	080113b5 	.word	0x080113b5

0800c134 <__mcmp>:
 800c134:	690a      	ldr	r2, [r1, #16]
 800c136:	4603      	mov	r3, r0
 800c138:	6900      	ldr	r0, [r0, #16]
 800c13a:	1a80      	subs	r0, r0, r2
 800c13c:	b530      	push	{r4, r5, lr}
 800c13e:	d10e      	bne.n	800c15e <__mcmp+0x2a>
 800c140:	3314      	adds	r3, #20
 800c142:	3114      	adds	r1, #20
 800c144:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c148:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c14c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c150:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c154:	4295      	cmp	r5, r2
 800c156:	d003      	beq.n	800c160 <__mcmp+0x2c>
 800c158:	d205      	bcs.n	800c166 <__mcmp+0x32>
 800c15a:	f04f 30ff 	mov.w	r0, #4294967295
 800c15e:	bd30      	pop	{r4, r5, pc}
 800c160:	42a3      	cmp	r3, r4
 800c162:	d3f3      	bcc.n	800c14c <__mcmp+0x18>
 800c164:	e7fb      	b.n	800c15e <__mcmp+0x2a>
 800c166:	2001      	movs	r0, #1
 800c168:	e7f9      	b.n	800c15e <__mcmp+0x2a>
	...

0800c16c <__mdiff>:
 800c16c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c170:	4689      	mov	r9, r1
 800c172:	4606      	mov	r6, r0
 800c174:	4611      	mov	r1, r2
 800c176:	4648      	mov	r0, r9
 800c178:	4614      	mov	r4, r2
 800c17a:	f7ff ffdb 	bl	800c134 <__mcmp>
 800c17e:	1e05      	subs	r5, r0, #0
 800c180:	d112      	bne.n	800c1a8 <__mdiff+0x3c>
 800c182:	4629      	mov	r1, r5
 800c184:	4630      	mov	r0, r6
 800c186:	f7ff fd63 	bl	800bc50 <_Balloc>
 800c18a:	4602      	mov	r2, r0
 800c18c:	b928      	cbnz	r0, 800c19a <__mdiff+0x2e>
 800c18e:	4b3f      	ldr	r3, [pc, #252]	@ (800c28c <__mdiff+0x120>)
 800c190:	f240 2137 	movw	r1, #567	@ 0x237
 800c194:	483e      	ldr	r0, [pc, #248]	@ (800c290 <__mdiff+0x124>)
 800c196:	f000 fadf 	bl	800c758 <__assert_func>
 800c19a:	2301      	movs	r3, #1
 800c19c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c1a0:	4610      	mov	r0, r2
 800c1a2:	b003      	add	sp, #12
 800c1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1a8:	bfbc      	itt	lt
 800c1aa:	464b      	movlt	r3, r9
 800c1ac:	46a1      	movlt	r9, r4
 800c1ae:	4630      	mov	r0, r6
 800c1b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c1b4:	bfba      	itte	lt
 800c1b6:	461c      	movlt	r4, r3
 800c1b8:	2501      	movlt	r5, #1
 800c1ba:	2500      	movge	r5, #0
 800c1bc:	f7ff fd48 	bl	800bc50 <_Balloc>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	b918      	cbnz	r0, 800c1cc <__mdiff+0x60>
 800c1c4:	4b31      	ldr	r3, [pc, #196]	@ (800c28c <__mdiff+0x120>)
 800c1c6:	f240 2145 	movw	r1, #581	@ 0x245
 800c1ca:	e7e3      	b.n	800c194 <__mdiff+0x28>
 800c1cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c1d0:	6926      	ldr	r6, [r4, #16]
 800c1d2:	60c5      	str	r5, [r0, #12]
 800c1d4:	f109 0310 	add.w	r3, r9, #16
 800c1d8:	f109 0514 	add.w	r5, r9, #20
 800c1dc:	f104 0e14 	add.w	lr, r4, #20
 800c1e0:	f100 0b14 	add.w	fp, r0, #20
 800c1e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c1e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c1ec:	9301      	str	r3, [sp, #4]
 800c1ee:	46d9      	mov	r9, fp
 800c1f0:	f04f 0c00 	mov.w	ip, #0
 800c1f4:	9b01      	ldr	r3, [sp, #4]
 800c1f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c1fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c1fe:	9301      	str	r3, [sp, #4]
 800c200:	fa1f f38a 	uxth.w	r3, sl
 800c204:	4619      	mov	r1, r3
 800c206:	b283      	uxth	r3, r0
 800c208:	1acb      	subs	r3, r1, r3
 800c20a:	0c00      	lsrs	r0, r0, #16
 800c20c:	4463      	add	r3, ip
 800c20e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c212:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c216:	b29b      	uxth	r3, r3
 800c218:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c21c:	4576      	cmp	r6, lr
 800c21e:	f849 3b04 	str.w	r3, [r9], #4
 800c222:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c226:	d8e5      	bhi.n	800c1f4 <__mdiff+0x88>
 800c228:	1b33      	subs	r3, r6, r4
 800c22a:	3b15      	subs	r3, #21
 800c22c:	f023 0303 	bic.w	r3, r3, #3
 800c230:	3415      	adds	r4, #21
 800c232:	3304      	adds	r3, #4
 800c234:	42a6      	cmp	r6, r4
 800c236:	bf38      	it	cc
 800c238:	2304      	movcc	r3, #4
 800c23a:	441d      	add	r5, r3
 800c23c:	445b      	add	r3, fp
 800c23e:	461e      	mov	r6, r3
 800c240:	462c      	mov	r4, r5
 800c242:	4544      	cmp	r4, r8
 800c244:	d30e      	bcc.n	800c264 <__mdiff+0xf8>
 800c246:	f108 0103 	add.w	r1, r8, #3
 800c24a:	1b49      	subs	r1, r1, r5
 800c24c:	f021 0103 	bic.w	r1, r1, #3
 800c250:	3d03      	subs	r5, #3
 800c252:	45a8      	cmp	r8, r5
 800c254:	bf38      	it	cc
 800c256:	2100      	movcc	r1, #0
 800c258:	440b      	add	r3, r1
 800c25a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c25e:	b191      	cbz	r1, 800c286 <__mdiff+0x11a>
 800c260:	6117      	str	r7, [r2, #16]
 800c262:	e79d      	b.n	800c1a0 <__mdiff+0x34>
 800c264:	f854 1b04 	ldr.w	r1, [r4], #4
 800c268:	46e6      	mov	lr, ip
 800c26a:	0c08      	lsrs	r0, r1, #16
 800c26c:	fa1c fc81 	uxtah	ip, ip, r1
 800c270:	4471      	add	r1, lr
 800c272:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c276:	b289      	uxth	r1, r1
 800c278:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c27c:	f846 1b04 	str.w	r1, [r6], #4
 800c280:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c284:	e7dd      	b.n	800c242 <__mdiff+0xd6>
 800c286:	3f01      	subs	r7, #1
 800c288:	e7e7      	b.n	800c25a <__mdiff+0xee>
 800c28a:	bf00      	nop
 800c28c:	080113a4 	.word	0x080113a4
 800c290:	080113b5 	.word	0x080113b5

0800c294 <__d2b>:
 800c294:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c298:	460f      	mov	r7, r1
 800c29a:	2101      	movs	r1, #1
 800c29c:	ec59 8b10 	vmov	r8, r9, d0
 800c2a0:	4616      	mov	r6, r2
 800c2a2:	f7ff fcd5 	bl	800bc50 <_Balloc>
 800c2a6:	4604      	mov	r4, r0
 800c2a8:	b930      	cbnz	r0, 800c2b8 <__d2b+0x24>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	4b23      	ldr	r3, [pc, #140]	@ (800c33c <__d2b+0xa8>)
 800c2ae:	4824      	ldr	r0, [pc, #144]	@ (800c340 <__d2b+0xac>)
 800c2b0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c2b4:	f000 fa50 	bl	800c758 <__assert_func>
 800c2b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c2bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2c0:	b10d      	cbz	r5, 800c2c6 <__d2b+0x32>
 800c2c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2c6:	9301      	str	r3, [sp, #4]
 800c2c8:	f1b8 0300 	subs.w	r3, r8, #0
 800c2cc:	d023      	beq.n	800c316 <__d2b+0x82>
 800c2ce:	4668      	mov	r0, sp
 800c2d0:	9300      	str	r3, [sp, #0]
 800c2d2:	f7ff fd84 	bl	800bdde <__lo0bits>
 800c2d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c2da:	b1d0      	cbz	r0, 800c312 <__d2b+0x7e>
 800c2dc:	f1c0 0320 	rsb	r3, r0, #32
 800c2e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c2e4:	430b      	orrs	r3, r1
 800c2e6:	40c2      	lsrs	r2, r0
 800c2e8:	6163      	str	r3, [r4, #20]
 800c2ea:	9201      	str	r2, [sp, #4]
 800c2ec:	9b01      	ldr	r3, [sp, #4]
 800c2ee:	61a3      	str	r3, [r4, #24]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	bf0c      	ite	eq
 800c2f4:	2201      	moveq	r2, #1
 800c2f6:	2202      	movne	r2, #2
 800c2f8:	6122      	str	r2, [r4, #16]
 800c2fa:	b1a5      	cbz	r5, 800c326 <__d2b+0x92>
 800c2fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c300:	4405      	add	r5, r0
 800c302:	603d      	str	r5, [r7, #0]
 800c304:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c308:	6030      	str	r0, [r6, #0]
 800c30a:	4620      	mov	r0, r4
 800c30c:	b003      	add	sp, #12
 800c30e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c312:	6161      	str	r1, [r4, #20]
 800c314:	e7ea      	b.n	800c2ec <__d2b+0x58>
 800c316:	a801      	add	r0, sp, #4
 800c318:	f7ff fd61 	bl	800bdde <__lo0bits>
 800c31c:	9b01      	ldr	r3, [sp, #4]
 800c31e:	6163      	str	r3, [r4, #20]
 800c320:	3020      	adds	r0, #32
 800c322:	2201      	movs	r2, #1
 800c324:	e7e8      	b.n	800c2f8 <__d2b+0x64>
 800c326:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c32a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c32e:	6038      	str	r0, [r7, #0]
 800c330:	6918      	ldr	r0, [r3, #16]
 800c332:	f7ff fd35 	bl	800bda0 <__hi0bits>
 800c336:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c33a:	e7e5      	b.n	800c308 <__d2b+0x74>
 800c33c:	080113a4 	.word	0x080113a4
 800c340:	080113b5 	.word	0x080113b5

0800c344 <__sfputc_r>:
 800c344:	6893      	ldr	r3, [r2, #8]
 800c346:	3b01      	subs	r3, #1
 800c348:	2b00      	cmp	r3, #0
 800c34a:	b410      	push	{r4}
 800c34c:	6093      	str	r3, [r2, #8]
 800c34e:	da08      	bge.n	800c362 <__sfputc_r+0x1e>
 800c350:	6994      	ldr	r4, [r2, #24]
 800c352:	42a3      	cmp	r3, r4
 800c354:	db01      	blt.n	800c35a <__sfputc_r+0x16>
 800c356:	290a      	cmp	r1, #10
 800c358:	d103      	bne.n	800c362 <__sfputc_r+0x1e>
 800c35a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c35e:	f7fe bbfa 	b.w	800ab56 <__swbuf_r>
 800c362:	6813      	ldr	r3, [r2, #0]
 800c364:	1c58      	adds	r0, r3, #1
 800c366:	6010      	str	r0, [r2, #0]
 800c368:	7019      	strb	r1, [r3, #0]
 800c36a:	4608      	mov	r0, r1
 800c36c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c370:	4770      	bx	lr

0800c372 <__sfputs_r>:
 800c372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c374:	4606      	mov	r6, r0
 800c376:	460f      	mov	r7, r1
 800c378:	4614      	mov	r4, r2
 800c37a:	18d5      	adds	r5, r2, r3
 800c37c:	42ac      	cmp	r4, r5
 800c37e:	d101      	bne.n	800c384 <__sfputs_r+0x12>
 800c380:	2000      	movs	r0, #0
 800c382:	e007      	b.n	800c394 <__sfputs_r+0x22>
 800c384:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c388:	463a      	mov	r2, r7
 800c38a:	4630      	mov	r0, r6
 800c38c:	f7ff ffda 	bl	800c344 <__sfputc_r>
 800c390:	1c43      	adds	r3, r0, #1
 800c392:	d1f3      	bne.n	800c37c <__sfputs_r+0xa>
 800c394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c398 <_vfiprintf_r>:
 800c398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c39c:	460d      	mov	r5, r1
 800c39e:	b09d      	sub	sp, #116	@ 0x74
 800c3a0:	4614      	mov	r4, r2
 800c3a2:	4698      	mov	r8, r3
 800c3a4:	4606      	mov	r6, r0
 800c3a6:	b118      	cbz	r0, 800c3b0 <_vfiprintf_r+0x18>
 800c3a8:	6a03      	ldr	r3, [r0, #32]
 800c3aa:	b90b      	cbnz	r3, 800c3b0 <_vfiprintf_r+0x18>
 800c3ac:	f7fe fae2 	bl	800a974 <__sinit>
 800c3b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c3b2:	07d9      	lsls	r1, r3, #31
 800c3b4:	d405      	bmi.n	800c3c2 <_vfiprintf_r+0x2a>
 800c3b6:	89ab      	ldrh	r3, [r5, #12]
 800c3b8:	059a      	lsls	r2, r3, #22
 800c3ba:	d402      	bmi.n	800c3c2 <_vfiprintf_r+0x2a>
 800c3bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c3be:	f7fe fcdc 	bl	800ad7a <__retarget_lock_acquire_recursive>
 800c3c2:	89ab      	ldrh	r3, [r5, #12]
 800c3c4:	071b      	lsls	r3, r3, #28
 800c3c6:	d501      	bpl.n	800c3cc <_vfiprintf_r+0x34>
 800c3c8:	692b      	ldr	r3, [r5, #16]
 800c3ca:	b99b      	cbnz	r3, 800c3f4 <_vfiprintf_r+0x5c>
 800c3cc:	4629      	mov	r1, r5
 800c3ce:	4630      	mov	r0, r6
 800c3d0:	f7fe fc00 	bl	800abd4 <__swsetup_r>
 800c3d4:	b170      	cbz	r0, 800c3f4 <_vfiprintf_r+0x5c>
 800c3d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c3d8:	07dc      	lsls	r4, r3, #31
 800c3da:	d504      	bpl.n	800c3e6 <_vfiprintf_r+0x4e>
 800c3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e0:	b01d      	add	sp, #116	@ 0x74
 800c3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3e6:	89ab      	ldrh	r3, [r5, #12]
 800c3e8:	0598      	lsls	r0, r3, #22
 800c3ea:	d4f7      	bmi.n	800c3dc <_vfiprintf_r+0x44>
 800c3ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c3ee:	f7fe fcc5 	bl	800ad7c <__retarget_lock_release_recursive>
 800c3f2:	e7f3      	b.n	800c3dc <_vfiprintf_r+0x44>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3f8:	2320      	movs	r3, #32
 800c3fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c3fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800c402:	2330      	movs	r3, #48	@ 0x30
 800c404:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c5b4 <_vfiprintf_r+0x21c>
 800c408:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c40c:	f04f 0901 	mov.w	r9, #1
 800c410:	4623      	mov	r3, r4
 800c412:	469a      	mov	sl, r3
 800c414:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c418:	b10a      	cbz	r2, 800c41e <_vfiprintf_r+0x86>
 800c41a:	2a25      	cmp	r2, #37	@ 0x25
 800c41c:	d1f9      	bne.n	800c412 <_vfiprintf_r+0x7a>
 800c41e:	ebba 0b04 	subs.w	fp, sl, r4
 800c422:	d00b      	beq.n	800c43c <_vfiprintf_r+0xa4>
 800c424:	465b      	mov	r3, fp
 800c426:	4622      	mov	r2, r4
 800c428:	4629      	mov	r1, r5
 800c42a:	4630      	mov	r0, r6
 800c42c:	f7ff ffa1 	bl	800c372 <__sfputs_r>
 800c430:	3001      	adds	r0, #1
 800c432:	f000 80a7 	beq.w	800c584 <_vfiprintf_r+0x1ec>
 800c436:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c438:	445a      	add	r2, fp
 800c43a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c43c:	f89a 3000 	ldrb.w	r3, [sl]
 800c440:	2b00      	cmp	r3, #0
 800c442:	f000 809f 	beq.w	800c584 <_vfiprintf_r+0x1ec>
 800c446:	2300      	movs	r3, #0
 800c448:	f04f 32ff 	mov.w	r2, #4294967295
 800c44c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c450:	f10a 0a01 	add.w	sl, sl, #1
 800c454:	9304      	str	r3, [sp, #16]
 800c456:	9307      	str	r3, [sp, #28]
 800c458:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c45c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c45e:	4654      	mov	r4, sl
 800c460:	2205      	movs	r2, #5
 800c462:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c466:	4853      	ldr	r0, [pc, #332]	@ (800c5b4 <_vfiprintf_r+0x21c>)
 800c468:	f7f3 feba 	bl	80001e0 <memchr>
 800c46c:	9a04      	ldr	r2, [sp, #16]
 800c46e:	b9d8      	cbnz	r0, 800c4a8 <_vfiprintf_r+0x110>
 800c470:	06d1      	lsls	r1, r2, #27
 800c472:	bf44      	itt	mi
 800c474:	2320      	movmi	r3, #32
 800c476:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c47a:	0713      	lsls	r3, r2, #28
 800c47c:	bf44      	itt	mi
 800c47e:	232b      	movmi	r3, #43	@ 0x2b
 800c480:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c484:	f89a 3000 	ldrb.w	r3, [sl]
 800c488:	2b2a      	cmp	r3, #42	@ 0x2a
 800c48a:	d015      	beq.n	800c4b8 <_vfiprintf_r+0x120>
 800c48c:	9a07      	ldr	r2, [sp, #28]
 800c48e:	4654      	mov	r4, sl
 800c490:	2000      	movs	r0, #0
 800c492:	f04f 0c0a 	mov.w	ip, #10
 800c496:	4621      	mov	r1, r4
 800c498:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c49c:	3b30      	subs	r3, #48	@ 0x30
 800c49e:	2b09      	cmp	r3, #9
 800c4a0:	d94b      	bls.n	800c53a <_vfiprintf_r+0x1a2>
 800c4a2:	b1b0      	cbz	r0, 800c4d2 <_vfiprintf_r+0x13a>
 800c4a4:	9207      	str	r2, [sp, #28]
 800c4a6:	e014      	b.n	800c4d2 <_vfiprintf_r+0x13a>
 800c4a8:	eba0 0308 	sub.w	r3, r0, r8
 800c4ac:	fa09 f303 	lsl.w	r3, r9, r3
 800c4b0:	4313      	orrs	r3, r2
 800c4b2:	9304      	str	r3, [sp, #16]
 800c4b4:	46a2      	mov	sl, r4
 800c4b6:	e7d2      	b.n	800c45e <_vfiprintf_r+0xc6>
 800c4b8:	9b03      	ldr	r3, [sp, #12]
 800c4ba:	1d19      	adds	r1, r3, #4
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	9103      	str	r1, [sp, #12]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	bfbb      	ittet	lt
 800c4c4:	425b      	neglt	r3, r3
 800c4c6:	f042 0202 	orrlt.w	r2, r2, #2
 800c4ca:	9307      	strge	r3, [sp, #28]
 800c4cc:	9307      	strlt	r3, [sp, #28]
 800c4ce:	bfb8      	it	lt
 800c4d0:	9204      	strlt	r2, [sp, #16]
 800c4d2:	7823      	ldrb	r3, [r4, #0]
 800c4d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c4d6:	d10a      	bne.n	800c4ee <_vfiprintf_r+0x156>
 800c4d8:	7863      	ldrb	r3, [r4, #1]
 800c4da:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4dc:	d132      	bne.n	800c544 <_vfiprintf_r+0x1ac>
 800c4de:	9b03      	ldr	r3, [sp, #12]
 800c4e0:	1d1a      	adds	r2, r3, #4
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	9203      	str	r2, [sp, #12]
 800c4e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c4ea:	3402      	adds	r4, #2
 800c4ec:	9305      	str	r3, [sp, #20]
 800c4ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c5c4 <_vfiprintf_r+0x22c>
 800c4f2:	7821      	ldrb	r1, [r4, #0]
 800c4f4:	2203      	movs	r2, #3
 800c4f6:	4650      	mov	r0, sl
 800c4f8:	f7f3 fe72 	bl	80001e0 <memchr>
 800c4fc:	b138      	cbz	r0, 800c50e <_vfiprintf_r+0x176>
 800c4fe:	9b04      	ldr	r3, [sp, #16]
 800c500:	eba0 000a 	sub.w	r0, r0, sl
 800c504:	2240      	movs	r2, #64	@ 0x40
 800c506:	4082      	lsls	r2, r0
 800c508:	4313      	orrs	r3, r2
 800c50a:	3401      	adds	r4, #1
 800c50c:	9304      	str	r3, [sp, #16]
 800c50e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c512:	4829      	ldr	r0, [pc, #164]	@ (800c5b8 <_vfiprintf_r+0x220>)
 800c514:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c518:	2206      	movs	r2, #6
 800c51a:	f7f3 fe61 	bl	80001e0 <memchr>
 800c51e:	2800      	cmp	r0, #0
 800c520:	d03f      	beq.n	800c5a2 <_vfiprintf_r+0x20a>
 800c522:	4b26      	ldr	r3, [pc, #152]	@ (800c5bc <_vfiprintf_r+0x224>)
 800c524:	bb1b      	cbnz	r3, 800c56e <_vfiprintf_r+0x1d6>
 800c526:	9b03      	ldr	r3, [sp, #12]
 800c528:	3307      	adds	r3, #7
 800c52a:	f023 0307 	bic.w	r3, r3, #7
 800c52e:	3308      	adds	r3, #8
 800c530:	9303      	str	r3, [sp, #12]
 800c532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c534:	443b      	add	r3, r7
 800c536:	9309      	str	r3, [sp, #36]	@ 0x24
 800c538:	e76a      	b.n	800c410 <_vfiprintf_r+0x78>
 800c53a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c53e:	460c      	mov	r4, r1
 800c540:	2001      	movs	r0, #1
 800c542:	e7a8      	b.n	800c496 <_vfiprintf_r+0xfe>
 800c544:	2300      	movs	r3, #0
 800c546:	3401      	adds	r4, #1
 800c548:	9305      	str	r3, [sp, #20]
 800c54a:	4619      	mov	r1, r3
 800c54c:	f04f 0c0a 	mov.w	ip, #10
 800c550:	4620      	mov	r0, r4
 800c552:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c556:	3a30      	subs	r2, #48	@ 0x30
 800c558:	2a09      	cmp	r2, #9
 800c55a:	d903      	bls.n	800c564 <_vfiprintf_r+0x1cc>
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d0c6      	beq.n	800c4ee <_vfiprintf_r+0x156>
 800c560:	9105      	str	r1, [sp, #20]
 800c562:	e7c4      	b.n	800c4ee <_vfiprintf_r+0x156>
 800c564:	fb0c 2101 	mla	r1, ip, r1, r2
 800c568:	4604      	mov	r4, r0
 800c56a:	2301      	movs	r3, #1
 800c56c:	e7f0      	b.n	800c550 <_vfiprintf_r+0x1b8>
 800c56e:	ab03      	add	r3, sp, #12
 800c570:	9300      	str	r3, [sp, #0]
 800c572:	462a      	mov	r2, r5
 800c574:	4b12      	ldr	r3, [pc, #72]	@ (800c5c0 <_vfiprintf_r+0x228>)
 800c576:	a904      	add	r1, sp, #16
 800c578:	4630      	mov	r0, r6
 800c57a:	f7fd fcf9 	bl	8009f70 <_printf_float>
 800c57e:	4607      	mov	r7, r0
 800c580:	1c78      	adds	r0, r7, #1
 800c582:	d1d6      	bne.n	800c532 <_vfiprintf_r+0x19a>
 800c584:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c586:	07d9      	lsls	r1, r3, #31
 800c588:	d405      	bmi.n	800c596 <_vfiprintf_r+0x1fe>
 800c58a:	89ab      	ldrh	r3, [r5, #12]
 800c58c:	059a      	lsls	r2, r3, #22
 800c58e:	d402      	bmi.n	800c596 <_vfiprintf_r+0x1fe>
 800c590:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c592:	f7fe fbf3 	bl	800ad7c <__retarget_lock_release_recursive>
 800c596:	89ab      	ldrh	r3, [r5, #12]
 800c598:	065b      	lsls	r3, r3, #25
 800c59a:	f53f af1f 	bmi.w	800c3dc <_vfiprintf_r+0x44>
 800c59e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5a0:	e71e      	b.n	800c3e0 <_vfiprintf_r+0x48>
 800c5a2:	ab03      	add	r3, sp, #12
 800c5a4:	9300      	str	r3, [sp, #0]
 800c5a6:	462a      	mov	r2, r5
 800c5a8:	4b05      	ldr	r3, [pc, #20]	@ (800c5c0 <_vfiprintf_r+0x228>)
 800c5aa:	a904      	add	r1, sp, #16
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7fd ff77 	bl	800a4a0 <_printf_i>
 800c5b2:	e7e4      	b.n	800c57e <_vfiprintf_r+0x1e6>
 800c5b4:	0801140e 	.word	0x0801140e
 800c5b8:	08011418 	.word	0x08011418
 800c5bc:	08009f71 	.word	0x08009f71
 800c5c0:	0800c373 	.word	0x0800c373
 800c5c4:	08011414 	.word	0x08011414

0800c5c8 <__swhatbuf_r>:
 800c5c8:	b570      	push	{r4, r5, r6, lr}
 800c5ca:	460c      	mov	r4, r1
 800c5cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5d0:	2900      	cmp	r1, #0
 800c5d2:	b096      	sub	sp, #88	@ 0x58
 800c5d4:	4615      	mov	r5, r2
 800c5d6:	461e      	mov	r6, r3
 800c5d8:	da0d      	bge.n	800c5f6 <__swhatbuf_r+0x2e>
 800c5da:	89a3      	ldrh	r3, [r4, #12]
 800c5dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c5e0:	f04f 0100 	mov.w	r1, #0
 800c5e4:	bf14      	ite	ne
 800c5e6:	2340      	movne	r3, #64	@ 0x40
 800c5e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c5ec:	2000      	movs	r0, #0
 800c5ee:	6031      	str	r1, [r6, #0]
 800c5f0:	602b      	str	r3, [r5, #0]
 800c5f2:	b016      	add	sp, #88	@ 0x58
 800c5f4:	bd70      	pop	{r4, r5, r6, pc}
 800c5f6:	466a      	mov	r2, sp
 800c5f8:	f000 f87c 	bl	800c6f4 <_fstat_r>
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	dbec      	blt.n	800c5da <__swhatbuf_r+0x12>
 800c600:	9901      	ldr	r1, [sp, #4]
 800c602:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c606:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c60a:	4259      	negs	r1, r3
 800c60c:	4159      	adcs	r1, r3
 800c60e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c612:	e7eb      	b.n	800c5ec <__swhatbuf_r+0x24>

0800c614 <__smakebuf_r>:
 800c614:	898b      	ldrh	r3, [r1, #12]
 800c616:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c618:	079d      	lsls	r5, r3, #30
 800c61a:	4606      	mov	r6, r0
 800c61c:	460c      	mov	r4, r1
 800c61e:	d507      	bpl.n	800c630 <__smakebuf_r+0x1c>
 800c620:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c624:	6023      	str	r3, [r4, #0]
 800c626:	6123      	str	r3, [r4, #16]
 800c628:	2301      	movs	r3, #1
 800c62a:	6163      	str	r3, [r4, #20]
 800c62c:	b003      	add	sp, #12
 800c62e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c630:	ab01      	add	r3, sp, #4
 800c632:	466a      	mov	r2, sp
 800c634:	f7ff ffc8 	bl	800c5c8 <__swhatbuf_r>
 800c638:	9f00      	ldr	r7, [sp, #0]
 800c63a:	4605      	mov	r5, r0
 800c63c:	4639      	mov	r1, r7
 800c63e:	4630      	mov	r0, r6
 800c640:	f7ff fa7a 	bl	800bb38 <_malloc_r>
 800c644:	b948      	cbnz	r0, 800c65a <__smakebuf_r+0x46>
 800c646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c64a:	059a      	lsls	r2, r3, #22
 800c64c:	d4ee      	bmi.n	800c62c <__smakebuf_r+0x18>
 800c64e:	f023 0303 	bic.w	r3, r3, #3
 800c652:	f043 0302 	orr.w	r3, r3, #2
 800c656:	81a3      	strh	r3, [r4, #12]
 800c658:	e7e2      	b.n	800c620 <__smakebuf_r+0xc>
 800c65a:	89a3      	ldrh	r3, [r4, #12]
 800c65c:	6020      	str	r0, [r4, #0]
 800c65e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c662:	81a3      	strh	r3, [r4, #12]
 800c664:	9b01      	ldr	r3, [sp, #4]
 800c666:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c66a:	b15b      	cbz	r3, 800c684 <__smakebuf_r+0x70>
 800c66c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c670:	4630      	mov	r0, r6
 800c672:	f000 f851 	bl	800c718 <_isatty_r>
 800c676:	b128      	cbz	r0, 800c684 <__smakebuf_r+0x70>
 800c678:	89a3      	ldrh	r3, [r4, #12]
 800c67a:	f023 0303 	bic.w	r3, r3, #3
 800c67e:	f043 0301 	orr.w	r3, r3, #1
 800c682:	81a3      	strh	r3, [r4, #12]
 800c684:	89a3      	ldrh	r3, [r4, #12]
 800c686:	431d      	orrs	r5, r3
 800c688:	81a5      	strh	r5, [r4, #12]
 800c68a:	e7cf      	b.n	800c62c <__smakebuf_r+0x18>

0800c68c <_putc_r>:
 800c68c:	b570      	push	{r4, r5, r6, lr}
 800c68e:	460d      	mov	r5, r1
 800c690:	4614      	mov	r4, r2
 800c692:	4606      	mov	r6, r0
 800c694:	b118      	cbz	r0, 800c69e <_putc_r+0x12>
 800c696:	6a03      	ldr	r3, [r0, #32]
 800c698:	b90b      	cbnz	r3, 800c69e <_putc_r+0x12>
 800c69a:	f7fe f96b 	bl	800a974 <__sinit>
 800c69e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6a0:	07d8      	lsls	r0, r3, #31
 800c6a2:	d405      	bmi.n	800c6b0 <_putc_r+0x24>
 800c6a4:	89a3      	ldrh	r3, [r4, #12]
 800c6a6:	0599      	lsls	r1, r3, #22
 800c6a8:	d402      	bmi.n	800c6b0 <_putc_r+0x24>
 800c6aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6ac:	f7fe fb65 	bl	800ad7a <__retarget_lock_acquire_recursive>
 800c6b0:	68a3      	ldr	r3, [r4, #8]
 800c6b2:	3b01      	subs	r3, #1
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	60a3      	str	r3, [r4, #8]
 800c6b8:	da05      	bge.n	800c6c6 <_putc_r+0x3a>
 800c6ba:	69a2      	ldr	r2, [r4, #24]
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	db12      	blt.n	800c6e6 <_putc_r+0x5a>
 800c6c0:	b2eb      	uxtb	r3, r5
 800c6c2:	2b0a      	cmp	r3, #10
 800c6c4:	d00f      	beq.n	800c6e6 <_putc_r+0x5a>
 800c6c6:	6823      	ldr	r3, [r4, #0]
 800c6c8:	1c5a      	adds	r2, r3, #1
 800c6ca:	6022      	str	r2, [r4, #0]
 800c6cc:	701d      	strb	r5, [r3, #0]
 800c6ce:	b2ed      	uxtb	r5, r5
 800c6d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6d2:	07da      	lsls	r2, r3, #31
 800c6d4:	d405      	bmi.n	800c6e2 <_putc_r+0x56>
 800c6d6:	89a3      	ldrh	r3, [r4, #12]
 800c6d8:	059b      	lsls	r3, r3, #22
 800c6da:	d402      	bmi.n	800c6e2 <_putc_r+0x56>
 800c6dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6de:	f7fe fb4d 	bl	800ad7c <__retarget_lock_release_recursive>
 800c6e2:	4628      	mov	r0, r5
 800c6e4:	bd70      	pop	{r4, r5, r6, pc}
 800c6e6:	4629      	mov	r1, r5
 800c6e8:	4622      	mov	r2, r4
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f7fe fa33 	bl	800ab56 <__swbuf_r>
 800c6f0:	4605      	mov	r5, r0
 800c6f2:	e7ed      	b.n	800c6d0 <_putc_r+0x44>

0800c6f4 <_fstat_r>:
 800c6f4:	b538      	push	{r3, r4, r5, lr}
 800c6f6:	4d07      	ldr	r5, [pc, #28]	@ (800c714 <_fstat_r+0x20>)
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	4604      	mov	r4, r0
 800c6fc:	4608      	mov	r0, r1
 800c6fe:	4611      	mov	r1, r2
 800c700:	602b      	str	r3, [r5, #0]
 800c702:	f7f9 fa99 	bl	8005c38 <_fstat>
 800c706:	1c43      	adds	r3, r0, #1
 800c708:	d102      	bne.n	800c710 <_fstat_r+0x1c>
 800c70a:	682b      	ldr	r3, [r5, #0]
 800c70c:	b103      	cbz	r3, 800c710 <_fstat_r+0x1c>
 800c70e:	6023      	str	r3, [r4, #0]
 800c710:	bd38      	pop	{r3, r4, r5, pc}
 800c712:	bf00      	nop
 800c714:	200081ac 	.word	0x200081ac

0800c718 <_isatty_r>:
 800c718:	b538      	push	{r3, r4, r5, lr}
 800c71a:	4d06      	ldr	r5, [pc, #24]	@ (800c734 <_isatty_r+0x1c>)
 800c71c:	2300      	movs	r3, #0
 800c71e:	4604      	mov	r4, r0
 800c720:	4608      	mov	r0, r1
 800c722:	602b      	str	r3, [r5, #0]
 800c724:	f7f9 fa98 	bl	8005c58 <_isatty>
 800c728:	1c43      	adds	r3, r0, #1
 800c72a:	d102      	bne.n	800c732 <_isatty_r+0x1a>
 800c72c:	682b      	ldr	r3, [r5, #0]
 800c72e:	b103      	cbz	r3, 800c732 <_isatty_r+0x1a>
 800c730:	6023      	str	r3, [r4, #0]
 800c732:	bd38      	pop	{r3, r4, r5, pc}
 800c734:	200081ac 	.word	0x200081ac

0800c738 <_sbrk_r>:
 800c738:	b538      	push	{r3, r4, r5, lr}
 800c73a:	4d06      	ldr	r5, [pc, #24]	@ (800c754 <_sbrk_r+0x1c>)
 800c73c:	2300      	movs	r3, #0
 800c73e:	4604      	mov	r4, r0
 800c740:	4608      	mov	r0, r1
 800c742:	602b      	str	r3, [r5, #0]
 800c744:	f7f9 faa0 	bl	8005c88 <_sbrk>
 800c748:	1c43      	adds	r3, r0, #1
 800c74a:	d102      	bne.n	800c752 <_sbrk_r+0x1a>
 800c74c:	682b      	ldr	r3, [r5, #0]
 800c74e:	b103      	cbz	r3, 800c752 <_sbrk_r+0x1a>
 800c750:	6023      	str	r3, [r4, #0]
 800c752:	bd38      	pop	{r3, r4, r5, pc}
 800c754:	200081ac 	.word	0x200081ac

0800c758 <__assert_func>:
 800c758:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c75a:	4614      	mov	r4, r2
 800c75c:	461a      	mov	r2, r3
 800c75e:	4b09      	ldr	r3, [pc, #36]	@ (800c784 <__assert_func+0x2c>)
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4605      	mov	r5, r0
 800c764:	68d8      	ldr	r0, [r3, #12]
 800c766:	b14c      	cbz	r4, 800c77c <__assert_func+0x24>
 800c768:	4b07      	ldr	r3, [pc, #28]	@ (800c788 <__assert_func+0x30>)
 800c76a:	9100      	str	r1, [sp, #0]
 800c76c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c770:	4906      	ldr	r1, [pc, #24]	@ (800c78c <__assert_func+0x34>)
 800c772:	462b      	mov	r3, r5
 800c774:	f000 f842 	bl	800c7fc <fiprintf>
 800c778:	f000 f852 	bl	800c820 <abort>
 800c77c:	4b04      	ldr	r3, [pc, #16]	@ (800c790 <__assert_func+0x38>)
 800c77e:	461c      	mov	r4, r3
 800c780:	e7f3      	b.n	800c76a <__assert_func+0x12>
 800c782:	bf00      	nop
 800c784:	20000038 	.word	0x20000038
 800c788:	08011429 	.word	0x08011429
 800c78c:	08011436 	.word	0x08011436
 800c790:	08011464 	.word	0x08011464

0800c794 <_calloc_r>:
 800c794:	b570      	push	{r4, r5, r6, lr}
 800c796:	fba1 5402 	umull	r5, r4, r1, r2
 800c79a:	b934      	cbnz	r4, 800c7aa <_calloc_r+0x16>
 800c79c:	4629      	mov	r1, r5
 800c79e:	f7ff f9cb 	bl	800bb38 <_malloc_r>
 800c7a2:	4606      	mov	r6, r0
 800c7a4:	b928      	cbnz	r0, 800c7b2 <_calloc_r+0x1e>
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	bd70      	pop	{r4, r5, r6, pc}
 800c7aa:	220c      	movs	r2, #12
 800c7ac:	6002      	str	r2, [r0, #0]
 800c7ae:	2600      	movs	r6, #0
 800c7b0:	e7f9      	b.n	800c7a6 <_calloc_r+0x12>
 800c7b2:	462a      	mov	r2, r5
 800c7b4:	4621      	mov	r1, r4
 800c7b6:	f7fe fa63 	bl	800ac80 <memset>
 800c7ba:	e7f4      	b.n	800c7a6 <_calloc_r+0x12>

0800c7bc <__ascii_mbtowc>:
 800c7bc:	b082      	sub	sp, #8
 800c7be:	b901      	cbnz	r1, 800c7c2 <__ascii_mbtowc+0x6>
 800c7c0:	a901      	add	r1, sp, #4
 800c7c2:	b142      	cbz	r2, 800c7d6 <__ascii_mbtowc+0x1a>
 800c7c4:	b14b      	cbz	r3, 800c7da <__ascii_mbtowc+0x1e>
 800c7c6:	7813      	ldrb	r3, [r2, #0]
 800c7c8:	600b      	str	r3, [r1, #0]
 800c7ca:	7812      	ldrb	r2, [r2, #0]
 800c7cc:	1e10      	subs	r0, r2, #0
 800c7ce:	bf18      	it	ne
 800c7d0:	2001      	movne	r0, #1
 800c7d2:	b002      	add	sp, #8
 800c7d4:	4770      	bx	lr
 800c7d6:	4610      	mov	r0, r2
 800c7d8:	e7fb      	b.n	800c7d2 <__ascii_mbtowc+0x16>
 800c7da:	f06f 0001 	mvn.w	r0, #1
 800c7de:	e7f8      	b.n	800c7d2 <__ascii_mbtowc+0x16>

0800c7e0 <__ascii_wctomb>:
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	4608      	mov	r0, r1
 800c7e4:	b141      	cbz	r1, 800c7f8 <__ascii_wctomb+0x18>
 800c7e6:	2aff      	cmp	r2, #255	@ 0xff
 800c7e8:	d904      	bls.n	800c7f4 <__ascii_wctomb+0x14>
 800c7ea:	228a      	movs	r2, #138	@ 0x8a
 800c7ec:	601a      	str	r2, [r3, #0]
 800c7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f2:	4770      	bx	lr
 800c7f4:	700a      	strb	r2, [r1, #0]
 800c7f6:	2001      	movs	r0, #1
 800c7f8:	4770      	bx	lr
	...

0800c7fc <fiprintf>:
 800c7fc:	b40e      	push	{r1, r2, r3}
 800c7fe:	b503      	push	{r0, r1, lr}
 800c800:	4601      	mov	r1, r0
 800c802:	ab03      	add	r3, sp, #12
 800c804:	4805      	ldr	r0, [pc, #20]	@ (800c81c <fiprintf+0x20>)
 800c806:	f853 2b04 	ldr.w	r2, [r3], #4
 800c80a:	6800      	ldr	r0, [r0, #0]
 800c80c:	9301      	str	r3, [sp, #4]
 800c80e:	f7ff fdc3 	bl	800c398 <_vfiprintf_r>
 800c812:	b002      	add	sp, #8
 800c814:	f85d eb04 	ldr.w	lr, [sp], #4
 800c818:	b003      	add	sp, #12
 800c81a:	4770      	bx	lr
 800c81c:	20000038 	.word	0x20000038

0800c820 <abort>:
 800c820:	b508      	push	{r3, lr}
 800c822:	2006      	movs	r0, #6
 800c824:	f000 f82c 	bl	800c880 <raise>
 800c828:	2001      	movs	r0, #1
 800c82a:	f7f9 f9d1 	bl	8005bd0 <_exit>

0800c82e <_raise_r>:
 800c82e:	291f      	cmp	r1, #31
 800c830:	b538      	push	{r3, r4, r5, lr}
 800c832:	4605      	mov	r5, r0
 800c834:	460c      	mov	r4, r1
 800c836:	d904      	bls.n	800c842 <_raise_r+0x14>
 800c838:	2316      	movs	r3, #22
 800c83a:	6003      	str	r3, [r0, #0]
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295
 800c840:	bd38      	pop	{r3, r4, r5, pc}
 800c842:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c844:	b112      	cbz	r2, 800c84c <_raise_r+0x1e>
 800c846:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c84a:	b94b      	cbnz	r3, 800c860 <_raise_r+0x32>
 800c84c:	4628      	mov	r0, r5
 800c84e:	f000 f831 	bl	800c8b4 <_getpid_r>
 800c852:	4622      	mov	r2, r4
 800c854:	4601      	mov	r1, r0
 800c856:	4628      	mov	r0, r5
 800c858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c85c:	f000 b818 	b.w	800c890 <_kill_r>
 800c860:	2b01      	cmp	r3, #1
 800c862:	d00a      	beq.n	800c87a <_raise_r+0x4c>
 800c864:	1c59      	adds	r1, r3, #1
 800c866:	d103      	bne.n	800c870 <_raise_r+0x42>
 800c868:	2316      	movs	r3, #22
 800c86a:	6003      	str	r3, [r0, #0]
 800c86c:	2001      	movs	r0, #1
 800c86e:	e7e7      	b.n	800c840 <_raise_r+0x12>
 800c870:	2100      	movs	r1, #0
 800c872:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c876:	4620      	mov	r0, r4
 800c878:	4798      	blx	r3
 800c87a:	2000      	movs	r0, #0
 800c87c:	e7e0      	b.n	800c840 <_raise_r+0x12>
	...

0800c880 <raise>:
 800c880:	4b02      	ldr	r3, [pc, #8]	@ (800c88c <raise+0xc>)
 800c882:	4601      	mov	r1, r0
 800c884:	6818      	ldr	r0, [r3, #0]
 800c886:	f7ff bfd2 	b.w	800c82e <_raise_r>
 800c88a:	bf00      	nop
 800c88c:	20000038 	.word	0x20000038

0800c890 <_kill_r>:
 800c890:	b538      	push	{r3, r4, r5, lr}
 800c892:	4d07      	ldr	r5, [pc, #28]	@ (800c8b0 <_kill_r+0x20>)
 800c894:	2300      	movs	r3, #0
 800c896:	4604      	mov	r4, r0
 800c898:	4608      	mov	r0, r1
 800c89a:	4611      	mov	r1, r2
 800c89c:	602b      	str	r3, [r5, #0]
 800c89e:	f7f9 f987 	bl	8005bb0 <_kill>
 800c8a2:	1c43      	adds	r3, r0, #1
 800c8a4:	d102      	bne.n	800c8ac <_kill_r+0x1c>
 800c8a6:	682b      	ldr	r3, [r5, #0]
 800c8a8:	b103      	cbz	r3, 800c8ac <_kill_r+0x1c>
 800c8aa:	6023      	str	r3, [r4, #0]
 800c8ac:	bd38      	pop	{r3, r4, r5, pc}
 800c8ae:	bf00      	nop
 800c8b0:	200081ac 	.word	0x200081ac

0800c8b4 <_getpid_r>:
 800c8b4:	f7f9 b974 	b.w	8005ba0 <_getpid>

0800c8b8 <_init>:
 800c8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ba:	bf00      	nop
 800c8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8be:	bc08      	pop	{r3}
 800c8c0:	469e      	mov	lr, r3
 800c8c2:	4770      	bx	lr

0800c8c4 <_fini>:
 800c8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c6:	bf00      	nop
 800c8c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ca:	bc08      	pop	{r3}
 800c8cc:	469e      	mov	lr, r3
 800c8ce:	4770      	bx	lr
