# Binary-Parallel-Adder
4-bit Binary Parallel Adder implemented using Verilog HDL on Xilinx Vivado
