
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_11

 (5 0)  (227 176)  (227 176)  routing T_5_11.sp4_v_b_0 <X> T_5_11.sp4_h_r_0
 (6 1)  (228 177)  (228 177)  routing T_5_11.sp4_v_b_0 <X> T_5_11.sp4_h_r_0


LogicTile_9_11

 (11 9)  (453 185)  (453 185)  routing T_9_11.sp4_h_l_37 <X> T_9_11.sp4_h_r_8
 (13 9)  (455 185)  (455 185)  routing T_9_11.sp4_h_l_37 <X> T_9_11.sp4_h_r_8


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (16 0)  (662 176)  (662 176)  IOB_0 IO Functioning bit
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (5 4)  (651 180)  (651 180)  routing T_13_11.span4_horz_45 <X> T_13_11.lc_trk_g0_5
 (6 4)  (652 180)  (652 180)  routing T_13_11.span4_horz_45 <X> T_13_11.lc_trk_g0_5
 (7 4)  (653 180)  (653 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (654 180)  (654 180)  routing T_13_11.span4_horz_45 <X> T_13_11.lc_trk_g0_5
 (13 4)  (659 180)  (659 180)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 180)  (662 180)  IOB_0 IO Functioning bit
 (8 5)  (654 181)  (654 181)  routing T_13_11.span4_horz_45 <X> T_13_11.lc_trk_g0_5
 (12 5)  (658 181)  (658 181)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (659 181)  (659 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (4 7)  (650 183)  (650 183)  routing T_13_11.span4_vert_b_6 <X> T_13_11.lc_trk_g0_6
 (5 7)  (651 183)  (651 183)  routing T_13_11.span4_vert_b_6 <X> T_13_11.lc_trk_g0_6
 (7 7)  (653 183)  (653 183)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0

 (13 10)  (659 186)  (659 186)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 186)  (662 186)  IOB_1 IO Functioning bit
 (13 11)  (659 187)  (659 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit
 (16 14)  (662 190)  (662 190)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_9

 (12 5)  (550 149)  (550 149)  routing T_11_9.sp4_h_r_5 <X> T_11_9.sp4_v_b_5


IO_Tile_13_9

 (0 0)  (646 144)  (646 144)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (663 147)  (663 147)  IOB_0 IO Functioning bit
 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_2 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_2 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (5 11)  (12 139)  (12 139)  routing T_0_8.logic_op_bnr_2 <X> T_0_8.lc_trk_g1_2
 (7 11)  (10 139)  (10 139)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnr_2 lc_trk_g1_2
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_2_8

 (27 0)  (99 128)  (99 128)  routing T_2_8.lc_trk_g1_0 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 128)  (101 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 128)  (103 128)  routing T_2_8.lc_trk_g1_4 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 128)  (104 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 128)  (106 128)  routing T_2_8.lc_trk_g1_4 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (41 0)  (113 128)  (113 128)  LC_0 Logic Functioning bit
 (43 0)  (115 128)  (115 128)  LC_0 Logic Functioning bit
 (45 0)  (117 128)  (117 128)  LC_0 Logic Functioning bit
 (47 0)  (119 128)  (119 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (41 1)  (113 129)  (113 129)  LC_0 Logic Functioning bit
 (43 1)  (115 129)  (115 129)  LC_0 Logic Functioning bit
 (44 1)  (116 129)  (116 129)  LC_0 Logic Functioning bit
 (2 2)  (74 130)  (74 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 131)  (72 131)  routing T_2_8.glb_netwk_1 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (14 4)  (86 132)  (86 132)  routing T_2_8.wire_logic_cluster/lc_0/out <X> T_2_8.lc_trk_g1_0
 (17 5)  (89 133)  (89 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (88 134)  (88 134)  routing T_2_8.sp4_v_b_5 <X> T_2_8.lc_trk_g1_5
 (17 6)  (89 134)  (89 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (90 134)  (90 134)  routing T_2_8.sp4_v_b_5 <X> T_2_8.lc_trk_g1_5
 (14 7)  (86 135)  (86 135)  routing T_2_8.sp4_h_r_4 <X> T_2_8.lc_trk_g1_4
 (15 7)  (87 135)  (87 135)  routing T_2_8.sp4_h_r_4 <X> T_2_8.lc_trk_g1_4
 (16 7)  (88 135)  (88 135)  routing T_2_8.sp4_h_r_4 <X> T_2_8.lc_trk_g1_4
 (17 7)  (89 135)  (89 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (1 14)  (73 142)  (73 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 143)  (72 143)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 143)  (73 143)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_7/s_r


LogicTile_4_8

 (14 0)  (182 128)  (182 128)  routing T_4_8.sp12_h_r_0 <X> T_4_8.lc_trk_g0_0
 (25 0)  (193 128)  (193 128)  routing T_4_8.bnr_op_2 <X> T_4_8.lc_trk_g0_2
 (26 0)  (194 128)  (194 128)  routing T_4_8.lc_trk_g2_6 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 128)  (195 128)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 128)  (197 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 128)  (198 128)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (36 0)  (204 128)  (204 128)  LC_0 Logic Functioning bit
 (37 0)  (205 128)  (205 128)  LC_0 Logic Functioning bit
 (38 0)  (206 128)  (206 128)  LC_0 Logic Functioning bit
 (39 0)  (207 128)  (207 128)  LC_0 Logic Functioning bit
 (40 0)  (208 128)  (208 128)  LC_0 Logic Functioning bit
 (41 0)  (209 128)  (209 128)  LC_0 Logic Functioning bit
 (42 0)  (210 128)  (210 128)  LC_0 Logic Functioning bit
 (43 0)  (211 128)  (211 128)  LC_0 Logic Functioning bit
 (14 1)  (182 129)  (182 129)  routing T_4_8.sp12_h_r_0 <X> T_4_8.lc_trk_g0_0
 (15 1)  (183 129)  (183 129)  routing T_4_8.sp12_h_r_0 <X> T_4_8.lc_trk_g0_0
 (17 1)  (185 129)  (185 129)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (190 129)  (190 129)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (193 129)  (193 129)  routing T_4_8.bnr_op_2 <X> T_4_8.lc_trk_g0_2
 (26 1)  (194 129)  (194 129)  routing T_4_8.lc_trk_g2_6 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 129)  (196 129)  routing T_4_8.lc_trk_g2_6 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 129)  (197 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (205 129)  (205 129)  LC_0 Logic Functioning bit
 (39 1)  (207 129)  (207 129)  LC_0 Logic Functioning bit
 (40 1)  (208 129)  (208 129)  LC_0 Logic Functioning bit
 (42 1)  (210 129)  (210 129)  LC_0 Logic Functioning bit
 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (189 130)  (189 130)  routing T_4_8.bnr_op_7 <X> T_4_8.lc_trk_g0_7
 (22 2)  (190 130)  (190 130)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (196 130)  (196 130)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 130)  (197 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 130)  (200 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 130)  (202 130)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 130)  (204 130)  LC_1 Logic Functioning bit
 (37 2)  (205 130)  (205 130)  LC_1 Logic Functioning bit
 (39 2)  (207 130)  (207 130)  LC_1 Logic Functioning bit
 (40 2)  (208 130)  (208 130)  LC_1 Logic Functioning bit
 (41 2)  (209 130)  (209 130)  LC_1 Logic Functioning bit
 (42 2)  (210 130)  (210 130)  LC_1 Logic Functioning bit
 (43 2)  (211 130)  (211 130)  LC_1 Logic Functioning bit
 (50 2)  (218 130)  (218 130)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (168 131)  (168 131)  routing T_4_8.glb_netwk_1 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (21 3)  (189 131)  (189 131)  routing T_4_8.bnr_op_7 <X> T_4_8.lc_trk_g0_7
 (26 3)  (194 131)  (194 131)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 131)  (196 131)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 131)  (197 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 131)  (198 131)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 131)  (199 131)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 131)  (204 131)  LC_1 Logic Functioning bit
 (37 3)  (205 131)  (205 131)  LC_1 Logic Functioning bit
 (38 3)  (206 131)  (206 131)  LC_1 Logic Functioning bit
 (39 3)  (207 131)  (207 131)  LC_1 Logic Functioning bit
 (40 3)  (208 131)  (208 131)  LC_1 Logic Functioning bit
 (41 3)  (209 131)  (209 131)  LC_1 Logic Functioning bit
 (42 3)  (210 131)  (210 131)  LC_1 Logic Functioning bit
 (43 3)  (211 131)  (211 131)  LC_1 Logic Functioning bit
 (1 4)  (169 132)  (169 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (176 132)  (176 132)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_h_r_4
 (9 4)  (177 132)  (177 132)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_h_r_4
 (14 4)  (182 132)  (182 132)  routing T_4_8.sp12_h_r_0 <X> T_4_8.lc_trk_g1_0
 (21 4)  (189 132)  (189 132)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (22 4)  (190 132)  (190 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (191 132)  (191 132)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (24 4)  (192 132)  (192 132)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (27 4)  (195 132)  (195 132)  routing T_4_8.lc_trk_g1_2 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 132)  (197 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 132)  (199 132)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 132)  (200 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 132)  (201 132)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (39 4)  (207 132)  (207 132)  LC_2 Logic Functioning bit
 (45 4)  (213 132)  (213 132)  LC_2 Logic Functioning bit
 (50 4)  (218 132)  (218 132)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (169 133)  (169 133)  routing T_4_8.lc_trk_g0_2 <X> T_4_8.wire_logic_cluster/lc_7/cen
 (14 5)  (182 133)  (182 133)  routing T_4_8.sp12_h_r_0 <X> T_4_8.lc_trk_g1_0
 (15 5)  (183 133)  (183 133)  routing T_4_8.sp12_h_r_0 <X> T_4_8.lc_trk_g1_0
 (17 5)  (185 133)  (185 133)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (189 133)  (189 133)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (22 5)  (190 133)  (190 133)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (191 133)  (191 133)  routing T_4_8.sp12_h_r_10 <X> T_4_8.lc_trk_g1_2
 (29 5)  (197 133)  (197 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 133)  (198 133)  routing T_4_8.lc_trk_g1_2 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 133)  (199 133)  routing T_4_8.lc_trk_g2_7 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (44 5)  (212 133)  (212 133)  LC_2 Logic Functioning bit
 (53 5)  (221 133)  (221 133)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (182 134)  (182 134)  routing T_4_8.sp4_v_b_4 <X> T_4_8.lc_trk_g1_4
 (17 6)  (185 134)  (185 134)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 134)  (186 134)  routing T_4_8.bnr_op_5 <X> T_4_8.lc_trk_g1_5
 (25 6)  (193 134)  (193 134)  routing T_4_8.bnr_op_6 <X> T_4_8.lc_trk_g1_6
 (16 7)  (184 135)  (184 135)  routing T_4_8.sp4_v_b_4 <X> T_4_8.lc_trk_g1_4
 (17 7)  (185 135)  (185 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (186 135)  (186 135)  routing T_4_8.bnr_op_5 <X> T_4_8.lc_trk_g1_5
 (22 7)  (190 135)  (190 135)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (193 135)  (193 135)  routing T_4_8.bnr_op_6 <X> T_4_8.lc_trk_g1_6
 (22 8)  (190 136)  (190 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (191 136)  (191 136)  routing T_4_8.sp4_h_r_27 <X> T_4_8.lc_trk_g2_3
 (24 8)  (192 136)  (192 136)  routing T_4_8.sp4_h_r_27 <X> T_4_8.lc_trk_g2_3
 (21 9)  (189 137)  (189 137)  routing T_4_8.sp4_h_r_27 <X> T_4_8.lc_trk_g2_3
 (22 9)  (190 137)  (190 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (191 137)  (191 137)  routing T_4_8.sp4_h_l_15 <X> T_4_8.lc_trk_g2_2
 (24 9)  (192 137)  (192 137)  routing T_4_8.sp4_h_l_15 <X> T_4_8.lc_trk_g2_2
 (25 9)  (193 137)  (193 137)  routing T_4_8.sp4_h_l_15 <X> T_4_8.lc_trk_g2_2
 (14 10)  (182 138)  (182 138)  routing T_4_8.sp4_v_b_36 <X> T_4_8.lc_trk_g2_4
 (21 10)  (189 138)  (189 138)  routing T_4_8.sp4_v_t_18 <X> T_4_8.lc_trk_g2_7
 (22 10)  (190 138)  (190 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (191 138)  (191 138)  routing T_4_8.sp4_v_t_18 <X> T_4_8.lc_trk_g2_7
 (28 10)  (196 138)  (196 138)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 138)  (197 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 138)  (200 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 138)  (202 138)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (14 11)  (182 139)  (182 139)  routing T_4_8.sp4_v_b_36 <X> T_4_8.lc_trk_g2_4
 (16 11)  (184 139)  (184 139)  routing T_4_8.sp4_v_b_36 <X> T_4_8.lc_trk_g2_4
 (17 11)  (185 139)  (185 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (190 139)  (190 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (194 139)  (194 139)  routing T_4_8.lc_trk_g1_2 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 139)  (195 139)  routing T_4_8.lc_trk_g1_2 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 139)  (197 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 139)  (198 139)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 139)  (199 139)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 139)  (200 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (202 139)  (202 139)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.input_2_5
 (38 11)  (206 139)  (206 139)  LC_5 Logic Functioning bit
 (26 12)  (194 140)  (194 140)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 140)  (195 140)  routing T_4_8.lc_trk_g1_6 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 140)  (197 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 140)  (198 140)  routing T_4_8.lc_trk_g1_6 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 140)  (199 140)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 140)  (200 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (208 140)  (208 140)  LC_6 Logic Functioning bit
 (42 12)  (210 140)  (210 140)  LC_6 Logic Functioning bit
 (46 12)  (214 140)  (214 140)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (218 140)  (218 140)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (195 141)  (195 141)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 141)  (197 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 141)  (198 141)  routing T_4_8.lc_trk_g1_6 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 141)  (199 141)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (37 13)  (205 141)  (205 141)  LC_6 Logic Functioning bit
 (40 13)  (208 141)  (208 141)  LC_6 Logic Functioning bit
 (42 13)  (210 141)  (210 141)  LC_6 Logic Functioning bit
 (0 14)  (168 142)  (168 142)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 142)  (169 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (169 143)  (169 143)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_7/s_r


LogicTile_5_8

 (14 0)  (236 128)  (236 128)  routing T_5_8.wire_logic_cluster/lc_0/out <X> T_5_8.lc_trk_g0_0
 (15 0)  (237 128)  (237 128)  routing T_5_8.sp4_h_l_4 <X> T_5_8.lc_trk_g0_1
 (16 0)  (238 128)  (238 128)  routing T_5_8.sp4_h_l_4 <X> T_5_8.lc_trk_g0_1
 (17 0)  (239 128)  (239 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (240 128)  (240 128)  routing T_5_8.sp4_h_l_4 <X> T_5_8.lc_trk_g0_1
 (21 0)  (243 128)  (243 128)  routing T_5_8.wire_logic_cluster/lc_3/out <X> T_5_8.lc_trk_g0_3
 (22 0)  (244 128)  (244 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (247 128)  (247 128)  routing T_5_8.sp4_v_b_10 <X> T_5_8.lc_trk_g0_2
 (28 0)  (250 128)  (250 128)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 128)  (251 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 128)  (253 128)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 128)  (254 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 128)  (257 128)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_0
 (17 1)  (239 129)  (239 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (240 129)  (240 129)  routing T_5_8.sp4_h_l_4 <X> T_5_8.lc_trk_g0_1
 (22 1)  (244 129)  (244 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (245 129)  (245 129)  routing T_5_8.sp4_v_b_10 <X> T_5_8.lc_trk_g0_2
 (25 1)  (247 129)  (247 129)  routing T_5_8.sp4_v_b_10 <X> T_5_8.lc_trk_g0_2
 (26 1)  (248 129)  (248 129)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 129)  (249 129)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 129)  (251 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 129)  (252 129)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 129)  (253 129)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 129)  (254 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (255 129)  (255 129)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_0
 (35 1)  (257 129)  (257 129)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_0
 (38 1)  (260 129)  (260 129)  LC_0 Logic Functioning bit
 (2 2)  (224 130)  (224 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (243 130)  (243 130)  routing T_5_8.bnr_op_7 <X> T_5_8.lc_trk_g0_7
 (22 2)  (244 130)  (244 130)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (247 130)  (247 130)  routing T_5_8.sp4_v_t_3 <X> T_5_8.lc_trk_g0_6
 (29 2)  (251 130)  (251 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 130)  (252 130)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 130)  (253 130)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 130)  (254 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 130)  (256 130)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 130)  (257 130)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.input_2_1
 (0 3)  (222 131)  (222 131)  routing T_5_8.glb_netwk_1 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (21 3)  (243 131)  (243 131)  routing T_5_8.bnr_op_7 <X> T_5_8.lc_trk_g0_7
 (22 3)  (244 131)  (244 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (245 131)  (245 131)  routing T_5_8.sp4_v_t_3 <X> T_5_8.lc_trk_g0_6
 (25 3)  (247 131)  (247 131)  routing T_5_8.sp4_v_t_3 <X> T_5_8.lc_trk_g0_6
 (26 3)  (248 131)  (248 131)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 131)  (249 131)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 131)  (251 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 131)  (252 131)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 131)  (253 131)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 131)  (254 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (255 131)  (255 131)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.input_2_1
 (37 3)  (259 131)  (259 131)  LC_1 Logic Functioning bit
 (22 4)  (244 132)  (244 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (245 132)  (245 132)  routing T_5_8.sp4_v_b_19 <X> T_5_8.lc_trk_g1_3
 (24 4)  (246 132)  (246 132)  routing T_5_8.sp4_v_b_19 <X> T_5_8.lc_trk_g1_3
 (29 4)  (251 132)  (251 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 132)  (253 132)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 132)  (254 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 132)  (255 132)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 132)  (258 132)  LC_2 Logic Functioning bit
 (50 4)  (272 132)  (272 132)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (244 133)  (244 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (248 133)  (248 133)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 133)  (249 133)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 133)  (251 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 133)  (253 133)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (22 6)  (244 134)  (244 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (251 134)  (251 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 134)  (254 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 134)  (255 134)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (40 6)  (262 134)  (262 134)  LC_3 Logic Functioning bit
 (45 6)  (267 134)  (267 134)  LC_3 Logic Functioning bit
 (48 6)  (270 134)  (270 134)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (272 134)  (272 134)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (244 135)  (244 135)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (246 135)  (246 135)  routing T_5_8.bot_op_6 <X> T_5_8.lc_trk_g1_6
 (26 7)  (248 135)  (248 135)  routing T_5_8.lc_trk_g0_3 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 135)  (251 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 135)  (253 135)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (39 7)  (261 135)  (261 135)  LC_3 Logic Functioning bit
 (51 7)  (273 135)  (273 135)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (238 136)  (238 136)  routing T_5_8.sp12_v_t_6 <X> T_5_8.lc_trk_g2_1
 (17 8)  (239 136)  (239 136)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (244 136)  (244 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (245 136)  (245 136)  routing T_5_8.sp12_v_b_11 <X> T_5_8.lc_trk_g2_3
 (25 8)  (247 136)  (247 136)  routing T_5_8.sp4_v_t_23 <X> T_5_8.lc_trk_g2_2
 (31 8)  (253 136)  (253 136)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 136)  (254 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 136)  (255 136)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 136)  (256 136)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 136)  (258 136)  LC_4 Logic Functioning bit
 (38 8)  (260 136)  (260 136)  LC_4 Logic Functioning bit
 (39 8)  (261 136)  (261 136)  LC_4 Logic Functioning bit
 (40 8)  (262 136)  (262 136)  LC_4 Logic Functioning bit
 (41 8)  (263 136)  (263 136)  LC_4 Logic Functioning bit
 (42 8)  (264 136)  (264 136)  LC_4 Logic Functioning bit
 (43 8)  (265 136)  (265 136)  LC_4 Logic Functioning bit
 (53 8)  (275 136)  (275 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (244 137)  (244 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (245 137)  (245 137)  routing T_5_8.sp4_v_t_23 <X> T_5_8.lc_trk_g2_2
 (25 9)  (247 137)  (247 137)  routing T_5_8.sp4_v_t_23 <X> T_5_8.lc_trk_g2_2
 (26 9)  (248 137)  (248 137)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 137)  (251 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (253 137)  (253 137)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 137)  (254 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (255 137)  (255 137)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.input_2_4
 (34 9)  (256 137)  (256 137)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.input_2_4
 (35 9)  (257 137)  (257 137)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.input_2_4
 (37 9)  (259 137)  (259 137)  LC_4 Logic Functioning bit
 (38 9)  (260 137)  (260 137)  LC_4 Logic Functioning bit
 (39 9)  (261 137)  (261 137)  LC_4 Logic Functioning bit
 (40 9)  (262 137)  (262 137)  LC_4 Logic Functioning bit
 (41 9)  (263 137)  (263 137)  LC_4 Logic Functioning bit
 (42 9)  (264 137)  (264 137)  LC_4 Logic Functioning bit
 (43 9)  (265 137)  (265 137)  LC_4 Logic Functioning bit
 (15 10)  (237 138)  (237 138)  routing T_5_8.sp4_h_r_45 <X> T_5_8.lc_trk_g2_5
 (16 10)  (238 138)  (238 138)  routing T_5_8.sp4_h_r_45 <X> T_5_8.lc_trk_g2_5
 (17 10)  (239 138)  (239 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (240 138)  (240 138)  routing T_5_8.sp4_h_r_45 <X> T_5_8.lc_trk_g2_5
 (21 10)  (243 138)  (243 138)  routing T_5_8.wire_logic_cluster/lc_7/out <X> T_5_8.lc_trk_g2_7
 (22 10)  (244 138)  (244 138)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (247 138)  (247 138)  routing T_5_8.sp4_v_b_38 <X> T_5_8.lc_trk_g2_6
 (26 10)  (248 138)  (248 138)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 138)  (249 138)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 138)  (250 138)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 138)  (251 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 138)  (254 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (257 138)  (257 138)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_5
 (18 11)  (240 139)  (240 139)  routing T_5_8.sp4_h_r_45 <X> T_5_8.lc_trk_g2_5
 (22 11)  (244 139)  (244 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (245 139)  (245 139)  routing T_5_8.sp4_v_b_38 <X> T_5_8.lc_trk_g2_6
 (25 11)  (247 139)  (247 139)  routing T_5_8.sp4_v_b_38 <X> T_5_8.lc_trk_g2_6
 (26 11)  (248 139)  (248 139)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 139)  (249 139)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 139)  (251 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 139)  (252 139)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 139)  (253 139)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 139)  (254 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (255 139)  (255 139)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_5
 (34 11)  (256 139)  (256 139)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_5
 (35 11)  (257 139)  (257 139)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_5
 (43 11)  (265 139)  (265 139)  LC_5 Logic Functioning bit
 (21 12)  (243 140)  (243 140)  routing T_5_8.rgt_op_3 <X> T_5_8.lc_trk_g3_3
 (22 12)  (244 140)  (244 140)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 140)  (246 140)  routing T_5_8.rgt_op_3 <X> T_5_8.lc_trk_g3_3
 (29 12)  (251 140)  (251 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 140)  (254 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 140)  (255 140)  routing T_5_8.lc_trk_g2_1 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 140)  (258 140)  LC_6 Logic Functioning bit
 (50 12)  (272 140)  (272 140)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (248 141)  (248 141)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 141)  (249 141)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 141)  (251 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (25 14)  (247 142)  (247 142)  routing T_5_8.rgt_op_6 <X> T_5_8.lc_trk_g3_6
 (26 14)  (248 142)  (248 142)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 142)  (249 142)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 142)  (250 142)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 142)  (251 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 142)  (254 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (257 142)  (257 142)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_7
 (22 15)  (244 143)  (244 143)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (246 143)  (246 143)  routing T_5_8.rgt_op_6 <X> T_5_8.lc_trk_g3_6
 (26 15)  (248 143)  (248 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 143)  (249 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 143)  (251 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 143)  (252 143)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 143)  (253 143)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 143)  (254 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (255 143)  (255 143)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_7
 (34 15)  (256 143)  (256 143)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_7
 (35 15)  (257 143)  (257 143)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.input_2_7
 (43 15)  (265 143)  (265 143)  LC_7 Logic Functioning bit


LogicTile_6_8

 (5 0)  (281 128)  (281 128)  routing T_6_8.sp4_v_b_6 <X> T_6_8.sp4_h_r_0
 (22 0)  (298 128)  (298 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (299 128)  (299 128)  routing T_6_8.sp4_v_b_19 <X> T_6_8.lc_trk_g0_3
 (24 0)  (300 128)  (300 128)  routing T_6_8.sp4_v_b_19 <X> T_6_8.lc_trk_g0_3
 (4 1)  (280 129)  (280 129)  routing T_6_8.sp4_v_b_6 <X> T_6_8.sp4_h_r_0
 (6 1)  (282 129)  (282 129)  routing T_6_8.sp4_v_b_6 <X> T_6_8.sp4_h_r_0
 (2 2)  (278 130)  (278 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (288 130)  (288 130)  routing T_6_8.sp4_v_b_2 <X> T_6_8.sp4_h_l_39
 (28 2)  (304 130)  (304 130)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 130)  (305 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 130)  (306 130)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 130)  (307 130)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 130)  (308 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 130)  (309 130)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 130)  (310 130)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 130)  (312 130)  LC_1 Logic Functioning bit
 (38 2)  (314 130)  (314 130)  LC_1 Logic Functioning bit
 (40 2)  (316 130)  (316 130)  LC_1 Logic Functioning bit
 (42 2)  (318 130)  (318 130)  LC_1 Logic Functioning bit
 (51 2)  (327 130)  (327 130)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (276 131)  (276 131)  routing T_6_8.glb_netwk_1 <X> T_6_8.wire_logic_cluster/lc_7/clk
 (26 3)  (302 131)  (302 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 131)  (303 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 131)  (304 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 131)  (305 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 131)  (306 131)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 131)  (307 131)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 131)  (312 131)  LC_1 Logic Functioning bit
 (38 3)  (314 131)  (314 131)  LC_1 Logic Functioning bit
 (51 3)  (327 131)  (327 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (297 132)  (297 132)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g1_3
 (22 4)  (298 132)  (298 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (299 132)  (299 132)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g1_3
 (36 4)  (312 132)  (312 132)  LC_2 Logic Functioning bit
 (39 4)  (315 132)  (315 132)  LC_2 Logic Functioning bit
 (40 4)  (316 132)  (316 132)  LC_2 Logic Functioning bit
 (43 4)  (319 132)  (319 132)  LC_2 Logic Functioning bit
 (50 4)  (326 132)  (326 132)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (290 133)  (290 133)  routing T_6_8.sp4_h_r_0 <X> T_6_8.lc_trk_g1_0
 (15 5)  (291 133)  (291 133)  routing T_6_8.sp4_h_r_0 <X> T_6_8.lc_trk_g1_0
 (16 5)  (292 133)  (292 133)  routing T_6_8.sp4_h_r_0 <X> T_6_8.lc_trk_g1_0
 (17 5)  (293 133)  (293 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (297 133)  (297 133)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g1_3
 (26 5)  (302 133)  (302 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 133)  (303 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 133)  (304 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 133)  (305 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (313 133)  (313 133)  LC_2 Logic Functioning bit
 (38 5)  (314 133)  (314 133)  LC_2 Logic Functioning bit
 (41 5)  (317 133)  (317 133)  LC_2 Logic Functioning bit
 (42 5)  (318 133)  (318 133)  LC_2 Logic Functioning bit
 (5 6)  (281 134)  (281 134)  routing T_6_8.sp4_v_b_3 <X> T_6_8.sp4_h_l_38
 (17 6)  (293 134)  (293 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 134)  (294 134)  routing T_6_8.wire_logic_cluster/lc_5/out <X> T_6_8.lc_trk_g1_5
 (21 6)  (297 134)  (297 134)  routing T_6_8.bnr_op_7 <X> T_6_8.lc_trk_g1_7
 (22 6)  (298 134)  (298 134)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (301 134)  (301 134)  routing T_6_8.wire_logic_cluster/lc_6/out <X> T_6_8.lc_trk_g1_6
 (26 6)  (302 134)  (302 134)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 134)  (303 134)  routing T_6_8.lc_trk_g1_5 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 134)  (305 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 134)  (306 134)  routing T_6_8.lc_trk_g1_5 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 134)  (307 134)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 134)  (308 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 134)  (309 134)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 134)  (312 134)  LC_3 Logic Functioning bit
 (37 6)  (313 134)  (313 134)  LC_3 Logic Functioning bit
 (42 6)  (318 134)  (318 134)  LC_3 Logic Functioning bit
 (43 6)  (319 134)  (319 134)  LC_3 Logic Functioning bit
 (45 6)  (321 134)  (321 134)  LC_3 Logic Functioning bit
 (47 6)  (323 134)  (323 134)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (326 134)  (326 134)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (297 135)  (297 135)  routing T_6_8.bnr_op_7 <X> T_6_8.lc_trk_g1_7
 (22 7)  (298 135)  (298 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (303 135)  (303 135)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 135)  (304 135)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 135)  (305 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 135)  (307 135)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (312 135)  (312 135)  LC_3 Logic Functioning bit
 (37 7)  (313 135)  (313 135)  LC_3 Logic Functioning bit
 (39 7)  (315 135)  (315 135)  LC_3 Logic Functioning bit
 (42 7)  (318 135)  (318 135)  LC_3 Logic Functioning bit
 (43 7)  (319 135)  (319 135)  LC_3 Logic Functioning bit
 (48 7)  (324 135)  (324 135)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (278 136)  (278 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 8)  (307 136)  (307 136)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 136)  (308 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 136)  (310 136)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 136)  (313 136)  LC_4 Logic Functioning bit
 (39 8)  (315 136)  (315 136)  LC_4 Logic Functioning bit
 (40 8)  (316 136)  (316 136)  LC_4 Logic Functioning bit
 (41 8)  (317 136)  (317 136)  LC_4 Logic Functioning bit
 (42 8)  (318 136)  (318 136)  LC_4 Logic Functioning bit
 (43 8)  (319 136)  (319 136)  LC_4 Logic Functioning bit
 (26 9)  (302 137)  (302 137)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 137)  (303 137)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 137)  (304 137)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 137)  (305 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 137)  (307 137)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 137)  (312 137)  LC_4 Logic Functioning bit
 (38 9)  (314 137)  (314 137)  LC_4 Logic Functioning bit
 (40 9)  (316 137)  (316 137)  LC_4 Logic Functioning bit
 (41 9)  (317 137)  (317 137)  LC_4 Logic Functioning bit
 (42 9)  (318 137)  (318 137)  LC_4 Logic Functioning bit
 (43 9)  (319 137)  (319 137)  LC_4 Logic Functioning bit
 (25 10)  (301 138)  (301 138)  routing T_6_8.bnl_op_6 <X> T_6_8.lc_trk_g2_6
 (28 10)  (304 138)  (304 138)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 138)  (305 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 138)  (306 138)  routing T_6_8.lc_trk_g2_4 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 138)  (308 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 138)  (310 138)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 138)  (312 138)  LC_5 Logic Functioning bit
 (37 10)  (313 138)  (313 138)  LC_5 Logic Functioning bit
 (38 10)  (314 138)  (314 138)  LC_5 Logic Functioning bit
 (39 10)  (315 138)  (315 138)  LC_5 Logic Functioning bit
 (40 10)  (316 138)  (316 138)  LC_5 Logic Functioning bit
 (41 10)  (317 138)  (317 138)  LC_5 Logic Functioning bit
 (42 10)  (318 138)  (318 138)  LC_5 Logic Functioning bit
 (43 10)  (319 138)  (319 138)  LC_5 Logic Functioning bit
 (50 10)  (326 138)  (326 138)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (289 139)  (289 139)  routing T_6_8.sp4_v_b_3 <X> T_6_8.sp4_h_l_45
 (14 11)  (290 139)  (290 139)  routing T_6_8.sp4_h_l_17 <X> T_6_8.lc_trk_g2_4
 (15 11)  (291 139)  (291 139)  routing T_6_8.sp4_h_l_17 <X> T_6_8.lc_trk_g2_4
 (16 11)  (292 139)  (292 139)  routing T_6_8.sp4_h_l_17 <X> T_6_8.lc_trk_g2_4
 (17 11)  (293 139)  (293 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (298 139)  (298 139)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (301 139)  (301 139)  routing T_6_8.bnl_op_6 <X> T_6_8.lc_trk_g2_6
 (27 11)  (303 139)  (303 139)  routing T_6_8.lc_trk_g1_0 <X> T_6_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 139)  (305 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 139)  (307 139)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (312 139)  (312 139)  LC_5 Logic Functioning bit
 (37 11)  (313 139)  (313 139)  LC_5 Logic Functioning bit
 (38 11)  (314 139)  (314 139)  LC_5 Logic Functioning bit
 (39 11)  (315 139)  (315 139)  LC_5 Logic Functioning bit
 (40 11)  (316 139)  (316 139)  LC_5 Logic Functioning bit
 (42 11)  (318 139)  (318 139)  LC_5 Logic Functioning bit
 (43 11)  (319 139)  (319 139)  LC_5 Logic Functioning bit
 (21 12)  (297 140)  (297 140)  routing T_6_8.wire_logic_cluster/lc_3/out <X> T_6_8.lc_trk_g3_3
 (22 12)  (298 140)  (298 140)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (301 140)  (301 140)  routing T_6_8.sp4_v_b_26 <X> T_6_8.lc_trk_g3_2
 (26 12)  (302 140)  (302 140)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 140)  (303 140)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 140)  (304 140)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 140)  (305 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 140)  (306 140)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 140)  (308 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (312 140)  (312 140)  LC_6 Logic Functioning bit
 (38 12)  (314 140)  (314 140)  LC_6 Logic Functioning bit
 (41 12)  (317 140)  (317 140)  LC_6 Logic Functioning bit
 (45 12)  (321 140)  (321 140)  LC_6 Logic Functioning bit
 (47 12)  (323 140)  (323 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (326 140)  (326 140)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (328 140)  (328 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (329 140)  (329 140)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (298 141)  (298 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (299 141)  (299 141)  routing T_6_8.sp4_v_b_26 <X> T_6_8.lc_trk_g3_2
 (26 13)  (302 141)  (302 141)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 141)  (303 141)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 141)  (305 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 141)  (307 141)  routing T_6_8.lc_trk_g0_3 <X> T_6_8.wire_logic_cluster/lc_6/in_3
 (37 13)  (313 141)  (313 141)  LC_6 Logic Functioning bit
 (38 13)  (314 141)  (314 141)  LC_6 Logic Functioning bit
 (39 13)  (315 141)  (315 141)  LC_6 Logic Functioning bit
 (41 13)  (317 141)  (317 141)  LC_6 Logic Functioning bit
 (48 13)  (324 141)  (324 141)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (276 142)  (276 142)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 142)  (277 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (290 142)  (290 142)  routing T_6_8.bnl_op_4 <X> T_6_8.lc_trk_g3_4
 (15 14)  (291 142)  (291 142)  routing T_6_8.sp4_v_t_32 <X> T_6_8.lc_trk_g3_5
 (16 14)  (292 142)  (292 142)  routing T_6_8.sp4_v_t_32 <X> T_6_8.lc_trk_g3_5
 (17 14)  (293 142)  (293 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (297 142)  (297 142)  routing T_6_8.bnl_op_7 <X> T_6_8.lc_trk_g3_7
 (22 14)  (298 142)  (298 142)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (302 142)  (302 142)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 142)  (303 142)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 142)  (304 142)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 142)  (305 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 142)  (308 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 142)  (310 142)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (41 14)  (317 142)  (317 142)  LC_7 Logic Functioning bit
 (43 14)  (319 142)  (319 142)  LC_7 Logic Functioning bit
 (0 15)  (276 143)  (276 143)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (277 143)  (277 143)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_7/s_r
 (14 15)  (290 143)  (290 143)  routing T_6_8.bnl_op_4 <X> T_6_8.lc_trk_g3_4
 (17 15)  (293 143)  (293 143)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (297 143)  (297 143)  routing T_6_8.bnl_op_7 <X> T_6_8.lc_trk_g3_7
 (26 15)  (302 143)  (302 143)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 143)  (303 143)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 143)  (305 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 143)  (306 143)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 143)  (307 143)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_7/in_3


LogicTile_7_8

 (5 10)  (339 138)  (339 138)  routing T_7_8.sp4_v_b_6 <X> T_7_8.sp4_h_l_43


LogicTile_9_8

 (5 0)  (447 128)  (447 128)  routing T_9_8.sp4_h_l_44 <X> T_9_8.sp4_h_r_0
 (4 1)  (446 129)  (446 129)  routing T_9_8.sp4_h_l_44 <X> T_9_8.sp4_h_r_0


IO_Tile_13_8

 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (12 6)  (658 134)  (658 134)  routing T_13_8.span4_horz_37 <X> T_13_8.span4_vert_t_14
 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (14 0)  (32 112)  (32 112)  routing T_1_7.wire_logic_cluster/lc_0/out <X> T_1_7.lc_trk_g0_0
 (17 0)  (35 112)  (35 112)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (36 112)  (36 112)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g0_1
 (21 0)  (39 112)  (39 112)  routing T_1_7.sp4_v_b_3 <X> T_1_7.lc_trk_g0_3
 (22 0)  (40 112)  (40 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (41 112)  (41 112)  routing T_1_7.sp4_v_b_3 <X> T_1_7.lc_trk_g0_3
 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 112)  (46 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 112)  (51 112)  routing T_1_7.lc_trk_g2_1 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 112)  (55 112)  LC_0 Logic Functioning bit
 (41 0)  (59 112)  (59 112)  LC_0 Logic Functioning bit
 (42 0)  (60 112)  (60 112)  LC_0 Logic Functioning bit
 (43 0)  (61 112)  (61 112)  LC_0 Logic Functioning bit
 (45 0)  (63 112)  (63 112)  LC_0 Logic Functioning bit
 (48 0)  (66 112)  (66 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (69 112)  (69 112)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (35 113)  (35 113)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (44 113)  (44 113)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 113)  (45 113)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 113)  (47 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 113)  (50 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (54 113)  (54 113)  LC_0 Logic Functioning bit
 (37 1)  (55 113)  (55 113)  LC_0 Logic Functioning bit
 (39 1)  (57 113)  (57 113)  LC_0 Logic Functioning bit
 (43 1)  (61 113)  (61 113)  LC_0 Logic Functioning bit
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 114)  (32 114)  routing T_1_7.sp4_v_t_1 <X> T_1_7.lc_trk_g0_4
 (27 2)  (45 114)  (45 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 114)  (46 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 114)  (49 114)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (55 114)  (55 114)  LC_1 Logic Functioning bit
 (41 2)  (59 114)  (59 114)  LC_1 Logic Functioning bit
 (42 2)  (60 114)  (60 114)  LC_1 Logic Functioning bit
 (43 2)  (61 114)  (61 114)  LC_1 Logic Functioning bit
 (45 2)  (63 114)  (63 114)  LC_1 Logic Functioning bit
 (53 2)  (71 114)  (71 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (18 115)  (18 115)  routing T_1_7.glb_netwk_1 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (14 3)  (32 115)  (32 115)  routing T_1_7.sp4_v_t_1 <X> T_1_7.lc_trk_g0_4
 (16 3)  (34 115)  (34 115)  routing T_1_7.sp4_v_t_1 <X> T_1_7.lc_trk_g0_4
 (17 3)  (35 115)  (35 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (44 115)  (44 115)  routing T_1_7.lc_trk_g0_3 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 115)  (47 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 115)  (50 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (54 115)  (54 115)  LC_1 Logic Functioning bit
 (37 3)  (55 115)  (55 115)  LC_1 Logic Functioning bit
 (39 3)  (57 115)  (57 115)  LC_1 Logic Functioning bit
 (43 3)  (61 115)  (61 115)  LC_1 Logic Functioning bit
 (21 4)  (39 116)  (39 116)  routing T_1_7.sp4_v_b_3 <X> T_1_7.lc_trk_g1_3
 (22 4)  (40 116)  (40 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (41 116)  (41 116)  routing T_1_7.sp4_v_b_3 <X> T_1_7.lc_trk_g1_3
 (27 4)  (45 116)  (45 116)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 116)  (48 116)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 116)  (49 116)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 116)  (51 116)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 116)  (52 116)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 116)  (54 116)  LC_2 Logic Functioning bit
 (37 4)  (55 116)  (55 116)  LC_2 Logic Functioning bit
 (38 4)  (56 116)  (56 116)  LC_2 Logic Functioning bit
 (39 4)  (57 116)  (57 116)  LC_2 Logic Functioning bit
 (40 4)  (58 116)  (58 116)  LC_2 Logic Functioning bit
 (42 4)  (60 116)  (60 116)  LC_2 Logic Functioning bit
 (36 5)  (54 117)  (54 117)  LC_2 Logic Functioning bit
 (37 5)  (55 117)  (55 117)  LC_2 Logic Functioning bit
 (38 5)  (56 117)  (56 117)  LC_2 Logic Functioning bit
 (39 5)  (57 117)  (57 117)  LC_2 Logic Functioning bit
 (40 5)  (58 117)  (58 117)  LC_2 Logic Functioning bit
 (42 5)  (60 117)  (60 117)  LC_2 Logic Functioning bit
 (15 7)  (33 119)  (33 119)  routing T_1_7.bot_op_4 <X> T_1_7.lc_trk_g1_4
 (17 7)  (35 119)  (35 119)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (17 8)  (35 120)  (35 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 12)  (32 124)  (32 124)  routing T_1_7.wire_logic_cluster/lc_0/out <X> T_1_7.lc_trk_g3_0
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (17 13)  (35 125)  (35 125)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (18 126)  (18 126)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 126)  (32 126)  routing T_1_7.rgt_op_4 <X> T_1_7.lc_trk_g3_4
 (0 15)  (18 127)  (18 127)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (15 15)  (33 127)  (33 127)  routing T_1_7.rgt_op_4 <X> T_1_7.lc_trk_g3_4
 (17 15)  (35 127)  (35 127)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_2_7

 (32 0)  (104 112)  (104 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 112)  (105 112)  routing T_2_7.lc_trk_g2_1 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 112)  (108 112)  LC_0 Logic Functioning bit
 (37 0)  (109 112)  (109 112)  LC_0 Logic Functioning bit
 (38 0)  (110 112)  (110 112)  LC_0 Logic Functioning bit
 (39 0)  (111 112)  (111 112)  LC_0 Logic Functioning bit
 (45 0)  (117 112)  (117 112)  LC_0 Logic Functioning bit
 (36 1)  (108 113)  (108 113)  LC_0 Logic Functioning bit
 (37 1)  (109 113)  (109 113)  LC_0 Logic Functioning bit
 (38 1)  (110 113)  (110 113)  LC_0 Logic Functioning bit
 (39 1)  (111 113)  (111 113)  LC_0 Logic Functioning bit
 (52 1)  (124 113)  (124 113)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (31 2)  (103 114)  (103 114)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 114)  (104 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 114)  (106 114)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 114)  (108 114)  LC_1 Logic Functioning bit
 (37 2)  (109 114)  (109 114)  LC_1 Logic Functioning bit
 (38 2)  (110 114)  (110 114)  LC_1 Logic Functioning bit
 (39 2)  (111 114)  (111 114)  LC_1 Logic Functioning bit
 (45 2)  (117 114)  (117 114)  LC_1 Logic Functioning bit
 (48 2)  (120 114)  (120 114)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (72 115)  (72 115)  routing T_2_7.glb_netwk_1 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (14 3)  (86 115)  (86 115)  routing T_2_7.sp4_h_r_4 <X> T_2_7.lc_trk_g0_4
 (15 3)  (87 115)  (87 115)  routing T_2_7.sp4_h_r_4 <X> T_2_7.lc_trk_g0_4
 (16 3)  (88 115)  (88 115)  routing T_2_7.sp4_h_r_4 <X> T_2_7.lc_trk_g0_4
 (17 3)  (89 115)  (89 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (108 115)  (108 115)  LC_1 Logic Functioning bit
 (37 3)  (109 115)  (109 115)  LC_1 Logic Functioning bit
 (38 3)  (110 115)  (110 115)  LC_1 Logic Functioning bit
 (39 3)  (111 115)  (111 115)  LC_1 Logic Functioning bit
 (1 4)  (73 116)  (73 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (93 116)  (93 116)  routing T_2_7.sp4_h_r_19 <X> T_2_7.lc_trk_g1_3
 (22 4)  (94 116)  (94 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (95 116)  (95 116)  routing T_2_7.sp4_h_r_19 <X> T_2_7.lc_trk_g1_3
 (24 4)  (96 116)  (96 116)  routing T_2_7.sp4_h_r_19 <X> T_2_7.lc_trk_g1_3
 (31 4)  (103 116)  (103 116)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 116)  (105 116)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 116)  (106 116)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 116)  (108 116)  LC_2 Logic Functioning bit
 (37 4)  (109 116)  (109 116)  LC_2 Logic Functioning bit
 (38 4)  (110 116)  (110 116)  LC_2 Logic Functioning bit
 (39 4)  (111 116)  (111 116)  LC_2 Logic Functioning bit
 (45 4)  (117 116)  (117 116)  LC_2 Logic Functioning bit
 (51 4)  (123 116)  (123 116)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (72 117)  (72 117)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (1 5)  (73 117)  (73 117)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (21 5)  (93 117)  (93 117)  routing T_2_7.sp4_h_r_19 <X> T_2_7.lc_trk_g1_3
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 117)  (95 117)  routing T_2_7.sp4_h_r_2 <X> T_2_7.lc_trk_g1_2
 (24 5)  (96 117)  (96 117)  routing T_2_7.sp4_h_r_2 <X> T_2_7.lc_trk_g1_2
 (25 5)  (97 117)  (97 117)  routing T_2_7.sp4_h_r_2 <X> T_2_7.lc_trk_g1_2
 (31 5)  (103 117)  (103 117)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 117)  (108 117)  LC_2 Logic Functioning bit
 (37 5)  (109 117)  (109 117)  LC_2 Logic Functioning bit
 (38 5)  (110 117)  (110 117)  LC_2 Logic Functioning bit
 (39 5)  (111 117)  (111 117)  LC_2 Logic Functioning bit
 (17 6)  (89 118)  (89 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (103 118)  (103 118)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 118)  (104 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 118)  (108 118)  LC_3 Logic Functioning bit
 (37 6)  (109 118)  (109 118)  LC_3 Logic Functioning bit
 (38 6)  (110 118)  (110 118)  LC_3 Logic Functioning bit
 (39 6)  (111 118)  (111 118)  LC_3 Logic Functioning bit
 (45 6)  (117 118)  (117 118)  LC_3 Logic Functioning bit
 (48 6)  (120 118)  (120 118)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (90 119)  (90 119)  routing T_2_7.sp4_r_v_b_29 <X> T_2_7.lc_trk_g1_5
 (36 7)  (108 119)  (108 119)  LC_3 Logic Functioning bit
 (37 7)  (109 119)  (109 119)  LC_3 Logic Functioning bit
 (38 7)  (110 119)  (110 119)  LC_3 Logic Functioning bit
 (39 7)  (111 119)  (111 119)  LC_3 Logic Functioning bit
 (15 8)  (87 120)  (87 120)  routing T_2_7.sp4_h_r_33 <X> T_2_7.lc_trk_g2_1
 (16 8)  (88 120)  (88 120)  routing T_2_7.sp4_h_r_33 <X> T_2_7.lc_trk_g2_1
 (17 8)  (89 120)  (89 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 120)  (90 120)  routing T_2_7.sp4_h_r_33 <X> T_2_7.lc_trk_g2_1
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 120)  (106 120)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 120)  (108 120)  LC_4 Logic Functioning bit
 (37 8)  (109 120)  (109 120)  LC_4 Logic Functioning bit
 (38 8)  (110 120)  (110 120)  LC_4 Logic Functioning bit
 (39 8)  (111 120)  (111 120)  LC_4 Logic Functioning bit
 (45 8)  (117 120)  (117 120)  LC_4 Logic Functioning bit
 (31 9)  (103 121)  (103 121)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 121)  (108 121)  LC_4 Logic Functioning bit
 (37 9)  (109 121)  (109 121)  LC_4 Logic Functioning bit
 (38 9)  (110 121)  (110 121)  LC_4 Logic Functioning bit
 (39 9)  (111 121)  (111 121)  LC_4 Logic Functioning bit
 (48 9)  (120 121)  (120 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 15)  (94 127)  (94 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (95 127)  (95 127)  routing T_2_7.sp4_h_r_30 <X> T_2_7.lc_trk_g3_6
 (24 15)  (96 127)  (96 127)  routing T_2_7.sp4_h_r_30 <X> T_2_7.lc_trk_g3_6
 (25 15)  (97 127)  (97 127)  routing T_2_7.sp4_h_r_30 <X> T_2_7.lc_trk_g3_6


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (25 0)  (193 112)  (193 112)  routing T_4_7.sp4_h_r_10 <X> T_4_7.lc_trk_g0_2
 (37 0)  (205 112)  (205 112)  LC_0 Logic Functioning bit
 (38 0)  (206 112)  (206 112)  LC_0 Logic Functioning bit
 (39 0)  (207 112)  (207 112)  LC_0 Logic Functioning bit
 (40 0)  (208 112)  (208 112)  LC_0 Logic Functioning bit
 (41 0)  (209 112)  (209 112)  LC_0 Logic Functioning bit
 (42 0)  (210 112)  (210 112)  LC_0 Logic Functioning bit
 (47 0)  (215 112)  (215 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (190 113)  (190 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (191 113)  (191 113)  routing T_4_7.sp4_h_r_10 <X> T_4_7.lc_trk_g0_2
 (24 1)  (192 113)  (192 113)  routing T_4_7.sp4_h_r_10 <X> T_4_7.lc_trk_g0_2
 (26 1)  (194 113)  (194 113)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 113)  (195 113)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 113)  (196 113)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 113)  (197 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 113)  (200 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 113)  (201 113)  routing T_4_7.lc_trk_g2_0 <X> T_4_7.input_2_0
 (36 1)  (204 113)  (204 113)  LC_0 Logic Functioning bit
 (38 1)  (206 113)  (206 113)  LC_0 Logic Functioning bit
 (39 1)  (207 113)  (207 113)  LC_0 Logic Functioning bit
 (40 1)  (208 113)  (208 113)  LC_0 Logic Functioning bit
 (41 1)  (209 113)  (209 113)  LC_0 Logic Functioning bit
 (43 1)  (211 113)  (211 113)  LC_0 Logic Functioning bit
 (2 2)  (170 114)  (170 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (168 115)  (168 115)  routing T_4_7.glb_netwk_1 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (8 3)  (176 115)  (176 115)  routing T_4_7.sp4_v_b_10 <X> T_4_7.sp4_v_t_36
 (10 3)  (178 115)  (178 115)  routing T_4_7.sp4_v_b_10 <X> T_4_7.sp4_v_t_36
 (22 3)  (190 115)  (190 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (191 115)  (191 115)  routing T_4_7.sp4_v_b_22 <X> T_4_7.lc_trk_g0_6
 (24 3)  (192 115)  (192 115)  routing T_4_7.sp4_v_b_22 <X> T_4_7.lc_trk_g0_6
 (25 4)  (193 116)  (193 116)  routing T_4_7.sp4_h_r_10 <X> T_4_7.lc_trk_g1_2
 (22 5)  (190 117)  (190 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (191 117)  (191 117)  routing T_4_7.sp4_h_r_10 <X> T_4_7.lc_trk_g1_2
 (24 5)  (192 117)  (192 117)  routing T_4_7.sp4_h_r_10 <X> T_4_7.lc_trk_g1_2
 (27 6)  (195 118)  (195 118)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 118)  (196 118)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 118)  (201 118)  routing T_4_7.lc_trk_g2_0 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 118)  (204 118)  LC_3 Logic Functioning bit
 (38 6)  (206 118)  (206 118)  LC_3 Logic Functioning bit
 (40 6)  (208 118)  (208 118)  LC_3 Logic Functioning bit
 (41 6)  (209 118)  (209 118)  LC_3 Logic Functioning bit
 (42 6)  (210 118)  (210 118)  LC_3 Logic Functioning bit
 (43 6)  (211 118)  (211 118)  LC_3 Logic Functioning bit
 (30 7)  (198 119)  (198 119)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (36 7)  (204 119)  (204 119)  LC_3 Logic Functioning bit
 (38 7)  (206 119)  (206 119)  LC_3 Logic Functioning bit
 (40 7)  (208 119)  (208 119)  LC_3 Logic Functioning bit
 (41 7)  (209 119)  (209 119)  LC_3 Logic Functioning bit
 (42 7)  (210 119)  (210 119)  LC_3 Logic Functioning bit
 (43 7)  (211 119)  (211 119)  LC_3 Logic Functioning bit
 (26 8)  (194 120)  (194 120)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 120)  (195 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 120)  (196 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 120)  (198 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 120)  (199 120)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 120)  (201 120)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (40 8)  (208 120)  (208 120)  LC_4 Logic Functioning bit
 (42 8)  (210 120)  (210 120)  LC_4 Logic Functioning bit
 (17 9)  (185 121)  (185 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (196 121)  (196 121)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 121)  (197 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 121)  (198 121)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 121)  (199 121)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 121)  (204 121)  LC_4 Logic Functioning bit
 (38 9)  (206 121)  (206 121)  LC_4 Logic Functioning bit
 (40 9)  (208 121)  (208 121)  LC_4 Logic Functioning bit
 (41 9)  (209 121)  (209 121)  LC_4 Logic Functioning bit
 (42 9)  (210 121)  (210 121)  LC_4 Logic Functioning bit
 (43 9)  (211 121)  (211 121)  LC_4 Logic Functioning bit
 (5 10)  (173 122)  (173 122)  routing T_4_7.sp4_v_b_6 <X> T_4_7.sp4_h_l_43
 (14 10)  (182 122)  (182 122)  routing T_4_7.rgt_op_4 <X> T_4_7.lc_trk_g2_4
 (17 10)  (185 122)  (185 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 122)  (186 122)  routing T_4_7.wire_logic_cluster/lc_5/out <X> T_4_7.lc_trk_g2_5
 (21 10)  (189 122)  (189 122)  routing T_4_7.rgt_op_7 <X> T_4_7.lc_trk_g2_7
 (22 10)  (190 122)  (190 122)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (192 122)  (192 122)  routing T_4_7.rgt_op_7 <X> T_4_7.lc_trk_g2_7
 (25 10)  (193 122)  (193 122)  routing T_4_7.wire_logic_cluster/lc_6/out <X> T_4_7.lc_trk_g2_6
 (26 10)  (194 122)  (194 122)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (28 10)  (196 122)  (196 122)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 122)  (198 122)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (203 122)  (203 122)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.input_2_5
 (41 10)  (209 122)  (209 122)  LC_5 Logic Functioning bit
 (42 10)  (210 122)  (210 122)  LC_5 Logic Functioning bit
 (43 10)  (211 122)  (211 122)  LC_5 Logic Functioning bit
 (45 10)  (213 122)  (213 122)  LC_5 Logic Functioning bit
 (46 10)  (214 122)  (214 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (183 123)  (183 123)  routing T_4_7.rgt_op_4 <X> T_4_7.lc_trk_g2_4
 (17 11)  (185 123)  (185 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (190 123)  (190 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (195 123)  (195 123)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 123)  (196 123)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 123)  (197 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 123)  (198 123)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 123)  (199 123)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 123)  (200 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (201 123)  (201 123)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.input_2_5
 (43 11)  (211 123)  (211 123)  LC_5 Logic Functioning bit
 (22 12)  (190 124)  (190 124)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (192 124)  (192 124)  routing T_4_7.tnr_op_3 <X> T_4_7.lc_trk_g3_3
 (26 12)  (194 124)  (194 124)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 124)  (195 124)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 124)  (197 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 124)  (199 124)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 124)  (200 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 124)  (201 124)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 124)  (202 124)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 124)  (203 124)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.input_2_6
 (42 12)  (210 124)  (210 124)  LC_6 Logic Functioning bit
 (45 12)  (213 124)  (213 124)  LC_6 Logic Functioning bit
 (46 12)  (214 124)  (214 124)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (176 125)  (176 125)  routing T_4_7.sp4_h_r_10 <X> T_4_7.sp4_v_b_10
 (26 13)  (194 125)  (194 125)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 125)  (197 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 125)  (198 125)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 125)  (200 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (201 125)  (201 125)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.input_2_6
 (35 13)  (203 125)  (203 125)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.input_2_6
 (37 13)  (205 125)  (205 125)  LC_6 Logic Functioning bit
 (39 13)  (207 125)  (207 125)  LC_6 Logic Functioning bit
 (42 13)  (210 125)  (210 125)  LC_6 Logic Functioning bit
 (25 14)  (193 126)  (193 126)  routing T_4_7.rgt_op_6 <X> T_4_7.lc_trk_g3_6
 (4 15)  (172 127)  (172 127)  routing T_4_7.sp4_v_b_4 <X> T_4_7.sp4_h_l_44
 (17 15)  (185 127)  (185 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (190 127)  (190 127)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (192 127)  (192 127)  routing T_4_7.rgt_op_6 <X> T_4_7.lc_trk_g3_6


LogicTile_5_7

 (17 0)  (239 112)  (239 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (243 112)  (243 112)  routing T_5_7.lft_op_3 <X> T_5_7.lc_trk_g0_3
 (22 0)  (244 112)  (244 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 112)  (246 112)  routing T_5_7.lft_op_3 <X> T_5_7.lc_trk_g0_3
 (26 0)  (248 112)  (248 112)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 112)  (252 112)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 112)  (257 112)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (37 0)  (259 112)  (259 112)  LC_0 Logic Functioning bit
 (39 0)  (261 112)  (261 112)  LC_0 Logic Functioning bit
 (40 0)  (262 112)  (262 112)  LC_0 Logic Functioning bit
 (42 0)  (264 112)  (264 112)  LC_0 Logic Functioning bit
 (15 1)  (237 113)  (237 113)  routing T_5_7.bot_op_0 <X> T_5_7.lc_trk_g0_0
 (17 1)  (239 113)  (239 113)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (251 113)  (251 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 113)  (252 113)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 113)  (253 113)  routing T_5_7.lc_trk_g0_3 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 113)  (254 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (255 113)  (255 113)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (34 1)  (256 113)  (256 113)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (35 1)  (257 113)  (257 113)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (36 1)  (258 113)  (258 113)  LC_0 Logic Functioning bit
 (37 1)  (259 113)  (259 113)  LC_0 Logic Functioning bit
 (38 1)  (260 113)  (260 113)  LC_0 Logic Functioning bit
 (39 1)  (261 113)  (261 113)  LC_0 Logic Functioning bit
 (40 1)  (262 113)  (262 113)  LC_0 Logic Functioning bit
 (41 1)  (263 113)  (263 113)  LC_0 Logic Functioning bit
 (43 1)  (265 113)  (265 113)  LC_0 Logic Functioning bit
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (236 114)  (236 114)  routing T_5_7.sp4_v_t_1 <X> T_5_7.lc_trk_g0_4
 (21 2)  (243 114)  (243 114)  routing T_5_7.wire_logic_cluster/lc_7/out <X> T_5_7.lc_trk_g0_7
 (22 2)  (244 114)  (244 114)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (247 114)  (247 114)  routing T_5_7.sp4_v_t_3 <X> T_5_7.lc_trk_g0_6
 (26 2)  (248 114)  (248 114)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 114)  (253 114)  routing T_5_7.lc_trk_g0_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (263 114)  (263 114)  LC_1 Logic Functioning bit
 (43 2)  (265 114)  (265 114)  LC_1 Logic Functioning bit
 (50 2)  (272 114)  (272 114)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 115)  (222 115)  routing T_5_7.glb_netwk_1 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (14 3)  (236 115)  (236 115)  routing T_5_7.sp4_v_t_1 <X> T_5_7.lc_trk_g0_4
 (16 3)  (238 115)  (238 115)  routing T_5_7.sp4_v_t_1 <X> T_5_7.lc_trk_g0_4
 (17 3)  (239 115)  (239 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (244 115)  (244 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (245 115)  (245 115)  routing T_5_7.sp4_v_t_3 <X> T_5_7.lc_trk_g0_6
 (25 3)  (247 115)  (247 115)  routing T_5_7.sp4_v_t_3 <X> T_5_7.lc_trk_g0_6
 (26 3)  (248 115)  (248 115)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 115)  (250 115)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 115)  (253 115)  routing T_5_7.lc_trk_g0_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (41 3)  (263 115)  (263 115)  LC_1 Logic Functioning bit
 (42 3)  (264 115)  (264 115)  LC_1 Logic Functioning bit
 (43 3)  (265 115)  (265 115)  LC_1 Logic Functioning bit
 (14 4)  (236 116)  (236 116)  routing T_5_7.sp4_v_b_8 <X> T_5_7.lc_trk_g1_0
 (15 4)  (237 116)  (237 116)  routing T_5_7.bot_op_1 <X> T_5_7.lc_trk_g1_1
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (244 116)  (244 116)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 116)  (246 116)  routing T_5_7.top_op_3 <X> T_5_7.lc_trk_g1_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (38 4)  (260 116)  (260 116)  LC_2 Logic Functioning bit
 (41 4)  (263 116)  (263 116)  LC_2 Logic Functioning bit
 (42 4)  (264 116)  (264 116)  LC_2 Logic Functioning bit
 (43 4)  (265 116)  (265 116)  LC_2 Logic Functioning bit
 (50 4)  (272 116)  (272 116)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (236 117)  (236 117)  routing T_5_7.sp4_v_b_8 <X> T_5_7.lc_trk_g1_0
 (16 5)  (238 117)  (238 117)  routing T_5_7.sp4_v_b_8 <X> T_5_7.lc_trk_g1_0
 (17 5)  (239 117)  (239 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (243 117)  (243 117)  routing T_5_7.top_op_3 <X> T_5_7.lc_trk_g1_3
 (27 5)  (249 117)  (249 117)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 117)  (250 117)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 117)  (251 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (258 117)  (258 117)  LC_2 Logic Functioning bit
 (37 5)  (259 117)  (259 117)  LC_2 Logic Functioning bit
 (39 5)  (261 117)  (261 117)  LC_2 Logic Functioning bit
 (40 5)  (262 117)  (262 117)  LC_2 Logic Functioning bit
 (42 5)  (264 117)  (264 117)  LC_2 Logic Functioning bit
 (43 5)  (265 117)  (265 117)  LC_2 Logic Functioning bit
 (14 6)  (236 118)  (236 118)  routing T_5_7.lft_op_4 <X> T_5_7.lc_trk_g1_4
 (25 6)  (247 118)  (247 118)  routing T_5_7.wire_logic_cluster/lc_6/out <X> T_5_7.lc_trk_g1_6
 (26 6)  (248 118)  (248 118)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 118)  (252 118)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 118)  (256 118)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (15 7)  (237 119)  (237 119)  routing T_5_7.lft_op_4 <X> T_5_7.lc_trk_g1_4
 (17 7)  (239 119)  (239 119)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (244 119)  (244 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (248 119)  (248 119)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 119)  (251 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 119)  (254 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (42 7)  (264 119)  (264 119)  LC_3 Logic Functioning bit
 (43 7)  (265 119)  (265 119)  LC_3 Logic Functioning bit
 (52 7)  (274 119)  (274 119)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (237 120)  (237 120)  routing T_5_7.tnl_op_1 <X> T_5_7.lc_trk_g2_1
 (17 8)  (239 120)  (239 120)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (243 120)  (243 120)  routing T_5_7.sp4_v_t_14 <X> T_5_7.lc_trk_g2_3
 (22 8)  (244 120)  (244 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (245 120)  (245 120)  routing T_5_7.sp4_v_t_14 <X> T_5_7.lc_trk_g2_3
 (29 8)  (251 120)  (251 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 120)  (252 120)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 120)  (256 120)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 120)  (257 120)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_4
 (37 8)  (259 120)  (259 120)  LC_4 Logic Functioning bit
 (17 9)  (239 121)  (239 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (240 121)  (240 121)  routing T_5_7.tnl_op_1 <X> T_5_7.lc_trk_g2_1
 (26 9)  (248 121)  (248 121)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 121)  (249 121)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 121)  (251 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 121)  (252 121)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 121)  (254 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (255 121)  (255 121)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_4
 (34 9)  (256 121)  (256 121)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_4
 (35 9)  (257 121)  (257 121)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_4
 (22 10)  (244 122)  (244 122)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (246 122)  (246 122)  routing T_5_7.tnr_op_7 <X> T_5_7.lc_trk_g2_7
 (26 10)  (248 122)  (248 122)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 122)  (249 122)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 122)  (253 122)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 122)  (255 122)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (38 10)  (260 122)  (260 122)  LC_5 Logic Functioning bit
 (4 11)  (226 123)  (226 123)  routing T_5_7.sp4_v_b_1 <X> T_5_7.sp4_h_l_43
 (14 11)  (236 123)  (236 123)  routing T_5_7.sp4_r_v_b_36 <X> T_5_7.lc_trk_g2_4
 (17 11)  (239 123)  (239 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (244 123)  (244 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (248 123)  (248 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 123)  (249 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 123)  (250 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 123)  (251 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 123)  (253 123)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 123)  (254 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (255 123)  (255 123)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.input_2_5
 (35 11)  (257 123)  (257 123)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.input_2_5
 (15 12)  (237 124)  (237 124)  routing T_5_7.rgt_op_1 <X> T_5_7.lc_trk_g3_1
 (17 12)  (239 124)  (239 124)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 124)  (240 124)  routing T_5_7.rgt_op_1 <X> T_5_7.lc_trk_g3_1
 (26 12)  (248 124)  (248 124)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (28 12)  (250 124)  (250 124)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 124)  (251 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 124)  (253 124)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (257 124)  (257 124)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.input_2_6
 (39 12)  (261 124)  (261 124)  LC_6 Logic Functioning bit
 (41 12)  (263 124)  (263 124)  LC_6 Logic Functioning bit
 (43 12)  (265 124)  (265 124)  LC_6 Logic Functioning bit
 (45 12)  (267 124)  (267 124)  LC_6 Logic Functioning bit
 (29 13)  (251 125)  (251 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 125)  (253 125)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 125)  (254 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (255 125)  (255 125)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.input_2_6
 (40 13)  (262 125)  (262 125)  LC_6 Logic Functioning bit
 (42 13)  (264 125)  (264 125)  LC_6 Logic Functioning bit
 (48 13)  (270 125)  (270 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (274 125)  (274 125)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (237 126)  (237 126)  routing T_5_7.tnr_op_5 <X> T_5_7.lc_trk_g3_5
 (17 14)  (239 126)  (239 126)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (243 126)  (243 126)  routing T_5_7.rgt_op_7 <X> T_5_7.lc_trk_g3_7
 (22 14)  (244 126)  (244 126)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (246 126)  (246 126)  routing T_5_7.rgt_op_7 <X> T_5_7.lc_trk_g3_7
 (25 14)  (247 126)  (247 126)  routing T_5_7.bnl_op_6 <X> T_5_7.lc_trk_g3_6
 (26 14)  (248 126)  (248 126)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 126)  (249 126)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 126)  (250 126)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 126)  (251 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 126)  (252 126)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 126)  (254 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 126)  (255 126)  routing T_5_7.lc_trk_g2_0 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 126)  (257 126)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.input_2_7
 (36 14)  (258 126)  (258 126)  LC_7 Logic Functioning bit
 (37 14)  (259 126)  (259 126)  LC_7 Logic Functioning bit
 (38 14)  (260 126)  (260 126)  LC_7 Logic Functioning bit
 (39 14)  (261 126)  (261 126)  LC_7 Logic Functioning bit
 (42 14)  (264 126)  (264 126)  LC_7 Logic Functioning bit
 (45 14)  (267 126)  (267 126)  LC_7 Logic Functioning bit
 (46 14)  (268 126)  (268 126)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (274 126)  (274 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (244 127)  (244 127)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (247 127)  (247 127)  routing T_5_7.bnl_op_6 <X> T_5_7.lc_trk_g3_6
 (27 15)  (249 127)  (249 127)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 127)  (251 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (254 127)  (254 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (256 127)  (256 127)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.input_2_7
 (35 15)  (257 127)  (257 127)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.input_2_7
 (36 15)  (258 127)  (258 127)  LC_7 Logic Functioning bit
 (37 15)  (259 127)  (259 127)  LC_7 Logic Functioning bit
 (38 15)  (260 127)  (260 127)  LC_7 Logic Functioning bit
 (39 15)  (261 127)  (261 127)  LC_7 Logic Functioning bit
 (41 15)  (263 127)  (263 127)  LC_7 Logic Functioning bit
 (51 15)  (273 127)  (273 127)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_7

 (16 0)  (292 112)  (292 112)  routing T_6_7.sp4_v_b_9 <X> T_6_7.lc_trk_g0_1
 (17 0)  (293 112)  (293 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (294 112)  (294 112)  routing T_6_7.sp4_v_b_9 <X> T_6_7.lc_trk_g0_1
 (26 0)  (302 112)  (302 112)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (304 112)  (304 112)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 112)  (305 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 112)  (306 112)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (36 0)  (312 112)  (312 112)  LC_0 Logic Functioning bit
 (38 0)  (314 112)  (314 112)  LC_0 Logic Functioning bit
 (41 0)  (317 112)  (317 112)  LC_0 Logic Functioning bit
 (43 0)  (319 112)  (319 112)  LC_0 Logic Functioning bit
 (18 1)  (294 113)  (294 113)  routing T_6_7.sp4_v_b_9 <X> T_6_7.lc_trk_g0_1
 (22 1)  (298 113)  (298 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (299 113)  (299 113)  routing T_6_7.sp4_v_b_18 <X> T_6_7.lc_trk_g0_2
 (24 1)  (300 113)  (300 113)  routing T_6_7.sp4_v_b_18 <X> T_6_7.lc_trk_g0_2
 (26 1)  (302 113)  (302 113)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 113)  (305 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 113)  (306 113)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (2 2)  (278 114)  (278 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (297 114)  (297 114)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g0_7
 (22 2)  (298 114)  (298 114)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (300 114)  (300 114)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g0_7
 (25 2)  (301 114)  (301 114)  routing T_6_7.lft_op_6 <X> T_6_7.lc_trk_g0_6
 (27 2)  (303 114)  (303 114)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 114)  (306 114)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 114)  (307 114)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (316 114)  (316 114)  LC_1 Logic Functioning bit
 (42 2)  (318 114)  (318 114)  LC_1 Logic Functioning bit
 (48 2)  (324 114)  (324 114)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (276 115)  (276 115)  routing T_6_7.glb_netwk_1 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (22 3)  (298 115)  (298 115)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (300 115)  (300 115)  routing T_6_7.lft_op_6 <X> T_6_7.lc_trk_g0_6
 (30 3)  (306 115)  (306 115)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (40 3)  (316 115)  (316 115)  LC_1 Logic Functioning bit
 (42 3)  (318 115)  (318 115)  LC_1 Logic Functioning bit
 (47 3)  (323 115)  (323 115)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (327 115)  (327 115)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (290 116)  (290 116)  routing T_6_7.wire_logic_cluster/lc_0/out <X> T_6_7.lc_trk_g1_0
 (17 4)  (293 116)  (293 116)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (294 116)  (294 116)  routing T_6_7.bnr_op_1 <X> T_6_7.lc_trk_g1_1
 (22 4)  (298 116)  (298 116)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (300 116)  (300 116)  routing T_6_7.top_op_3 <X> T_6_7.lc_trk_g1_3
 (26 4)  (302 116)  (302 116)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 116)  (305 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 116)  (306 116)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 116)  (308 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 116)  (309 116)  routing T_6_7.lc_trk_g2_1 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 116)  (311 116)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_2
 (37 4)  (313 116)  (313 116)  LC_2 Logic Functioning bit
 (17 5)  (293 117)  (293 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (294 117)  (294 117)  routing T_6_7.bnr_op_1 <X> T_6_7.lc_trk_g1_1
 (21 5)  (297 117)  (297 117)  routing T_6_7.top_op_3 <X> T_6_7.lc_trk_g1_3
 (26 5)  (302 117)  (302 117)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 117)  (305 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 117)  (306 117)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 117)  (308 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (309 117)  (309 117)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_2
 (34 5)  (310 117)  (310 117)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_2
 (35 5)  (311 117)  (311 117)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_2
 (36 5)  (312 117)  (312 117)  LC_2 Logic Functioning bit
 (37 5)  (313 117)  (313 117)  LC_2 Logic Functioning bit
 (38 5)  (314 117)  (314 117)  LC_2 Logic Functioning bit
 (39 5)  (315 117)  (315 117)  LC_2 Logic Functioning bit
 (15 6)  (291 118)  (291 118)  routing T_6_7.bot_op_5 <X> T_6_7.lc_trk_g1_5
 (17 6)  (293 118)  (293 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (297 118)  (297 118)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g1_7
 (22 6)  (298 118)  (298 118)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (300 118)  (300 118)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g1_7
 (26 6)  (302 118)  (302 118)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 118)  (303 118)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 118)  (305 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 118)  (306 118)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 118)  (308 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (16 7)  (292 119)  (292 119)  routing T_6_7.sp12_h_r_12 <X> T_6_7.lc_trk_g1_4
 (17 7)  (293 119)  (293 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (302 119)  (302 119)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 119)  (305 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 119)  (307 119)  routing T_6_7.lc_trk_g0_2 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (312 119)  (312 119)  LC_3 Logic Functioning bit
 (38 7)  (314 119)  (314 119)  LC_3 Logic Functioning bit
 (17 8)  (293 120)  (293 120)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (294 120)  (294 120)  routing T_6_7.bnl_op_1 <X> T_6_7.lc_trk_g2_1
 (27 8)  (303 120)  (303 120)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 120)  (304 120)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 120)  (305 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 120)  (306 120)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 120)  (308 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 120)  (310 120)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 120)  (312 120)  LC_4 Logic Functioning bit
 (50 8)  (326 120)  (326 120)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (294 121)  (294 121)  routing T_6_7.bnl_op_1 <X> T_6_7.lc_trk_g2_1
 (27 9)  (303 121)  (303 121)  routing T_6_7.lc_trk_g1_1 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 121)  (305 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 121)  (306 121)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (13 10)  (289 122)  (289 122)  routing T_6_7.sp4_v_b_8 <X> T_6_7.sp4_v_t_45
 (21 10)  (297 122)  (297 122)  routing T_6_7.wire_logic_cluster/lc_7/out <X> T_6_7.lc_trk_g2_7
 (22 10)  (298 122)  (298 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (302 122)  (302 122)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 122)  (303 122)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 122)  (305 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 122)  (308 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 122)  (309 122)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 122)  (310 122)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (51 10)  (327 122)  (327 122)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (328 122)  (328 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (298 123)  (298 123)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (300 123)  (300 123)  routing T_6_7.tnl_op_6 <X> T_6_7.lc_trk_g2_6
 (25 11)  (301 123)  (301 123)  routing T_6_7.tnl_op_6 <X> T_6_7.lc_trk_g2_6
 (26 11)  (302 123)  (302 123)  routing T_6_7.lc_trk_g0_7 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 123)  (305 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 123)  (306 123)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 123)  (307 123)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (308 123)  (308 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (309 123)  (309 123)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.input_2_5
 (34 11)  (310 123)  (310 123)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.input_2_5
 (43 11)  (319 123)  (319 123)  LC_5 Logic Functioning bit
 (22 12)  (298 124)  (298 124)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (300 124)  (300 124)  routing T_6_7.tnl_op_3 <X> T_6_7.lc_trk_g3_3
 (29 12)  (305 124)  (305 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 124)  (308 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 124)  (309 124)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 124)  (310 124)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (14 13)  (290 125)  (290 125)  routing T_6_7.sp4_r_v_b_40 <X> T_6_7.lc_trk_g3_0
 (17 13)  (293 125)  (293 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (297 125)  (297 125)  routing T_6_7.tnl_op_3 <X> T_6_7.lc_trk_g3_3
 (26 13)  (302 125)  (302 125)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 125)  (303 125)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 125)  (304 125)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 125)  (305 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (308 125)  (308 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (310 125)  (310 125)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.input_2_6
 (35 13)  (311 125)  (311 125)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.input_2_6
 (36 13)  (312 125)  (312 125)  LC_6 Logic Functioning bit
 (17 14)  (293 126)  (293 126)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (294 126)  (294 126)  routing T_6_7.bnl_op_5 <X> T_6_7.lc_trk_g3_5
 (21 14)  (297 126)  (297 126)  routing T_6_7.sp4_v_t_26 <X> T_6_7.lc_trk_g3_7
 (22 14)  (298 126)  (298 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (299 126)  (299 126)  routing T_6_7.sp4_v_t_26 <X> T_6_7.lc_trk_g3_7
 (25 14)  (301 126)  (301 126)  routing T_6_7.wire_logic_cluster/lc_6/out <X> T_6_7.lc_trk_g3_6
 (26 14)  (302 126)  (302 126)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (28 14)  (304 126)  (304 126)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 126)  (305 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 126)  (306 126)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 126)  (307 126)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 126)  (308 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 126)  (309 126)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 126)  (310 126)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 126)  (311 126)  routing T_6_7.lc_trk_g1_4 <X> T_6_7.input_2_7
 (40 14)  (316 126)  (316 126)  LC_7 Logic Functioning bit
 (45 14)  (321 126)  (321 126)  LC_7 Logic Functioning bit
 (52 14)  (328 126)  (328 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (294 127)  (294 127)  routing T_6_7.bnl_op_5 <X> T_6_7.lc_trk_g3_5
 (21 15)  (297 127)  (297 127)  routing T_6_7.sp4_v_t_26 <X> T_6_7.lc_trk_g3_7
 (22 15)  (298 127)  (298 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (302 127)  (302 127)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 127)  (304 127)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 127)  (305 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 127)  (306 127)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (32 15)  (308 127)  (308 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (310 127)  (310 127)  routing T_6_7.lc_trk_g1_4 <X> T_6_7.input_2_7
 (37 15)  (313 127)  (313 127)  LC_7 Logic Functioning bit
 (39 15)  (315 127)  (315 127)  LC_7 Logic Functioning bit
 (42 15)  (318 127)  (318 127)  LC_7 Logic Functioning bit


LogicTile_7_7

 (22 0)  (356 112)  (356 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (357 112)  (357 112)  routing T_7_7.sp4_v_b_19 <X> T_7_7.lc_trk_g0_3
 (24 0)  (358 112)  (358 112)  routing T_7_7.sp4_v_b_19 <X> T_7_7.lc_trk_g0_3
 (25 0)  (359 112)  (359 112)  routing T_7_7.lft_op_2 <X> T_7_7.lc_trk_g0_2
 (22 1)  (356 113)  (356 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (358 113)  (358 113)  routing T_7_7.lft_op_2 <X> T_7_7.lc_trk_g0_2
 (15 2)  (349 114)  (349 114)  routing T_7_7.bot_op_5 <X> T_7_7.lc_trk_g0_5
 (17 2)  (351 114)  (351 114)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 6)  (355 118)  (355 118)  routing T_7_7.sp4_v_b_15 <X> T_7_7.lc_trk_g1_7
 (22 6)  (356 118)  (356 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (357 118)  (357 118)  routing T_7_7.sp4_v_b_15 <X> T_7_7.lc_trk_g1_7
 (21 7)  (355 119)  (355 119)  routing T_7_7.sp4_v_b_15 <X> T_7_7.lc_trk_g1_7
 (4 8)  (338 120)  (338 120)  routing T_7_7.sp4_h_l_43 <X> T_7_7.sp4_v_b_6
 (5 9)  (339 121)  (339 121)  routing T_7_7.sp4_h_l_43 <X> T_7_7.sp4_v_b_6
 (22 11)  (356 123)  (356 123)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (358 123)  (358 123)  routing T_7_7.tnl_op_6 <X> T_7_7.lc_trk_g2_6
 (25 11)  (359 123)  (359 123)  routing T_7_7.tnl_op_6 <X> T_7_7.lc_trk_g2_6
 (22 12)  (356 124)  (356 124)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (358 124)  (358 124)  routing T_7_7.tnl_op_3 <X> T_7_7.lc_trk_g3_3
 (26 12)  (360 124)  (360 124)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (361 124)  (361 124)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (362 124)  (362 124)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 124)  (363 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 124)  (364 124)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 124)  (366 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (370 124)  (370 124)  LC_6 Logic Functioning bit
 (21 13)  (355 125)  (355 125)  routing T_7_7.tnl_op_3 <X> T_7_7.lc_trk_g3_3
 (26 13)  (360 125)  (360 125)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 125)  (361 125)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 125)  (363 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 125)  (364 125)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 125)  (365 125)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 125)  (366 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (367 125)  (367 125)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.input_2_6
 (34 13)  (368 125)  (368 125)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.input_2_6
 (35 13)  (369 125)  (369 125)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.input_2_6
 (26 14)  (360 126)  (360 126)  routing T_7_7.lc_trk_g0_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (363 126)  (363 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 126)  (365 126)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 126)  (366 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 126)  (367 126)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 126)  (370 126)  LC_7 Logic Functioning bit
 (37 14)  (371 126)  (371 126)  LC_7 Logic Functioning bit
 (38 14)  (372 126)  (372 126)  LC_7 Logic Functioning bit
 (39 14)  (373 126)  (373 126)  LC_7 Logic Functioning bit
 (50 14)  (384 126)  (384 126)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (356 127)  (356 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (359 127)  (359 127)  routing T_7_7.sp4_r_v_b_46 <X> T_7_7.lc_trk_g3_6
 (29 15)  (363 127)  (363 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 127)  (364 127)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (365 127)  (365 127)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (37 15)  (371 127)  (371 127)  LC_7 Logic Functioning bit
 (38 15)  (372 127)  (372 127)  LC_7 Logic Functioning bit
 (39 15)  (373 127)  (373 127)  LC_7 Logic Functioning bit
 (43 15)  (377 127)  (377 127)  LC_7 Logic Functioning bit


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (26 0)  (44 96)  (44 96)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 96)  (45 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 96)  (46 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 96)  (54 96)  LC_0 Logic Functioning bit
 (37 0)  (55 96)  (55 96)  LC_0 Logic Functioning bit
 (38 0)  (56 96)  (56 96)  LC_0 Logic Functioning bit
 (39 0)  (57 96)  (57 96)  LC_0 Logic Functioning bit
 (41 0)  (59 96)  (59 96)  LC_0 Logic Functioning bit
 (43 0)  (61 96)  (61 96)  LC_0 Logic Functioning bit
 (44 0)  (62 96)  (62 96)  LC_0 Logic Functioning bit
 (45 0)  (63 96)  (63 96)  LC_0 Logic Functioning bit
 (28 1)  (46 97)  (46 97)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (59 97)  (59 97)  LC_0 Logic Functioning bit
 (43 1)  (61 97)  (61 97)  LC_0 Logic Functioning bit
 (50 1)  (68 97)  (68 97)  Carry_In_Mux bit 

 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (44 98)  (44 98)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 98)  (45 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 98)  (46 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 98)  (54 98)  LC_1 Logic Functioning bit
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (39 2)  (57 98)  (57 98)  LC_1 Logic Functioning bit
 (41 2)  (59 98)  (59 98)  LC_1 Logic Functioning bit
 (43 2)  (61 98)  (61 98)  LC_1 Logic Functioning bit
 (44 2)  (62 98)  (62 98)  LC_1 Logic Functioning bit
 (45 2)  (63 98)  (63 98)  LC_1 Logic Functioning bit
 (0 3)  (18 99)  (18 99)  routing T_1_6.glb_netwk_1 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (27 3)  (45 99)  (45 99)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 99)  (47 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (59 99)  (59 99)  LC_1 Logic Functioning bit
 (43 3)  (61 99)  (61 99)  LC_1 Logic Functioning bit
 (21 4)  (39 100)  (39 100)  routing T_1_6.wire_logic_cluster/lc_3/out <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 100)  (43 100)  routing T_1_6.wire_logic_cluster/lc_2/out <X> T_1_6.lc_trk_g1_2
 (26 4)  (44 100)  (44 100)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 100)  (45 100)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 100)  (54 100)  LC_2 Logic Functioning bit
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (38 4)  (56 100)  (56 100)  LC_2 Logic Functioning bit
 (39 4)  (57 100)  (57 100)  LC_2 Logic Functioning bit
 (41 4)  (59 100)  (59 100)  LC_2 Logic Functioning bit
 (43 4)  (61 100)  (61 100)  LC_2 Logic Functioning bit
 (44 4)  (62 100)  (62 100)  LC_2 Logic Functioning bit
 (45 4)  (63 100)  (63 100)  LC_2 Logic Functioning bit
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (46 101)  (46 101)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 101)  (47 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 101)  (48 101)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (41 5)  (59 101)  (59 101)  LC_2 Logic Functioning bit
 (43 5)  (61 101)  (61 101)  LC_2 Logic Functioning bit
 (14 6)  (32 102)  (32 102)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g1_4
 (26 6)  (44 102)  (44 102)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 102)  (45 102)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 102)  (54 102)  LC_3 Logic Functioning bit
 (37 6)  (55 102)  (55 102)  LC_3 Logic Functioning bit
 (38 6)  (56 102)  (56 102)  LC_3 Logic Functioning bit
 (39 6)  (57 102)  (57 102)  LC_3 Logic Functioning bit
 (41 6)  (59 102)  (59 102)  LC_3 Logic Functioning bit
 (43 6)  (61 102)  (61 102)  LC_3 Logic Functioning bit
 (44 6)  (62 102)  (62 102)  LC_3 Logic Functioning bit
 (45 6)  (63 102)  (63 102)  LC_3 Logic Functioning bit
 (17 7)  (35 103)  (35 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (41 7)  (59 103)  (59 103)  LC_3 Logic Functioning bit
 (43 7)  (61 103)  (61 103)  LC_3 Logic Functioning bit
 (27 8)  (45 104)  (45 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 104)  (47 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 104)  (48 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 104)  (54 104)  LC_4 Logic Functioning bit
 (37 8)  (55 104)  (55 104)  LC_4 Logic Functioning bit
 (38 8)  (56 104)  (56 104)  LC_4 Logic Functioning bit
 (39 8)  (57 104)  (57 104)  LC_4 Logic Functioning bit
 (41 8)  (59 104)  (59 104)  LC_4 Logic Functioning bit
 (43 8)  (61 104)  (61 104)  LC_4 Logic Functioning bit
 (45 8)  (63 104)  (63 104)  LC_4 Logic Functioning bit
 (36 9)  (54 105)  (54 105)  LC_4 Logic Functioning bit
 (37 9)  (55 105)  (55 105)  LC_4 Logic Functioning bit
 (38 9)  (56 105)  (56 105)  LC_4 Logic Functioning bit
 (39 9)  (57 105)  (57 105)  LC_4 Logic Functioning bit
 (41 9)  (59 105)  (59 105)  LC_4 Logic Functioning bit
 (43 9)  (61 105)  (61 105)  LC_4 Logic Functioning bit
 (52 9)  (70 105)  (70 105)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (32 106)  (32 106)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g2_4
 (17 11)  (35 107)  (35 107)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (14 12)  (32 108)  (32 108)  routing T_1_6.wire_logic_cluster/lc_0/out <X> T_1_6.lc_trk_g3_0
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.wire_logic_cluster/lc_1/out <X> T_1_6.lc_trk_g3_1
 (17 13)  (35 109)  (35 109)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_2_6

 (14 0)  (86 96)  (86 96)  routing T_2_6.wire_logic_cluster/lc_0/out <X> T_2_6.lc_trk_g0_0
 (27 0)  (99 96)  (99 96)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (37 0)  (109 96)  (109 96)  LC_0 Logic Functioning bit
 (38 0)  (110 96)  (110 96)  LC_0 Logic Functioning bit
 (39 0)  (111 96)  (111 96)  LC_0 Logic Functioning bit
 (45 0)  (117 96)  (117 96)  LC_0 Logic Functioning bit
 (48 0)  (120 96)  (120 96)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (89 97)  (89 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (112 97)  (112 97)  LC_0 Logic Functioning bit
 (41 1)  (113 97)  (113 97)  LC_0 Logic Functioning bit
 (42 1)  (114 97)  (114 97)  LC_0 Logic Functioning bit
 (43 1)  (115 97)  (115 97)  LC_0 Logic Functioning bit
 (46 1)  (118 97)  (118 97)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (121 97)  (121 97)  Carry_In_Mux bit 

 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 99)  (72 99)  routing T_2_6.glb_netwk_1 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (0 4)  (72 100)  (72 100)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_7/cen
 (1 4)  (73 100)  (73 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (73 101)  (73 101)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_7/cen
 (15 5)  (87 101)  (87 101)  routing T_2_6.sp4_v_t_5 <X> T_2_6.lc_trk_g1_0
 (16 5)  (88 101)  (88 101)  routing T_2_6.sp4_v_t_5 <X> T_2_6.lc_trk_g1_0
 (17 5)  (89 101)  (89 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 9)  (94 105)  (94 105)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (95 105)  (95 105)  routing T_2_6.sp12_v_t_9 <X> T_2_6.lc_trk_g2_2
 (0 14)  (72 110)  (72 110)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 110)  (73 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 111)  (72 111)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r


LogicTile_4_6

 (22 1)  (190 97)  (190 97)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 97)  (192 97)  routing T_4_6.bot_op_2 <X> T_4_6.lc_trk_g0_2
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (183 98)  (183 98)  routing T_4_6.bot_op_5 <X> T_4_6.lc_trk_g0_5
 (17 2)  (185 98)  (185 98)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_1 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (22 3)  (190 99)  (190 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (193 99)  (193 99)  routing T_4_6.sp4_r_v_b_30 <X> T_4_6.lc_trk_g0_6
 (14 4)  (182 100)  (182 100)  routing T_4_6.sp4_h_l_5 <X> T_4_6.lc_trk_g1_0
 (21 4)  (189 100)  (189 100)  routing T_4_6.sp4_h_r_11 <X> T_4_6.lc_trk_g1_3
 (22 4)  (190 100)  (190 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (191 100)  (191 100)  routing T_4_6.sp4_h_r_11 <X> T_4_6.lc_trk_g1_3
 (24 4)  (192 100)  (192 100)  routing T_4_6.sp4_h_r_11 <X> T_4_6.lc_trk_g1_3
 (14 5)  (182 101)  (182 101)  routing T_4_6.sp4_h_l_5 <X> T_4_6.lc_trk_g1_0
 (15 5)  (183 101)  (183 101)  routing T_4_6.sp4_h_l_5 <X> T_4_6.lc_trk_g1_0
 (16 5)  (184 101)  (184 101)  routing T_4_6.sp4_h_l_5 <X> T_4_6.lc_trk_g1_0
 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (25 6)  (193 102)  (193 102)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g1_6
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 8)  (183 104)  (183 104)  routing T_4_6.rgt_op_1 <X> T_4_6.lc_trk_g2_1
 (17 8)  (185 104)  (185 104)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (186 104)  (186 104)  routing T_4_6.rgt_op_1 <X> T_4_6.lc_trk_g2_1
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 104)  (196 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 104)  (201 104)  routing T_4_6.lc_trk_g2_1 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (41 8)  (209 104)  (209 104)  LC_4 Logic Functioning bit
 (43 8)  (211 104)  (211 104)  LC_4 Logic Functioning bit
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (41 9)  (209 105)  (209 105)  LC_4 Logic Functioning bit
 (43 9)  (211 105)  (211 105)  LC_4 Logic Functioning bit
 (14 10)  (182 106)  (182 106)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g2_4
 (8 11)  (176 107)  (176 107)  routing T_4_6.sp4_h_r_7 <X> T_4_6.sp4_v_t_42
 (9 11)  (177 107)  (177 107)  routing T_4_6.sp4_h_r_7 <X> T_4_6.sp4_v_t_42
 (14 11)  (182 107)  (182 107)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g2_4
 (15 11)  (183 107)  (183 107)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g2_4
 (16 11)  (184 107)  (184 107)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g2_4
 (17 11)  (185 107)  (185 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 108)  (198 108)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 108)  (199 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 108)  (202 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 108)  (204 108)  LC_6 Logic Functioning bit
 (37 12)  (205 108)  (205 108)  LC_6 Logic Functioning bit
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (42 12)  (210 108)  (210 108)  LC_6 Logic Functioning bit
 (43 12)  (211 108)  (211 108)  LC_6 Logic Functioning bit
 (45 12)  (213 108)  (213 108)  LC_6 Logic Functioning bit
 (47 12)  (215 108)  (215 108)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (195 109)  (195 109)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 109)  (196 109)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 109)  (199 109)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 109)  (200 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (203 109)  (203 109)  routing T_4_6.lc_trk_g0_2 <X> T_4_6.input_2_6
 (36 13)  (204 109)  (204 109)  LC_6 Logic Functioning bit
 (37 13)  (205 109)  (205 109)  LC_6 Logic Functioning bit
 (40 13)  (208 109)  (208 109)  LC_6 Logic Functioning bit
 (42 13)  (210 109)  (210 109)  LC_6 Logic Functioning bit
 (43 13)  (211 109)  (211 109)  LC_6 Logic Functioning bit
 (51 13)  (219 109)  (219 109)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (168 110)  (168 110)  routing T_4_6.lc_trk_g2_4 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 110)  (169 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (183 110)  (183 110)  routing T_4_6.rgt_op_5 <X> T_4_6.lc_trk_g3_5
 (17 14)  (185 110)  (185 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (186 110)  (186 110)  routing T_4_6.rgt_op_5 <X> T_4_6.lc_trk_g3_5
 (26 14)  (194 110)  (194 110)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 110)  (195 110)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 110)  (199 110)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (1 15)  (169 111)  (169 111)  routing T_4_6.lc_trk_g2_4 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (192 111)  (192 111)  routing T_4_6.tnr_op_6 <X> T_4_6.lc_trk_g3_6
 (26 15)  (194 111)  (194 111)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 111)  (195 111)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 111)  (197 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 111)  (198 111)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 111)  (199 111)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 111)  (200 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (202 111)  (202 111)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.input_2_7
 (42 15)  (210 111)  (210 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (21 0)  (243 96)  (243 96)  routing T_5_6.wire_logic_cluster/lc_3/out <X> T_5_6.lc_trk_g0_3
 (22 0)  (244 96)  (244 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (247 96)  (247 96)  routing T_5_6.wire_logic_cluster/lc_2/out <X> T_5_6.lc_trk_g0_2
 (26 0)  (248 96)  (248 96)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 96)  (249 96)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 96)  (250 96)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 96)  (251 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 96)  (252 96)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 96)  (254 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 96)  (255 96)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 96)  (257 96)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.input_2_0
 (39 0)  (261 96)  (261 96)  LC_0 Logic Functioning bit
 (17 1)  (239 97)  (239 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (244 97)  (244 97)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (248 97)  (248 97)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 97)  (249 97)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 97)  (251 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 97)  (252 97)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 97)  (254 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (255 97)  (255 97)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.input_2_0
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (236 98)  (236 98)  routing T_5_6.sp4_h_l_1 <X> T_5_6.lc_trk_g0_4
 (17 2)  (239 98)  (239 98)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (240 98)  (240 98)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g0_5
 (25 2)  (247 98)  (247 98)  routing T_5_6.lft_op_6 <X> T_5_6.lc_trk_g0_6
 (26 2)  (248 98)  (248 98)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 98)  (249 98)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 98)  (250 98)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 98)  (255 98)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 98)  (258 98)  LC_1 Logic Functioning bit
 (37 2)  (259 98)  (259 98)  LC_1 Logic Functioning bit
 (41 2)  (263 98)  (263 98)  LC_1 Logic Functioning bit
 (42 2)  (264 98)  (264 98)  LC_1 Logic Functioning bit
 (45 2)  (267 98)  (267 98)  LC_1 Logic Functioning bit
 (46 2)  (268 98)  (268 98)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (275 98)  (275 98)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_1 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (15 3)  (237 99)  (237 99)  routing T_5_6.sp4_h_l_1 <X> T_5_6.lc_trk_g0_4
 (16 3)  (238 99)  (238 99)  routing T_5_6.sp4_h_l_1 <X> T_5_6.lc_trk_g0_4
 (17 3)  (239 99)  (239 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (240 99)  (240 99)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g0_5
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (246 99)  (246 99)  routing T_5_6.lft_op_6 <X> T_5_6.lc_trk_g0_6
 (26 3)  (248 99)  (248 99)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 99)  (249 99)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 99)  (250 99)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 99)  (252 99)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 99)  (254 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (255 99)  (255 99)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.input_2_1
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (37 3)  (259 99)  (259 99)  LC_1 Logic Functioning bit
 (42 3)  (264 99)  (264 99)  LC_1 Logic Functioning bit
 (43 3)  (265 99)  (265 99)  LC_1 Logic Functioning bit
 (51 3)  (273 99)  (273 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (275 99)  (275 99)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (243 100)  (243 100)  routing T_5_6.bnr_op_3 <X> T_5_6.lc_trk_g1_3
 (22 4)  (244 100)  (244 100)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (257 100)  (257 100)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.input_2_2
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (37 4)  (259 100)  (259 100)  LC_2 Logic Functioning bit
 (38 4)  (260 100)  (260 100)  LC_2 Logic Functioning bit
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (40 4)  (262 100)  (262 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (42 4)  (264 100)  (264 100)  LC_2 Logic Functioning bit
 (43 4)  (265 100)  (265 100)  LC_2 Logic Functioning bit
 (21 5)  (243 101)  (243 101)  routing T_5_6.bnr_op_3 <X> T_5_6.lc_trk_g1_3
 (26 5)  (248 101)  (248 101)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 101)  (249 101)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 101)  (251 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 101)  (253 101)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 101)  (254 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (257 101)  (257 101)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.input_2_2
 (36 5)  (258 101)  (258 101)  LC_2 Logic Functioning bit
 (37 5)  (259 101)  (259 101)  LC_2 Logic Functioning bit
 (38 5)  (260 101)  (260 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (40 5)  (262 101)  (262 101)  LC_2 Logic Functioning bit
 (41 5)  (263 101)  (263 101)  LC_2 Logic Functioning bit
 (43 5)  (265 101)  (265 101)  LC_2 Logic Functioning bit
 (22 6)  (244 102)  (244 102)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (246 102)  (246 102)  routing T_5_6.top_op_7 <X> T_5_6.lc_trk_g1_7
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 102)  (255 102)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 102)  (256 102)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 102)  (257 102)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_3
 (36 6)  (258 102)  (258 102)  LC_3 Logic Functioning bit
 (38 6)  (260 102)  (260 102)  LC_3 Logic Functioning bit
 (41 6)  (263 102)  (263 102)  LC_3 Logic Functioning bit
 (42 6)  (264 102)  (264 102)  LC_3 Logic Functioning bit
 (45 6)  (267 102)  (267 102)  LC_3 Logic Functioning bit
 (46 6)  (268 102)  (268 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (275 102)  (275 102)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (237 103)  (237 103)  routing T_5_6.sp4_v_t_9 <X> T_5_6.lc_trk_g1_4
 (16 7)  (238 103)  (238 103)  routing T_5_6.sp4_v_t_9 <X> T_5_6.lc_trk_g1_4
 (17 7)  (239 103)  (239 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (243 103)  (243 103)  routing T_5_6.top_op_7 <X> T_5_6.lc_trk_g1_7
 (26 7)  (248 103)  (248 103)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 103)  (254 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (255 103)  (255 103)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_3
 (34 7)  (256 103)  (256 103)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_3
 (35 7)  (257 103)  (257 103)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_3
 (37 7)  (259 103)  (259 103)  LC_3 Logic Functioning bit
 (39 7)  (261 103)  (261 103)  LC_3 Logic Functioning bit
 (40 7)  (262 103)  (262 103)  LC_3 Logic Functioning bit
 (43 7)  (265 103)  (265 103)  LC_3 Logic Functioning bit
 (48 7)  (270 103)  (270 103)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (273 103)  (273 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (240 104)  (240 104)  routing T_5_6.wire_logic_cluster/lc_1/out <X> T_5_6.lc_trk_g2_1
 (26 8)  (248 104)  (248 104)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (28 8)  (250 104)  (250 104)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 104)  (252 104)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 104)  (253 104)  routing T_5_6.lc_trk_g0_5 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 104)  (258 104)  LC_4 Logic Functioning bit
 (37 8)  (259 104)  (259 104)  LC_4 Logic Functioning bit
 (39 8)  (261 104)  (261 104)  LC_4 Logic Functioning bit
 (40 8)  (262 104)  (262 104)  LC_4 Logic Functioning bit
 (41 8)  (263 104)  (263 104)  LC_4 Logic Functioning bit
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (43 8)  (265 104)  (265 104)  LC_4 Logic Functioning bit
 (26 9)  (248 105)  (248 105)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 105)  (249 105)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (259 105)  (259 105)  LC_4 Logic Functioning bit
 (38 9)  (260 105)  (260 105)  LC_4 Logic Functioning bit
 (39 9)  (261 105)  (261 105)  LC_4 Logic Functioning bit
 (40 9)  (262 105)  (262 105)  LC_4 Logic Functioning bit
 (41 9)  (263 105)  (263 105)  LC_4 Logic Functioning bit
 (42 9)  (264 105)  (264 105)  LC_4 Logic Functioning bit
 (43 9)  (265 105)  (265 105)  LC_4 Logic Functioning bit
 (15 10)  (237 106)  (237 106)  routing T_5_6.rgt_op_5 <X> T_5_6.lc_trk_g2_5
 (17 10)  (239 106)  (239 106)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (240 106)  (240 106)  routing T_5_6.rgt_op_5 <X> T_5_6.lc_trk_g2_5
 (26 10)  (248 106)  (248 106)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (28 10)  (250 106)  (250 106)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 106)  (252 106)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (258 106)  (258 106)  LC_5 Logic Functioning bit
 (37 10)  (259 106)  (259 106)  LC_5 Logic Functioning bit
 (38 10)  (260 106)  (260 106)  LC_5 Logic Functioning bit
 (39 10)  (261 106)  (261 106)  LC_5 Logic Functioning bit
 (40 10)  (262 106)  (262 106)  LC_5 Logic Functioning bit
 (42 10)  (264 106)  (264 106)  LC_5 Logic Functioning bit
 (43 10)  (265 106)  (265 106)  LC_5 Logic Functioning bit
 (50 10)  (272 106)  (272 106)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (236 107)  (236 107)  routing T_5_6.sp4_r_v_b_36 <X> T_5_6.lc_trk_g2_4
 (17 11)  (239 107)  (239 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (248 107)  (248 107)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 107)  (249 107)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 107)  (250 107)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 107)  (253 107)  routing T_5_6.lc_trk_g0_2 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 107)  (258 107)  LC_5 Logic Functioning bit
 (37 11)  (259 107)  (259 107)  LC_5 Logic Functioning bit
 (38 11)  (260 107)  (260 107)  LC_5 Logic Functioning bit
 (39 11)  (261 107)  (261 107)  LC_5 Logic Functioning bit
 (40 11)  (262 107)  (262 107)  LC_5 Logic Functioning bit
 (41 11)  (263 107)  (263 107)  LC_5 Logic Functioning bit
 (42 11)  (264 107)  (264 107)  LC_5 Logic Functioning bit
 (43 11)  (265 107)  (265 107)  LC_5 Logic Functioning bit
 (46 11)  (268 107)  (268 107)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (275 107)  (275 107)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (237 108)  (237 108)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g3_1
 (16 12)  (238 108)  (238 108)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g3_1
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g3_1
 (21 12)  (243 108)  (243 108)  routing T_5_6.wire_logic_cluster/lc_3/out <X> T_5_6.lc_trk_g3_3
 (22 12)  (244 108)  (244 108)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (31 12)  (253 108)  (253 108)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 108)  (256 108)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 108)  (258 108)  LC_6 Logic Functioning bit
 (37 12)  (259 108)  (259 108)  LC_6 Logic Functioning bit
 (38 12)  (260 108)  (260 108)  LC_6 Logic Functioning bit
 (39 12)  (261 108)  (261 108)  LC_6 Logic Functioning bit
 (40 12)  (262 108)  (262 108)  LC_6 Logic Functioning bit
 (41 12)  (263 108)  (263 108)  LC_6 Logic Functioning bit
 (50 12)  (272 108)  (272 108)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (240 109)  (240 109)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g3_1
 (36 13)  (258 109)  (258 109)  LC_6 Logic Functioning bit
 (37 13)  (259 109)  (259 109)  LC_6 Logic Functioning bit
 (38 13)  (260 109)  (260 109)  LC_6 Logic Functioning bit
 (39 13)  (261 109)  (261 109)  LC_6 Logic Functioning bit
 (40 13)  (262 109)  (262 109)  LC_6 Logic Functioning bit
 (41 13)  (263 109)  (263 109)  LC_6 Logic Functioning bit
 (46 13)  (268 109)  (268 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (223 110)  (223 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (223 111)  (223 111)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (4 15)  (226 111)  (226 111)  routing T_5_6.sp4_v_b_4 <X> T_5_6.sp4_h_l_44
 (8 15)  (230 111)  (230 111)  routing T_5_6.sp4_h_r_10 <X> T_5_6.sp4_v_t_47
 (9 15)  (231 111)  (231 111)  routing T_5_6.sp4_h_r_10 <X> T_5_6.sp4_v_t_47
 (22 15)  (244 111)  (244 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (247 111)  (247 111)  routing T_5_6.sp4_r_v_b_46 <X> T_5_6.lc_trk_g3_6


LogicTile_6_6

 (4 0)  (280 96)  (280 96)  routing T_6_6.sp4_h_l_37 <X> T_6_6.sp4_v_b_0
 (14 0)  (290 96)  (290 96)  routing T_6_6.wire_logic_cluster/lc_0/out <X> T_6_6.lc_trk_g0_0
 (21 0)  (297 96)  (297 96)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g0_3
 (22 0)  (298 96)  (298 96)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 96)  (300 96)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g0_3
 (26 0)  (302 96)  (302 96)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (28 0)  (304 96)  (304 96)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 96)  (311 96)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.input_2_0
 (43 0)  (319 96)  (319 96)  LC_0 Logic Functioning bit
 (5 1)  (281 97)  (281 97)  routing T_6_6.sp4_h_l_37 <X> T_6_6.sp4_v_b_0
 (17 1)  (293 97)  (293 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (302 97)  (302 97)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 97)  (305 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 97)  (306 97)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 97)  (307 97)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 97)  (308 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (309 97)  (309 97)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.input_2_0
 (34 1)  (310 97)  (310 97)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.input_2_0
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (11 2)  (287 98)  (287 98)  routing T_6_6.sp4_v_b_6 <X> T_6_6.sp4_v_t_39
 (13 2)  (289 98)  (289 98)  routing T_6_6.sp4_v_b_6 <X> T_6_6.sp4_v_t_39
 (15 2)  (291 98)  (291 98)  routing T_6_6.lft_op_5 <X> T_6_6.lc_trk_g0_5
 (17 2)  (293 98)  (293 98)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 98)  (294 98)  routing T_6_6.lft_op_5 <X> T_6_6.lc_trk_g0_5
 (26 2)  (302 98)  (302 98)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (304 98)  (304 98)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 98)  (306 98)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 98)  (307 98)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 98)  (309 98)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 98)  (310 98)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 98)  (311 98)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_1
 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_1 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (14 3)  (290 99)  (290 99)  routing T_6_6.top_op_4 <X> T_6_6.lc_trk_g0_4
 (15 3)  (291 99)  (291 99)  routing T_6_6.top_op_4 <X> T_6_6.lc_trk_g0_4
 (17 3)  (293 99)  (293 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (298 99)  (298 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (301 99)  (301 99)  routing T_6_6.sp4_r_v_b_30 <X> T_6_6.lc_trk_g0_6
 (26 3)  (302 99)  (302 99)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 99)  (303 99)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 99)  (304 99)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 99)  (306 99)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 99)  (307 99)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 99)  (308 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (309 99)  (309 99)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_1
 (34 3)  (310 99)  (310 99)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_1
 (43 3)  (319 99)  (319 99)  LC_1 Logic Functioning bit
 (27 4)  (303 100)  (303 100)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 100)  (307 100)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 100)  (309 100)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 100)  (312 100)  LC_2 Logic Functioning bit
 (50 4)  (326 100)  (326 100)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (292 101)  (292 101)  routing T_6_6.sp12_h_r_8 <X> T_6_6.lc_trk_g1_0
 (17 5)  (293 101)  (293 101)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (8 6)  (284 102)  (284 102)  routing T_6_6.sp4_v_t_47 <X> T_6_6.sp4_h_l_41
 (9 6)  (285 102)  (285 102)  routing T_6_6.sp4_v_t_47 <X> T_6_6.sp4_h_l_41
 (10 6)  (286 102)  (286 102)  routing T_6_6.sp4_v_t_47 <X> T_6_6.sp4_h_l_41
 (15 6)  (291 102)  (291 102)  routing T_6_6.sp4_v_b_21 <X> T_6_6.lc_trk_g1_5
 (16 6)  (292 102)  (292 102)  routing T_6_6.sp4_v_b_21 <X> T_6_6.lc_trk_g1_5
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (301 102)  (301 102)  routing T_6_6.wire_logic_cluster/lc_6/out <X> T_6_6.lc_trk_g1_6
 (28 6)  (304 102)  (304 102)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 102)  (306 102)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 102)  (307 102)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (302 103)  (302 103)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 103)  (306 103)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 103)  (307 103)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (21 8)  (297 104)  (297 104)  routing T_6_6.sp4_v_t_14 <X> T_6_6.lc_trk_g2_3
 (22 8)  (298 104)  (298 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (299 104)  (299 104)  routing T_6_6.sp4_v_t_14 <X> T_6_6.lc_trk_g2_3
 (26 8)  (302 104)  (302 104)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 104)  (303 104)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 104)  (309 104)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (50 8)  (326 104)  (326 104)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (285 105)  (285 105)  routing T_6_6.sp4_v_t_42 <X> T_6_6.sp4_v_b_7
 (26 9)  (302 105)  (302 105)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 105)  (303 105)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 105)  (304 105)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 105)  (306 105)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (37 9)  (313 105)  (313 105)  LC_4 Logic Functioning bit
 (22 10)  (298 106)  (298 106)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (300 106)  (300 106)  routing T_6_6.tnl_op_7 <X> T_6_6.lc_trk_g2_7
 (26 10)  (302 106)  (302 106)  routing T_6_6.lc_trk_g0_5 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 106)  (306 106)  routing T_6_6.lc_trk_g0_4 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 106)  (307 106)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 106)  (309 106)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 106)  (310 106)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 106)  (312 106)  LC_5 Logic Functioning bit
 (38 10)  (314 106)  (314 106)  LC_5 Logic Functioning bit
 (41 10)  (317 106)  (317 106)  LC_5 Logic Functioning bit
 (43 10)  (319 106)  (319 106)  LC_5 Logic Functioning bit
 (45 10)  (321 106)  (321 106)  LC_5 Logic Functioning bit
 (50 10)  (326 106)  (326 106)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (297 107)  (297 107)  routing T_6_6.tnl_op_7 <X> T_6_6.lc_trk_g2_7
 (22 11)  (298 107)  (298 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (299 107)  (299 107)  routing T_6_6.sp4_v_b_46 <X> T_6_6.lc_trk_g2_6
 (24 11)  (300 107)  (300 107)  routing T_6_6.sp4_v_b_46 <X> T_6_6.lc_trk_g2_6
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (312 107)  (312 107)  LC_5 Logic Functioning bit
 (38 11)  (314 107)  (314 107)  LC_5 Logic Functioning bit
 (39 11)  (315 107)  (315 107)  LC_5 Logic Functioning bit
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (42 11)  (318 107)  (318 107)  LC_5 Logic Functioning bit
 (43 11)  (319 107)  (319 107)  LC_5 Logic Functioning bit
 (48 11)  (324 107)  (324 107)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (327 107)  (327 107)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (293 108)  (293 108)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (294 108)  (294 108)  routing T_6_6.bnl_op_1 <X> T_6_6.lc_trk_g3_1
 (27 12)  (303 108)  (303 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 108)  (304 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 108)  (306 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 108)  (307 108)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 108)  (309 108)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 108)  (312 108)  LC_6 Logic Functioning bit
 (38 12)  (314 108)  (314 108)  LC_6 Logic Functioning bit
 (40 12)  (316 108)  (316 108)  LC_6 Logic Functioning bit
 (42 12)  (318 108)  (318 108)  LC_6 Logic Functioning bit
 (18 13)  (294 109)  (294 109)  routing T_6_6.bnl_op_1 <X> T_6_6.lc_trk_g3_1
 (27 13)  (303 109)  (303 109)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 109)  (304 109)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 109)  (306 109)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (307 109)  (307 109)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (312 109)  (312 109)  LC_6 Logic Functioning bit
 (38 13)  (314 109)  (314 109)  LC_6 Logic Functioning bit
 (1 14)  (277 110)  (277 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (290 110)  (290 110)  routing T_6_6.sp4_v_b_36 <X> T_6_6.lc_trk_g3_4
 (17 14)  (293 110)  (293 110)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (294 110)  (294 110)  routing T_6_6.wire_logic_cluster/lc_5/out <X> T_6_6.lc_trk_g3_5
 (22 14)  (298 110)  (298 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (299 110)  (299 110)  routing T_6_6.sp4_h_r_31 <X> T_6_6.lc_trk_g3_7
 (24 14)  (300 110)  (300 110)  routing T_6_6.sp4_h_r_31 <X> T_6_6.lc_trk_g3_7
 (27 14)  (303 110)  (303 110)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 110)  (307 110)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (312 110)  (312 110)  LC_7 Logic Functioning bit
 (37 14)  (313 110)  (313 110)  LC_7 Logic Functioning bit
 (38 14)  (314 110)  (314 110)  LC_7 Logic Functioning bit
 (39 14)  (315 110)  (315 110)  LC_7 Logic Functioning bit
 (40 14)  (316 110)  (316 110)  LC_7 Logic Functioning bit
 (41 14)  (317 110)  (317 110)  LC_7 Logic Functioning bit
 (42 14)  (318 110)  (318 110)  LC_7 Logic Functioning bit
 (43 14)  (319 110)  (319 110)  LC_7 Logic Functioning bit
 (0 15)  (276 111)  (276 111)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_7/s_r
 (1 15)  (277 111)  (277 111)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_7/s_r
 (14 15)  (290 111)  (290 111)  routing T_6_6.sp4_v_b_36 <X> T_6_6.lc_trk_g3_4
 (16 15)  (292 111)  (292 111)  routing T_6_6.sp4_v_b_36 <X> T_6_6.lc_trk_g3_4
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (297 111)  (297 111)  routing T_6_6.sp4_h_r_31 <X> T_6_6.lc_trk_g3_7
 (22 15)  (298 111)  (298 111)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (300 111)  (300 111)  routing T_6_6.tnl_op_6 <X> T_6_6.lc_trk_g3_6
 (25 15)  (301 111)  (301 111)  routing T_6_6.tnl_op_6 <X> T_6_6.lc_trk_g3_6
 (26 15)  (302 111)  (302 111)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 111)  (307 111)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 111)  (308 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (309 111)  (309 111)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.input_2_7
 (35 15)  (311 111)  (311 111)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.input_2_7
 (37 15)  (313 111)  (313 111)  LC_7 Logic Functioning bit
 (38 15)  (314 111)  (314 111)  LC_7 Logic Functioning bit
 (39 15)  (315 111)  (315 111)  LC_7 Logic Functioning bit
 (40 15)  (316 111)  (316 111)  LC_7 Logic Functioning bit
 (41 15)  (317 111)  (317 111)  LC_7 Logic Functioning bit
 (42 15)  (318 111)  (318 111)  LC_7 Logic Functioning bit
 (43 15)  (319 111)  (319 111)  LC_7 Logic Functioning bit
 (51 15)  (327 111)  (327 111)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_6

 (22 0)  (356 96)  (356 96)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (357 96)  (357 96)  routing T_7_6.sp12_h_r_11 <X> T_7_6.lc_trk_g0_3
 (28 2)  (362 98)  (362 98)  routing T_7_6.lc_trk_g2_2 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 98)  (363 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 98)  (365 98)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 98)  (366 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 98)  (367 98)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (26 3)  (360 99)  (360 99)  routing T_7_6.lc_trk_g2_3 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 99)  (362 99)  routing T_7_6.lc_trk_g2_3 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 99)  (363 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 99)  (364 99)  routing T_7_6.lc_trk_g2_2 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (31 3)  (365 99)  (365 99)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 99)  (366 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (369 99)  (369 99)  routing T_7_6.lc_trk_g0_3 <X> T_7_6.input_2_1
 (42 3)  (376 99)  (376 99)  LC_1 Logic Functioning bit
 (12 6)  (346 102)  (346 102)  routing T_7_6.sp4_v_t_40 <X> T_7_6.sp4_h_l_40
 (15 6)  (349 102)  (349 102)  routing T_7_6.lft_op_5 <X> T_7_6.lc_trk_g1_5
 (17 6)  (351 102)  (351 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (352 102)  (352 102)  routing T_7_6.lft_op_5 <X> T_7_6.lc_trk_g1_5
 (11 7)  (345 103)  (345 103)  routing T_7_6.sp4_v_t_40 <X> T_7_6.sp4_h_l_40
 (21 8)  (355 104)  (355 104)  routing T_7_6.bnl_op_3 <X> T_7_6.lc_trk_g2_3
 (22 8)  (356 104)  (356 104)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (359 104)  (359 104)  routing T_7_6.sp4_h_r_42 <X> T_7_6.lc_trk_g2_2
 (21 9)  (355 105)  (355 105)  routing T_7_6.bnl_op_3 <X> T_7_6.lc_trk_g2_3
 (22 9)  (356 105)  (356 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (357 105)  (357 105)  routing T_7_6.sp4_h_r_42 <X> T_7_6.lc_trk_g2_2
 (24 9)  (358 105)  (358 105)  routing T_7_6.sp4_h_r_42 <X> T_7_6.lc_trk_g2_2
 (25 9)  (359 105)  (359 105)  routing T_7_6.sp4_h_r_42 <X> T_7_6.lc_trk_g2_2
 (25 10)  (359 106)  (359 106)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g2_6
 (31 10)  (365 106)  (365 106)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 106)  (366 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 106)  (368 106)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_5/in_3
 (37 10)  (371 106)  (371 106)  LC_5 Logic Functioning bit
 (39 10)  (373 106)  (373 106)  LC_5 Logic Functioning bit
 (40 10)  (374 106)  (374 106)  LC_5 Logic Functioning bit
 (41 10)  (375 106)  (375 106)  LC_5 Logic Functioning bit
 (42 10)  (376 106)  (376 106)  LC_5 Logic Functioning bit
 (43 10)  (377 106)  (377 106)  LC_5 Logic Functioning bit
 (22 11)  (356 107)  (356 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (357 107)  (357 107)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g2_6
 (24 11)  (358 107)  (358 107)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g2_6
 (25 11)  (359 107)  (359 107)  routing T_7_6.sp4_h_r_46 <X> T_7_6.lc_trk_g2_6
 (26 11)  (360 107)  (360 107)  routing T_7_6.lc_trk_g0_3 <X> T_7_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 107)  (363 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (370 107)  (370 107)  LC_5 Logic Functioning bit
 (38 11)  (372 107)  (372 107)  LC_5 Logic Functioning bit
 (40 11)  (374 107)  (374 107)  LC_5 Logic Functioning bit
 (41 11)  (375 107)  (375 107)  LC_5 Logic Functioning bit
 (42 11)  (376 107)  (376 107)  LC_5 Logic Functioning bit
 (43 11)  (377 107)  (377 107)  LC_5 Logic Functioning bit


LogicTile_8_6

 (12 15)  (400 111)  (400 111)  routing T_8_6.sp4_h_l_46 <X> T_8_6.sp4_v_t_46


IO_Tile_13_6

 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 102)  (648 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (14 0)  (32 80)  (32 80)  routing T_1_5.wire_logic_cluster/lc_0/out <X> T_1_5.lc_trk_g0_0
 (27 0)  (45 80)  (45 80)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 80)  (50 80)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 80)  (54 80)  LC_0 Logic Functioning bit
 (37 0)  (55 80)  (55 80)  LC_0 Logic Functioning bit
 (38 0)  (56 80)  (56 80)  LC_0 Logic Functioning bit
 (39 0)  (57 80)  (57 80)  LC_0 Logic Functioning bit
 (45 0)  (63 80)  (63 80)  LC_0 Logic Functioning bit
 (52 0)  (70 80)  (70 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (2 1)  (20 81)  (20 81)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (35 81)  (35 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (47 81)  (47 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 81)  (48 81)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (40 1)  (58 81)  (58 81)  LC_0 Logic Functioning bit
 (41 1)  (59 81)  (59 81)  LC_0 Logic Functioning bit
 (42 1)  (60 81)  (60 81)  LC_0 Logic Functioning bit
 (43 1)  (61 81)  (61 81)  LC_0 Logic Functioning bit
 (48 1)  (66 81)  (66 81)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (67 81)  (67 81)  Carry_In_Mux bit 

 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 83)  (18 83)  routing T_1_5.glb_netwk_1 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (0 4)  (18 84)  (18 84)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (1 4)  (19 84)  (19 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (43 84)  (43 84)  routing T_1_5.bnr_op_2 <X> T_1_5.lc_trk_g1_2
 (0 5)  (18 85)  (18 85)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (1 5)  (19 85)  (19 85)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (22 5)  (40 85)  (40 85)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 85)  (43 85)  routing T_1_5.bnr_op_2 <X> T_1_5.lc_trk_g1_2
 (22 12)  (40 92)  (40 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (2 13)  (20 93)  (20 93)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (18 94)  (18 94)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 94)  (19 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 95)  (18 95)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/s_r


LogicTile_2_5

 (15 0)  (87 80)  (87 80)  routing T_2_5.bot_op_1 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (116 80)  (116 80)  LC_0 Logic Functioning bit
 (2 1)  (74 81)  (74 81)  Column buffer control bit: LH_colbuf_cntl_1

 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (105 81)  (105 81)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_0
 (34 1)  (106 81)  (106 81)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_0
 (35 1)  (107 81)  (107 81)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_0
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (98 82)  (98 82)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 82)  (102 82)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (42 2)  (114 82)  (114 82)  LC_1 Logic Functioning bit
 (44 2)  (116 82)  (116 82)  LC_1 Logic Functioning bit
 (45 2)  (117 82)  (117 82)  LC_1 Logic Functioning bit
 (0 3)  (72 83)  (72 83)  routing T_2_5.glb_netwk_1 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (15 3)  (87 83)  (87 83)  routing T_2_5.bot_op_4 <X> T_2_5.lc_trk_g0_4
 (17 3)  (89 83)  (89 83)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 83)  (95 83)  routing T_2_5.sp4_v_b_22 <X> T_2_5.lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.sp4_v_b_22 <X> T_2_5.lc_trk_g0_6
 (26 3)  (98 83)  (98 83)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 83)  (99 83)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 83)  (104 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (105 83)  (105 83)  routing T_2_5.lc_trk_g2_1 <X> T_2_5.input_2_1
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (43 3)  (115 83)  (115 83)  LC_1 Logic Functioning bit
 (46 3)  (118 83)  (118 83)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (93 84)  (93 84)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g1_3
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 84)  (97 84)  routing T_2_5.wire_logic_cluster/lc_2/out <X> T_2_5.lc_trk_g1_2
 (26 4)  (98 84)  (98 84)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 84)  (99 84)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (107 84)  (107 84)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.input_2_2
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (41 4)  (113 84)  (113 84)  LC_2 Logic Functioning bit
 (44 4)  (116 84)  (116 84)  LC_2 Logic Functioning bit
 (45 4)  (117 84)  (117 84)  LC_2 Logic Functioning bit
 (48 4)  (120 84)  (120 84)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (94 85)  (94 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (98 85)  (98 85)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 85)  (102 85)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 85)  (104 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (108 85)  (108 85)  LC_2 Logic Functioning bit
 (38 5)  (110 85)  (110 85)  LC_2 Logic Functioning bit
 (39 5)  (111 85)  (111 85)  LC_2 Logic Functioning bit
 (41 5)  (113 85)  (113 85)  LC_2 Logic Functioning bit
 (42 5)  (114 85)  (114 85)  LC_2 Logic Functioning bit
 (43 5)  (115 85)  (115 85)  LC_2 Logic Functioning bit
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 86)  (90 86)  routing T_2_5.wire_logic_cluster/lc_5/out <X> T_2_5.lc_trk_g1_5
 (26 6)  (98 86)  (98 86)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 86)  (99 86)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (107 86)  (107 86)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.input_2_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (41 6)  (113 86)  (113 86)  LC_3 Logic Functioning bit
 (44 6)  (116 86)  (116 86)  LC_3 Logic Functioning bit
 (45 6)  (117 86)  (117 86)  LC_3 Logic Functioning bit
 (15 7)  (87 87)  (87 87)  routing T_2_5.bot_op_4 <X> T_2_5.lc_trk_g1_4
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (95 87)  (95 87)  routing T_2_5.sp4_v_b_22 <X> T_2_5.lc_trk_g1_6
 (24 7)  (96 87)  (96 87)  routing T_2_5.sp4_v_b_22 <X> T_2_5.lc_trk_g1_6
 (26 7)  (98 87)  (98 87)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 87)  (99 87)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 87)  (104 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 87)  (106 87)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.input_2_3
 (36 7)  (108 87)  (108 87)  LC_3 Logic Functioning bit
 (38 7)  (110 87)  (110 87)  LC_3 Logic Functioning bit
 (39 7)  (111 87)  (111 87)  LC_3 Logic Functioning bit
 (41 7)  (113 87)  (113 87)  LC_3 Logic Functioning bit
 (42 7)  (114 87)  (114 87)  LC_3 Logic Functioning bit
 (43 7)  (115 87)  (115 87)  LC_3 Logic Functioning bit
 (44 7)  (116 87)  (116 87)  LC_3 Logic Functioning bit
 (46 7)  (118 87)  (118 87)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (89 88)  (89 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 88)  (90 88)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g2_1
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 88)  (99 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 88)  (100 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 88)  (102 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (107 88)  (107 88)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.input_2_4
 (36 8)  (108 88)  (108 88)  LC_4 Logic Functioning bit
 (41 8)  (113 88)  (113 88)  LC_4 Logic Functioning bit
 (44 8)  (116 88)  (116 88)  LC_4 Logic Functioning bit
 (45 8)  (117 88)  (117 88)  LC_4 Logic Functioning bit
 (26 9)  (98 89)  (98 89)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 89)  (104 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 89)  (108 89)  LC_4 Logic Functioning bit
 (38 9)  (110 89)  (110 89)  LC_4 Logic Functioning bit
 (39 9)  (111 89)  (111 89)  LC_4 Logic Functioning bit
 (41 9)  (113 89)  (113 89)  LC_4 Logic Functioning bit
 (42 9)  (114 89)  (114 89)  LC_4 Logic Functioning bit
 (43 9)  (115 89)  (115 89)  LC_4 Logic Functioning bit
 (44 9)  (116 89)  (116 89)  LC_4 Logic Functioning bit
 (51 9)  (123 89)  (123 89)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (93 90)  (93 90)  routing T_2_5.wire_logic_cluster/lc_7/out <X> T_2_5.lc_trk_g2_7
 (22 10)  (94 90)  (94 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 90)  (97 90)  routing T_2_5.wire_logic_cluster/lc_6/out <X> T_2_5.lc_trk_g2_6
 (26 10)  (98 90)  (98 90)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 90)  (99 90)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 90)  (102 90)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (107 90)  (107 90)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.input_2_5
 (36 10)  (108 90)  (108 90)  LC_5 Logic Functioning bit
 (41 10)  (113 90)  (113 90)  LC_5 Logic Functioning bit
 (44 10)  (116 90)  (116 90)  LC_5 Logic Functioning bit
 (45 10)  (117 90)  (117 90)  LC_5 Logic Functioning bit
 (22 11)  (94 91)  (94 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 91)  (98 91)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 91)  (99 91)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 91)  (104 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (106 91)  (106 91)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.input_2_5
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (38 11)  (110 91)  (110 91)  LC_5 Logic Functioning bit
 (39 11)  (111 91)  (111 91)  LC_5 Logic Functioning bit
 (41 11)  (113 91)  (113 91)  LC_5 Logic Functioning bit
 (42 11)  (114 91)  (114 91)  LC_5 Logic Functioning bit
 (43 11)  (115 91)  (115 91)  LC_5 Logic Functioning bit
 (44 11)  (116 91)  (116 91)  LC_5 Logic Functioning bit
 (48 11)  (120 91)  (120 91)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (94 92)  (94 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 92)  (95 92)  routing T_2_5.sp4_v_t_30 <X> T_2_5.lc_trk_g3_3
 (24 12)  (96 92)  (96 92)  routing T_2_5.sp4_v_t_30 <X> T_2_5.lc_trk_g3_3
 (26 12)  (98 92)  (98 92)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 92)  (99 92)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 92)  (101 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 92)  (102 92)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (107 92)  (107 92)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_6
 (36 12)  (108 92)  (108 92)  LC_6 Logic Functioning bit
 (37 12)  (109 92)  (109 92)  LC_6 Logic Functioning bit
 (41 12)  (113 92)  (113 92)  LC_6 Logic Functioning bit
 (42 12)  (114 92)  (114 92)  LC_6 Logic Functioning bit
 (44 12)  (116 92)  (116 92)  LC_6 Logic Functioning bit
 (45 12)  (117 92)  (117 92)  LC_6 Logic Functioning bit
 (53 12)  (125 92)  (125 92)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6

 (26 13)  (98 93)  (98 93)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 93)  (101 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 93)  (104 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (105 93)  (105 93)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_6
 (35 13)  (107 93)  (107 93)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_6
 (36 13)  (108 93)  (108 93)  LC_6 Logic Functioning bit
 (39 13)  (111 93)  (111 93)  LC_6 Logic Functioning bit
 (42 13)  (114 93)  (114 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (44 13)  (116 93)  (116 93)  LC_6 Logic Functioning bit
 (0 14)  (72 94)  (72 94)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 94)  (73 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 94)  (86 94)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g3_4
 (26 14)  (98 94)  (98 94)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 94)  (101 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 94)  (102 94)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 94)  (104 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (107 94)  (107 94)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.input_2_7
 (36 14)  (108 94)  (108 94)  LC_7 Logic Functioning bit
 (37 14)  (109 94)  (109 94)  LC_7 Logic Functioning bit
 (41 14)  (113 94)  (113 94)  LC_7 Logic Functioning bit
 (42 14)  (114 94)  (114 94)  LC_7 Logic Functioning bit
 (44 14)  (116 94)  (116 94)  LC_7 Logic Functioning bit
 (45 14)  (117 94)  (117 94)  LC_7 Logic Functioning bit
 (0 15)  (72 95)  (72 95)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 95)  (89 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (98 95)  (98 95)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 95)  (99 95)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 95)  (101 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 95)  (104 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 95)  (105 95)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.input_2_7
 (35 15)  (107 95)  (107 95)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.input_2_7
 (36 15)  (108 95)  (108 95)  LC_7 Logic Functioning bit
 (39 15)  (111 95)  (111 95)  LC_7 Logic Functioning bit
 (42 15)  (114 95)  (114 95)  LC_7 Logic Functioning bit
 (43 15)  (115 95)  (115 95)  LC_7 Logic Functioning bit
 (53 15)  (125 95)  (125 95)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control

 (11 6)  (137 86)  (137 86)  routing T_3_5.sp4_h_r_11 <X> T_3_5.sp4_v_t_40
 (13 6)  (139 86)  (139 86)  routing T_3_5.sp4_h_r_11 <X> T_3_5.sp4_v_t_40
 (12 7)  (138 87)  (138 87)  routing T_3_5.sp4_h_r_11 <X> T_3_5.sp4_v_t_40


LogicTile_4_5

 (28 0)  (196 80)  (196 80)  routing T_4_5.lc_trk_g2_1 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 80)  (197 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 80)  (200 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 80)  (201 80)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 80)  (204 80)  LC_0 Logic Functioning bit
 (38 0)  (206 80)  (206 80)  LC_0 Logic Functioning bit
 (46 0)  (214 80)  (214 80)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (2 1)  (170 81)  (170 81)  Column buffer control bit: LH_colbuf_cntl_1

 (26 1)  (194 81)  (194 81)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 81)  (195 81)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 81)  (196 81)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 81)  (197 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 81)  (199 81)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (182 82)  (182 82)  routing T_4_5.bnr_op_4 <X> T_4_5.lc_trk_g0_4
 (22 2)  (190 82)  (190 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (191 82)  (191 82)  routing T_4_5.sp4_h_r_7 <X> T_4_5.lc_trk_g0_7
 (24 2)  (192 82)  (192 82)  routing T_4_5.sp4_h_r_7 <X> T_4_5.lc_trk_g0_7
 (26 2)  (194 82)  (194 82)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 82)  (195 82)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 82)  (196 82)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 82)  (197 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 82)  (198 82)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 82)  (199 82)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 82)  (200 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 82)  (201 82)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (205 82)  (205 82)  LC_1 Logic Functioning bit
 (43 2)  (211 82)  (211 82)  LC_1 Logic Functioning bit
 (47 2)  (215 82)  (215 82)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (218 82)  (218 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (168 83)  (168 83)  routing T_4_5.glb_netwk_1 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (14 3)  (182 83)  (182 83)  routing T_4_5.bnr_op_4 <X> T_4_5.lc_trk_g0_4
 (17 3)  (185 83)  (185 83)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (189 83)  (189 83)  routing T_4_5.sp4_h_r_7 <X> T_4_5.lc_trk_g0_7
 (26 3)  (194 83)  (194 83)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 83)  (197 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (205 83)  (205 83)  LC_1 Logic Functioning bit
 (42 3)  (210 83)  (210 83)  LC_1 Logic Functioning bit
 (43 3)  (211 83)  (211 83)  LC_1 Logic Functioning bit
 (15 4)  (183 84)  (183 84)  routing T_4_5.sp12_h_r_1 <X> T_4_5.lc_trk_g1_1
 (17 4)  (185 84)  (185 84)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (186 84)  (186 84)  routing T_4_5.sp12_h_r_1 <X> T_4_5.lc_trk_g1_1
 (21 4)  (189 84)  (189 84)  routing T_4_5.wire_logic_cluster/lc_3/out <X> T_4_5.lc_trk_g1_3
 (22 4)  (190 84)  (190 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (194 84)  (194 84)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 84)  (195 84)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 84)  (198 84)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 84)  (199 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 84)  (202 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 84)  (203 84)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.input_2_2
 (36 4)  (204 84)  (204 84)  LC_2 Logic Functioning bit
 (18 5)  (186 85)  (186 85)  routing T_4_5.sp12_h_r_1 <X> T_4_5.lc_trk_g1_1
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 85)  (200 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (202 85)  (202 85)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.input_2_2
 (35 5)  (203 85)  (203 85)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.input_2_2
 (15 6)  (183 86)  (183 86)  routing T_4_5.sp4_h_r_13 <X> T_4_5.lc_trk_g1_5
 (16 6)  (184 86)  (184 86)  routing T_4_5.sp4_h_r_13 <X> T_4_5.lc_trk_g1_5
 (17 6)  (185 86)  (185 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (186 86)  (186 86)  routing T_4_5.sp4_h_r_13 <X> T_4_5.lc_trk_g1_5
 (22 6)  (190 86)  (190 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 86)  (192 86)  routing T_4_5.top_op_7 <X> T_4_5.lc_trk_g1_7
 (26 6)  (194 86)  (194 86)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 86)  (195 86)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 86)  (199 86)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 86)  (201 86)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (38 6)  (206 86)  (206 86)  LC_3 Logic Functioning bit
 (45 6)  (213 86)  (213 86)  LC_3 Logic Functioning bit
 (46 6)  (214 86)  (214 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (182 87)  (182 87)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g1_4
 (15 7)  (183 87)  (183 87)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g1_4
 (17 7)  (185 87)  (185 87)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (189 87)  (189 87)  routing T_4_5.top_op_7 <X> T_4_5.lc_trk_g1_7
 (22 7)  (190 87)  (190 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (191 87)  (191 87)  routing T_4_5.sp4_h_r_6 <X> T_4_5.lc_trk_g1_6
 (24 7)  (192 87)  (192 87)  routing T_4_5.sp4_h_r_6 <X> T_4_5.lc_trk_g1_6
 (25 7)  (193 87)  (193 87)  routing T_4_5.sp4_h_r_6 <X> T_4_5.lc_trk_g1_6
 (26 7)  (194 87)  (194 87)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 87)  (195 87)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 87)  (196 87)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 87)  (197 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 87)  (198 87)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 87)  (199 87)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 87)  (200 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (201 87)  (201 87)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_3
 (34 7)  (202 87)  (202 87)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_3
 (35 7)  (203 87)  (203 87)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_3
 (38 7)  (206 87)  (206 87)  LC_3 Logic Functioning bit
 (39 7)  (207 87)  (207 87)  LC_3 Logic Functioning bit
 (41 7)  (209 87)  (209 87)  LC_3 Logic Functioning bit
 (15 8)  (183 88)  (183 88)  routing T_4_5.tnr_op_1 <X> T_4_5.lc_trk_g2_1
 (17 8)  (185 88)  (185 88)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (190 88)  (190 88)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (192 88)  (192 88)  routing T_4_5.tnr_op_3 <X> T_4_5.lc_trk_g2_3
 (26 8)  (194 88)  (194 88)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (31 8)  (199 88)  (199 88)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 88)  (200 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (203 88)  (203 88)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.input_2_4
 (36 8)  (204 88)  (204 88)  LC_4 Logic Functioning bit
 (40 8)  (208 88)  (208 88)  LC_4 Logic Functioning bit
 (43 8)  (211 88)  (211 88)  LC_4 Logic Functioning bit
 (28 9)  (196 89)  (196 89)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 89)  (197 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 89)  (199 89)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 89)  (200 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (201 89)  (201 89)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.input_2_4
 (34 9)  (202 89)  (202 89)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.input_2_4
 (37 9)  (205 89)  (205 89)  LC_4 Logic Functioning bit
 (41 9)  (209 89)  (209 89)  LC_4 Logic Functioning bit
 (42 9)  (210 89)  (210 89)  LC_4 Logic Functioning bit
 (25 10)  (193 90)  (193 90)  routing T_4_5.wire_logic_cluster/lc_6/out <X> T_4_5.lc_trk_g2_6
 (27 10)  (195 90)  (195 90)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 90)  (198 90)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 90)  (201 90)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 90)  (202 90)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 90)  (204 90)  LC_5 Logic Functioning bit
 (37 10)  (205 90)  (205 90)  LC_5 Logic Functioning bit
 (38 10)  (206 90)  (206 90)  LC_5 Logic Functioning bit
 (39 10)  (207 90)  (207 90)  LC_5 Logic Functioning bit
 (40 10)  (208 90)  (208 90)  LC_5 Logic Functioning bit
 (41 10)  (209 90)  (209 90)  LC_5 Logic Functioning bit
 (42 10)  (210 90)  (210 90)  LC_5 Logic Functioning bit
 (43 10)  (211 90)  (211 90)  LC_5 Logic Functioning bit
 (50 10)  (218 90)  (218 90)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (182 91)  (182 91)  routing T_4_5.sp4_r_v_b_36 <X> T_4_5.lc_trk_g2_4
 (17 11)  (185 91)  (185 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (190 91)  (190 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (194 91)  (194 91)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 91)  (196 91)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 91)  (197 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (204 91)  (204 91)  LC_5 Logic Functioning bit
 (37 11)  (205 91)  (205 91)  LC_5 Logic Functioning bit
 (38 11)  (206 91)  (206 91)  LC_5 Logic Functioning bit
 (40 11)  (208 91)  (208 91)  LC_5 Logic Functioning bit
 (41 11)  (209 91)  (209 91)  LC_5 Logic Functioning bit
 (42 11)  (210 91)  (210 91)  LC_5 Logic Functioning bit
 (43 11)  (211 91)  (211 91)  LC_5 Logic Functioning bit
 (15 12)  (183 92)  (183 92)  routing T_4_5.tnr_op_1 <X> T_4_5.lc_trk_g3_1
 (17 12)  (185 92)  (185 92)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (189 92)  (189 92)  routing T_4_5.sp4_h_r_35 <X> T_4_5.lc_trk_g3_3
 (22 12)  (190 92)  (190 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (191 92)  (191 92)  routing T_4_5.sp4_h_r_35 <X> T_4_5.lc_trk_g3_3
 (24 12)  (192 92)  (192 92)  routing T_4_5.sp4_h_r_35 <X> T_4_5.lc_trk_g3_3
 (25 12)  (193 92)  (193 92)  routing T_4_5.sp4_v_t_23 <X> T_4_5.lc_trk_g3_2
 (26 12)  (194 92)  (194 92)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 92)  (195 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 92)  (196 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 92)  (197 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 92)  (199 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 92)  (201 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 92)  (202 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (39 12)  (207 92)  (207 92)  LC_6 Logic Functioning bit
 (45 12)  (213 92)  (213 92)  LC_6 Logic Functioning bit
 (22 13)  (190 93)  (190 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (191 93)  (191 93)  routing T_4_5.sp4_v_t_23 <X> T_4_5.lc_trk_g3_2
 (25 13)  (193 93)  (193 93)  routing T_4_5.sp4_v_t_23 <X> T_4_5.lc_trk_g3_2
 (26 13)  (194 93)  (194 93)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 93)  (196 93)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 93)  (198 93)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 93)  (199 93)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 93)  (200 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (202 93)  (202 93)  routing T_4_5.lc_trk_g1_1 <X> T_4_5.input_2_6
 (39 13)  (207 93)  (207 93)  LC_6 Logic Functioning bit
 (40 13)  (208 93)  (208 93)  LC_6 Logic Functioning bit
 (42 13)  (210 93)  (210 93)  LC_6 Logic Functioning bit
 (51 13)  (219 93)  (219 93)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (183 94)  (183 94)  routing T_4_5.sp4_h_l_24 <X> T_4_5.lc_trk_g3_5
 (16 14)  (184 94)  (184 94)  routing T_4_5.sp4_h_l_24 <X> T_4_5.lc_trk_g3_5
 (17 14)  (185 94)  (185 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (186 94)  (186 94)  routing T_4_5.sp4_h_l_24 <X> T_4_5.lc_trk_g3_5
 (21 14)  (189 94)  (189 94)  routing T_4_5.wire_logic_cluster/lc_7/out <X> T_4_5.lc_trk_g3_7
 (22 14)  (190 94)  (190 94)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (193 94)  (193 94)  routing T_4_5.rgt_op_6 <X> T_4_5.lc_trk_g3_6
 (26 14)  (194 94)  (194 94)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 94)  (195 94)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 94)  (196 94)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 94)  (197 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 94)  (198 94)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 94)  (202 94)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (38 14)  (206 94)  (206 94)  LC_7 Logic Functioning bit
 (45 14)  (213 94)  (213 94)  LC_7 Logic Functioning bit
 (51 14)  (219 94)  (219 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (190 95)  (190 95)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (192 95)  (192 95)  routing T_4_5.rgt_op_6 <X> T_4_5.lc_trk_g3_6
 (26 15)  (194 95)  (194 95)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 95)  (195 95)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 95)  (196 95)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 95)  (197 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 95)  (198 95)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 95)  (199 95)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 95)  (200 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (201 95)  (201 95)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_7
 (34 15)  (202 95)  (202 95)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_7
 (35 15)  (203 95)  (203 95)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_7
 (38 15)  (206 95)  (206 95)  LC_7 Logic Functioning bit
 (39 15)  (207 95)  (207 95)  LC_7 Logic Functioning bit
 (41 15)  (209 95)  (209 95)  LC_7 Logic Functioning bit
 (51 15)  (219 95)  (219 95)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_5

 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (246 80)  (246 80)  routing T_5_5.top_op_3 <X> T_5_5.lc_trk_g0_3
 (26 0)  (248 80)  (248 80)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 80)  (249 80)  routing T_5_5.lc_trk_g1_0 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 80)  (255 80)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (38 0)  (260 80)  (260 80)  LC_0 Logic Functioning bit
 (39 0)  (261 80)  (261 80)  LC_0 Logic Functioning bit
 (41 0)  (263 80)  (263 80)  LC_0 Logic Functioning bit
 (45 0)  (267 80)  (267 80)  LC_0 Logic Functioning bit
 (52 0)  (274 80)  (274 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (2 1)  (224 81)  (224 81)  Column buffer control bit: LH_colbuf_cntl_1

 (21 1)  (243 81)  (243 81)  routing T_5_5.top_op_3 <X> T_5_5.lc_trk_g0_3
 (27 1)  (249 81)  (249 81)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 81)  (253 81)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 81)  (254 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (255 81)  (255 81)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.input_2_0
 (35 1)  (257 81)  (257 81)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.input_2_0
 (41 1)  (263 81)  (263 81)  LC_0 Logic Functioning bit
 (51 1)  (273 81)  (273 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (275 81)  (275 81)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (227 82)  (227 82)  routing T_5_5.sp4_v_t_43 <X> T_5_5.sp4_h_l_37
 (14 2)  (236 82)  (236 82)  routing T_5_5.sp4_v_b_4 <X> T_5_5.lc_trk_g0_4
 (22 2)  (244 82)  (244 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (31 2)  (253 82)  (253 82)  routing T_5_5.lc_trk_g0_4 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (259 82)  (259 82)  LC_1 Logic Functioning bit
 (39 2)  (261 82)  (261 82)  LC_1 Logic Functioning bit
 (45 2)  (267 82)  (267 82)  LC_1 Logic Functioning bit
 (46 2)  (268 82)  (268 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (275 82)  (275 82)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_1 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (4 3)  (226 83)  (226 83)  routing T_5_5.sp4_v_t_43 <X> T_5_5.sp4_h_l_37
 (6 3)  (228 83)  (228 83)  routing T_5_5.sp4_v_t_43 <X> T_5_5.sp4_h_l_37
 (16 3)  (238 83)  (238 83)  routing T_5_5.sp4_v_b_4 <X> T_5_5.lc_trk_g0_4
 (17 3)  (239 83)  (239 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (243 83)  (243 83)  routing T_5_5.sp4_r_v_b_31 <X> T_5_5.lc_trk_g0_7
 (26 3)  (248 83)  (248 83)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 83)  (249 83)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (258 83)  (258 83)  LC_1 Logic Functioning bit
 (38 3)  (260 83)  (260 83)  LC_1 Logic Functioning bit
 (14 4)  (236 84)  (236 84)  routing T_5_5.wire_logic_cluster/lc_0/out <X> T_5_5.lc_trk_g1_0
 (22 4)  (244 84)  (244 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 84)  (246 84)  routing T_5_5.top_op_3 <X> T_5_5.lc_trk_g1_3
 (26 4)  (248 84)  (248 84)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 84)  (250 84)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 84)  (252 84)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (40 4)  (262 84)  (262 84)  LC_2 Logic Functioning bit
 (42 4)  (264 84)  (264 84)  LC_2 Logic Functioning bit
 (17 5)  (239 85)  (239 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (243 85)  (243 85)  routing T_5_5.top_op_3 <X> T_5_5.lc_trk_g1_3
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 85)  (250 85)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (258 85)  (258 85)  LC_2 Logic Functioning bit
 (37 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (38 5)  (260 85)  (260 85)  LC_2 Logic Functioning bit
 (39 5)  (261 85)  (261 85)  LC_2 Logic Functioning bit
 (40 5)  (262 85)  (262 85)  LC_2 Logic Functioning bit
 (41 5)  (263 85)  (263 85)  LC_2 Logic Functioning bit
 (42 5)  (264 85)  (264 85)  LC_2 Logic Functioning bit
 (43 5)  (265 85)  (265 85)  LC_2 Logic Functioning bit
 (15 6)  (237 86)  (237 86)  routing T_5_5.top_op_5 <X> T_5_5.lc_trk_g1_5
 (17 6)  (239 86)  (239 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (248 86)  (248 86)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 86)  (249 86)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 86)  (250 86)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (37 6)  (259 86)  (259 86)  LC_3 Logic Functioning bit
 (38 6)  (260 86)  (260 86)  LC_3 Logic Functioning bit
 (39 6)  (261 86)  (261 86)  LC_3 Logic Functioning bit
 (40 6)  (262 86)  (262 86)  LC_3 Logic Functioning bit
 (42 6)  (264 86)  (264 86)  LC_3 Logic Functioning bit
 (43 6)  (265 86)  (265 86)  LC_3 Logic Functioning bit
 (50 6)  (272 86)  (272 86)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (240 87)  (240 87)  routing T_5_5.top_op_5 <X> T_5_5.lc_trk_g1_5
 (26 7)  (248 87)  (248 87)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 87)  (249 87)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 87)  (250 87)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 87)  (252 87)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 87)  (253 87)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 87)  (258 87)  LC_3 Logic Functioning bit
 (37 7)  (259 87)  (259 87)  LC_3 Logic Functioning bit
 (38 7)  (260 87)  (260 87)  LC_3 Logic Functioning bit
 (39 7)  (261 87)  (261 87)  LC_3 Logic Functioning bit
 (40 7)  (262 87)  (262 87)  LC_3 Logic Functioning bit
 (41 7)  (263 87)  (263 87)  LC_3 Logic Functioning bit
 (42 7)  (264 87)  (264 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (51 7)  (273 87)  (273 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (245 88)  (245 88)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g2_3
 (24 8)  (246 88)  (246 88)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g2_3
 (28 8)  (250 88)  (250 88)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 88)  (251 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 88)  (252 88)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 88)  (253 88)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 88)  (255 88)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 88)  (257 88)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.input_2_4
 (37 8)  (259 88)  (259 88)  LC_4 Logic Functioning bit
 (38 8)  (260 88)  (260 88)  LC_4 Logic Functioning bit
 (39 8)  (261 88)  (261 88)  LC_4 Logic Functioning bit
 (40 8)  (262 88)  (262 88)  LC_4 Logic Functioning bit
 (41 8)  (263 88)  (263 88)  LC_4 Logic Functioning bit
 (42 8)  (264 88)  (264 88)  LC_4 Logic Functioning bit
 (43 8)  (265 88)  (265 88)  LC_4 Logic Functioning bit
 (46 8)  (268 88)  (268 88)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (244 89)  (244 89)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (246 89)  (246 89)  routing T_5_5.tnr_op_2 <X> T_5_5.lc_trk_g2_2
 (26 9)  (248 89)  (248 89)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 89)  (249 89)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 89)  (250 89)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 89)  (252 89)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 89)  (254 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (255 89)  (255 89)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.input_2_4
 (35 9)  (257 89)  (257 89)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.input_2_4
 (36 9)  (258 89)  (258 89)  LC_4 Logic Functioning bit
 (37 9)  (259 89)  (259 89)  LC_4 Logic Functioning bit
 (38 9)  (260 89)  (260 89)  LC_4 Logic Functioning bit
 (39 9)  (261 89)  (261 89)  LC_4 Logic Functioning bit
 (40 9)  (262 89)  (262 89)  LC_4 Logic Functioning bit
 (41 9)  (263 89)  (263 89)  LC_4 Logic Functioning bit
 (42 9)  (264 89)  (264 89)  LC_4 Logic Functioning bit
 (43 9)  (265 89)  (265 89)  LC_4 Logic Functioning bit
 (15 10)  (237 90)  (237 90)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g2_5
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (240 90)  (240 90)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g2_5
 (22 10)  (244 90)  (244 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (247 90)  (247 90)  routing T_5_5.sp4_h_r_46 <X> T_5_5.lc_trk_g2_6
 (26 10)  (248 90)  (248 90)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (250 90)  (250 90)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 90)  (252 90)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 90)  (256 90)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (39 10)  (261 90)  (261 90)  LC_5 Logic Functioning bit
 (21 11)  (243 91)  (243 91)  routing T_5_5.sp4_r_v_b_39 <X> T_5_5.lc_trk_g2_7
 (22 11)  (244 91)  (244 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (245 91)  (245 91)  routing T_5_5.sp4_h_r_46 <X> T_5_5.lc_trk_g2_6
 (24 11)  (246 91)  (246 91)  routing T_5_5.sp4_h_r_46 <X> T_5_5.lc_trk_g2_6
 (25 11)  (247 91)  (247 91)  routing T_5_5.sp4_h_r_46 <X> T_5_5.lc_trk_g2_6
 (26 11)  (248 91)  (248 91)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 91)  (249 91)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 91)  (252 91)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 91)  (253 91)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (14 12)  (236 92)  (236 92)  routing T_5_5.rgt_op_0 <X> T_5_5.lc_trk_g3_0
 (21 12)  (243 92)  (243 92)  routing T_5_5.rgt_op_3 <X> T_5_5.lc_trk_g3_3
 (22 12)  (244 92)  (244 92)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 92)  (246 92)  routing T_5_5.rgt_op_3 <X> T_5_5.lc_trk_g3_3
 (25 12)  (247 92)  (247 92)  routing T_5_5.sp4_v_b_26 <X> T_5_5.lc_trk_g3_2
 (26 12)  (248 92)  (248 92)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 92)  (252 92)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 92)  (255 92)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 92)  (256 92)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (43 12)  (265 92)  (265 92)  LC_6 Logic Functioning bit
 (50 12)  (272 92)  (272 92)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (273 92)  (273 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (237 93)  (237 93)  routing T_5_5.rgt_op_0 <X> T_5_5.lc_trk_g3_0
 (17 13)  (239 93)  (239 93)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (245 93)  (245 93)  routing T_5_5.sp4_v_b_26 <X> T_5_5.lc_trk_g3_2
 (27 13)  (249 93)  (249 93)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 93)  (250 93)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 93)  (252 93)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (15 14)  (237 94)  (237 94)  routing T_5_5.tnr_op_5 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (248 94)  (248 94)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 94)  (249 94)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 94)  (250 94)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 94)  (251 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 94)  (253 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 94)  (255 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 94)  (256 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (38 14)  (260 94)  (260 94)  LC_7 Logic Functioning bit
 (52 14)  (274 94)  (274 94)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (244 95)  (244 95)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (246 95)  (246 95)  routing T_5_5.tnl_op_6 <X> T_5_5.lc_trk_g3_6
 (25 15)  (247 95)  (247 95)  routing T_5_5.tnl_op_6 <X> T_5_5.lc_trk_g3_6
 (28 15)  (250 95)  (250 95)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 95)  (251 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 95)  (252 95)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (254 95)  (254 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (257 95)  (257 95)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.input_2_7


LogicTile_6_5

 (13 0)  (289 80)  (289 80)  routing T_6_5.sp4_h_l_39 <X> T_6_5.sp4_v_b_2
 (14 0)  (290 80)  (290 80)  routing T_6_5.lft_op_0 <X> T_6_5.lc_trk_g0_0
 (21 0)  (297 80)  (297 80)  routing T_6_5.wire_logic_cluster/lc_3/out <X> T_6_5.lc_trk_g0_3
 (22 0)  (298 80)  (298 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 80)  (307 80)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 80)  (309 80)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (313 80)  (313 80)  LC_0 Logic Functioning bit
 (39 0)  (315 80)  (315 80)  LC_0 Logic Functioning bit
 (40 0)  (316 80)  (316 80)  LC_0 Logic Functioning bit
 (41 0)  (317 80)  (317 80)  LC_0 Logic Functioning bit
 (42 0)  (318 80)  (318 80)  LC_0 Logic Functioning bit
 (43 0)  (319 80)  (319 80)  LC_0 Logic Functioning bit
 (2 1)  (278 81)  (278 81)  Column buffer control bit: LH_colbuf_cntl_1

 (8 1)  (284 81)  (284 81)  routing T_6_5.sp4_v_t_47 <X> T_6_5.sp4_v_b_1
 (10 1)  (286 81)  (286 81)  routing T_6_5.sp4_v_t_47 <X> T_6_5.sp4_v_b_1
 (12 1)  (288 81)  (288 81)  routing T_6_5.sp4_h_l_39 <X> T_6_5.sp4_v_b_2
 (15 1)  (291 81)  (291 81)  routing T_6_5.lft_op_0 <X> T_6_5.lc_trk_g0_0
 (17 1)  (293 81)  (293 81)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (306 81)  (306 81)  routing T_6_5.lc_trk_g0_3 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (37 1)  (313 81)  (313 81)  LC_0 Logic Functioning bit
 (39 1)  (315 81)  (315 81)  LC_0 Logic Functioning bit
 (40 1)  (316 81)  (316 81)  LC_0 Logic Functioning bit
 (41 1)  (317 81)  (317 81)  LC_0 Logic Functioning bit
 (42 1)  (318 81)  (318 81)  LC_0 Logic Functioning bit
 (43 1)  (319 81)  (319 81)  LC_0 Logic Functioning bit
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (276 83)  (276 83)  routing T_6_5.glb_netwk_1 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (22 3)  (298 83)  (298 83)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (299 83)  (299 83)  routing T_6_5.sp12_h_r_14 <X> T_6_5.lc_trk_g0_6
 (28 4)  (304 84)  (304 84)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 84)  (311 84)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_2
 (36 4)  (312 84)  (312 84)  LC_2 Logic Functioning bit
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (300 85)  (300 85)  routing T_6_5.bot_op_2 <X> T_6_5.lc_trk_g1_2
 (26 5)  (302 85)  (302 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 85)  (303 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 85)  (304 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 85)  (308 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (309 85)  (309 85)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_2
 (35 5)  (311 85)  (311 85)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_2
 (15 6)  (291 86)  (291 86)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g1_5
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 86)  (306 86)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 86)  (307 86)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 86)  (309 86)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 86)  (310 86)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 86)  (312 86)  LC_3 Logic Functioning bit
 (37 6)  (313 86)  (313 86)  LC_3 Logic Functioning bit
 (42 6)  (318 86)  (318 86)  LC_3 Logic Functioning bit
 (43 6)  (319 86)  (319 86)  LC_3 Logic Functioning bit
 (45 6)  (321 86)  (321 86)  LC_3 Logic Functioning bit
 (50 6)  (326 86)  (326 86)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (294 87)  (294 87)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g1_5
 (26 7)  (302 87)  (302 87)  routing T_6_5.lc_trk_g0_3 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 87)  (305 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 87)  (306 87)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (312 87)  (312 87)  LC_3 Logic Functioning bit
 (37 7)  (313 87)  (313 87)  LC_3 Logic Functioning bit
 (38 7)  (314 87)  (314 87)  LC_3 Logic Functioning bit
 (39 7)  (315 87)  (315 87)  LC_3 Logic Functioning bit
 (42 7)  (318 87)  (318 87)  LC_3 Logic Functioning bit
 (43 7)  (319 87)  (319 87)  LC_3 Logic Functioning bit
 (51 7)  (327 87)  (327 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (329 87)  (329 87)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (280 88)  (280 88)  routing T_6_5.sp4_h_l_43 <X> T_6_5.sp4_v_b_6
 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (294 88)  (294 88)  routing T_6_5.bnl_op_1 <X> T_6_5.lc_trk_g2_1
 (25 8)  (301 88)  (301 88)  routing T_6_5.wire_logic_cluster/lc_2/out <X> T_6_5.lc_trk_g2_2
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 88)  (304 88)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (5 9)  (281 89)  (281 89)  routing T_6_5.sp4_h_l_43 <X> T_6_5.sp4_v_b_6
 (18 9)  (294 89)  (294 89)  routing T_6_5.bnl_op_1 <X> T_6_5.lc_trk_g2_1
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (303 89)  (303 89)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 89)  (304 89)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 89)  (307 89)  routing T_6_5.lc_trk_g0_3 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 89)  (312 89)  LC_4 Logic Functioning bit
 (38 9)  (314 89)  (314 89)  LC_4 Logic Functioning bit
 (17 10)  (293 90)  (293 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 90)  (294 90)  routing T_6_5.wire_logic_cluster/lc_5/out <X> T_6_5.lc_trk_g2_5
 (26 10)  (302 90)  (302 90)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (304 90)  (304 90)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 90)  (309 90)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 90)  (310 90)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (38 10)  (314 90)  (314 90)  LC_5 Logic Functioning bit
 (41 10)  (317 90)  (317 90)  LC_5 Logic Functioning bit
 (43 10)  (319 90)  (319 90)  LC_5 Logic Functioning bit
 (45 10)  (321 90)  (321 90)  LC_5 Logic Functioning bit
 (50 10)  (326 90)  (326 90)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (327 90)  (327 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (291 91)  (291 91)  routing T_6_5.sp4_v_t_33 <X> T_6_5.lc_trk_g2_4
 (16 11)  (292 91)  (292 91)  routing T_6_5.sp4_v_t_33 <X> T_6_5.lc_trk_g2_4
 (17 11)  (293 91)  (293 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (298 91)  (298 91)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (299 91)  (299 91)  routing T_6_5.sp12_v_b_14 <X> T_6_5.lc_trk_g2_6
 (28 11)  (304 91)  (304 91)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 91)  (306 91)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (312 91)  (312 91)  LC_5 Logic Functioning bit
 (38 11)  (314 91)  (314 91)  LC_5 Logic Functioning bit
 (39 11)  (315 91)  (315 91)  LC_5 Logic Functioning bit
 (41 11)  (317 91)  (317 91)  LC_5 Logic Functioning bit
 (43 11)  (319 91)  (319 91)  LC_5 Logic Functioning bit
 (53 11)  (329 91)  (329 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (13 12)  (289 92)  (289 92)  routing T_6_5.sp4_v_t_46 <X> T_6_5.sp4_v_b_11
 (14 12)  (290 92)  (290 92)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g3_0
 (16 12)  (292 92)  (292 92)  routing T_6_5.sp12_v_t_6 <X> T_6_5.lc_trk_g3_1
 (17 12)  (293 92)  (293 92)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (297 92)  (297 92)  routing T_6_5.bnl_op_3 <X> T_6_5.lc_trk_g3_3
 (22 12)  (298 92)  (298 92)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (14 13)  (290 93)  (290 93)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g3_0
 (15 13)  (291 93)  (291 93)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g3_0
 (16 13)  (292 93)  (292 93)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g3_0
 (17 13)  (293 93)  (293 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (297 93)  (297 93)  routing T_6_5.bnl_op_3 <X> T_6_5.lc_trk_g3_3
 (22 13)  (298 93)  (298 93)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (299 93)  (299 93)  routing T_6_5.sp12_v_b_18 <X> T_6_5.lc_trk_g3_2
 (25 13)  (301 93)  (301 93)  routing T_6_5.sp12_v_b_18 <X> T_6_5.lc_trk_g3_2
 (0 14)  (276 94)  (276 94)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 94)  (277 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (288 94)  (288 94)  routing T_6_5.sp4_v_t_46 <X> T_6_5.sp4_h_l_46
 (15 14)  (291 94)  (291 94)  routing T_6_5.tnl_op_5 <X> T_6_5.lc_trk_g3_5
 (17 14)  (293 94)  (293 94)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 94)  (307 94)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 94)  (310 94)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 94)  (312 94)  LC_7 Logic Functioning bit
 (46 14)  (322 94)  (322 94)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (277 95)  (277 95)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (11 15)  (287 95)  (287 95)  routing T_6_5.sp4_v_t_46 <X> T_6_5.sp4_h_l_46
 (18 15)  (294 95)  (294 95)  routing T_6_5.tnl_op_5 <X> T_6_5.lc_trk_g3_5
 (26 15)  (302 95)  (302 95)  routing T_6_5.lc_trk_g0_3 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 95)  (305 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (308 95)  (308 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (309 95)  (309 95)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.input_2_7
 (34 15)  (310 95)  (310 95)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.input_2_7
 (35 15)  (311 95)  (311 95)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.input_2_7


LogicTile_7_5

 (2 1)  (336 81)  (336 81)  Column buffer control bit: LH_colbuf_cntl_1

 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (334 83)  (334 83)  routing T_7_5.glb_netwk_1 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (21 4)  (355 84)  (355 84)  routing T_7_5.sp4_h_r_11 <X> T_7_5.lc_trk_g1_3
 (22 4)  (356 84)  (356 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (357 84)  (357 84)  routing T_7_5.sp4_h_r_11 <X> T_7_5.lc_trk_g1_3
 (24 4)  (358 84)  (358 84)  routing T_7_5.sp4_h_r_11 <X> T_7_5.lc_trk_g1_3
 (17 6)  (351 86)  (351 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (352 86)  (352 86)  routing T_7_5.wire_logic_cluster/lc_5/out <X> T_7_5.lc_trk_g1_5
 (32 10)  (366 90)  (366 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 90)  (368 90)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 90)  (370 90)  LC_5 Logic Functioning bit
 (37 10)  (371 90)  (371 90)  LC_5 Logic Functioning bit
 (38 10)  (372 90)  (372 90)  LC_5 Logic Functioning bit
 (39 10)  (373 90)  (373 90)  LC_5 Logic Functioning bit
 (45 10)  (379 90)  (379 90)  LC_5 Logic Functioning bit
 (31 11)  (365 91)  (365 91)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (370 91)  (370 91)  LC_5 Logic Functioning bit
 (37 11)  (371 91)  (371 91)  LC_5 Logic Functioning bit
 (38 11)  (372 91)  (372 91)  LC_5 Logic Functioning bit
 (39 11)  (373 91)  (373 91)  LC_5 Logic Functioning bit
 (31 14)  (365 94)  (365 94)  routing T_7_5.lc_trk_g1_5 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 94)  (366 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (368 94)  (368 94)  routing T_7_5.lc_trk_g1_5 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 94)  (370 94)  LC_7 Logic Functioning bit
 (37 14)  (371 94)  (371 94)  LC_7 Logic Functioning bit
 (38 14)  (372 94)  (372 94)  LC_7 Logic Functioning bit
 (39 14)  (373 94)  (373 94)  LC_7 Logic Functioning bit
 (45 14)  (379 94)  (379 94)  LC_7 Logic Functioning bit
 (47 14)  (381 94)  (381 94)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (36 15)  (370 95)  (370 95)  LC_7 Logic Functioning bit
 (37 15)  (371 95)  (371 95)  LC_7 Logic Functioning bit
 (38 15)  (372 95)  (372 95)  LC_7 Logic Functioning bit
 (39 15)  (373 95)  (373 95)  LC_7 Logic Functioning bit


LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5

 (12 14)  (550 94)  (550 94)  routing T_11_5.sp4_v_t_40 <X> T_11_5.sp4_h_l_46
 (11 15)  (549 95)  (549 95)  routing T_11_5.sp4_v_t_40 <X> T_11_5.sp4_h_l_46
 (13 15)  (551 95)  (551 95)  routing T_11_5.sp4_v_t_40 <X> T_11_5.sp4_h_l_46


LogicTile_12_5



IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (27 0)  (45 64)  (45 64)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 64)  (46 64)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 64)  (47 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 64)  (48 64)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (35 0)  (53 64)  (53 64)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.input_2_0
 (44 0)  (62 64)  (62 64)  LC_0 Logic Functioning bit
 (2 1)  (20 65)  (20 65)  Column buffer control bit: LH_colbuf_cntl_1

 (30 1)  (48 65)  (48 65)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 65)  (50 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (51 65)  (51 65)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.input_2_0
 (34 1)  (52 65)  (52 65)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.input_2_0
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (39 66)  (39 66)  routing T_1_4.bnr_op_7 <X> T_1_4.lc_trk_g0_7
 (22 2)  (40 66)  (40 66)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (44 66)  (44 66)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 66)  (46 66)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 66)  (47 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 66)  (54 66)  LC_1 Logic Functioning bit
 (37 2)  (55 66)  (55 66)  LC_1 Logic Functioning bit
 (41 2)  (59 66)  (59 66)  LC_1 Logic Functioning bit
 (42 2)  (60 66)  (60 66)  LC_1 Logic Functioning bit
 (44 2)  (62 66)  (62 66)  LC_1 Logic Functioning bit
 (45 2)  (63 66)  (63 66)  LC_1 Logic Functioning bit
 (48 2)  (66 66)  (66 66)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (18 67)  (18 67)  routing T_1_4.glb_netwk_1 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (8 3)  (26 67)  (26 67)  routing T_1_4.sp4_h_r_7 <X> T_1_4.sp4_v_t_36
 (9 3)  (27 67)  (27 67)  routing T_1_4.sp4_h_r_7 <X> T_1_4.sp4_v_t_36
 (10 3)  (28 67)  (28 67)  routing T_1_4.sp4_h_r_7 <X> T_1_4.sp4_v_t_36
 (21 3)  (39 67)  (39 67)  routing T_1_4.bnr_op_7 <X> T_1_4.lc_trk_g0_7
 (26 3)  (44 67)  (44 67)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 67)  (47 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 67)  (48 67)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 67)  (50 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 67)  (51 67)  routing T_1_4.lc_trk_g2_1 <X> T_1_4.input_2_1
 (36 3)  (54 67)  (54 67)  LC_1 Logic Functioning bit
 (39 3)  (57 67)  (57 67)  LC_1 Logic Functioning bit
 (42 3)  (60 67)  (60 67)  LC_1 Logic Functioning bit
 (43 3)  (61 67)  (61 67)  LC_1 Logic Functioning bit
 (21 4)  (39 68)  (39 68)  routing T_1_4.wire_logic_cluster/lc_3/out <X> T_1_4.lc_trk_g1_3
 (22 4)  (40 68)  (40 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 68)  (43 68)  routing T_1_4.wire_logic_cluster/lc_2/out <X> T_1_4.lc_trk_g1_2
 (26 4)  (44 68)  (44 68)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 68)  (45 68)  routing T_1_4.lc_trk_g1_2 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 68)  (47 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 68)  (50 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 68)  (54 68)  LC_2 Logic Functioning bit
 (41 4)  (59 68)  (59 68)  LC_2 Logic Functioning bit
 (44 4)  (62 68)  (62 68)  LC_2 Logic Functioning bit
 (45 4)  (63 68)  (63 68)  LC_2 Logic Functioning bit
 (22 5)  (40 69)  (40 69)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (44 69)  (44 69)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 69)  (45 69)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 69)  (47 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 69)  (48 69)  routing T_1_4.lc_trk_g1_2 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 69)  (50 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (51 69)  (51 69)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.input_2_2
 (35 5)  (53 69)  (53 69)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.input_2_2
 (36 5)  (54 69)  (54 69)  LC_2 Logic Functioning bit
 (38 5)  (56 69)  (56 69)  LC_2 Logic Functioning bit
 (39 5)  (57 69)  (57 69)  LC_2 Logic Functioning bit
 (41 5)  (59 69)  (59 69)  LC_2 Logic Functioning bit
 (42 5)  (60 69)  (60 69)  LC_2 Logic Functioning bit
 (43 5)  (61 69)  (61 69)  LC_2 Logic Functioning bit
 (17 6)  (35 70)  (35 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 70)  (36 70)  routing T_1_4.wire_logic_cluster/lc_5/out <X> T_1_4.lc_trk_g1_5
 (21 6)  (39 70)  (39 70)  routing T_1_4.bnr_op_7 <X> T_1_4.lc_trk_g1_7
 (22 6)  (40 70)  (40 70)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (44 70)  (44 70)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 70)  (45 70)  routing T_1_4.lc_trk_g1_3 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 70)  (47 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 70)  (50 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 70)  (54 70)  LC_3 Logic Functioning bit
 (41 6)  (59 70)  (59 70)  LC_3 Logic Functioning bit
 (44 6)  (62 70)  (62 70)  LC_3 Logic Functioning bit
 (45 6)  (63 70)  (63 70)  LC_3 Logic Functioning bit
 (21 7)  (39 71)  (39 71)  routing T_1_4.bnr_op_7 <X> T_1_4.lc_trk_g1_7
 (26 7)  (44 71)  (44 71)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 71)  (47 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 71)  (48 71)  routing T_1_4.lc_trk_g1_3 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 71)  (50 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 71)  (51 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_3
 (34 7)  (52 71)  (52 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_3
 (35 7)  (53 71)  (53 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_3
 (36 7)  (54 71)  (54 71)  LC_3 Logic Functioning bit
 (38 7)  (56 71)  (56 71)  LC_3 Logic Functioning bit
 (39 7)  (57 71)  (57 71)  LC_3 Logic Functioning bit
 (41 7)  (59 71)  (59 71)  LC_3 Logic Functioning bit
 (42 7)  (60 71)  (60 71)  LC_3 Logic Functioning bit
 (43 7)  (61 71)  (61 71)  LC_3 Logic Functioning bit
 (17 8)  (35 72)  (35 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 72)  (36 72)  routing T_1_4.wire_logic_cluster/lc_1/out <X> T_1_4.lc_trk_g2_1
 (25 8)  (43 72)  (43 72)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g2_2
 (26 8)  (44 72)  (44 72)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 72)  (45 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 72)  (46 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 72)  (47 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 72)  (48 72)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 72)  (50 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 72)  (54 72)  LC_4 Logic Functioning bit
 (41 8)  (59 72)  (59 72)  LC_4 Logic Functioning bit
 (44 8)  (62 72)  (62 72)  LC_4 Logic Functioning bit
 (45 8)  (63 72)  (63 72)  LC_4 Logic Functioning bit
 (52 8)  (70 72)  (70 72)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (40 73)  (40 73)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 73)  (42 73)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g2_2
 (26 9)  (44 73)  (44 73)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 73)  (45 73)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 73)  (47 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 73)  (50 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (51 73)  (51 73)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.input_2_4
 (35 9)  (53 73)  (53 73)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.input_2_4
 (36 9)  (54 73)  (54 73)  LC_4 Logic Functioning bit
 (38 9)  (56 73)  (56 73)  LC_4 Logic Functioning bit
 (39 9)  (57 73)  (57 73)  LC_4 Logic Functioning bit
 (41 9)  (59 73)  (59 73)  LC_4 Logic Functioning bit
 (42 9)  (60 73)  (60 73)  LC_4 Logic Functioning bit
 (43 9)  (61 73)  (61 73)  LC_4 Logic Functioning bit
 (21 10)  (39 74)  (39 74)  routing T_1_4.wire_logic_cluster/lc_7/out <X> T_1_4.lc_trk_g2_7
 (22 10)  (40 74)  (40 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (43 74)  (43 74)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g2_6
 (26 10)  (44 74)  (44 74)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 74)  (45 74)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 74)  (47 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 74)  (48 74)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 74)  (50 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 74)  (54 74)  LC_5 Logic Functioning bit
 (41 10)  (59 74)  (59 74)  LC_5 Logic Functioning bit
 (44 10)  (62 74)  (62 74)  LC_5 Logic Functioning bit
 (45 10)  (63 74)  (63 74)  LC_5 Logic Functioning bit
 (22 11)  (40 75)  (40 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (44 75)  (44 75)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 75)  (47 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 75)  (50 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (51 75)  (51 75)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_5
 (34 11)  (52 75)  (52 75)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_5
 (35 11)  (53 75)  (53 75)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_5
 (36 11)  (54 75)  (54 75)  LC_5 Logic Functioning bit
 (38 11)  (56 75)  (56 75)  LC_5 Logic Functioning bit
 (39 11)  (57 75)  (57 75)  LC_5 Logic Functioning bit
 (41 11)  (59 75)  (59 75)  LC_5 Logic Functioning bit
 (42 11)  (60 75)  (60 75)  LC_5 Logic Functioning bit
 (43 11)  (61 75)  (61 75)  LC_5 Logic Functioning bit
 (44 11)  (62 75)  (62 75)  LC_5 Logic Functioning bit
 (48 11)  (66 75)  (66 75)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (43 76)  (43 76)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g3_2
 (26 12)  (44 76)  (44 76)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 76)  (45 76)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 76)  (46 76)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 76)  (47 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 76)  (50 76)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (53 76)  (53 76)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.input_2_6
 (36 12)  (54 76)  (54 76)  LC_6 Logic Functioning bit
 (37 12)  (55 76)  (55 76)  LC_6 Logic Functioning bit
 (41 12)  (59 76)  (59 76)  LC_6 Logic Functioning bit
 (42 12)  (60 76)  (60 76)  LC_6 Logic Functioning bit
 (44 12)  (62 76)  (62 76)  LC_6 Logic Functioning bit
 (45 12)  (63 76)  (63 76)  LC_6 Logic Functioning bit
 (2 13)  (20 77)  (20 77)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (40 77)  (40 77)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 77)  (42 77)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g3_2
 (26 13)  (44 77)  (44 77)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 77)  (45 77)  routing T_1_4.lc_trk_g1_7 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 77)  (47 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 77)  (48 77)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 77)  (50 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (51 77)  (51 77)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.input_2_6
 (35 13)  (53 77)  (53 77)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.input_2_6
 (36 13)  (54 77)  (54 77)  LC_6 Logic Functioning bit
 (39 13)  (57 77)  (57 77)  LC_6 Logic Functioning bit
 (42 13)  (60 77)  (60 77)  LC_6 Logic Functioning bit
 (43 13)  (61 77)  (61 77)  LC_6 Logic Functioning bit
 (48 13)  (66 77)  (66 77)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (18 78)  (18 78)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 78)  (19 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 78)  (32 78)  routing T_1_4.wire_logic_cluster/lc_4/out <X> T_1_4.lc_trk_g3_4
 (16 14)  (34 78)  (34 78)  routing T_1_4.sp4_v_b_37 <X> T_1_4.lc_trk_g3_5
 (17 14)  (35 78)  (35 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (36 78)  (36 78)  routing T_1_4.sp4_v_b_37 <X> T_1_4.lc_trk_g3_5
 (25 14)  (43 78)  (43 78)  routing T_1_4.rgt_op_6 <X> T_1_4.lc_trk_g3_6
 (26 14)  (44 78)  (44 78)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 78)  (46 78)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 78)  (47 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 78)  (50 78)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (53 78)  (53 78)  routing T_1_4.lc_trk_g2_7 <X> T_1_4.input_2_7
 (36 14)  (54 78)  (54 78)  LC_7 Logic Functioning bit
 (37 14)  (55 78)  (55 78)  LC_7 Logic Functioning bit
 (41 14)  (59 78)  (59 78)  LC_7 Logic Functioning bit
 (42 14)  (60 78)  (60 78)  LC_7 Logic Functioning bit
 (44 14)  (62 78)  (62 78)  LC_7 Logic Functioning bit
 (45 14)  (63 78)  (63 78)  LC_7 Logic Functioning bit
 (0 15)  (18 79)  (18 79)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 79)  (35 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (36 79)  (36 79)  routing T_1_4.sp4_v_b_37 <X> T_1_4.lc_trk_g3_5
 (22 15)  (40 79)  (40 79)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 79)  (42 79)  routing T_1_4.rgt_op_6 <X> T_1_4.lc_trk_g3_6
 (26 15)  (44 79)  (44 79)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 79)  (47 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 79)  (48 79)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 79)  (50 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (51 79)  (51 79)  routing T_1_4.lc_trk_g2_7 <X> T_1_4.input_2_7
 (35 15)  (53 79)  (53 79)  routing T_1_4.lc_trk_g2_7 <X> T_1_4.input_2_7
 (36 15)  (54 79)  (54 79)  LC_7 Logic Functioning bit
 (39 15)  (57 79)  (57 79)  LC_7 Logic Functioning bit
 (42 15)  (60 79)  (60 79)  LC_7 Logic Functioning bit
 (43 15)  (61 79)  (61 79)  LC_7 Logic Functioning bit
 (44 15)  (62 79)  (62 79)  LC_7 Logic Functioning bit


LogicTile_2_4

 (21 0)  (93 64)  (93 64)  routing T_2_4.wire_logic_cluster/lc_3/out <X> T_2_4.lc_trk_g0_3
 (22 0)  (94 64)  (94 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 64)  (98 64)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 64)  (99 64)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 64)  (102 64)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 64)  (104 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (110 64)  (110 64)  LC_0 Logic Functioning bit
 (39 0)  (111 64)  (111 64)  LC_0 Logic Functioning bit
 (40 0)  (112 64)  (112 64)  LC_0 Logic Functioning bit
 (2 1)  (74 65)  (74 65)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 65)  (96 65)  routing T_2_4.top_op_2 <X> T_2_4.lc_trk_g0_2
 (25 1)  (97 65)  (97 65)  routing T_2_4.top_op_2 <X> T_2_4.lc_trk_g0_2
 (26 1)  (98 65)  (98 65)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 65)  (99 65)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 65)  (101 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 65)  (102 65)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 65)  (103 65)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 65)  (105 65)  routing T_2_4.lc_trk_g2_0 <X> T_2_4.input_2_0
 (38 1)  (110 65)  (110 65)  LC_0 Logic Functioning bit
 (39 1)  (111 65)  (111 65)  LC_0 Logic Functioning bit
 (40 1)  (112 65)  (112 65)  LC_0 Logic Functioning bit
 (41 1)  (113 65)  (113 65)  LC_0 Logic Functioning bit
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (77 66)  (77 66)  routing T_2_4.sp4_h_r_9 <X> T_2_4.sp4_h_l_37
 (15 2)  (87 66)  (87 66)  routing T_2_4.top_op_5 <X> T_2_4.lc_trk_g0_5
 (17 2)  (89 66)  (89 66)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (94 66)  (94 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 66)  (96 66)  routing T_2_4.bot_op_7 <X> T_2_4.lc_trk_g0_7
 (27 2)  (99 66)  (99 66)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 66)  (100 66)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 66)  (103 66)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 66)  (106 66)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (45 2)  (117 66)  (117 66)  LC_1 Logic Functioning bit
 (46 2)  (118 66)  (118 66)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (122 66)  (122 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 67)  (72 67)  routing T_2_4.glb_netwk_1 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (4 3)  (76 67)  (76 67)  routing T_2_4.sp4_h_r_9 <X> T_2_4.sp4_h_l_37
 (17 3)  (89 67)  (89 67)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (90 67)  (90 67)  routing T_2_4.top_op_5 <X> T_2_4.lc_trk_g0_5
 (26 3)  (98 67)  (98 67)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 67)  (100 67)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 67)  (101 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 67)  (102 67)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 67)  (108 67)  LC_1 Logic Functioning bit
 (37 3)  (109 67)  (109 67)  LC_1 Logic Functioning bit
 (14 4)  (86 68)  (86 68)  routing T_2_4.wire_logic_cluster/lc_0/out <X> T_2_4.lc_trk_g1_0
 (22 4)  (94 68)  (94 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 68)  (96 68)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g1_3
 (26 4)  (98 68)  (98 68)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 68)  (100 68)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 68)  (102 68)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 68)  (105 68)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (17 5)  (89 69)  (89 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (93 69)  (93 69)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g1_3
 (27 5)  (99 69)  (99 69)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 69)  (100 69)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 69)  (104 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (105 69)  (105 69)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.input_2_2
 (34 5)  (106 69)  (106 69)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.input_2_2
 (43 5)  (115 69)  (115 69)  LC_2 Logic Functioning bit
 (0 6)  (72 70)  (72 70)  routing T_2_4.glb_netwk_6 <X> T_2_4.glb2local_0
 (1 6)  (73 70)  (73 70)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (11 6)  (83 70)  (83 70)  routing T_2_4.sp4_h_l_37 <X> T_2_4.sp4_v_t_40
 (17 6)  (89 70)  (89 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 70)  (90 70)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g1_5
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 70)  (96 70)  routing T_2_4.top_op_7 <X> T_2_4.lc_trk_g1_7
 (26 6)  (98 70)  (98 70)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 70)  (99 70)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (107 70)  (107 70)  routing T_2_4.lc_trk_g0_5 <X> T_2_4.input_2_3
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (40 6)  (112 70)  (112 70)  LC_3 Logic Functioning bit
 (41 6)  (113 70)  (113 70)  LC_3 Logic Functioning bit
 (42 6)  (114 70)  (114 70)  LC_3 Logic Functioning bit
 (1 7)  (73 71)  (73 71)  routing T_2_4.glb_netwk_6 <X> T_2_4.glb2local_0
 (14 7)  (86 71)  (86 71)  routing T_2_4.top_op_4 <X> T_2_4.lc_trk_g1_4
 (15 7)  (87 71)  (87 71)  routing T_2_4.top_op_4 <X> T_2_4.lc_trk_g1_4
 (17 7)  (89 71)  (89 71)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (93 71)  (93 71)  routing T_2_4.top_op_7 <X> T_2_4.lc_trk_g1_7
 (22 7)  (94 71)  (94 71)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 71)  (96 71)  routing T_2_4.top_op_6 <X> T_2_4.lc_trk_g1_6
 (25 7)  (97 71)  (97 71)  routing T_2_4.top_op_6 <X> T_2_4.lc_trk_g1_6
 (27 7)  (99 71)  (99 71)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 71)  (101 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 71)  (102 71)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 71)  (103 71)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 71)  (104 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (110 71)  (110 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (40 7)  (112 71)  (112 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (43 7)  (115 71)  (115 71)  LC_3 Logic Functioning bit
 (5 8)  (77 72)  (77 72)  routing T_2_4.sp4_v_t_43 <X> T_2_4.sp4_h_r_6
 (14 8)  (86 72)  (86 72)  routing T_2_4.sp4_v_b_24 <X> T_2_4.lc_trk_g2_0
 (17 8)  (89 72)  (89 72)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 72)  (90 72)  routing T_2_4.bnl_op_1 <X> T_2_4.lc_trk_g2_1
 (22 8)  (94 72)  (94 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (95 72)  (95 72)  routing T_2_4.sp4_v_t_30 <X> T_2_4.lc_trk_g2_3
 (24 8)  (96 72)  (96 72)  routing T_2_4.sp4_v_t_30 <X> T_2_4.lc_trk_g2_3
 (26 8)  (98 72)  (98 72)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 72)  (100 72)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 72)  (106 72)  routing T_2_4.lc_trk_g1_0 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (45 8)  (117 72)  (117 72)  LC_4 Logic Functioning bit
 (51 8)  (123 72)  (123 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (88 73)  (88 73)  routing T_2_4.sp4_v_b_24 <X> T_2_4.lc_trk_g2_0
 (17 9)  (89 73)  (89 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (90 73)  (90 73)  routing T_2_4.bnl_op_1 <X> T_2_4.lc_trk_g2_1
 (27 9)  (99 73)  (99 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 73)  (100 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 73)  (101 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 73)  (102 73)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 73)  (104 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 73)  (105 73)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.input_2_4
 (34 9)  (106 73)  (106 73)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.input_2_4
 (36 9)  (108 73)  (108 73)  LC_4 Logic Functioning bit
 (21 10)  (93 74)  (93 74)  routing T_2_4.sp4_v_t_26 <X> T_2_4.lc_trk_g2_7
 (22 10)  (94 74)  (94 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 74)  (95 74)  routing T_2_4.sp4_v_t_26 <X> T_2_4.lc_trk_g2_7
 (27 10)  (99 74)  (99 74)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 74)  (100 74)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 74)  (103 74)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 74)  (105 74)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 74)  (106 74)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (41 10)  (113 74)  (113 74)  LC_5 Logic Functioning bit
 (43 10)  (115 74)  (115 74)  LC_5 Logic Functioning bit
 (14 11)  (86 75)  (86 75)  routing T_2_4.sp4_r_v_b_36 <X> T_2_4.lc_trk_g2_4
 (17 11)  (89 75)  (89 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (93 75)  (93 75)  routing T_2_4.sp4_v_t_26 <X> T_2_4.lc_trk_g2_7
 (41 11)  (113 75)  (113 75)  LC_5 Logic Functioning bit
 (43 11)  (115 75)  (115 75)  LC_5 Logic Functioning bit
 (16 12)  (88 76)  (88 76)  routing T_2_4.sp4_v_b_33 <X> T_2_4.lc_trk_g3_1
 (17 12)  (89 76)  (89 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (90 76)  (90 76)  routing T_2_4.sp4_v_b_33 <X> T_2_4.lc_trk_g3_1
 (22 12)  (94 76)  (94 76)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (95 76)  (95 76)  routing T_2_4.sp12_v_b_11 <X> T_2_4.lc_trk_g3_3
 (26 12)  (98 76)  (98 76)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 76)  (100 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 76)  (102 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 76)  (105 76)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (43 12)  (115 76)  (115 76)  LC_6 Logic Functioning bit
 (45 12)  (117 76)  (117 76)  LC_6 Logic Functioning bit
 (50 12)  (122 76)  (122 76)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (123 76)  (123 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (74 77)  (74 77)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (90 77)  (90 77)  routing T_2_4.sp4_v_b_33 <X> T_2_4.lc_trk_g3_1
 (28 13)  (100 77)  (100 77)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 77)  (101 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (43 13)  (115 77)  (115 77)  LC_6 Logic Functioning bit
 (15 14)  (87 78)  (87 78)  routing T_2_4.sp4_v_t_32 <X> T_2_4.lc_trk_g3_5
 (16 14)  (88 78)  (88 78)  routing T_2_4.sp4_v_t_32 <X> T_2_4.lc_trk_g3_5
 (17 14)  (89 78)  (89 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (98 78)  (98 78)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (31 14)  (103 78)  (103 78)  routing T_2_4.lc_trk_g0_4 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 78)  (108 78)  LC_7 Logic Functioning bit
 (37 14)  (109 78)  (109 78)  LC_7 Logic Functioning bit
 (38 14)  (110 78)  (110 78)  LC_7 Logic Functioning bit
 (39 14)  (111 78)  (111 78)  LC_7 Logic Functioning bit
 (41 14)  (113 78)  (113 78)  LC_7 Logic Functioning bit
 (43 14)  (115 78)  (115 78)  LC_7 Logic Functioning bit
 (52 14)  (124 78)  (124 78)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (98 79)  (98 79)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 79)  (108 79)  LC_7 Logic Functioning bit
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit
 (38 15)  (110 79)  (110 79)  LC_7 Logic Functioning bit
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit
 (40 15)  (112 79)  (112 79)  LC_7 Logic Functioning bit
 (42 15)  (114 79)  (114 79)  LC_7 Logic Functioning bit
 (51 15)  (123 79)  (123 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_3_4

 (4 5)  (130 69)  (130 69)  routing T_3_4.sp4_v_t_47 <X> T_3_4.sp4_h_r_3


LogicTile_4_4

 (28 0)  (196 64)  (196 64)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 64)  (197 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 64)  (198 64)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 64)  (200 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 64)  (202 64)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 64)  (205 64)  LC_0 Logic Functioning bit
 (38 0)  (206 64)  (206 64)  LC_0 Logic Functioning bit
 (39 0)  (207 64)  (207 64)  LC_0 Logic Functioning bit
 (43 0)  (211 64)  (211 64)  LC_0 Logic Functioning bit
 (45 0)  (213 64)  (213 64)  LC_0 Logic Functioning bit
 (2 1)  (170 65)  (170 65)  Column buffer control bit: LH_colbuf_cntl_1

 (30 1)  (198 65)  (198 65)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 65)  (200 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (201 65)  (201 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_0
 (34 1)  (202 65)  (202 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_0
 (37 1)  (205 65)  (205 65)  LC_0 Logic Functioning bit
 (38 1)  (206 65)  (206 65)  LC_0 Logic Functioning bit
 (39 1)  (207 65)  (207 65)  LC_0 Logic Functioning bit
 (43 1)  (211 65)  (211 65)  LC_0 Logic Functioning bit
 (48 1)  (216 65)  (216 65)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (219 65)  (219 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (194 66)  (194 66)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 66)  (195 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 66)  (196 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (45 2)  (213 66)  (213 66)  LC_1 Logic Functioning bit
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_1 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (26 3)  (194 67)  (194 67)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 67)  (196 67)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 67)  (197 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (204 67)  (204 67)  LC_1 Logic Functioning bit
 (37 3)  (205 67)  (205 67)  LC_1 Logic Functioning bit
 (38 3)  (206 67)  (206 67)  LC_1 Logic Functioning bit
 (39 3)  (207 67)  (207 67)  LC_1 Logic Functioning bit
 (40 3)  (208 67)  (208 67)  LC_1 Logic Functioning bit
 (41 3)  (209 67)  (209 67)  LC_1 Logic Functioning bit
 (42 3)  (210 67)  (210 67)  LC_1 Logic Functioning bit
 (43 3)  (211 67)  (211 67)  LC_1 Logic Functioning bit
 (51 3)  (219 67)  (219 67)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (220 67)  (220 67)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (182 68)  (182 68)  routing T_4_4.wire_logic_cluster/lc_0/out <X> T_4_4.lc_trk_g1_0
 (17 5)  (185 69)  (185 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (185 70)  (185 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (186 71)  (186 71)  routing T_4_4.sp4_r_v_b_29 <X> T_4_4.lc_trk_g1_5
 (21 10)  (189 74)  (189 74)  routing T_4_4.rgt_op_7 <X> T_4_4.lc_trk_g2_7
 (22 10)  (190 74)  (190 74)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (192 74)  (192 74)  routing T_4_4.rgt_op_7 <X> T_4_4.lc_trk_g2_7
 (17 12)  (185 76)  (185 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 76)  (186 76)  routing T_4_4.wire_logic_cluster/lc_1/out <X> T_4_4.lc_trk_g3_1
 (4 13)  (172 77)  (172 77)  routing T_4_4.sp4_v_t_41 <X> T_4_4.sp4_h_r_9
 (1 14)  (169 78)  (169 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 79)  (168 79)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 79)  (169 79)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r


LogicTile_5_4

 (9 0)  (231 64)  (231 64)  routing T_5_4.sp4_v_t_36 <X> T_5_4.sp4_h_r_1
 (15 0)  (237 64)  (237 64)  routing T_5_4.sp4_h_r_1 <X> T_5_4.lc_trk_g0_1
 (16 0)  (238 64)  (238 64)  routing T_5_4.sp4_h_r_1 <X> T_5_4.lc_trk_g0_1
 (17 0)  (239 64)  (239 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (243 64)  (243 64)  routing T_5_4.wire_logic_cluster/lc_3/out <X> T_5_4.lc_trk_g0_3
 (22 0)  (244 64)  (244 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (2 1)  (224 65)  (224 65)  Column buffer control bit: LH_colbuf_cntl_1

 (18 1)  (240 65)  (240 65)  routing T_5_4.sp4_h_r_1 <X> T_5_4.lc_trk_g0_1
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (28 2)  (250 66)  (250 66)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 66)  (253 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 66)  (255 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 66)  (256 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 66)  (258 66)  LC_1 Logic Functioning bit
 (38 2)  (260 66)  (260 66)  LC_1 Logic Functioning bit
 (0 3)  (222 67)  (222 67)  routing T_5_4.glb_netwk_1 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (22 3)  (244 67)  (244 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (247 67)  (247 67)  routing T_5_4.sp4_r_v_b_30 <X> T_5_4.lc_trk_g0_6
 (29 3)  (251 67)  (251 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 67)  (252 67)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (1 4)  (223 68)  (223 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (237 68)  (237 68)  routing T_5_4.bot_op_1 <X> T_5_4.lc_trk_g1_1
 (17 4)  (239 68)  (239 68)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (243 68)  (243 68)  routing T_5_4.sp12_h_r_3 <X> T_5_4.lc_trk_g1_3
 (22 4)  (244 68)  (244 68)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (246 68)  (246 68)  routing T_5_4.sp12_h_r_3 <X> T_5_4.lc_trk_g1_3
 (25 4)  (247 68)  (247 68)  routing T_5_4.sp4_v_b_2 <X> T_5_4.lc_trk_g1_2
 (26 4)  (248 68)  (248 68)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 68)  (255 68)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 68)  (256 68)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 68)  (258 68)  LC_2 Logic Functioning bit
 (45 4)  (267 68)  (267 68)  LC_2 Logic Functioning bit
 (50 4)  (272 68)  (272 68)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (222 69)  (222 69)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_7/cen
 (1 5)  (223 69)  (223 69)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_7/cen
 (21 5)  (243 69)  (243 69)  routing T_5_4.sp12_h_r_3 <X> T_5_4.lc_trk_g1_3
 (22 5)  (244 69)  (244 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (245 69)  (245 69)  routing T_5_4.sp4_v_b_2 <X> T_5_4.lc_trk_g1_2
 (26 5)  (248 69)  (248 69)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 69)  (249 69)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 69)  (251 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 69)  (252 69)  routing T_5_4.lc_trk_g0_3 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 69)  (253 69)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (51 5)  (273 69)  (273 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (236 70)  (236 70)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (22 6)  (244 70)  (244 70)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (249 70)  (249 70)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 70)  (250 70)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 70)  (251 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 70)  (253 70)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 70)  (255 70)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 70)  (257 70)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.input_2_3
 (14 7)  (236 71)  (236 71)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (15 7)  (237 71)  (237 71)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (16 7)  (238 71)  (238 71)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (17 7)  (239 71)  (239 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (243 71)  (243 71)  routing T_5_4.sp4_r_v_b_31 <X> T_5_4.lc_trk_g1_7
 (26 7)  (248 71)  (248 71)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 71)  (250 71)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 71)  (251 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 71)  (252 71)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 71)  (253 71)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 71)  (254 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (256 71)  (256 71)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.input_2_3
 (42 7)  (264 71)  (264 71)  LC_3 Logic Functioning bit
 (16 8)  (238 72)  (238 72)  routing T_5_4.sp4_v_t_12 <X> T_5_4.lc_trk_g2_1
 (17 8)  (239 72)  (239 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (240 72)  (240 72)  routing T_5_4.sp4_v_t_12 <X> T_5_4.lc_trk_g2_1
 (22 8)  (244 72)  (244 72)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (246 72)  (246 72)  routing T_5_4.tnr_op_3 <X> T_5_4.lc_trk_g2_3
 (26 8)  (248 72)  (248 72)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 72)  (249 72)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 72)  (250 72)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 72)  (252 72)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 72)  (253 72)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 72)  (255 72)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (41 8)  (263 72)  (263 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (22 9)  (244 73)  (244 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (247 73)  (247 73)  routing T_5_4.sp4_r_v_b_34 <X> T_5_4.lc_trk_g2_2
 (27 9)  (249 73)  (249 73)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 73)  (250 73)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 73)  (252 73)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (16 10)  (238 74)  (238 74)  routing T_5_4.sp12_v_b_21 <X> T_5_4.lc_trk_g2_5
 (17 10)  (239 74)  (239 74)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (17 11)  (239 75)  (239 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (240 75)  (240 75)  routing T_5_4.sp12_v_b_21 <X> T_5_4.lc_trk_g2_5
 (22 11)  (244 75)  (244 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (245 75)  (245 75)  routing T_5_4.sp4_v_b_46 <X> T_5_4.lc_trk_g2_6
 (24 11)  (246 75)  (246 75)  routing T_5_4.sp4_v_b_46 <X> T_5_4.lc_trk_g2_6
 (22 12)  (244 76)  (244 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (247 76)  (247 76)  routing T_5_4.rgt_op_2 <X> T_5_4.lc_trk_g3_2
 (26 12)  (248 76)  (248 76)  routing T_5_4.lc_trk_g0_6 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 76)  (253 76)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 76)  (255 76)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (51 12)  (273 76)  (273 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (235 77)  (235 77)  routing T_5_4.sp4_v_t_43 <X> T_5_4.sp4_h_r_11
 (21 13)  (243 77)  (243 77)  routing T_5_4.sp4_r_v_b_43 <X> T_5_4.lc_trk_g3_3
 (22 13)  (244 77)  (244 77)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 77)  (246 77)  routing T_5_4.rgt_op_2 <X> T_5_4.lc_trk_g3_2
 (26 13)  (248 77)  (248 77)  routing T_5_4.lc_trk_g0_6 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 77)  (251 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (262 77)  (262 77)  LC_6 Logic Functioning bit
 (42 13)  (264 77)  (264 77)  LC_6 Logic Functioning bit
 (47 13)  (269 77)  (269 77)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (273 77)  (273 77)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (275 77)  (275 77)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (222 78)  (222 78)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 78)  (223 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (237 78)  (237 78)  routing T_5_4.tnr_op_5 <X> T_5_4.lc_trk_g3_5
 (17 14)  (239 78)  (239 78)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (243 78)  (243 78)  routing T_5_4.bnl_op_7 <X> T_5_4.lc_trk_g3_7
 (22 14)  (244 78)  (244 78)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (249 78)  (249 78)  routing T_5_4.lc_trk_g1_1 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 78)  (251 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 78)  (253 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 78)  (254 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 78)  (255 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 78)  (256 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (41 14)  (263 78)  (263 78)  LC_7 Logic Functioning bit
 (52 14)  (274 78)  (274 78)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (223 79)  (223 79)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (21 15)  (243 79)  (243 79)  routing T_5_4.bnl_op_7 <X> T_5_4.lc_trk_g3_7
 (22 15)  (244 79)  (244 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 79)  (249 79)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 79)  (253 79)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 79)  (254 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (255 79)  (255 79)  routing T_5_4.lc_trk_g2_1 <X> T_5_4.input_2_7
 (51 15)  (273 79)  (273 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_4

 (4 0)  (280 64)  (280 64)  routing T_6_4.sp4_h_l_43 <X> T_6_4.sp4_v_b_0
 (6 0)  (282 64)  (282 64)  routing T_6_4.sp4_h_l_43 <X> T_6_4.sp4_v_b_0
 (22 0)  (298 64)  (298 64)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (300 64)  (300 64)  routing T_6_4.top_op_3 <X> T_6_4.lc_trk_g0_3
 (27 0)  (303 64)  (303 64)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 64)  (304 64)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 64)  (307 64)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 64)  (310 64)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 64)  (311 64)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.input_2_0
 (5 1)  (281 65)  (281 65)  routing T_6_4.sp4_h_l_43 <X> T_6_4.sp4_v_b_0
 (21 1)  (297 65)  (297 65)  routing T_6_4.top_op_3 <X> T_6_4.lc_trk_g0_3
 (26 1)  (302 65)  (302 65)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 65)  (303 65)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 65)  (304 65)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 65)  (307 65)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 65)  (308 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (309 65)  (309 65)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.input_2_0
 (34 1)  (310 65)  (310 65)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.input_2_0
 (43 1)  (319 65)  (319 65)  LC_0 Logic Functioning bit
 (14 2)  (290 66)  (290 66)  routing T_6_4.sp4_h_l_1 <X> T_6_4.lc_trk_g0_4
 (26 2)  (302 66)  (302 66)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (28 2)  (304 66)  (304 66)  routing T_6_4.lc_trk_g2_2 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 66)  (305 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 66)  (307 66)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 66)  (308 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 66)  (310 66)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (15 3)  (291 67)  (291 67)  routing T_6_4.sp4_h_l_1 <X> T_6_4.lc_trk_g0_4
 (16 3)  (292 67)  (292 67)  routing T_6_4.sp4_h_l_1 <X> T_6_4.lc_trk_g0_4
 (17 3)  (293 67)  (293 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (298 67)  (298 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (299 67)  (299 67)  routing T_6_4.sp4_v_b_22 <X> T_6_4.lc_trk_g0_6
 (24 3)  (300 67)  (300 67)  routing T_6_4.sp4_v_b_22 <X> T_6_4.lc_trk_g0_6
 (26 3)  (302 67)  (302 67)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 67)  (304 67)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 67)  (305 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 67)  (306 67)  routing T_6_4.lc_trk_g2_2 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (308 67)  (308 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (311 67)  (311 67)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.input_2_1
 (36 3)  (312 67)  (312 67)  LC_1 Logic Functioning bit
 (14 4)  (290 68)  (290 68)  routing T_6_4.wire_logic_cluster/lc_0/out <X> T_6_4.lc_trk_g1_0
 (21 4)  (297 68)  (297 68)  routing T_6_4.wire_logic_cluster/lc_3/out <X> T_6_4.lc_trk_g1_3
 (22 4)  (298 68)  (298 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (302 68)  (302 68)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (32 4)  (308 68)  (308 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 68)  (309 68)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 68)  (310 68)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 68)  (312 68)  LC_2 Logic Functioning bit
 (38 4)  (314 68)  (314 68)  LC_2 Logic Functioning bit
 (17 5)  (293 69)  (293 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (303 69)  (303 69)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 69)  (304 69)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 69)  (305 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (313 69)  (313 69)  LC_2 Logic Functioning bit
 (39 5)  (315 69)  (315 69)  LC_2 Logic Functioning bit
 (15 6)  (291 70)  (291 70)  routing T_6_4.top_op_5 <X> T_6_4.lc_trk_g1_5
 (17 6)  (293 70)  (293 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (301 70)  (301 70)  routing T_6_4.sp4_h_l_11 <X> T_6_4.lc_trk_g1_6
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 70)  (306 70)  routing T_6_4.lc_trk_g0_4 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 70)  (309 70)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 70)  (310 70)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 70)  (313 70)  LC_3 Logic Functioning bit
 (39 6)  (315 70)  (315 70)  LC_3 Logic Functioning bit
 (41 6)  (317 70)  (317 70)  LC_3 Logic Functioning bit
 (43 6)  (319 70)  (319 70)  LC_3 Logic Functioning bit
 (18 7)  (294 71)  (294 71)  routing T_6_4.top_op_5 <X> T_6_4.lc_trk_g1_5
 (22 7)  (298 71)  (298 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (299 71)  (299 71)  routing T_6_4.sp4_h_l_11 <X> T_6_4.lc_trk_g1_6
 (24 7)  (300 71)  (300 71)  routing T_6_4.sp4_h_l_11 <X> T_6_4.lc_trk_g1_6
 (25 7)  (301 71)  (301 71)  routing T_6_4.sp4_h_l_11 <X> T_6_4.lc_trk_g1_6
 (31 7)  (307 71)  (307 71)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (37 7)  (313 71)  (313 71)  LC_3 Logic Functioning bit
 (39 7)  (315 71)  (315 71)  LC_3 Logic Functioning bit
 (41 7)  (317 71)  (317 71)  LC_3 Logic Functioning bit
 (43 7)  (319 71)  (319 71)  LC_3 Logic Functioning bit
 (15 8)  (291 72)  (291 72)  routing T_6_4.sp4_h_r_33 <X> T_6_4.lc_trk_g2_1
 (16 8)  (292 72)  (292 72)  routing T_6_4.sp4_h_r_33 <X> T_6_4.lc_trk_g2_1
 (17 8)  (293 72)  (293 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (294 72)  (294 72)  routing T_6_4.sp4_h_r_33 <X> T_6_4.lc_trk_g2_1
 (22 8)  (298 72)  (298 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (299 72)  (299 72)  routing T_6_4.sp4_v_t_30 <X> T_6_4.lc_trk_g2_3
 (24 8)  (300 72)  (300 72)  routing T_6_4.sp4_v_t_30 <X> T_6_4.lc_trk_g2_3
 (25 8)  (301 72)  (301 72)  routing T_6_4.sp4_v_t_23 <X> T_6_4.lc_trk_g2_2
 (26 8)  (302 72)  (302 72)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (28 8)  (304 72)  (304 72)  routing T_6_4.lc_trk_g2_1 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 72)  (305 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 72)  (308 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 72)  (309 72)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 72)  (311 72)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.input_2_4
 (43 8)  (319 72)  (319 72)  LC_4 Logic Functioning bit
 (22 9)  (298 73)  (298 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (299 73)  (299 73)  routing T_6_4.sp4_v_t_23 <X> T_6_4.lc_trk_g2_2
 (25 9)  (301 73)  (301 73)  routing T_6_4.sp4_v_t_23 <X> T_6_4.lc_trk_g2_2
 (26 9)  (302 73)  (302 73)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 73)  (305 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 73)  (307 73)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 73)  (308 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (309 73)  (309 73)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.input_2_4
 (22 10)  (298 74)  (298 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (299 74)  (299 74)  routing T_6_4.sp4_v_b_47 <X> T_6_4.lc_trk_g2_7
 (24 10)  (300 74)  (300 74)  routing T_6_4.sp4_v_b_47 <X> T_6_4.lc_trk_g2_7
 (25 10)  (301 74)  (301 74)  routing T_6_4.sp4_h_r_38 <X> T_6_4.lc_trk_g2_6
 (27 10)  (303 74)  (303 74)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 74)  (304 74)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 74)  (305 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 74)  (308 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 74)  (310 74)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 74)  (312 74)  LC_5 Logic Functioning bit
 (40 10)  (316 74)  (316 74)  LC_5 Logic Functioning bit
 (41 10)  (317 74)  (317 74)  LC_5 Logic Functioning bit
 (42 10)  (318 74)  (318 74)  LC_5 Logic Functioning bit
 (43 10)  (319 74)  (319 74)  LC_5 Logic Functioning bit
 (50 10)  (326 74)  (326 74)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (290 75)  (290 75)  routing T_6_4.sp12_v_b_20 <X> T_6_4.lc_trk_g2_4
 (16 11)  (292 75)  (292 75)  routing T_6_4.sp12_v_b_20 <X> T_6_4.lc_trk_g2_4
 (17 11)  (293 75)  (293 75)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (298 75)  (298 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (299 75)  (299 75)  routing T_6_4.sp4_h_r_38 <X> T_6_4.lc_trk_g2_6
 (24 11)  (300 75)  (300 75)  routing T_6_4.sp4_h_r_38 <X> T_6_4.lc_trk_g2_6
 (27 11)  (303 75)  (303 75)  routing T_6_4.lc_trk_g1_0 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 75)  (305 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 75)  (307 75)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (40 11)  (316 75)  (316 75)  LC_5 Logic Functioning bit
 (41 11)  (317 75)  (317 75)  LC_5 Logic Functioning bit
 (42 11)  (318 75)  (318 75)  LC_5 Logic Functioning bit
 (43 11)  (319 75)  (319 75)  LC_5 Logic Functioning bit
 (17 12)  (293 76)  (293 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 76)  (294 76)  routing T_6_4.wire_logic_cluster/lc_1/out <X> T_6_4.lc_trk_g3_1
 (22 12)  (298 76)  (298 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (302 76)  (302 76)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (36 12)  (312 76)  (312 76)  LC_6 Logic Functioning bit
 (37 12)  (313 76)  (313 76)  LC_6 Logic Functioning bit
 (38 12)  (314 76)  (314 76)  LC_6 Logic Functioning bit
 (41 12)  (317 76)  (317 76)  LC_6 Logic Functioning bit
 (42 12)  (318 76)  (318 76)  LC_6 Logic Functioning bit
 (43 12)  (319 76)  (319 76)  LC_6 Logic Functioning bit
 (47 12)  (323 76)  (323 76)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (326 76)  (326 76)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (290 77)  (290 77)  routing T_6_4.tnl_op_0 <X> T_6_4.lc_trk_g3_0
 (15 13)  (291 77)  (291 77)  routing T_6_4.tnl_op_0 <X> T_6_4.lc_trk_g3_0
 (17 13)  (293 77)  (293 77)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (297 77)  (297 77)  routing T_6_4.sp4_r_v_b_43 <X> T_6_4.lc_trk_g3_3
 (26 13)  (302 77)  (302 77)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 77)  (303 77)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 77)  (304 77)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 77)  (305 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (312 77)  (312 77)  LC_6 Logic Functioning bit
 (37 13)  (313 77)  (313 77)  LC_6 Logic Functioning bit
 (39 13)  (315 77)  (315 77)  LC_6 Logic Functioning bit
 (40 13)  (316 77)  (316 77)  LC_6 Logic Functioning bit
 (42 13)  (318 77)  (318 77)  LC_6 Logic Functioning bit
 (43 13)  (319 77)  (319 77)  LC_6 Logic Functioning bit
 (16 14)  (292 78)  (292 78)  routing T_6_4.sp12_v_b_21 <X> T_6_4.lc_trk_g3_5
 (17 14)  (293 78)  (293 78)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (297 78)  (297 78)  routing T_6_4.sp4_v_t_26 <X> T_6_4.lc_trk_g3_7
 (22 14)  (298 78)  (298 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (299 78)  (299 78)  routing T_6_4.sp4_v_t_26 <X> T_6_4.lc_trk_g3_7
 (31 14)  (307 78)  (307 78)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 78)  (308 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 78)  (309 78)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (40 14)  (316 78)  (316 78)  LC_7 Logic Functioning bit
 (41 14)  (317 78)  (317 78)  LC_7 Logic Functioning bit
 (42 14)  (318 78)  (318 78)  LC_7 Logic Functioning bit
 (43 14)  (319 78)  (319 78)  LC_7 Logic Functioning bit
 (5 15)  (281 79)  (281 79)  routing T_6_4.sp4_h_l_44 <X> T_6_4.sp4_v_t_44
 (18 15)  (294 79)  (294 79)  routing T_6_4.sp12_v_b_21 <X> T_6_4.lc_trk_g3_5
 (21 15)  (297 79)  (297 79)  routing T_6_4.sp4_v_t_26 <X> T_6_4.lc_trk_g3_7
 (31 15)  (307 79)  (307 79)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (40 15)  (316 79)  (316 79)  LC_7 Logic Functioning bit
 (41 15)  (317 79)  (317 79)  LC_7 Logic Functioning bit
 (42 15)  (318 79)  (318 79)  LC_7 Logic Functioning bit
 (43 15)  (319 79)  (319 79)  LC_7 Logic Functioning bit
 (48 15)  (324 79)  (324 79)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (22 0)  (40 48)  (40 48)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 48)  (42 48)  routing T_1_3.top_op_3 <X> T_1_3.lc_trk_g0_3
 (26 0)  (44 48)  (44 48)  routing T_1_3.lc_trk_g0_4 <X> T_1_3.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 48)  (47 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 48)  (50 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 48)  (52 48)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 48)  (53 48)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.input_2_0
 (36 0)  (54 48)  (54 48)  LC_0 Logic Functioning bit
 (21 1)  (39 49)  (39 49)  routing T_1_3.top_op_3 <X> T_1_3.lc_trk_g0_3
 (29 1)  (47 49)  (47 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 49)  (48 49)  routing T_1_3.lc_trk_g0_3 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 49)  (49 49)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 49)  (50 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (52 49)  (52 49)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.input_2_0
 (27 2)  (45 50)  (45 50)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 50)  (47 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 50)  (48 50)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 50)  (49 50)  routing T_1_3.lc_trk_g0_6 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 50)  (50 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 50)  (54 50)  LC_1 Logic Functioning bit
 (38 2)  (56 50)  (56 50)  LC_1 Logic Functioning bit
 (41 2)  (59 50)  (59 50)  LC_1 Logic Functioning bit
 (43 2)  (61 50)  (61 50)  LC_1 Logic Functioning bit
 (50 2)  (68 50)  (68 50)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (32 51)  (32 51)  routing T_1_3.top_op_4 <X> T_1_3.lc_trk_g0_4
 (15 3)  (33 51)  (33 51)  routing T_1_3.top_op_4 <X> T_1_3.lc_trk_g0_4
 (17 3)  (35 51)  (35 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (40 51)  (40 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 51)  (42 51)  routing T_1_3.top_op_6 <X> T_1_3.lc_trk_g0_6
 (25 3)  (43 51)  (43 51)  routing T_1_3.top_op_6 <X> T_1_3.lc_trk_g0_6
 (27 3)  (45 51)  (45 51)  routing T_1_3.lc_trk_g3_0 <X> T_1_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 51)  (46 51)  routing T_1_3.lc_trk_g3_0 <X> T_1_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 51)  (47 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 51)  (48 51)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 51)  (49 51)  routing T_1_3.lc_trk_g0_6 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 51)  (55 51)  LC_1 Logic Functioning bit
 (39 3)  (57 51)  (57 51)  LC_1 Logic Functioning bit
 (42 3)  (60 51)  (60 51)  LC_1 Logic Functioning bit
 (26 4)  (44 52)  (44 52)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (37 4)  (55 52)  (55 52)  LC_2 Logic Functioning bit
 (39 4)  (57 52)  (57 52)  LC_2 Logic Functioning bit
 (40 4)  (58 52)  (58 52)  LC_2 Logic Functioning bit
 (42 4)  (60 52)  (60 52)  LC_2 Logic Functioning bit
 (22 5)  (40 53)  (40 53)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 53)  (42 53)  routing T_1_3.top_op_2 <X> T_1_3.lc_trk_g1_2
 (25 5)  (43 53)  (43 53)  routing T_1_3.top_op_2 <X> T_1_3.lc_trk_g1_2
 (26 5)  (44 53)  (44 53)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 53)  (45 53)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 53)  (47 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 53)  (54 53)  LC_2 Logic Functioning bit
 (38 5)  (56 53)  (56 53)  LC_2 Logic Functioning bit
 (41 5)  (59 53)  (59 53)  LC_2 Logic Functioning bit
 (43 5)  (61 53)  (61 53)  LC_2 Logic Functioning bit
 (48 5)  (66 53)  (66 53)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (22 54)  (22 54)  routing T_1_3.sp4_h_r_3 <X> T_1_3.sp4_v_t_38
 (15 6)  (33 54)  (33 54)  routing T_1_3.top_op_5 <X> T_1_3.lc_trk_g1_5
 (17 6)  (35 54)  (35 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (40 54)  (40 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 54)  (42 54)  routing T_1_3.top_op_7 <X> T_1_3.lc_trk_g1_7
 (5 7)  (23 55)  (23 55)  routing T_1_3.sp4_h_r_3 <X> T_1_3.sp4_v_t_38
 (18 7)  (36 55)  (36 55)  routing T_1_3.top_op_5 <X> T_1_3.lc_trk_g1_5
 (21 7)  (39 55)  (39 55)  routing T_1_3.top_op_7 <X> T_1_3.lc_trk_g1_7
 (32 8)  (50 56)  (50 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 56)  (52 56)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (40 8)  (58 56)  (58 56)  LC_4 Logic Functioning bit
 (41 8)  (59 56)  (59 56)  LC_4 Logic Functioning bit
 (42 8)  (60 56)  (60 56)  LC_4 Logic Functioning bit
 (43 8)  (61 56)  (61 56)  LC_4 Logic Functioning bit
 (31 9)  (49 57)  (49 57)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (40 9)  (58 57)  (58 57)  LC_4 Logic Functioning bit
 (41 9)  (59 57)  (59 57)  LC_4 Logic Functioning bit
 (42 9)  (60 57)  (60 57)  LC_4 Logic Functioning bit
 (43 9)  (61 57)  (61 57)  LC_4 Logic Functioning bit
 (48 9)  (66 57)  (66 57)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (37 10)  (55 58)  (55 58)  LC_5 Logic Functioning bit
 (39 10)  (57 58)  (57 58)  LC_5 Logic Functioning bit
 (40 10)  (58 58)  (58 58)  LC_5 Logic Functioning bit
 (42 10)  (60 58)  (60 58)  LC_5 Logic Functioning bit
 (52 10)  (70 58)  (70 58)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (44 59)  (44 59)  routing T_1_3.lc_trk_g0_3 <X> T_1_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 59)  (47 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 59)  (54 59)  LC_5 Logic Functioning bit
 (38 11)  (56 59)  (56 59)  LC_5 Logic Functioning bit
 (41 11)  (59 59)  (59 59)  LC_5 Logic Functioning bit
 (43 11)  (61 59)  (61 59)  LC_5 Logic Functioning bit
 (15 13)  (33 61)  (33 61)  routing T_1_3.sp4_v_t_29 <X> T_1_3.lc_trk_g3_0
 (16 13)  (34 61)  (34 61)  routing T_1_3.sp4_v_t_29 <X> T_1_3.lc_trk_g3_0
 (17 13)  (35 61)  (35 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_2_3

 (5 0)  (77 48)  (77 48)  routing T_2_3.sp4_v_t_37 <X> T_2_3.sp4_h_r_0
 (21 0)  (93 48)  (93 48)  routing T_2_3.sp4_h_r_19 <X> T_2_3.lc_trk_g0_3
 (22 0)  (94 48)  (94 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (95 48)  (95 48)  routing T_2_3.sp4_h_r_19 <X> T_2_3.lc_trk_g0_3
 (24 0)  (96 48)  (96 48)  routing T_2_3.sp4_h_r_19 <X> T_2_3.lc_trk_g0_3
 (26 0)  (98 48)  (98 48)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (36 0)  (108 48)  (108 48)  LC_0 Logic Functioning bit
 (38 0)  (110 48)  (110 48)  LC_0 Logic Functioning bit
 (41 0)  (113 48)  (113 48)  LC_0 Logic Functioning bit
 (43 0)  (115 48)  (115 48)  LC_0 Logic Functioning bit
 (45 0)  (117 48)  (117 48)  LC_0 Logic Functioning bit
 (14 1)  (86 49)  (86 49)  routing T_2_3.sp4_r_v_b_35 <X> T_2_3.lc_trk_g0_0
 (17 1)  (89 49)  (89 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (93 49)  (93 49)  routing T_2_3.sp4_h_r_19 <X> T_2_3.lc_trk_g0_3
 (28 1)  (100 49)  (100 49)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 49)  (101 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (109 49)  (109 49)  LC_0 Logic Functioning bit
 (39 1)  (111 49)  (111 49)  LC_0 Logic Functioning bit
 (40 1)  (112 49)  (112 49)  LC_0 Logic Functioning bit
 (42 1)  (114 49)  (114 49)  LC_0 Logic Functioning bit
 (2 2)  (74 50)  (74 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 50)  (86 50)  routing T_2_3.sp4_v_t_1 <X> T_2_3.lc_trk_g0_4
 (0 3)  (72 51)  (72 51)  routing T_2_3.glb_netwk_1 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (14 3)  (86 51)  (86 51)  routing T_2_3.sp4_v_t_1 <X> T_2_3.lc_trk_g0_4
 (16 3)  (88 51)  (88 51)  routing T_2_3.sp4_v_t_1 <X> T_2_3.lc_trk_g0_4
 (17 3)  (89 51)  (89 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 4)  (86 52)  (86 52)  routing T_2_3.sp4_h_l_5 <X> T_2_3.lc_trk_g1_0
 (26 4)  (98 52)  (98 52)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 52)  (101 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 52)  (104 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 52)  (106 52)  routing T_2_3.lc_trk_g1_0 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 52)  (107 52)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_2
 (36 4)  (108 52)  (108 52)  LC_2 Logic Functioning bit
 (37 4)  (109 52)  (109 52)  LC_2 Logic Functioning bit
 (38 4)  (110 52)  (110 52)  LC_2 Logic Functioning bit
 (42 4)  (114 52)  (114 52)  LC_2 Logic Functioning bit
 (43 4)  (115 52)  (115 52)  LC_2 Logic Functioning bit
 (45 4)  (117 52)  (117 52)  LC_2 Logic Functioning bit
 (46 4)  (118 52)  (118 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (86 53)  (86 53)  routing T_2_3.sp4_h_l_5 <X> T_2_3.lc_trk_g1_0
 (15 5)  (87 53)  (87 53)  routing T_2_3.sp4_h_l_5 <X> T_2_3.lc_trk_g1_0
 (16 5)  (88 53)  (88 53)  routing T_2_3.sp4_h_l_5 <X> T_2_3.lc_trk_g1_0
 (17 5)  (89 53)  (89 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (29 5)  (101 53)  (101 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 53)  (102 53)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 53)  (104 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (105 53)  (105 53)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_2
 (34 5)  (106 53)  (106 53)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_2
 (36 5)  (108 53)  (108 53)  LC_2 Logic Functioning bit
 (37 5)  (109 53)  (109 53)  LC_2 Logic Functioning bit
 (42 5)  (114 53)  (114 53)  LC_2 Logic Functioning bit
 (43 5)  (115 53)  (115 53)  LC_2 Logic Functioning bit
 (14 6)  (86 54)  (86 54)  routing T_2_3.sp4_h_l_1 <X> T_2_3.lc_trk_g1_4
 (15 7)  (87 55)  (87 55)  routing T_2_3.sp4_h_l_1 <X> T_2_3.lc_trk_g1_4
 (16 7)  (88 55)  (88 55)  routing T_2_3.sp4_h_l_1 <X> T_2_3.lc_trk_g1_4
 (17 7)  (89 55)  (89 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (94 55)  (94 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 55)  (95 55)  routing T_2_3.sp4_h_r_6 <X> T_2_3.lc_trk_g1_6
 (24 7)  (96 55)  (96 55)  routing T_2_3.sp4_h_r_6 <X> T_2_3.lc_trk_g1_6
 (25 7)  (97 55)  (97 55)  routing T_2_3.sp4_h_r_6 <X> T_2_3.lc_trk_g1_6
 (14 8)  (86 56)  (86 56)  routing T_2_3.wire_logic_cluster/lc_0/out <X> T_2_3.lc_trk_g2_0
 (27 8)  (99 56)  (99 56)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 56)  (101 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 56)  (102 56)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 56)  (103 56)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 56)  (104 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 56)  (106 56)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 56)  (109 56)  LC_4 Logic Functioning bit
 (38 8)  (110 56)  (110 56)  LC_4 Logic Functioning bit
 (40 8)  (112 56)  (112 56)  LC_4 Logic Functioning bit
 (42 8)  (114 56)  (114 56)  LC_4 Logic Functioning bit
 (17 9)  (89 57)  (89 57)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (94 57)  (94 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (95 57)  (95 57)  routing T_2_3.sp4_h_l_15 <X> T_2_3.lc_trk_g2_2
 (24 9)  (96 57)  (96 57)  routing T_2_3.sp4_h_l_15 <X> T_2_3.lc_trk_g2_2
 (25 9)  (97 57)  (97 57)  routing T_2_3.sp4_h_l_15 <X> T_2_3.lc_trk_g2_2
 (26 9)  (98 57)  (98 57)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 57)  (100 57)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 57)  (101 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 57)  (103 57)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 57)  (104 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (108 57)  (108 57)  LC_4 Logic Functioning bit
 (37 9)  (109 57)  (109 57)  LC_4 Logic Functioning bit
 (38 9)  (110 57)  (110 57)  LC_4 Logic Functioning bit
 (39 9)  (111 57)  (111 57)  LC_4 Logic Functioning bit
 (40 9)  (112 57)  (112 57)  LC_4 Logic Functioning bit
 (41 9)  (113 57)  (113 57)  LC_4 Logic Functioning bit
 (42 9)  (114 57)  (114 57)  LC_4 Logic Functioning bit
 (43 9)  (115 57)  (115 57)  LC_4 Logic Functioning bit
 (27 10)  (99 58)  (99 58)  routing T_2_3.lc_trk_g3_1 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 58)  (100 58)  routing T_2_3.lc_trk_g3_1 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 58)  (101 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 58)  (104 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 58)  (105 58)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 58)  (106 58)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (43 10)  (115 58)  (115 58)  LC_5 Logic Functioning bit
 (45 10)  (117 58)  (117 58)  LC_5 Logic Functioning bit
 (50 10)  (122 58)  (122 58)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (89 59)  (89 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (98 59)  (98 59)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 59)  (99 59)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 59)  (100 59)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 59)  (101 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 59)  (103 59)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (48 11)  (120 59)  (120 59)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 12)  (78 60)  (78 60)  routing T_2_3.sp4_h_r_4 <X> T_2_3.sp4_v_b_9
 (15 12)  (87 60)  (87 60)  routing T_2_3.sp4_h_r_33 <X> T_2_3.lc_trk_g3_1
 (16 12)  (88 60)  (88 60)  routing T_2_3.sp4_h_r_33 <X> T_2_3.lc_trk_g3_1
 (17 12)  (89 60)  (89 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (90 60)  (90 60)  routing T_2_3.sp4_h_r_33 <X> T_2_3.lc_trk_g3_1
 (21 12)  (93 60)  (93 60)  routing T_2_3.sp4_h_r_35 <X> T_2_3.lc_trk_g3_3
 (22 12)  (94 60)  (94 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (95 60)  (95 60)  routing T_2_3.sp4_h_r_35 <X> T_2_3.lc_trk_g3_3
 (24 12)  (96 60)  (96 60)  routing T_2_3.sp4_h_r_35 <X> T_2_3.lc_trk_g3_3
 (25 12)  (97 60)  (97 60)  routing T_2_3.sp4_h_r_34 <X> T_2_3.lc_trk_g3_2
 (22 13)  (94 61)  (94 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (95 61)  (95 61)  routing T_2_3.sp4_h_r_34 <X> T_2_3.lc_trk_g3_2
 (24 13)  (96 61)  (96 61)  routing T_2_3.sp4_h_r_34 <X> T_2_3.lc_trk_g3_2
 (17 14)  (89 62)  (89 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (100 62)  (100 62)  routing T_2_3.lc_trk_g2_0 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 62)  (101 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 62)  (103 62)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 62)  (104 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 62)  (105 62)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 62)  (109 62)  LC_7 Logic Functioning bit
 (39 14)  (111 62)  (111 62)  LC_7 Logic Functioning bit
 (45 14)  (117 62)  (117 62)  LC_7 Logic Functioning bit
 (51 14)  (123 62)  (123 62)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (90 63)  (90 63)  routing T_2_3.sp4_r_v_b_45 <X> T_2_3.lc_trk_g3_5
 (37 15)  (109 63)  (109 63)  LC_7 Logic Functioning bit
 (39 15)  (111 63)  (111 63)  LC_7 Logic Functioning bit
 (46 15)  (118 63)  (118 63)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control

 (11 4)  (137 52)  (137 52)  routing T_3_3.sp4_h_r_0 <X> T_3_3.sp4_v_b_5
 (12 4)  (138 52)  (138 52)  routing T_3_3.sp4_v_t_40 <X> T_3_3.sp4_h_r_5
 (6 8)  (132 56)  (132 56)  routing T_3_3.sp4_h_r_1 <X> T_3_3.sp4_v_b_6


LogicTile_4_3

 (25 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_b_10 <X> T_4_3.lc_trk_g0_2
 (22 1)  (190 49)  (190 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (191 49)  (191 49)  routing T_4_3.sp4_v_b_10 <X> T_4_3.lc_trk_g0_2
 (25 1)  (193 49)  (193 49)  routing T_4_3.sp4_v_b_10 <X> T_4_3.lc_trk_g0_2
 (2 2)  (170 50)  (170 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (180 50)  (180 50)  routing T_4_3.sp4_v_b_2 <X> T_4_3.sp4_h_l_39
 (0 3)  (168 51)  (168 51)  routing T_4_3.glb_netwk_1 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (25 6)  (193 54)  (193 54)  routing T_4_3.wire_logic_cluster/lc_6/out <X> T_4_3.lc_trk_g1_6
 (37 6)  (205 54)  (205 54)  LC_3 Logic Functioning bit
 (39 6)  (207 54)  (207 54)  LC_3 Logic Functioning bit
 (40 6)  (208 54)  (208 54)  LC_3 Logic Functioning bit
 (42 6)  (210 54)  (210 54)  LC_3 Logic Functioning bit
 (52 6)  (220 54)  (220 54)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (190 55)  (190 55)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (195 55)  (195 55)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 55)  (196 55)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 55)  (197 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (204 55)  (204 55)  LC_3 Logic Functioning bit
 (38 7)  (206 55)  (206 55)  LC_3 Logic Functioning bit
 (41 7)  (209 55)  (209 55)  LC_3 Logic Functioning bit
 (43 7)  (211 55)  (211 55)  LC_3 Logic Functioning bit
 (5 8)  (173 56)  (173 56)  routing T_4_3.sp4_v_b_6 <X> T_4_3.sp4_h_r_6
 (6 9)  (174 57)  (174 57)  routing T_4_3.sp4_v_b_6 <X> T_4_3.sp4_h_r_6
 (14 10)  (182 58)  (182 58)  routing T_4_3.rgt_op_4 <X> T_4_3.lc_trk_g2_4
 (17 10)  (185 58)  (185 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (183 59)  (183 59)  routing T_4_3.rgt_op_4 <X> T_4_3.lc_trk_g2_4
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 12)  (194 60)  (194 60)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (31 12)  (199 60)  (199 60)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 60)  (200 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 60)  (202 60)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 60)  (204 60)  LC_6 Logic Functioning bit
 (39 12)  (207 60)  (207 60)  LC_6 Logic Functioning bit
 (41 12)  (209 60)  (209 60)  LC_6 Logic Functioning bit
 (42 12)  (210 60)  (210 60)  LC_6 Logic Functioning bit
 (45 12)  (213 60)  (213 60)  LC_6 Logic Functioning bit
 (46 12)  (214 60)  (214 60)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (220 60)  (220 60)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (182 61)  (182 61)  routing T_4_3.sp4_h_r_24 <X> T_4_3.lc_trk_g3_0
 (15 13)  (183 61)  (183 61)  routing T_4_3.sp4_h_r_24 <X> T_4_3.lc_trk_g3_0
 (16 13)  (184 61)  (184 61)  routing T_4_3.sp4_h_r_24 <X> T_4_3.lc_trk_g3_0
 (17 13)  (185 61)  (185 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (28 13)  (196 61)  (196 61)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 61)  (197 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 61)  (199 61)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (37 13)  (205 61)  (205 61)  LC_6 Logic Functioning bit
 (38 13)  (206 61)  (206 61)  LC_6 Logic Functioning bit
 (40 13)  (208 61)  (208 61)  LC_6 Logic Functioning bit
 (43 13)  (211 61)  (211 61)  LC_6 Logic Functioning bit
 (46 13)  (214 61)  (214 61)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (168 62)  (168 62)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 62)  (169 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (10 14)  (178 62)  (178 62)  routing T_4_3.sp4_v_b_5 <X> T_4_3.sp4_h_l_47
 (17 14)  (185 62)  (185 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (194 62)  (194 62)  routing T_4_3.lc_trk_g2_5 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 62)  (199 62)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 62)  (201 62)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 62)  (203 62)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.input_2_7
 (37 14)  (205 62)  (205 62)  LC_7 Logic Functioning bit
 (38 14)  (206 62)  (206 62)  LC_7 Logic Functioning bit
 (39 14)  (207 62)  (207 62)  LC_7 Logic Functioning bit
 (40 14)  (208 62)  (208 62)  LC_7 Logic Functioning bit
 (41 14)  (209 62)  (209 62)  LC_7 Logic Functioning bit
 (42 14)  (210 62)  (210 62)  LC_7 Logic Functioning bit
 (43 14)  (211 62)  (211 62)  LC_7 Logic Functioning bit
 (46 14)  (214 62)  (214 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (168 63)  (168 63)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 63)  (169 63)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (4 15)  (172 63)  (172 63)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_l_44
 (13 15)  (181 63)  (181 63)  routing T_4_3.sp4_v_b_6 <X> T_4_3.sp4_h_l_46
 (18 15)  (186 63)  (186 63)  routing T_4_3.sp4_r_v_b_45 <X> T_4_3.lc_trk_g3_5
 (28 15)  (196 63)  (196 63)  routing T_4_3.lc_trk_g2_5 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 63)  (197 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 63)  (198 63)  routing T_4_3.lc_trk_g0_2 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (202 63)  (202 63)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.input_2_7
 (35 15)  (203 63)  (203 63)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.input_2_7
 (36 15)  (204 63)  (204 63)  LC_7 Logic Functioning bit
 (37 15)  (205 63)  (205 63)  LC_7 Logic Functioning bit
 (38 15)  (206 63)  (206 63)  LC_7 Logic Functioning bit
 (39 15)  (207 63)  (207 63)  LC_7 Logic Functioning bit
 (40 15)  (208 63)  (208 63)  LC_7 Logic Functioning bit
 (41 15)  (209 63)  (209 63)  LC_7 Logic Functioning bit
 (42 15)  (210 63)  (210 63)  LC_7 Logic Functioning bit
 (43 15)  (211 63)  (211 63)  LC_7 Logic Functioning bit


LogicTile_5_3

 (22 0)  (244 48)  (244 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (245 48)  (245 48)  routing T_5_3.sp4_v_b_19 <X> T_5_3.lc_trk_g0_3
 (24 0)  (246 48)  (246 48)  routing T_5_3.sp4_v_b_19 <X> T_5_3.lc_trk_g0_3
 (25 0)  (247 48)  (247 48)  routing T_5_3.sp4_v_b_10 <X> T_5_3.lc_trk_g0_2
 (15 1)  (237 49)  (237 49)  routing T_5_3.bot_op_0 <X> T_5_3.lc_trk_g0_0
 (17 1)  (239 49)  (239 49)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (244 49)  (244 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (245 49)  (245 49)  routing T_5_3.sp4_v_b_10 <X> T_5_3.lc_trk_g0_2
 (25 1)  (247 49)  (247 49)  routing T_5_3.sp4_v_b_10 <X> T_5_3.lc_trk_g0_2
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (9 2)  (231 50)  (231 50)  routing T_5_3.sp4_v_b_1 <X> T_5_3.sp4_h_l_36
 (11 2)  (233 50)  (233 50)  routing T_5_3.sp4_h_l_44 <X> T_5_3.sp4_v_t_39
 (14 2)  (236 50)  (236 50)  routing T_5_3.sp4_v_t_1 <X> T_5_3.lc_trk_g0_4
 (15 2)  (237 50)  (237 50)  routing T_5_3.sp4_v_b_21 <X> T_5_3.lc_trk_g0_5
 (16 2)  (238 50)  (238 50)  routing T_5_3.sp4_v_b_21 <X> T_5_3.lc_trk_g0_5
 (17 2)  (239 50)  (239 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (244 50)  (244 50)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (246 50)  (246 50)  routing T_5_3.top_op_7 <X> T_5_3.lc_trk_g0_7
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (36 2)  (258 50)  (258 50)  LC_1 Logic Functioning bit
 (38 2)  (260 50)  (260 50)  LC_1 Logic Functioning bit
 (41 2)  (263 50)  (263 50)  LC_1 Logic Functioning bit
 (43 2)  (265 50)  (265 50)  LC_1 Logic Functioning bit
 (0 3)  (222 51)  (222 51)  routing T_5_3.glb_netwk_1 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (14 3)  (236 51)  (236 51)  routing T_5_3.sp4_v_t_1 <X> T_5_3.lc_trk_g0_4
 (16 3)  (238 51)  (238 51)  routing T_5_3.sp4_v_t_1 <X> T_5_3.lc_trk_g0_4
 (17 3)  (239 51)  (239 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (243 51)  (243 51)  routing T_5_3.top_op_7 <X> T_5_3.lc_trk_g0_7
 (27 3)  (249 51)  (249 51)  routing T_5_3.lc_trk_g3_0 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 51)  (250 51)  routing T_5_3.lc_trk_g3_0 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 51)  (251 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 51)  (252 51)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (14 4)  (236 52)  (236 52)  routing T_5_3.sp4_v_b_0 <X> T_5_3.lc_trk_g1_0
 (16 4)  (238 52)  (238 52)  routing T_5_3.sp4_v_b_1 <X> T_5_3.lc_trk_g1_1
 (17 4)  (239 52)  (239 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (240 52)  (240 52)  routing T_5_3.sp4_v_b_1 <X> T_5_3.lc_trk_g1_1
 (21 4)  (243 52)  (243 52)  routing T_5_3.sp4_h_r_19 <X> T_5_3.lc_trk_g1_3
 (22 4)  (244 52)  (244 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (245 52)  (245 52)  routing T_5_3.sp4_h_r_19 <X> T_5_3.lc_trk_g1_3
 (24 4)  (246 52)  (246 52)  routing T_5_3.sp4_h_r_19 <X> T_5_3.lc_trk_g1_3
 (29 4)  (251 52)  (251 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 52)  (253 52)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (258 52)  (258 52)  LC_2 Logic Functioning bit
 (37 4)  (259 52)  (259 52)  LC_2 Logic Functioning bit
 (38 4)  (260 52)  (260 52)  LC_2 Logic Functioning bit
 (39 4)  (261 52)  (261 52)  LC_2 Logic Functioning bit
 (41 4)  (263 52)  (263 52)  LC_2 Logic Functioning bit
 (43 4)  (265 52)  (265 52)  LC_2 Logic Functioning bit
 (16 5)  (238 53)  (238 53)  routing T_5_3.sp4_v_b_0 <X> T_5_3.lc_trk_g1_0
 (17 5)  (239 53)  (239 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (243 53)  (243 53)  routing T_5_3.sp4_h_r_19 <X> T_5_3.lc_trk_g1_3
 (27 5)  (249 53)  (249 53)  routing T_5_3.lc_trk_g1_1 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 53)  (251 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 53)  (252 53)  routing T_5_3.lc_trk_g0_3 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 53)  (258 53)  LC_2 Logic Functioning bit
 (37 5)  (259 53)  (259 53)  LC_2 Logic Functioning bit
 (38 5)  (260 53)  (260 53)  LC_2 Logic Functioning bit
 (39 5)  (261 53)  (261 53)  LC_2 Logic Functioning bit
 (40 5)  (262 53)  (262 53)  LC_2 Logic Functioning bit
 (41 5)  (263 53)  (263 53)  LC_2 Logic Functioning bit
 (42 5)  (264 53)  (264 53)  LC_2 Logic Functioning bit
 (43 5)  (265 53)  (265 53)  LC_2 Logic Functioning bit
 (51 5)  (273 53)  (273 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (236 54)  (236 54)  routing T_5_3.wire_logic_cluster/lc_4/out <X> T_5_3.lc_trk_g1_4
 (21 6)  (243 54)  (243 54)  routing T_5_3.lft_op_7 <X> T_5_3.lc_trk_g1_7
 (22 6)  (244 54)  (244 54)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (246 54)  (246 54)  routing T_5_3.lft_op_7 <X> T_5_3.lc_trk_g1_7
 (25 6)  (247 54)  (247 54)  routing T_5_3.sp4_v_b_6 <X> T_5_3.lc_trk_g1_6
 (26 6)  (248 54)  (248 54)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 54)  (249 54)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 54)  (250 54)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 54)  (253 54)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 54)  (256 54)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 54)  (258 54)  LC_3 Logic Functioning bit
 (41 6)  (263 54)  (263 54)  LC_3 Logic Functioning bit
 (43 6)  (265 54)  (265 54)  LC_3 Logic Functioning bit
 (50 6)  (272 54)  (272 54)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (235 55)  (235 55)  routing T_5_3.sp4_v_b_0 <X> T_5_3.sp4_h_l_40
 (17 7)  (239 55)  (239 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (244 55)  (244 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (245 55)  (245 55)  routing T_5_3.sp4_v_b_6 <X> T_5_3.lc_trk_g1_6
 (26 7)  (248 55)  (248 55)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 55)  (250 55)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 55)  (251 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 55)  (253 55)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 55)  (258 55)  LC_3 Logic Functioning bit
 (43 7)  (265 55)  (265 55)  LC_3 Logic Functioning bit
 (51 7)  (273 55)  (273 55)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (31 8)  (253 56)  (253 56)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 56)  (254 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 56)  (256 56)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (40 8)  (262 56)  (262 56)  LC_4 Logic Functioning bit
 (41 8)  (263 56)  (263 56)  LC_4 Logic Functioning bit
 (42 8)  (264 56)  (264 56)  LC_4 Logic Functioning bit
 (43 8)  (265 56)  (265 56)  LC_4 Logic Functioning bit
 (45 8)  (267 56)  (267 56)  LC_4 Logic Functioning bit
 (46 8)  (268 56)  (268 56)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (262 57)  (262 57)  LC_4 Logic Functioning bit
 (41 9)  (263 57)  (263 57)  LC_4 Logic Functioning bit
 (42 9)  (264 57)  (264 57)  LC_4 Logic Functioning bit
 (43 9)  (265 57)  (265 57)  LC_4 Logic Functioning bit
 (48 9)  (270 57)  (270 57)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (227 58)  (227 58)  routing T_5_3.sp4_v_b_6 <X> T_5_3.sp4_h_l_43
 (22 10)  (244 58)  (244 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (245 58)  (245 58)  routing T_5_3.sp4_v_b_47 <X> T_5_3.lc_trk_g2_7
 (24 10)  (246 58)  (246 58)  routing T_5_3.sp4_v_b_47 <X> T_5_3.lc_trk_g2_7
 (29 10)  (251 58)  (251 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 58)  (252 58)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (257 58)  (257 58)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.input_2_5
 (39 10)  (261 58)  (261 58)  LC_5 Logic Functioning bit
 (40 10)  (262 58)  (262 58)  LC_5 Logic Functioning bit
 (27 11)  (249 59)  (249 59)  routing T_5_3.lc_trk_g1_0 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 59)  (251 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 59)  (253 59)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 59)  (254 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (256 59)  (256 59)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.input_2_5
 (35 11)  (257 59)  (257 59)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.input_2_5
 (41 11)  (263 59)  (263 59)  LC_5 Logic Functioning bit
 (14 12)  (236 60)  (236 60)  routing T_5_3.bnl_op_0 <X> T_5_3.lc_trk_g3_0
 (17 12)  (239 60)  (239 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 60)  (240 60)  routing T_5_3.wire_logic_cluster/lc_1/out <X> T_5_3.lc_trk_g3_1
 (25 12)  (247 60)  (247 60)  routing T_5_3.rgt_op_2 <X> T_5_3.lc_trk_g3_2
 (27 12)  (249 60)  (249 60)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 60)  (250 60)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 60)  (253 60)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (260 60)  (260 60)  LC_6 Logic Functioning bit
 (50 12)  (272 60)  (272 60)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (273 60)  (273 60)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (236 61)  (236 61)  routing T_5_3.bnl_op_0 <X> T_5_3.lc_trk_g3_0
 (17 13)  (239 61)  (239 61)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (244 61)  (244 61)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 61)  (246 61)  routing T_5_3.rgt_op_2 <X> T_5_3.lc_trk_g3_2
 (29 13)  (251 61)  (251 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 61)  (252 61)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 61)  (253 61)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (37 13)  (259 61)  (259 61)  LC_6 Logic Functioning bit
 (39 13)  (261 61)  (261 61)  LC_6 Logic Functioning bit
 (0 14)  (222 62)  (222 62)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 62)  (223 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (237 62)  (237 62)  routing T_5_3.sp4_v_t_32 <X> T_5_3.lc_trk_g3_5
 (16 14)  (238 62)  (238 62)  routing T_5_3.sp4_v_t_32 <X> T_5_3.lc_trk_g3_5
 (17 14)  (239 62)  (239 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (248 62)  (248 62)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (36 14)  (258 62)  (258 62)  LC_7 Logic Functioning bit
 (37 14)  (259 62)  (259 62)  LC_7 Logic Functioning bit
 (38 14)  (260 62)  (260 62)  LC_7 Logic Functioning bit
 (41 14)  (263 62)  (263 62)  LC_7 Logic Functioning bit
 (42 14)  (264 62)  (264 62)  LC_7 Logic Functioning bit
 (43 14)  (265 62)  (265 62)  LC_7 Logic Functioning bit
 (50 14)  (272 62)  (272 62)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (222 63)  (222 63)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 63)  (223 63)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (26 15)  (248 63)  (248 63)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 63)  (251 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (258 63)  (258 63)  LC_7 Logic Functioning bit
 (37 15)  (259 63)  (259 63)  LC_7 Logic Functioning bit
 (39 15)  (261 63)  (261 63)  LC_7 Logic Functioning bit
 (40 15)  (262 63)  (262 63)  LC_7 Logic Functioning bit
 (42 15)  (264 63)  (264 63)  LC_7 Logic Functioning bit
 (43 15)  (265 63)  (265 63)  LC_7 Logic Functioning bit
 (51 15)  (273 63)  (273 63)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_3

 (22 0)  (298 48)  (298 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (299 48)  (299 48)  routing T_6_3.sp4_v_b_19 <X> T_6_3.lc_trk_g0_3
 (24 0)  (300 48)  (300 48)  routing T_6_3.sp4_v_b_19 <X> T_6_3.lc_trk_g0_3
 (26 0)  (302 48)  (302 48)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 48)  (303 48)  routing T_6_3.lc_trk_g3_0 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 48)  (304 48)  routing T_6_3.lc_trk_g3_0 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 48)  (305 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 48)  (308 48)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (40 0)  (316 48)  (316 48)  LC_0 Logic Functioning bit
 (41 0)  (317 48)  (317 48)  LC_0 Logic Functioning bit
 (42 0)  (318 48)  (318 48)  LC_0 Logic Functioning bit
 (43 0)  (319 48)  (319 48)  LC_0 Logic Functioning bit
 (52 0)  (328 48)  (328 48)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (303 49)  (303 49)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 49)  (304 49)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 49)  (305 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (312 49)  (312 49)  LC_0 Logic Functioning bit
 (37 1)  (313 49)  (313 49)  LC_0 Logic Functioning bit
 (38 1)  (314 49)  (314 49)  LC_0 Logic Functioning bit
 (39 1)  (315 49)  (315 49)  LC_0 Logic Functioning bit
 (49 1)  (325 49)  (325 49)  Carry_In_Mux bit 

 (21 2)  (297 50)  (297 50)  routing T_6_3.sp4_v_b_15 <X> T_6_3.lc_trk_g0_7
 (22 2)  (298 50)  (298 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (299 50)  (299 50)  routing T_6_3.sp4_v_b_15 <X> T_6_3.lc_trk_g0_7
 (21 3)  (297 51)  (297 51)  routing T_6_3.sp4_v_b_15 <X> T_6_3.lc_trk_g0_7
 (26 4)  (302 52)  (302 52)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 52)  (305 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 52)  (307 52)  routing T_6_3.lc_trk_g0_7 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 52)  (308 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (316 52)  (316 52)  LC_2 Logic Functioning bit
 (42 4)  (318 52)  (318 52)  LC_2 Logic Functioning bit
 (27 5)  (303 53)  (303 53)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 53)  (305 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 53)  (306 53)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 53)  (307 53)  routing T_6_3.lc_trk_g0_7 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (16 6)  (292 54)  (292 54)  routing T_6_3.sp4_v_b_5 <X> T_6_3.lc_trk_g1_5
 (17 6)  (293 54)  (293 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (294 54)  (294 54)  routing T_6_3.sp4_v_b_5 <X> T_6_3.lc_trk_g1_5
 (14 8)  (290 56)  (290 56)  routing T_6_3.sp4_h_r_40 <X> T_6_3.lc_trk_g2_0
 (14 9)  (290 57)  (290 57)  routing T_6_3.sp4_h_r_40 <X> T_6_3.lc_trk_g2_0
 (15 9)  (291 57)  (291 57)  routing T_6_3.sp4_h_r_40 <X> T_6_3.lc_trk_g2_0
 (16 9)  (292 57)  (292 57)  routing T_6_3.sp4_h_r_40 <X> T_6_3.lc_trk_g2_0
 (17 9)  (293 57)  (293 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (25 10)  (301 58)  (301 58)  routing T_6_3.sp4_v_b_30 <X> T_6_3.lc_trk_g2_6
 (31 10)  (307 58)  (307 58)  routing T_6_3.lc_trk_g2_6 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 58)  (308 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 58)  (309 58)  routing T_6_3.lc_trk_g2_6 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (40 10)  (316 58)  (316 58)  LC_5 Logic Functioning bit
 (41 10)  (317 58)  (317 58)  LC_5 Logic Functioning bit
 (42 10)  (318 58)  (318 58)  LC_5 Logic Functioning bit
 (43 10)  (319 58)  (319 58)  LC_5 Logic Functioning bit
 (22 11)  (298 59)  (298 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (299 59)  (299 59)  routing T_6_3.sp4_v_b_30 <X> T_6_3.lc_trk_g2_6
 (31 11)  (307 59)  (307 59)  routing T_6_3.lc_trk_g2_6 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (40 11)  (316 59)  (316 59)  LC_5 Logic Functioning bit
 (41 11)  (317 59)  (317 59)  LC_5 Logic Functioning bit
 (42 11)  (318 59)  (318 59)  LC_5 Logic Functioning bit
 (43 11)  (319 59)  (319 59)  LC_5 Logic Functioning bit
 (14 12)  (290 60)  (290 60)  routing T_6_3.bnl_op_0 <X> T_6_3.lc_trk_g3_0
 (37 12)  (313 60)  (313 60)  LC_6 Logic Functioning bit
 (39 12)  (315 60)  (315 60)  LC_6 Logic Functioning bit
 (40 12)  (316 60)  (316 60)  LC_6 Logic Functioning bit
 (42 12)  (318 60)  (318 60)  LC_6 Logic Functioning bit
 (14 13)  (290 61)  (290 61)  routing T_6_3.bnl_op_0 <X> T_6_3.lc_trk_g3_0
 (17 13)  (293 61)  (293 61)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (28 13)  (304 61)  (304 61)  routing T_6_3.lc_trk_g2_0 <X> T_6_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 61)  (305 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (312 61)  (312 61)  LC_6 Logic Functioning bit
 (38 13)  (314 61)  (314 61)  LC_6 Logic Functioning bit
 (41 13)  (317 61)  (317 61)  LC_6 Logic Functioning bit
 (43 13)  (319 61)  (319 61)  LC_6 Logic Functioning bit
 (16 14)  (292 62)  (292 62)  routing T_6_3.sp4_v_b_37 <X> T_6_3.lc_trk_g3_5
 (17 14)  (293 62)  (293 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (294 62)  (294 62)  routing T_6_3.sp4_v_b_37 <X> T_6_3.lc_trk_g3_5
 (18 15)  (294 63)  (294 63)  routing T_6_3.sp4_v_b_37 <X> T_6_3.lc_trk_g3_5


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_1_2

 (21 0)  (39 32)  (39 32)  routing T_1_2.wire_logic_cluster/lc_3/out <X> T_1_2.lc_trk_g0_3
 (22 0)  (40 32)  (40 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (46 32)  (46 32)  routing T_1_2.lc_trk_g2_7 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 32)  (47 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 32)  (48 32)  routing T_1_2.lc_trk_g2_7 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 32)  (50 32)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (40 0)  (58 32)  (58 32)  LC_0 Logic Functioning bit
 (41 0)  (59 32)  (59 32)  LC_0 Logic Functioning bit
 (42 0)  (60 32)  (60 32)  LC_0 Logic Functioning bit
 (43 0)  (61 32)  (61 32)  LC_0 Logic Functioning bit
 (22 1)  (40 33)  (40 33)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 33)  (42 33)  routing T_1_2.bot_op_2 <X> T_1_2.lc_trk_g0_2
 (27 1)  (45 33)  (45 33)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 33)  (46 33)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 33)  (47 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 33)  (48 33)  routing T_1_2.lc_trk_g2_7 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 33)  (54 33)  LC_0 Logic Functioning bit
 (37 1)  (55 33)  (55 33)  LC_0 Logic Functioning bit
 (38 1)  (56 33)  (56 33)  LC_0 Logic Functioning bit
 (39 1)  (57 33)  (57 33)  LC_0 Logic Functioning bit
 (49 1)  (67 33)  (67 33)  Carry_In_Mux bit 

 (22 2)  (40 34)  (40 34)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 34)  (42 34)  routing T_1_2.bot_op_7 <X> T_1_2.lc_trk_g0_7
 (29 2)  (47 34)  (47 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 34)  (50 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 34)  (52 34)  routing T_1_2.lc_trk_g1_3 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (50 2)  (68 34)  (68 34)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (40 35)  (40 35)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 35)  (42 35)  routing T_1_2.bot_op_6 <X> T_1_2.lc_trk_g0_6
 (26 3)  (44 35)  (44 35)  routing T_1_2.lc_trk_g0_3 <X> T_1_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 35)  (47 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 35)  (48 35)  routing T_1_2.lc_trk_g0_2 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 35)  (49 35)  routing T_1_2.lc_trk_g1_3 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (40 3)  (58 35)  (58 35)  LC_1 Logic Functioning bit
 (22 4)  (40 36)  (40 36)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (42 36)  (42 36)  routing T_1_2.bot_op_3 <X> T_1_2.lc_trk_g1_3
 (26 4)  (44 36)  (44 36)  routing T_1_2.lc_trk_g2_4 <X> T_1_2.wire_logic_cluster/lc_2/in_0
 (37 4)  (55 36)  (55 36)  LC_2 Logic Functioning bit
 (39 4)  (57 36)  (57 36)  LC_2 Logic Functioning bit
 (40 4)  (58 36)  (58 36)  LC_2 Logic Functioning bit
 (42 4)  (60 36)  (60 36)  LC_2 Logic Functioning bit
 (28 5)  (46 37)  (46 37)  routing T_1_2.lc_trk_g2_4 <X> T_1_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 37)  (47 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 37)  (54 37)  LC_2 Logic Functioning bit
 (38 5)  (56 37)  (56 37)  LC_2 Logic Functioning bit
 (41 5)  (59 37)  (59 37)  LC_2 Logic Functioning bit
 (43 5)  (61 37)  (61 37)  LC_2 Logic Functioning bit
 (15 6)  (33 38)  (33 38)  routing T_1_2.bot_op_5 <X> T_1_2.lc_trk_g1_5
 (17 6)  (35 38)  (35 38)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (44 38)  (44 38)  routing T_1_2.lc_trk_g1_4 <X> T_1_2.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 38)  (47 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 38)  (48 38)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 38)  (49 38)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 38)  (50 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 38)  (52 38)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 38)  (53 38)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.input_2_3
 (40 6)  (58 38)  (58 38)  LC_3 Logic Functioning bit
 (15 7)  (33 39)  (33 39)  routing T_1_2.bot_op_4 <X> T_1_2.lc_trk_g1_4
 (17 7)  (35 39)  (35 39)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (45 39)  (45 39)  routing T_1_2.lc_trk_g1_4 <X> T_1_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 39)  (47 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 39)  (48 39)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 39)  (50 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (53 39)  (53 39)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.input_2_3
 (25 8)  (43 40)  (43 40)  routing T_1_2.sp4_v_t_23 <X> T_1_2.lc_trk_g2_2
 (22 9)  (40 41)  (40 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 41)  (41 41)  routing T_1_2.sp4_v_t_23 <X> T_1_2.lc_trk_g2_2
 (25 9)  (43 41)  (43 41)  routing T_1_2.sp4_v_t_23 <X> T_1_2.lc_trk_g2_2
 (14 10)  (32 42)  (32 42)  routing T_1_2.sp4_v_b_36 <X> T_1_2.lc_trk_g2_4
 (22 10)  (40 42)  (40 42)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (41 42)  (41 42)  routing T_1_2.sp12_v_b_23 <X> T_1_2.lc_trk_g2_7
 (26 10)  (44 42)  (44 42)  routing T_1_2.lc_trk_g3_4 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (37 10)  (55 42)  (55 42)  LC_5 Logic Functioning bit
 (39 10)  (57 42)  (57 42)  LC_5 Logic Functioning bit
 (40 10)  (58 42)  (58 42)  LC_5 Logic Functioning bit
 (42 10)  (60 42)  (60 42)  LC_5 Logic Functioning bit
 (14 11)  (32 43)  (32 43)  routing T_1_2.sp4_v_b_36 <X> T_1_2.lc_trk_g2_4
 (16 11)  (34 43)  (34 43)  routing T_1_2.sp4_v_b_36 <X> T_1_2.lc_trk_g2_4
 (17 11)  (35 43)  (35 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (39 43)  (39 43)  routing T_1_2.sp12_v_b_23 <X> T_1_2.lc_trk_g2_7
 (27 11)  (45 43)  (45 43)  routing T_1_2.lc_trk_g3_4 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 43)  (46 43)  routing T_1_2.lc_trk_g3_4 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 43)  (47 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 43)  (54 43)  LC_5 Logic Functioning bit
 (38 11)  (56 43)  (56 43)  LC_5 Logic Functioning bit
 (41 11)  (59 43)  (59 43)  LC_5 Logic Functioning bit
 (43 11)  (61 43)  (61 43)  LC_5 Logic Functioning bit
 (15 12)  (33 44)  (33 44)  routing T_1_2.sp4_h_r_25 <X> T_1_2.lc_trk_g3_1
 (16 12)  (34 44)  (34 44)  routing T_1_2.sp4_h_r_25 <X> T_1_2.lc_trk_g3_1
 (17 12)  (35 44)  (35 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (36 45)  (36 45)  routing T_1_2.sp4_h_r_25 <X> T_1_2.lc_trk_g3_1
 (32 14)  (50 46)  (50 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 46)  (51 46)  routing T_1_2.lc_trk_g2_2 <X> T_1_2.wire_logic_cluster/lc_7/in_3
 (40 14)  (58 46)  (58 46)  LC_7 Logic Functioning bit
 (41 14)  (59 46)  (59 46)  LC_7 Logic Functioning bit
 (42 14)  (60 46)  (60 46)  LC_7 Logic Functioning bit
 (43 14)  (61 46)  (61 46)  LC_7 Logic Functioning bit
 (16 15)  (34 47)  (34 47)  routing T_1_2.sp12_v_b_12 <X> T_1_2.lc_trk_g3_4
 (17 15)  (35 47)  (35 47)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (31 15)  (49 47)  (49 47)  routing T_1_2.lc_trk_g2_2 <X> T_1_2.wire_logic_cluster/lc_7/in_3
 (40 15)  (58 47)  (58 47)  LC_7 Logic Functioning bit
 (41 15)  (59 47)  (59 47)  LC_7 Logic Functioning bit
 (42 15)  (60 47)  (60 47)  LC_7 Logic Functioning bit
 (43 15)  (61 47)  (61 47)  LC_7 Logic Functioning bit


LogicTile_2_2

 (21 0)  (93 32)  (93 32)  routing T_2_2.sp4_h_r_19 <X> T_2_2.lc_trk_g0_3
 (22 0)  (94 32)  (94 32)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (95 32)  (95 32)  routing T_2_2.sp4_h_r_19 <X> T_2_2.lc_trk_g0_3
 (24 0)  (96 32)  (96 32)  routing T_2_2.sp4_h_r_19 <X> T_2_2.lc_trk_g0_3
 (21 1)  (93 33)  (93 33)  routing T_2_2.sp4_h_r_19 <X> T_2_2.lc_trk_g0_3
 (22 1)  (94 33)  (94 33)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 33)  (96 33)  routing T_2_2.bot_op_2 <X> T_2_2.lc_trk_g0_2
 (2 2)  (74 34)  (74 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 34)  (86 34)  routing T_2_2.wire_logic_cluster/lc_4/out <X> T_2_2.lc_trk_g0_4
 (37 2)  (109 34)  (109 34)  LC_1 Logic Functioning bit
 (39 2)  (111 34)  (111 34)  LC_1 Logic Functioning bit
 (40 2)  (112 34)  (112 34)  LC_1 Logic Functioning bit
 (42 2)  (114 34)  (114 34)  LC_1 Logic Functioning bit
 (47 2)  (119 34)  (119 34)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (72 35)  (72 35)  routing T_2_2.glb_netwk_1 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (17 3)  (89 35)  (89 35)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (100 35)  (100 35)  routing T_2_2.lc_trk_g2_1 <X> T_2_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 35)  (101 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 35)  (108 35)  LC_1 Logic Functioning bit
 (38 3)  (110 35)  (110 35)  LC_1 Logic Functioning bit
 (41 3)  (113 35)  (113 35)  LC_1 Logic Functioning bit
 (43 3)  (115 35)  (115 35)  LC_1 Logic Functioning bit
 (15 4)  (87 36)  (87 36)  routing T_2_2.bot_op_1 <X> T_2_2.lc_trk_g1_1
 (17 4)  (89 36)  (89 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (15 5)  (87 37)  (87 37)  routing T_2_2.bot_op_0 <X> T_2_2.lc_trk_g1_0
 (17 5)  (89 37)  (89 37)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 6)  (101 38)  (101 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 38)  (104 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 38)  (106 38)  routing T_2_2.lc_trk_g1_1 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 38)  (107 38)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.input_2_3
 (38 6)  (110 38)  (110 38)  LC_3 Logic Functioning bit
 (26 7)  (98 39)  (98 39)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 39)  (99 39)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 39)  (100 39)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 39)  (101 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 39)  (102 39)  routing T_2_2.lc_trk_g0_2 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 39)  (104 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (105 39)  (105 39)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.input_2_3
 (34 7)  (106 39)  (106 39)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.input_2_3
 (36 7)  (108 39)  (108 39)  LC_3 Logic Functioning bit
 (15 8)  (87 40)  (87 40)  routing T_2_2.sp4_v_t_28 <X> T_2_2.lc_trk_g2_1
 (16 8)  (88 40)  (88 40)  routing T_2_2.sp4_v_t_28 <X> T_2_2.lc_trk_g2_1
 (17 8)  (89 40)  (89 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (98 40)  (98 40)  routing T_2_2.lc_trk_g0_4 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 40)  (99 40)  routing T_2_2.lc_trk_g1_0 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 40)  (101 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 40)  (104 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 40)  (108 40)  LC_4 Logic Functioning bit
 (41 8)  (113 40)  (113 40)  LC_4 Logic Functioning bit
 (43 8)  (115 40)  (115 40)  LC_4 Logic Functioning bit
 (45 8)  (117 40)  (117 40)  LC_4 Logic Functioning bit
 (50 8)  (122 40)  (122 40)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (125 40)  (125 40)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (29 9)  (101 41)  (101 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 41)  (103 41)  routing T_2_2.lc_trk_g0_3 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 41)  (108 41)  LC_4 Logic Functioning bit
 (40 9)  (112 41)  (112 41)  LC_4 Logic Functioning bit
 (42 9)  (114 41)  (114 41)  LC_4 Logic Functioning bit
 (51 9)  (123 41)  (123 41)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (31 10)  (103 42)  (103 42)  routing T_2_2.lc_trk_g3_7 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 42)  (104 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 42)  (105 42)  routing T_2_2.lc_trk_g3_7 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 42)  (106 42)  routing T_2_2.lc_trk_g3_7 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 42)  (112 42)  LC_5 Logic Functioning bit
 (41 10)  (113 42)  (113 42)  LC_5 Logic Functioning bit
 (42 10)  (114 42)  (114 42)  LC_5 Logic Functioning bit
 (43 10)  (115 42)  (115 42)  LC_5 Logic Functioning bit
 (47 10)  (119 42)  (119 42)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (94 43)  (94 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 43)  (97 43)  routing T_2_2.sp4_r_v_b_38 <X> T_2_2.lc_trk_g2_6
 (31 11)  (103 43)  (103 43)  routing T_2_2.lc_trk_g3_7 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (40 11)  (112 43)  (112 43)  LC_5 Logic Functioning bit
 (41 11)  (113 43)  (113 43)  LC_5 Logic Functioning bit
 (42 11)  (114 43)  (114 43)  LC_5 Logic Functioning bit
 (43 11)  (115 43)  (115 43)  LC_5 Logic Functioning bit
 (17 12)  (89 44)  (89 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (94 44)  (94 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (99 44)  (99 44)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 44)  (100 44)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 44)  (101 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 44)  (102 44)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 44)  (104 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 44)  (105 44)  routing T_2_2.lc_trk_g3_0 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 44)  (106 44)  routing T_2_2.lc_trk_g3_0 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 44)  (108 44)  LC_6 Logic Functioning bit
 (37 12)  (109 44)  (109 44)  LC_6 Logic Functioning bit
 (38 12)  (110 44)  (110 44)  LC_6 Logic Functioning bit
 (39 12)  (111 44)  (111 44)  LC_6 Logic Functioning bit
 (41 12)  (113 44)  (113 44)  LC_6 Logic Functioning bit
 (42 12)  (114 44)  (114 44)  LC_6 Logic Functioning bit
 (43 12)  (115 44)  (115 44)  LC_6 Logic Functioning bit
 (17 13)  (89 45)  (89 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (90 45)  (90 45)  routing T_2_2.sp4_r_v_b_41 <X> T_2_2.lc_trk_g3_1
 (22 13)  (94 45)  (94 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (95 45)  (95 45)  routing T_2_2.sp4_h_l_15 <X> T_2_2.lc_trk_g3_2
 (24 13)  (96 45)  (96 45)  routing T_2_2.sp4_h_l_15 <X> T_2_2.lc_trk_g3_2
 (25 13)  (97 45)  (97 45)  routing T_2_2.sp4_h_l_15 <X> T_2_2.lc_trk_g3_2
 (26 13)  (98 45)  (98 45)  routing T_2_2.lc_trk_g3_3 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 45)  (99 45)  routing T_2_2.lc_trk_g3_3 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 45)  (100 45)  routing T_2_2.lc_trk_g3_3 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 45)  (101 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 45)  (104 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (105 45)  (105 45)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.input_2_6
 (34 13)  (106 45)  (106 45)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.input_2_6
 (36 13)  (108 45)  (108 45)  LC_6 Logic Functioning bit
 (37 13)  (109 45)  (109 45)  LC_6 Logic Functioning bit
 (38 13)  (110 45)  (110 45)  LC_6 Logic Functioning bit
 (39 13)  (111 45)  (111 45)  LC_6 Logic Functioning bit
 (40 13)  (112 45)  (112 45)  LC_6 Logic Functioning bit
 (41 13)  (113 45)  (113 45)  LC_6 Logic Functioning bit
 (42 13)  (114 45)  (114 45)  LC_6 Logic Functioning bit
 (43 13)  (115 45)  (115 45)  LC_6 Logic Functioning bit
 (22 14)  (94 46)  (94 46)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (95 46)  (95 46)  routing T_2_2.sp4_v_b_47 <X> T_2_2.lc_trk_g3_7
 (24 14)  (96 46)  (96 46)  routing T_2_2.sp4_v_b_47 <X> T_2_2.lc_trk_g3_7
 (31 14)  (103 46)  (103 46)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 46)  (104 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 46)  (105 46)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 46)  (108 46)  LC_7 Logic Functioning bit
 (37 14)  (109 46)  (109 46)  LC_7 Logic Functioning bit
 (38 14)  (110 46)  (110 46)  LC_7 Logic Functioning bit
 (39 14)  (111 46)  (111 46)  LC_7 Logic Functioning bit
 (41 14)  (113 46)  (113 46)  LC_7 Logic Functioning bit
 (42 14)  (114 46)  (114 46)  LC_7 Logic Functioning bit
 (43 14)  (115 46)  (115 46)  LC_7 Logic Functioning bit
 (50 14)  (122 46)  (122 46)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (86 47)  (86 47)  routing T_2_2.sp4_h_l_17 <X> T_2_2.lc_trk_g3_4
 (15 15)  (87 47)  (87 47)  routing T_2_2.sp4_h_l_17 <X> T_2_2.lc_trk_g3_4
 (16 15)  (88 47)  (88 47)  routing T_2_2.sp4_h_l_17 <X> T_2_2.lc_trk_g3_4
 (17 15)  (89 47)  (89 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (98 47)  (98 47)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 47)  (99 47)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 47)  (100 47)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 47)  (101 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 47)  (103 47)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 47)  (108 47)  LC_7 Logic Functioning bit
 (37 15)  (109 47)  (109 47)  LC_7 Logic Functioning bit
 (38 15)  (110 47)  (110 47)  LC_7 Logic Functioning bit
 (39 15)  (111 47)  (111 47)  LC_7 Logic Functioning bit
 (40 15)  (112 47)  (112 47)  LC_7 Logic Functioning bit
 (42 15)  (114 47)  (114 47)  LC_7 Logic Functioning bit
 (43 15)  (115 47)  (115 47)  LC_7 Logic Functioning bit


RAM_Tile_3_2

 (10 1)  (136 33)  (136 33)  routing T_3_2.sp4_h_r_8 <X> T_3_2.sp4_v_b_1
 (8 2)  (134 34)  (134 34)  routing T_3_2.sp4_h_r_5 <X> T_3_2.sp4_h_l_36
 (10 2)  (136 34)  (136 34)  routing T_3_2.sp4_h_r_5 <X> T_3_2.sp4_h_l_36
 (12 5)  (138 37)  (138 37)  routing T_3_2.sp4_h_r_5 <X> T_3_2.sp4_v_b_5
 (13 10)  (139 42)  (139 42)  routing T_3_2.sp4_h_r_8 <X> T_3_2.sp4_v_t_45
 (12 11)  (138 43)  (138 43)  routing T_3_2.sp4_h_r_8 <X> T_3_2.sp4_v_t_45


LogicTile_4_2

 (10 0)  (178 32)  (178 32)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_r_1
 (27 0)  (195 32)  (195 32)  routing T_4_2.lc_trk_g1_0 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 32)  (197 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 32)  (200 32)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (205 32)  (205 32)  LC_0 Logic Functioning bit
 (39 0)  (207 32)  (207 32)  LC_0 Logic Functioning bit
 (41 0)  (209 32)  (209 32)  LC_0 Logic Functioning bit
 (43 0)  (211 32)  (211 32)  LC_0 Logic Functioning bit
 (45 0)  (213 32)  (213 32)  LC_0 Logic Functioning bit
 (46 0)  (214 32)  (214 32)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (37 1)  (205 33)  (205 33)  LC_0 Logic Functioning bit
 (39 1)  (207 33)  (207 33)  LC_0 Logic Functioning bit
 (41 1)  (209 33)  (209 33)  LC_0 Logic Functioning bit
 (43 1)  (211 33)  (211 33)  LC_0 Logic Functioning bit
 (48 1)  (216 33)  (216 33)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (217 33)  (217 33)  Carry_In_Mux bit 

 (2 2)  (170 34)  (170 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (180 34)  (180 34)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_l_39
 (0 3)  (168 35)  (168 35)  routing T_4_2.glb_netwk_1 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (11 3)  (179 35)  (179 35)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_l_39
 (13 3)  (181 35)  (181 35)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_l_39
 (14 4)  (182 36)  (182 36)  routing T_4_2.wire_logic_cluster/lc_0/out <X> T_4_2.lc_trk_g1_0
 (17 5)  (185 37)  (185 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (176 38)  (176 38)  routing T_4_2.sp4_v_t_47 <X> T_4_2.sp4_h_l_41
 (9 6)  (177 38)  (177 38)  routing T_4_2.sp4_v_t_47 <X> T_4_2.sp4_h_l_41
 (10 6)  (178 38)  (178 38)  routing T_4_2.sp4_v_t_47 <X> T_4_2.sp4_h_l_41
 (3 12)  (171 44)  (171 44)  routing T_4_2.sp12_v_t_22 <X> T_4_2.sp12_h_r_1
 (0 14)  (168 46)  (168 46)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 46)  (169 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (183 46)  (183 46)  routing T_4_2.sp4_h_r_45 <X> T_4_2.lc_trk_g3_5
 (16 14)  (184 46)  (184 46)  routing T_4_2.sp4_h_r_45 <X> T_4_2.lc_trk_g3_5
 (17 14)  (185 46)  (185 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (186 46)  (186 46)  routing T_4_2.sp4_h_r_45 <X> T_4_2.lc_trk_g3_5
 (0 15)  (168 47)  (168 47)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 47)  (169 47)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_7/s_r
 (18 15)  (186 47)  (186 47)  routing T_4_2.sp4_h_r_45 <X> T_4_2.lc_trk_g3_5


LogicTile_5_2

 (6 0)  (228 32)  (228 32)  routing T_5_2.sp4_v_t_44 <X> T_5_2.sp4_v_b_0
 (27 0)  (249 32)  (249 32)  routing T_5_2.lc_trk_g1_0 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 32)  (251 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 32)  (254 32)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (259 32)  (259 32)  LC_0 Logic Functioning bit
 (39 0)  (261 32)  (261 32)  LC_0 Logic Functioning bit
 (41 0)  (263 32)  (263 32)  LC_0 Logic Functioning bit
 (43 0)  (265 32)  (265 32)  LC_0 Logic Functioning bit
 (45 0)  (267 32)  (267 32)  LC_0 Logic Functioning bit
 (5 1)  (227 33)  (227 33)  routing T_5_2.sp4_v_t_44 <X> T_5_2.sp4_v_b_0
 (37 1)  (259 33)  (259 33)  LC_0 Logic Functioning bit
 (39 1)  (261 33)  (261 33)  LC_0 Logic Functioning bit
 (41 1)  (263 33)  (263 33)  LC_0 Logic Functioning bit
 (43 1)  (265 33)  (265 33)  LC_0 Logic Functioning bit
 (47 1)  (269 33)  (269 33)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (271 33)  (271 33)  Carry_In_Mux bit 

 (2 2)  (224 34)  (224 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (222 35)  (222 35)  routing T_5_2.glb_netwk_1 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (0 4)  (222 36)  (222 36)  routing T_5_2.lc_trk_g3_3 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (1 4)  (223 36)  (223 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (227 36)  (227 36)  routing T_5_2.sp4_v_t_38 <X> T_5_2.sp4_h_r_3
 (11 4)  (233 36)  (233 36)  routing T_5_2.sp4_v_t_44 <X> T_5_2.sp4_v_b_5
 (13 4)  (235 36)  (235 36)  routing T_5_2.sp4_v_t_44 <X> T_5_2.sp4_v_b_5
 (14 4)  (236 36)  (236 36)  routing T_5_2.wire_logic_cluster/lc_0/out <X> T_5_2.lc_trk_g1_0
 (0 5)  (222 37)  (222 37)  routing T_5_2.lc_trk_g3_3 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (1 5)  (223 37)  (223 37)  routing T_5_2.lc_trk_g3_3 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (17 5)  (239 37)  (239 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (13 6)  (235 38)  (235 38)  routing T_5_2.sp4_v_b_5 <X> T_5_2.sp4_v_t_40
 (16 6)  (238 38)  (238 38)  routing T_5_2.sp4_v_b_5 <X> T_5_2.lc_trk_g1_5
 (17 6)  (239 38)  (239 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (240 38)  (240 38)  routing T_5_2.sp4_v_b_5 <X> T_5_2.lc_trk_g1_5
 (11 8)  (233 40)  (233 40)  routing T_5_2.sp4_h_r_3 <X> T_5_2.sp4_v_b_8
 (5 10)  (227 42)  (227 42)  routing T_5_2.sp4_v_t_43 <X> T_5_2.sp4_h_l_43
 (12 10)  (234 42)  (234 42)  routing T_5_2.sp4_v_t_45 <X> T_5_2.sp4_h_l_45
 (13 10)  (235 42)  (235 42)  routing T_5_2.sp4_v_b_8 <X> T_5_2.sp4_v_t_45
 (6 11)  (228 43)  (228 43)  routing T_5_2.sp4_v_t_43 <X> T_5_2.sp4_h_l_43
 (11 11)  (233 43)  (233 43)  routing T_5_2.sp4_v_t_45 <X> T_5_2.sp4_h_l_45
 (22 12)  (244 44)  (244 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (245 44)  (245 44)  routing T_5_2.sp4_v_t_30 <X> T_5_2.lc_trk_g3_3
 (24 12)  (246 44)  (246 44)  routing T_5_2.sp4_v_t_30 <X> T_5_2.lc_trk_g3_3
 (1 14)  (223 46)  (223 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 47)  (222 47)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 47)  (223 47)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_7/s_r
 (9 15)  (231 47)  (231 47)  routing T_5_2.sp4_v_b_10 <X> T_5_2.sp4_v_t_47


LogicTile_6_2

 (27 0)  (303 32)  (303 32)  routing T_6_2.lc_trk_g1_0 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 32)  (305 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 32)  (308 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 32)  (309 32)  routing T_6_2.lc_trk_g3_0 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 32)  (310 32)  routing T_6_2.lc_trk_g3_0 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (40 0)  (316 32)  (316 32)  LC_0 Logic Functioning bit
 (41 0)  (317 32)  (317 32)  LC_0 Logic Functioning bit
 (42 0)  (318 32)  (318 32)  LC_0 Logic Functioning bit
 (43 0)  (319 32)  (319 32)  LC_0 Logic Functioning bit
 (44 0)  (320 32)  (320 32)  LC_0 Logic Functioning bit
 (15 1)  (291 33)  (291 33)  routing T_6_2.sp4_v_t_5 <X> T_6_2.lc_trk_g0_0
 (16 1)  (292 33)  (292 33)  routing T_6_2.sp4_v_t_5 <X> T_6_2.lc_trk_g0_0
 (17 1)  (293 33)  (293 33)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (298 33)  (298 33)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (299 33)  (299 33)  routing T_6_2.sp12_h_r_10 <X> T_6_2.lc_trk_g0_2
 (32 1)  (308 33)  (308 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (309 33)  (309 33)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.input_2_0
 (34 1)  (310 33)  (310 33)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.input_2_0
 (40 1)  (316 33)  (316 33)  LC_0 Logic Functioning bit
 (41 1)  (317 33)  (317 33)  LC_0 Logic Functioning bit
 (42 1)  (318 33)  (318 33)  LC_0 Logic Functioning bit
 (43 1)  (319 33)  (319 33)  LC_0 Logic Functioning bit
 (50 1)  (326 33)  (326 33)  Carry_In_Mux bit 

 (15 2)  (291 34)  (291 34)  routing T_6_2.sp12_h_r_5 <X> T_6_2.lc_trk_g0_5
 (17 2)  (293 34)  (293 34)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (294 34)  (294 34)  routing T_6_2.sp12_h_r_5 <X> T_6_2.lc_trk_g0_5
 (26 2)  (302 34)  (302 34)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 34)  (303 34)  routing T_6_2.lc_trk_g1_1 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 34)  (305 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (37 2)  (313 34)  (313 34)  LC_1 Logic Functioning bit
 (39 2)  (315 34)  (315 34)  LC_1 Logic Functioning bit
 (40 2)  (316 34)  (316 34)  LC_1 Logic Functioning bit
 (42 2)  (318 34)  (318 34)  LC_1 Logic Functioning bit
 (44 2)  (320 34)  (320 34)  LC_1 Logic Functioning bit
 (18 3)  (294 35)  (294 35)  routing T_6_2.sp12_h_r_5 <X> T_6_2.lc_trk_g0_5
 (26 3)  (302 35)  (302 35)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 35)  (304 35)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 35)  (305 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (308 35)  (308 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (309 35)  (309 35)  routing T_6_2.lc_trk_g2_1 <X> T_6_2.input_2_1
 (36 3)  (312 35)  (312 35)  LC_1 Logic Functioning bit
 (38 3)  (314 35)  (314 35)  LC_1 Logic Functioning bit
 (41 3)  (317 35)  (317 35)  LC_1 Logic Functioning bit
 (43 3)  (319 35)  (319 35)  LC_1 Logic Functioning bit
 (14 4)  (290 36)  (290 36)  routing T_6_2.wire_logic_cluster/lc_0/out <X> T_6_2.lc_trk_g1_0
 (17 4)  (293 36)  (293 36)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (294 36)  (294 36)  routing T_6_2.wire_logic_cluster/lc_1/out <X> T_6_2.lc_trk_g1_1
 (27 4)  (303 36)  (303 36)  routing T_6_2.lc_trk_g1_2 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 36)  (305 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 36)  (308 36)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (312 36)  (312 36)  LC_2 Logic Functioning bit
 (39 4)  (315 36)  (315 36)  LC_2 Logic Functioning bit
 (41 4)  (317 36)  (317 36)  LC_2 Logic Functioning bit
 (42 4)  (318 36)  (318 36)  LC_2 Logic Functioning bit
 (44 4)  (320 36)  (320 36)  LC_2 Logic Functioning bit
 (17 5)  (293 37)  (293 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (298 37)  (298 37)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (299 37)  (299 37)  routing T_6_2.sp12_h_l_17 <X> T_6_2.lc_trk_g1_2
 (25 5)  (301 37)  (301 37)  routing T_6_2.sp12_h_l_17 <X> T_6_2.lc_trk_g1_2
 (30 5)  (306 37)  (306 37)  routing T_6_2.lc_trk_g1_2 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 37)  (308 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (309 37)  (309 37)  routing T_6_2.lc_trk_g2_2 <X> T_6_2.input_2_2
 (35 5)  (311 37)  (311 37)  routing T_6_2.lc_trk_g2_2 <X> T_6_2.input_2_2
 (36 5)  (312 37)  (312 37)  LC_2 Logic Functioning bit
 (39 5)  (315 37)  (315 37)  LC_2 Logic Functioning bit
 (41 5)  (317 37)  (317 37)  LC_2 Logic Functioning bit
 (42 5)  (318 37)  (318 37)  LC_2 Logic Functioning bit
 (15 6)  (291 38)  (291 38)  routing T_6_2.top_op_5 <X> T_6_2.lc_trk_g1_5
 (17 6)  (293 38)  (293 38)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (303 38)  (303 38)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 38)  (305 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 38)  (306 38)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 38)  (308 38)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (312 38)  (312 38)  LC_3 Logic Functioning bit
 (39 6)  (315 38)  (315 38)  LC_3 Logic Functioning bit
 (41 6)  (317 38)  (317 38)  LC_3 Logic Functioning bit
 (42 6)  (318 38)  (318 38)  LC_3 Logic Functioning bit
 (44 6)  (320 38)  (320 38)  LC_3 Logic Functioning bit
 (18 7)  (294 39)  (294 39)  routing T_6_2.top_op_5 <X> T_6_2.lc_trk_g1_5
 (22 7)  (298 39)  (298 39)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (300 39)  (300 39)  routing T_6_2.top_op_6 <X> T_6_2.lc_trk_g1_6
 (25 7)  (301 39)  (301 39)  routing T_6_2.top_op_6 <X> T_6_2.lc_trk_g1_6
 (32 7)  (308 39)  (308 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (309 39)  (309 39)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.input_2_3
 (35 7)  (311 39)  (311 39)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.input_2_3
 (36 7)  (312 39)  (312 39)  LC_3 Logic Functioning bit
 (39 7)  (315 39)  (315 39)  LC_3 Logic Functioning bit
 (41 7)  (317 39)  (317 39)  LC_3 Logic Functioning bit
 (42 7)  (318 39)  (318 39)  LC_3 Logic Functioning bit
 (17 8)  (293 40)  (293 40)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (294 40)  (294 40)  routing T_6_2.bnl_op_1 <X> T_6_2.lc_trk_g2_1
 (21 8)  (297 40)  (297 40)  routing T_6_2.bnl_op_3 <X> T_6_2.lc_trk_g2_3
 (22 8)  (298 40)  (298 40)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (301 40)  (301 40)  routing T_6_2.bnl_op_2 <X> T_6_2.lc_trk_g2_2
 (29 8)  (305 40)  (305 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 40)  (306 40)  routing T_6_2.lc_trk_g0_5 <X> T_6_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 40)  (308 40)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (311 40)  (311 40)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.input_2_4
 (36 8)  (312 40)  (312 40)  LC_4 Logic Functioning bit
 (39 8)  (315 40)  (315 40)  LC_4 Logic Functioning bit
 (41 8)  (317 40)  (317 40)  LC_4 Logic Functioning bit
 (42 8)  (318 40)  (318 40)  LC_4 Logic Functioning bit
 (44 8)  (320 40)  (320 40)  LC_4 Logic Functioning bit
 (18 9)  (294 41)  (294 41)  routing T_6_2.bnl_op_1 <X> T_6_2.lc_trk_g2_1
 (21 9)  (297 41)  (297 41)  routing T_6_2.bnl_op_3 <X> T_6_2.lc_trk_g2_3
 (22 9)  (298 41)  (298 41)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 41)  (301 41)  routing T_6_2.bnl_op_2 <X> T_6_2.lc_trk_g2_2
 (32 9)  (308 41)  (308 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (309 41)  (309 41)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.input_2_4
 (36 9)  (312 41)  (312 41)  LC_4 Logic Functioning bit
 (39 9)  (315 41)  (315 41)  LC_4 Logic Functioning bit
 (41 9)  (317 41)  (317 41)  LC_4 Logic Functioning bit
 (42 9)  (318 41)  (318 41)  LC_4 Logic Functioning bit
 (14 10)  (290 42)  (290 42)  routing T_6_2.bnl_op_4 <X> T_6_2.lc_trk_g2_4
 (17 10)  (293 42)  (293 42)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (294 42)  (294 42)  routing T_6_2.bnl_op_5 <X> T_6_2.lc_trk_g2_5
 (21 10)  (297 42)  (297 42)  routing T_6_2.sp4_v_t_26 <X> T_6_2.lc_trk_g2_7
 (22 10)  (298 42)  (298 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (299 42)  (299 42)  routing T_6_2.sp4_v_t_26 <X> T_6_2.lc_trk_g2_7
 (25 10)  (301 42)  (301 42)  routing T_6_2.sp4_v_b_38 <X> T_6_2.lc_trk_g2_6
 (29 10)  (305 42)  (305 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 42)  (308 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (311 42)  (311 42)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.input_2_5
 (36 10)  (312 42)  (312 42)  LC_5 Logic Functioning bit
 (39 10)  (315 42)  (315 42)  LC_5 Logic Functioning bit
 (41 10)  (317 42)  (317 42)  LC_5 Logic Functioning bit
 (42 10)  (318 42)  (318 42)  LC_5 Logic Functioning bit
 (44 10)  (320 42)  (320 42)  LC_5 Logic Functioning bit
 (14 11)  (290 43)  (290 43)  routing T_6_2.bnl_op_4 <X> T_6_2.lc_trk_g2_4
 (17 11)  (293 43)  (293 43)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (294 43)  (294 43)  routing T_6_2.bnl_op_5 <X> T_6_2.lc_trk_g2_5
 (21 11)  (297 43)  (297 43)  routing T_6_2.sp4_v_t_26 <X> T_6_2.lc_trk_g2_7
 (22 11)  (298 43)  (298 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (299 43)  (299 43)  routing T_6_2.sp4_v_b_38 <X> T_6_2.lc_trk_g2_6
 (25 11)  (301 43)  (301 43)  routing T_6_2.sp4_v_b_38 <X> T_6_2.lc_trk_g2_6
 (30 11)  (306 43)  (306 43)  routing T_6_2.lc_trk_g0_2 <X> T_6_2.wire_logic_cluster/lc_5/in_1
 (32 11)  (308 43)  (308 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (309 43)  (309 43)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.input_2_5
 (36 11)  (312 43)  (312 43)  LC_5 Logic Functioning bit
 (39 11)  (315 43)  (315 43)  LC_5 Logic Functioning bit
 (41 11)  (317 43)  (317 43)  LC_5 Logic Functioning bit
 (42 11)  (318 43)  (318 43)  LC_5 Logic Functioning bit
 (14 12)  (290 44)  (290 44)  routing T_6_2.sp4_v_b_24 <X> T_6_2.lc_trk_g3_0
 (15 12)  (291 44)  (291 44)  routing T_6_2.sp4_h_r_25 <X> T_6_2.lc_trk_g3_1
 (16 12)  (292 44)  (292 44)  routing T_6_2.sp4_h_r_25 <X> T_6_2.lc_trk_g3_1
 (17 12)  (293 44)  (293 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (301 44)  (301 44)  routing T_6_2.sp4_v_t_23 <X> T_6_2.lc_trk_g3_2
 (27 12)  (303 44)  (303 44)  routing T_6_2.lc_trk_g1_6 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 44)  (305 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 44)  (306 44)  routing T_6_2.lc_trk_g1_6 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 44)  (308 44)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (312 44)  (312 44)  LC_6 Logic Functioning bit
 (39 12)  (315 44)  (315 44)  LC_6 Logic Functioning bit
 (41 12)  (317 44)  (317 44)  LC_6 Logic Functioning bit
 (42 12)  (318 44)  (318 44)  LC_6 Logic Functioning bit
 (44 12)  (320 44)  (320 44)  LC_6 Logic Functioning bit
 (16 13)  (292 45)  (292 45)  routing T_6_2.sp4_v_b_24 <X> T_6_2.lc_trk_g3_0
 (17 13)  (293 45)  (293 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (294 45)  (294 45)  routing T_6_2.sp4_h_r_25 <X> T_6_2.lc_trk_g3_1
 (22 13)  (298 45)  (298 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (299 45)  (299 45)  routing T_6_2.sp4_v_t_23 <X> T_6_2.lc_trk_g3_2
 (25 13)  (301 45)  (301 45)  routing T_6_2.sp4_v_t_23 <X> T_6_2.lc_trk_g3_2
 (30 13)  (306 45)  (306 45)  routing T_6_2.lc_trk_g1_6 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (32 13)  (308 45)  (308 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (312 45)  (312 45)  LC_6 Logic Functioning bit
 (39 13)  (315 45)  (315 45)  LC_6 Logic Functioning bit
 (41 13)  (317 45)  (317 45)  LC_6 Logic Functioning bit
 (42 13)  (318 45)  (318 45)  LC_6 Logic Functioning bit
 (28 14)  (304 46)  (304 46)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 46)  (305 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 46)  (306 46)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 46)  (308 46)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (312 46)  (312 46)  LC_7 Logic Functioning bit
 (39 14)  (315 46)  (315 46)  LC_7 Logic Functioning bit
 (41 14)  (317 46)  (317 46)  LC_7 Logic Functioning bit
 (42 14)  (318 46)  (318 46)  LC_7 Logic Functioning bit
 (44 14)  (320 46)  (320 46)  LC_7 Logic Functioning bit
 (30 15)  (306 47)  (306 47)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_7/in_1
 (32 15)  (308 47)  (308 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (309 47)  (309 47)  routing T_6_2.lc_trk_g3_2 <X> T_6_2.input_2_7
 (34 15)  (310 47)  (310 47)  routing T_6_2.lc_trk_g3_2 <X> T_6_2.input_2_7
 (35 15)  (311 47)  (311 47)  routing T_6_2.lc_trk_g3_2 <X> T_6_2.input_2_7
 (36 15)  (312 47)  (312 47)  LC_7 Logic Functioning bit
 (39 15)  (315 47)  (315 47)  LC_7 Logic Functioning bit
 (41 15)  (317 47)  (317 47)  LC_7 Logic Functioning bit
 (42 15)  (318 47)  (318 47)  LC_7 Logic Functioning bit


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_1_1

 (15 0)  (33 16)  (33 16)  routing T_1_1.sp4_h_r_1 <X> T_1_1.lc_trk_g0_1
 (16 0)  (34 16)  (34 16)  routing T_1_1.sp4_h_r_1 <X> T_1_1.lc_trk_g0_1
 (17 0)  (35 16)  (35 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (40 16)  (40 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 16)  (41 16)  routing T_1_1.sp4_h_r_3 <X> T_1_1.lc_trk_g0_3
 (24 0)  (42 16)  (42 16)  routing T_1_1.sp4_h_r_3 <X> T_1_1.lc_trk_g0_3
 (27 0)  (45 16)  (45 16)  routing T_1_1.lc_trk_g3_0 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 16)  (46 16)  routing T_1_1.lc_trk_g3_0 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 16)  (47 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 16)  (49 16)  routing T_1_1.lc_trk_g3_4 <X> T_1_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 16)  (50 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 16)  (51 16)  routing T_1_1.lc_trk_g3_4 <X> T_1_1.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 16)  (52 16)  routing T_1_1.lc_trk_g3_4 <X> T_1_1.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 16)  (58 16)  LC_0 Logic Functioning bit
 (41 0)  (59 16)  (59 16)  LC_0 Logic Functioning bit
 (42 0)  (60 16)  (60 16)  LC_0 Logic Functioning bit
 (43 0)  (61 16)  (61 16)  LC_0 Logic Functioning bit
 (44 0)  (62 16)  (62 16)  LC_0 Logic Functioning bit
 (18 1)  (36 17)  (36 17)  routing T_1_1.sp4_h_r_1 <X> T_1_1.lc_trk_g0_1
 (21 1)  (39 17)  (39 17)  routing T_1_1.sp4_h_r_3 <X> T_1_1.lc_trk_g0_3
 (22 1)  (40 17)  (40 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 17)  (43 17)  routing T_1_1.sp4_r_v_b_33 <X> T_1_1.lc_trk_g0_2
 (32 1)  (50 17)  (50 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 17)  (53 17)  routing T_1_1.lc_trk_g0_2 <X> T_1_1.input_2_0
 (40 1)  (58 17)  (58 17)  LC_0 Logic Functioning bit
 (41 1)  (59 17)  (59 17)  LC_0 Logic Functioning bit
 (42 1)  (60 17)  (60 17)  LC_0 Logic Functioning bit
 (43 1)  (61 17)  (61 17)  LC_0 Logic Functioning bit
 (50 1)  (68 17)  (68 17)  Carry_In_Mux bit 

 (15 2)  (33 18)  (33 18)  routing T_1_1.top_op_5 <X> T_1_1.lc_trk_g0_5
 (17 2)  (35 18)  (35 18)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (45 18)  (45 18)  routing T_1_1.lc_trk_g3_1 <X> T_1_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 18)  (46 18)  routing T_1_1.lc_trk_g3_1 <X> T_1_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 18)  (47 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 18)  (49 18)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 18)  (50 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 18)  (51 18)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 18)  (52 18)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 18)  (58 18)  LC_1 Logic Functioning bit
 (41 2)  (59 18)  (59 18)  LC_1 Logic Functioning bit
 (42 2)  (60 18)  (60 18)  LC_1 Logic Functioning bit
 (43 2)  (61 18)  (61 18)  LC_1 Logic Functioning bit
 (44 2)  (62 18)  (62 18)  LC_1 Logic Functioning bit
 (18 3)  (36 19)  (36 19)  routing T_1_1.top_op_5 <X> T_1_1.lc_trk_g0_5
 (31 3)  (49 19)  (49 19)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 19)  (50 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (51 19)  (51 19)  routing T_1_1.lc_trk_g3_2 <X> T_1_1.input_2_1
 (34 3)  (52 19)  (52 19)  routing T_1_1.lc_trk_g3_2 <X> T_1_1.input_2_1
 (35 3)  (53 19)  (53 19)  routing T_1_1.lc_trk_g3_2 <X> T_1_1.input_2_1
 (40 3)  (58 19)  (58 19)  LC_1 Logic Functioning bit
 (41 3)  (59 19)  (59 19)  LC_1 Logic Functioning bit
 (42 3)  (60 19)  (60 19)  LC_1 Logic Functioning bit
 (43 3)  (61 19)  (61 19)  LC_1 Logic Functioning bit
 (15 4)  (33 20)  (33 20)  routing T_1_1.sp4_h_r_9 <X> T_1_1.lc_trk_g1_1
 (16 4)  (34 20)  (34 20)  routing T_1_1.sp4_h_r_9 <X> T_1_1.lc_trk_g1_1
 (17 4)  (35 20)  (35 20)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (36 20)  (36 20)  routing T_1_1.sp4_h_r_9 <X> T_1_1.lc_trk_g1_1
 (22 4)  (40 20)  (40 20)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (41 20)  (41 20)  routing T_1_1.sp12_h_r_11 <X> T_1_1.lc_trk_g1_3
 (29 4)  (47 20)  (47 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 20)  (50 20)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 20)  (54 20)  LC_2 Logic Functioning bit
 (39 4)  (57 20)  (57 20)  LC_2 Logic Functioning bit
 (41 4)  (59 20)  (59 20)  LC_2 Logic Functioning bit
 (42 4)  (60 20)  (60 20)  LC_2 Logic Functioning bit
 (44 4)  (62 20)  (62 20)  LC_2 Logic Functioning bit
 (22 5)  (40 21)  (40 21)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 21)  (42 21)  routing T_1_1.top_op_2 <X> T_1_1.lc_trk_g1_2
 (25 5)  (43 21)  (43 21)  routing T_1_1.top_op_2 <X> T_1_1.lc_trk_g1_2
 (32 5)  (50 21)  (50 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (51 21)  (51 21)  routing T_1_1.lc_trk_g2_0 <X> T_1_1.input_2_2
 (36 5)  (54 21)  (54 21)  LC_2 Logic Functioning bit
 (39 5)  (57 21)  (57 21)  LC_2 Logic Functioning bit
 (41 5)  (59 21)  (59 21)  LC_2 Logic Functioning bit
 (42 5)  (60 21)  (60 21)  LC_2 Logic Functioning bit
 (22 6)  (40 22)  (40 22)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 22)  (42 22)  routing T_1_1.top_op_7 <X> T_1_1.lc_trk_g1_7
 (28 6)  (46 22)  (46 22)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 22)  (47 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 22)  (48 22)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 22)  (50 22)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 22)  (54 22)  LC_3 Logic Functioning bit
 (39 6)  (57 22)  (57 22)  LC_3 Logic Functioning bit
 (41 6)  (59 22)  (59 22)  LC_3 Logic Functioning bit
 (42 6)  (60 22)  (60 22)  LC_3 Logic Functioning bit
 (44 6)  (62 22)  (62 22)  LC_3 Logic Functioning bit
 (21 7)  (39 23)  (39 23)  routing T_1_1.top_op_7 <X> T_1_1.lc_trk_g1_7
 (30 7)  (48 23)  (48 23)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 23)  (50 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (53 23)  (53 23)  routing T_1_1.lc_trk_g0_3 <X> T_1_1.input_2_3
 (36 7)  (54 23)  (54 23)  LC_3 Logic Functioning bit
 (39 7)  (57 23)  (57 23)  LC_3 Logic Functioning bit
 (41 7)  (59 23)  (59 23)  LC_3 Logic Functioning bit
 (42 7)  (60 23)  (60 23)  LC_3 Logic Functioning bit
 (14 8)  (32 24)  (32 24)  routing T_1_1.sp4_v_t_21 <X> T_1_1.lc_trk_g2_0
 (22 8)  (40 24)  (40 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (47 24)  (47 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 24)  (48 24)  routing T_1_1.lc_trk_g0_5 <X> T_1_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 24)  (50 24)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 24)  (54 24)  LC_4 Logic Functioning bit
 (39 8)  (57 24)  (57 24)  LC_4 Logic Functioning bit
 (41 8)  (59 24)  (59 24)  LC_4 Logic Functioning bit
 (42 8)  (60 24)  (60 24)  LC_4 Logic Functioning bit
 (44 8)  (62 24)  (62 24)  LC_4 Logic Functioning bit
 (14 9)  (32 25)  (32 25)  routing T_1_1.sp4_v_t_21 <X> T_1_1.lc_trk_g2_0
 (16 9)  (34 25)  (34 25)  routing T_1_1.sp4_v_t_21 <X> T_1_1.lc_trk_g2_0
 (17 9)  (35 25)  (35 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (32 9)  (50 25)  (50 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (52 25)  (52 25)  routing T_1_1.lc_trk_g1_3 <X> T_1_1.input_2_4
 (35 9)  (53 25)  (53 25)  routing T_1_1.lc_trk_g1_3 <X> T_1_1.input_2_4
 (36 9)  (54 25)  (54 25)  LC_4 Logic Functioning bit
 (39 9)  (57 25)  (57 25)  LC_4 Logic Functioning bit
 (41 9)  (59 25)  (59 25)  LC_4 Logic Functioning bit
 (42 9)  (60 25)  (60 25)  LC_4 Logic Functioning bit
 (21 10)  (39 26)  (39 26)  routing T_1_1.sp4_h_r_39 <X> T_1_1.lc_trk_g2_7
 (22 10)  (40 26)  (40 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (41 26)  (41 26)  routing T_1_1.sp4_h_r_39 <X> T_1_1.lc_trk_g2_7
 (24 10)  (42 26)  (42 26)  routing T_1_1.sp4_h_r_39 <X> T_1_1.lc_trk_g2_7
 (27 10)  (45 26)  (45 26)  routing T_1_1.lc_trk_g1_7 <X> T_1_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 26)  (47 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 26)  (48 26)  routing T_1_1.lc_trk_g1_7 <X> T_1_1.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 26)  (50 26)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (53 26)  (53 26)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.input_2_5
 (36 10)  (54 26)  (54 26)  LC_5 Logic Functioning bit
 (39 10)  (57 26)  (57 26)  LC_5 Logic Functioning bit
 (41 10)  (59 26)  (59 26)  LC_5 Logic Functioning bit
 (42 10)  (60 26)  (60 26)  LC_5 Logic Functioning bit
 (44 10)  (62 26)  (62 26)  LC_5 Logic Functioning bit
 (15 11)  (33 27)  (33 27)  routing T_1_1.sp4_v_t_33 <X> T_1_1.lc_trk_g2_4
 (16 11)  (34 27)  (34 27)  routing T_1_1.sp4_v_t_33 <X> T_1_1.lc_trk_g2_4
 (17 11)  (35 27)  (35 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (40 27)  (40 27)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (41 27)  (41 27)  routing T_1_1.sp12_v_b_14 <X> T_1_1.lc_trk_g2_6
 (30 11)  (48 27)  (48 27)  routing T_1_1.lc_trk_g1_7 <X> T_1_1.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 27)  (50 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (51 27)  (51 27)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.input_2_5
 (35 11)  (53 27)  (53 27)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.input_2_5
 (36 11)  (54 27)  (54 27)  LC_5 Logic Functioning bit
 (39 11)  (57 27)  (57 27)  LC_5 Logic Functioning bit
 (41 11)  (59 27)  (59 27)  LC_5 Logic Functioning bit
 (42 11)  (60 27)  (60 27)  LC_5 Logic Functioning bit
 (14 12)  (32 28)  (32 28)  routing T_1_1.wire_logic_cluster/lc_0/out <X> T_1_1.lc_trk_g3_0
 (17 12)  (35 28)  (35 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 28)  (36 28)  routing T_1_1.wire_logic_cluster/lc_1/out <X> T_1_1.lc_trk_g3_1
 (25 12)  (43 28)  (43 28)  routing T_1_1.sp4_h_r_34 <X> T_1_1.lc_trk_g3_2
 (27 12)  (45 28)  (45 28)  routing T_1_1.lc_trk_g1_2 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 28)  (47 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 28)  (50 28)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 28)  (54 28)  LC_6 Logic Functioning bit
 (39 12)  (57 28)  (57 28)  LC_6 Logic Functioning bit
 (41 12)  (59 28)  (59 28)  LC_6 Logic Functioning bit
 (42 12)  (60 28)  (60 28)  LC_6 Logic Functioning bit
 (44 12)  (62 28)  (62 28)  LC_6 Logic Functioning bit
 (17 13)  (35 29)  (35 29)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (40 29)  (40 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (41 29)  (41 29)  routing T_1_1.sp4_h_r_34 <X> T_1_1.lc_trk_g3_2
 (24 13)  (42 29)  (42 29)  routing T_1_1.sp4_h_r_34 <X> T_1_1.lc_trk_g3_2
 (30 13)  (48 29)  (48 29)  routing T_1_1.lc_trk_g1_2 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 29)  (50 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (52 29)  (52 29)  routing T_1_1.lc_trk_g1_1 <X> T_1_1.input_2_6
 (36 13)  (54 29)  (54 29)  LC_6 Logic Functioning bit
 (39 13)  (57 29)  (57 29)  LC_6 Logic Functioning bit
 (41 13)  (59 29)  (59 29)  LC_6 Logic Functioning bit
 (42 13)  (60 29)  (60 29)  LC_6 Logic Functioning bit
 (21 14)  (39 30)  (39 30)  routing T_1_1.sp4_v_t_26 <X> T_1_1.lc_trk_g3_7
 (22 14)  (40 30)  (40 30)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (41 30)  (41 30)  routing T_1_1.sp4_v_t_26 <X> T_1_1.lc_trk_g3_7
 (28 14)  (46 30)  (46 30)  routing T_1_1.lc_trk_g2_4 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 30)  (47 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 30)  (48 30)  routing T_1_1.lc_trk_g2_4 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 30)  (50 30)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 30)  (54 30)  LC_7 Logic Functioning bit
 (39 14)  (57 30)  (57 30)  LC_7 Logic Functioning bit
 (41 14)  (59 30)  (59 30)  LC_7 Logic Functioning bit
 (42 14)  (60 30)  (60 30)  LC_7 Logic Functioning bit
 (44 14)  (62 30)  (62 30)  LC_7 Logic Functioning bit
 (16 15)  (34 31)  (34 31)  routing T_1_1.sp12_v_b_12 <X> T_1_1.lc_trk_g3_4
 (17 15)  (35 31)  (35 31)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (39 31)  (39 31)  routing T_1_1.sp4_v_t_26 <X> T_1_1.lc_trk_g3_7
 (32 15)  (50 31)  (50 31)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (51 31)  (51 31)  routing T_1_1.lc_trk_g2_3 <X> T_1_1.input_2_7
 (35 15)  (53 31)  (53 31)  routing T_1_1.lc_trk_g2_3 <X> T_1_1.input_2_7
 (36 15)  (54 31)  (54 31)  LC_7 Logic Functioning bit
 (39 15)  (57 31)  (57 31)  LC_7 Logic Functioning bit
 (41 15)  (59 31)  (59 31)  LC_7 Logic Functioning bit
 (42 15)  (60 31)  (60 31)  LC_7 Logic Functioning bit


LogicTile_2_1

 (15 0)  (87 16)  (87 16)  routing T_2_1.sp4_h_r_9 <X> T_2_1.lc_trk_g0_1
 (16 0)  (88 16)  (88 16)  routing T_2_1.sp4_h_r_9 <X> T_2_1.lc_trk_g0_1
 (17 0)  (89 16)  (89 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (90 16)  (90 16)  routing T_2_1.sp4_h_r_9 <X> T_2_1.lc_trk_g0_1
 (22 0)  (94 16)  (94 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (95 16)  (95 16)  routing T_2_1.sp4_h_r_3 <X> T_2_1.lc_trk_g0_3
 (24 0)  (96 16)  (96 16)  routing T_2_1.sp4_h_r_3 <X> T_2_1.lc_trk_g0_3
 (29 0)  (101 16)  (101 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 16)  (102 16)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 16)  (104 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 16)  (107 16)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.input_2_0
 (41 0)  (113 16)  (113 16)  LC_0 Logic Functioning bit
 (21 1)  (93 17)  (93 17)  routing T_2_1.sp4_h_r_3 <X> T_2_1.lc_trk_g0_3
 (26 1)  (98 17)  (98 17)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 17)  (99 17)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 17)  (101 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 17)  (103 17)  routing T_2_1.lc_trk_g0_3 <X> T_2_1.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 17)  (104 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 17)  (105 17)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.input_2_0
 (15 2)  (87 18)  (87 18)  routing T_2_1.sp4_h_r_5 <X> T_2_1.lc_trk_g0_5
 (16 2)  (88 18)  (88 18)  routing T_2_1.sp4_h_r_5 <X> T_2_1.lc_trk_g0_5
 (17 2)  (89 18)  (89 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (94 18)  (94 18)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (95 18)  (95 18)  routing T_2_1.sp4_h_r_7 <X> T_2_1.lc_trk_g0_7
 (24 2)  (96 18)  (96 18)  routing T_2_1.sp4_h_r_7 <X> T_2_1.lc_trk_g0_7
 (27 2)  (99 18)  (99 18)  routing T_2_1.lc_trk_g1_1 <X> T_2_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 18)  (101 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 18)  (103 18)  routing T_2_1.lc_trk_g1_5 <X> T_2_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 18)  (104 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 18)  (106 18)  routing T_2_1.lc_trk_g1_5 <X> T_2_1.wire_logic_cluster/lc_1/in_3
 (41 2)  (113 18)  (113 18)  LC_1 Logic Functioning bit
 (43 2)  (115 18)  (115 18)  LC_1 Logic Functioning bit
 (11 3)  (83 19)  (83 19)  routing T_2_1.sp4_h_r_2 <X> T_2_1.sp4_h_l_39
 (18 3)  (90 19)  (90 19)  routing T_2_1.sp4_h_r_5 <X> T_2_1.lc_trk_g0_5
 (21 3)  (93 19)  (93 19)  routing T_2_1.sp4_h_r_7 <X> T_2_1.lc_trk_g0_7
 (22 3)  (94 19)  (94 19)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 19)  (95 19)  routing T_2_1.sp4_h_r_6 <X> T_2_1.lc_trk_g0_6
 (24 3)  (96 19)  (96 19)  routing T_2_1.sp4_h_r_6 <X> T_2_1.lc_trk_g0_6
 (25 3)  (97 19)  (97 19)  routing T_2_1.sp4_h_r_6 <X> T_2_1.lc_trk_g0_6
 (41 3)  (113 19)  (113 19)  LC_1 Logic Functioning bit
 (43 3)  (115 19)  (115 19)  LC_1 Logic Functioning bit
 (15 4)  (87 20)  (87 20)  routing T_2_1.sp4_h_r_1 <X> T_2_1.lc_trk_g1_1
 (16 4)  (88 20)  (88 20)  routing T_2_1.sp4_h_r_1 <X> T_2_1.lc_trk_g1_1
 (17 4)  (89 20)  (89 20)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (93 20)  (93 20)  routing T_2_1.sp4_h_r_11 <X> T_2_1.lc_trk_g1_3
 (22 4)  (94 20)  (94 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (95 20)  (95 20)  routing T_2_1.sp4_h_r_11 <X> T_2_1.lc_trk_g1_3
 (24 4)  (96 20)  (96 20)  routing T_2_1.sp4_h_r_11 <X> T_2_1.lc_trk_g1_3
 (29 4)  (101 20)  (101 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 20)  (103 20)  routing T_2_1.lc_trk_g0_7 <X> T_2_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 20)  (104 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 20)  (108 20)  LC_2 Logic Functioning bit
 (38 4)  (110 20)  (110 20)  LC_2 Logic Functioning bit
 (18 5)  (90 21)  (90 21)  routing T_2_1.sp4_h_r_1 <X> T_2_1.lc_trk_g1_1
 (31 5)  (103 21)  (103 21)  routing T_2_1.lc_trk_g0_7 <X> T_2_1.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 21)  (108 21)  LC_2 Logic Functioning bit
 (38 5)  (110 21)  (110 21)  LC_2 Logic Functioning bit
 (51 5)  (123 21)  (123 21)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (87 22)  (87 22)  routing T_2_1.sp12_h_r_5 <X> T_2_1.lc_trk_g1_5
 (17 6)  (89 22)  (89 22)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (90 22)  (90 22)  routing T_2_1.sp12_h_r_5 <X> T_2_1.lc_trk_g1_5
 (22 6)  (94 22)  (94 22)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 22)  (96 22)  routing T_2_1.top_op_7 <X> T_2_1.lc_trk_g1_7
 (25 6)  (97 22)  (97 22)  routing T_2_1.sp12_h_l_5 <X> T_2_1.lc_trk_g1_6
 (26 6)  (98 22)  (98 22)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 22)  (100 22)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 22)  (101 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 22)  (102 22)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 22)  (104 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 22)  (106 22)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 22)  (108 22)  LC_3 Logic Functioning bit
 (38 6)  (110 22)  (110 22)  LC_3 Logic Functioning bit
 (41 6)  (113 22)  (113 22)  LC_3 Logic Functioning bit
 (43 6)  (115 22)  (115 22)  LC_3 Logic Functioning bit
 (46 6)  (118 22)  (118 22)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (122 22)  (122 22)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (86 23)  (86 23)  routing T_2_1.sp4_h_r_4 <X> T_2_1.lc_trk_g1_4
 (15 7)  (87 23)  (87 23)  routing T_2_1.sp4_h_r_4 <X> T_2_1.lc_trk_g1_4
 (16 7)  (88 23)  (88 23)  routing T_2_1.sp4_h_r_4 <X> T_2_1.lc_trk_g1_4
 (17 7)  (89 23)  (89 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (90 23)  (90 23)  routing T_2_1.sp12_h_r_5 <X> T_2_1.lc_trk_g1_5
 (21 7)  (93 23)  (93 23)  routing T_2_1.top_op_7 <X> T_2_1.lc_trk_g1_7
 (22 7)  (94 23)  (94 23)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (96 23)  (96 23)  routing T_2_1.sp12_h_l_5 <X> T_2_1.lc_trk_g1_6
 (25 7)  (97 23)  (97 23)  routing T_2_1.sp12_h_l_5 <X> T_2_1.lc_trk_g1_6
 (29 7)  (101 23)  (101 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 23)  (103 23)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 23)  (108 23)  LC_3 Logic Functioning bit
 (37 7)  (109 23)  (109 23)  LC_3 Logic Functioning bit
 (38 7)  (110 23)  (110 23)  LC_3 Logic Functioning bit
 (41 7)  (113 23)  (113 23)  LC_3 Logic Functioning bit
 (43 7)  (115 23)  (115 23)  LC_3 Logic Functioning bit
 (15 8)  (87 24)  (87 24)  routing T_2_1.tnl_op_1 <X> T_2_1.lc_trk_g2_1
 (17 8)  (89 24)  (89 24)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (98 24)  (98 24)  routing T_2_1.lc_trk_g1_7 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 24)  (99 24)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 24)  (101 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 24)  (102 24)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 24)  (104 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 24)  (105 24)  routing T_2_1.lc_trk_g2_1 <X> T_2_1.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 24)  (107 24)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.input_2_4
 (38 8)  (110 24)  (110 24)  LC_4 Logic Functioning bit
 (39 8)  (111 24)  (111 24)  LC_4 Logic Functioning bit
 (40 8)  (112 24)  (112 24)  LC_4 Logic Functioning bit
 (46 8)  (118 24)  (118 24)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (90 25)  (90 25)  routing T_2_1.tnl_op_1 <X> T_2_1.lc_trk_g2_1
 (26 9)  (98 25)  (98 25)  routing T_2_1.lc_trk_g1_7 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 25)  (99 25)  routing T_2_1.lc_trk_g1_7 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 25)  (101 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 25)  (102 25)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 25)  (104 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (105 25)  (105 25)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.input_2_4
 (34 9)  (106 25)  (106 25)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.input_2_4
 (38 9)  (110 25)  (110 25)  LC_4 Logic Functioning bit
 (41 9)  (113 25)  (113 25)  LC_4 Logic Functioning bit
 (46 9)  (118 25)  (118 25)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (98 26)  (98 26)  routing T_2_1.lc_trk_g1_4 <X> T_2_1.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 26)  (99 26)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 26)  (100 26)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 26)  (101 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 26)  (103 26)  routing T_2_1.lc_trk_g0_6 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 26)  (104 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 26)  (108 26)  LC_5 Logic Functioning bit
 (37 10)  (109 26)  (109 26)  LC_5 Logic Functioning bit
 (38 10)  (110 26)  (110 26)  LC_5 Logic Functioning bit
 (41 10)  (113 26)  (113 26)  LC_5 Logic Functioning bit
 (43 10)  (115 26)  (115 26)  LC_5 Logic Functioning bit
 (17 11)  (89 27)  (89 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (99 27)  (99 27)  routing T_2_1.lc_trk_g1_4 <X> T_2_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 27)  (101 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 27)  (102 27)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 27)  (103 27)  routing T_2_1.lc_trk_g0_6 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 27)  (104 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (105 27)  (105 27)  routing T_2_1.lc_trk_g3_0 <X> T_2_1.input_2_5
 (34 11)  (106 27)  (106 27)  routing T_2_1.lc_trk_g3_0 <X> T_2_1.input_2_5
 (36 11)  (108 27)  (108 27)  LC_5 Logic Functioning bit
 (37 11)  (109 27)  (109 27)  LC_5 Logic Functioning bit
 (38 11)  (110 27)  (110 27)  LC_5 Logic Functioning bit
 (41 11)  (113 27)  (113 27)  LC_5 Logic Functioning bit
 (42 11)  (114 27)  (114 27)  LC_5 Logic Functioning bit
 (43 11)  (115 27)  (115 27)  LC_5 Logic Functioning bit
 (11 12)  (83 28)  (83 28)  routing T_2_1.sp4_h_r_6 <X> T_2_1.sp4_v_b_11
 (21 12)  (93 28)  (93 28)  routing T_2_1.wire_logic_cluster/lc_3/out <X> T_2_1.lc_trk_g3_3
 (22 12)  (94 28)  (94 28)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (32 12)  (104 28)  (104 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 28)  (105 28)  routing T_2_1.lc_trk_g2_1 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 28)  (110 28)  LC_6 Logic Functioning bit
 (39 12)  (111 28)  (111 28)  LC_6 Logic Functioning bit
 (50 12)  (122 28)  (122 28)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (89 29)  (89 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (38 13)  (110 29)  (110 29)  LC_6 Logic Functioning bit
 (39 13)  (111 29)  (111 29)  LC_6 Logic Functioning bit
 (52 13)  (124 29)  (124 29)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (89 30)  (89 30)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 30)  (90 30)  routing T_2_1.wire_logic_cluster/lc_5/out <X> T_2_1.lc_trk_g3_5
 (26 14)  (98 30)  (98 30)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (31 14)  (103 30)  (103 30)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 30)  (104 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 30)  (105 30)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 30)  (106 30)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.wire_logic_cluster/lc_7/in_3
 (41 14)  (113 30)  (113 30)  LC_7 Logic Functioning bit
 (43 14)  (115 30)  (115 30)  LC_7 Logic Functioning bit
 (53 14)  (125 30)  (125 30)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (98 31)  (98 31)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 31)  (99 31)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 31)  (101 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (40 15)  (112 31)  (112 31)  LC_7 Logic Functioning bit
 (42 15)  (114 31)  (114 31)  LC_7 Logic Functioning bit


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control

 (6 6)  (132 22)  (132 22)  routing T_3_1.sp4_h_l_47 <X> T_3_1.sp4_v_t_38
 (8 7)  (134 23)  (134 23)  routing T_3_1.sp4_h_r_10 <X> T_3_1.sp4_v_t_41
 (9 7)  (135 23)  (135 23)  routing T_3_1.sp4_h_r_10 <X> T_3_1.sp4_v_t_41
 (10 7)  (136 23)  (136 23)  routing T_3_1.sp4_h_r_10 <X> T_3_1.sp4_v_t_41
 (9 14)  (135 30)  (135 30)  routing T_3_1.sp4_h_r_7 <X> T_3_1.sp4_h_l_47
 (10 14)  (136 30)  (136 30)  routing T_3_1.sp4_h_r_7 <X> T_3_1.sp4_h_l_47
 (13 14)  (139 30)  (139 30)  routing T_3_1.sp4_h_r_11 <X> T_3_1.sp4_v_t_46
 (12 15)  (138 31)  (138 31)  routing T_3_1.sp4_h_r_11 <X> T_3_1.sp4_v_t_46


LogicTile_4_1

 (22 0)  (190 16)  (190 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (197 16)  (197 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (212 16)  (212 16)  LC_0 Logic Functioning bit
 (21 1)  (189 17)  (189 17)  routing T_4_1.sp4_r_v_b_32 <X> T_4_1.lc_trk_g0_3
 (30 1)  (198 17)  (198 17)  routing T_4_1.lc_trk_g0_3 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 17)  (200 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 17)  (201 17)  routing T_4_1.lc_trk_g2_0 <X> T_4_1.input_2_0
 (2 2)  (170 18)  (170 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (195 18)  (195 18)  routing T_4_1.lc_trk_g3_1 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 18)  (196 18)  routing T_4_1.lc_trk_g3_1 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 18)  (197 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 18)  (200 18)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 18)  (204 18)  LC_1 Logic Functioning bit
 (37 2)  (205 18)  (205 18)  LC_1 Logic Functioning bit
 (38 2)  (206 18)  (206 18)  LC_1 Logic Functioning bit
 (39 2)  (207 18)  (207 18)  LC_1 Logic Functioning bit
 (44 2)  (212 18)  (212 18)  LC_1 Logic Functioning bit
 (45 2)  (213 18)  (213 18)  LC_1 Logic Functioning bit
 (46 2)  (214 18)  (214 18)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (168 19)  (168 19)  routing T_4_1.glb_netwk_1 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (40 3)  (208 19)  (208 19)  LC_1 Logic Functioning bit
 (41 3)  (209 19)  (209 19)  LC_1 Logic Functioning bit
 (42 3)  (210 19)  (210 19)  LC_1 Logic Functioning bit
 (43 3)  (211 19)  (211 19)  LC_1 Logic Functioning bit
 (51 3)  (219 19)  (219 19)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (180 20)  (180 20)  routing T_4_1.sp4_v_t_40 <X> T_4_1.sp4_h_r_5
 (21 4)  (189 20)  (189 20)  routing T_4_1.wire_logic_cluster/lc_3/out <X> T_4_1.lc_trk_g1_3
 (22 4)  (190 20)  (190 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 20)  (193 20)  routing T_4_1.wire_logic_cluster/lc_2/out <X> T_4_1.lc_trk_g1_2
 (27 4)  (195 20)  (195 20)  routing T_4_1.lc_trk_g1_2 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 20)  (197 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 20)  (200 20)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 20)  (204 20)  LC_2 Logic Functioning bit
 (37 4)  (205 20)  (205 20)  LC_2 Logic Functioning bit
 (38 4)  (206 20)  (206 20)  LC_2 Logic Functioning bit
 (39 4)  (207 20)  (207 20)  LC_2 Logic Functioning bit
 (44 4)  (212 20)  (212 20)  LC_2 Logic Functioning bit
 (45 4)  (213 20)  (213 20)  LC_2 Logic Functioning bit
 (22 5)  (190 21)  (190 21)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (198 21)  (198 21)  routing T_4_1.lc_trk_g1_2 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (40 5)  (208 21)  (208 21)  LC_2 Logic Functioning bit
 (41 5)  (209 21)  (209 21)  LC_2 Logic Functioning bit
 (42 5)  (210 21)  (210 21)  LC_2 Logic Functioning bit
 (43 5)  (211 21)  (211 21)  LC_2 Logic Functioning bit
 (47 5)  (215 21)  (215 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (221 21)  (221 21)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (185 22)  (185 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 22)  (186 22)  routing T_4_1.wire_logic_cluster/lc_5/out <X> T_4_1.lc_trk_g1_5
 (25 6)  (193 22)  (193 22)  routing T_4_1.wire_logic_cluster/lc_6/out <X> T_4_1.lc_trk_g1_6
 (27 6)  (195 22)  (195 22)  routing T_4_1.lc_trk_g1_3 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 22)  (197 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 22)  (200 22)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 22)  (204 22)  LC_3 Logic Functioning bit
 (37 6)  (205 22)  (205 22)  LC_3 Logic Functioning bit
 (38 6)  (206 22)  (206 22)  LC_3 Logic Functioning bit
 (39 6)  (207 22)  (207 22)  LC_3 Logic Functioning bit
 (44 6)  (212 22)  (212 22)  LC_3 Logic Functioning bit
 (45 6)  (213 22)  (213 22)  LC_3 Logic Functioning bit
 (46 6)  (214 22)  (214 22)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (221 22)  (221 22)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (190 23)  (190 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (198 23)  (198 23)  routing T_4_1.lc_trk_g1_3 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (40 7)  (208 23)  (208 23)  LC_3 Logic Functioning bit
 (41 7)  (209 23)  (209 23)  LC_3 Logic Functioning bit
 (42 7)  (210 23)  (210 23)  LC_3 Logic Functioning bit
 (43 7)  (211 23)  (211 23)  LC_3 Logic Functioning bit
 (47 7)  (215 23)  (215 23)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (221 23)  (221 23)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (172 24)  (172 24)  routing T_4_1.sp4_h_l_37 <X> T_4_1.sp4_v_b_6
 (6 8)  (174 24)  (174 24)  routing T_4_1.sp4_h_l_37 <X> T_4_1.sp4_v_b_6
 (27 8)  (195 24)  (195 24)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 24)  (196 24)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 24)  (197 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 24)  (198 24)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 24)  (200 24)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (204 24)  (204 24)  LC_4 Logic Functioning bit
 (37 8)  (205 24)  (205 24)  LC_4 Logic Functioning bit
 (38 8)  (206 24)  (206 24)  LC_4 Logic Functioning bit
 (39 8)  (207 24)  (207 24)  LC_4 Logic Functioning bit
 (44 8)  (212 24)  (212 24)  LC_4 Logic Functioning bit
 (45 8)  (213 24)  (213 24)  LC_4 Logic Functioning bit
 (48 8)  (216 24)  (216 24)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (221 24)  (221 24)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (173 25)  (173 25)  routing T_4_1.sp4_h_l_37 <X> T_4_1.sp4_v_b_6
 (14 9)  (182 25)  (182 25)  routing T_4_1.sp12_v_b_16 <X> T_4_1.lc_trk_g2_0
 (16 9)  (184 25)  (184 25)  routing T_4_1.sp12_v_b_16 <X> T_4_1.lc_trk_g2_0
 (17 9)  (185 25)  (185 25)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (40 9)  (208 25)  (208 25)  LC_4 Logic Functioning bit
 (41 9)  (209 25)  (209 25)  LC_4 Logic Functioning bit
 (42 9)  (210 25)  (210 25)  LC_4 Logic Functioning bit
 (43 9)  (211 25)  (211 25)  LC_4 Logic Functioning bit
 (27 10)  (195 26)  (195 26)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 26)  (197 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 26)  (198 26)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 26)  (200 26)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (204 26)  (204 26)  LC_5 Logic Functioning bit
 (37 10)  (205 26)  (205 26)  LC_5 Logic Functioning bit
 (38 10)  (206 26)  (206 26)  LC_5 Logic Functioning bit
 (39 10)  (207 26)  (207 26)  LC_5 Logic Functioning bit
 (44 10)  (212 26)  (212 26)  LC_5 Logic Functioning bit
 (45 10)  (213 26)  (213 26)  LC_5 Logic Functioning bit
 (46 10)  (214 26)  (214 26)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (208 27)  (208 27)  LC_5 Logic Functioning bit
 (41 11)  (209 27)  (209 27)  LC_5 Logic Functioning bit
 (42 11)  (210 27)  (210 27)  LC_5 Logic Functioning bit
 (43 11)  (211 27)  (211 27)  LC_5 Logic Functioning bit
 (51 11)  (219 27)  (219 27)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (221 27)  (221 27)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (185 28)  (185 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 28)  (186 28)  routing T_4_1.wire_logic_cluster/lc_1/out <X> T_4_1.lc_trk_g3_1
 (27 12)  (195 28)  (195 28)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 28)  (197 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 28)  (198 28)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 28)  (200 28)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (204 28)  (204 28)  LC_6 Logic Functioning bit
 (37 12)  (205 28)  (205 28)  LC_6 Logic Functioning bit
 (38 12)  (206 28)  (206 28)  LC_6 Logic Functioning bit
 (39 12)  (207 28)  (207 28)  LC_6 Logic Functioning bit
 (44 12)  (212 28)  (212 28)  LC_6 Logic Functioning bit
 (45 12)  (213 28)  (213 28)  LC_6 Logic Functioning bit
 (46 12)  (214 28)  (214 28)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (30 13)  (198 29)  (198 29)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (40 13)  (208 29)  (208 29)  LC_6 Logic Functioning bit
 (41 13)  (209 29)  (209 29)  LC_6 Logic Functioning bit
 (42 13)  (210 29)  (210 29)  LC_6 Logic Functioning bit
 (43 13)  (211 29)  (211 29)  LC_6 Logic Functioning bit
 (47 13)  (215 29)  (215 29)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (219 29)  (219 29)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (221 29)  (221 29)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (168 30)  (168 30)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 30)  (169 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (182 30)  (182 30)  routing T_4_1.wire_logic_cluster/lc_4/out <X> T_4_1.lc_trk_g3_4
 (17 14)  (185 30)  (185 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (189 30)  (189 30)  routing T_4_1.wire_logic_cluster/lc_7/out <X> T_4_1.lc_trk_g3_7
 (22 14)  (190 30)  (190 30)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (195 30)  (195 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 30)  (196 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 30)  (197 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 30)  (198 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 30)  (200 30)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (204 30)  (204 30)  LC_7 Logic Functioning bit
 (37 14)  (205 30)  (205 30)  LC_7 Logic Functioning bit
 (38 14)  (206 30)  (206 30)  LC_7 Logic Functioning bit
 (39 14)  (207 30)  (207 30)  LC_7 Logic Functioning bit
 (44 14)  (212 30)  (212 30)  LC_7 Logic Functioning bit
 (45 14)  (213 30)  (213 30)  LC_7 Logic Functioning bit
 (46 14)  (214 30)  (214 30)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (168 31)  (168 31)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 31)  (169 31)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_7/s_r
 (17 15)  (185 31)  (185 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (198 31)  (198 31)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (40 15)  (208 31)  (208 31)  LC_7 Logic Functioning bit
 (41 15)  (209 31)  (209 31)  LC_7 Logic Functioning bit
 (42 15)  (210 31)  (210 31)  LC_7 Logic Functioning bit
 (43 15)  (211 31)  (211 31)  LC_7 Logic Functioning bit
 (51 15)  (219 31)  (219 31)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_1

 (27 0)  (249 16)  (249 16)  routing T_5_1.lc_trk_g1_0 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 16)  (251 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (257 16)  (257 16)  routing T_5_1.lc_trk_g2_6 <X> T_5_1.input_2_0
 (44 0)  (266 16)  (266 16)  LC_0 Logic Functioning bit
 (32 1)  (254 17)  (254 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (255 17)  (255 17)  routing T_5_1.lc_trk_g2_6 <X> T_5_1.input_2_0
 (35 1)  (257 17)  (257 17)  routing T_5_1.lc_trk_g2_6 <X> T_5_1.input_2_0
 (2 2)  (224 18)  (224 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (248 18)  (248 18)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 18)  (249 18)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 18)  (250 18)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 18)  (251 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 18)  (254 18)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (263 18)  (263 18)  LC_1 Logic Functioning bit
 (43 2)  (265 18)  (265 18)  LC_1 Logic Functioning bit
 (44 2)  (266 18)  (266 18)  LC_1 Logic Functioning bit
 (45 2)  (267 18)  (267 18)  LC_1 Logic Functioning bit
 (47 2)  (269 18)  (269 18)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (222 19)  (222 19)  routing T_5_1.glb_netwk_1 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (28 3)  (250 19)  (250 19)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 19)  (251 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (258 19)  (258 19)  LC_1 Logic Functioning bit
 (37 3)  (259 19)  (259 19)  LC_1 Logic Functioning bit
 (38 3)  (260 19)  (260 19)  LC_1 Logic Functioning bit
 (39 3)  (261 19)  (261 19)  LC_1 Logic Functioning bit
 (41 3)  (263 19)  (263 19)  LC_1 Logic Functioning bit
 (43 3)  (265 19)  (265 19)  LC_1 Logic Functioning bit
 (47 3)  (269 19)  (269 19)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (273 19)  (273 19)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (236 20)  (236 20)  routing T_5_1.sp4_h_l_5 <X> T_5_1.lc_trk_g1_0
 (21 4)  (243 20)  (243 20)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g1_3
 (22 4)  (244 20)  (244 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (247 20)  (247 20)  routing T_5_1.wire_logic_cluster/lc_2/out <X> T_5_1.lc_trk_g1_2
 (26 4)  (248 20)  (248 20)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 20)  (249 20)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 20)  (251 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 20)  (254 20)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (263 20)  (263 20)  LC_2 Logic Functioning bit
 (43 4)  (265 20)  (265 20)  LC_2 Logic Functioning bit
 (44 4)  (266 20)  (266 20)  LC_2 Logic Functioning bit
 (45 4)  (267 20)  (267 20)  LC_2 Logic Functioning bit
 (14 5)  (236 21)  (236 21)  routing T_5_1.sp4_h_l_5 <X> T_5_1.lc_trk_g1_0
 (15 5)  (237 21)  (237 21)  routing T_5_1.sp4_h_l_5 <X> T_5_1.lc_trk_g1_0
 (16 5)  (238 21)  (238 21)  routing T_5_1.sp4_h_l_5 <X> T_5_1.lc_trk_g1_0
 (17 5)  (239 21)  (239 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (244 21)  (244 21)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (249 21)  (249 21)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 21)  (250 21)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 21)  (251 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 21)  (252 21)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 21)  (258 21)  LC_2 Logic Functioning bit
 (37 5)  (259 21)  (259 21)  LC_2 Logic Functioning bit
 (38 5)  (260 21)  (260 21)  LC_2 Logic Functioning bit
 (39 5)  (261 21)  (261 21)  LC_2 Logic Functioning bit
 (41 5)  (263 21)  (263 21)  LC_2 Logic Functioning bit
 (43 5)  (265 21)  (265 21)  LC_2 Logic Functioning bit
 (47 5)  (269 21)  (269 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (273 21)  (273 21)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (238 22)  (238 22)  routing T_5_1.sp4_v_b_13 <X> T_5_1.lc_trk_g1_5
 (17 6)  (239 22)  (239 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (240 22)  (240 22)  routing T_5_1.sp4_v_b_13 <X> T_5_1.lc_trk_g1_5
 (25 6)  (247 22)  (247 22)  routing T_5_1.wire_logic_cluster/lc_6/out <X> T_5_1.lc_trk_g1_6
 (26 6)  (248 22)  (248 22)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 22)  (249 22)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 22)  (251 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 22)  (254 22)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (263 22)  (263 22)  LC_3 Logic Functioning bit
 (43 6)  (265 22)  (265 22)  LC_3 Logic Functioning bit
 (44 6)  (266 22)  (266 22)  LC_3 Logic Functioning bit
 (45 6)  (267 22)  (267 22)  LC_3 Logic Functioning bit
 (10 7)  (232 23)  (232 23)  routing T_5_1.sp4_h_l_46 <X> T_5_1.sp4_v_t_41
 (18 7)  (240 23)  (240 23)  routing T_5_1.sp4_v_b_13 <X> T_5_1.lc_trk_g1_5
 (22 7)  (244 23)  (244 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (250 23)  (250 23)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 23)  (251 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 23)  (252 23)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (36 7)  (258 23)  (258 23)  LC_3 Logic Functioning bit
 (37 7)  (259 23)  (259 23)  LC_3 Logic Functioning bit
 (38 7)  (260 23)  (260 23)  LC_3 Logic Functioning bit
 (39 7)  (261 23)  (261 23)  LC_3 Logic Functioning bit
 (41 7)  (263 23)  (263 23)  LC_3 Logic Functioning bit
 (43 7)  (265 23)  (265 23)  LC_3 Logic Functioning bit
 (47 7)  (269 23)  (269 23)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (275 23)  (275 23)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (247 24)  (247 24)  routing T_5_1.sp4_h_r_42 <X> T_5_1.lc_trk_g2_2
 (26 8)  (248 24)  (248 24)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 24)  (249 24)  routing T_5_1.lc_trk_g3_4 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 24)  (250 24)  routing T_5_1.lc_trk_g3_4 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 24)  (251 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 24)  (252 24)  routing T_5_1.lc_trk_g3_4 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 24)  (254 24)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (263 24)  (263 24)  LC_4 Logic Functioning bit
 (43 8)  (265 24)  (265 24)  LC_4 Logic Functioning bit
 (44 8)  (266 24)  (266 24)  LC_4 Logic Functioning bit
 (45 8)  (267 24)  (267 24)  LC_4 Logic Functioning bit
 (22 9)  (244 25)  (244 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (245 25)  (245 25)  routing T_5_1.sp4_h_r_42 <X> T_5_1.lc_trk_g2_2
 (24 9)  (246 25)  (246 25)  routing T_5_1.sp4_h_r_42 <X> T_5_1.lc_trk_g2_2
 (25 9)  (247 25)  (247 25)  routing T_5_1.sp4_h_r_42 <X> T_5_1.lc_trk_g2_2
 (27 9)  (249 25)  (249 25)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 25)  (250 25)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 25)  (251 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (258 25)  (258 25)  LC_4 Logic Functioning bit
 (37 9)  (259 25)  (259 25)  LC_4 Logic Functioning bit
 (38 9)  (260 25)  (260 25)  LC_4 Logic Functioning bit
 (39 9)  (261 25)  (261 25)  LC_4 Logic Functioning bit
 (41 9)  (263 25)  (263 25)  LC_4 Logic Functioning bit
 (43 9)  (265 25)  (265 25)  LC_4 Logic Functioning bit
 (47 9)  (269 25)  (269 25)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (273 25)  (273 25)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (238 26)  (238 26)  routing T_5_1.sp12_v_b_21 <X> T_5_1.lc_trk_g2_5
 (17 10)  (239 26)  (239 26)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (247 26)  (247 26)  routing T_5_1.sp4_v_b_38 <X> T_5_1.lc_trk_g2_6
 (26 10)  (248 26)  (248 26)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_5/in_0
 (28 10)  (250 26)  (250 26)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 26)  (251 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 26)  (254 26)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (263 26)  (263 26)  LC_5 Logic Functioning bit
 (43 10)  (265 26)  (265 26)  LC_5 Logic Functioning bit
 (44 10)  (266 26)  (266 26)  LC_5 Logic Functioning bit
 (45 10)  (267 26)  (267 26)  LC_5 Logic Functioning bit
 (18 11)  (240 27)  (240 27)  routing T_5_1.sp12_v_b_21 <X> T_5_1.lc_trk_g2_5
 (22 11)  (244 27)  (244 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (245 27)  (245 27)  routing T_5_1.sp4_v_b_38 <X> T_5_1.lc_trk_g2_6
 (25 11)  (247 27)  (247 27)  routing T_5_1.sp4_v_b_38 <X> T_5_1.lc_trk_g2_6
 (28 11)  (250 27)  (250 27)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 27)  (251 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 27)  (252 27)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (36 11)  (258 27)  (258 27)  LC_5 Logic Functioning bit
 (37 11)  (259 27)  (259 27)  LC_5 Logic Functioning bit
 (38 11)  (260 27)  (260 27)  LC_5 Logic Functioning bit
 (39 11)  (261 27)  (261 27)  LC_5 Logic Functioning bit
 (41 11)  (263 27)  (263 27)  LC_5 Logic Functioning bit
 (43 11)  (265 27)  (265 27)  LC_5 Logic Functioning bit
 (47 11)  (269 27)  (269 27)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (275 27)  (275 27)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (239 28)  (239 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 28)  (240 28)  routing T_5_1.wire_logic_cluster/lc_1/out <X> T_5_1.lc_trk_g3_1
 (26 12)  (248 28)  (248 28)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 28)  (249 28)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 28)  (251 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 28)  (252 28)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 28)  (254 28)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (263 28)  (263 28)  LC_6 Logic Functioning bit
 (43 12)  (265 28)  (265 28)  LC_6 Logic Functioning bit
 (44 12)  (266 28)  (266 28)  LC_6 Logic Functioning bit
 (45 12)  (267 28)  (267 28)  LC_6 Logic Functioning bit
 (53 12)  (275 28)  (275 28)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (27 13)  (249 29)  (249 29)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 29)  (250 29)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 29)  (251 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 29)  (252 29)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (36 13)  (258 29)  (258 29)  LC_6 Logic Functioning bit
 (37 13)  (259 29)  (259 29)  LC_6 Logic Functioning bit
 (38 13)  (260 29)  (260 29)  LC_6 Logic Functioning bit
 (39 13)  (261 29)  (261 29)  LC_6 Logic Functioning bit
 (41 13)  (263 29)  (263 29)  LC_6 Logic Functioning bit
 (43 13)  (265 29)  (265 29)  LC_6 Logic Functioning bit
 (47 13)  (269 29)  (269 29)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (223 30)  (223 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 30)  (236 30)  routing T_5_1.wire_logic_cluster/lc_4/out <X> T_5_1.lc_trk_g3_4
 (16 14)  (238 30)  (238 30)  routing T_5_1.sp12_v_b_21 <X> T_5_1.lc_trk_g3_5
 (17 14)  (239 30)  (239 30)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (243 30)  (243 30)  routing T_5_1.wire_logic_cluster/lc_7/out <X> T_5_1.lc_trk_g3_7
 (22 14)  (244 30)  (244 30)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (248 30)  (248 30)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 30)  (249 30)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 30)  (250 30)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 30)  (251 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 30)  (252 30)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 30)  (254 30)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (263 30)  (263 30)  LC_7 Logic Functioning bit
 (43 14)  (265 30)  (265 30)  LC_7 Logic Functioning bit
 (44 14)  (266 30)  (266 30)  LC_7 Logic Functioning bit
 (45 14)  (267 30)  (267 30)  LC_7 Logic Functioning bit
 (0 15)  (222 31)  (222 31)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 31)  (223 31)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 31)  (239 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (240 31)  (240 31)  routing T_5_1.sp12_v_b_21 <X> T_5_1.lc_trk_g3_5
 (28 15)  (250 31)  (250 31)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 31)  (251 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 31)  (252 31)  routing T_5_1.lc_trk_g3_7 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (36 15)  (258 31)  (258 31)  LC_7 Logic Functioning bit
 (37 15)  (259 31)  (259 31)  LC_7 Logic Functioning bit
 (38 15)  (260 31)  (260 31)  LC_7 Logic Functioning bit
 (39 15)  (261 31)  (261 31)  LC_7 Logic Functioning bit
 (41 15)  (263 31)  (263 31)  LC_7 Logic Functioning bit
 (43 15)  (265 31)  (265 31)  LC_7 Logic Functioning bit
 (47 15)  (269 31)  (269 31)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (273 31)  (273 31)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (275 31)  (275 31)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_1

 (11 0)  (287 16)  (287 16)  routing T_6_1.sp4_h_l_45 <X> T_6_1.sp4_v_b_2
 (13 0)  (289 16)  (289 16)  routing T_6_1.sp4_h_l_45 <X> T_6_1.sp4_v_b_2
 (12 1)  (288 17)  (288 17)  routing T_6_1.sp4_h_l_45 <X> T_6_1.sp4_v_b_2
 (22 1)  (298 17)  (298 17)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (300 17)  (300 17)  routing T_6_1.top_op_2 <X> T_6_1.lc_trk_g0_2
 (25 1)  (301 17)  (301 17)  routing T_6_1.top_op_2 <X> T_6_1.lc_trk_g0_2
 (22 4)  (298 20)  (298 20)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (300 20)  (300 20)  routing T_6_1.top_op_3 <X> T_6_1.lc_trk_g1_3
 (26 4)  (302 20)  (302 20)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 20)  (303 20)  routing T_6_1.lc_trk_g1_6 <X> T_6_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 20)  (305 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 20)  (306 20)  routing T_6_1.lc_trk_g1_6 <X> T_6_1.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 20)  (307 20)  routing T_6_1.lc_trk_g1_4 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 20)  (308 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 20)  (310 20)  routing T_6_1.lc_trk_g1_4 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 20)  (311 20)  routing T_6_1.lc_trk_g1_7 <X> T_6_1.input_2_2
 (40 4)  (316 20)  (316 20)  LC_2 Logic Functioning bit
 (21 5)  (297 21)  (297 21)  routing T_6_1.top_op_3 <X> T_6_1.lc_trk_g1_3
 (27 5)  (303 21)  (303 21)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 21)  (305 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 21)  (306 21)  routing T_6_1.lc_trk_g1_6 <X> T_6_1.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 21)  (308 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (310 21)  (310 21)  routing T_6_1.lc_trk_g1_7 <X> T_6_1.input_2_2
 (35 5)  (311 21)  (311 21)  routing T_6_1.lc_trk_g1_7 <X> T_6_1.input_2_2
 (15 6)  (291 22)  (291 22)  routing T_6_1.top_op_5 <X> T_6_1.lc_trk_g1_5
 (17 6)  (293 22)  (293 22)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (298 22)  (298 22)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (300 22)  (300 22)  routing T_6_1.top_op_7 <X> T_6_1.lc_trk_g1_7
 (26 6)  (302 22)  (302 22)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 22)  (303 22)  routing T_6_1.lc_trk_g1_3 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 22)  (305 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 22)  (308 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (318 22)  (318 22)  LC_3 Logic Functioning bit
 (47 6)  (323 22)  (323 22)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (326 22)  (326 22)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (290 23)  (290 23)  routing T_6_1.top_op_4 <X> T_6_1.lc_trk_g1_4
 (15 7)  (291 23)  (291 23)  routing T_6_1.top_op_4 <X> T_6_1.lc_trk_g1_4
 (17 7)  (293 23)  (293 23)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (294 23)  (294 23)  routing T_6_1.top_op_5 <X> T_6_1.lc_trk_g1_5
 (21 7)  (297 23)  (297 23)  routing T_6_1.top_op_7 <X> T_6_1.lc_trk_g1_7
 (22 7)  (298 23)  (298 23)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (300 23)  (300 23)  routing T_6_1.top_op_6 <X> T_6_1.lc_trk_g1_6
 (25 7)  (301 23)  (301 23)  routing T_6_1.top_op_6 <X> T_6_1.lc_trk_g1_6
 (27 7)  (303 23)  (303 23)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 23)  (304 23)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 23)  (305 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 23)  (306 23)  routing T_6_1.lc_trk_g1_3 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 23)  (307 23)  routing T_6_1.lc_trk_g0_2 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (14 15)  (290 31)  (290 31)  routing T_6_1.sp12_v_b_20 <X> T_6_1.lc_trk_g3_4
 (16 15)  (292 31)  (292 31)  routing T_6_1.sp12_v_b_20 <X> T_6_1.lc_trk_g3_4
 (17 15)  (293 31)  (293 31)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (16 0)  (76 15)  (76 15)  IOB_0 IO Functioning bit
 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (4 2)  (88 12)  (88 12)  routing T_2_0.span4_vert_34 <X> T_2_0.lc_trk_g0_2
 (5 3)  (89 13)  (89 13)  routing T_2_0.span4_vert_34 <X> T_2_0.lc_trk_g0_2
 (6 3)  (90 13)  (90 13)  routing T_2_0.span4_vert_34 <X> T_2_0.lc_trk_g0_2
 (7 3)  (91 13)  (91 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (77 13)  (77 13)  IOB_0 IO Functioning bit
 (5 4)  (89 11)  (89 11)  routing T_2_0.span4_vert_37 <X> T_2_0.lc_trk_g0_5
 (6 4)  (90 11)  (90 11)  routing T_2_0.span4_vert_37 <X> T_2_0.lc_trk_g0_5
 (7 4)  (91 11)  (91 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (92 11)  (92 11)  routing T_2_0.span4_vert_37 <X> T_2_0.lc_trk_g0_5
 (16 4)  (76 11)  (76 11)  IOB_0 IO Functioning bit
 (12 5)  (106 10)  (106 10)  routing T_2_0.lc_trk_g0_2 <X> T_2_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 10)  (107 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (107 4)  (107 4)  routing T_2_0.lc_trk_g0_5 <X> T_2_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 4)  (76 4)  IOB_1 IO Functioning bit
 (13 11)  (107 5)  (107 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 2)  (77 2)  IOB_1 IO Functioning bit
 (16 14)  (76 0)  (76 0)  IOB_1 IO Functioning bit


IO_Tile_3_0

 (16 0)  (130 15)  (130 15)  IOB_0 IO Functioning bit
 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (161 13)  (161 13)  routing T_3_0.span4_vert_31 <X> T_3_0.span4_horz_r_1
 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (12 4)  (160 11)  (160 11)  routing T_3_0.lc_trk_g1_7 <X> T_3_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (161 11)  (161 11)  routing T_3_0.lc_trk_g1_7 <X> T_3_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 11)  (130 11)  IOB_0 IO Functioning bit
 (12 5)  (160 10)  (160 10)  routing T_3_0.lc_trk_g1_7 <X> T_3_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 10)  (161 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (13 7)  (161 9)  (161 9)  routing T_3_0.span4_vert_13 <X> T_3_0.span4_horz_r_2
 (14 7)  (162 9)  (162 9)  routing T_3_0.span4_vert_13 <X> T_3_0.span4_horz_r_2
 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0

 (12 10)  (160 4)  (160 4)  routing T_3_0.lc_trk_g1_4 <X> T_3_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 4)  (161 4)  routing T_3_0.lc_trk_g1_4 <X> T_3_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 4)  (130 4)  IOB_1 IO Functioning bit
 (13 11)  (161 5)  (161 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 3)  (142 3)  routing T_3_0.logic_op_tnl_4 <X> T_3_0.lc_trk_g1_4
 (7 13)  (145 2)  (145 2)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnl_4 lc_trk_g1_4
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit
 (7 14)  (145 0)  (145 0)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_tnl_7 lc_trk_g1_7
 (8 14)  (146 0)  (146 0)  routing T_3_0.logic_op_tnl_7 <X> T_3_0.lc_trk_g1_7
 (16 14)  (130 0)  (130 0)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (16 0)  (172 15)  (172 15)  IOB_0 IO Functioning bit
 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (13 4)  (203 11)  (203 11)  routing T_4_0.lc_trk_g0_6 <X> T_4_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 11)  (172 11)  IOB_0 IO Functioning bit
 (12 5)  (202 10)  (202 10)  routing T_4_0.lc_trk_g0_6 <X> T_4_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 10)  (203 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (4 6)  (184 8)  (184 8)  routing T_4_0.span4_vert_6 <X> T_4_0.lc_trk_g0_6
 (6 7)  (186 9)  (186 9)  routing T_4_0.span4_vert_6 <X> T_4_0.lc_trk_g0_6
 (7 7)  (187 9)  (187 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6
 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (16 0)  (280 15)  (280 15)  IOB_0 IO Functioning bit
 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (281 13)  (281 13)  IOB_0 IO Functioning bit
 (13 4)  (311 11)  (311 11)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 11)  (280 11)  IOB_0 IO Functioning bit
 (12 5)  (310 10)  (310 10)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (311 10)  (311 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 8)  (302 8)  IO control bit: GIODOWN1_REN_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (4 6)  (292 8)  (292 8)  routing T_6_0.span4_horz_r_14 <X> T_6_0.lc_trk_g0_6
 (5 7)  (293 9)  (293 9)  routing T_6_0.span4_horz_r_14 <X> T_6_0.lc_trk_g0_6
 (7 7)  (295 9)  (295 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0

 (4 10)  (292 4)  (292 4)  routing T_6_0.span4_vert_2 <X> T_6_0.lc_trk_g1_2
 (12 10)  (310 4)  (310 4)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 4)  (280 4)  IOB_1 IO Functioning bit
 (6 11)  (294 5)  (294 5)  routing T_6_0.span4_vert_2 <X> T_6_0.lc_trk_g1_2
 (7 11)  (295 5)  (295 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (12 11)  (310 5)  (310 5)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (311 5)  (311 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit
 (16 14)  (280 0)  (280 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (14 3)  (370 13)  (370 13)  routing T_7_0.span4_horz_l_13 <X> T_7_0.span4_horz_r_1
 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (14 7)  (370 9)  (370 9)  routing T_7_0.span4_horz_l_14 <X> T_7_0.span4_horz_r_2
 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0

 (12 10)  (368 4)  (368 4)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (338 4)  (338 4)  IOB_1 IO Functioning bit
 (4 11)  (350 5)  (350 5)  routing T_7_0.span4_horz_r_2 <X> T_7_0.lc_trk_g1_2
 (5 11)  (351 5)  (351 5)  routing T_7_0.span4_horz_r_2 <X> T_7_0.lc_trk_g1_2
 (7 11)  (353 5)  (353 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (368 5)  (368 5)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (369 5)  (369 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (339 2)  (339 2)  IOB_1 IO Functioning bit
 (16 14)  (338 0)  (338 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (4 10)  (458 4)  (458 4)  routing T_9_0.span4_horz_r_10 <X> T_9_0.lc_trk_g1_2
 (12 10)  (476 4)  (476 4)  routing T_9_0.lc_trk_g1_2 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (5 11)  (459 5)  (459 5)  routing T_9_0.span4_horz_r_10 <X> T_9_0.lc_trk_g1_2
 (7 11)  (461 5)  (461 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (476 5)  (476 5)  routing T_9_0.lc_trk_g1_2 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (16 0)  (500 15)  (500 15)  IOB_0 IO Functioning bit
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (5 4)  (513 11)  (513 11)  routing T_10_0.span4_horz_r_13 <X> T_10_0.lc_trk_g0_5
 (7 4)  (515 11)  (515 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (516 11)  (516 11)  routing T_10_0.span4_horz_r_13 <X> T_10_0.lc_trk_g0_5
 (12 4)  (530 11)  (530 11)  routing T_10_0.lc_trk_g1_5 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (531 11)  (531 11)  routing T_10_0.lc_trk_g1_5 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (500 11)  (500 11)  IOB_0 IO Functioning bit
 (13 5)  (531 10)  (531 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0

 (13 10)  (531 4)  (531 4)  routing T_10_0.lc_trk_g0_5 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (500 4)  (500 4)  IOB_1 IO Functioning bit
 (13 11)  (531 5)  (531 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (513 3)  (513 3)  routing T_10_0.span4_horz_r_13 <X> T_10_0.lc_trk_g1_5
 (7 12)  (515 3)  (515 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (516 3)  (516 3)  routing T_10_0.span4_horz_r_13 <X> T_10_0.lc_trk_g1_5
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit
 (16 14)  (500 0)  (500 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


