INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx2018/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_pqcrystals_fips202_ref_sha3_256.cpp
   Compiling (apcc) fips202.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'ds6365' on host 'hansolo.poly.edu' (Linux_x86_64 version 3.10.0-1127.18.2.el7.x86_64) on Tue Mar 30 01:19:57 EDT 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.8 (Maipo)"
INFO: [HLS 200-10] In directory '/home/ds6365/SHA/solution2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_ds6365/602131617081597762190
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) sha.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'ds6365' on host 'hansolo.poly.edu' (Linux_x86_64 version 3.10.0-1127.18.2.el7.x86_64) on Tue Mar 30 01:20:11 EDT 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.8 (Maipo)"
INFO: [HLS 200-10] In directory '/home/ds6365/SHA/solution2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_ds6365/603651617081611648443
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Input:0x0001ff
Encoded:0x5d2c94acf510892956130132f5c48d538fc0efe0fa99561d24cd5990c42d88ce
Expected o/p: 0x5d2c94acf51089290x56130132f5c48d530x8fc0efe0fa99561d0x24cd5990c42d88ce
Input:0x100055
Encoded:0xefa2f3eae919b99495a5e1bc44f0fa79711e040c9910e75bafd76c4bf23844ab
Expected o/p: 0xefa2f3eae919b9940x95a5e1bc44f0fa790x711e040c9910e75b0xafd76c4bf23844ab
Input:0xffffff
Encoded:0xd370b5f4f76fa8d5ad3195a05e37302bd4509de2e3d00cb51fa9028221e3f137
Expected o/p: 0xd370b5f4f76fa8d50xad3195a05e37302b0xd4509de2e3d00cb50x1fa9028221e3f137
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pqcrystals_fips202_ref_sha3_256_top glbl -prj pqcrystals_fips202_ref_sha3_256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s pqcrystals_fips202_ref_sha3_256 -debug wave 
Multi-threading is on. Using 126 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ds6365/SHA/solution2/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_pqcrystals_fips202_ref_sha3_256_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/AESL_automem_h.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_h'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/AESL_automem_in_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_in_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/load64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'load64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/KeccakF1600_StatePer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/store64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'store64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/pqcrystals_fips202_ref_sha3_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/pqcrystals_fips202_ref_sha3_256_mux_2008_8_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_mux_2008_8_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/solution2/sim/vhdl/pqcrystals_fips202_ref_sha3_256_out_assign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_out_assign_ram'
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_out_assign'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_out_assign_ram [\pqcrystals_fips202_ref_sha3_256...]
Compiling architecture arch of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_out_assign [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture behav of entity xil_defaultlib.KeccakF1600_StatePer [keccakf1600_stateper_default]
Compiling architecture rtl of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_mux_2008_8_1_1 [\pqcrystals_fips202_ref_sha3_256...]
Compiling architecture behav of entity xil_defaultlib.load64 [load64_default]
Compiling architecture behav of entity xil_defaultlib.store64 [store64_default]
Compiling architecture behav of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256 [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_h [aesl_automem_h_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_in_r [aesl_automem_in_r_default]
Compiling architecture behav of entity xil_defaultlib.apatb_pqcrystals_fips202_ref_sha...
Built simulation snapshot pqcrystals_fips202_ref_sha3_256

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ds6365/SHA/solution2/sim/vhdl/xsim.dir/pqcrystals_fips202_ref_sha3_256/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 01:20:36 2021...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pqcrystals_fips202_ref_sha3_256/xsim_script.tcl
# xsim {pqcrystals_fips202_ref_sha3_256} -autoloadwcfg -tclbatch {pqcrystals_fips202_ref_sha3_256.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source pqcrystals_fips202_ref_sha3_256.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set h_group [add_wave_group h(memory) -into $coutputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_d1 -into $h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_we1 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_ce1 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_address1 -into $h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_d0 -into $h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_we0 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_ce0 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_address0 -into $h_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set inlen_group [add_wave_group inlen(wire) -into $cinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/inlen -into $inlen_group -radix hex
## set in_group [add_wave_group in(memory) -into $cinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/in_r_q1 -into $in_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/in_r_ce1 -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/in_r_address1 -into $in_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/in_r_q0 -into $in_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/in_r_ce0 -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/in_r_address0 -into $in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_start -into $blocksiggroup
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_done -into $blocksiggroup
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_idle -into $blocksiggroup
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/LENGTH_h -into $tb_portdepth_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_h_group [add_wave_group h(memory) -into $tbcoutputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_d1 -into $tb_h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_we1 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_ce1 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_address1 -into $tb_h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_d0 -into $tb_h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_we0 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_ce0 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_address0 -into $tb_h_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_inlen_group [add_wave_group inlen(wire) -into $tbcinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/inlen -into $tb_inlen_group -radix hex
## set tb_in_group [add_wave_group in(memory) -into $tbcinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/in_r_q1 -into $tb_in_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/in_r_ce1 -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/in_r_address1 -into $tb_in_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/in_r_q0 -into $tb_in_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/in_r_ce0 -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/in_r_address0 -into $tb_in_group -radix hex
## save_wave_config pqcrystals_fips202_ref_sha3_256.wcfg
## run all
Note: simulation done!
Time: 2985 ns  Iteration: 1  Process: /apatb_pqcrystals_fips202_ref_sha3_256_top/generate_sim_done_proc  File: /home/ds6365/SHA/solution2/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2985 ns  Iteration: 1  Process: /apatb_pqcrystals_fips202_ref_sha3_256_top/generate_sim_done_proc  File: /home/ds6365/SHA/solution2/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd
$finish called at time : 2985 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 30 01:21:00 2021...
Input:0x0001ff
Encoded:0x5d2c94acf510892956130132f5c48d538fc0efe0fa99561d24cd5990c42d88ce
Expected o/p: 0x5d2c94acf51089290x56130132f5c48d530x8fc0efe0fa99561d0x24cd5990c42d88ce
Input:0x100055
Encoded:0xefa2f3eae919b99495a5e1bc44f0fa79711e040c9910e75bafd76c4bf23844ab
Expected o/p: 0xefa2f3eae919b9940x95a5e1bc44f0fa790x711e040c9910e75b0xafd76c4bf23844ab
Input:0xffffff
Encoded:0xd370b5f4f76fa8d5ad3195a05e37302bd4509de2e3d00cb51fa9028221e3f137
Expected o/p: 0xd370b5f4f76fa8d50xad3195a05e37302b0xd4509de2e3d00cb50x1fa9028221e3f137
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
