m255
K3
13
cModel Technology
Z0 dC:\Users\alisy\Documents\GIT_HUB\Verilog_unpublished\p43_latch_gates\M1
vlatch2
IhQ7I8BGH43SfGHP:@1>a:3
VakY<L`9e9B_K1SaR3kJb20
w1701381218
8latch2.v
Flatch2.v
L0 5
Z1 OV;L;6.3g_p1;37
r1
!s85 0
31
Z2 o+acc -O0
vtb
I1R>RW>>2fhjR``Ndl?Be^1
VV@Xn<HnSRM[I5c1?BH]3a3
w1701381197
8latch2_tb.v
Flatch2_tb.v
L0 1
R1
r1
31
R2
!s85 0
