{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/after(statement:)","interfaceLanguage":"swift"},"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/after(statement:)"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"role":"symbol","modules":[{"name":"VHDLMachines"}],"roleHeading":"Case","externalID":"s:12VHDLMachines19TransitionConditionO5afteryAcA14AfterStatementV_tcACmF","title":"TransitionCondition.after(statement:)","symbolKind":"case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"after"},{"kind":"text","text":"("},{"kind":"externalParam","text":"statement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines14AfterStatementV","text":"AfterStatement"},{"kind":"text","text":")"}]},"sections":[],"abstract":[{"text":"An ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","type":"reference"},{"text":". This condition evaluates to ","type":"text"},{"code":"true","type":"codeVoice"},{"text":" after the specified time has elapsed.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"after","kind":"identifier"},{"text":"(","kind":"text"},{"text":"statement","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","preciseIdentifier":"s:12VHDLMachines14AfterStatementV","text":"AfterStatement","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"]}]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/after(statement:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/after(statement:)","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"after"},{"kind":"text","text":"("},{"kind":"externalParam","text":"statement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"AfterStatement","preciseIdentifier":"s:12VHDLMachines14AfterStatementV"},{"kind":"text","text":")"}],"type":"topic","role":"symbol","title":"TransitionCondition.after(statement:)","abstract":[{"text":"An ","type":"text"},{"type":"reference","isActive":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement"},{"type":"text","text":". This condition evaluates to "},{"type":"codeVoice","code":"true"},{"type":"text","text":" after the specified time has elapsed."}],"kind":"symbol","url":"\/documentation\/vhdlmachines\/transitioncondition\/after(statement:)"}}}