<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="KGPminiRISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="KGPminiRISC_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGPminiRISC_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shifter_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_32_bit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_unit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_look_ahead_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cla_16_bit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cla_4_bit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_unit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jump_control_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="miniISC_wrapper_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="miniISC_wrapper_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="miniISC_wrapper_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="miniRISC_wrapper.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="miniRISC_wrapper.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="miniRISC_wrapper.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="miniRISC_wrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="miniRISC_wrapper.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="miniRISC_wrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="miniRISC_wrapper.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="miniRISC_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="miniRISC_wrapper.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="miniRISC_wrapper.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="miniRISC_wrapper.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="miniRISC_wrapper.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="miniRISC_wrapper.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="miniRISC_wrapper.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="miniRISC_wrapper.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="miniRISC_wrapper.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="miniRISC_wrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="miniRISC_wrapper.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="miniRISC_wrapper.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="miniRISC_wrapper.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="miniRISC_wrapper.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="miniRISC_wrapper.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="miniRISC_wrapper.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="miniRISC_wrapper_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="miniRISC_wrapper_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="miniRISC_wrapper_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="miniRISC_wrapper_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="miniRISC_wrapper_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="miniRISC_wrapper_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="miniRISC_wrapper_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="miniRISC_wrapper_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="miniRISC_wrapper_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="miniRISC_wrapper_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="miniRISC_wrapper_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="miniRISC_wrapper_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="miniRISC_wrapper_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="miniRISC_wrapper_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="miniRISC_wrapper_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="miniRISC_wrapper_test_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="miniRISC_wrapper_test_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="miniRISC_wrapper_test_isim_map.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="miniRISC_wrapper_test_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="miniRISC_wrapper_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="miniRISC_wrapper_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="miniRISC_wrapper_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/miniRISC_wrapper_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/miniRISC_wrapper_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/miniRISC_wrapper_map.v"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostMapSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1668069123" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1668069123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668163228" xil_pn:in_ck="-7613938090146934049" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1668163228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="Adder32bit_test.v"/>
      <outfile xil_pn:name="BranchUnit_test.v"/>
      <outfile xil_pn:name="CLA16bit_test.v"/>
      <outfile xil_pn:name="CLA4bit_test.v"/>
      <outfile xil_pn:name="CarryLookAhead_test.v"/>
      <outfile xil_pn:name="ControlUnit_test.v"/>
      <outfile xil_pn:name="Diff.v"/>
      <outfile xil_pn:name="JumpControl_test.v"/>
      <outfile xil_pn:name="KGPminiRISC_test.v"/>
      <outfile xil_pn:name="RegisterFile_test.v"/>
      <outfile xil_pn:name="Shifter_test.v"/>
      <outfile xil_pn:name="Verilog/ALU.v"/>
      <outfile xil_pn:name="Verilog/Adder32Bit.v"/>
      <outfile xil_pn:name="Verilog/BranchUnit.v"/>
      <outfile xil_pn:name="Verilog/CLA16bit.v"/>
      <outfile xil_pn:name="Verilog/CLA4bit.v"/>
      <outfile xil_pn:name="Verilog/CarryLookAhead.v"/>
      <outfile xil_pn:name="Verilog/ControlUnit.v"/>
      <outfile xil_pn:name="Verilog/DFlipFlop.v"/>
      <outfile xil_pn:name="Verilog/Datapath.v"/>
      <outfile xil_pn:name="Verilog/InstructionDecoder.v"/>
      <outfile xil_pn:name="Verilog/JumpControl.v"/>
      <outfile xil_pn:name="Verilog/KGPminiRISC.v"/>
      <outfile xil_pn:name="Verilog/Mux32bit2to1.v"/>
      <outfile xil_pn:name="Verilog/Mux32bit3to1.v"/>
      <outfile xil_pn:name="Verilog/Mux5bit3to1.v"/>
      <outfile xil_pn:name="Verilog/PCIncrement.v"/>
      <outfile xil_pn:name="Verilog/ProgramCounter.v"/>
      <outfile xil_pn:name="Verilog/RegisterFile.v"/>
      <outfile xil_pn:name="Verilog/Shifter.v"/>
      <outfile xil_pn:name="Verilog/SignExtend.v"/>
      <outfile xil_pn:name="clk_divider.v"/>
      <outfile xil_pn:name="diff_encoder.v"/>
      <outfile xil_pn:name="miniRISC_wrapper.v"/>
      <outfile xil_pn:name="miniRISC_wrapper_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1668163060" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6721010095709957292" xil_pn:start_ts="1668163060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668163060" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8973874473224111246" xil_pn:start_ts="1668163060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668163060" xil_pn:in_ck="1071545267240870066" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6939546556452994375" xil_pn:start_ts="1668163060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/BlockRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BlockRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/BlockROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BlockROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1668163228" xil_pn:in_ck="-2312804223927015703" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1668163228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="Adder32bit_test.v"/>
      <outfile xil_pn:name="BranchUnit_test.v"/>
      <outfile xil_pn:name="CLA16bit_test.v"/>
      <outfile xil_pn:name="CLA4bit_test.v"/>
      <outfile xil_pn:name="CarryLookAhead_test.v"/>
      <outfile xil_pn:name="ControlUnit_test.v"/>
      <outfile xil_pn:name="Diff.v"/>
      <outfile xil_pn:name="JumpControl_test.v"/>
      <outfile xil_pn:name="KGPminiRISC_test.v"/>
      <outfile xil_pn:name="RegisterFile_test.v"/>
      <outfile xil_pn:name="Shifter_test.v"/>
      <outfile xil_pn:name="Verilog/ALU.v"/>
      <outfile xil_pn:name="Verilog/Adder32Bit.v"/>
      <outfile xil_pn:name="Verilog/BranchUnit.v"/>
      <outfile xil_pn:name="Verilog/CLA16bit.v"/>
      <outfile xil_pn:name="Verilog/CLA4bit.v"/>
      <outfile xil_pn:name="Verilog/CarryLookAhead.v"/>
      <outfile xil_pn:name="Verilog/ControlUnit.v"/>
      <outfile xil_pn:name="Verilog/DFlipFlop.v"/>
      <outfile xil_pn:name="Verilog/Datapath.v"/>
      <outfile xil_pn:name="Verilog/InstructionDecoder.v"/>
      <outfile xil_pn:name="Verilog/JumpControl.v"/>
      <outfile xil_pn:name="Verilog/KGPminiRISC.v"/>
      <outfile xil_pn:name="Verilog/Mux32bit2to1.v"/>
      <outfile xil_pn:name="Verilog/Mux32bit3to1.v"/>
      <outfile xil_pn:name="Verilog/Mux5bit3to1.v"/>
      <outfile xil_pn:name="Verilog/PCIncrement.v"/>
      <outfile xil_pn:name="Verilog/ProgramCounter.v"/>
      <outfile xil_pn:name="Verilog/RegisterFile.v"/>
      <outfile xil_pn:name="Verilog/Shifter.v"/>
      <outfile xil_pn:name="Verilog/SignExtend.v"/>
      <outfile xil_pn:name="clk_divider.v"/>
      <outfile xil_pn:name="diff_encoder.v"/>
      <outfile xil_pn:name="ipcore_dir/BlockRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/BlockROM.v"/>
      <outfile xil_pn:name="miniRISC_wrapper.v"/>
      <outfile xil_pn:name="miniRISC_wrapper_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1668163229" xil_pn:in_ck="-2312804223927015703" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5384045169133305609" xil_pn:start_ts="1668163228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_beh.prj"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1668163229" xil_pn:in_ck="-4168789343259058493" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3072551152241795750" xil_pn:start_ts="1668163229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1668079055" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1668079055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668079055" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2608566883715847667" xil_pn:start_ts="1668079055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668163137" xil_pn:in_ck="1071545267240870066" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6939546556452994375" xil_pn:start_ts="1668163137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/BlockRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BlockRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/BlockROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BlockROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1668079055" xil_pn:in_ck="3836789219904875280" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1668079055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668079055" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5266053908219795947" xil_pn:start_ts="1668079055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668079055" xil_pn:in_ck="3836789219904875280" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1668079055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1668079055" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8991757604367613763" xil_pn:start_ts="1668079055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1668163292" xil_pn:in_ck="-5763054411404596519" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7139591045294049046" xil_pn:start_ts="1668163265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="miniRISC_wrapper.lso"/>
      <outfile xil_pn:name="miniRISC_wrapper.ngc"/>
      <outfile xil_pn:name="miniRISC_wrapper.ngr"/>
      <outfile xil_pn:name="miniRISC_wrapper.prj"/>
      <outfile xil_pn:name="miniRISC_wrapper.stx"/>
      <outfile xil_pn:name="miniRISC_wrapper.syr"/>
      <outfile xil_pn:name="miniRISC_wrapper.xst"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_beh.prj"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_map.prj"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_stx_beh.prj"/>
      <outfile xil_pn:name="miniRISC_wrapper_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1668079082" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4451601157489505600" xil_pn:start_ts="1668079082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1668163309" xil_pn:in_ck="-3052100744305068392" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7985958432883977430" xil_pn:start_ts="1668163302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="miniRISC_wrapper.bld"/>
      <outfile xil_pn:name="miniRISC_wrapper.ngd"/>
      <outfile xil_pn:name="miniRISC_wrapper_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668163368" xil_pn:in_ck="2145012910192162251" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1668163309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="miniRISC_wrapper.pcf"/>
      <outfile xil_pn:name="miniRISC_wrapper_map.map"/>
      <outfile xil_pn:name="miniRISC_wrapper_map.mrp"/>
      <outfile xil_pn:name="miniRISC_wrapper_map.ncd"/>
      <outfile xil_pn:name="miniRISC_wrapper_map.ngm"/>
      <outfile xil_pn:name="miniRISC_wrapper_map.xrpt"/>
      <outfile xil_pn:name="miniRISC_wrapper_summary.xml"/>
      <outfile xil_pn:name="miniRISC_wrapper_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668163635" xil_pn:in_ck="-7139504930409863068" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1668163368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="miniRISC_wrapper.ncd"/>
      <outfile xil_pn:name="miniRISC_wrapper.pad"/>
      <outfile xil_pn:name="miniRISC_wrapper.par"/>
      <outfile xil_pn:name="miniRISC_wrapper.ptwx"/>
      <outfile xil_pn:name="miniRISC_wrapper.unroutes"/>
      <outfile xil_pn:name="miniRISC_wrapper.xpi"/>
      <outfile xil_pn:name="miniRISC_wrapper_pad.csv"/>
      <outfile xil_pn:name="miniRISC_wrapper_pad.txt"/>
      <outfile xil_pn:name="miniRISC_wrapper_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668163661" xil_pn:in_ck="-837368708874124479" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1668163635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="miniRISC_wrapper.bgn"/>
      <outfile xil_pn:name="miniRISC_wrapper.bit"/>
      <outfile xil_pn:name="miniRISC_wrapper.drc"/>
      <outfile xil_pn:name="miniRISC_wrapper.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668075213" xil_pn:in_ck="-837368708874137333" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1668075210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1668163635" xil_pn:in_ck="2144827264254554439" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1668163609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="miniRISC_wrapper.twr"/>
      <outfile xil_pn:name="miniRISC_wrapper.twx"/>
    </transform>
    <transform xil_pn:end_ts="1668158338" xil_pn:in_ck="8883869456375410014" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="472099142112504191" xil_pn:start_ts="1668158302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/miniRISC_wrapper_map.nlf"/>
      <outfile xil_pn:name="netgen/map/miniRISC_wrapper_map.sdf"/>
      <outfile xil_pn:name="netgen/map/miniRISC_wrapper_map.v"/>
    </transform>
    <transform xil_pn:end_ts="1668158338" xil_pn:in_ck="-5861774389848575889" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1668158338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="Adder32bit_test.v"/>
      <outfile xil_pn:name="BranchUnit_test.v"/>
      <outfile xil_pn:name="CLA16bit_test.v"/>
      <outfile xil_pn:name="CLA4bit_test.v"/>
      <outfile xil_pn:name="CarryLookAhead_test.v"/>
      <outfile xil_pn:name="ControlUnit_test.v"/>
      <outfile xil_pn:name="JumpControl_test.v"/>
      <outfile xil_pn:name="KGPminiRISC_test.v"/>
      <outfile xil_pn:name="RegisterFile_test.v"/>
      <outfile xil_pn:name="Shifter_test.v"/>
      <outfile xil_pn:name="miniRISC_wrapper_test.v"/>
      <outfile xil_pn:name="netgen/map/miniRISC_wrapper_map.sdf"/>
      <outfile xil_pn:name="netgen/map/miniRISC_wrapper_map.v"/>
    </transform>
    <transform xil_pn:end_ts="1668158352" xil_pn:in_ck="3548407293053702092" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="3379323172435186487" xil_pn:start_ts="1668158338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_isim_map.exe"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1668158503" xil_pn:in_ck="3138959271612408379" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="7871872624524597171" xil_pn:start_ts="1668158503">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="miniRISC_wrapper_test_isim_map.wdb"/>
    </transform>
  </transforms>

</generated_project>
