#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000027e0d8e48e0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale -9 -10;
v0000027e0db556c0_0 .net "BUSYWAIT", 0 0, v0000027e0db562a0_0;  1 drivers
v0000027e0db536e0_0 .var "CLK", 0 0;
v0000027e0db53320_0 .net "DMEM_ADDR", 31 0, L_0000027e0dbb7d50;  1 drivers
v0000027e0db54c20_0 .net "DMEM_DATA_READ", 31 0, v0000027e0db55da0_0;  1 drivers
v0000027e0db54900_0 .net "DMEM_DATA_WRITE", 31 0, L_0000027e0dbb7e30;  1 drivers
v0000027e0db547c0_0 .net "DMEM_READ", 3 0, L_0000027e0dbb7c70;  1 drivers
v0000027e0db53780_0 .net "DMEM_WRITE", 2 0, L_0000027e0dbb7420;  1 drivers
v0000027e0db540e0_0 .net "INST", 31 0, v0000027e0db55260_0;  1 drivers
v0000027e0db54f40_0 .net "PC", 31 0, v0000027e0db4dd60_0;  1 drivers
v0000027e0db54fe0_0 .var "RST", 0 0;
S_0000027e0d8dcbf0 .scope module, "cpu_inst" "cpu" 2 20, 3 19 0, S_0000027e0d8e48e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST_IF";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 32 "DMEM_DATA_READ_MA";
    .port_info 4 /INPUT 1 "BUSYWAIT_IN";
    .port_info 5 /OUTPUT 32 "PC_IF";
    .port_info 6 /OUTPUT 32 "DMEM_ADDR_MA";
    .port_info 7 /OUTPUT 32 "DMEM_DATA_WRITE_MA";
    .port_info 8 /OUTPUT 4 "DMEM_READ_MA";
    .port_info 9 /OUTPUT 3 "DMEM_WRITE_MA";
    .port_info 10 /OUTPUT 1 "BUSYWAIT_OUT";
L_0000027e0da97de0 .functor BUFZ 1, v0000027e0db562a0_0, C4<0>, C4<0>, C4<0>;
L_0000027e0da98f60 .functor OR 1, L_0000027e0da97de0, v0000027e0db49d50_0, C4<0>, C4<0>;
L_0000027e0da98e80 .functor OR 1, v0000027e0db54fe0_0, v0000027e0db40200_0, C4<0>, C4<0>;
L_0000027e0da990b0 .functor OR 1, L_0000027e0da97de0, v0000027e0db49d50_0, C4<0>, C4<0>;
L_0000027e0dbb72d0 .functor OR 1, v0000027e0db54fe0_0, v0000027e0db40200_0, C4<0>, C4<0>;
L_0000027e0dbb7a40 .functor OR 1, L_0000027e0dbb72d0, v0000027e0db4bbf0_0, C4<0>, C4<0>;
L_0000027e0dbb7d50 .functor BUFZ 32, v0000027e0db49080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0dbb7e30 .functor BUFZ 32, v0000027e0db48040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0dbb7c70 .functor BUFZ 4, v0000027e0db493a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000027e0dbb7420 .functor BUFZ 3, v0000027e0db48ae0_0, C4<000>, C4<000>, C4<000>;
v0000027e0db4d860_0 .net "ALU_DATA1_EX", 31 0, L_0000027e0dbbd8e0;  1 drivers
v0000027e0db4ffc0_0 .net "ALU_DATA2_EX", 31 0, L_0000027e0dbbf3c0;  1 drivers
v0000027e0db4ea80_0 .net "ALU_OP_EX", 4 0, v0000027e0db4bdd0_0;  1 drivers
v0000027e0db4e940_0 .net "ALU_OP_ID", 4 0, L_0000027e0db52b00;  1 drivers
v0000027e0db4eb20_0 .net "ALU_OUT_EX", 31 0, v0000027e0dac7030_0;  1 drivers
v0000027e0db4d900_0 .net "ALU_OUT_MA", 31 0, v0000027e0db49080_0;  1 drivers
v0000027e0db4dae0_0 .net "ALU_OUT_WB", 31 0, v0000027e0db4ca50_0;  1 drivers
v0000027e0db4ec60_0 .net "BRANCH_JUMP_EX", 3 0, v0000027e0db4a570_0;  1 drivers
v0000027e0db4eda0_0 .net "BRANCH_JUMP_ID", 3 0, L_0000027e0dbbcbc0;  1 drivers
v0000027e0db4ee40_0 .net "BUSYWAIT", 0 0, L_0000027e0da97de0;  1 drivers
v0000027e0db4f3e0_0 .net "BUSYWAIT_IN", 0 0, v0000027e0db562a0_0;  alias, 1 drivers
o0000027e0daf7bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027e0db4f160_0 .net "BUSYWAIT_OUT", 0 0, o0000027e0daf7bc8;  0 drivers
v0000027e0db4f200_0 .net "CLK", 0 0, v0000027e0db536e0_0;  1 drivers
v0000027e0db4f480_0 .net "DATA1_ALU_SEL_EX", 0 0, v0000027e0db4aa70_0;  1 drivers
v0000027e0db50e20_0 .net "DATA1_ALU_SEL_ID", 0 0, L_0000027e0dbb7340;  1 drivers
v0000027e0db51280_0 .net "DATA1_EX", 31 0, v0000027e0db4c9b0_0;  1 drivers
v0000027e0db51140_0 .net "DATA1_ID", 31 0, L_0000027e0da99740;  1 drivers
v0000027e0db50740_0 .net "DATA2_ALU_SEL_EX", 0 0, v0000027e0db49990_0;  1 drivers
v0000027e0db50240_0 .net "DATA2_ALU_SEL_ID", 0 0, L_0000027e0dbb8370;  1 drivers
v0000027e0db513c0_0 .net "DATA2_EX", 31 0, v0000027e0db4c7d0_0;  1 drivers
v0000027e0db510a0_0 .net "DATA2_ID", 31 0, L_0000027e0da996d0;  1 drivers
v0000027e0db507e0_0 .net "DATA2_MA", 31 0, v0000027e0db48040_0;  1 drivers
v0000027e0db50560_0 .net "DMEM_ADDR_MA", 31 0, L_0000027e0dbb7d50;  alias, 1 drivers
v0000027e0db506a0_0 .net "DMEM_DATA_READ_MA", 31 0, v0000027e0db55da0_0;  alias, 1 drivers
v0000027e0db51640_0 .net "DMEM_DATA_READ_WB", 31 0, v0000027e0db4d4f0_0;  1 drivers
v0000027e0db515a0_0 .net "DMEM_DATA_WRITE_MA", 31 0, L_0000027e0dbb7e30;  alias, 1 drivers
v0000027e0db51320_0 .net "DMEM_READ_MA", 3 0, L_0000027e0dbb7c70;  alias, 1 drivers
v0000027e0db50ba0_0 .net "DMEM_WRITE_MA", 2 0, L_0000027e0dbb7420;  alias, 1 drivers
v0000027e0db50880_0 .net "FORWARDING_DATA1", 31 0, L_0000027e0dbbf6e0;  1 drivers
v0000027e0db502e0_0 .net "FORWARDING_DATA1_SEL_EX", 1 0, v0000027e0db4ae30_0;  1 drivers
v0000027e0db51500_0 .net "FORWARDING_DATA1_SEL_ID", 1 0, v0000027e0db4bd30_0;  1 drivers
v0000027e0db50c40_0 .net "FORWARDING_DATA2", 31 0, L_0000027e0dbbf500;  1 drivers
v0000027e0db51000_0 .net "FORWARDING_DATA2_SEL_EX", 1 0, v0000027e0db4a930_0;  1 drivers
v0000027e0db511e0_0 .net "FORWARDING_DATA2_SEL_ID", 1 0, v0000027e0db49cb0_0;  1 drivers
v0000027e0db50600_0 .net "HAZARD_BUBBLE", 0 0, v0000027e0db4bbf0_0;  1 drivers
v0000027e0db504c0_0 .net "HAZARD_STALL", 0 0, v0000027e0db49d50_0;  1 drivers
v0000027e0db516e0_0 .net "IMM_EX", 31 0, v0000027e0db49ad0_0;  1 drivers
v0000027e0db51460_0 .net "IMM_ID", 31 0, v0000027e0db4e800_0;  1 drivers
v0000027e0db50060_0 .net "IMM_SEL_ID", 3 0, L_0000027e0dbbb900;  1 drivers
v0000027e0db50100_0 .net "INST_ID", 31 0, v0000027e0db4ccd0_0;  1 drivers
v0000027e0db50ce0_0 .net "INST_IF", 31 0, v0000027e0db55260_0;  alias, 1 drivers
v0000027e0db50d80_0 .net "MEM_READ_EX", 3 0, v0000027e0db49df0_0;  1 drivers
v0000027e0db501a0_0 .net "MEM_READ_ID", 3 0, L_0000027e0db53f00;  1 drivers
v0000027e0db50380_0 .net "MEM_READ_MA", 3 0, v0000027e0db493a0_0;  1 drivers
v0000027e0db50420_0 .net "MEM_WRITE_EX", 2 0, v0000027e0db4cc30_0;  1 drivers
v0000027e0db50920_0 .net "MEM_WRITE_ID", 2 0, L_0000027e0db53820;  1 drivers
v0000027e0db50ec0_0 .net "MEM_WRITE_MA", 2 0, v0000027e0db48ae0_0;  1 drivers
v0000027e0db509c0_0 .net "PC_EX", 31 0, v0000027e0db4d130_0;  1 drivers
v0000027e0db50a60_0 .net "PC_ID", 31 0, v0000027e0db4caf0_0;  1 drivers
v0000027e0db50b00_0 .net "PC_IF", 31 0, v0000027e0db4dd60_0;  alias, 1 drivers
v0000027e0db50f60_0 .net "PC_INT_IF", 31 0, L_0000027e0db54b80;  1 drivers
v0000027e0db55c60_0 .net "PC_MA", 31 0, v0000027e0db484a0_0;  1 drivers
v0000027e0db560c0_0 .net "PC_MUX_SEL_EX", 0 0, v0000027e0db40200_0;  1 drivers
v0000027e0db55bc0_0 .net "PC_PLUS_4_IF", 31 0, L_0000027e0db529c0;  1 drivers
v0000027e0db55b20_0 .net "PC_PLUS_4_MA", 31 0, L_0000027e0dbc02c0;  1 drivers
v0000027e0db55f80_0 .net "PC_WB", 31 0, v0000027e0db4c730_0;  1 drivers
v0000027e0db55440_0 .net "RST", 0 0, v0000027e0db54fe0_0;  1 drivers
v0000027e0db554e0_0 .net "WADDR_EX", 4 0, v0000027e0db49a30_0;  1 drivers
v0000027e0db55760_0 .net "WADDR_MA", 4 0, v0000027e0db487c0_0;  1 drivers
v0000027e0db55120_0 .net "WADDR_WB", 4 0, v0000027e0db4cf50_0;  1 drivers
v0000027e0db55800_0 .net "WB_SEL_EX", 1 0, v0000027e0db4c690_0;  1 drivers
v0000027e0db558a0_0 .net "WB_SEL_ID", 1 0, L_0000027e0dbbcda0;  1 drivers
v0000027e0db559e0_0 .net "WB_SEL_MA", 1 0, v0000027e0db48b80_0;  1 drivers
v0000027e0db55a80_0 .net "WB_SEL_WB", 1 0, v0000027e0db4d630_0;  1 drivers
v0000027e0db56480_0 .net "WRITE_DATA_WB", 31 0, L_0000027e0dbc05e0;  1 drivers
v0000027e0db56160_0 .net "WRITE_EN_EX", 0 0, v0000027e0db4c910_0;  1 drivers
v0000027e0db55080_0 .net "WRITE_EN_ID", 0 0, L_0000027e0dbb7030;  1 drivers
v0000027e0db56340_0 .net "WRITE_EN_MA", 0 0, v0000027e0db48220_0;  1 drivers
v0000027e0db553a0_0 .net "WRITE_EN_WB", 0 0, v0000027e0db4d3b0_0;  1 drivers
v0000027e0db551c0_0 .net *"_ivl_26", 0 0, L_0000027e0dbb72d0;  1 drivers
L_0000027e0db53d20 .part v0000027e0db4ccd0_0, 15, 5;
L_0000027e0db52f60 .part v0000027e0db4ccd0_0, 20, 5;
L_0000027e0dbbd5c0 .part v0000027e0db4ccd0_0, 0, 7;
L_0000027e0dbbd660 .part v0000027e0db4ccd0_0, 12, 3;
L_0000027e0dbbd700 .part v0000027e0db4ccd0_0, 25, 7;
L_0000027e0dbbdc00 .part v0000027e0db4ccd0_0, 15, 5;
L_0000027e0dbbe920 .part v0000027e0db4ccd0_0, 20, 5;
L_0000027e0dbbe740 .part v0000027e0db49df0_0, 3, 1;
L_0000027e0dbbe2e0 .part v0000027e0db493a0_0, 3, 1;
L_0000027e0dbbea60 .part v0000027e0db4ccd0_0, 7, 5;
S_0000027e0d8dcd80 .scope module, "alu_inst" "alu" 3 253, 4 9 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_0000027e0dbb7490/d .functor BUFZ 32, L_0000027e0dbbf3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0dbb7490 .delay 32 (10,10,10) L_0000027e0dbb7490/d;
L_0000027e0dbb7880/d .functor XOR 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0dbb7880 .delay 32 (10,10,10) L_0000027e0dbb7880/d;
L_0000027e0dbb8220/d .functor OR 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0dbb8220 .delay 32 (10,10,10) L_0000027e0dbb8220/d;
L_0000027e0dbb6a10/d .functor AND 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027e0dbb6a10 .delay 32 (10,10,10) L_0000027e0dbb6a10/d;
v0000027e0dac57d0_0 .net/s "DATA1", 31 0, L_0000027e0dbbd8e0;  alias, 1 drivers
v0000027e0dac6ef0_0 .net "DATA2", 31 0, L_0000027e0dbbf3c0;  alias, 1 drivers
v0000027e0dac7030_0 .var "RESULT", 31 0;
v0000027e0dac59b0_0 .net "SELECT", 4 0, v0000027e0db4bdd0_0;  alias, 1 drivers
L_0000027e0db5fed8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0dac5a50_0 .net/2u *"_ivl_10", 31 0, L_0000027e0db5fed8;  1 drivers
L_0000027e0db60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0dac5b90_0 .net/2u *"_ivl_102", 31 0, L_0000027e0db60160;  1 drivers
v0000027e0daaa3a0_0 .net *"_ivl_104", 0 0, L_0000027e0dbbec40;  1 drivers
L_0000027e0db601a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3f370_0 .net/2u *"_ivl_106", 31 0, L_0000027e0db601a8;  1 drivers
v0000027e0db3e650_0 .net *"_ivl_108", 31 0, L_0000027e0dbbda20;  1 drivers
L_0000027e0db601f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3f410_0 .net/2u *"_ivl_112", 31 0, L_0000027e0db601f0;  1 drivers
v0000027e0db3ef10_0 .net *"_ivl_114", 0 0, L_0000027e0dbbdb60;  1 drivers
L_0000027e0db60238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3df70_0 .net/2u *"_ivl_116", 31 0, L_0000027e0db60238;  1 drivers
v0000027e0db3ea10_0 .net *"_ivl_118", 31 0, L_0000027e0dbbde80;  1 drivers
L_0000027e0db60280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3ded0_0 .net/2u *"_ivl_122", 31 0, L_0000027e0db60280;  1 drivers
v0000027e0db3e790_0 .net *"_ivl_124", 0 0, L_0000027e0dbbdf20;  1 drivers
L_0000027e0db602c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3e830_0 .net/2u *"_ivl_126", 31 0, L_0000027e0db602c8;  1 drivers
v0000027e0db3f2d0_0 .net *"_ivl_128", 31 0, L_0000027e0dbbee20;  1 drivers
L_0000027e0db60310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3f690_0 .net/2u *"_ivl_132", 31 0, L_0000027e0db60310;  1 drivers
v0000027e0db3edd0_0 .net *"_ivl_134", 0 0, L_0000027e0dbbeec0;  1 drivers
L_0000027e0db60358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3ebf0_0 .net/2u *"_ivl_136", 31 0, L_0000027e0db60358;  1 drivers
v0000027e0db3dc50_0 .net *"_ivl_138", 31 0, L_0000027e0dbbe1a0;  1 drivers
v0000027e0db3d9d0_0 .net *"_ivl_14", 0 0, L_0000027e0dbbf0a0;  1 drivers
L_0000027e0db5ff20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027e0db3ec90_0 .net/2u *"_ivl_16", 31 0, L_0000027e0db5ff20;  1 drivers
L_0000027e0db5ff68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3efb0_0 .net/2u *"_ivl_18", 31 0, L_0000027e0db5ff68;  1 drivers
v0000027e0db3f4b0_0 .net *"_ivl_23", 4 0, L_0000027e0dbbf780;  1 drivers
v0000027e0db3da70_0 .net *"_ivl_27", 4 0, L_0000027e0dbbf640;  1 drivers
v0000027e0db3f050_0 .net *"_ivl_31", 4 0, L_0000027e0dbbe560;  1 drivers
v0000027e0db3e290_0 .net *"_ivl_43", 0 0, L_0000027e0dbbdde0;  1 drivers
v0000027e0db3e6f0_0 .net *"_ivl_44", 31 0, L_0000027e0dbbdfc0;  1 drivers
v0000027e0db3db10_0 .net *"_ivl_46", 63 0, L_0000027e0dbbfb40;  1 drivers
v0000027e0db3dbb0_0 .net *"_ivl_49", 0 0, L_0000027e0dbbf960;  1 drivers
v0000027e0db3e8d0_0 .net *"_ivl_50", 31 0, L_0000027e0dbbe600;  1 drivers
v0000027e0db3e970_0 .net *"_ivl_52", 63 0, L_0000027e0dbbe100;  1 drivers
v0000027e0db3e0b0_0 .net/s *"_ivl_55", 63 0, L_0000027e0dbbfa00;  1 drivers
v0000027e0db3e150_0 .net *"_ivl_56", 63 0, L_0000027e0dbbf000;  1 drivers
v0000027e0db3f0f0_0 .net *"_ivl_58", 31 0, L_0000027e0dbbfc80;  1 drivers
v0000027e0db3f190_0 .net *"_ivl_6", 0 0, L_0000027e0dbbe420;  1 drivers
L_0000027e0db5ffb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3e3d0_0 .net *"_ivl_60", 31 0, L_0000027e0db5ffb0;  1 drivers
v0000027e0db3d890_0 .net *"_ivl_65", 0 0, L_0000027e0dbbfdc0;  1 drivers
v0000027e0db3e1f0_0 .net *"_ivl_66", 31 0, L_0000027e0dbbe7e0;  1 drivers
v0000027e0db3eab0_0 .net *"_ivl_68", 63 0, L_0000027e0dbbfd20;  1 drivers
L_0000027e0db5fff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3eb50_0 .net/2u *"_ivl_70", 31 0, L_0000027e0db5fff8;  1 drivers
v0000027e0db3f230_0 .net *"_ivl_72", 63 0, L_0000027e0dbbe880;  1 drivers
v0000027e0db3e5b0_0 .net *"_ivl_75", 63 0, L_0000027e0dbbfaa0;  1 drivers
v0000027e0db3f550_0 .net *"_ivl_76", 63 0, L_0000027e0dbbfe60;  1 drivers
v0000027e0db3e330_0 .net *"_ivl_78", 31 0, L_0000027e0dbbf320;  1 drivers
L_0000027e0db5fe90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027e0db3f5f0_0 .net/2u *"_ivl_8", 31 0, L_0000027e0db5fe90;  1 drivers
L_0000027e0db60040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3ed30_0 .net *"_ivl_80", 31 0, L_0000027e0db60040;  1 drivers
L_0000027e0db60088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3e010_0 .net/2u *"_ivl_84", 31 0, L_0000027e0db60088;  1 drivers
v0000027e0db3dcf0_0 .net *"_ivl_86", 63 0, L_0000027e0dbbff00;  1 drivers
L_0000027e0db600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3e470_0 .net/2u *"_ivl_88", 31 0, L_0000027e0db600d0;  1 drivers
v0000027e0db3e510_0 .net *"_ivl_90", 63 0, L_0000027e0dbbe9c0;  1 drivers
v0000027e0db3ee70_0 .net *"_ivl_93", 63 0, L_0000027e0dbbeba0;  1 drivers
v0000027e0db3d7f0_0 .net *"_ivl_94", 63 0, L_0000027e0dbc0040;  1 drivers
v0000027e0db3d930_0 .net *"_ivl_96", 31 0, L_0000027e0dbbffa0;  1 drivers
L_0000027e0db60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db3dd90_0 .net *"_ivl_98", 31 0, L_0000027e0db60118;  1 drivers
v0000027e0db3de30_0 .net "addData", 31 0, L_0000027e0dbbf5a0;  1 drivers
v0000027e0db3fda0_0 .net "andData", 31 0, L_0000027e0dbb6a10;  1 drivers
v0000027e0db40980_0 .net "divData", 31 0, L_0000027e0dbbdac0;  1 drivers
v0000027e0db405c0_0 .net "divuData", 31 0, L_0000027e0dbbed80;  1 drivers
v0000027e0db411a0_0 .net "forwardData", 31 0, L_0000027e0dbb7490;  1 drivers
v0000027e0db40340_0 .net "mulData", 31 0, L_0000027e0dbbdca0;  1 drivers
v0000027e0db41060_0 .net "mulhData", 31 0, L_0000027e0dbbf1e0;  1 drivers
v0000027e0db40f20_0 .net "mulhsuData", 31 0, L_0000027e0dbbece0;  1 drivers
v0000027e0db41380_0 .net "mulhuData", 31 0, L_0000027e0dbbd980;  1 drivers
v0000027e0db3fe40_0 .net "orData", 31 0, L_0000027e0dbb8220;  1 drivers
v0000027e0db3fee0_0 .net "remData", 31 0, L_0000027e0dbbe060;  1 drivers
v0000027e0db41600_0 .net "remuData", 31 0, L_0000027e0dbbe240;  1 drivers
v0000027e0db3f940_0 .net "sllData", 31 0, L_0000027e0dbbe4c0;  1 drivers
v0000027e0db407a0_0 .net "sltData", 31 0, L_0000027e0dbbf280;  1 drivers
v0000027e0db3fa80_0 .net "sltuData", 31 0, L_0000027e0dbbef60;  1 drivers
v0000027e0db40660_0 .net "sraData", 31 0, L_0000027e0dbbf140;  1 drivers
v0000027e0db41240_0 .net "srlData", 31 0, L_0000027e0dbbe6a0;  1 drivers
v0000027e0db3ff80_0 .net "subData", 31 0, L_0000027e0dbbf8c0;  1 drivers
v0000027e0db40020_0 .net "xorData", 31 0, L_0000027e0dbb7880;  1 drivers
E_0000027e0dac3c80/0 .event anyedge, v0000027e0dac59b0_0, v0000027e0db3de30_0, v0000027e0db3ff80_0, v0000027e0db3f940_0;
E_0000027e0dac3c80/1 .event anyedge, v0000027e0db407a0_0, v0000027e0db3fa80_0, v0000027e0db40020_0, v0000027e0db41240_0;
E_0000027e0dac3c80/2 .event anyedge, v0000027e0db40660_0, v0000027e0db3fe40_0, v0000027e0db3fda0_0, v0000027e0db40340_0;
E_0000027e0dac3c80/3 .event anyedge, v0000027e0db41060_0, v0000027e0db40f20_0, v0000027e0db41380_0, v0000027e0db40980_0;
E_0000027e0dac3c80/4 .event anyedge, v0000027e0db405c0_0, v0000027e0db3fee0_0, v0000027e0db41600_0, v0000027e0db411a0_0;
E_0000027e0dac3c80 .event/or E_0000027e0dac3c80/0, E_0000027e0dac3c80/1, E_0000027e0dac3c80/2, E_0000027e0dac3c80/3, E_0000027e0dac3c80/4;
L_0000027e0dbbf5a0 .delay 32 (20,20,20) L_0000027e0dbbf5a0/d;
L_0000027e0dbbf5a0/d .arith/sum 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbf8c0 .delay 32 (20,20,20) L_0000027e0dbbf8c0/d;
L_0000027e0dbbf8c0/d .arith/sub 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbe420 .cmp/gt.s 32, L_0000027e0dbbf3c0, L_0000027e0dbbd8e0;
L_0000027e0dbbf280 .delay 32 (10,10,10) L_0000027e0dbbf280/d;
L_0000027e0dbbf280/d .functor MUXZ 32, L_0000027e0db5fed8, L_0000027e0db5fe90, L_0000027e0dbbe420, C4<>;
L_0000027e0dbbf0a0 .cmp/gt 32, L_0000027e0dbbf3c0, L_0000027e0dbbd8e0;
L_0000027e0dbbef60 .delay 32 (10,10,10) L_0000027e0dbbef60/d;
L_0000027e0dbbef60/d .functor MUXZ 32, L_0000027e0db5ff68, L_0000027e0db5ff20, L_0000027e0dbbf0a0, C4<>;
L_0000027e0dbbf780 .part L_0000027e0dbbf3c0, 0, 5;
L_0000027e0dbbe4c0 .delay 32 (10,10,10) L_0000027e0dbbe4c0/d;
L_0000027e0dbbe4c0/d .shift/l 32, L_0000027e0dbbd8e0, L_0000027e0dbbf780;
L_0000027e0dbbf640 .part L_0000027e0dbbf3c0, 0, 5;
L_0000027e0dbbe6a0 .delay 32 (10,10,10) L_0000027e0dbbe6a0/d;
L_0000027e0dbbe6a0/d .shift/r 32, L_0000027e0dbbd8e0, L_0000027e0dbbf640;
L_0000027e0dbbe560 .part L_0000027e0dbbf3c0, 0, 5;
L_0000027e0dbbf140 .delay 32 (10,10,10) L_0000027e0dbbf140/d;
L_0000027e0dbbf140/d .shift/rs 32, L_0000027e0dbbd8e0, L_0000027e0dbbe560;
L_0000027e0dbbdca0 .delay 32 (30,30,30) L_0000027e0dbbdca0/d;
L_0000027e0dbbdca0/d .arith/mult 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbdde0 .part L_0000027e0dbbd8e0, 31, 1;
LS_0000027e0dbbdfc0_0_0 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_4 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_8 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_12 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_16 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_20 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_24 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_0_28 .concat [ 1 1 1 1], L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0, L_0000027e0dbbdde0;
LS_0000027e0dbbdfc0_1_0 .concat [ 4 4 4 4], LS_0000027e0dbbdfc0_0_0, LS_0000027e0dbbdfc0_0_4, LS_0000027e0dbbdfc0_0_8, LS_0000027e0dbbdfc0_0_12;
LS_0000027e0dbbdfc0_1_4 .concat [ 4 4 4 4], LS_0000027e0dbbdfc0_0_16, LS_0000027e0dbbdfc0_0_20, LS_0000027e0dbbdfc0_0_24, LS_0000027e0dbbdfc0_0_28;
L_0000027e0dbbdfc0 .concat [ 16 16 0 0], LS_0000027e0dbbdfc0_1_0, LS_0000027e0dbbdfc0_1_4;
L_0000027e0dbbfb40 .concat [ 32 32 0 0], L_0000027e0dbbd8e0, L_0000027e0dbbdfc0;
L_0000027e0dbbf960 .part L_0000027e0dbbf3c0, 31, 1;
LS_0000027e0dbbe600_0_0 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_4 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_8 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_12 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_16 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_20 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_24 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_0_28 .concat [ 1 1 1 1], L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960, L_0000027e0dbbf960;
LS_0000027e0dbbe600_1_0 .concat [ 4 4 4 4], LS_0000027e0dbbe600_0_0, LS_0000027e0dbbe600_0_4, LS_0000027e0dbbe600_0_8, LS_0000027e0dbbe600_0_12;
LS_0000027e0dbbe600_1_4 .concat [ 4 4 4 4], LS_0000027e0dbbe600_0_16, LS_0000027e0dbbe600_0_20, LS_0000027e0dbbe600_0_24, LS_0000027e0dbbe600_0_28;
L_0000027e0dbbe600 .concat [ 16 16 0 0], LS_0000027e0dbbe600_1_0, LS_0000027e0dbbe600_1_4;
L_0000027e0dbbe100 .concat [ 32 32 0 0], L_0000027e0dbbf3c0, L_0000027e0dbbe600;
L_0000027e0dbbfa00 .arith/mult 64, L_0000027e0dbbfb40, L_0000027e0dbbe100;
L_0000027e0dbbfc80 .part L_0000027e0dbbfa00, 32, 32;
L_0000027e0dbbf000 .concat [ 32 32 0 0], L_0000027e0dbbfc80, L_0000027e0db5ffb0;
L_0000027e0dbbf1e0 .delay 32 (30,30,30) L_0000027e0dbbf1e0/d;
L_0000027e0dbbf1e0/d .part L_0000027e0dbbf000, 0, 32;
L_0000027e0dbbfdc0 .part L_0000027e0dbbd8e0, 31, 1;
LS_0000027e0dbbe7e0_0_0 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_4 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_8 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_12 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_16 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_20 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_24 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_0_28 .concat [ 1 1 1 1], L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0, L_0000027e0dbbfdc0;
LS_0000027e0dbbe7e0_1_0 .concat [ 4 4 4 4], LS_0000027e0dbbe7e0_0_0, LS_0000027e0dbbe7e0_0_4, LS_0000027e0dbbe7e0_0_8, LS_0000027e0dbbe7e0_0_12;
LS_0000027e0dbbe7e0_1_4 .concat [ 4 4 4 4], LS_0000027e0dbbe7e0_0_16, LS_0000027e0dbbe7e0_0_20, LS_0000027e0dbbe7e0_0_24, LS_0000027e0dbbe7e0_0_28;
L_0000027e0dbbe7e0 .concat [ 16 16 0 0], LS_0000027e0dbbe7e0_1_0, LS_0000027e0dbbe7e0_1_4;
L_0000027e0dbbfd20 .concat [ 32 32 0 0], L_0000027e0dbbd8e0, L_0000027e0dbbe7e0;
L_0000027e0dbbe880 .concat [ 32 32 0 0], L_0000027e0dbbf3c0, L_0000027e0db5fff8;
L_0000027e0dbbfaa0 .arith/mult 64, L_0000027e0dbbfd20, L_0000027e0dbbe880;
L_0000027e0dbbf320 .part L_0000027e0dbbfaa0, 32, 32;
L_0000027e0dbbfe60 .concat [ 32 32 0 0], L_0000027e0dbbf320, L_0000027e0db60040;
L_0000027e0dbbece0 .delay 32 (30,30,30) L_0000027e0dbbece0/d;
L_0000027e0dbbece0/d .part L_0000027e0dbbfe60, 0, 32;
L_0000027e0dbbff00 .concat [ 32 32 0 0], L_0000027e0dbbd8e0, L_0000027e0db60088;
L_0000027e0dbbe9c0 .concat [ 32 32 0 0], L_0000027e0dbbf3c0, L_0000027e0db600d0;
L_0000027e0dbbeba0 .arith/mult 64, L_0000027e0dbbff00, L_0000027e0dbbe9c0;
L_0000027e0dbbffa0 .part L_0000027e0dbbeba0, 32, 32;
L_0000027e0dbc0040 .concat [ 32 32 0 0], L_0000027e0dbbffa0, L_0000027e0db60118;
L_0000027e0dbbd980 .delay 32 (30,30,30) L_0000027e0dbbd980/d;
L_0000027e0dbbd980/d .part L_0000027e0dbc0040, 0, 32;
L_0000027e0dbbec40 .cmp/eq 32, L_0000027e0dbbf3c0, L_0000027e0db60160;
L_0000027e0dbbda20 .arith/div 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbdac0 .delay 32 (30,30,30) L_0000027e0dbbdac0/d;
L_0000027e0dbbdac0/d .functor MUXZ 32, L_0000027e0dbbda20, L_0000027e0db601a8, L_0000027e0dbbec40, C4<>;
L_0000027e0dbbdb60 .cmp/eq 32, L_0000027e0dbbf3c0, L_0000027e0db601f0;
L_0000027e0dbbde80 .arith/div 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbed80 .delay 32 (30,30,30) L_0000027e0dbbed80/d;
L_0000027e0dbbed80/d .functor MUXZ 32, L_0000027e0dbbde80, L_0000027e0db60238, L_0000027e0dbbdb60, C4<>;
L_0000027e0dbbdf20 .cmp/eq 32, L_0000027e0dbbf3c0, L_0000027e0db60280;
L_0000027e0dbbee20 .arith/mod 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbe060 .delay 32 (30,30,30) L_0000027e0dbbe060/d;
L_0000027e0dbbe060/d .functor MUXZ 32, L_0000027e0dbbee20, L_0000027e0db602c8, L_0000027e0dbbdf20, C4<>;
L_0000027e0dbbeec0 .cmp/eq 32, L_0000027e0dbbf3c0, L_0000027e0db60310;
L_0000027e0dbbe1a0 .arith/mod 32, L_0000027e0dbbd8e0, L_0000027e0dbbf3c0;
L_0000027e0dbbe240 .delay 32 (30,30,30) L_0000027e0dbbe240/d;
L_0000027e0dbbe240/d .functor MUXZ 32, L_0000027e0dbbe1a0, L_0000027e0db60358, L_0000027e0dbbeec0, C4<>;
S_0000027e0d8eb450 .scope module, "alu_mux_1" "mux_32b_2to1" 3 237, 5 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000027e0db5fe00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e0dbb7c00 .functor XNOR 1, v0000027e0db4aa70_0, L_0000027e0db5fe00, C4<0>, C4<0>;
v0000027e0db3f8a0_0 .net/2u *"_ivl_0", 0 0, L_0000027e0db5fe00;  1 drivers
v0000027e0db40160_0 .net *"_ivl_2", 0 0, L_0000027e0dbb7c00;  1 drivers
v0000027e0db412e0_0 .net "data1", 31 0, L_0000027e0dbbf6e0;  alias, 1 drivers
v0000027e0db400c0_0 .net "data2", 31 0, v0000027e0db4d130_0;  alias, 1 drivers
v0000027e0db40520_0 .net "out", 31 0, L_0000027e0dbbd8e0;  alias, 1 drivers
v0000027e0db41420_0 .net "sel", 0 0, v0000027e0db4aa70_0;  alias, 1 drivers
L_0000027e0dbbd8e0 .delay 32 (10,10,10) L_0000027e0dbbd8e0/d;
L_0000027e0dbbd8e0/d .functor MUXZ 32, L_0000027e0dbbf6e0, v0000027e0db4d130_0, L_0000027e0dbb7c00, C4<>;
S_0000027e0d8eb5e0 .scope module, "alu_mux_2" "mux_32b_2to1" 3 245, 5 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000027e0db5fe48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e0dbb69a0 .functor XNOR 1, v0000027e0db49990_0, L_0000027e0db5fe48, C4<0>, C4<0>;
v0000027e0db3f800_0 .net/2u *"_ivl_0", 0 0, L_0000027e0db5fe48;  1 drivers
v0000027e0db3f9e0_0 .net *"_ivl_2", 0 0, L_0000027e0dbb69a0;  1 drivers
v0000027e0db414c0_0 .net "data1", 31 0, L_0000027e0dbbf500;  alias, 1 drivers
v0000027e0db40700_0 .net "data2", 31 0, v0000027e0db49ad0_0;  alias, 1 drivers
v0000027e0db40a20_0 .net "out", 31 0, L_0000027e0dbbf3c0;  alias, 1 drivers
v0000027e0db41560_0 .net "sel", 0 0, v0000027e0db49990_0;  alias, 1 drivers
L_0000027e0dbbf3c0 .delay 32 (10,10,10) L_0000027e0dbbf3c0/d;
L_0000027e0dbbf3c0/d .functor MUXZ 32, L_0000027e0dbbf500, v0000027e0db49ad0_0, L_0000027e0dbb69a0, C4<>;
S_0000027e0d8d4200 .scope module, "branch_logic_inst" "branch_logic" 3 261, 6 9 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 1 "out";
v0000027e0db416a0_0 .net "BEQ", 0 0, L_0000027e0dbc0400;  1 drivers
v0000027e0db3fb20_0 .net "BGE", 0 0, L_0000027e0dbc0360;  1 drivers
v0000027e0db403e0_0 .net "BGEU", 0 0, L_0000027e0dbc00e0;  1 drivers
v0000027e0db40840_0 .net "BLT", 0 0, L_0000027e0dbc0720;  1 drivers
v0000027e0db3fbc0_0 .net "BLTU", 0 0, L_0000027e0dbc0220;  1 drivers
v0000027e0db3fd00_0 .net "BNE", 0 0, L_0000027e0dbc07c0;  1 drivers
v0000027e0db40fc0_0 .net "data1", 31 0, L_0000027e0dbbf6e0;  alias, 1 drivers
v0000027e0db41100_0 .net "data2", 31 0, L_0000027e0dbbf500;  alias, 1 drivers
v0000027e0db3fc60_0 .net "op", 3 0, v0000027e0db4a570_0;  alias, 1 drivers
v0000027e0db40200_0 .var "out", 0 0;
E_0000027e0dac3980/0 .event anyedge, v0000027e0db3fc60_0, v0000027e0db416a0_0, v0000027e0db3fd00_0, v0000027e0db40840_0;
E_0000027e0dac3980/1 .event anyedge, v0000027e0db3fb20_0, v0000027e0db3fbc0_0, v0000027e0db403e0_0;
E_0000027e0dac3980 .event/or E_0000027e0dac3980/0, E_0000027e0dac3980/1;
L_0000027e0dbc0400 .cmp/eq 32, L_0000027e0dbbf6e0, L_0000027e0dbbf500;
L_0000027e0dbc07c0 .cmp/ne 32, L_0000027e0dbbf6e0, L_0000027e0dbbf500;
L_0000027e0dbc0720 .cmp/gt.s 32, L_0000027e0dbbf500, L_0000027e0dbbf6e0;
L_0000027e0dbc0360 .cmp/ge.s 32, L_0000027e0dbbf6e0, L_0000027e0dbbf500;
L_0000027e0dbc0220 .cmp/gt 32, L_0000027e0dbbf500, L_0000027e0dbbf6e0;
L_0000027e0dbc00e0 .cmp/ge 32, L_0000027e0dbbf6e0, L_0000027e0dbbf500;
S_0000027e0d8d4390 .scope module, "control_unit_inst" "control_unit" 3 142, 7 11 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write_en";
    .port_info 5 /OUTPUT 3 "mem_write";
    .port_info 6 /OUTPUT 4 "mem_read";
    .port_info 7 /OUTPUT 4 "branch_jump";
    .port_info 8 /OUTPUT 4 "imm_sel";
    .port_info 9 /OUTPUT 1 "data1_alu_sel";
    .port_info 10 /OUTPUT 1 "data2_alu_sel";
    .port_info 11 /OUTPUT 2 "wb_sel";
    .port_info 12 /INPUT 1 "reset";
L_0000027e0da997b0 .functor OR 1, L_0000027e0db53be0, L_0000027e0db54ae0, C4<0>, C4<0>;
L_0000027e0da99900 .functor OR 1, L_0000027e0da997b0, L_0000027e0db54860, C4<0>, C4<0>;
L_0000027e0da99820 .functor OR 1, L_0000027e0da99900, L_0000027e0db54a40, C4<0>, C4<0>;
L_0000027e0da99890/d .functor OR 1, L_0000027e0da99820, L_0000027e0db53280, C4<0>, C4<0>;
L_0000027e0da99890 .delay 1 (20,20,20) L_0000027e0da99890/d;
L_0000027e0da99660/d .functor OR 1, L_0000027e0db52d80, L_0000027e0db535a0, C4<0>, C4<0>;
L_0000027e0da99660 .delay 1 (30,30,30) L_0000027e0da99660/d;
L_0000027e0d946620 .functor OR 1, L_0000027e0db53dc0, L_0000027e0db52ec0, C4<0>, C4<0>;
L_0000027e0d947030 .functor OR 1, L_0000027e0d946620, L_0000027e0db53000, C4<0>, C4<0>;
L_0000027e0da688f0/d .functor OR 1, L_0000027e0d947030, L_0000027e0db53e60, C4<0>, C4<0>;
L_0000027e0da688f0 .delay 1 (30,30,30) L_0000027e0da688f0/d;
L_0000027e0d8eaaa0 .functor OR 1, L_0000027e0db53640, L_0000027e0db530a0, C4<0>, C4<0>;
L_0000027e0d8fcf40 .functor OR 1, L_0000027e0d8eaaa0, L_0000027e0db531e0, C4<0>, C4<0>;
L_0000027e0dbb7960 .functor OR 1, L_0000027e0d8fcf40, v0000027e0db54fe0_0, C4<0>, C4<0>;
L_0000027e0dbb7030/d .functor NOT 1, L_0000027e0dbb7960, C4<0>, C4<0>, C4<0>;
L_0000027e0dbb7030 .delay 1 (30,30,30) L_0000027e0dbb7030/d;
L_0000027e0dbb76c0/d .functor BUFZ 3, L_0000027e0dbbd660, C4<000>, C4<000>, C4<000>;
L_0000027e0dbb76c0 .delay 3 (30,30,30) L_0000027e0dbb76c0/d;
L_0000027e0dbb6f50 .functor OR 1, L_0000027e0db54180, L_0000027e0db545e0, C4<0>, C4<0>;
L_0000027e0dbb83e0 .functor OR 1, L_0000027e0dbbc4e0, L_0000027e0dbbc1c0, C4<0>, C4<0>;
L_0000027e0dbb7650/d .functor OR 1, L_0000027e0dbb83e0, L_0000027e0dbbd520, C4<0>, C4<0>;
L_0000027e0dbb7650 .delay 1 (30,30,30) L_0000027e0dbb7650/d;
L_0000027e0dbb7ab0 .functor OR 1, L_0000027e0dbbbf40, L_0000027e0dbbd160, C4<0>, C4<0>;
L_0000027e0dbb75e0 .functor OR 1, L_0000027e0dbb7ab0, L_0000027e0dbbb860, C4<0>, C4<0>;
L_0000027e0dbb71f0 .functor OR 1, L_0000027e0dbb75e0, L_0000027e0dbbc940, C4<0>, C4<0>;
L_0000027e0dbb7b90 .functor OR 1, L_0000027e0dbb71f0, L_0000027e0dbbb5e0, C4<0>, C4<0>;
L_0000027e0dbb70a0 .functor OR 1, L_0000027e0dbb7b90, L_0000027e0dbbc300, C4<0>, C4<0>;
L_0000027e0dbb8140/d .functor OR 1, L_0000027e0dbb70a0, L_0000027e0dbbc440, C4<0>, C4<0>;
L_0000027e0dbb8140 .delay 1 (30,30,30) L_0000027e0dbb8140/d;
L_0000027e0dbb7500 .functor OR 1, L_0000027e0dbbd3e0, L_0000027e0dbbcb20, C4<0>, C4<0>;
L_0000027e0dbb78f0 .functor OR 1, L_0000027e0dbb7500, L_0000027e0dbbbb80, C4<0>, C4<0>;
L_0000027e0dbb7340/d .functor OR 1, L_0000027e0dbb78f0, L_0000027e0dbbd480, C4<0>, C4<0>;
L_0000027e0dbb7340 .delay 1 (30,30,30) L_0000027e0dbb7340/d;
L_0000027e0dbb6e70 .functor OR 1, L_0000027e0dbbd840, L_0000027e0dbbb220, C4<0>, C4<0>;
L_0000027e0dbb7730 .functor OR 1, L_0000027e0dbb6e70, L_0000027e0dbbb2c0, C4<0>, C4<0>;
L_0000027e0dbb7ff0 .functor OR 1, L_0000027e0dbb7730, L_0000027e0dbbc620, C4<0>, C4<0>;
L_0000027e0dbb79d0 .functor OR 1, L_0000027e0dbb7ff0, L_0000027e0dbbba40, C4<0>, C4<0>;
L_0000027e0dbb7260 .functor OR 1, L_0000027e0dbb79d0, L_0000027e0dbbc6c0, C4<0>, C4<0>;
L_0000027e0dbb77a0 .functor OR 1, L_0000027e0dbb7260, L_0000027e0dbbc760, C4<0>, C4<0>;
L_0000027e0dbb8370/d .functor OR 1, L_0000027e0dbb77a0, L_0000027e0dbbcd00, C4<0>, C4<0>;
L_0000027e0dbb8370 .delay 1 (30,30,30) L_0000027e0dbb8370/d;
L_0000027e0dbb7810/d .functor NOT 1, L_0000027e0dbbc9e0, C4<0>, C4<0>, C4<0>;
L_0000027e0dbb7810 .delay 1 (30,30,30) L_0000027e0dbb7810/d;
L_0000027e0dbb7b20/d .functor OR 1, L_0000027e0dbbbd60, L_0000027e0dbbb540, C4<0>, C4<0>;
L_0000027e0dbb7b20 .delay 1 (30,30,30) L_0000027e0dbb7b20/d;
L_0000027e0db5e978 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000027e0db40ca0_0 .net/2u *"_ivl_0", 6 0, L_0000027e0db5e978;  1 drivers
L_0000027e0db5ea08 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db40d40_0 .net/2u *"_ivl_10", 6 0, L_0000027e0db5ea08;  1 drivers
v0000027e0db40de0_0 .net *"_ivl_101", 0 0, L_0000027e0db53140;  1 drivers
v0000027e0db40e80_0 .net *"_ivl_107", 1 0, L_0000027e0db53960;  1 drivers
L_0000027e0db5ee40 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000027e0db434d0_0 .net/2u *"_ivl_110", 6 0, L_0000027e0db5ee40;  1 drivers
v0000027e0db42a30_0 .net *"_ivl_112", 0 0, L_0000027e0db53a00;  1 drivers
v0000027e0db42850_0 .net *"_ivl_118", 2 0, L_0000027e0dbb76c0;  1 drivers
v0000027e0db42350_0 .net *"_ivl_12", 0 0, L_0000027e0db54860;  1 drivers
L_0000027e0db5ee88 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027e0db42670_0 .net/2u *"_ivl_121", 6 0, L_0000027e0db5ee88;  1 drivers
v0000027e0db43430_0 .net *"_ivl_123", 0 0, L_0000027e0db54180;  1 drivers
L_0000027e0db5eed0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db42e90_0 .net/2u *"_ivl_125", 6 0, L_0000027e0db5eed0;  1 drivers
v0000027e0db41f90_0 .net *"_ivl_127", 0 0, L_0000027e0db545e0;  1 drivers
v0000027e0db43610_0 .net *"_ivl_130", 0 0, L_0000027e0dbb6f50;  1 drivers
L_0000027e0db5ef18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027e0db42f30_0 .net/2u *"_ivl_131", 2 0, L_0000027e0db5ef18;  1 drivers
v0000027e0db42490_0 .net *"_ivl_133", 2 0, L_0000027e0dbbc800;  1 drivers
L_0000027e0db5ef60 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027e0db423f0_0 .net/2u *"_ivl_138", 6 0, L_0000027e0db5ef60;  1 drivers
v0000027e0db418b0_0 .net *"_ivl_14", 0 0, L_0000027e0da99900;  1 drivers
v0000027e0db42530_0 .net *"_ivl_140", 0 0, L_0000027e0dbbc4e0;  1 drivers
L_0000027e0db5efa8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db42990_0 .net/2u *"_ivl_142", 6 0, L_0000027e0db5efa8;  1 drivers
v0000027e0db42ad0_0 .net *"_ivl_144", 0 0, L_0000027e0dbbc1c0;  1 drivers
v0000027e0db42c10_0 .net *"_ivl_146", 0 0, L_0000027e0dbb83e0;  1 drivers
L_0000027e0db5eff0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db43570_0 .net/2u *"_ivl_148", 6 0, L_0000027e0db5eff0;  1 drivers
v0000027e0db41950_0 .net *"_ivl_150", 0 0, L_0000027e0dbbd520;  1 drivers
v0000027e0db428f0_0 .net *"_ivl_152", 0 0, L_0000027e0dbb7650;  1 drivers
v0000027e0db42cb0_0 .net *"_ivl_156", 9 0, L_0000027e0dbbd020;  1 drivers
L_0000027e0db5f038 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v0000027e0db42fd0_0 .net/2u *"_ivl_158", 9 0, L_0000027e0db5f038;  1 drivers
L_0000027e0db5ea50 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000027e0db42030_0 .net/2u *"_ivl_16", 6 0, L_0000027e0db5ea50;  1 drivers
v0000027e0db425d0_0 .net *"_ivl_160", 0 0, L_0000027e0dbbbf40;  1 drivers
v0000027e0db42d50_0 .net *"_ivl_162", 9 0, L_0000027e0dbbce40;  1 drivers
L_0000027e0db5f080 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v0000027e0db436b0_0 .net/2u *"_ivl_164", 9 0, L_0000027e0db5f080;  1 drivers
v0000027e0db42b70_0 .net *"_ivl_166", 0 0, L_0000027e0dbbd160;  1 drivers
v0000027e0db41810_0 .net *"_ivl_168", 0 0, L_0000027e0dbb7ab0;  1 drivers
v0000027e0db42df0_0 .net *"_ivl_170", 9 0, L_0000027e0dbbcf80;  1 drivers
L_0000027e0db5f0c8 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v0000027e0db43070_0 .net/2u *"_ivl_172", 9 0, L_0000027e0db5f0c8;  1 drivers
v0000027e0db419f0_0 .net *"_ivl_174", 0 0, L_0000027e0dbbb860;  1 drivers
v0000027e0db41e50_0 .net *"_ivl_176", 0 0, L_0000027e0dbb75e0;  1 drivers
v0000027e0db42710_0 .net *"_ivl_178", 16 0, L_0000027e0dbbb720;  1 drivers
v0000027e0db427b0_0 .net *"_ivl_18", 0 0, L_0000027e0db54a40;  1 drivers
L_0000027e0db5f110 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db43110_0 .net/2u *"_ivl_180", 16 0, L_0000027e0db5f110;  1 drivers
v0000027e0db41db0_0 .net *"_ivl_182", 0 0, L_0000027e0dbbc940;  1 drivers
v0000027e0db41a90_0 .net *"_ivl_184", 0 0, L_0000027e0dbb71f0;  1 drivers
v0000027e0db431b0_0 .net *"_ivl_186", 16 0, L_0000027e0dbbc260;  1 drivers
L_0000027e0db5f158 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v0000027e0db43250_0 .net/2u *"_ivl_188", 16 0, L_0000027e0db5f158;  1 drivers
v0000027e0db432f0_0 .net *"_ivl_190", 0 0, L_0000027e0dbbb5e0;  1 drivers
v0000027e0db41b30_0 .net *"_ivl_192", 0 0, L_0000027e0dbb7b90;  1 drivers
v0000027e0db41bd0_0 .net *"_ivl_194", 16 0, L_0000027e0dbbd340;  1 drivers
L_0000027e0db5f1a0 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v0000027e0db42210_0 .net/2u *"_ivl_196", 16 0, L_0000027e0db5f1a0;  1 drivers
v0000027e0db41ef0_0 .net *"_ivl_198", 0 0, L_0000027e0dbbc300;  1 drivers
v0000027e0db41c70_0 .net *"_ivl_2", 0 0, L_0000027e0db53be0;  1 drivers
v0000027e0db422b0_0 .net *"_ivl_20", 0 0, L_0000027e0da99820;  1 drivers
v0000027e0db43390_0 .net *"_ivl_200", 0 0, L_0000027e0dbb70a0;  1 drivers
v0000027e0db41d10_0 .net *"_ivl_202", 16 0, L_0000027e0dbbca80;  1 drivers
L_0000027e0db5f1e8 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v0000027e0db420d0_0 .net/2u *"_ivl_204", 16 0, L_0000027e0db5f1e8;  1 drivers
v0000027e0db42170_0 .net *"_ivl_206", 0 0, L_0000027e0dbbc440;  1 drivers
v0000027e0db44f40_0 .net *"_ivl_208", 0 0, L_0000027e0dbb8140;  1 drivers
L_0000027e0db5f230 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000027e0db43be0_0 .net/2u *"_ivl_213", 6 0, L_0000027e0db5f230;  1 drivers
v0000027e0db43d20_0 .net *"_ivl_215", 0 0, L_0000027e0dbbb7c0;  1 drivers
L_0000027e0db5f278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027e0db44e00_0 .net/2u *"_ivl_217", 2 0, L_0000027e0db5f278;  1 drivers
L_0000027e0db5f2c0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000027e0db44fe0_0 .net/2u *"_ivl_219", 6 0, L_0000027e0db5f2c0;  1 drivers
L_0000027e0db5ea98 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db45580_0 .net/2u *"_ivl_22", 6 0, L_0000027e0db5ea98;  1 drivers
v0000027e0db44680_0 .net *"_ivl_221", 0 0, L_0000027e0dbbd7a0;  1 drivers
L_0000027e0db5f308 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027e0db43a00_0 .net/2u *"_ivl_223", 2 0, L_0000027e0db5f308;  1 drivers
L_0000027e0db5f350 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db440e0_0 .net/2u *"_ivl_225", 6 0, L_0000027e0db5f350;  1 drivers
v0000027e0db451c0_0 .net *"_ivl_227", 0 0, L_0000027e0dbbbfe0;  1 drivers
L_0000027e0db5f398 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027e0db45260_0 .net/2u *"_ivl_229", 2 0, L_0000027e0db5f398;  1 drivers
L_0000027e0db5f3e0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000027e0db453a0_0 .net/2u *"_ivl_231", 6 0, L_0000027e0db5f3e0;  1 drivers
v0000027e0db44180_0 .net *"_ivl_233", 0 0, L_0000027e0dbbc580;  1 drivers
L_0000027e0db5f428 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027e0db44400_0 .net/2u *"_ivl_235", 2 0, L_0000027e0db5f428;  1 drivers
L_0000027e0db5f470 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db45300_0 .net/2u *"_ivl_237", 6 0, L_0000027e0db5f470;  1 drivers
v0000027e0db44d60_0 .net *"_ivl_239", 0 0, L_0000027e0dbbb9a0;  1 drivers
v0000027e0db449a0_0 .net *"_ivl_24", 0 0, L_0000027e0db53280;  1 drivers
L_0000027e0db5f4b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027e0db43fa0_0 .net/2u *"_ivl_241", 2 0, L_0000027e0db5f4b8;  1 drivers
L_0000027e0db5f500 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027e0db44ae0_0 .net/2u *"_ivl_243", 6 0, L_0000027e0db5f500;  1 drivers
v0000027e0db44cc0_0 .net *"_ivl_245", 0 0, L_0000027e0dbbd0c0;  1 drivers
L_0000027e0db5f548 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027e0db45080_0 .net/2u *"_ivl_247", 2 0, L_0000027e0db5f548;  1 drivers
L_0000027e0db5f590 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db44220_0 .net/2u *"_ivl_249", 6 0, L_0000027e0db5f590;  1 drivers
v0000027e0db43b40_0 .net *"_ivl_251", 0 0, L_0000027e0dbbbea0;  1 drivers
L_0000027e0db5f5d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000027e0db45440_0 .net/2u *"_ivl_253", 2 0, L_0000027e0db5f5d8;  1 drivers
v0000027e0db44ea0_0 .net *"_ivl_255", 9 0, L_0000027e0dbbbe00;  1 drivers
L_0000027e0db5f620 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v0000027e0db442c0_0 .net *"_ivl_257", 9 0, L_0000027e0db5f620;  1 drivers
v0000027e0db43e60_0 .net *"_ivl_259", 0 0, L_0000027e0dbbb680;  1 drivers
L_0000027e0db5f668 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000027e0db45120_0 .net/2u *"_ivl_261", 2 0, L_0000027e0db5f668;  1 drivers
L_0000027e0db5f6b0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000027e0db44c20_0 .net/2u *"_ivl_263", 6 0, L_0000027e0db5f6b0;  1 drivers
v0000027e0db44040_0 .net *"_ivl_265", 0 0, L_0000027e0dbbb400;  1 drivers
L_0000027e0db5f6f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027e0db43f00_0 .net/2u *"_ivl_267", 2 0, L_0000027e0db5f6f8;  1 drivers
L_0000027e0db5f740 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0000027e0db447c0_0 .net *"_ivl_269", 2 0, L_0000027e0db5f740;  1 drivers
v0000027e0db454e0_0 .net *"_ivl_271", 2 0, L_0000027e0dbbc080;  1 drivers
v0000027e0db44360_0 .net *"_ivl_273", 2 0, L_0000027e0dbbcc60;  1 drivers
v0000027e0db456c0_0 .net *"_ivl_275", 2 0, L_0000027e0dbbd2a0;  1 drivers
v0000027e0db45620_0 .net *"_ivl_277", 2 0, L_0000027e0dbbcee0;  1 drivers
v0000027e0db43dc0_0 .net *"_ivl_279", 2 0, L_0000027e0dbbb4a0;  1 drivers
v0000027e0db43820_0 .net *"_ivl_281", 2 0, L_0000027e0dbbc3a0;  1 drivers
v0000027e0db438c0_0 .net *"_ivl_283", 2 0, L_0000027e0dbbd200;  1 drivers
v0000027e0db444a0_0 .net *"_ivl_285", 2 0, L_0000027e0dbbc8a0;  1 drivers
v0000027e0db44540_0 .net *"_ivl_287", 2 0, L_0000027e0dbbc120;  1 drivers
L_0000027e0db5f788 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000027e0db43960_0 .net/2u *"_ivl_289", 6 0, L_0000027e0db5f788;  1 drivers
v0000027e0db445e0_0 .net *"_ivl_291", 0 0, L_0000027e0dbbd3e0;  1 drivers
L_0000027e0db5f7d0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db44720_0 .net/2u *"_ivl_293", 6 0, L_0000027e0db5f7d0;  1 drivers
v0000027e0db43aa0_0 .net *"_ivl_295", 0 0, L_0000027e0dbbcb20;  1 drivers
v0000027e0db44b80_0 .net *"_ivl_297", 0 0, L_0000027e0dbb7500;  1 drivers
L_0000027e0db5f818 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027e0db44860_0 .net/2u *"_ivl_299", 6 0, L_0000027e0db5f818;  1 drivers
v0000027e0db44900_0 .net *"_ivl_301", 0 0, L_0000027e0dbbbb80;  1 drivers
v0000027e0db43c80_0 .net *"_ivl_303", 0 0, L_0000027e0dbb78f0;  1 drivers
L_0000027e0db5f860 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db44a40_0 .net/2u *"_ivl_305", 6 0, L_0000027e0db5f860;  1 drivers
v0000027e0db47be0_0 .net *"_ivl_307", 0 0, L_0000027e0dbbd480;  1 drivers
L_0000027e0db5f8a8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000027e0db46ec0_0 .net/2u *"_ivl_311", 6 0, L_0000027e0db5f8a8;  1 drivers
v0000027e0db47aa0_0 .net *"_ivl_313", 0 0, L_0000027e0dbbd840;  1 drivers
L_0000027e0db5f8f0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000027e0db45e80_0 .net/2u *"_ivl_315", 6 0, L_0000027e0db5f8f0;  1 drivers
v0000027e0db46f60_0 .net *"_ivl_317", 0 0, L_0000027e0dbbb220;  1 drivers
v0000027e0db46240_0 .net *"_ivl_319", 0 0, L_0000027e0dbb6e70;  1 drivers
L_0000027e0db5f938 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000027e0db47000_0 .net/2u *"_ivl_321", 6 0, L_0000027e0db5f938;  1 drivers
v0000027e0db47320_0 .net *"_ivl_323", 0 0, L_0000027e0dbbb2c0;  1 drivers
v0000027e0db47640_0 .net *"_ivl_325", 0 0, L_0000027e0dbb7730;  1 drivers
L_0000027e0db5f980 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db46380_0 .net/2u *"_ivl_327", 6 0, L_0000027e0db5f980;  1 drivers
v0000027e0db45c00_0 .net *"_ivl_329", 0 0, L_0000027e0dbbc620;  1 drivers
v0000027e0db47a00_0 .net *"_ivl_331", 0 0, L_0000027e0dbb7ff0;  1 drivers
L_0000027e0db5f9c8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000027e0db47460_0 .net/2u *"_ivl_333", 6 0, L_0000027e0db5f9c8;  1 drivers
v0000027e0db46600_0 .net *"_ivl_335", 0 0, L_0000027e0dbbba40;  1 drivers
v0000027e0db47c80_0 .net *"_ivl_337", 0 0, L_0000027e0dbb79d0;  1 drivers
L_0000027e0db5fa10 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027e0db475a0_0 .net/2u *"_ivl_339", 6 0, L_0000027e0db5fa10;  1 drivers
v0000027e0db471e0_0 .net *"_ivl_34", 13 0, L_0000027e0db52920;  1 drivers
v0000027e0db462e0_0 .net *"_ivl_341", 0 0, L_0000027e0dbbc6c0;  1 drivers
v0000027e0db461a0_0 .net *"_ivl_343", 0 0, L_0000027e0dbb7260;  1 drivers
L_0000027e0db5fa58 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db46c40_0 .net/2u *"_ivl_345", 6 0, L_0000027e0db5fa58;  1 drivers
v0000027e0db47b40_0 .net *"_ivl_347", 0 0, L_0000027e0dbbc760;  1 drivers
v0000027e0db47d20_0 .net *"_ivl_349", 0 0, L_0000027e0dbb77a0;  1 drivers
L_0000027e0db5faa0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db47dc0_0 .net/2u *"_ivl_351", 6 0, L_0000027e0db5faa0;  1 drivers
v0000027e0db46ba0_0 .net *"_ivl_353", 0 0, L_0000027e0dbbcd00;  1 drivers
L_0000027e0db5fae8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000027e0db46920_0 .net/2u *"_ivl_359", 6 0, L_0000027e0db5fae8;  1 drivers
L_0000027e0db5eb70 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v0000027e0db46560_0 .net/2u *"_ivl_36", 13 0, L_0000027e0db5eb70;  1 drivers
v0000027e0db466a0_0 .net *"_ivl_361", 0 0, L_0000027e0dbbc9e0;  1 drivers
v0000027e0db47500_0 .net *"_ivl_363", 0 0, L_0000027e0dbb7810;  1 drivers
L_0000027e0db5fb30 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db46420_0 .net/2u *"_ivl_368", 6 0, L_0000027e0db5fb30;  1 drivers
v0000027e0db45d40_0 .net *"_ivl_370", 0 0, L_0000027e0dbbbd60;  1 drivers
L_0000027e0db5fb78 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027e0db46a60_0 .net/2u *"_ivl_372", 6 0, L_0000027e0db5fb78;  1 drivers
v0000027e0db47960_0 .net *"_ivl_374", 0 0, L_0000027e0dbbb540;  1 drivers
v0000027e0db47780_0 .net *"_ivl_376", 0 0, L_0000027e0dbb7b20;  1 drivers
v0000027e0db46740_0 .net *"_ivl_38", 0 0, L_0000027e0db52d80;  1 drivers
L_0000027e0db5e9c0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027e0db47e60_0 .net/2u *"_ivl_4", 6 0, L_0000027e0db5e9c0;  1 drivers
L_0000027e0db5ebb8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000027e0db470a0_0 .net/2u *"_ivl_40", 6 0, L_0000027e0db5ebb8;  1 drivers
v0000027e0db46b00_0 .net *"_ivl_42", 0 0, L_0000027e0db535a0;  1 drivers
v0000027e0db46100_0 .net *"_ivl_44", 0 0, L_0000027e0da99660;  1 drivers
v0000027e0db46060_0 .net *"_ivl_49", 16 0, L_0000027e0db52e20;  1 drivers
L_0000027e0db5ec00 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v0000027e0db47280_0 .net/2u *"_ivl_51", 16 0, L_0000027e0db5ec00;  1 drivers
v0000027e0db45a20_0 .net *"_ivl_53", 0 0, L_0000027e0db53dc0;  1 drivers
v0000027e0db464c0_0 .net *"_ivl_55", 16 0, L_0000027e0db54680;  1 drivers
L_0000027e0db5ec48 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v0000027e0db476e0_0 .net/2u *"_ivl_57", 16 0, L_0000027e0db5ec48;  1 drivers
v0000027e0db47820_0 .net *"_ivl_59", 0 0, L_0000027e0db52ec0;  1 drivers
v0000027e0db467e0_0 .net *"_ivl_6", 0 0, L_0000027e0db54ae0;  1 drivers
v0000027e0db47f00_0 .net *"_ivl_61", 0 0, L_0000027e0d946620;  1 drivers
v0000027e0db46880_0 .net *"_ivl_63", 16 0, L_0000027e0db54540;  1 drivers
L_0000027e0db5ec90 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v0000027e0db469c0_0 .net/2u *"_ivl_65", 16 0, L_0000027e0db5ec90;  1 drivers
v0000027e0db47140_0 .net *"_ivl_67", 0 0, L_0000027e0db53000;  1 drivers
v0000027e0db46ce0_0 .net *"_ivl_69", 0 0, L_0000027e0d947030;  1 drivers
L_0000027e0db5ecd8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000027e0db46d80_0 .net/2u *"_ivl_71", 6 0, L_0000027e0db5ecd8;  1 drivers
v0000027e0db47fa0_0 .net *"_ivl_73", 0 0, L_0000027e0db53e60;  1 drivers
v0000027e0db45840_0 .net *"_ivl_75", 0 0, L_0000027e0da688f0;  1 drivers
L_0000027e0db5ed20 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db46e20_0 .net/2u *"_ivl_77", 6 0, L_0000027e0db5ed20;  1 drivers
v0000027e0db458e0_0 .net *"_ivl_79", 0 0, L_0000027e0db53640;  1 drivers
v0000027e0db473c0_0 .net *"_ivl_8", 0 0, L_0000027e0da997b0;  1 drivers
L_0000027e0db5ed68 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db45980_0 .net/2u *"_ivl_81", 6 0, L_0000027e0db5ed68;  1 drivers
v0000027e0db45ac0_0 .net *"_ivl_83", 0 0, L_0000027e0db530a0;  1 drivers
v0000027e0db45b60_0 .net *"_ivl_85", 0 0, L_0000027e0d8eaaa0;  1 drivers
L_0000027e0db5edb0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db478c0_0 .net/2u *"_ivl_87", 6 0, L_0000027e0db5edb0;  1 drivers
v0000027e0db45ca0_0 .net *"_ivl_89", 0 0, L_0000027e0db531e0;  1 drivers
v0000027e0db45de0_0 .net *"_ivl_91", 0 0, L_0000027e0d8fcf40;  1 drivers
v0000027e0db45fc0_0 .net *"_ivl_93", 0 0, L_0000027e0dbb7960;  1 drivers
L_0000027e0db5edf8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027e0db45f20_0 .net/2u *"_ivl_99", 6 0, L_0000027e0db5edf8;  1 drivers
v0000027e0db480e0_0 .net "alu_op", 4 0, L_0000027e0db52b00;  alias, 1 drivers
v0000027e0db48d60_0 .net "branch_jump", 3 0, L_0000027e0dbbcbc0;  alias, 1 drivers
v0000027e0db48860_0 .net "data1_alu_sel", 0 0, L_0000027e0dbb7340;  alias, 1 drivers
v0000027e0db48720_0 .net "data2_alu_sel", 0 0, L_0000027e0dbb8370;  alias, 1 drivers
v0000027e0db49120_0 .net "funct3", 2 0, L_0000027e0dbbd660;  1 drivers
v0000027e0db491c0_0 .net "funct3_mux_select", 0 0, L_0000027e0da99890;  1 drivers
v0000027e0db48ea0_0 .net "funct7", 6 0, L_0000027e0dbbd700;  1 drivers
v0000027e0db48f40_0 .net "imm_sel", 3 0, L_0000027e0dbbb900;  alias, 1 drivers
v0000027e0db48680_0 .net "mem_read", 3 0, L_0000027e0db53f00;  alias, 1 drivers
v0000027e0db48fe0_0 .net "mem_write", 2 0, L_0000027e0db53820;  alias, 1 drivers
v0000027e0db49300_0 .net "opcode", 6 0, L_0000027e0dbbd5c0;  1 drivers
v0000027e0db49620_0 .net "reg_write_en", 0 0, L_0000027e0dbb7030;  alias, 1 drivers
v0000027e0db485e0_0 .net "reset", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
v0000027e0db48180_0 .net "wb_sel", 1 0, L_0000027e0dbbcda0;  alias, 1 drivers
L_0000027e0db53be0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5e978;
L_0000027e0db54ae0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5e9c0;
L_0000027e0db54860 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ea08;
L_0000027e0db54a40 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ea50;
L_0000027e0db53280 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ea98;
L_0000027e0db52920 .concat [ 7 7 0 0], L_0000027e0dbbd700, L_0000027e0dbbd5c0;
L_0000027e0db52d80 .cmp/eq 14, L_0000027e0db52920, L_0000027e0db5eb70;
L_0000027e0db535a0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ebb8;
L_0000027e0db52b00 .concat8 [ 3 1 1 0], L_0000027e0db52880, L_0000027e0da99660, L_0000027e0da688f0;
L_0000027e0db52e20 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0db53dc0 .cmp/eq 17, L_0000027e0db52e20, L_0000027e0db5ec00;
L_0000027e0db54680 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0db52ec0 .cmp/eq 17, L_0000027e0db54680, L_0000027e0db5ec48;
L_0000027e0db54540 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0db53000 .cmp/eq 17, L_0000027e0db54540, L_0000027e0db5ec90;
L_0000027e0db53e60 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ecd8;
L_0000027e0db53640 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ed20;
L_0000027e0db530a0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ed68;
L_0000027e0db531e0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5edb0;
L_0000027e0db53140 .delay 1 (30,30,30) L_0000027e0db53140/d;
L_0000027e0db53140/d .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5edf8;
L_0000027e0db53820 .concat8 [ 2 1 0 0], L_0000027e0db53960, L_0000027e0db53140;
L_0000027e0db53960 .delay 2 (30,30,30) L_0000027e0db53960/d;
L_0000027e0db53960/d .part L_0000027e0dbbd660, 0, 2;
L_0000027e0db53a00 .delay 1 (30,30,30) L_0000027e0db53a00/d;
L_0000027e0db53a00/d .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ee40;
L_0000027e0db53f00 .concat8 [ 3 1 0 0], L_0000027e0dbb76c0, L_0000027e0db53a00;
L_0000027e0db54180 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ee88;
L_0000027e0db545e0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5eed0;
L_0000027e0dbbc800 .delay 3 (30,30,30) L_0000027e0dbbc800/d;
L_0000027e0dbbc800/d .functor MUXZ 3, L_0000027e0dbbd660, L_0000027e0db5ef18, L_0000027e0dbb6f50, C4<>;
L_0000027e0dbbcbc0 .concat8 [ 3 1 0 0], L_0000027e0dbbc800, L_0000027e0dbb7650;
L_0000027e0dbbc4e0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5ef60;
L_0000027e0dbbc1c0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5efa8;
L_0000027e0dbbd520 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5eff0;
L_0000027e0dbbd020 .concat [ 3 7 0 0], L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbbf40 .cmp/eq 10, L_0000027e0dbbd020, L_0000027e0db5f038;
L_0000027e0dbbce40 .concat [ 3 7 0 0], L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbd160 .cmp/eq 10, L_0000027e0dbbce40, L_0000027e0db5f080;
L_0000027e0dbbcf80 .concat [ 3 7 0 0], L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbb860 .cmp/eq 10, L_0000027e0dbbcf80, L_0000027e0db5f0c8;
L_0000027e0dbbb720 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbc940 .cmp/eq 17, L_0000027e0dbbb720, L_0000027e0db5f110;
L_0000027e0dbbc260 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbb5e0 .cmp/eq 17, L_0000027e0dbbc260, L_0000027e0db5f158;
L_0000027e0dbbd340 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbc300 .cmp/eq 17, L_0000027e0dbbd340, L_0000027e0db5f1a0;
L_0000027e0dbbca80 .concat [ 7 3 7 0], L_0000027e0dbbd700, L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbc440 .cmp/eq 17, L_0000027e0dbbca80, L_0000027e0db5f1e8;
L_0000027e0dbbb900 .concat8 [ 3 1 0 0], L_0000027e0dbbc120, L_0000027e0dbb8140;
L_0000027e0dbbb7c0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f230;
L_0000027e0dbbd7a0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f2c0;
L_0000027e0dbbbfe0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f350;
L_0000027e0dbbc580 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f3e0;
L_0000027e0dbbb9a0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f470;
L_0000027e0dbbd0c0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f500;
L_0000027e0dbbbea0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f590;
L_0000027e0dbbbe00 .concat [ 3 7 0 0], L_0000027e0dbbd660, L_0000027e0dbbd5c0;
L_0000027e0dbbb680 .cmp/eq 10, L_0000027e0dbbbe00, L_0000027e0db5f620;
L_0000027e0dbbb400 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f6b0;
L_0000027e0dbbc080 .functor MUXZ 3, L_0000027e0db5f740, L_0000027e0db5f6f8, L_0000027e0dbbb400, C4<>;
L_0000027e0dbbcc60 .functor MUXZ 3, L_0000027e0dbbc080, L_0000027e0db5f668, L_0000027e0dbbb680, C4<>;
L_0000027e0dbbd2a0 .functor MUXZ 3, L_0000027e0dbbcc60, L_0000027e0db5f5d8, L_0000027e0dbbbea0, C4<>;
L_0000027e0dbbcee0 .functor MUXZ 3, L_0000027e0dbbd2a0, L_0000027e0db5f548, L_0000027e0dbbd0c0, C4<>;
L_0000027e0dbbb4a0 .functor MUXZ 3, L_0000027e0dbbcee0, L_0000027e0db5f4b8, L_0000027e0dbbb9a0, C4<>;
L_0000027e0dbbc3a0 .functor MUXZ 3, L_0000027e0dbbb4a0, L_0000027e0db5f428, L_0000027e0dbbc580, C4<>;
L_0000027e0dbbd200 .functor MUXZ 3, L_0000027e0dbbc3a0, L_0000027e0db5f398, L_0000027e0dbbbfe0, C4<>;
L_0000027e0dbbc8a0 .functor MUXZ 3, L_0000027e0dbbd200, L_0000027e0db5f308, L_0000027e0dbbd7a0, C4<>;
L_0000027e0dbbc120 .delay 3 (30,30,30) L_0000027e0dbbc120/d;
L_0000027e0dbbc120/d .functor MUXZ 3, L_0000027e0dbbc8a0, L_0000027e0db5f278, L_0000027e0dbbb7c0, C4<>;
L_0000027e0dbbd3e0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f788;
L_0000027e0dbbcb20 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f7d0;
L_0000027e0dbbbb80 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f818;
L_0000027e0dbbd480 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f860;
L_0000027e0dbbd840 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f8a8;
L_0000027e0dbbb220 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f8f0;
L_0000027e0dbbb2c0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f938;
L_0000027e0dbbc620 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f980;
L_0000027e0dbbba40 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5f9c8;
L_0000027e0dbbc6c0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5fa10;
L_0000027e0dbbc760 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5fa58;
L_0000027e0dbbcd00 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5faa0;
L_0000027e0dbbc9e0 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5fae8;
L_0000027e0dbbcda0 .concat8 [ 1 1 0 0], L_0000027e0dbb7810, L_0000027e0dbb7b20;
L_0000027e0dbbbd60 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5fb30;
L_0000027e0dbbb540 .cmp/eq 7, L_0000027e0dbbd5c0, L_0000027e0db5fb78;
S_0000027e0d8b8420 .scope module, "funct3_mux" "mux_3b_2to1" 7 33, 8 3 0, S_0000027e0d8d4390;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "data1";
    .port_info 1 /INPUT 3 "data2";
    .port_info 2 /OUTPUT 3 "out";
    .port_info 3 /INPUT 1 "sel";
L_0000027e0db5eae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e0da995f0 .functor XNOR 1, L_0000027e0da99890, L_0000027e0db5eae0, C4<0>, C4<0>;
v0000027e0db402a0_0 .net/2u *"_ivl_0", 0 0, L_0000027e0db5eae0;  1 drivers
v0000027e0db40480_0 .net *"_ivl_2", 0 0, L_0000027e0da995f0;  1 drivers
v0000027e0db408e0_0 .net "data1", 2 0, L_0000027e0dbbd660;  alias, 1 drivers
L_0000027e0db5eb28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027e0db40ac0_0 .net "data2", 2 0, L_0000027e0db5eb28;  1 drivers
v0000027e0db40b60_0 .net "out", 2 0, L_0000027e0db52880;  1 drivers
v0000027e0db40c00_0 .net "sel", 0 0, L_0000027e0da99890;  alias, 1 drivers
L_0000027e0db52880 .delay 3 (10,10,10) L_0000027e0db52880/d;
L_0000027e0db52880/d .functor MUXZ 3, L_0000027e0dbbd660, L_0000027e0db5eb28, L_0000027e0da995f0, C4<>;
S_0000027e0d8b85b0 .scope module, "ex_mem_pipeline_reg_inst" "ex_mem_pipeline_reg" 3 269, 9 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data2_in";
    .port_info 6 /INPUT 5 "dest_addr_in";
    .port_info 7 /INPUT 3 "mem_write_in";
    .port_info 8 /INPUT 4 "mem_read_in";
    .port_info 9 /INPUT 2 "wb_sel_in";
    .port_info 10 /INPUT 1 "busywait";
    .port_info 11 /OUTPUT 1 "reg_write_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 32 "read_data2_out";
    .port_info 15 /OUTPUT 5 "dest_addr_out";
    .port_info 16 /OUTPUT 3 "mem_write_out";
    .port_info 17 /OUTPUT 4 "mem_read_out";
    .port_info 18 /OUTPUT 2 "wb_sel_out";
v0000027e0db482c0_0 .net "alu_result_in", 31 0, v0000027e0dac7030_0;  alias, 1 drivers
v0000027e0db49080_0 .var "alu_result_out", 31 0;
v0000027e0db49260_0 .net "busywait", 0 0, L_0000027e0da97de0;  alias, 1 drivers
v0000027e0db496c0_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db48900_0 .net "dest_addr_in", 4 0, v0000027e0db49a30_0;  alias, 1 drivers
v0000027e0db487c0_0 .var "dest_addr_out", 4 0;
v0000027e0db48540_0 .net "mem_read_in", 3 0, v0000027e0db49df0_0;  alias, 1 drivers
v0000027e0db493a0_0 .var "mem_read_out", 3 0;
v0000027e0db48a40_0 .net "mem_write_in", 2 0, v0000027e0db4cc30_0;  alias, 1 drivers
v0000027e0db48ae0_0 .var "mem_write_out", 2 0;
v0000027e0db49440_0 .net "pc_in", 31 0, v0000027e0db4d130_0;  alias, 1 drivers
v0000027e0db484a0_0 .var "pc_out", 31 0;
v0000027e0db494e0_0 .net "read_data2_in", 31 0, L_0000027e0dbbf500;  alias, 1 drivers
v0000027e0db48040_0 .var "read_data2_out", 31 0;
v0000027e0db49580_0 .net "reg_write_in", 0 0, v0000027e0db4c910_0;  alias, 1 drivers
v0000027e0db48220_0 .var "reg_write_out", 0 0;
v0000027e0db48360_0 .net "rst", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
v0000027e0db48400_0 .net "wb_sel_in", 1 0, v0000027e0db4c690_0;  alias, 1 drivers
v0000027e0db48b80_0 .var "wb_sel_out", 1 0;
E_0000027e0dac3b00 .event posedge, v0000027e0db496c0_0;
S_0000027e0d8fec00 .scope module, "forwarding_mux_1" "mux_32b_3to1" 3 220, 10 2 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_0000027e0db5fce0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e0db489a0_0 .net/2u *"_ivl_0", 1 0, L_0000027e0db5fce0;  1 drivers
v0000027e0db48cc0_0 .net *"_ivl_2", 0 0, L_0000027e0dbbe380;  1 drivers
L_0000027e0db5fd28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027e0db48e00_0 .net/2u *"_ivl_4", 1 0, L_0000027e0db5fd28;  1 drivers
v0000027e0db4bc90_0 .net *"_ivl_6", 0 0, L_0000027e0dbbf460;  1 drivers
v0000027e0db49e90_0 .net *"_ivl_8", 31 0, L_0000027e0dbbfbe0;  1 drivers
v0000027e0db4b0b0_0 .net "data1", 31 0, v0000027e0db4c9b0_0;  alias, 1 drivers
v0000027e0db4b330_0 .net "data2", 31 0, v0000027e0db49080_0;  alias, 1 drivers
v0000027e0db4abb0_0 .net "data3", 31 0, L_0000027e0dbc05e0;  alias, 1 drivers
v0000027e0db49b70_0 .net "out", 31 0, L_0000027e0dbbf6e0;  alias, 1 drivers
v0000027e0db4a890_0 .net "sel", 1 0, v0000027e0db4ae30_0;  alias, 1 drivers
L_0000027e0dbbe380 .cmp/eq 2, v0000027e0db4ae30_0, L_0000027e0db5fce0;
L_0000027e0dbbf460 .cmp/eq 2, v0000027e0db4ae30_0, L_0000027e0db5fd28;
L_0000027e0dbbfbe0 .functor MUXZ 32, L_0000027e0dbc05e0, v0000027e0db49080_0, L_0000027e0dbbf460, C4<>;
L_0000027e0dbbf6e0 .delay 32 (10,10,10) L_0000027e0dbbf6e0/d;
L_0000027e0dbbf6e0/d .functor MUXZ 32, L_0000027e0dbbfbe0, v0000027e0db4c9b0_0, L_0000027e0dbbe380, C4<>;
S_0000027e0d8fed90 .scope module, "forwarding_mux_2" "mux_32b_3to1" 3 228, 10 2 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_0000027e0db5fd70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e0db4be70_0 .net/2u *"_ivl_0", 1 0, L_0000027e0db5fd70;  1 drivers
v0000027e0db4b650_0 .net *"_ivl_2", 0 0, L_0000027e0dbbf820;  1 drivers
L_0000027e0db5fdb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027e0db4a390_0 .net/2u *"_ivl_4", 1 0, L_0000027e0db5fdb8;  1 drivers
v0000027e0db4b970_0 .net *"_ivl_6", 0 0, L_0000027e0dbbeb00;  1 drivers
v0000027e0db4ba10_0 .net *"_ivl_8", 31 0, L_0000027e0dbbdd40;  1 drivers
v0000027e0db4a750_0 .net "data1", 31 0, v0000027e0db4c7d0_0;  alias, 1 drivers
v0000027e0db49c10_0 .net "data2", 31 0, v0000027e0db49080_0;  alias, 1 drivers
v0000027e0db4b010_0 .net "data3", 31 0, L_0000027e0dbc05e0;  alias, 1 drivers
v0000027e0db49f30_0 .net "out", 31 0, L_0000027e0dbbf500;  alias, 1 drivers
v0000027e0db4aed0_0 .net "sel", 1 0, v0000027e0db4a930_0;  alias, 1 drivers
L_0000027e0dbbf820 .cmp/eq 2, v0000027e0db4a930_0, L_0000027e0db5fd70;
L_0000027e0dbbeb00 .cmp/eq 2, v0000027e0db4a930_0, L_0000027e0db5fdb8;
L_0000027e0dbbdd40 .functor MUXZ 32, L_0000027e0dbc05e0, v0000027e0db49080_0, L_0000027e0dbbeb00, C4<>;
L_0000027e0dbbf500 .delay 32 (10,10,10) L_0000027e0dbbf500/d;
L_0000027e0dbbf500/d .functor MUXZ 32, L_0000027e0dbbdd40, v0000027e0db4c7d0_0, L_0000027e0dbbf820, C4<>;
S_0000027e0d8c9ff0 .scope module, "hazard_unit_inst" "hazard_unit" 3 163, 11 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "addr1";
    .port_info 1 /INPUT 5 "addr2";
    .port_info 2 /INPUT 5 "ex_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "ex_we";
    .port_info 5 /INPUT 1 "mem_we";
    .port_info 6 /INPUT 1 "ex_memr";
    .port_info 7 /INPUT 1 "mem_memr";
    .port_info 8 /OUTPUT 2 "forwarding_data1sel";
    .port_info 9 /OUTPUT 2 "forwarding_data2sel";
    .port_info 10 /OUTPUT 1 "bubble";
    .port_info 11 /OUTPUT 1 "stall";
L_0000027e0dbb7f80 .functor AND 1, L_0000027e0dbbb0e0, L_0000027e0dbbb360, C4<1>, C4<1>;
L_0000027e0dbb6b60 .functor AND 1, L_0000027e0dbbbae0, L_0000027e0dbbbcc0, C4<1>, C4<1>;
L_0000027e0dbb7110 .functor OR 1, L_0000027e0dbb7f80, L_0000027e0dbb6b60, C4<0>, C4<0>;
L_0000027e0dbb7dc0 .functor AND 1, L_0000027e0dbbe740, L_0000027e0dbb7110, C4<1>, C4<1>;
v0000027e0db4af70_0 .net *"_ivl_0", 0 0, L_0000027e0dbbb0e0;  1 drivers
v0000027e0db4bab0_0 .net *"_ivl_11", 0 0, L_0000027e0dbb7f80;  1 drivers
v0000027e0db4b470_0 .net *"_ivl_12", 0 0, L_0000027e0dbbbae0;  1 drivers
v0000027e0db4a610_0 .net *"_ivl_14", 31 0, L_0000027e0dbbbc20;  1 drivers
L_0000027e0db5fc50 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db4a110_0 .net *"_ivl_17", 26 0, L_0000027e0db5fc50;  1 drivers
L_0000027e0db5fc98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db4a250_0 .net/2u *"_ivl_18", 31 0, L_0000027e0db5fc98;  1 drivers
v0000027e0db4b150_0 .net *"_ivl_2", 31 0, L_0000027e0dbbb180;  1 drivers
v0000027e0db4a1b0_0 .net *"_ivl_20", 0 0, L_0000027e0dbbbcc0;  1 drivers
v0000027e0db4b830_0 .net *"_ivl_23", 0 0, L_0000027e0dbb6b60;  1 drivers
v0000027e0db4ad90_0 .net *"_ivl_25", 0 0, L_0000027e0dbb7110;  1 drivers
L_0000027e0db5fbc0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db4a430_0 .net *"_ivl_5", 26 0, L_0000027e0db5fbc0;  1 drivers
L_0000027e0db5fc08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e0db4a9d0_0 .net/2u *"_ivl_6", 31 0, L_0000027e0db5fc08;  1 drivers
v0000027e0db4bb50_0 .net *"_ivl_8", 0 0, L_0000027e0dbbb360;  1 drivers
v0000027e0db4b510_0 .net "addr1", 4 0, L_0000027e0dbbdc00;  1 drivers
v0000027e0db49fd0_0 .net "addr2", 4 0, L_0000027e0dbbe920;  1 drivers
v0000027e0db4bbf0_0 .var "bubble", 0 0;
v0000027e0db4bf10_0 .net "ex_memr", 0 0, L_0000027e0dbbe740;  1 drivers
v0000027e0db4a070_0 .net "ex_rd", 4 0, v0000027e0db49a30_0;  alias, 1 drivers
v0000027e0db4b1f0_0 .net "ex_we", 0 0, v0000027e0db4c910_0;  alias, 1 drivers
v0000027e0db4bd30_0 .var "forwarding_data1sel", 1 0;
v0000027e0db49cb0_0 .var "forwarding_data2sel", 1 0;
v0000027e0db4b790_0 .net "load_use_hazard", 0 0, L_0000027e0dbb7dc0;  1 drivers
v0000027e0db4a7f0_0 .net "mem_memr", 0 0, L_0000027e0dbbe2e0;  1 drivers
v0000027e0db4b8d0_0 .net "mem_rd", 4 0, v0000027e0db487c0_0;  alias, 1 drivers
v0000027e0db4b6f0_0 .net "mem_we", 0 0, v0000027e0db48220_0;  alias, 1 drivers
v0000027e0db49d50_0 .var "stall", 0 0;
E_0000027e0dac32c0/0 .event anyedge, v0000027e0db4b790_0, v0000027e0db49580_0, v0000027e0db48900_0, v0000027e0db4b510_0;
E_0000027e0dac32c0/1 .event anyedge, v0000027e0db49fd0_0, v0000027e0db48220_0, v0000027e0db487c0_0;
E_0000027e0dac32c0 .event/or E_0000027e0dac32c0/0, E_0000027e0dac32c0/1;
L_0000027e0dbbb0e0 .cmp/eq 5, L_0000027e0dbbdc00, v0000027e0db49a30_0;
L_0000027e0dbbb180 .concat [ 5 27 0 0], v0000027e0db49a30_0, L_0000027e0db5fbc0;
L_0000027e0dbbb360 .cmp/ne 32, L_0000027e0dbbb180, L_0000027e0db5fc08;
L_0000027e0dbbbae0 .cmp/eq 5, L_0000027e0dbbe920, v0000027e0db49a30_0;
L_0000027e0dbbbc20 .concat [ 5 27 0 0], v0000027e0db49a30_0, L_0000027e0db5fc50;
L_0000027e0dbbbcc0 .cmp/ne 32, L_0000027e0dbbbc20, L_0000027e0db5fc98;
S_0000027e0d8ca180 .scope module, "id_ex_pipeline_reg_inst" "id_ex_pipeline_reg" 3 179, 12 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en_in";
    .port_info 3 /INPUT 1 "data1_alu_sel_in";
    .port_info 4 /INPUT 1 "data2_alu_sel_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "read_data1_in";
    .port_info 7 /INPUT 32 "read_data2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "dest_addr_in";
    .port_info 10 /INPUT 5 "aluop_in";
    .port_info 11 /INPUT 4 "branch_jump_in";
    .port_info 12 /INPUT 3 "mem_write_in";
    .port_info 13 /INPUT 4 "mem_read_in";
    .port_info 14 /INPUT 2 "wb_sel_in";
    .port_info 15 /INPUT 2 "data1sel_in";
    .port_info 16 /INPUT 2 "data2sel_in";
    .port_info 17 /INPUT 1 "busywait";
    .port_info 18 /OUTPUT 1 "reg_write_en_out";
    .port_info 19 /OUTPUT 1 "data1_alu_sel_out";
    .port_info 20 /OUTPUT 1 "data2_alu_sel_out";
    .port_info 21 /OUTPUT 32 "pc_out";
    .port_info 22 /OUTPUT 32 "read_data1_out";
    .port_info 23 /OUTPUT 32 "read_data2_out";
    .port_info 24 /OUTPUT 32 "imm_out";
    .port_info 25 /OUTPUT 5 "dest_addr_out";
    .port_info 26 /OUTPUT 5 "aluop_out";
    .port_info 27 /OUTPUT 4 "branch_jump_out";
    .port_info 28 /OUTPUT 3 "mem_write_out";
    .port_info 29 /OUTPUT 4 "mem_read_out";
    .port_info 30 /OUTPUT 2 "wb_sel_out";
    .port_info 31 /OUTPUT 2 "data1sel_out";
    .port_info 32 /OUTPUT 2 "data2sel_out";
v0000027e0db4b5b0_0 .net "aluop_in", 4 0, L_0000027e0db52b00;  alias, 1 drivers
v0000027e0db4bdd0_0 .var "aluop_out", 4 0;
v0000027e0db4bfb0_0 .net "branch_jump_in", 3 0, L_0000027e0dbbcbc0;  alias, 1 drivers
v0000027e0db4a570_0 .var "branch_jump_out", 3 0;
v0000027e0db4b290_0 .net "busywait", 0 0, L_0000027e0da97de0;  alias, 1 drivers
v0000027e0db4b3d0_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db49850_0 .net "data1_alu_sel_in", 0 0, L_0000027e0dbb7340;  alias, 1 drivers
v0000027e0db4aa70_0 .var "data1_alu_sel_out", 0 0;
v0000027e0db4ab10_0 .net "data1sel_in", 1 0, v0000027e0db4bd30_0;  alias, 1 drivers
v0000027e0db4ae30_0 .var "data1sel_out", 1 0;
v0000027e0db498f0_0 .net "data2_alu_sel_in", 0 0, L_0000027e0dbb8370;  alias, 1 drivers
v0000027e0db49990_0 .var "data2_alu_sel_out", 0 0;
v0000027e0db4ac50_0 .net "data2sel_in", 1 0, v0000027e0db49cb0_0;  alias, 1 drivers
v0000027e0db4a930_0 .var "data2sel_out", 1 0;
v0000027e0db4acf0_0 .net "dest_addr_in", 4 0, L_0000027e0dbbea60;  1 drivers
v0000027e0db49a30_0 .var "dest_addr_out", 4 0;
v0000027e0db4a6b0_0 .net "imm_in", 31 0, v0000027e0db4e800_0;  alias, 1 drivers
v0000027e0db49ad0_0 .var "imm_out", 31 0;
v0000027e0db4a2f0_0 .net "mem_read_in", 3 0, L_0000027e0db53f00;  alias, 1 drivers
v0000027e0db49df0_0 .var "mem_read_out", 3 0;
v0000027e0db4a4d0_0 .net "mem_write_in", 2 0, L_0000027e0db53820;  alias, 1 drivers
v0000027e0db4cc30_0 .var "mem_write_out", 2 0;
v0000027e0db4cff0_0 .net "pc_in", 31 0, v0000027e0db4caf0_0;  alias, 1 drivers
v0000027e0db4d130_0 .var "pc_out", 31 0;
v0000027e0db4c5f0_0 .net "read_data1_in", 31 0, L_0000027e0da99740;  alias, 1 drivers
v0000027e0db4c9b0_0 .var "read_data1_out", 31 0;
v0000027e0db4d6d0_0 .net "read_data2_in", 31 0, L_0000027e0da996d0;  alias, 1 drivers
v0000027e0db4c7d0_0 .var "read_data2_out", 31 0;
v0000027e0db4ce10_0 .net "reg_write_en_in", 0 0, L_0000027e0dbb7030;  alias, 1 drivers
v0000027e0db4c910_0 .var "reg_write_en_out", 0 0;
v0000027e0db4cb90_0 .net "rst", 0 0, L_0000027e0dbb7a40;  1 drivers
v0000027e0db4c050_0 .net "wb_sel_in", 1 0, L_0000027e0dbbcda0;  alias, 1 drivers
v0000027e0db4c690_0 .var "wb_sel_out", 1 0;
S_0000027e0d8ec990 .scope module, "if_id_pipeline_reg_inst" "if_id_pipeline_reg" 3 103, 13 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /INPUT 1 "busywait";
v0000027e0db4c4b0_0 .net "busywait", 0 0, L_0000027e0da990b0;  1 drivers
v0000027e0db4c870_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db4c0f0_0 .net "instr_in", 31 0, v0000027e0db55260_0;  alias, 1 drivers
v0000027e0db4ccd0_0 .var "instr_out", 31 0;
v0000027e0db4c2d0_0 .net "pc_in", 31 0, v0000027e0db4dd60_0;  alias, 1 drivers
v0000027e0db4caf0_0 .var "pc_out", 31 0;
v0000027e0db4d590_0 .net "rst", 0 0, L_0000027e0da98e80;  1 drivers
S_0000027e0d8ecb20 .scope module, "mem_wb_pipeline_reg_inst" "mem_wb_pipeline_reg" 3 309, 14 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "mem_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "dest_addr_in";
    .port_info 7 /INPUT 2 "wb_sel_in";
    .port_info 8 /INPUT 1 "busywait";
    .port_info 9 /OUTPUT 1 "reg_write_out";
    .port_info 10 /OUTPUT 32 "pc_out";
    .port_info 11 /OUTPUT 32 "mem_data_out";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 5 "dest_addr_out";
    .port_info 14 /OUTPUT 2 "wb_sel_out";
v0000027e0db4cd70_0 .net "alu_result_in", 31 0, v0000027e0db49080_0;  alias, 1 drivers
v0000027e0db4ca50_0 .var "alu_result_out", 31 0;
v0000027e0db4c410_0 .net "busywait", 0 0, L_0000027e0da97de0;  alias, 1 drivers
v0000027e0db4d450_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db4ceb0_0 .net "dest_addr_in", 4 0, v0000027e0db487c0_0;  alias, 1 drivers
v0000027e0db4cf50_0 .var "dest_addr_out", 4 0;
v0000027e0db4d090_0 .net "mem_data_in", 31 0, v0000027e0db55da0_0;  alias, 1 drivers
v0000027e0db4d4f0_0 .var "mem_data_out", 31 0;
v0000027e0db4d1d0_0 .net "pc_in", 31 0, v0000027e0db484a0_0;  alias, 1 drivers
v0000027e0db4c730_0 .var "pc_out", 31 0;
v0000027e0db4d270_0 .net "reg_write_in", 0 0, v0000027e0db48220_0;  alias, 1 drivers
v0000027e0db4d3b0_0 .var "reg_write_out", 0 0;
v0000027e0db4d310_0 .net "rst", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
v0000027e0db4c190_0 .net "wb_sel_in", 1 0, v0000027e0db48b80_0;  alias, 1 drivers
v0000027e0db4d630_0 .var "wb_sel_out", 1 0;
S_0000027e0d91e410 .scope module, "pc_inst" "pc" 3 88, 15 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 1 "busywait";
v0000027e0db4c230_0 .net "busywait", 0 0, L_0000027e0da98f60;  1 drivers
v0000027e0db4c370_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db4c550_0 .net "pc_in", 31 0, L_0000027e0db54b80;  alias, 1 drivers
v0000027e0db4dd60_0 .var "pc_out", 31 0;
v0000027e0db4fa20_0 .net "rst", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
S_0000027e0db51b80 .scope module, "pc_mux" "mux_32b_2to1" 3 80, 5 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000027e0db5e858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e0da98da0 .functor XNOR 1, v0000027e0db40200_0, L_0000027e0db5e858, C4<0>, C4<0>;
v0000027e0db4dcc0_0 .net/2u *"_ivl_0", 0 0, L_0000027e0db5e858;  1 drivers
v0000027e0db4de00_0 .net *"_ivl_2", 0 0, L_0000027e0da98da0;  1 drivers
v0000027e0db4f8e0_0 .net "data1", 31 0, L_0000027e0db529c0;  alias, 1 drivers
v0000027e0db4f7a0_0 .net "data2", 31 0, v0000027e0dac7030_0;  alias, 1 drivers
v0000027e0db4e6c0_0 .net "out", 31 0, L_0000027e0db54b80;  alias, 1 drivers
v0000027e0db4f660_0 .net "sel", 0 0, v0000027e0db40200_0;  alias, 1 drivers
L_0000027e0db54b80 .delay 32 (10,10,10) L_0000027e0db54b80/d;
L_0000027e0db54b80/d .functor MUXZ 32, L_0000027e0db529c0, v0000027e0dac7030_0, L_0000027e0da98da0, C4<>;
S_0000027e0db51d10 .scope module, "pc_plus_4" "adder_32b_4" 3 97, 16 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000027e0db5e8a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027e0db4dc20_0 .net/2u *"_ivl_0", 31 0, L_0000027e0db5e8a0;  1 drivers
v0000027e0db4da40_0 .net "data", 31 0, v0000027e0db4dd60_0;  alias, 1 drivers
v0000027e0db4f520_0 .net "out", 31 0, L_0000027e0db529c0;  alias, 1 drivers
L_0000027e0db529c0 .delay 32 (10,10,10) L_0000027e0db529c0/d;
L_0000027e0db529c0/d .arith/sum 32, v0000027e0db4dd60_0, L_0000027e0db5e8a0;
S_0000027e0db52350 .scope module, "pc_plus_4_ma" "adder_32b_4" 3 296, 16 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000027e0db603a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027e0db4dea0_0 .net/2u *"_ivl_0", 31 0, L_0000027e0db603a0;  1 drivers
v0000027e0db4db80_0 .net "data", 31 0, v0000027e0db484a0_0;  alias, 1 drivers
v0000027e0db4e300_0 .net "out", 31 0, L_0000027e0dbc02c0;  alias, 1 drivers
L_0000027e0dbc02c0 .delay 32 (10,10,10) L_0000027e0dbc02c0/d;
L_0000027e0dbc02c0/d .arith/sum 32, v0000027e0db484a0_0, L_0000027e0db603a0;
S_0000027e0db51860 .scope module, "reg_files_inst" "reg_files" 3 121, 17 3 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /OUTPUT 32 "data1";
    .port_info 5 /OUTPUT 32 "data2";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 32 "wd";
    .port_info 8 /INPUT 5 "waddr";
L_0000027e0da99740/d .functor BUFZ 32, L_0000027e0db54400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0da99740 .delay 32 (10,10,10) L_0000027e0da99740/d;
L_0000027e0da996d0/d .functor BUFZ 32, L_0000027e0db54d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e0da996d0 .delay 32 (10,10,10) L_0000027e0da996d0/d;
v0000027e0db4fac0_0 .net *"_ivl_0", 31 0, L_0000027e0db54400;  1 drivers
v0000027e0db4df40_0 .net *"_ivl_10", 6 0, L_0000027e0db52a60;  1 drivers
L_0000027e0db5e930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e0db4e120_0 .net *"_ivl_13", 1 0, L_0000027e0db5e930;  1 drivers
v0000027e0db4f5c0_0 .net *"_ivl_2", 6 0, L_0000027e0db53460;  1 drivers
L_0000027e0db5e8e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e0db4e580_0 .net *"_ivl_5", 1 0, L_0000027e0db5e8e8;  1 drivers
v0000027e0db4e3a0_0 .net *"_ivl_8", 31 0, L_0000027e0db54d60;  1 drivers
v0000027e0db4f700_0 .net "addr1", 4 0, L_0000027e0db53d20;  1 drivers
v0000027e0db4f840_0 .net "addr2", 4 0, L_0000027e0db52f60;  1 drivers
v0000027e0db4fb60_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db4d9a0_0 .net "data1", 31 0, L_0000027e0da99740;  alias, 1 drivers
v0000027e0db4e620_0 .net "data2", 31 0, L_0000027e0da996d0;  alias, 1 drivers
v0000027e0db4eee0 .array "mem", 0 31, 31 0;
v0000027e0db4ef80_0 .net "rst", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
v0000027e0db4e260_0 .net "waddr", 4 0, v0000027e0db4cf50_0;  alias, 1 drivers
v0000027e0db4e9e0_0 .net "wd", 31 0, L_0000027e0dbc05e0;  alias, 1 drivers
v0000027e0db4fca0_0 .net "we", 0 0, v0000027e0db4d3b0_0;  alias, 1 drivers
E_0000027e0dac3540 .event negedge, v0000027e0db496c0_0;
L_0000027e0db54400 .array/port v0000027e0db4eee0, L_0000027e0db53460;
L_0000027e0db53460 .concat [ 5 2 0 0], L_0000027e0db53d20, L_0000027e0db5e8e8;
L_0000027e0db54d60 .array/port v0000027e0db4eee0, L_0000027e0db52a60;
L_0000027e0db52a60 .concat [ 5 2 0 0], L_0000027e0db52f60, L_0000027e0db5e930;
S_0000027e0db51ea0 .scope module, "sign_extender_inst" "sign_extender" 3 134, 18 9 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 4 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_ext";
v0000027e0db4fc00_0 .net "TYPE1", 19 0, L_0000027e0db544a0;  1 drivers
v0000027e0db4f0c0_0 .net "TYPE3", 11 0, L_0000027e0db54720;  1 drivers
v0000027e0db4f980_0 .net "TYPE5", 11 0, L_0000027e0db53500;  1 drivers
v0000027e0db4ed00_0 .net "TYPE6", 4 0, L_0000027e0db54360;  1 drivers
v0000027e0db4fe80_0 .net *"_ivl_5", 6 0, L_0000027e0db54ea0;  1 drivers
v0000027e0db4f020_0 .net *"_ivl_7", 4 0, L_0000027e0db53aa0;  1 drivers
v0000027e0db4e800_0 .var "imm_ext", 31 0;
v0000027e0db4ebc0_0 .net "imm_sel", 3 0, L_0000027e0dbbb900;  alias, 1 drivers
v0000027e0db4dfe0_0 .net "inst", 31 0, v0000027e0db4ccd0_0;  alias, 1 drivers
E_0000027e0dac3dc0/0 .event anyedge, v0000027e0db48f40_0, v0000027e0db4fc00_0, v0000027e0db4ccd0_0, v0000027e0db4f0c0_0;
E_0000027e0dac3dc0/1 .event anyedge, v0000027e0db4f980_0, v0000027e0db4ed00_0;
E_0000027e0dac3dc0 .event/or E_0000027e0dac3dc0/0, E_0000027e0dac3dc0/1;
L_0000027e0db544a0 .part v0000027e0db4ccd0_0, 12, 20;
L_0000027e0db54720 .part v0000027e0db4ccd0_0, 20, 12;
L_0000027e0db54ea0 .part v0000027e0db4ccd0_0, 25, 7;
L_0000027e0db53aa0 .part v0000027e0db4ccd0_0, 7, 5;
L_0000027e0db53500 .concat [ 5 7 0 0], L_0000027e0db53aa0, L_0000027e0db54ea0;
L_0000027e0db54360 .part v0000027e0db4ccd0_0, 20, 5;
S_0000027e0db52030 .scope module, "wb_mux" "mux_32b_3to1" 3 330, 10 2 0, S_0000027e0d8dcbf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_0000027e0db603e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e0db4f340_0 .net/2u *"_ivl_0", 1 0, L_0000027e0db603e8;  1 drivers
v0000027e0db4fd40_0 .net *"_ivl_2", 0 0, L_0000027e0dbc0540;  1 drivers
L_0000027e0db60430 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027e0db4e080_0 .net/2u *"_ivl_4", 1 0, L_0000027e0db60430;  1 drivers
v0000027e0db4f2a0_0 .net *"_ivl_6", 0 0, L_0000027e0dbc0180;  1 drivers
v0000027e0db4e8a0_0 .net *"_ivl_8", 31 0, L_0000027e0dbc04a0;  1 drivers
v0000027e0db4e4e0_0 .net "data1", 31 0, v0000027e0db4d4f0_0;  alias, 1 drivers
v0000027e0db4ff20_0 .net "data2", 31 0, v0000027e0db4ca50_0;  alias, 1 drivers
v0000027e0db4e440_0 .net "data3", 31 0, v0000027e0db4c730_0;  alias, 1 drivers
v0000027e0db4e1c0_0 .net "out", 31 0, L_0000027e0dbc05e0;  alias, 1 drivers
v0000027e0db4fde0_0 .net "sel", 1 0, v0000027e0db4d630_0;  alias, 1 drivers
L_0000027e0dbc0540 .cmp/eq 2, v0000027e0db4d630_0, L_0000027e0db603e8;
L_0000027e0dbc0180 .cmp/eq 2, v0000027e0db4d630_0, L_0000027e0db60430;
L_0000027e0dbc04a0 .functor MUXZ 32, v0000027e0db4c730_0, v0000027e0db4ca50_0, L_0000027e0dbc0180, C4<>;
L_0000027e0dbc05e0 .delay 32 (10,10,10) L_0000027e0dbc05e0/d;
L_0000027e0dbc05e0/d .functor MUXZ 32, L_0000027e0dbc04a0, v0000027e0db4d4f0_0, L_0000027e0dbc0540, C4<>;
S_0000027e0db521c0 .scope module, "dmem_inst" "dmem" 2 43, 19 3 0, S_0000027e0d8e48e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0000027e0db55d00_0 .net "address", 31 0, L_0000027e0dbb7d50;  alias, 1 drivers
v0000027e0db562a0_0 .var "busywait", 0 0;
v0000027e0db56020_0 .net "clock", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db55940_0 .var/i "i", 31 0;
v0000027e0db565c0 .array "memory_array", 0 255, 7 0;
v0000027e0db56520_0 .net "read", 3 0, L_0000027e0dbb7c70;  alias, 1 drivers
v0000027e0db563e0_0 .var "readaccess", 0 0;
v0000027e0db55da0_0 .var "readdata", 31 0;
v0000027e0db56200_0 .net "reset", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
v0000027e0db55e40_0 .net "write", 2 0, L_0000027e0dbb7420;  alias, 1 drivers
v0000027e0db55ee0_0 .var "writeaccess", 0 0;
v0000027e0db56660_0 .net "writedata", 31 0, L_0000027e0dbb7e30;  alias, 1 drivers
S_0000027e0db524e0 .scope module, "imem_inst" "imem" 2 35, 20 10 0, S_0000027e0d8e48e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
v0000027e0db56700_0 .net "clk", 0 0, v0000027e0db536e0_0;  alias, 1 drivers
v0000027e0db55260_0 .var "instr", 31 0;
v0000027e0db55300 .array "mem", 1023 0, 31 0;
v0000027e0db55580_0 .net "pc", 31 0, v0000027e0db4dd60_0;  alias, 1 drivers
v0000027e0db55620_0 .net "rst", 0 0, v0000027e0db54fe0_0;  alias, 1 drivers
S_0000027e0d8e4a70 .scope module, "mux_32b_4to1" "mux_32b_4to1" 21 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /INPUT 32 "data4";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /INPUT 2 "sel";
L_0000027e0db60478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e0db533c0_0 .net/2u *"_ivl_0", 1 0, L_0000027e0db60478;  1 drivers
v0000027e0db52c40_0 .net *"_ivl_10", 0 0, L_0000027e0dbb9f60;  1 drivers
v0000027e0db54cc0_0 .net *"_ivl_12", 31 0, L_0000027e0dbb92e0;  1 drivers
v0000027e0db53c80_0 .net *"_ivl_14", 31 0, L_0000027e0dbb9600;  1 drivers
v0000027e0db52ba0_0 .net *"_ivl_2", 0 0, L_0000027e0dbc0680;  1 drivers
L_0000027e0db604c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027e0db53b40_0 .net/2u *"_ivl_4", 1 0, L_0000027e0db604c0;  1 drivers
v0000027e0db549a0_0 .net *"_ivl_6", 0 0, L_0000027e0dbb8a20;  1 drivers
L_0000027e0db60508 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027e0db52ce0_0 .net/2u *"_ivl_8", 1 0, L_0000027e0db60508;  1 drivers
o0000027e0daf8348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027e0db538c0_0 .net "data1", 31 0, o0000027e0daf8348;  0 drivers
o0000027e0daf8378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027e0db53fa0_0 .net "data2", 31 0, o0000027e0daf8378;  0 drivers
o0000027e0daf83a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027e0db54220_0 .net "data3", 31 0, o0000027e0daf83a8;  0 drivers
o0000027e0daf83d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027e0db54040_0 .net "data4", 31 0, o0000027e0daf83d8;  0 drivers
v0000027e0db542c0_0 .net "out", 31 0, L_0000027e0dbb9a60;  1 drivers
o0000027e0daf8438 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027e0db54e00_0 .net "sel", 1 0, o0000027e0daf8438;  0 drivers
L_0000027e0dbc0680 .cmp/eq 2, o0000027e0daf8438, L_0000027e0db60478;
L_0000027e0dbb8a20 .cmp/eq 2, o0000027e0daf8438, L_0000027e0db604c0;
L_0000027e0dbb9f60 .cmp/eq 2, o0000027e0daf8438, L_0000027e0db60508;
L_0000027e0dbb92e0 .functor MUXZ 32, o0000027e0daf83d8, o0000027e0daf83a8, L_0000027e0dbb9f60, C4<>;
L_0000027e0dbb9600 .functor MUXZ 32, L_0000027e0dbb92e0, o0000027e0daf8378, L_0000027e0dbb8a20, C4<>;
L_0000027e0dbb9a60 .delay 32 (10,10,10) L_0000027e0dbb9a60/d;
L_0000027e0dbb9a60/d .functor MUXZ 32, L_0000027e0dbb9600, o0000027e0daf8348, L_0000027e0dbc0680, C4<>;
    .scope S_0000027e0d91e410;
T_0 ;
    %wait E_0000027e0dac3b00;
    %load/vec4 v0000027e0db4fa20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4dd60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027e0db4c230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %delay 10, 0;
    %load/vec4 v0000027e0db4c550_0;
    %assign/vec4 v0000027e0db4dd60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027e0d8ec990;
T_1 ;
    %wait E_0000027e0dac3b00;
    %load/vec4 v0000027e0db4d590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4caf0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4ccd0_0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027e0db4c4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027e0db4c2d0_0;
    %assign/vec4 v0000027e0db4caf0_0, 10;
    %load/vec4 v0000027e0db4c0f0_0;
    %assign/vec4 v0000027e0db4ccd0_0, 10;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027e0db51860;
T_2 ;
    %wait E_0000027e0dac3540;
    %load/vec4 v0000027e0db4ef80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e0db4eee0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027e0db4fca0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v0000027e0db4e260_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 20, 0;
    %load/vec4 v0000027e0db4e9e0_0;
    %load/vec4 v0000027e0db4e260_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027e0db4eee0, 4, 0;
T_2.2 ;
T_2.1 ;
    %vpi_call 17 54 "$display", "mem[0] = %d, mem[1] = %d, mem[2] = %d, mem[3] = %d, mem[4] = %d, mem[5] = %d, mem[6] = %d", &A<v0000027e0db4eee0, 0>, &A<v0000027e0db4eee0, 1>, &A<v0000027e0db4eee0, 2>, &A<v0000027e0db4eee0, 3>, &A<v0000027e0db4eee0, 4>, &A<v0000027e0db4eee0, 5>, &A<v0000027e0db4eee0, 6> {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000027e0db51ea0;
T_3 ;
    %wait E_0000027e0dac3dc0;
    %load/vec4 v0000027e0db4ebc0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0000027e0db4fc00_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0000027e0db4ebc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0000027e0db4fc00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027e0db4e800_0, 0, 32;
T_3.9 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000027e0db4ebc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000027e0db4f0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000027e0db4f0c0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000027e0db4f0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db4e800_0, 0, 32;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000027e0db4ebc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000027e0db4f980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000027e0db4dfe0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027e0db4f980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db4e800_0, 0, 32;
T_3.13 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000027e0db4ed00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db4e800_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027e0d8c9ff0;
T_4 ;
    %wait E_0000027e0dac32c0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027e0db4bd30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027e0db49cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db4bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db49d50_0, 0, 1;
    %load/vec4 v0000027e0db4b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e0db49d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e0db4bbf0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027e0db4b1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000027e0db4a070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027e0db4b510_0;
    %load/vec4 v0000027e0db4a070_0;
    %cmp/e;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027e0db4bd30_0, 0, 2;
T_4.5 ;
    %load/vec4 v0000027e0db49fd0_0;
    %load/vec4 v0000027e0db4a070_0;
    %cmp/e;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027e0db49cb0_0, 0, 2;
T_4.7 ;
T_4.2 ;
    %load/vec4 v0000027e0db4b6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0000027e0db4b8d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0000027e0db4b510_0;
    %load/vec4 v0000027e0db4b8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.14, 4;
    %load/vec4 v0000027e0db4b1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v0000027e0db4b510_0;
    %load/vec4 v0000027e0db4a070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %nor/r;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027e0db4bd30_0, 0, 2;
T_4.12 ;
    %load/vec4 v0000027e0db49fd0_0;
    %load/vec4 v0000027e0db4b8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0000027e0db4b1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0000027e0db49fd0_0;
    %load/vec4 v0000027e0db4a070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.19;
    %nor/r;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027e0db49cb0_0, 0, 2;
T_4.16 ;
T_4.9 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027e0d8ca180;
T_5 ;
    %wait E_0000027e0dac3b00;
    %load/vec4 v0000027e0db4cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e0db4c910_0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e0db4aa70_0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e0db49990_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4d130_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4c9b0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4c7d0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db49ad0_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027e0db49a30_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027e0db4bdd0_0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027e0db4cc30_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027e0db4a570_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027e0db49df0_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027e0db4c690_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027e0db4ae30_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027e0db4a930_0, 10;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027e0db4b290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027e0db4ce10_0;
    %assign/vec4 v0000027e0db4c910_0, 10;
    %load/vec4 v0000027e0db49850_0;
    %assign/vec4 v0000027e0db4aa70_0, 10;
    %load/vec4 v0000027e0db498f0_0;
    %assign/vec4 v0000027e0db49990_0, 10;
    %load/vec4 v0000027e0db4cff0_0;
    %assign/vec4 v0000027e0db4d130_0, 10;
    %load/vec4 v0000027e0db4c5f0_0;
    %assign/vec4 v0000027e0db4c9b0_0, 10;
    %load/vec4 v0000027e0db4d6d0_0;
    %assign/vec4 v0000027e0db4c7d0_0, 10;
    %load/vec4 v0000027e0db4a6b0_0;
    %assign/vec4 v0000027e0db49ad0_0, 10;
    %load/vec4 v0000027e0db4acf0_0;
    %assign/vec4 v0000027e0db49a30_0, 10;
    %load/vec4 v0000027e0db4b5b0_0;
    %assign/vec4 v0000027e0db4bdd0_0, 10;
    %load/vec4 v0000027e0db4a4d0_0;
    %assign/vec4 v0000027e0db4cc30_0, 10;
    %load/vec4 v0000027e0db4bfb0_0;
    %assign/vec4 v0000027e0db4a570_0, 10;
    %load/vec4 v0000027e0db4a2f0_0;
    %assign/vec4 v0000027e0db49df0_0, 10;
    %load/vec4 v0000027e0db4c050_0;
    %assign/vec4 v0000027e0db4c690_0, 10;
    %load/vec4 v0000027e0db4ab10_0;
    %assign/vec4 v0000027e0db4ae30_0, 10;
    %load/vec4 v0000027e0db4ac50_0;
    %assign/vec4 v0000027e0db4a930_0, 10;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027e0d8dcd80;
T_6 ;
    %wait E_0000027e0dac3c80;
    %load/vec4 v0000027e0dac59b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %load/vec4 v0000027e0dac59b0_0;
    %parti/s 2, 3, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v0000027e0db411a0_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
T_6.21 ;
    %jmp T_6.19;
T_6.0 ;
    %load/vec4 v0000027e0db3de30_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.1 ;
    %load/vec4 v0000027e0db3ff80_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.2 ;
    %load/vec4 v0000027e0db3f940_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.3 ;
    %load/vec4 v0000027e0db407a0_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.4 ;
    %load/vec4 v0000027e0db3fa80_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.5 ;
    %load/vec4 v0000027e0db40020_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.6 ;
    %load/vec4 v0000027e0db41240_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.7 ;
    %load/vec4 v0000027e0db40660_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.8 ;
    %load/vec4 v0000027e0db3fe40_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.9 ;
    %load/vec4 v0000027e0db3fda0_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.10 ;
    %load/vec4 v0000027e0db40340_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.11 ;
    %load/vec4 v0000027e0db41060_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.12 ;
    %load/vec4 v0000027e0db40f20_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.13 ;
    %load/vec4 v0000027e0db41380_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.14 ;
    %load/vec4 v0000027e0db40980_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.15 ;
    %load/vec4 v0000027e0db405c0_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.16 ;
    %load/vec4 v0000027e0db3fee0_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.17 ;
    %load/vec4 v0000027e0db41600_0;
    %store/vec4 v0000027e0dac7030_0, 0, 32;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027e0d8d4200;
T_7 ;
    %wait E_0000027e0dac3980;
    %delay 20, 0;
    %load/vec4 v0000027e0db3fc60_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027e0db3fc60_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0000027e0db416a0_0;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0000027e0db3fd00_0;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0000027e0db40840_0;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0000027e0db3fb20_0;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0000027e0db3fbc0_0;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0000027e0db403e0_0;
    %store/vec4 v0000027e0db40200_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db40200_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027e0d8b85b0;
T_8 ;
    %wait E_0000027e0dac3b00;
    %load/vec4 v0000027e0db48360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e0db48220_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027e0db487c0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db484a0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db49080_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db48040_0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027e0db48ae0_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027e0db493a0_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027e0db48b80_0, 10;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027e0db49260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000027e0db49580_0;
    %assign/vec4 v0000027e0db48220_0, 10;
    %load/vec4 v0000027e0db48900_0;
    %assign/vec4 v0000027e0db487c0_0, 10;
    %load/vec4 v0000027e0db49440_0;
    %assign/vec4 v0000027e0db484a0_0, 10;
    %load/vec4 v0000027e0db482c0_0;
    %assign/vec4 v0000027e0db49080_0, 10;
    %load/vec4 v0000027e0db494e0_0;
    %assign/vec4 v0000027e0db48040_0, 10;
    %load/vec4 v0000027e0db48540_0;
    %assign/vec4 v0000027e0db493a0_0, 10;
    %load/vec4 v0000027e0db48a40_0;
    %assign/vec4 v0000027e0db48ae0_0, 10;
    %load/vec4 v0000027e0db48400_0;
    %assign/vec4 v0000027e0db48b80_0, 10;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027e0d8ecb20;
T_9 ;
    %wait E_0000027e0dac3b00;
    %load/vec4 v0000027e0db4d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e0db4d3b0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4c730_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4d4f0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db4ca50_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027e0db4cf50_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027e0db4d630_0, 10;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027e0db4c410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027e0db4d270_0;
    %assign/vec4 v0000027e0db4d3b0_0, 10;
    %load/vec4 v0000027e0db4d1d0_0;
    %assign/vec4 v0000027e0db4c730_0, 10;
    %load/vec4 v0000027e0db4d090_0;
    %assign/vec4 v0000027e0db4d4f0_0, 10;
    %load/vec4 v0000027e0db4cd70_0;
    %assign/vec4 v0000027e0db4ca50_0, 10;
    %load/vec4 v0000027e0db4ceb0_0;
    %assign/vec4 v0000027e0db4cf50_0, 10;
    %load/vec4 v0000027e0db4c190_0;
    %assign/vec4 v0000027e0db4d630_0, 10;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027e0db524e0;
T_10 ;
    %vpi_call 20 18 "$readmemh", "./IF_stage/imem/memfile.mem", v0000027e0db55300 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000027e0db524e0;
T_11 ;
    %wait E_0000027e0dac3540;
    %load/vec4 v0000027e0db55620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e0db55260_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027e0db55580_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000027e0db55300, 4;
    %assign/vec4 v0000027e0db55260_0, 20;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027e0db521c0;
T_12 ;
    %wait E_0000027e0dac3540;
    %load/vec4 v0000027e0db56200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e0db55940_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000027e0db55940_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000027e0db55940_0;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %load/vec4 v0000027e0db55940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027e0db55940_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db562a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db563e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db55ee0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027e0db56520_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0000027e0db55e40_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %store/vec4 v0000027e0db563e0_0, 0, 1;
    %load/vec4 v0000027e0db56520_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0000027e0db55e40_0;
    %parti/s 1, 2, 3;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %store/vec4 v0000027e0db55ee0_0, 0, 1;
    %load/vec4 v0000027e0db563e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %delay 20, 0;
    %load/vec4 v0000027e0db56520_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e0db55da0_0, 0, 32;
    %jmp T_12.18;
T_12.12 ;
    %ix/getv 4, v0000027e0db55d00_0;
    %load/vec4a v0000027e0db565c0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0000027e0db55d00_0;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db55da0_0, 0, 32;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0000027e0db55d00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027e0db565c0, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0000027e0db55d00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027e0db55d00_0;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db55da0_0, 0, 32;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0000027e0db55d00_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027e0db565c0, 4;
    %load/vec4 v0000027e0db55d00_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027e0db55d00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027e0db55d00_0;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db55da0_0, 0, 32;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000027e0db55d00_0;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db55da0_0, 0, 32;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027e0db55d00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027e0db55d00_0;
    %load/vec4a v0000027e0db565c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e0db55da0_0, 0, 32;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
T_12.10 ;
    %load/vec4 v0000027e0db55ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %delay 20, 0;
    %load/vec4 v0000027e0db55e40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %jmp T_12.25;
T_12.21 ;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000027e0db55d00_0;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %jmp T_12.25;
T_12.22 ;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000027e0db55d00_0;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000027e0db55d00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %jmp T_12.25;
T_12.23 ;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000027e0db55d00_0;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000027e0db55d00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000027e0db55d00_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %load/vec4 v0000027e0db56660_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000027e0db55d00_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000027e0db565c0, 4, 0;
    %jmp T_12.25;
T_12.25 ;
    %pop/vec4 1;
T_12.19 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027e0d8e48e0;
T_13 ;
    %delay 50, 0;
    %load/vec4 v0000027e0db536e0_0;
    %inv;
    %store/vec4 v0000027e0db536e0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027e0d8e48e0;
T_14 ;
    %vpi_call 2 60 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e0d8e48e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db536e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e0db54fe0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e0db54fe0_0, 0, 1;
    %delay 7000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000027e0d8e48e0;
T_15 ;
    %vpi_call 2 86 "$monitor", $time, " | CLK: %b | RST: %b | PC: %h | INST: %h", v0000027e0db536e0_0, v0000027e0db54fe0_0, v0000027e0db54f40_0, v0000027e0db540e0_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./EX_stage/alu/alu.v";
    "./utils/muxes/mux_32b_2to1.v";
    "./EX_stage/branch/branch_logic.v";
    "./ID_stage/control_unit/control_unit.v";
    "././utils/muxes/mux_3b_2to1.v";
    "./pipeline_regs/ex_mem_pipeline_reg.v";
    "./utils/muxes/mux_32b_3to1.v";
    "./ID_stage/hazard_unit/hazard_unit.v";
    "./pipeline_regs/id_ex_pipeline_reg.v";
    "./pipeline_regs/if_id_pipeline_reg.v";
    "./pipeline_regs/mem_wb_pipeline_reg.v";
    "./IF_stage/pc/pc.v";
    "./utils/adders/adder_32b_4.v";
    "./ID_stage/reg_files/reg_files.v";
    "./ID_stage/sign_extender/sign_extender.v";
    "././MA_stage/dmem/dmem.v";
    "././IF_stage/imem/imem.v";
    "./utils/muxes/mux_32b_4to1.v";
