// Seed: 1174525877
module module_0 #(
    parameter id_5 = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_3 = 0;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  wire [id_5 : -1] id_16;
  logic id_17;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    input  wire  id_2,
    output tri   id_3,
    output tri0  id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  wire  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri1  id_10,
    input  wand  id_11,
    output tri0  id_12,
    output wire  id_13,
    input  wand  id_14,
    input  wire  id_15,
    input  tri0  id_16,
    output uwire id_17
);
  tri0 id_19 = id_0 - id_8;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  wire id_20;
endmodule
