

================================================================
== Vivado HLS Report for 'truncate_tree'
================================================================
* Date:           Wed Nov 25 18:26:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.467 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1123|     1231| 11.230 us | 12.310 us |  1123|  1231|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_input    |      128|      128|         2|          -|          -|    64|    no    |
        |- move_nodes    |      864|      972|  24 ~ 27 |          -|          -|    36|    no    |
        | + reorder      |       22|       25|   7 ~ 8  |          -|          -|     3|    no    |
        |  ++ reorder.1  |        1|        1|         2|          -|          -|     1|    no    |
        |- copy_output   |      128|      128|         2|          -|          -|    64|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    210|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        -|      -|     121|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     121|    428|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_318_p2  |     +    |      0|  0|  15|           9|           1|
    |add_ln700_fu_311_p2    |     +    |      0|  0|  15|           9|           2|
    |add_ln701_1_fu_325_p2  |     +    |      0|  0|  15|           9|           3|
    |add_ln701_fu_304_p2    |     +    |      0|  0|  15|           9|           2|
    |i_1_fu_241_p2          |     +    |      0|  0|  15|           6|           2|
    |i_2_fu_338_p2          |     +    |      0|  0|  15|           7|           1|
    |i_fu_214_p2            |     +    |      0|  0|  15|           7|           1|
    |j_V_3_fu_293_p2        |     +    |      0|  0|  15|           9|           1|
    |j_V_fu_258_p2          |     +    |      0|  0|  15|           9|           2|
    |ret_V_fu_282_p2        |     +    |      0|  0|  14|          10|           1|
    |grp_fu_199_p2          |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln10_fu_208_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln16_fu_230_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln44_fu_332_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln879_fu_252_p2   |   icmp   |      0|  0|  13|           9|           5|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 210|         123|          44|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_done                              |   9|          2|    1|          2|
    |i1_0_reg_166                         |   9|          2|    6|         12|
    |i2_0_reg_188                         |   9|          2|    7|         14|
    |i_0_reg_155                          |   9|          2|    7|         14|
    |j_V_2_fu_60                          |  15|          3|    9|         27|
    |output_length_histogram1_V_address0  |  33|          6|    6|         36|
    |output_length_histogram1_V_address1  |  27|          5|    6|         30|
    |output_length_histogram1_V_d0        |  21|          4|    9|         36|
    |output_length_histogram1_V_d1        |  15|          3|    9|         27|
    |t_V_reg_177                          |   9|          2|    9|         18|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 218|         46|   70|        231|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |i1_0_reg_166                    |   6|   0|    6|          0|
    |i2_0_reg_188                    |   7|   0|    7|          0|
    |i_0_reg_155                     |   7|   0|    7|          0|
    |i_1_reg_383                     |   6|   0|    6|          0|
    |i_2_reg_429                     |   7|   0|    7|          0|
    |i_reg_352                       |   7|   0|    7|          0|
    |icmp_ln879_reg_396              |   1|   0|    1|          0|
    |j_V_2_fu_60                     |   9|   0|    9|          0|
    |j_V_reg_400                     |   9|   0|    9|          0|
    |output_length_histog_1_reg_378  |   6|   0|    6|          0|
    |output_length_histog_2_reg_388  |   6|   0|    6|          0|
    |output_length_histog_6_reg_414  |   6|   0|    6|          0|
    |output_length_histog_8_reg_420  |   6|   0|    6|          0|
    |t_V_reg_177                     |   9|   0|    9|          0|
    |zext_ln11_reg_357               |   7|   0|   64|         57|
    |zext_ln45_reg_434               |   7|   0|   64|         57|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 121|   0|  235|        114|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_done                              | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|input_length_histogram_V_address0    | out |    6|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_ce0         | out |    1|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_q0          |  in |    9|  ap_memory |  input_length_histogram_V  |     array    |
|output_length_histogram1_V_address0  | out |    6|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_ce0       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_we0       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_d0        | out |    9|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_q0        |  in |    9|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_address1  | out |    6|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_ce1       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_we1       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_d1        | out |    9|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_q1        |  in |    9|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram2_V_address0  | out |    6|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_ce0       | out |    1|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_we0       | out |    1|  ap_memory | output_length_histogram2_V |     array    |
|output_length_histogram2_V_d0        | out |    9|  ap_memory | output_length_histogram2_V |     array    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

