
NavigationUnit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b814  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  0800b9a4  0800b9a4  0000c9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb1c  0800bb1c  0000d010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bb1c  0800bb1c  0000cb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb24  0800bb24  0000d010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb24  0800bb24  0000cb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb28  0800bb28  0000cb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800bb2c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d010  2**0
                  CONTENTS
 10 .bss          00004e44  20000010  20000010  0000d010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004e54  20004e54  0000d010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021ac4  00000000  00000000  0000d040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004811  00000000  00000000  0002eb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e38  00000000  00000000  00033318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001794  00000000  00000000  00035150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000058dd  00000000  00000000  000368e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021e59  00000000  00000000  0003c1c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5a60  00000000  00000000  0005e01a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00133a7a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008060  00000000  00000000  00133ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0013bb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b98c 	.word	0x0800b98c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800b98c 	.word	0x0800b98c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f001 f9ae 	bl	8001860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f88a 	bl	800061c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f000 fae2 	bl	8000ad0 <MX_GPIO_Init>
  MX_DMA_Init();
 800050c:	f000 fab8 	bl	8000a80 <MX_DMA_Init>
  MX_I2C1_Init();
 8000510:	f000 f8f0 	bl	80006f4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000514:	f000 f91c 	bl	8000750 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000518:	f000 f948 	bl	80007ac <MX_I2C3_Init>
  MX_SDIO_SD_Init();
 800051c:	f000 f974 	bl	8000808 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8000520:	f000 f992 	bl	8000848 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000524:	f000 f9c6 	bl	80008b4 <MX_SPI2_Init>
  MX_UART4_Init();
 8000528:	f000 f9fa 	bl	8000920 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800052c:	f000 fa22 	bl	8000974 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000530:	f000 fa4a 	bl	80009c8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000534:	f000 fa72 	bl	8000a1c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8000538:	f000 fa9a 	bl	8000a70 <MX_USB_OTG_FS_USB_Init>
  MX_FATFS_Init();
 800053c:	f007 fc82 	bl	8007e44 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000540:	f007 ff56 	bl	80083f0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  i2cQueue = osMessageQueueNew(8, sizeof(I2C_Request), NULL);
 8000544:	2200      	movs	r2, #0
 8000546:	2110      	movs	r1, #16
 8000548:	2008      	movs	r0, #8
 800054a:	f008 f959 	bl	8008800 <osMessageQueueNew>
 800054e:	4603      	mov	r3, r0
 8000550:	4a1e      	ldr	r2, [pc, #120]	@ (80005cc <main+0xd0>)
 8000552:	6013      	str	r3, [r2, #0]
  sensorQueue = osMessageQueueNew(8, sizeof(SensorMsg), NULL);
 8000554:	2200      	movs	r2, #0
 8000556:	211c      	movs	r1, #28
 8000558:	2008      	movs	r0, #8
 800055a:	f008 f951 	bl	8008800 <osMessageQueueNew>
 800055e:	4603      	mov	r3, r0
 8000560:	4a1b      	ldr	r2, [pc, #108]	@ (80005d0 <main+0xd4>)
 8000562:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000564:	4a1b      	ldr	r2, [pc, #108]	@ (80005d4 <main+0xd8>)
 8000566:	2100      	movs	r1, #0
 8000568:	481b      	ldr	r0, [pc, #108]	@ (80005d8 <main+0xdc>)
 800056a:	f007 ffc2 	bl	80084f2 <osThreadNew>
 800056e:	4603      	mov	r3, r0
 8000570:	4a1a      	ldr	r2, [pc, #104]	@ (80005dc <main+0xe0>)
 8000572:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  i2cServiceTaskHandle = osThreadNew(I2CServiceTask, NULL, &i2cServiceTask_attributes);
 8000574:	4a1a      	ldr	r2, [pc, #104]	@ (80005e0 <main+0xe4>)
 8000576:	2100      	movs	r1, #0
 8000578:	481a      	ldr	r0, [pc, #104]	@ (80005e4 <main+0xe8>)
 800057a:	f007 ffba 	bl	80084f2 <osThreadNew>
 800057e:	4603      	mov	r3, r0
 8000580:	4a19      	ldr	r2, [pc, #100]	@ (80005e8 <main+0xec>)
 8000582:	6013      	str	r3, [r2, #0]
  sensorDataUpdaterTaskHandle = osThreadNew(SensorDataUpdaterTask, NULL, &sensorDataUpdaterTask_attributes);
 8000584:	4a19      	ldr	r2, [pc, #100]	@ (80005ec <main+0xf0>)
 8000586:	2100      	movs	r1, #0
 8000588:	4819      	ldr	r0, [pc, #100]	@ (80005f0 <main+0xf4>)
 800058a:	f007 ffb2 	bl	80084f2 <osThreadNew>
 800058e:	4603      	mov	r3, r0
 8000590:	4a18      	ldr	r2, [pc, #96]	@ (80005f4 <main+0xf8>)
 8000592:	6013      	str	r3, [r2, #0]
  tempTaskHandle = osThreadNew(TempTask, NULL, &tempTask_attributes);
 8000594:	4a18      	ldr	r2, [pc, #96]	@ (80005f8 <main+0xfc>)
 8000596:	2100      	movs	r1, #0
 8000598:	4818      	ldr	r0, [pc, #96]	@ (80005fc <main+0x100>)
 800059a:	f007 ffaa 	bl	80084f2 <osThreadNew>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a17      	ldr	r2, [pc, #92]	@ (8000600 <main+0x104>)
 80005a2:	6013      	str	r3, [r2, #0]
  baroTaskHandle = osThreadNew(BaroTask, NULL, &baroTask_attributes);
 80005a4:	4a17      	ldr	r2, [pc, #92]	@ (8000604 <main+0x108>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	4817      	ldr	r0, [pc, #92]	@ (8000608 <main+0x10c>)
 80005aa:	f007 ffa2 	bl	80084f2 <osThreadNew>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a16      	ldr	r2, [pc, #88]	@ (800060c <main+0x110>)
 80005b2:	6013      	str	r3, [r2, #0]
  magTaskHandle = osThreadNew(MagTask, NULL, &magTask_attributes);
 80005b4:	4a16      	ldr	r2, [pc, #88]	@ (8000610 <main+0x114>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	4816      	ldr	r0, [pc, #88]	@ (8000614 <main+0x118>)
 80005ba:	f007 ff9a 	bl	80084f2 <osThreadNew>
 80005be:	4603      	mov	r3, r0
 80005c0:	4a15      	ldr	r2, [pc, #84]	@ (8000618 <main+0x11c>)
 80005c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005c4:	f007 ff5a 	bl	800847c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <main+0xcc>
 80005cc:	20000498 	.word	0x20000498
 80005d0:	2000049c 	.word	0x2000049c
 80005d4:	0800ba10 	.word	0x0800ba10
 80005d8:	08000f5d 	.word	0x08000f5d
 80005dc:	2000043c 	.word	0x2000043c
 80005e0:	0800ba34 	.word	0x0800ba34
 80005e4:	08000c8d 	.word	0x08000c8d
 80005e8:	20000440 	.word	0x20000440
 80005ec:	0800ba58 	.word	0x0800ba58
 80005f0:	08000d25 	.word	0x08000d25
 80005f4:	20000444 	.word	0x20000444
 80005f8:	0800ba7c 	.word	0x0800ba7c
 80005fc:	08000dd9 	.word	0x08000dd9
 8000600:	20000448 	.word	0x20000448
 8000604:	0800baa0 	.word	0x0800baa0
 8000608:	08000ed5 	.word	0x08000ed5
 800060c:	2000044c 	.word	0x2000044c
 8000610:	0800bac4 	.word	0x0800bac4
 8000614:	08000ee9 	.word	0x08000ee9
 8000618:	20000450 	.word	0x20000450

0800061c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b094      	sub	sp, #80	@ 0x50
 8000620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000622:	f107 0320 	add.w	r3, r7, #32
 8000626:	2230      	movs	r2, #48	@ 0x30
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f00b f974 	bl	800b918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	4b29      	ldr	r3, [pc, #164]	@ (80006ec <SystemClock_Config+0xd0>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000648:	4a28      	ldr	r2, [pc, #160]	@ (80006ec <SystemClock_Config+0xd0>)
 800064a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800064e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000650:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <SystemClock_Config+0xd0>)
 8000652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000658:	60bb      	str	r3, [r7, #8]
 800065a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <SystemClock_Config+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a22      	ldr	r2, [pc, #136]	@ (80006f0 <SystemClock_Config+0xd4>)
 8000666:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	4b20      	ldr	r3, [pc, #128]	@ (80006f0 <SystemClock_Config+0xd4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000678:	2303      	movs	r3, #3
 800067a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800067c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000680:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000682:	2301      	movs	r3, #1
 8000684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000686:	2310      	movs	r3, #16
 8000688:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068a:	2302      	movs	r3, #2
 800068c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800068e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000692:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000694:	230f      	movs	r3, #15
 8000696:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000698:	2390      	movs	r3, #144	@ 0x90
 800069a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800069c:	2302      	movs	r3, #2
 800069e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80006a0:	2305      	movs	r3, #5
 80006a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	f107 0320 	add.w	r3, r7, #32
 80006a8:	4618      	mov	r0, r3
 80006aa:	f004 fcf1 	bl	8005090 <HAL_RCC_OscConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006b4:	f000 fc6c 	bl	8000f90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b8:	230f      	movs	r3, #15
 80006ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f004 ff54 	bl	8005580 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006de:	f000 fc57 	bl	8000f90 <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	@ 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006f8:	4b12      	ldr	r3, [pc, #72]	@ (8000744 <MX_I2C1_Init+0x50>)
 80006fa:	4a13      	ldr	r2, [pc, #76]	@ (8000748 <MX_I2C1_Init+0x54>)
 80006fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006fe:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <MX_I2C1_Init+0x50>)
 8000700:	4a12      	ldr	r2, [pc, #72]	@ (800074c <MX_I2C1_Init+0x58>)
 8000702:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000704:	4b0f      	ldr	r3, [pc, #60]	@ (8000744 <MX_I2C1_Init+0x50>)
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800070a:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <MX_I2C1_Init+0x50>)
 800070c:	2200      	movs	r2, #0
 800070e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000710:	4b0c      	ldr	r3, [pc, #48]	@ (8000744 <MX_I2C1_Init+0x50>)
 8000712:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000716:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000718:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <MX_I2C1_Init+0x50>)
 800071a:	2200      	movs	r2, #0
 800071c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800071e:	4b09      	ldr	r3, [pc, #36]	@ (8000744 <MX_I2C1_Init+0x50>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000724:	4b07      	ldr	r3, [pc, #28]	@ (8000744 <MX_I2C1_Init+0x50>)
 8000726:	2200      	movs	r2, #0
 8000728:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800072a:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <MX_I2C1_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000730:	4804      	ldr	r0, [pc, #16]	@ (8000744 <MX_I2C1_Init+0x50>)
 8000732:	f001 ff57 	bl	80025e4 <HAL_I2C_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800073c:	f000 fc28 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	2000002c 	.word	0x2000002c
 8000748:	40005400 	.word	0x40005400
 800074c:	000186a0 	.word	0x000186a0

08000750 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000754:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <MX_I2C2_Init+0x50>)
 8000756:	4a13      	ldr	r2, [pc, #76]	@ (80007a4 <MX_I2C2_Init+0x54>)
 8000758:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <MX_I2C2_Init+0x50>)
 800075c:	4a12      	ldr	r2, [pc, #72]	@ (80007a8 <MX_I2C2_Init+0x58>)
 800075e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000760:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <MX_I2C2_Init+0x50>)
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000766:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <MX_I2C2_Init+0x50>)
 8000768:	2200      	movs	r2, #0
 800076a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800076c:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <MX_I2C2_Init+0x50>)
 800076e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000772:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000774:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <MX_I2C2_Init+0x50>)
 8000776:	2200      	movs	r2, #0
 8000778:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800077a:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <MX_I2C2_Init+0x50>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000780:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <MX_I2C2_Init+0x50>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000786:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <MX_I2C2_Init+0x50>)
 8000788:	2200      	movs	r2, #0
 800078a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800078c:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <MX_I2C2_Init+0x50>)
 800078e:	f001 ff29 	bl	80025e4 <HAL_I2C_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000798:	f000 fbfa 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000080 	.word	0x20000080
 80007a4:	40005800 	.word	0x40005800
 80007a8:	000186a0 	.word	0x000186a0

080007ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007b2:	4a13      	ldr	r2, [pc, #76]	@ (8000800 <MX_I2C3_Init+0x54>)
 80007b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007b8:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <MX_I2C3_Init+0x58>)
 80007ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80007d6:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007dc:	4b07      	ldr	r3, [pc, #28]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80007e8:	4804      	ldr	r0, [pc, #16]	@ (80007fc <MX_I2C3_Init+0x50>)
 80007ea:	f001 fefb 	bl	80025e4 <HAL_I2C_Init>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80007f4:	f000 fbcc 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	200000d4 	.word	0x200000d4
 8000800:	40005c00 	.word	0x40005c00
 8000804:	000186a0 	.word	0x000186a0

08000808 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 800080e:	4a0d      	ldr	r2, [pc, #52]	@ (8000844 <MX_SDIO_SD_Init+0x3c>)
 8000810:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000812:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 8000814:	2200      	movs	r2, #0
 8000816:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 8000820:	2200      	movs	r2, #0
 8000822:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800082a:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 800082c:	2200      	movs	r2, #0
 800082e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000830:	4b03      	ldr	r3, [pc, #12]	@ (8000840 <MX_SDIO_SD_Init+0x38>)
 8000832:	2200      	movs	r2, #0
 8000834:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	200001e8 	.word	0x200001e8
 8000844:	40012c00 	.word	0x40012c00

08000848 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800084c:	4b17      	ldr	r3, [pc, #92]	@ (80008ac <MX_SPI1_Init+0x64>)
 800084e:	4a18      	ldr	r2, [pc, #96]	@ (80008b0 <MX_SPI1_Init+0x68>)
 8000850:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000852:	4b16      	ldr	r3, [pc, #88]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000854:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000858:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800085a:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <MX_SPI1_Init+0x64>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000860:	4b12      	ldr	r3, [pc, #72]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000866:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <MX_SPI1_Init+0x64>)
 800086e:	2200      	movs	r2, #0
 8000870:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000872:	4b0e      	ldr	r3, [pc, #56]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000878:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800087a:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <MX_SPI1_Init+0x64>)
 800087c:	2200      	movs	r2, #0
 800087e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000880:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000882:	2200      	movs	r2, #0
 8000884:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000886:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000888:	2200      	movs	r2, #0
 800088a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800088c:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <MX_SPI1_Init+0x64>)
 800088e:	2200      	movs	r2, #0
 8000890:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <MX_SPI1_Init+0x64>)
 8000894:	220a      	movs	r2, #10
 8000896:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000898:	4804      	ldr	r0, [pc, #16]	@ (80008ac <MX_SPI1_Init+0x64>)
 800089a:	f005 ff11 	bl	80066c0 <HAL_SPI_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008a4:	f000 fb74 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	2000026c 	.word	0x2000026c
 80008b0:	40013000 	.word	0x40013000

080008b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008b8:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008ba:	4a18      	ldr	r2, [pc, #96]	@ (800091c <MX_SPI2_Init+0x68>)
 80008bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008be:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008c6:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008cc:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d2:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008da:	2200      	movs	r2, #0
 80008dc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f8:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <MX_SPI2_Init+0x64>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_SPI2_Init+0x64>)
 8000900:	220a      	movs	r2, #10
 8000902:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000904:	4804      	ldr	r0, [pc, #16]	@ (8000918 <MX_SPI2_Init+0x64>)
 8000906:	f005 fedb 	bl	80066c0 <HAL_SPI_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000910:	f000 fb3e 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	200002c4 	.word	0x200002c4
 800091c:	40003800 	.word	0x40003800

08000920 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000924:	4b11      	ldr	r3, [pc, #68]	@ (800096c <MX_UART4_Init+0x4c>)
 8000926:	4a12      	ldr	r2, [pc, #72]	@ (8000970 <MX_UART4_Init+0x50>)
 8000928:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800092a:	4b10      	ldr	r3, [pc, #64]	@ (800096c <MX_UART4_Init+0x4c>)
 800092c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000930:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000932:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <MX_UART4_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000938:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <MX_UART4_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800093e:	4b0b      	ldr	r3, [pc, #44]	@ (800096c <MX_UART4_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000944:	4b09      	ldr	r3, [pc, #36]	@ (800096c <MX_UART4_Init+0x4c>)
 8000946:	220c      	movs	r2, #12
 8000948:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094a:	4b08      	ldr	r3, [pc, #32]	@ (800096c <MX_UART4_Init+0x4c>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000950:	4b06      	ldr	r3, [pc, #24]	@ (800096c <MX_UART4_Init+0x4c>)
 8000952:	2200      	movs	r2, #0
 8000954:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000956:	4805      	ldr	r0, [pc, #20]	@ (800096c <MX_UART4_Init+0x4c>)
 8000958:	f006 f9d6 	bl	8006d08 <HAL_UART_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000962:	f000 fb15 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000031c 	.word	0x2000031c
 8000970:	40004c00 	.word	0x40004c00

08000974 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 800097a:	4a12      	ldr	r2, [pc, #72]	@ (80009c4 <MX_USART1_UART_Init+0x50>)
 800097c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800097e:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 8000980:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000986:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800098c:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000992:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 8000994:	2200      	movs	r2, #0
 8000996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000998:	4b09      	ldr	r3, [pc, #36]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 800099a:	220c      	movs	r2, #12
 800099c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099e:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009aa:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_USART1_UART_Init+0x4c>)
 80009ac:	f006 f9ac 	bl	8006d08 <HAL_UART_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009b6:	f000 faeb 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000364 	.word	0x20000364
 80009c4:	40011000 	.word	0x40011000

080009c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009cc:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009ce:	4a12      	ldr	r2, [pc, #72]	@ (8000a18 <MX_USART2_UART_Init+0x50>)
 80009d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009d2:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009ec:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009fe:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_USART2_UART_Init+0x4c>)
 8000a00:	f006 f982 	bl	8006d08 <HAL_UART_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a0a:	f000 fac1 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200003ac 	.word	0x200003ac
 8000a18:	40004400 	.word	0x40004400

08000a1c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a20:	4b11      	ldr	r3, [pc, #68]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a22:	4a12      	ldr	r2, [pc, #72]	@ (8000a6c <MX_USART3_UART_Init+0x50>)
 8000a24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a26:	4b10      	ldr	r3, [pc, #64]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a34:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a40:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a42:	220c      	movs	r2, #12
 8000a44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a46:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a52:	4805      	ldr	r0, [pc, #20]	@ (8000a68 <MX_USART3_UART_Init+0x4c>)
 8000a54:	f006 f958 	bl	8006d08 <HAL_UART_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a5e:	f000 fa97 	bl	8000f90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200003f4 	.word	0x200003f4
 8000a6c:	40004800 	.word	0x40004800

08000a70 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
	...

08000a80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <MX_DMA_Init+0x4c>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000acc <MX_DMA_Init+0x4c>)
 8000a90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b0d      	ldr	r3, [pc, #52]	@ (8000acc <MX_DMA_Init+0x4c>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2105      	movs	r1, #5
 8000aa6:	200d      	movs	r0, #13
 8000aa8:	f000 fff8 	bl	8001a9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000aac:	200d      	movs	r0, #13
 8000aae:	f001 f811 	bl	8001ad4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2105      	movs	r1, #5
 8000ab6:	202f      	movs	r0, #47	@ 0x2f
 8000ab8:	f000 fff0 	bl	8001a9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000abc:	202f      	movs	r0, #47	@ 0x2f
 8000abe:	f001 f809 	bl	8001ad4 <HAL_NVIC_EnableIRQ>

}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40023800 	.word	0x40023800

08000ad0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b08a      	sub	sp, #40	@ 0x28
 8000ad4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]
 8000ae4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	4b64      	ldr	r3, [pc, #400]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	4a63      	ldr	r2, [pc, #396]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000af0:	f043 0304 	orr.w	r3, r3, #4
 8000af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af6:	4b61      	ldr	r3, [pc, #388]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	f003 0304 	and.w	r3, r3, #4
 8000afe:	613b      	str	r3, [r7, #16]
 8000b00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	4b5d      	ldr	r3, [pc, #372]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b5a      	ldr	r3, [pc, #360]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	4b56      	ldr	r3, [pc, #344]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	4a55      	ldr	r2, [pc, #340]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2e:	4b53      	ldr	r3, [pc, #332]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	4b4f      	ldr	r3, [pc, #316]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	4a4e      	ldr	r2, [pc, #312]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b44:	f043 0302 	orr.w	r3, r3, #2
 8000b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4a:	4b4c      	ldr	r3, [pc, #304]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	4b48      	ldr	r3, [pc, #288]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	4a47      	ldr	r2, [pc, #284]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b60:	f043 0308 	orr.w	r3, r3, #8
 8000b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b66:	4b45      	ldr	r3, [pc, #276]	@ (8000c7c <MX_GPIO_Init+0x1ac>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	f003 0308 	and.w	r3, r3, #8
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NU_GPIO_D_Pin|NU_LED_2_Pin|NU_LED_1_Pin, GPIO_PIN_RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	21e0      	movs	r1, #224	@ 0xe0
 8000b76:	4842      	ldr	r0, [pc, #264]	@ (8000c80 <MX_GPIO_Init+0x1b0>)
 8000b78:	f001 fd1a 	bl	80025b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NU_GPIO_F_Pin|NU_LED_4_Pin|NU_LED_3_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f24c 0102 	movw	r1, #49154	@ 0xc002
 8000b82:	4840      	ldr	r0, [pc, #256]	@ (8000c84 <MX_GPIO_Init+0x1b4>)
 8000b84:	f001 fd14 	bl	80025b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NU_GPIO_B_GPIO_Port, NU_GPIO_B_Pin, GPIO_PIN_RESET);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b8e:	483e      	ldr	r0, [pc, #248]	@ (8000c88 <MX_GPIO_Init+0x1b8>)
 8000b90:	f001 fd0e 	bl	80025b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NU_IMU_ACCEL_INT_Pin NU_IMU_GYRO_INT_Pin NU_BARO_INT_Pin NU_MAG_INT_Pin
                           NU_GPIO_A_Pin NU_GPIO_C_Pin */
  GPIO_InitStruct.Pin = NU_IMU_ACCEL_INT_Pin|NU_IMU_GYRO_INT_Pin|NU_BARO_INT_Pin|NU_MAG_INT_Pin
 8000b94:	f24e 0313 	movw	r3, #57363	@ 0xe013
 8000b98:	617b      	str	r3, [r7, #20]
                          |NU_GPIO_A_Pin|NU_GPIO_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba2:	f107 0314 	add.w	r3, r7, #20
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4835      	ldr	r0, [pc, #212]	@ (8000c80 <MX_GPIO_Init+0x1b0>)
 8000baa:	f001 fb4d 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : NU_SPI1_CS_FLASH_Pin */
  GPIO_InitStruct.Pin = NU_SPI1_CS_FLASH_Pin;
 8000bae:	2310      	movs	r3, #16
 8000bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NU_SPI1_CS_FLASH_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4831      	ldr	r0, [pc, #196]	@ (8000c88 <MX_GPIO_Init+0x1b8>)
 8000bc2:	f001 fb41 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : NU_GPIO_D_Pin NU_LED_2_Pin NU_LED_1_Pin */
  GPIO_InitStruct.Pin = NU_GPIO_D_Pin|NU_LED_2_Pin|NU_LED_1_Pin;
 8000bc6:	23e0      	movs	r3, #224	@ 0xe0
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4828      	ldr	r0, [pc, #160]	@ (8000c80 <MX_GPIO_Init+0x1b0>)
 8000bde:	f001 fb33 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : NU_GPIO_E_Pin NU_SDIO_DET_Pin NU_SPI2_CS_IMU_Pin NU_GPS_PSS_Pin
                           NU_GPS_NRST_Pin NU_GPS_LNA_EN_Pin */
  GPIO_InitStruct.Pin = NU_GPIO_E_Pin|NU_SDIO_DET_Pin|NU_SPI2_CS_IMU_Pin|NU_GPS_PSS_Pin
 8000be2:	f241 033d 	movw	r3, #4157	@ 0x103d
 8000be6:	617b      	str	r3, [r7, #20]
                          |NU_GPS_NRST_Pin|NU_GPS_LNA_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4823      	ldr	r0, [pc, #140]	@ (8000c84 <MX_GPIO_Init+0x1b4>)
 8000bf8:	f001 fb26 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : NU_GPIO_F_Pin NU_LED_4_Pin NU_LED_3_Pin */
  GPIO_InitStruct.Pin = NU_GPIO_F_Pin|NU_LED_4_Pin|NU_LED_3_Pin;
 8000bfc:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8000c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c02:	2301      	movs	r3, #1
 8000c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c06:	2300      	movs	r3, #0
 8000c08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	481b      	ldr	r0, [pc, #108]	@ (8000c84 <MX_GPIO_Init+0x1b4>)
 8000c16:	f001 fb17 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4816      	ldr	r0, [pc, #88]	@ (8000c88 <MX_GPIO_Init+0x1b8>)
 8000c30:	f001 fb0a 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000c34:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c42:	2303      	movs	r3, #3
 8000c44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c46:	230a      	movs	r3, #10
 8000c48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4619      	mov	r1, r3
 8000c50:	480d      	ldr	r0, [pc, #52]	@ (8000c88 <MX_GPIO_Init+0x1b8>)
 8000c52:	f001 faf9 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : NU_GPIO_B_Pin */
  GPIO_InitStruct.Pin = NU_GPIO_B_Pin;
 8000c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NU_GPIO_B_GPIO_Port, &GPIO_InitStruct);
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4806      	ldr	r0, [pc, #24]	@ (8000c88 <MX_GPIO_Init+0x1b8>)
 8000c70:	f001 faea 	bl	8002248 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c74:	bf00      	nop
 8000c76:	3728      	adds	r7, #40	@ 0x28
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	40020800 	.word	0x40020800
 8000c84:	40020400 	.word	0x40020400
 8000c88:	40020000 	.word	0x40020000

08000c8c <I2CServiceTask>:

/* USER CODE BEGIN 4 */
void I2CServiceTask(void* argument)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08a      	sub	sp, #40	@ 0x28
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	6078      	str	r0, [r7, #4]
	I2C_Request req;
	HAL_StatusTypeDef sts;

	for(;;)
	{
		osMessageQueueGet(
 8000c94:	4b21      	ldr	r3, [pc, #132]	@ (8000d1c <I2CServiceTask+0x90>)
 8000c96:	6818      	ldr	r0, [r3, #0]
 8000c98:	f107 010c 	add.w	r1, r7, #12
 8000c9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f007 fe81 	bl	80089a8 <osMessageQueueGet>
			&req,
			NULL,
			osWaitForever
		);

		switch(req.op)
 8000ca6:	7b7b      	ldrb	r3, [r7, #13]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d002      	beq.n	8000cb2 <I2CServiceTask+0x26>
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d010      	beq.n	8000cd2 <I2CServiceTask+0x46>
 8000cb0:	e01f      	b.n	8000cf2 <I2CServiceTask+0x66>
		{
		case I2C_READ:
			sts = HAL_I2C_Mem_Read_DMA(
				&hi2c2,
				req.addr,
 8000cb2:	7b3b      	ldrb	r3, [r7, #12]
			sts = HAL_I2C_Mem_Read_DMA(
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	89f9      	ldrh	r1, [r7, #14]
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	8aba      	ldrh	r2, [r7, #20]
 8000cbc:	9201      	str	r2, [sp, #4]
 8000cbe:	9300      	str	r3, [sp, #0]
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	460a      	mov	r2, r1
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	4816      	ldr	r0, [pc, #88]	@ (8000d20 <I2CServiceTask+0x94>)
 8000cc8:	f001 ff44 	bl	8002b54 <HAL_I2C_Mem_Read_DMA>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	77fb      	strb	r3, [r7, #31]
				req.memAddr,
				I2C_MEMADD_SIZE_8BIT,
				req.buf,
				req.size
			);
			break;
 8000cd0:	e00f      	b.n	8000cf2 <I2CServiceTask+0x66>
		case I2C_WRITE:
			sts = HAL_I2C_Mem_Write_DMA(
				&hi2c2,
				req.addr,
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
			sts = HAL_I2C_Mem_Write_DMA(
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	89f9      	ldrh	r1, [r7, #14]
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	8aba      	ldrh	r2, [r7, #20]
 8000cdc:	9201      	str	r2, [sp, #4]
 8000cde:	9300      	str	r3, [sp, #0]
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	460a      	mov	r2, r1
 8000ce4:	4601      	mov	r1, r0
 8000ce6:	480e      	ldr	r0, [pc, #56]	@ (8000d20 <I2CServiceTask+0x94>)
 8000ce8:	f001 fdd6 	bl	8002898 <HAL_I2C_Mem_Write_DMA>
 8000cec:	4603      	mov	r3, r0
 8000cee:	77fb      	strb	r3, [r7, #31]
				req.memAddr,
				I2C_MEMADD_SIZE_8BIT,
				req.buf,
				req.size
			);
			break;
 8000cf0:	bf00      	nop
		}

		if (sts != HAL_OK)
 8000cf2:	7ffb      	ldrb	r3, [r7, #31]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d005      	beq.n	8000d04 <I2CServiceTask+0x78>
		{
			osThreadFlagsSet(req.caller, I2C_DONE_FLAG);
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f007 fc95 	bl	800862c <osThreadFlagsSet>
			continue;
 8000d02:	e00a      	b.n	8000d1a <I2CServiceTask+0x8e>
		}

		// Wait ISR respond about data
		osThreadFlagsWait(
 8000d04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f007 fcdc 	bl	80086c8 <osThreadFlagsWait>
			osFlagsWaitAny,
			osWaitForever
		);

		// Notify sender task that data is ready
		osThreadFlagsSet(req.caller, I2C_DONE_FLAG);
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	2100      	movs	r1, #0
 8000d14:	4618      	mov	r0, r3
 8000d16:	f007 fc89 	bl	800862c <osThreadFlagsSet>
		osMessageQueueGet(
 8000d1a:	e7bb      	b.n	8000c94 <I2CServiceTask+0x8>
 8000d1c:	20000498 	.word	0x20000498
 8000d20:	20000080 	.word	0x20000080

08000d24 <SensorDataUpdaterTask>:
	}
}

void SensorDataUpdaterTask(void* argument)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
	SensorMsg msg;

	for(;;)
	{
		if(osMessageQueueGet(sensorQueue, &msg, NULL, osWaitForever) == osOK)
 8000d2c:	4b28      	ldr	r3, [pc, #160]	@ (8000dd0 <SensorDataUpdaterTask+0xac>)
 8000d2e:	6818      	ldr	r0, [r3, #0]
 8000d30:	f107 010c 	add.w	r1, r7, #12
 8000d34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f007 fe35 	bl	80089a8 <osMessageQueueGet>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d1f3      	bne.n	8000d2c <SensorDataUpdaterTask+0x8>
		{
			switch(msg.type)
 8000d44:	7b3b      	ldrb	r3, [r7, #12]
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	d83b      	bhi.n	8000dc2 <SensorDataUpdaterTask+0x9e>
 8000d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8000d50 <SensorDataUpdaterTask+0x2c>)
 8000d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d50:	08000d65 	.word	0x08000d65
 8000d54:	08000d6d 	.word	0x08000d6d
 8000d58:	08000d7b 	.word	0x08000d7b
 8000d5c:	08000d8b 	.word	0x08000d8b
 8000d60:	08000da9 	.word	0x08000da9
			{
			case SENSOR_TEMP:
				gData.temperature = msg.data.temperature;
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000d68:	6013      	str	r3, [r2, #0]
				break;
 8000d6a:	e02a      	b.n	8000dc2 <SensorDataUpdaterTask+0x9e>
			case SENSOR_BARO:
				gData.pressure = msg.data.baro.pressure;
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	4a19      	ldr	r2, [pc, #100]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000d70:	6053      	str	r3, [r2, #4]
				gData.baro_altitude = msg.data.baro.altitude;
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	4a17      	ldr	r2, [pc, #92]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000d76:	6093      	str	r3, [r2, #8]
				break;
 8000d78:	e023      	b.n	8000dc2 <SensorDataUpdaterTask+0x9e>
			case SENSOR_MAG:
				memcpy(gData.mag, msg.data.mag, sizeof(msg.data.mag));
 8000d7a:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	f107 0210 	add.w	r2, r7, #16
 8000d82:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d84:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				break;
 8000d88:	e01b      	b.n	8000dc2 <SensorDataUpdaterTask+0x9e>
			case SENSOR_IMU:
				memcpy(gData.gyro, msg.data.imu.gyro, sizeof(msg.data.imu.gyro));
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000d8c:	3318      	adds	r3, #24
 8000d8e:	f107 0210 	add.w	r2, r7, #16
 8000d92:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				memcpy(gData.accel, msg.data.imu.accel, sizeof(msg.data.imu.accel));
 8000d98:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000d9a:	3324      	adds	r3, #36	@ 0x24
 8000d9c:	f107 021c 	add.w	r2, r7, #28
 8000da0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000da2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				break;
 8000da6:	e00c      	b.n	8000dc2 <SensorDataUpdaterTask+0x9e>
			case SENSOR_GNSS:
				gData.lat = msg.data.gnss.lat;
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000dac:	6313      	str	r3, [r2, #48]	@ 0x30
				gData.lon = msg.data.gnss.lon;
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	4a08      	ldr	r2, [pc, #32]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000db2:	6353      	str	r3, [r2, #52]	@ 0x34
				gData.gnss_altitude = msg.data.gnss.altitude;
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	4a07      	ldr	r2, [pc, #28]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000db8:	6393      	str	r3, [r2, #56]	@ 0x38
				gData.gnss_speed = msg.data.gnss.speed;
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000dbe:	63d3      	str	r3, [r2, #60]	@ 0x3c
				break;
 8000dc0:	bf00      	nop
			}

			gData.timestamp = osKernelGetTickCount();
 8000dc2:	f007 fb81 	bl	80084c8 <osKernelGetTickCount>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	4a02      	ldr	r2, [pc, #8]	@ (8000dd4 <SensorDataUpdaterTask+0xb0>)
 8000dca:	6413      	str	r3, [r2, #64]	@ 0x40
		if(osMessageQueueGet(sensorQueue, &msg, NULL, osWaitForever) == osOK)
 8000dcc:	e7ae      	b.n	8000d2c <SensorDataUpdaterTask+0x8>
 8000dce:	bf00      	nop
 8000dd0:	2000049c 	.word	0x2000049c
 8000dd4:	20000454 	.word	0x20000454

08000dd8 <TempTask>:
		}
	}
}

void TempTask(void* argument)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b094      	sub	sp, #80	@ 0x50
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	TMP100_Handle t;
	I2C_Request req;
	SensorMsg msg;

	TMP100_Initialize(&t, &hi2c2, TMP100_DEFAULT_ADDRESS);
 8000de0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000de4:	2290      	movs	r2, #144	@ 0x90
 8000de6:	4938      	ldr	r1, [pc, #224]	@ (8000ec8 <TempTask+0xf0>)
 8000de8:	4618      	mov	r0, r3
 8000dea:	f006 ff65 	bl	8007cb8 <TMP100_Initialize>
	uint8_t cfg = TMP100_ConfigToValue(t.cfg);
 8000dee:	f8d7 3041 	ldr.w	r3, [r7, #65]	@ 0x41
 8000df2:	4619      	mov	r1, r3
 8000df4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8000df8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000dfc:	0212      	lsls	r2, r2, #8
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	f362 030f 	bfi	r3, r2, #0, #16
 8000e06:	4608      	mov	r0, r1
 8000e08:	4619      	mov	r1, r3
 8000e0a:	f006 ffc9 	bl	8007da0 <TMP100_ConfigToValue>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	73fb      	strb	r3, [r7, #15]

	// Send write request to queue
	req.addr	= t.addr;
 8000e12:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000e16:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	req.op 		= I2C_WRITE;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	req.memAddr = TMP100_CONFIG_REGISTER;
 8000e20:	2301      	movs	r3, #1
 8000e22:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	req.buf     = &cfg;
 8000e24:	f107 030f 	add.w	r3, r7, #15
 8000e28:	633b      	str	r3, [r7, #48]	@ 0x30
	req.size    = 1;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	86bb      	strh	r3, [r7, #52]	@ 0x34
	req.caller  = osThreadGetId();
 8000e2e:	f007 fbf2 	bl	8008616 <osThreadGetId>
 8000e32:	4603      	mov	r3, r0
 8000e34:	63bb      	str	r3, [r7, #56]	@ 0x38

	osMessageQueuePut(
 8000e36:	4b25      	ldr	r3, [pc, #148]	@ (8000ecc <TempTask+0xf4>)
 8000e38:	6818      	ldr	r0, [r3, #0]
 8000e3a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000e3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e42:	2200      	movs	r2, #0
 8000e44:	f007 fd50 	bl	80088e8 <osMessageQueuePut>
		0,
		osWaitForever
	);

	// Wait response from DMA
	osThreadFlagsWait(I2C_DONE_FLAG, osFlagsWaitAny, osWaitForever);
 8000e48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f007 fc3a 	bl	80086c8 <osThreadFlagsWait>

	for(;;)
	{
		// Send read request to queue
		req.addr	= t.addr;
 8000e54:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000e58:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
		req.op 		= I2C_READ;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
		req.memAddr = TMP100_DATA_REGISTER;
 8000e62:	2300      	movs	r3, #0
 8000e64:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		req.buf     = t.buf;
 8000e66:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000e6a:	330b      	adds	r3, #11
 8000e6c:	633b      	str	r3, [r7, #48]	@ 0x30
		req.size    = 2;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	86bb      	strh	r3, [r7, #52]	@ 0x34
		req.caller  = osThreadGetId();
 8000e72:	f007 fbd0 	bl	8008616 <osThreadGetId>
 8000e76:	4603      	mov	r3, r0
 8000e78:	63bb      	str	r3, [r7, #56]	@ 0x38

		osMessageQueuePut(
 8000e7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <TempTask+0xf4>)
 8000e7c:	6818      	ldr	r0, [r3, #0]
 8000e7e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000e82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e86:	2200      	movs	r2, #0
 8000e88:	f007 fd2e 	bl	80088e8 <osMessageQueuePut>
		    0,
		    osWaitForever
		);

		// Wait response from DMA
		osThreadFlagsWait(I2C_DONE_FLAG, osFlagsWaitAny, osWaitForever);
 8000e8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e90:	2100      	movs	r1, #0
 8000e92:	2000      	movs	r0, #0
 8000e94:	f007 fc18 	bl	80086c8 <osThreadFlagsWait>

		// Get temp value from raw data
		float temp = TMP100_GetTemperature(&t);
 8000e98:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f006 ff31 	bl	8007d04 <TMP100_GetTemperature>
 8000ea2:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c

		msg.type = SENSOR_TEMP;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	743b      	strb	r3, [r7, #16]
		msg.data.temperature = temp;
 8000eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eac:	617b      	str	r3, [r7, #20]

		osMessageQueuePut(
 8000eae:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <TempTask+0xf8>)
 8000eb0:	6818      	ldr	r0, [r3, #0]
 8000eb2:	f107 0110 	add.w	r1, r7, #16
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f007 fd15 	bl	80088e8 <osMessageQueuePut>
			0,
			0
		);

		// Wait for next iteration
		osDelay(100);
 8000ebe:	2064      	movs	r0, #100	@ 0x64
 8000ec0:	f007 fc83 	bl	80087ca <osDelay>
	{
 8000ec4:	bf00      	nop
 8000ec6:	e7c5      	b.n	8000e54 <TempTask+0x7c>
 8000ec8:	20000080 	.word	0x20000080
 8000ecc:	20000498 	.word	0x20000498
 8000ed0:	2000049c 	.word	0x2000049c

08000ed4 <BaroTask>:
	}
}

void BaroTask(void* argument)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <MagTask>:

void MagTask(void* argument)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]

}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C2)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a06      	ldr	r2, [pc, #24]	@ (8000f24 <HAL_I2C_MemRxCpltCallback+0x28>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d105      	bne.n	8000f1a <HAL_I2C_MemRxCpltCallback+0x1e>
    {
        osThreadFlagsSet(i2cServiceTaskHandle, I2C_DONE_FLAG);
 8000f0e:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2100      	movs	r1, #0
 8000f14:	4618      	mov	r0, r3
 8000f16:	f007 fb89 	bl	800862c <osThreadFlagsSet>
    }
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40005800 	.word	0x40005800
 8000f28:	20000440 	.word	0x20000440

08000f2c <HAL_I2C_MemTxCpltCallback>:

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C2)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a06      	ldr	r2, [pc, #24]	@ (8000f54 <HAL_I2C_MemTxCpltCallback+0x28>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d105      	bne.n	8000f4a <HAL_I2C_MemTxCpltCallback+0x1e>
    {
        osThreadFlagsSet(i2cServiceTaskHandle, I2C_DONE_FLAG);
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <HAL_I2C_MemTxCpltCallback+0x2c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f007 fb71 	bl	800862c <osThreadFlagsSet>
    }
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40005800 	.word	0x40005800
 8000f58:	20000440 	.word	0x20000440

08000f5c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f64:	2001      	movs	r0, #1
 8000f66:	f007 fc30 	bl	80087ca <osDelay>
 8000f6a:	e7fb      	b.n	8000f64 <StartDefaultTask+0x8>

08000f6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a04      	ldr	r2, [pc, #16]	@ (8000f8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d101      	bne.n	8000f82 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f7e:	f000 fc91 	bl	80018a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40010000 	.word	0x40010000

08000f90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f94:	b672      	cpsid	i
}
 8000f96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <Error_Handler+0x8>

08000f9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	4b12      	ldr	r3, [pc, #72]	@ (8000ff0 <HAL_MspInit+0x54>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	4a11      	ldr	r2, [pc, #68]	@ (8000ff0 <HAL_MspInit+0x54>)
 8000fac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <HAL_MspInit+0x54>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	603b      	str	r3, [r7, #0]
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <HAL_MspInit+0x54>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <HAL_MspInit+0x54>)
 8000fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fce:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <HAL_MspInit+0x54>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd6:	603b      	str	r3, [r7, #0]
 8000fd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	210f      	movs	r1, #15
 8000fde:	f06f 0001 	mvn.w	r0, #1
 8000fe2:	f000 fd5b 	bl	8001a9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40023800 	.word	0x40023800

08000ff4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08e      	sub	sp, #56	@ 0x38
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a93      	ldr	r2, [pc, #588]	@ (8001260 <HAL_I2C_MspInit+0x26c>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d12d      	bne.n	8001072 <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
 800101a:	4b92      	ldr	r3, [pc, #584]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	4a91      	ldr	r2, [pc, #580]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	6313      	str	r3, [r2, #48]	@ 0x30
 8001026:	4b8f      	ldr	r3, [pc, #572]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	623b      	str	r3, [r7, #32]
 8001030:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001032:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001038:	2312      	movs	r3, #18
 800103a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001040:	2303      	movs	r3, #3
 8001042:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001044:	2304      	movs	r3, #4
 8001046:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001048:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800104c:	4619      	mov	r1, r3
 800104e:	4886      	ldr	r0, [pc, #536]	@ (8001268 <HAL_I2C_MspInit+0x274>)
 8001050:	f001 f8fa 	bl	8002248 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	4b82      	ldr	r3, [pc, #520]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 800105a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105c:	4a81      	ldr	r2, [pc, #516]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 800105e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001062:	6413      	str	r3, [r2, #64]	@ 0x40
 8001064:	4b7f      	ldr	r3, [pc, #508]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106c:	61fb      	str	r3, [r7, #28]
 800106e:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001070:	e0f2      	b.n	8001258 <HAL_I2C_MspInit+0x264>
  else if(hi2c->Instance==I2C2)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a7d      	ldr	r2, [pc, #500]	@ (800126c <HAL_I2C_MspInit+0x278>)
 8001078:	4293      	cmp	r3, r2
 800107a:	f040 809c 	bne.w	80011b6 <HAL_I2C_MspInit+0x1c2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	61bb      	str	r3, [r7, #24]
 8001082:	4b78      	ldr	r3, [pc, #480]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	4a77      	ldr	r2, [pc, #476]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001088:	f043 0302 	orr.w	r3, r3, #2
 800108c:	6313      	str	r3, [r2, #48]	@ 0x30
 800108e:	4b75      	ldr	r3, [pc, #468]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	61bb      	str	r3, [r7, #24]
 8001098:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800109a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800109e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010a0:	2312      	movs	r3, #18
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a8:	2303      	movs	r3, #3
 80010aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80010ac:	2304      	movs	r3, #4
 80010ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b4:	4619      	mov	r1, r3
 80010b6:	486c      	ldr	r0, [pc, #432]	@ (8001268 <HAL_I2C_MspInit+0x274>)
 80010b8:	f001 f8c6 	bl	8002248 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
 80010c0:	4b68      	ldr	r3, [pc, #416]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80010c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c4:	4a67      	ldr	r2, [pc, #412]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80010c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80010cc:	4b65      	ldr	r3, [pc, #404]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	697b      	ldr	r3, [r7, #20]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 80010d8:	4b65      	ldr	r3, [pc, #404]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 80010da:	4a66      	ldr	r2, [pc, #408]	@ (8001274 <HAL_I2C_MspInit+0x280>)
 80010dc:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80010de:	4b64      	ldr	r3, [pc, #400]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 80010e0:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80010e4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010e6:	4b62      	ldr	r3, [pc, #392]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ec:	4b60      	ldr	r3, [pc, #384]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 80010f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010f8:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001100:	4b5b      	ldr	r3, [pc, #364]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8001106:	4b5a      	ldr	r3, [pc, #360]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 8001108:	2200      	movs	r2, #0
 800110a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800110c:	4b58      	ldr	r3, [pc, #352]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 800110e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001112:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001114:	4b56      	ldr	r3, [pc, #344]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 800111a:	4855      	ldr	r0, [pc, #340]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 800111c:	f000 fce8 	bl	8001af0 <HAL_DMA_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_I2C_MspInit+0x136>
      Error_Handler();
 8001126:	f7ff ff33 	bl	8000f90 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a50      	ldr	r2, [pc, #320]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 800112e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001130:	4a4f      	ldr	r2, [pc, #316]	@ (8001270 <HAL_I2C_MspInit+0x27c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8001136:	4b50      	ldr	r3, [pc, #320]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001138:	4a50      	ldr	r2, [pc, #320]	@ (800127c <HAL_I2C_MspInit+0x288>)
 800113a:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 800113c:	4b4e      	ldr	r3, [pc, #312]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 800113e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001142:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001144:	4b4c      	ldr	r3, [pc, #304]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001146:	2240      	movs	r2, #64	@ 0x40
 8001148:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800114a:	4b4b      	ldr	r3, [pc, #300]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001150:	4b49      	ldr	r3, [pc, #292]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001152:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001156:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001158:	4b47      	ldr	r3, [pc, #284]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800115e:	4b46      	ldr	r3, [pc, #280]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8001164:	4b44      	ldr	r3, [pc, #272]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800116a:	4b43      	ldr	r3, [pc, #268]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 800116c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001170:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001172:	4b41      	ldr	r3, [pc, #260]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001174:	2200      	movs	r2, #0
 8001176:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001178:	483f      	ldr	r0, [pc, #252]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 800117a:	f000 fcb9 	bl	8001af0 <HAL_DMA_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <HAL_I2C_MspInit+0x194>
      Error_Handler();
 8001184:	f7ff ff04 	bl	8000f90 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4a3b      	ldr	r2, [pc, #236]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 800118c:	635a      	str	r2, [r3, #52]	@ 0x34
 800118e:	4a3a      	ldr	r2, [pc, #232]	@ (8001278 <HAL_I2C_MspInit+0x284>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8001194:	2200      	movs	r2, #0
 8001196:	2105      	movs	r1, #5
 8001198:	2021      	movs	r0, #33	@ 0x21
 800119a:	f000 fc7f 	bl	8001a9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800119e:	2021      	movs	r0, #33	@ 0x21
 80011a0:	f000 fc98 	bl	8001ad4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2105      	movs	r1, #5
 80011a8:	2022      	movs	r0, #34	@ 0x22
 80011aa:	f000 fc77 	bl	8001a9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80011ae:	2022      	movs	r0, #34	@ 0x22
 80011b0:	f000 fc90 	bl	8001ad4 <HAL_NVIC_EnableIRQ>
}
 80011b4:	e050      	b.n	8001258 <HAL_I2C_MspInit+0x264>
  else if(hi2c->Instance==I2C3)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a31      	ldr	r2, [pc, #196]	@ (8001280 <HAL_I2C_MspInit+0x28c>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d14b      	bne.n	8001258 <HAL_I2C_MspInit+0x264>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	4b27      	ldr	r3, [pc, #156]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a26      	ldr	r2, [pc, #152]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80011e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80011e6:	f043 0301 	orr.w	r3, r3, #1
 80011ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 80011ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fe:	2312      	movs	r3, #18
 8001200:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001206:	2303      	movs	r3, #3
 8001208:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800120a:	2304      	movs	r3, #4
 800120c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800120e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001212:	4619      	mov	r1, r3
 8001214:	481b      	ldr	r0, [pc, #108]	@ (8001284 <HAL_I2C_MspInit+0x290>)
 8001216:	f001 f817 	bl	8002248 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800121a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800121e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001220:	2312      	movs	r3, #18
 8001222:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800122c:	2304      	movs	r3, #4
 800122e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001234:	4619      	mov	r1, r3
 8001236:	4814      	ldr	r0, [pc, #80]	@ (8001288 <HAL_I2C_MspInit+0x294>)
 8001238:	f001 f806 	bl	8002248 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800123c:	2300      	movs	r3, #0
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001244:	4a07      	ldr	r2, [pc, #28]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 8001246:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800124a:	6413      	str	r3, [r2, #64]	@ 0x40
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <HAL_I2C_MspInit+0x270>)
 800124e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001250:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	68bb      	ldr	r3, [r7, #8]
}
 8001258:	bf00      	nop
 800125a:	3738      	adds	r7, #56	@ 0x38
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40005400 	.word	0x40005400
 8001264:	40023800 	.word	0x40023800
 8001268:	40020400 	.word	0x40020400
 800126c:	40005800 	.word	0x40005800
 8001270:	20000128 	.word	0x20000128
 8001274:	40026040 	.word	0x40026040
 8001278:	20000188 	.word	0x20000188
 800127c:	400260b8 	.word	0x400260b8
 8001280:	40005c00 	.word	0x40005c00
 8001284:	40020800 	.word	0x40020800
 8001288:	40020000 	.word	0x40020000

0800128c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	@ 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a28      	ldr	r2, [pc, #160]	@ (800134c <HAL_SD_MspInit+0xc0>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d14a      	bne.n	8001344 <HAL_SD_MspInit+0xb8>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	4b27      	ldr	r3, [pc, #156]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b6:	4a26      	ldr	r2, [pc, #152]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012be:	4b24      	ldr	r3, [pc, #144]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	4b19      	ldr	r3, [pc, #100]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	4a18      	ldr	r2, [pc, #96]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012f0:	f043 0308 	orr.w	r3, r3, #8
 80012f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f6:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <HAL_SD_MspInit+0xc4>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8001302:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8001306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2302      	movs	r3, #2
 800130a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001310:	2303      	movs	r3, #3
 8001312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001314:	230c      	movs	r3, #12
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	480d      	ldr	r0, [pc, #52]	@ (8001354 <HAL_SD_MspInit+0xc8>)
 8001320:	f000 ff92 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001324:	2304      	movs	r3, #4
 8001326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001328:	2302      	movs	r3, #2
 800132a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001330:	2303      	movs	r3, #3
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001334:	230c      	movs	r3, #12
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4619      	mov	r1, r3
 800133e:	4806      	ldr	r0, [pc, #24]	@ (8001358 <HAL_SD_MspInit+0xcc>)
 8001340:	f000 ff82 	bl	8002248 <HAL_GPIO_Init>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001344:	bf00      	nop
 8001346:	3728      	adds	r7, #40	@ 0x28
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40012c00 	.word	0x40012c00
 8001350:	40023800 	.word	0x40023800
 8001354:	40020800 	.word	0x40020800
 8001358:	40020c00 	.word	0x40020c00

0800135c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08c      	sub	sp, #48	@ 0x30
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a41      	ldr	r2, [pc, #260]	@ (8001480 <HAL_SPI_MspInit+0x124>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d12c      	bne.n	80013d8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]
 8001382:	4b40      	ldr	r3, [pc, #256]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001386:	4a3f      	ldr	r2, [pc, #252]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001388:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800138c:	6453      	str	r3, [r2, #68]	@ 0x44
 800138e:	4b3d      	ldr	r3, [pc, #244]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	4b39      	ldr	r3, [pc, #228]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	4a38      	ldr	r2, [pc, #224]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013aa:	4b36      	ldr	r3, [pc, #216]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80013b6:	23e0      	movs	r3, #224	@ 0xe0
 80013b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	2302      	movs	r3, #2
 80013bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c2:	2303      	movs	r3, #3
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013c6:	2305      	movs	r3, #5
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	482d      	ldr	r0, [pc, #180]	@ (8001488 <HAL_SPI_MspInit+0x12c>)
 80013d2:	f000 ff39 	bl	8002248 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80013d6:	e04f      	b.n	8001478 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a2b      	ldr	r2, [pc, #172]	@ (800148c <HAL_SPI_MspInit+0x130>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d14a      	bne.n	8001478 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b27      	ldr	r3, [pc, #156]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	4a26      	ldr	r2, [pc, #152]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 80013ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f2:	4b24      	ldr	r3, [pc, #144]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b20      	ldr	r3, [pc, #128]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	4a1f      	ldr	r2, [pc, #124]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6313      	str	r3, [r2, #48]	@ 0x30
 800140e:	4b1d      	ldr	r3, [pc, #116]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	4a18      	ldr	r2, [pc, #96]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 8001424:	f043 0302 	orr.w	r3, r3, #2
 8001428:	6313      	str	r3, [r2, #48]	@ 0x30
 800142a:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <HAL_SPI_MspInit+0x128>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001436:	230c      	movs	r3, #12
 8001438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001442:	2303      	movs	r3, #3
 8001444:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001446:	2305      	movs	r3, #5
 8001448:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144a:	f107 031c 	add.w	r3, r7, #28
 800144e:	4619      	mov	r1, r3
 8001450:	480f      	ldr	r0, [pc, #60]	@ (8001490 <HAL_SPI_MspInit+0x134>)
 8001452:	f000 fef9 	bl	8002248 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001456:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145c:	2302      	movs	r3, #2
 800145e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001464:	2303      	movs	r3, #3
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001468:	2305      	movs	r3, #5
 800146a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146c:	f107 031c 	add.w	r3, r7, #28
 8001470:	4619      	mov	r1, r3
 8001472:	4808      	ldr	r0, [pc, #32]	@ (8001494 <HAL_SPI_MspInit+0x138>)
 8001474:	f000 fee8 	bl	8002248 <HAL_GPIO_Init>
}
 8001478:	bf00      	nop
 800147a:	3730      	adds	r7, #48	@ 0x30
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40013000 	.word	0x40013000
 8001484:	40023800 	.word	0x40023800
 8001488:	40020000 	.word	0x40020000
 800148c:	40003800 	.word	0x40003800
 8001490:	40020800 	.word	0x40020800
 8001494:	40020400 	.word	0x40020400

08001498 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b090      	sub	sp, #64	@ 0x40
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a64      	ldr	r2, [pc, #400]	@ (8001648 <HAL_UART_MspInit+0x1b0>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d12c      	bne.n	8001514 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014be:	4b63      	ldr	r3, [pc, #396]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	4a62      	ldr	r2, [pc, #392]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80014c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80014c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ca:	4b60      	ldr	r3, [pc, #384]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014da:	4b5c      	ldr	r3, [pc, #368]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a5b      	ldr	r2, [pc, #364]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b59      	ldr	r3, [pc, #356]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014f2:	2303      	movs	r3, #3
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fe:	2303      	movs	r3, #3
 8001500:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001502:	2308      	movs	r3, #8
 8001504:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800150a:	4619      	mov	r1, r3
 800150c:	4850      	ldr	r0, [pc, #320]	@ (8001650 <HAL_UART_MspInit+0x1b8>)
 800150e:	f000 fe9b 	bl	8002248 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001512:	e095      	b.n	8001640 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART1)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a4e      	ldr	r2, [pc, #312]	@ (8001654 <HAL_UART_MspInit+0x1bc>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d12c      	bne.n	8001578 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART1_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	623b      	str	r3, [r7, #32]
 8001522:	4b4a      	ldr	r3, [pc, #296]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001526:	4a49      	ldr	r2, [pc, #292]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001528:	f043 0310 	orr.w	r3, r3, #16
 800152c:	6453      	str	r3, [r2, #68]	@ 0x44
 800152e:	4b47      	ldr	r3, [pc, #284]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001532:	f003 0310 	and.w	r3, r3, #16
 8001536:	623b      	str	r3, [r7, #32]
 8001538:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	61fb      	str	r3, [r7, #28]
 800153e:	4b43      	ldr	r3, [pc, #268]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a42      	ldr	r2, [pc, #264]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001544:	f043 0302 	orr.w	r3, r3, #2
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b40      	ldr	r3, [pc, #256]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	61fb      	str	r3, [r7, #28]
 8001554:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001556:	23c0      	movs	r3, #192	@ 0xc0
 8001558:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001566:	2307      	movs	r3, #7
 8001568:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800156e:	4619      	mov	r1, r3
 8001570:	4839      	ldr	r0, [pc, #228]	@ (8001658 <HAL_UART_MspInit+0x1c0>)
 8001572:	f000 fe69 	bl	8002248 <HAL_GPIO_Init>
}
 8001576:	e063      	b.n	8001640 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a37      	ldr	r2, [pc, #220]	@ (800165c <HAL_UART_MspInit+0x1c4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d12c      	bne.n	80015dc <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	61bb      	str	r3, [r7, #24]
 8001586:	4b31      	ldr	r3, [pc, #196]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	4a30      	ldr	r2, [pc, #192]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 800158c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001590:	6413      	str	r3, [r2, #64]	@ 0x40
 8001592:	4b2e      	ldr	r3, [pc, #184]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800159a:	61bb      	str	r3, [r7, #24]
 800159c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a29      	ldr	r2, [pc, #164]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b27      	ldr	r3, [pc, #156]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015ba:	230c      	movs	r3, #12
 80015bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015ca:	2307      	movs	r3, #7
 80015cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015d2:	4619      	mov	r1, r3
 80015d4:	481e      	ldr	r0, [pc, #120]	@ (8001650 <HAL_UART_MspInit+0x1b8>)
 80015d6:	f000 fe37 	bl	8002248 <HAL_GPIO_Init>
}
 80015da:	e031      	b.n	8001640 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART3)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001660 <HAL_UART_MspInit+0x1c8>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d12c      	bne.n	8001640 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b18      	ldr	r3, [pc, #96]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	4a17      	ldr	r2, [pc, #92]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80015f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	4b11      	ldr	r3, [pc, #68]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a10      	ldr	r2, [pc, #64]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 800160c:	f043 0304 	orr.w	r3, r3, #4
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <HAL_UART_MspInit+0x1b4>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800161e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001630:	2307      	movs	r3, #7
 8001632:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001634:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001638:	4619      	mov	r1, r3
 800163a:	480a      	ldr	r0, [pc, #40]	@ (8001664 <HAL_UART_MspInit+0x1cc>)
 800163c:	f000 fe04 	bl	8002248 <HAL_GPIO_Init>
}
 8001640:	bf00      	nop
 8001642:	3740      	adds	r7, #64	@ 0x40
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40004c00 	.word	0x40004c00
 800164c:	40023800 	.word	0x40023800
 8001650:	40020000 	.word	0x40020000
 8001654:	40011000 	.word	0x40011000
 8001658:	40020400 	.word	0x40020400
 800165c:	40004400 	.word	0x40004400
 8001660:	40004800 	.word	0x40004800
 8001664:	40020800 	.word	0x40020800

08001668 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08c      	sub	sp, #48	@ 0x30
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001670:	2300      	movs	r3, #0
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001674:	2300      	movs	r3, #0
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001678:	2300      	movs	r3, #0
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	4b2e      	ldr	r3, [pc, #184]	@ (8001738 <HAL_InitTick+0xd0>)
 800167e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001680:	4a2d      	ldr	r2, [pc, #180]	@ (8001738 <HAL_InitTick+0xd0>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6453      	str	r3, [r2, #68]	@ 0x44
 8001688:	4b2b      	ldr	r3, [pc, #172]	@ (8001738 <HAL_InitTick+0xd0>)
 800168a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168c:	f003 0301 	and.w	r3, r3, #1
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001694:	f107 020c 	add.w	r2, r7, #12
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4611      	mov	r1, r2
 800169e:	4618      	mov	r0, r3
 80016a0:	f004 f94e 	bl	8005940 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80016a4:	f004 f938 	bl	8005918 <HAL_RCC_GetPCLK2Freq>
 80016a8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016ac:	4a23      	ldr	r2, [pc, #140]	@ (800173c <HAL_InitTick+0xd4>)
 80016ae:	fba2 2303 	umull	r2, r3, r2, r3
 80016b2:	0c9b      	lsrs	r3, r3, #18
 80016b4:	3b01      	subs	r3, #1
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016b8:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <HAL_InitTick+0xd8>)
 80016ba:	4a22      	ldr	r2, [pc, #136]	@ (8001744 <HAL_InitTick+0xdc>)
 80016bc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016be:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <HAL_InitTick+0xd8>)
 80016c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016c4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80016c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001740 <HAL_InitTick+0xd8>)
 80016c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80016cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <HAL_InitTick+0xd8>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <HAL_InitTick+0xd8>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d8:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <HAL_InitTick+0xd8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80016de:	4818      	ldr	r0, [pc, #96]	@ (8001740 <HAL_InitTick+0xd8>)
 80016e0:	f005 f877 	bl	80067d2 <HAL_TIM_Base_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80016ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d11b      	bne.n	800172a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80016f2:	4813      	ldr	r0, [pc, #76]	@ (8001740 <HAL_InitTick+0xd8>)
 80016f4:	f005 f8c6 	bl	8006884 <HAL_TIM_Base_Start_IT>
 80016f8:	4603      	mov	r3, r0
 80016fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001702:	2b00      	cmp	r3, #0
 8001704:	d111      	bne.n	800172a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001706:	2019      	movs	r0, #25
 8001708:	f000 f9e4 	bl	8001ad4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b0f      	cmp	r3, #15
 8001710:	d808      	bhi.n	8001724 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001712:	2200      	movs	r2, #0
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	2019      	movs	r0, #25
 8001718:	f000 f9c0 	bl	8001a9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800171c:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <HAL_InitTick+0xe0>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	e002      	b.n	800172a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800172a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800172e:	4618      	mov	r0, r3
 8001730:	3730      	adds	r7, #48	@ 0x30
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800
 800173c:	431bde83 	.word	0x431bde83
 8001740:	200004a0 	.word	0x200004a0
 8001744:	40010000 	.word	0x40010000
 8001748:	20000004 	.word	0x20000004

0800174c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <NMI_Handler+0x4>

08001754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <HardFault_Handler+0x4>

0800175c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <MemManage_Handler+0x4>

08001764 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <BusFault_Handler+0x4>

0800176c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <UsageFault_Handler+0x4>

08001774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <DMA1_Stream2_IRQHandler+0x10>)
 800178a:	f000 fad9 	bl	8001d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000128 	.word	0x20000128

08001798 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800179c:	4802      	ldr	r0, [pc, #8]	@ (80017a8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800179e:	f005 f8e1 	bl	8006964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200004a0 	.word	0x200004a0

080017ac <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80017b0:	4802      	ldr	r0, [pc, #8]	@ (80017bc <I2C2_EV_IRQHandler+0x10>)
 80017b2:	f001 fb5f 	bl	8002e74 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000080 	.word	0x20000080

080017c0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <I2C2_ER_IRQHandler+0x10>)
 80017c6:	f001 fcc6 	bl	8003156 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000080 	.word	0x20000080

080017d4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <DMA1_Stream7_IRQHandler+0x10>)
 80017da:	f000 fab1 	bl	8001d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000188 	.word	0x20000188

080017e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ec:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <SystemInit+0x20>)
 80017ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017f2:	4a05      	ldr	r2, [pc, #20]	@ (8001808 <SystemInit+0x20>)
 80017f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800180c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001844 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001810:	f7ff ffea 	bl	80017e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001814:	480c      	ldr	r0, [pc, #48]	@ (8001848 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001816:	490d      	ldr	r1, [pc, #52]	@ (800184c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001818:	4a0d      	ldr	r2, [pc, #52]	@ (8001850 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800181a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800181c:	e002      	b.n	8001824 <LoopCopyDataInit>

0800181e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800181e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001820:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001822:	3304      	adds	r3, #4

08001824 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001824:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001826:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001828:	d3f9      	bcc.n	800181e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800182a:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800182c:	4c0a      	ldr	r4, [pc, #40]	@ (8001858 <LoopFillZerobss+0x22>)
  movs r3, #0
 800182e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001830:	e001      	b.n	8001836 <LoopFillZerobss>

08001832 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001832:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001834:	3204      	adds	r2, #4

08001836 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001836:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001838:	d3fb      	bcc.n	8001832 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800183a:	f00a f875 	bl	800b928 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800183e:	f7fe fe5d 	bl	80004fc <main>
  bx  lr    
 8001842:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001844:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800184c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001850:	0800bb2c 	.word	0x0800bb2c
  ldr r2, =_sbss
 8001854:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001858:	20004e54 	.word	0x20004e54

0800185c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800185c:	e7fe      	b.n	800185c <ADC_IRQHandler>
	...

08001860 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001864:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <HAL_Init+0x40>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0d      	ldr	r2, [pc, #52]	@ (80018a0 <HAL_Init+0x40>)
 800186a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800186e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <HAL_Init+0x40>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0a      	ldr	r2, [pc, #40]	@ (80018a0 <HAL_Init+0x40>)
 8001876:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800187a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <HAL_Init+0x40>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a07      	ldr	r2, [pc, #28]	@ (80018a0 <HAL_Init+0x40>)
 8001882:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001886:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001888:	2003      	movs	r0, #3
 800188a:	f000 f8fc 	bl	8001a86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800188e:	200f      	movs	r0, #15
 8001890:	f7ff feea 	bl	8001668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001894:	f7ff fb82 	bl	8000f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40023c00 	.word	0x40023c00

080018a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_IncTick+0x20>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <HAL_IncTick+0x24>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4413      	add	r3, r2
 80018b4:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <HAL_IncTick+0x24>)
 80018b6:	6013      	str	r3, [r2, #0]
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000008 	.word	0x20000008
 80018c8:	200004e8 	.word	0x200004e8

080018cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return uwTick;
 80018d0:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <HAL_GetTick+0x14>)
 80018d2:	681b      	ldr	r3, [r3, #0]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	200004e8 	.word	0x200004e8

080018e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018ec:	f7ff ffee 	bl	80018cc <HAL_GetTick>
 80018f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018fc:	d005      	beq.n	800190a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <HAL_Delay+0x44>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4413      	add	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800190a:	bf00      	nop
 800190c:	f7ff ffde 	bl	80018cc <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	429a      	cmp	r2, r3
 800191a:	d8f7      	bhi.n	800190c <HAL_Delay+0x28>
  {
  }
}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000008 	.word	0x20000008

0800192c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001948:	4013      	ands	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001954:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800195c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195e:	4a04      	ldr	r2, [pc, #16]	@ (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	60d3      	str	r3, [r2, #12]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001978:	4b04      	ldr	r3, [pc, #16]	@ (800198c <__NVIC_GetPriorityGrouping+0x18>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	0a1b      	lsrs	r3, r3, #8
 800197e:	f003 0307 	and.w	r3, r3, #7
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	db0b      	blt.n	80019ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	f003 021f 	and.w	r2, r3, #31
 80019a8:	4907      	ldr	r1, [pc, #28]	@ (80019c8 <__NVIC_EnableIRQ+0x38>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	095b      	lsrs	r3, r3, #5
 80019b0:	2001      	movs	r0, #1
 80019b2:	fa00 f202 	lsl.w	r2, r0, r2
 80019b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000e100 	.word	0xe000e100

080019cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	db0a      	blt.n	80019f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	490c      	ldr	r1, [pc, #48]	@ (8001a18 <__NVIC_SetPriority+0x4c>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	0112      	lsls	r2, r2, #4
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	440b      	add	r3, r1
 80019f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f4:	e00a      	b.n	8001a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	b2da      	uxtb	r2, r3
 80019fa:	4908      	ldr	r1, [pc, #32]	@ (8001a1c <__NVIC_SetPriority+0x50>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	3b04      	subs	r3, #4
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	440b      	add	r3, r1
 8001a0a:	761a      	strb	r2, [r3, #24]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	e000e100 	.word	0xe000e100
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b089      	sub	sp, #36	@ 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f1c3 0307 	rsb	r3, r3, #7
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	bf28      	it	cs
 8001a3e:	2304      	movcs	r3, #4
 8001a40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3304      	adds	r3, #4
 8001a46:	2b06      	cmp	r3, #6
 8001a48:	d902      	bls.n	8001a50 <NVIC_EncodePriority+0x30>
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3b03      	subs	r3, #3
 8001a4e:	e000      	b.n	8001a52 <NVIC_EncodePriority+0x32>
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43da      	mvns	r2, r3
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	401a      	ands	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a72:	43d9      	mvns	r1, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a78:	4313      	orrs	r3, r2
         );
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3724      	adds	r7, #36	@ 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ff4c 	bl	800192c <__NVIC_SetPriorityGrouping>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
 8001aa8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aae:	f7ff ff61 	bl	8001974 <__NVIC_GetPriorityGrouping>
 8001ab2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	68b9      	ldr	r1, [r7, #8]
 8001ab8:	6978      	ldr	r0, [r7, #20]
 8001aba:	f7ff ffb1 	bl	8001a20 <NVIC_EncodePriority>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff ff80 	bl	80019cc <__NVIC_SetPriority>
}
 8001acc:	bf00      	nop
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ff54 	bl	8001990 <__NVIC_EnableIRQ>
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001afc:	f7ff fee6 	bl	80018cc <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e099      	b.n	8001c40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0201 	bic.w	r2, r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b2c:	e00f      	b.n	8001b4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b2e:	f7ff fecd 	bl	80018cc <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b05      	cmp	r3, #5
 8001b3a:	d908      	bls.n	8001b4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2220      	movs	r2, #32
 8001b40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2203      	movs	r2, #3
 8001b46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e078      	b.n	8001c40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1e8      	bne.n	8001b2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b64:	697a      	ldr	r2, [r7, #20]
 8001b66:	4b38      	ldr	r3, [pc, #224]	@ (8001c48 <HAL_DMA_Init+0x158>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	691b      	ldr	r3, [r3, #16]
 8001b80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	d107      	bne.n	8001bb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	f023 0307 	bic.w	r3, r3, #7
 8001bce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d117      	bne.n	8001c12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00e      	beq.n	8001c12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 faab 	bl	8002150 <DMA_CheckFifoParam>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d008      	beq.n	8001c12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2240      	movs	r2, #64	@ 0x40
 8001c04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e016      	b.n	8001c40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 fa62 	bl	80020e4 <DMA_CalcBaseAndBitshift>
 8001c20:	4603      	mov	r3, r0
 8001c22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c28:	223f      	movs	r2, #63	@ 0x3f
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	f010803f 	.word	0xf010803f

08001c4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d101      	bne.n	8001c72 <HAL_DMA_Start_IT+0x26>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e040      	b.n	8001cf4 <HAL_DMA_Start_IT+0xa8>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d12f      	bne.n	8001ce6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2202      	movs	r2, #2
 8001c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f000 f9f4 	bl	8002088 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca4:	223f      	movs	r2, #63	@ 0x3f
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f042 0216 	orr.w	r2, r2, #22
 8001cba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d007      	beq.n	8001cd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f042 0208 	orr.w	r2, r2, #8
 8001cd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f042 0201 	orr.w	r2, r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	e005      	b.n	8001cf2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d004      	beq.n	8001d1a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2280      	movs	r2, #128	@ 0x80
 8001d14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00c      	b.n	8001d34 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2205      	movs	r2, #5
 8001d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 0201 	bic.w	r2, r2, #1
 8001d30:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d4c:	4b8e      	ldr	r3, [pc, #568]	@ (8001f88 <HAL_DMA_IRQHandler+0x248>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a8e      	ldr	r2, [pc, #568]	@ (8001f8c <HAL_DMA_IRQHandler+0x24c>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	0a9b      	lsrs	r3, r3, #10
 8001d58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6a:	2208      	movs	r2, #8
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4013      	ands	r3, r2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d01a      	beq.n	8001dac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d013      	beq.n	8001dac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0204 	bic.w	r2, r2, #4
 8001d92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d98:	2208      	movs	r2, #8
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da4:	f043 0201 	orr.w	r2, r3, #1
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db0:	2201      	movs	r2, #1
 8001db2:	409a      	lsls	r2, r3
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d012      	beq.n	8001de2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00b      	beq.n	8001de2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dce:	2201      	movs	r2, #1
 8001dd0:	409a      	lsls	r2, r3
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dda:	f043 0202 	orr.w	r2, r3, #2
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de6:	2204      	movs	r2, #4
 8001de8:	409a      	lsls	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d012      	beq.n	8001e18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00b      	beq.n	8001e18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e04:	2204      	movs	r2, #4
 8001e06:	409a      	lsls	r2, r3
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e10:	f043 0204 	orr.w	r2, r3, #4
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d043      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0308 	and.w	r3, r3, #8
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d03c      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e3a:	2210      	movs	r2, #16
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d018      	beq.n	8001e82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d108      	bne.n	8001e70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d024      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	4798      	blx	r3
 8001e6e:	e01f      	b.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d01b      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	4798      	blx	r3
 8001e80:	e016      	b.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d107      	bne.n	8001ea0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 0208 	bic.w	r2, r2, #8
 8001e9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eb4:	2220      	movs	r2, #32
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f000 808f 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0310 	and.w	r3, r3, #16
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 8087 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	409a      	lsls	r2, r3
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b05      	cmp	r3, #5
 8001ee8:	d136      	bne.n	8001f58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0216 	bic.w	r2, r2, #22
 8001ef8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	695a      	ldr	r2, [r3, #20]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d103      	bne.n	8001f1a <HAL_DMA_IRQHandler+0x1da>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d007      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f022 0208 	bic.w	r2, r2, #8
 8001f28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2e:	223f      	movs	r2, #63	@ 0x3f
 8001f30:	409a      	lsls	r2, r3
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d07e      	beq.n	800204c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
        }
        return;
 8001f56:	e079      	b.n	800204c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d01d      	beq.n	8001fa2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10d      	bne.n	8001f90 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d031      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	4798      	blx	r3
 8001f84:	e02c      	b.n	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
 8001f86:	bf00      	nop
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d023      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	4798      	blx	r3
 8001fa0:	e01e      	b.n	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10f      	bne.n	8001fd0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0210 	bic.w	r2, r2, #16
 8001fbe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d032      	beq.n	800204e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d022      	beq.n	800203a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2205      	movs	r2, #5
 8001ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0201 	bic.w	r2, r2, #1
 800200a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	3301      	adds	r3, #1
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	429a      	cmp	r2, r3
 8002016:	d307      	bcc.n	8002028 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f2      	bne.n	800200c <HAL_DMA_IRQHandler+0x2cc>
 8002026:	e000      	b.n	800202a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002028:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	4798      	blx	r3
 800204a:	e000      	b.n	800204e <HAL_DMA_IRQHandler+0x30e>
        return;
 800204c:	bf00      	nop
    }
  }
}
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002062:	b2db      	uxtb	r3, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800207c:	4618      	mov	r0, r3
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
 8002094:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	2b40      	cmp	r3, #64	@ 0x40
 80020b4:	d108      	bne.n	80020c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020c6:	e007      	b.n	80020d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	60da      	str	r2, [r3, #12]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	3b10      	subs	r3, #16
 80020f4:	4a14      	ldr	r2, [pc, #80]	@ (8002148 <DMA_CalcBaseAndBitshift+0x64>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	091b      	lsrs	r3, r3, #4
 80020fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80020fe:	4a13      	ldr	r2, [pc, #76]	@ (800214c <DMA_CalcBaseAndBitshift+0x68>)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4413      	add	r3, r2
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2b03      	cmp	r3, #3
 8002110:	d909      	bls.n	8002126 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800211a:	f023 0303 	bic.w	r3, r3, #3
 800211e:	1d1a      	adds	r2, r3, #4
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	659a      	str	r2, [r3, #88]	@ 0x58
 8002124:	e007      	b.n	8002136 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800212e:	f023 0303 	bic.w	r3, r3, #3
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800213a:	4618      	mov	r0, r3
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	aaaaaaab 	.word	0xaaaaaaab
 800214c:	0800bb00 	.word	0x0800bb00

08002150 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002160:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d11f      	bne.n	80021aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	2b03      	cmp	r3, #3
 800216e:	d856      	bhi.n	800221e <DMA_CheckFifoParam+0xce>
 8002170:	a201      	add	r2, pc, #4	@ (adr r2, 8002178 <DMA_CheckFifoParam+0x28>)
 8002172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002176:	bf00      	nop
 8002178:	08002189 	.word	0x08002189
 800217c:	0800219b 	.word	0x0800219b
 8002180:	08002189 	.word	0x08002189
 8002184:	0800221f 	.word	0x0800221f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d046      	beq.n	8002222 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002198:	e043      	b.n	8002222 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800219e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021a2:	d140      	bne.n	8002226 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021a8:	e03d      	b.n	8002226 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021b2:	d121      	bne.n	80021f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d837      	bhi.n	800222a <DMA_CheckFifoParam+0xda>
 80021ba:	a201      	add	r2, pc, #4	@ (adr r2, 80021c0 <DMA_CheckFifoParam+0x70>)
 80021bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c0:	080021d1 	.word	0x080021d1
 80021c4:	080021d7 	.word	0x080021d7
 80021c8:	080021d1 	.word	0x080021d1
 80021cc:	080021e9 	.word	0x080021e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	73fb      	strb	r3, [r7, #15]
      break;
 80021d4:	e030      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d025      	beq.n	800222e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021e6:	e022      	b.n	800222e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021f0:	d11f      	bne.n	8002232 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021f6:	e01c      	b.n	8002232 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d903      	bls.n	8002206 <DMA_CheckFifoParam+0xb6>
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d003      	beq.n	800220c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002204:	e018      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	73fb      	strb	r3, [r7, #15]
      break;
 800220a:	e015      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002210:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00e      	beq.n	8002236 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	73fb      	strb	r3, [r7, #15]
      break;
 800221c:	e00b      	b.n	8002236 <DMA_CheckFifoParam+0xe6>
      break;
 800221e:	bf00      	nop
 8002220:	e00a      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      break;
 8002222:	bf00      	nop
 8002224:	e008      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      break;
 8002226:	bf00      	nop
 8002228:	e006      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      break;
 800222a:	bf00      	nop
 800222c:	e004      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      break;
 800222e:	bf00      	nop
 8002230:	e002      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      break;   
 8002232:	bf00      	nop
 8002234:	e000      	b.n	8002238 <DMA_CheckFifoParam+0xe8>
      break;
 8002236:	bf00      	nop
    }
  } 
  
  return status; 
 8002238:	7bfb      	ldrb	r3, [r7, #15]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop

08002248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002248:	b480      	push	{r7}
 800224a:	b089      	sub	sp, #36	@ 0x24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800225e:	2300      	movs	r3, #0
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	e16b      	b.n	800253c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002264:	2201      	movs	r2, #1
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	429a      	cmp	r2, r3
 800227e:	f040 815a 	bne.w	8002536 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 0303 	and.w	r3, r3, #3
 800228a:	2b01      	cmp	r3, #1
 800228c:	d005      	beq.n	800229a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002296:	2b02      	cmp	r3, #2
 8002298:	d130      	bne.n	80022fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	2203      	movs	r2, #3
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d0:	2201      	movs	r2, #1
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4013      	ands	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	091b      	lsrs	r3, r3, #4
 80022e6:	f003 0201 	and.w	r2, r3, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f003 0303 	and.w	r3, r3, #3
 8002304:	2b03      	cmp	r3, #3
 8002306:	d017      	beq.n	8002338 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	2203      	movs	r2, #3
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	43db      	mvns	r3, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4013      	ands	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	4313      	orrs	r3, r2
 8002330:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 0303 	and.w	r3, r3, #3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d123      	bne.n	800238c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	08da      	lsrs	r2, r3, #3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3208      	adds	r2, #8
 800234c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002350:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	f003 0307 	and.w	r3, r3, #7
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	220f      	movs	r2, #15
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4013      	ands	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	4313      	orrs	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	08da      	lsrs	r2, r3, #3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3208      	adds	r2, #8
 8002386:	69b9      	ldr	r1, [r7, #24]
 8002388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	2203      	movs	r2, #3
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4013      	ands	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 0203 	and.w	r2, r3, #3
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f000 80b4 	beq.w	8002536 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b60      	ldr	r3, [pc, #384]	@ (8002554 <HAL_GPIO_Init+0x30c>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	4a5f      	ldr	r2, [pc, #380]	@ (8002554 <HAL_GPIO_Init+0x30c>)
 80023d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023de:	4b5d      	ldr	r3, [pc, #372]	@ (8002554 <HAL_GPIO_Init+0x30c>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023ea:	4a5b      	ldr	r2, [pc, #364]	@ (8002558 <HAL_GPIO_Init+0x310>)
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	089b      	lsrs	r3, r3, #2
 80023f0:	3302      	adds	r3, #2
 80023f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	220f      	movs	r2, #15
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4013      	ands	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a52      	ldr	r2, [pc, #328]	@ (800255c <HAL_GPIO_Init+0x314>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d02b      	beq.n	800246e <HAL_GPIO_Init+0x226>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a51      	ldr	r2, [pc, #324]	@ (8002560 <HAL_GPIO_Init+0x318>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d025      	beq.n	800246a <HAL_GPIO_Init+0x222>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a50      	ldr	r2, [pc, #320]	@ (8002564 <HAL_GPIO_Init+0x31c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d01f      	beq.n	8002466 <HAL_GPIO_Init+0x21e>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a4f      	ldr	r2, [pc, #316]	@ (8002568 <HAL_GPIO_Init+0x320>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d019      	beq.n	8002462 <HAL_GPIO_Init+0x21a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a4e      	ldr	r2, [pc, #312]	@ (800256c <HAL_GPIO_Init+0x324>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d013      	beq.n	800245e <HAL_GPIO_Init+0x216>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a4d      	ldr	r2, [pc, #308]	@ (8002570 <HAL_GPIO_Init+0x328>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d00d      	beq.n	800245a <HAL_GPIO_Init+0x212>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4c      	ldr	r2, [pc, #304]	@ (8002574 <HAL_GPIO_Init+0x32c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d007      	beq.n	8002456 <HAL_GPIO_Init+0x20e>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4b      	ldr	r2, [pc, #300]	@ (8002578 <HAL_GPIO_Init+0x330>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d101      	bne.n	8002452 <HAL_GPIO_Init+0x20a>
 800244e:	2307      	movs	r3, #7
 8002450:	e00e      	b.n	8002470 <HAL_GPIO_Init+0x228>
 8002452:	2308      	movs	r3, #8
 8002454:	e00c      	b.n	8002470 <HAL_GPIO_Init+0x228>
 8002456:	2306      	movs	r3, #6
 8002458:	e00a      	b.n	8002470 <HAL_GPIO_Init+0x228>
 800245a:	2305      	movs	r3, #5
 800245c:	e008      	b.n	8002470 <HAL_GPIO_Init+0x228>
 800245e:	2304      	movs	r3, #4
 8002460:	e006      	b.n	8002470 <HAL_GPIO_Init+0x228>
 8002462:	2303      	movs	r3, #3
 8002464:	e004      	b.n	8002470 <HAL_GPIO_Init+0x228>
 8002466:	2302      	movs	r3, #2
 8002468:	e002      	b.n	8002470 <HAL_GPIO_Init+0x228>
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <HAL_GPIO_Init+0x228>
 800246e:	2300      	movs	r3, #0
 8002470:	69fa      	ldr	r2, [r7, #28]
 8002472:	f002 0203 	and.w	r2, r2, #3
 8002476:	0092      	lsls	r2, r2, #2
 8002478:	4093      	lsls	r3, r2
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002480:	4935      	ldr	r1, [pc, #212]	@ (8002558 <HAL_GPIO_Init+0x310>)
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	089b      	lsrs	r3, r3, #2
 8002486:	3302      	adds	r3, #2
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800248e:	4b3b      	ldr	r3, [pc, #236]	@ (800257c <HAL_GPIO_Init+0x334>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	43db      	mvns	r3, r3
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	4013      	ands	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024b2:	4a32      	ldr	r2, [pc, #200]	@ (800257c <HAL_GPIO_Init+0x334>)
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b8:	4b30      	ldr	r3, [pc, #192]	@ (800257c <HAL_GPIO_Init+0x334>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	43db      	mvns	r3, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4013      	ands	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d003      	beq.n	80024dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024dc:	4a27      	ldr	r2, [pc, #156]	@ (800257c <HAL_GPIO_Init+0x334>)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024e2:	4b26      	ldr	r3, [pc, #152]	@ (800257c <HAL_GPIO_Init+0x334>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	43db      	mvns	r3, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4013      	ands	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002506:	4a1d      	ldr	r2, [pc, #116]	@ (800257c <HAL_GPIO_Init+0x334>)
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800250c:	4b1b      	ldr	r3, [pc, #108]	@ (800257c <HAL_GPIO_Init+0x334>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002530:	4a12      	ldr	r2, [pc, #72]	@ (800257c <HAL_GPIO_Init+0x334>)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3301      	adds	r3, #1
 800253a:	61fb      	str	r3, [r7, #28]
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	2b0f      	cmp	r3, #15
 8002540:	f67f ae90 	bls.w	8002264 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	3724      	adds	r7, #36	@ 0x24
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	40013800 	.word	0x40013800
 800255c:	40020000 	.word	0x40020000
 8002560:	40020400 	.word	0x40020400
 8002564:	40020800 	.word	0x40020800
 8002568:	40020c00 	.word	0x40020c00
 800256c:	40021000 	.word	0x40021000
 8002570:	40021400 	.word	0x40021400
 8002574:	40021800 	.word	0x40021800
 8002578:	40021c00 	.word	0x40021c00
 800257c:	40013c00 	.word	0x40013c00

08002580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691a      	ldr	r2, [r3, #16]
 8002590:	887b      	ldrh	r3, [r7, #2]
 8002592:	4013      	ands	r3, r2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002598:	2301      	movs	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
 800259c:	e001      	b.n	80025a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800259e:	2300      	movs	r3, #0
 80025a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	807b      	strh	r3, [r7, #2]
 80025bc:	4613      	mov	r3, r2
 80025be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025c0:	787b      	ldrb	r3, [r7, #1]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025cc:	e003      	b.n	80025d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025ce:	887b      	ldrh	r3, [r7, #2]
 80025d0:	041a      	lsls	r2, r3, #16
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	619a      	str	r2, [r3, #24]
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e12b      	b.n	800284e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d106      	bne.n	8002610 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7fe fcf2 	bl	8000ff4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2224      	movs	r2, #36	@ 0x24
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0201 	bic.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002646:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002648:	f003 f952 	bl	80058f0 <HAL_RCC_GetPCLK1Freq>
 800264c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	4a81      	ldr	r2, [pc, #516]	@ (8002858 <HAL_I2C_Init+0x274>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d807      	bhi.n	8002668 <HAL_I2C_Init+0x84>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4a80      	ldr	r2, [pc, #512]	@ (800285c <HAL_I2C_Init+0x278>)
 800265c:	4293      	cmp	r3, r2
 800265e:	bf94      	ite	ls
 8002660:	2301      	movls	r3, #1
 8002662:	2300      	movhi	r3, #0
 8002664:	b2db      	uxtb	r3, r3
 8002666:	e006      	b.n	8002676 <HAL_I2C_Init+0x92>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4a7d      	ldr	r2, [pc, #500]	@ (8002860 <HAL_I2C_Init+0x27c>)
 800266c:	4293      	cmp	r3, r2
 800266e:	bf94      	ite	ls
 8002670:	2301      	movls	r3, #1
 8002672:	2300      	movhi	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e0e7      	b.n	800284e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4a78      	ldr	r2, [pc, #480]	@ (8002864 <HAL_I2C_Init+0x280>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	0c9b      	lsrs	r3, r3, #18
 8002688:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	430a      	orrs	r2, r1
 800269c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002858 <HAL_I2C_Init+0x274>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d802      	bhi.n	80026b8 <HAL_I2C_Init+0xd4>
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	3301      	adds	r3, #1
 80026b6:	e009      	b.n	80026cc <HAL_I2C_Init+0xe8>
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026be:	fb02 f303 	mul.w	r3, r2, r3
 80026c2:	4a69      	ldr	r2, [pc, #420]	@ (8002868 <HAL_I2C_Init+0x284>)
 80026c4:	fba2 2303 	umull	r2, r3, r2, r3
 80026c8:	099b      	lsrs	r3, r3, #6
 80026ca:	3301      	adds	r3, #1
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	430b      	orrs	r3, r1
 80026d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	495c      	ldr	r1, [pc, #368]	@ (8002858 <HAL_I2C_Init+0x274>)
 80026e8:	428b      	cmp	r3, r1
 80026ea:	d819      	bhi.n	8002720 <HAL_I2C_Init+0x13c>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1e59      	subs	r1, r3, #1
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80026fa:	1c59      	adds	r1, r3, #1
 80026fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002700:	400b      	ands	r3, r1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00a      	beq.n	800271c <HAL_I2C_Init+0x138>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	1e59      	subs	r1, r3, #1
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	fbb1 f3f3 	udiv	r3, r1, r3
 8002714:	3301      	adds	r3, #1
 8002716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800271a:	e051      	b.n	80027c0 <HAL_I2C_Init+0x1dc>
 800271c:	2304      	movs	r3, #4
 800271e:	e04f      	b.n	80027c0 <HAL_I2C_Init+0x1dc>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d111      	bne.n	800274c <HAL_I2C_Init+0x168>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	1e58      	subs	r0, r3, #1
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6859      	ldr	r1, [r3, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	440b      	add	r3, r1
 8002736:	fbb0 f3f3 	udiv	r3, r0, r3
 800273a:	3301      	adds	r3, #1
 800273c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf0c      	ite	eq
 8002744:	2301      	moveq	r3, #1
 8002746:	2300      	movne	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	e012      	b.n	8002772 <HAL_I2C_Init+0x18e>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	1e58      	subs	r0, r3, #1
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6859      	ldr	r1, [r3, #4]
 8002754:	460b      	mov	r3, r1
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	0099      	lsls	r1, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002762:	3301      	adds	r3, #1
 8002764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002768:	2b00      	cmp	r3, #0
 800276a:	bf0c      	ite	eq
 800276c:	2301      	moveq	r3, #1
 800276e:	2300      	movne	r3, #0
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_I2C_Init+0x196>
 8002776:	2301      	movs	r3, #1
 8002778:	e022      	b.n	80027c0 <HAL_I2C_Init+0x1dc>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10e      	bne.n	80027a0 <HAL_I2C_Init+0x1bc>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	1e58      	subs	r0, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6859      	ldr	r1, [r3, #4]
 800278a:	460b      	mov	r3, r1
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	440b      	add	r3, r1
 8002790:	fbb0 f3f3 	udiv	r3, r0, r3
 8002794:	3301      	adds	r3, #1
 8002796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800279a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800279e:	e00f      	b.n	80027c0 <HAL_I2C_Init+0x1dc>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	1e58      	subs	r0, r3, #1
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6859      	ldr	r1, [r3, #4]
 80027a8:	460b      	mov	r3, r1
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	0099      	lsls	r1, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b6:	3301      	adds	r3, #1
 80027b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	6809      	ldr	r1, [r1, #0]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69da      	ldr	r2, [r3, #28]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	431a      	orrs	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6911      	ldr	r1, [r2, #16]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68d2      	ldr	r2, [r2, #12]
 80027fa:	4311      	orrs	r1, r2
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	430b      	orrs	r3, r1
 8002802:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695a      	ldr	r2, [r3, #20]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2220      	movs	r2, #32
 800283a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	000186a0 	.word	0x000186a0
 800285c:	001e847f 	.word	0x001e847f
 8002860:	003d08ff 	.word	0x003d08ff
 8002864:	431bde83 	.word	0x431bde83
 8002868:	10624dd3 	.word	0x10624dd3

0800286c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287e:	2b80      	cmp	r3, #128	@ 0x80
 8002880:	d103      	bne.n	800288a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2200      	movs	r2, #0
 8002888:	611a      	str	r2, [r3, #16]
  }
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	@ 0x28
 800289c:	af02      	add	r7, sp, #8
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	4608      	mov	r0, r1
 80028a2:	4611      	mov	r1, r2
 80028a4:	461a      	mov	r2, r3
 80028a6:	4603      	mov	r3, r0
 80028a8:	817b      	strh	r3, [r7, #10]
 80028aa:	460b      	mov	r3, r1
 80028ac:	813b      	strh	r3, [r7, #8]
 80028ae:	4613      	mov	r3, r2
 80028b0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028b6:	f7ff f809 	bl	80018cc <HAL_GetTick>
 80028ba:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b20      	cmp	r3, #32
 80028c6:	f040 8136 	bne.w	8002b36 <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80028ca:	4b9d      	ldr	r3, [pc, #628]	@ (8002b40 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	08db      	lsrs	r3, r3, #3
 80028d0:	4a9c      	ldr	r2, [pc, #624]	@ (8002b44 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	0a1a      	lsrs	r2, r3, #8
 80028d8:	4613      	mov	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	009a      	lsls	r2, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d112      	bne.n	8002916 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	f043 0220 	orr.w	r2, r3, #32
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002912:	2302      	movs	r3, #2
 8002914:	e110      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b02      	cmp	r3, #2
 8002922:	d0df      	beq.n	80028e4 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800292a:	2b01      	cmp	r3, #1
 800292c:	d101      	bne.n	8002932 <HAL_I2C_Mem_Write_DMA+0x9a>
 800292e:	2302      	movs	r3, #2
 8002930:	e102      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	2b01      	cmp	r3, #1
 8002946:	d007      	beq.n	8002958 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0201 	orr.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002966:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2221      	movs	r2, #33	@ 0x21
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2240      	movs	r2, #64	@ 0x40
 8002974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002982:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002988:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4a6c      	ldr	r2, [pc, #432]	@ (8002b48 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002998:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800299a:	897a      	ldrh	r2, [r7, #10]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80029a0:	893a      	ldrh	r2, [r7, #8]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80029a6:	88fa      	ldrh	r2, [r7, #6]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 80a9 	beq.w	8002b0e <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d02a      	beq.n	8002a1a <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c8:	4a60      	ldr	r2, [pc, #384]	@ (8002b4c <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80029ca:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d0:	4a5f      	ldr	r2, [pc, #380]	@ (8002b50 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80029d2:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d8:	2200      	movs	r2, #0
 80029da:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e0:	2200      	movs	r2, #0
 80029e2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e8:	2200      	movs	r2, #0
 80029ea:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029f0:	2200      	movs	r2, #0
 80029f2:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	4619      	mov	r1, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	3310      	adds	r3, #16
 8002a04:	461a      	mov	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0a:	f7ff f91f 	bl	8001c4c <HAL_DMA_Start_IT>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002a12:	7efb      	ldrb	r3, [r7, #27]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d166      	bne.n	8002ae6 <HAL_I2C_Mem_Write_DMA+0x24e>
 8002a18:	e013      	b.n	8002a42 <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e07a      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002a42:	88f8      	ldrh	r0, [r7, #6]
 8002a44:	893a      	ldrh	r2, [r7, #8]
 8002a46:	8979      	ldrh	r1, [r7, #10]
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	9301      	str	r3, [sp, #4]
 8002a4c:	2323      	movs	r3, #35	@ 0x23
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	4603      	mov	r3, r0
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f001 fdfc 	bl	8004650 <I2C_RequestMemoryWrite>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d022      	beq.n	8002aa4 <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff f94a 	bl	8001cfc <HAL_DMA_Abort_IT>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a70:	2200      	movs	r2, #0
 8002a72:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a82:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0201 	bic.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e049      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	613b      	str	r3, [r7, #16]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ad0:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ae0:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e028      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	f043 0210 	orr.w	r2, r3, #16
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e014      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b22:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 8002b36:	2302      	movs	r3, #2
  }
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3720      	adds	r7, #32
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000000 	.word	0x20000000
 8002b44:	14f8b589 	.word	0x14f8b589
 8002b48:	ffff0000 	.word	0xffff0000
 8002b4c:	0800494d 	.word	0x0800494d
 8002b50:	08004b0b 	.word	0x08004b0b

08002b54 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08c      	sub	sp, #48	@ 0x30
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	4608      	mov	r0, r1
 8002b5e:	4611      	mov	r1, r2
 8002b60:	461a      	mov	r2, r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	817b      	strh	r3, [r7, #10]
 8002b66:	460b      	mov	r3, r1
 8002b68:	813b      	strh	r3, [r7, #8]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b6e:	f7fe fead 	bl	80018cc <HAL_GetTick>
 8002b72:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	f040 8172 	bne.w	8002e6a <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002b86:	4b93      	ldr	r3, [pc, #588]	@ (8002dd4 <HAL_I2C_Mem_Read_DMA+0x280>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	08db      	lsrs	r3, r3, #3
 8002b8c:	4a92      	ldr	r2, [pc, #584]	@ (8002dd8 <HAL_I2C_Mem_Read_DMA+0x284>)
 8002b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b92:	0a1a      	lsrs	r2, r3, #8
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	009a      	lsls	r2, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d112      	bne.n	8002bd2 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	f043 0220 	orr.w	r2, r3, #32
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e14c      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d0df      	beq.n	8002ba0 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_I2C_Mem_Read_DMA+0x9a>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e13e      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d007      	beq.n	8002c14 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2222      	movs	r2, #34	@ 0x22
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2240      	movs	r2, #64	@ 0x40
 8002c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4a62      	ldr	r2, [pc, #392]	@ (8002ddc <HAL_I2C_Mem_Read_DMA+0x288>)
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002c56:	897a      	ldrh	r2, [r7, #10]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002c5c:	893a      	ldrh	r2, [r7, #8]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002c62:	88fa      	ldrh	r2, [r7, #6]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80cc 	beq.w	8002e10 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d02d      	beq.n	8002cdc <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c84:	4a56      	ldr	r2, [pc, #344]	@ (8002de0 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8002c86:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8c:	4a55      	ldr	r2, [pc, #340]	@ (8002de4 <HAL_I2C_Mem_Read_DMA+0x290>)
 8002c8e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c94:	2200      	movs	r2, #0
 8002c96:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cac:	2200      	movs	r2, #0
 8002cae:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	3310      	adds	r3, #16
 8002cba:	4619      	mov	r1, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc6:	f7fe ffc1 	bl	8001c4c <HAL_DMA_Start_IT>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002cd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f040 8087 	bne.w	8002de8 <HAL_I2C_Mem_Read_DMA+0x294>
 8002cda:	e013      	b.n	8002d04 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2220      	movs	r2, #32
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0b3      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002d04:	88f8      	ldrh	r0, [r7, #6]
 8002d06:	893a      	ldrh	r2, [r7, #8]
 8002d08:	8979      	ldrh	r1, [r7, #10]
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	9301      	str	r3, [sp, #4]
 8002d0e:	2323      	movs	r3, #35	@ 0x23
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	4603      	mov	r3, r0
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f001 fd31 	bl	800477c <I2C_RequestMemoryRead>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d023      	beq.n	8002d68 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fe ffe9 	bl	8001cfc <HAL_DMA_Abort_IT>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d34:	2200      	movs	r2, #0
 8002d36:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d46:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0201 	bic.w	r2, r2, #1
 8002d62:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e081      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d108      	bne.n	8002d82 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	e007      	b.n	8002d92 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d90:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	61bb      	str	r3, [r7, #24]
 8002da6:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dbe:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	e049      	b.n	8002e66 <HAL_I2C_Mem_Read_DMA+0x312>
 8002dd2:	bf00      	nop
 8002dd4:	20000000 	.word	0x20000000
 8002dd8:	14f8b589 	.word	0x14f8b589
 8002ddc:	ffff0000 	.word	0xffff0000
 8002de0:	0800494d 	.word	0x0800494d
 8002de4:	08004b0b 	.word	0x08004b0b
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	f043 0210 	orr.w	r2, r3, #16
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e02d      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002e10:	88f8      	ldrh	r0, [r7, #6]
 8002e12:	893a      	ldrh	r2, [r7, #8]
 8002e14:	8979      	ldrh	r1, [r7, #10]
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	9301      	str	r3, [sp, #4]
 8002e1a:	2323      	movs	r3, #35	@ 0x23
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	4603      	mov	r3, r0
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f001 fcab 	bl	800477c <I2C_RequestMemoryRead>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e01d      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e54:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2220      	movs	r2, #32
 8002e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8002e66:	2300      	movs	r3, #0
 8002e68:	e000      	b.n	8002e6c <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8002e6a:	2302      	movs	r3, #2
  }
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3728      	adds	r7, #40	@ 0x28
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e94:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e9c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	2b10      	cmp	r3, #16
 8002ea2:	d003      	beq.n	8002eac <HAL_I2C_EV_IRQHandler+0x38>
 8002ea4:	7bfb      	ldrb	r3, [r7, #15]
 8002ea6:	2b40      	cmp	r3, #64	@ 0x40
 8002ea8:	f040 80c1 	bne.w	800302e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10d      	bne.n	8002ee2 <HAL_I2C_EV_IRQHandler+0x6e>
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002ecc:	d003      	beq.n	8002ed6 <HAL_I2C_EV_IRQHandler+0x62>
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002ed4:	d101      	bne.n	8002eda <HAL_I2C_EV_IRQHandler+0x66>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <HAL_I2C_EV_IRQHandler+0x68>
 8002eda:	2300      	movs	r3, #0
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	f000 8132 	beq.w	8003146 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00c      	beq.n	8002f06 <HAL_I2C_EV_IRQHandler+0x92>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	0a5b      	lsrs	r3, r3, #9
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d006      	beq.n	8002f06 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f002 f8ae 	bl	800505a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 fd87 	bl	8003a12 <I2C_Master_SB>
 8002f04:	e092      	b.n	800302c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	08db      	lsrs	r3, r3, #3
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d009      	beq.n	8002f26 <HAL_I2C_EV_IRQHandler+0xb2>
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	0a5b      	lsrs	r3, r3, #9
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d003      	beq.n	8002f26 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 fdfd 	bl	8003b1e <I2C_Master_ADD10>
 8002f24:	e082      	b.n	800302c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	085b      	lsrs	r3, r3, #1
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d009      	beq.n	8002f46 <HAL_I2C_EV_IRQHandler+0xd2>
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	0a5b      	lsrs	r3, r3, #9
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fe17 	bl	8003b72 <I2C_Master_ADDR>
 8002f44:	e072      	b.n	800302c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	089b      	lsrs	r3, r3, #2
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d03b      	beq.n	8002fca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f60:	f000 80f3 	beq.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	09db      	lsrs	r3, r3, #7
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00f      	beq.n	8002f90 <HAL_I2C_EV_IRQHandler+0x11c>
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	0a9b      	lsrs	r3, r3, #10
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d009      	beq.n	8002f90 <HAL_I2C_EV_IRQHandler+0x11c>
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d103      	bne.n	8002f90 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f9df 	bl	800334c <I2C_MasterTransmit_TXE>
 8002f8e:	e04d      	b.n	800302c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	089b      	lsrs	r3, r3, #2
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 80d6 	beq.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	0a5b      	lsrs	r3, r3, #9
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 80cf 	beq.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002fac:	7bbb      	ldrb	r3, [r7, #14]
 8002fae:	2b21      	cmp	r3, #33	@ 0x21
 8002fb0:	d103      	bne.n	8002fba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 fa66 	bl	8003484 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fb8:	e0c7      	b.n	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002fba:	7bfb      	ldrb	r3, [r7, #15]
 8002fbc:	2b40      	cmp	r3, #64	@ 0x40
 8002fbe:	f040 80c4 	bne.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 fad4 	bl	8003570 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fc8:	e0bf      	b.n	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fd8:	f000 80b7 	beq.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	099b      	lsrs	r3, r3, #6
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00f      	beq.n	8003008 <HAL_I2C_EV_IRQHandler+0x194>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	0a9b      	lsrs	r3, r3, #10
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d009      	beq.n	8003008 <HAL_I2C_EV_IRQHandler+0x194>
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	089b      	lsrs	r3, r3, #2
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d103      	bne.n	8003008 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 fb4d 	bl	80036a0 <I2C_MasterReceive_RXNE>
 8003006:	e011      	b.n	800302c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 809a 	beq.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	0a5b      	lsrs	r3, r3, #9
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8093 	beq.w	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 fc03 	bl	8003830 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800302a:	e08e      	b.n	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
 800302c:	e08d      	b.n	800314a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d004      	beq.n	8003040 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	61fb      	str	r3, [r7, #28]
 800303e:	e007      	b.n	8003050 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	085b      	lsrs	r3, r3, #1
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d012      	beq.n	8003082 <HAL_I2C_EV_IRQHandler+0x20e>
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	0a5b      	lsrs	r3, r3, #9
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00c      	beq.n	8003082 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003078:	69b9      	ldr	r1, [r7, #24]
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 ffc8 	bl	8004010 <I2C_Slave_ADDR>
 8003080:	e066      	b.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	091b      	lsrs	r3, r3, #4
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d009      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x22e>
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	0a5b      	lsrs	r3, r3, #9
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f001 f802 	bl	80040a4 <I2C_Slave_STOPF>
 80030a0:	e056      	b.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80030a2:	7bbb      	ldrb	r3, [r7, #14]
 80030a4:	2b21      	cmp	r3, #33	@ 0x21
 80030a6:	d002      	beq.n	80030ae <HAL_I2C_EV_IRQHandler+0x23a>
 80030a8:	7bbb      	ldrb	r3, [r7, #14]
 80030aa:	2b29      	cmp	r3, #41	@ 0x29
 80030ac:	d125      	bne.n	80030fa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	09db      	lsrs	r3, r3, #7
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00f      	beq.n	80030da <HAL_I2C_EV_IRQHandler+0x266>
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	0a9b      	lsrs	r3, r3, #10
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d009      	beq.n	80030da <HAL_I2C_EV_IRQHandler+0x266>
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	089b      	lsrs	r3, r3, #2
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d103      	bne.n	80030da <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 fede 	bl	8003e94 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030d8:	e039      	b.n	800314e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	089b      	lsrs	r3, r3, #2
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d033      	beq.n	800314e <HAL_I2C_EV_IRQHandler+0x2da>
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	0a5b      	lsrs	r3, r3, #9
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d02d      	beq.n	800314e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 ff0b 	bl	8003f0e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030f8:	e029      	b.n	800314e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	099b      	lsrs	r3, r3, #6
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00f      	beq.n	8003126 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	0a9b      	lsrs	r3, r3, #10
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d009      	beq.n	8003126 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	089b      	lsrs	r3, r3, #2
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d103      	bne.n	8003126 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 ff16 	bl	8003f50 <I2C_SlaveReceive_RXNE>
 8003124:	e014      	b.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	089b      	lsrs	r3, r3, #2
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00e      	beq.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	0a5b      	lsrs	r3, r3, #9
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d008      	beq.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 ff44 	bl	8003fcc <I2C_SlaveReceive_BTF>
 8003144:	e004      	b.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003146:	bf00      	nop
 8003148:	e002      	b.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800314a:	bf00      	nop
 800314c:	e000      	b.n	8003150 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800314e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003150:	3720      	adds	r7, #32
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b08a      	sub	sp, #40	@ 0x28
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800316e:	2300      	movs	r3, #0
 8003170:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003178:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	0a1b      	lsrs	r3, r3, #8
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00e      	beq.n	80031a4 <HAL_I2C_ER_IRQHandler+0x4e>
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	0a1b      	lsrs	r3, r3, #8
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d008      	beq.n	80031a4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80031a2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	0a5b      	lsrs	r3, r3, #9
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00e      	beq.n	80031ce <HAL_I2C_ER_IRQHandler+0x78>
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	0a1b      	lsrs	r3, r3, #8
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d008      	beq.n	80031ce <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80031bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031be:	f043 0302 	orr.w	r3, r3, #2
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80031cc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	0a9b      	lsrs	r3, r3, #10
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d03f      	beq.n	800325a <HAL_I2C_ER_IRQHandler+0x104>
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d039      	beq.n	800325a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80031e6:	7efb      	ldrb	r3, [r7, #27]
 80031e8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031f8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fe:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003200:	7ebb      	ldrb	r3, [r7, #26]
 8003202:	2b20      	cmp	r3, #32
 8003204:	d112      	bne.n	800322c <HAL_I2C_ER_IRQHandler+0xd6>
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10f      	bne.n	800322c <HAL_I2C_ER_IRQHandler+0xd6>
 800320c:	7cfb      	ldrb	r3, [r7, #19]
 800320e:	2b21      	cmp	r3, #33	@ 0x21
 8003210:	d008      	beq.n	8003224 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003212:	7cfb      	ldrb	r3, [r7, #19]
 8003214:	2b29      	cmp	r3, #41	@ 0x29
 8003216:	d005      	beq.n	8003224 <HAL_I2C_ER_IRQHandler+0xce>
 8003218:	7cfb      	ldrb	r3, [r7, #19]
 800321a:	2b28      	cmp	r3, #40	@ 0x28
 800321c:	d106      	bne.n	800322c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b21      	cmp	r3, #33	@ 0x21
 8003222:	d103      	bne.n	800322c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f001 f86d 	bl	8004304 <I2C_Slave_AF>
 800322a:	e016      	b.n	800325a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003234:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	f043 0304 	orr.w	r3, r3, #4
 800323c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800323e:	7efb      	ldrb	r3, [r7, #27]
 8003240:	2b10      	cmp	r3, #16
 8003242:	d002      	beq.n	800324a <HAL_I2C_ER_IRQHandler+0xf4>
 8003244:	7efb      	ldrb	r3, [r7, #27]
 8003246:	2b40      	cmp	r3, #64	@ 0x40
 8003248:	d107      	bne.n	800325a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003258:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	0adb      	lsrs	r3, r3, #11
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00e      	beq.n	8003284 <HAL_I2C_ER_IRQHandler+0x12e>
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	0a1b      	lsrs	r3, r3, #8
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d008      	beq.n	8003284 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	f043 0308 	orr.w	r3, r3, #8
 8003278:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003282:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003286:	2b00      	cmp	r3, #0
 8003288:	d008      	beq.n	800329c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	431a      	orrs	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f001 f8a8 	bl	80043ec <I2C_ITError>
  }
}
 800329c:	bf00      	nop
 800329e:	3728      	adds	r7, #40	@ 0x28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	460b      	mov	r3, r1
 80032fe:	70fb      	strb	r3, [r7, #3]
 8003300:	4613      	mov	r3, r2
 8003302:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800335a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003362:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336e:	2b00      	cmp	r3, #0
 8003370:	d150      	bne.n	8003414 <I2C_MasterTransmit_TXE+0xc8>
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	2b21      	cmp	r3, #33	@ 0x21
 8003376:	d14d      	bne.n	8003414 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2b08      	cmp	r3, #8
 800337c:	d01d      	beq.n	80033ba <I2C_MasterTransmit_TXE+0x6e>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2b20      	cmp	r3, #32
 8003382:	d01a      	beq.n	80033ba <I2C_MasterTransmit_TXE+0x6e>
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800338a:	d016      	beq.n	80033ba <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800339a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2211      	movs	r2, #17
 80033a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7ff ff76 	bl	80032a4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033b8:	e060      	b.n	800347c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033c8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2220      	movs	r2, #32
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b40      	cmp	r3, #64	@ 0x40
 80033f2:	d107      	bne.n	8003404 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7fd fd95 	bl	8000f2c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003402:	e03b      	b.n	800347c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f7ff ff49 	bl	80032a4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003412:	e033      	b.n	800347c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003414:	7bfb      	ldrb	r3, [r7, #15]
 8003416:	2b21      	cmp	r3, #33	@ 0x21
 8003418:	d005      	beq.n	8003426 <I2C_MasterTransmit_TXE+0xda>
 800341a:	7bbb      	ldrb	r3, [r7, #14]
 800341c:	2b40      	cmp	r3, #64	@ 0x40
 800341e:	d12d      	bne.n	800347c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003420:	7bfb      	ldrb	r3, [r7, #15]
 8003422:	2b22      	cmp	r3, #34	@ 0x22
 8003424:	d12a      	bne.n	800347c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342a:	b29b      	uxth	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d108      	bne.n	8003442 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800343e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003440:	e01c      	b.n	800347c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b40      	cmp	r3, #64	@ 0x40
 800344c:	d103      	bne.n	8003456 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f88e 	bl	8003570 <I2C_MemoryTransmit_TXE_BTF>
}
 8003454:	e012      	b.n	800347c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345a:	781a      	ldrb	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	1c5a      	adds	r2, r3, #1
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003470:	b29b      	uxth	r3, r3
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800347a:	e7ff      	b.n	800347c <I2C_MasterTransmit_TXE+0x130>
 800347c:	bf00      	nop
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003490:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b21      	cmp	r3, #33	@ 0x21
 800349c:	d164      	bne.n	8003568 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d012      	beq.n	80034ce <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	781a      	ldrb	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b8:	1c5a      	adds	r2, r3, #1
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80034cc:	e04c      	b.n	8003568 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d01d      	beq.n	8003510 <I2C_MasterTransmit_BTF+0x8c>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2b20      	cmp	r3, #32
 80034d8:	d01a      	beq.n	8003510 <I2C_MasterTransmit_BTF+0x8c>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034e0:	d016      	beq.n	8003510 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034f0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2211      	movs	r2, #17
 80034f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff fecb 	bl	80032a4 <HAL_I2C_MasterTxCpltCallback>
}
 800350e:	e02b      	b.n	8003568 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800351e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800352e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b40      	cmp	r3, #64	@ 0x40
 8003548:	d107      	bne.n	800355a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fd fcea 	bl	8000f2c <HAL_I2C_MemTxCpltCallback>
}
 8003558:	e006      	b.n	8003568 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff fe9e 	bl	80032a4 <HAL_I2C_MasterTxCpltCallback>
}
 8003568:	bf00      	nop
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800357e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003584:	2b00      	cmp	r3, #0
 8003586:	d11d      	bne.n	80035c4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358c:	2b01      	cmp	r3, #1
 800358e:	d10b      	bne.n	80035a8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003594:	b2da      	uxtb	r2, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a0:	1c9a      	adds	r2, r3, #2
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80035a6:	e077      	b.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	121b      	asrs	r3, r3, #8
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80035c2:	e069      	b.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d10b      	bne.n	80035e4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80035e2:	e059      	b.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d152      	bne.n	8003692 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b22      	cmp	r3, #34	@ 0x22
 80035f0:	d10d      	bne.n	800360e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003600:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800360c:	e044      	b.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d015      	beq.n	8003644 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	2b21      	cmp	r3, #33	@ 0x21
 800361c:	d112      	bne.n	8003644 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003622:	781a      	ldrb	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362e:	1c5a      	adds	r2, r3, #1
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003642:	e029      	b.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003648:	b29b      	uxth	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d124      	bne.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800364e:	7bfb      	ldrb	r3, [r7, #15]
 8003650:	2b21      	cmp	r3, #33	@ 0x21
 8003652:	d121      	bne.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003662:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003672:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2220      	movs	r2, #32
 800367e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7fd fc4e 	bl	8000f2c <HAL_I2C_MemTxCpltCallback>
}
 8003690:	e002      	b.n	8003698 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff f8ea 	bl	800286c <I2C_Flush_DR>
}
 8003698:	bf00      	nop
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b22      	cmp	r3, #34	@ 0x22
 80036b2:	f040 80b9 	bne.w	8003828 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ba:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b03      	cmp	r3, #3
 80036c8:	d921      	bls.n	800370e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036dc:	1c5a      	adds	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	f040 8096 	bne.w	8003828 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800370c:	e08c      	b.n	8003828 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003712:	2b02      	cmp	r3, #2
 8003714:	d07f      	beq.n	8003816 <I2C_MasterReceive_RXNE+0x176>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d002      	beq.n	8003722 <I2C_MasterReceive_RXNE+0x82>
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d179      	bne.n	8003816 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f001 fc38 	bl	8004f98 <I2C_WaitOnSTOPRequestThroughIT>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d14c      	bne.n	80037c8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800373c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800374c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b40      	cmp	r3, #64	@ 0x40
 8003786:	d10a      	bne.n	800379e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7fd fbb0 	bl	8000efc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800379c:	e044      	b.n	8003828 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d002      	beq.n	80037b2 <I2C_MasterReceive_RXNE+0x112>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b20      	cmp	r3, #32
 80037b0:	d103      	bne.n	80037ba <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80037b8:	e002      	b.n	80037c0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2212      	movs	r2, #18
 80037be:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f7ff fd79 	bl	80032b8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80037c6:	e02f      	b.n	8003828 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80037d6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	691a      	ldr	r2, [r3, #16]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2220      	movs	r2, #32
 8003802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7ff fd88 	bl	8003324 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003814:	e008      	b.n	8003828 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	685a      	ldr	r2, [r3, #4]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003824:	605a      	str	r2, [r3, #4]
}
 8003826:	e7ff      	b.n	8003828 <I2C_MasterReceive_RXNE+0x188>
 8003828:	bf00      	nop
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b04      	cmp	r3, #4
 8003846:	d11b      	bne.n	8003880 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003856:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800387e:	e0c4      	b.n	8003a0a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003884:	b29b      	uxth	r3, r3
 8003886:	2b03      	cmp	r3, #3
 8003888:	d129      	bne.n	80038de <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003898:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b04      	cmp	r3, #4
 800389e:	d00a      	beq.n	80038b6 <I2C_MasterReceive_BTF+0x86>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d007      	beq.n	80038b6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	b2d2      	uxtb	r2, r2
 80038c2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80038dc:	e095      	b.n	8003a0a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d17d      	bne.n	80039e4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d002      	beq.n	80038f4 <I2C_MasterReceive_BTF+0xc4>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b10      	cmp	r3, #16
 80038f2:	d108      	bne.n	8003906 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	e016      	b.n	8003934 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2b04      	cmp	r3, #4
 800390a:	d002      	beq.n	8003912 <I2C_MasterReceive_BTF+0xe2>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2b02      	cmp	r3, #2
 8003910:	d108      	bne.n	8003924 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	e007      	b.n	8003934 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003932:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	691a      	ldr	r2, [r3, #16]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	b2d2      	uxtb	r2, r2
 8003940:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003950:	b29b      	uxth	r3, r3
 8003952:	3b01      	subs	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	691a      	ldr	r2, [r3, #16]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800398e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b40      	cmp	r3, #64	@ 0x40
 80039a2:	d10a      	bne.n	80039ba <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7fd faa2 	bl	8000efc <HAL_I2C_MemRxCpltCallback>
}
 80039b8:	e027      	b.n	8003a0a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d002      	beq.n	80039ce <I2C_MasterReceive_BTF+0x19e>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b20      	cmp	r3, #32
 80039cc:	d103      	bne.n	80039d6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80039d4:	e002      	b.n	80039dc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2212      	movs	r2, #18
 80039da:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff fc6b 	bl	80032b8 <HAL_I2C_MasterRxCpltCallback>
}
 80039e2:	e012      	b.n	8003a0a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	691a      	ldr	r2, [r3, #16]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b083      	sub	sp, #12
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b40      	cmp	r3, #64	@ 0x40
 8003a24:	d117      	bne.n	8003a56 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d109      	bne.n	8003a42 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	461a      	mov	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a3e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003a40:	e067      	b.n	8003b12 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	f043 0301 	orr.w	r3, r3, #1
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	611a      	str	r2, [r3, #16]
}
 8003a54:	e05d      	b.n	8003b12 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a5e:	d133      	bne.n	8003ac8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b21      	cmp	r3, #33	@ 0x21
 8003a6a:	d109      	bne.n	8003a80 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	461a      	mov	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a7c:	611a      	str	r2, [r3, #16]
 8003a7e:	e008      	b.n	8003a92 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	f043 0301 	orr.w	r3, r3, #1
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d004      	beq.n	8003aa4 <I2C_Master_SB+0x92>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d108      	bne.n	8003ab6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d032      	beq.n	8003b12 <I2C_Master_SB+0x100>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d02d      	beq.n	8003b12 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ac4:	605a      	str	r2, [r3, #4]
}
 8003ac6:	e024      	b.n	8003b12 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d10e      	bne.n	8003aee <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	11db      	asrs	r3, r3, #7
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	f003 0306 	and.w	r3, r3, #6
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	f063 030f 	orn	r3, r3, #15
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	611a      	str	r2, [r3, #16]
}
 8003aec:	e011      	b.n	8003b12 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d10d      	bne.n	8003b12 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	11db      	asrs	r3, r3, #7
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	f003 0306 	and.w	r3, r3, #6
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	f063 030e 	orn	r3, r3, #14
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	611a      	str	r2, [r3, #16]
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d004      	beq.n	8003b44 <I2C_Master_ADD10+0x26>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d108      	bne.n	8003b56 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00c      	beq.n	8003b66 <I2C_Master_ADD10+0x48>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d007      	beq.n	8003b66 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b64:	605a      	str	r2, [r3, #4]
  }
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b091      	sub	sp, #68	@ 0x44
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b80:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b22      	cmp	r3, #34	@ 0x22
 8003b9a:	f040 8169 	bne.w	8003e70 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10f      	bne.n	8003bc6 <I2C_Master_ADDR+0x54>
 8003ba6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003baa:	2b40      	cmp	r3, #64	@ 0x40
 8003bac:	d10b      	bne.n	8003bc6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bae:	2300      	movs	r3, #0
 8003bb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc4:	e160      	b.n	8003e88 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d11d      	bne.n	8003c0a <I2C_Master_ADDR+0x98>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003bd6:	d118      	bne.n	8003c0a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd8:	2300      	movs	r3, #0
 8003bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bfc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c08:	e13e      	b.n	8003e88 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d113      	bne.n	8003c3c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c14:	2300      	movs	r3, #0
 8003c16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	e115      	b.n	8003e68 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	f040 808a 	bne.w	8003d5c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c4a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c4e:	d137      	bne.n	8003cc0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c5e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c6e:	d113      	bne.n	8003c98 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c7e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c80:	2300      	movs	r3, #0
 8003c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	e0e7      	b.n	8003e68 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c98:	2300      	movs	r3, #0
 8003c9a:	623b      	str	r3, [r7, #32]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	623b      	str	r3, [r7, #32]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	623b      	str	r3, [r7, #32]
 8003cac:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	e0d3      	b.n	8003e68 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc2:	2b08      	cmp	r3, #8
 8003cc4:	d02e      	beq.n	8003d24 <I2C_Master_ADDR+0x1b2>
 8003cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	d02b      	beq.n	8003d24 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cce:	2b12      	cmp	r3, #18
 8003cd0:	d102      	bne.n	8003cd8 <I2C_Master_ADDR+0x166>
 8003cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d125      	bne.n	8003d24 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d00e      	beq.n	8003cfc <I2C_Master_ADDR+0x18a>
 8003cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d00b      	beq.n	8003cfc <I2C_Master_ADDR+0x18a>
 8003ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce6:	2b10      	cmp	r3, #16
 8003ce8:	d008      	beq.n	8003cfc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	e007      	b.n	8003d0c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d0a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	61fb      	str	r3, [r7, #28]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	61fb      	str	r3, [r7, #28]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	61fb      	str	r3, [r7, #28]
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	e0a1      	b.n	8003e68 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d32:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d34:	2300      	movs	r3, #0
 8003d36:	61bb      	str	r3, [r7, #24]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	61bb      	str	r3, [r7, #24]
 8003d48:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e085      	b.n	8003e68 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d14d      	bne.n	8003e02 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d016      	beq.n	8003d9a <I2C_Master_ADDR+0x228>
 8003d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d013      	beq.n	8003d9a <I2C_Master_ADDR+0x228>
 8003d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d74:	2b10      	cmp	r3, #16
 8003d76:	d010      	beq.n	8003d9a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d86:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	e007      	b.n	8003daa <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003da8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003db4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003db8:	d117      	bne.n	8003dea <I2C_Master_ADDR+0x278>
 8003dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dc0:	d00b      	beq.n	8003dda <I2C_Master_ADDR+0x268>
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d008      	beq.n	8003dda <I2C_Master_ADDR+0x268>
 8003dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dca:	2b08      	cmp	r3, #8
 8003dcc:	d005      	beq.n	8003dda <I2C_Master_ADDR+0x268>
 8003dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd0:	2b10      	cmp	r3, #16
 8003dd2:	d002      	beq.n	8003dda <I2C_Master_ADDR+0x268>
 8003dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	d107      	bne.n	8003dea <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003de8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	e032      	b.n	8003e68 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e10:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e20:	d117      	bne.n	8003e52 <I2C_Master_ADDR+0x2e0>
 8003e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e28:	d00b      	beq.n	8003e42 <I2C_Master_ADDR+0x2d0>
 8003e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d008      	beq.n	8003e42 <I2C_Master_ADDR+0x2d0>
 8003e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e32:	2b08      	cmp	r3, #8
 8003e34:	d005      	beq.n	8003e42 <I2C_Master_ADDR+0x2d0>
 8003e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e38:	2b10      	cmp	r3, #16
 8003e3a:	d002      	beq.n	8003e42 <I2C_Master_ADDR+0x2d0>
 8003e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3e:	2b20      	cmp	r3, #32
 8003e40:	d107      	bne.n	8003e52 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e50:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e52:	2300      	movs	r3, #0
 8003e54:	613b      	str	r3, [r7, #16]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	613b      	str	r3, [r7, #16]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	613b      	str	r3, [r7, #16]
 8003e66:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003e6e:	e00b      	b.n	8003e88 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e70:	2300      	movs	r3, #0
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	60fb      	str	r3, [r7, #12]
 8003e84:	68fb      	ldr	r3, [r7, #12]
}
 8003e86:	e7ff      	b.n	8003e88 <I2C_Master_ADDR+0x316>
 8003e88:	bf00      	nop
 8003e8a:	3744      	adds	r7, #68	@ 0x44
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d02b      	beq.n	8003f06 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb2:	781a      	ldrb	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d114      	bne.n	8003f06 <I2C_SlaveTransmit_TXE+0x72>
 8003edc:	7bfb      	ldrb	r3, [r7, #15]
 8003ede:	2b29      	cmp	r3, #41	@ 0x29
 8003ee0:	d111      	bne.n	8003f06 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2221      	movs	r2, #33	@ 0x21
 8003ef6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2228      	movs	r2, #40	@ 0x28
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff f9e3 	bl	80032cc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f06:	bf00      	nop
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b083      	sub	sp, #12
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d011      	beq.n	8003f44 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f24:	781a      	ldrb	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	1c5a      	adds	r2, r3, #1
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d02c      	beq.n	8003fc4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d114      	bne.n	8003fc4 <I2C_SlaveReceive_RXNE+0x74>
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f9e:	d111      	bne.n	8003fc4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685a      	ldr	r2, [r3, #4]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fae:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2222      	movs	r2, #34	@ 0x22
 8003fb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2228      	movs	r2, #40	@ 0x28
 8003fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7ff f98e 	bl	80032e0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003fc4:	bf00      	nop
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d012      	beq.n	8004004 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	691a      	ldr	r2, [r3, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe8:	b2d2      	uxtb	r2, r2
 8003fea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800401a:	2300      	movs	r3, #0
 800401c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004024:	b2db      	uxtb	r3, r3
 8004026:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800402a:	2b28      	cmp	r3, #40	@ 0x28
 800402c:	d127      	bne.n	800407e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800403c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	089b      	lsrs	r3, r3, #2
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800404a:	2301      	movs	r3, #1
 800404c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	09db      	lsrs	r3, r3, #7
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d103      	bne.n	8004062 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	81bb      	strh	r3, [r7, #12]
 8004060:	e002      	b.n	8004068 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004070:	89ba      	ldrh	r2, [r7, #12]
 8004072:	7bfb      	ldrb	r3, [r7, #15]
 8004074:	4619      	mov	r1, r3
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7ff f93c 	bl	80032f4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800407c:	e00e      	b.n	800409c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800407e:	2300      	movs	r3, #0
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	60bb      	str	r3, [r7, #8]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800409c:	bf00      	nop
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040b2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040c2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80040c4:	2300      	movs	r3, #0
 80040c6:	60bb      	str	r3, [r7, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	60bb      	str	r3, [r7, #8]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040f0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004100:	d172      	bne.n	80041e8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004102:	7bfb      	ldrb	r3, [r7, #15]
 8004104:	2b22      	cmp	r3, #34	@ 0x22
 8004106:	d002      	beq.n	800410e <I2C_Slave_STOPF+0x6a>
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	2b2a      	cmp	r3, #42	@ 0x2a
 800410c:	d135      	bne.n	800417a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	b29a      	uxth	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412a:	f043 0204 	orr.w	r2, r3, #4
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004140:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004146:	4618      	mov	r0, r3
 8004148:	f7fd ff84 	bl	8002054 <HAL_DMA_GetState>
 800414c:	4603      	mov	r3, r0
 800414e:	2b01      	cmp	r3, #1
 8004150:	d049      	beq.n	80041e6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004156:	4a69      	ldr	r2, [pc, #420]	@ (80042fc <I2C_Slave_STOPF+0x258>)
 8004158:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800415e:	4618      	mov	r0, r3
 8004160:	f7fd fdcc 	bl	8001cfc <HAL_DMA_Abort_IT>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d03d      	beq.n	80041e6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004174:	4610      	mov	r0, r2
 8004176:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004178:	e035      	b.n	80041e6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	b29a      	uxth	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418c:	b29b      	uxth	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004196:	f043 0204 	orr.w	r2, r3, #4
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fd ff4e 	bl	8002054 <HAL_DMA_GetState>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d014      	beq.n	80041e8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041c2:	4a4e      	ldr	r2, [pc, #312]	@ (80042fc <I2C_Slave_STOPF+0x258>)
 80041c4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fd fd96 	bl	8001cfc <HAL_DMA_Abort_IT>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d008      	beq.n	80041e8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80041e0:	4610      	mov	r0, r2
 80041e2:	4798      	blx	r3
 80041e4:	e000      	b.n	80041e8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80041e6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d03e      	beq.n	8004270 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b04      	cmp	r3, #4
 80041fe:	d112      	bne.n	8004226 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004230:	2b40      	cmp	r3, #64	@ 0x40
 8004232:	d112      	bne.n	800425a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	691a      	ldr	r2, [r3, #16]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004250:	b29b      	uxth	r3, r3
 8004252:	3b01      	subs	r3, #1
 8004254:	b29a      	uxth	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425e:	b29b      	uxth	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d005      	beq.n	8004270 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004268:	f043 0204 	orr.w	r2, r3, #4
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 f8b7 	bl	80043ec <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800427e:	e039      	b.n	80042f4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004280:	7bfb      	ldrb	r3, [r7, #15]
 8004282:	2b2a      	cmp	r3, #42	@ 0x2a
 8004284:	d109      	bne.n	800429a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2228      	movs	r2, #40	@ 0x28
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7ff f823 	bl	80032e0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b28      	cmp	r3, #40	@ 0x28
 80042a4:	d111      	bne.n	80042ca <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a15      	ldr	r2, [pc, #84]	@ (8004300 <I2C_Slave_STOPF+0x25c>)
 80042aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2220      	movs	r2, #32
 80042b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7ff f824 	bl	8003310 <HAL_I2C_ListenCpltCallback>
}
 80042c8:	e014      	b.n	80042f4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	2b22      	cmp	r3, #34	@ 0x22
 80042d0:	d002      	beq.n	80042d8 <I2C_Slave_STOPF+0x234>
 80042d2:	7bfb      	ldrb	r3, [r7, #15]
 80042d4:	2b22      	cmp	r3, #34	@ 0x22
 80042d6:	d10d      	bne.n	80042f4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2220      	movs	r2, #32
 80042e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fe fff6 	bl	80032e0 <HAL_I2C_SlaveRxCpltCallback>
}
 80042f4:	bf00      	nop
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	08004b85 	.word	0x08004b85
 8004300:	ffff0000 	.word	0xffff0000

08004304 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004312:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004318:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b08      	cmp	r3, #8
 800431e:	d002      	beq.n	8004326 <I2C_Slave_AF+0x22>
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b20      	cmp	r3, #32
 8004324:	d129      	bne.n	800437a <I2C_Slave_AF+0x76>
 8004326:	7bfb      	ldrb	r3, [r7, #15]
 8004328:	2b28      	cmp	r3, #40	@ 0x28
 800432a:	d126      	bne.n	800437a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a2e      	ldr	r2, [pc, #184]	@ (80043e8 <I2C_Slave_AF+0xe4>)
 8004330:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004340:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800434a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800435a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2220      	movs	r2, #32
 8004366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7fe ffcc 	bl	8003310 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004378:	e031      	b.n	80043de <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	2b21      	cmp	r3, #33	@ 0x21
 800437e:	d129      	bne.n	80043d4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a19      	ldr	r2, [pc, #100]	@ (80043e8 <I2C_Slave_AF+0xe4>)
 8004384:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2221      	movs	r2, #33	@ 0x21
 800438a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043aa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043b4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7fe fa50 	bl	800286c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f7fe ff7d 	bl	80032cc <HAL_I2C_SlaveTxCpltCallback>
}
 80043d2:	e004      	b.n	80043de <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043dc:	615a      	str	r2, [r3, #20]
}
 80043de:	bf00      	nop
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	ffff0000 	.word	0xffff0000

080043ec <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004402:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004404:	7bbb      	ldrb	r3, [r7, #14]
 8004406:	2b10      	cmp	r3, #16
 8004408:	d002      	beq.n	8004410 <I2C_ITError+0x24>
 800440a:	7bbb      	ldrb	r3, [r7, #14]
 800440c:	2b40      	cmp	r3, #64	@ 0x40
 800440e:	d10a      	bne.n	8004426 <I2C_ITError+0x3a>
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	2b22      	cmp	r3, #34	@ 0x22
 8004414:	d107      	bne.n	8004426 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004424:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800442c:	2b28      	cmp	r3, #40	@ 0x28
 800442e:	d107      	bne.n	8004440 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2228      	movs	r2, #40	@ 0x28
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800443e:	e015      	b.n	800446c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800444a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800444e:	d00a      	beq.n	8004466 <I2C_ITError+0x7a>
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	2b60      	cmp	r3, #96	@ 0x60
 8004454:	d007      	beq.n	8004466 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004476:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800447a:	d162      	bne.n	8004542 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800448a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004490:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b01      	cmp	r3, #1
 8004498:	d020      	beq.n	80044dc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800449e:	4a6a      	ldr	r2, [pc, #424]	@ (8004648 <I2C_ITError+0x25c>)
 80044a0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fd fc28 	bl	8001cfc <HAL_DMA_Abort_IT>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 8089 	beq.w	80045c6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0201 	bic.w	r2, r2, #1
 80044c2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80044d6:	4610      	mov	r0, r2
 80044d8:	4798      	blx	r3
 80044da:	e074      	b.n	80045c6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e0:	4a59      	ldr	r2, [pc, #356]	@ (8004648 <I2C_ITError+0x25c>)
 80044e2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fd fc07 	bl	8001cfc <HAL_DMA_Abort_IT>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d068      	beq.n	80045c6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044fe:	2b40      	cmp	r3, #64	@ 0x40
 8004500:	d10b      	bne.n	800451a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	691a      	ldr	r2, [r3, #16]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450c:	b2d2      	uxtb	r2, r2
 800450e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 0201 	bic.w	r2, r2, #1
 8004528:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800453c:	4610      	mov	r0, r2
 800453e:	4798      	blx	r3
 8004540:	e041      	b.n	80045c6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b60      	cmp	r3, #96	@ 0x60
 800454c:	d125      	bne.n	800459a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2220      	movs	r2, #32
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004566:	2b40      	cmp	r3, #64	@ 0x40
 8004568:	d10b      	bne.n	8004582 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	691a      	ldr	r2, [r3, #16]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	b2d2      	uxtb	r2, r2
 8004576:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	1c5a      	adds	r2, r3, #1
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0201 	bic.w	r2, r2, #1
 8004590:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7fe fed0 	bl	8003338 <HAL_I2C_AbortCpltCallback>
 8004598:	e015      	b.n	80045c6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a4:	2b40      	cmp	r3, #64	@ 0x40
 80045a6:	d10b      	bne.n	80045c0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ba:	1c5a      	adds	r2, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7fe feaf 	bl	8003324 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ca:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10e      	bne.n	80045f4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d109      	bne.n	80045f4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d104      	bne.n	80045f4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d007      	beq.n	8004604 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004602:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800460a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b04      	cmp	r3, #4
 8004616:	d113      	bne.n	8004640 <I2C_ITError+0x254>
 8004618:	7bfb      	ldrb	r3, [r7, #15]
 800461a:	2b28      	cmp	r3, #40	@ 0x28
 800461c:	d110      	bne.n	8004640 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a0a      	ldr	r2, [pc, #40]	@ (800464c <I2C_ITError+0x260>)
 8004622:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7fe fe68 	bl	8003310 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004640:	bf00      	nop
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	08004b85 	.word	0x08004b85
 800464c:	ffff0000 	.word	0xffff0000

08004650 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af02      	add	r7, sp, #8
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	4608      	mov	r0, r1
 800465a:	4611      	mov	r1, r2
 800465c:	461a      	mov	r2, r3
 800465e:	4603      	mov	r3, r0
 8004660:	817b      	strh	r3, [r7, #10]
 8004662:	460b      	mov	r3, r1
 8004664:	813b      	strh	r3, [r7, #8]
 8004666:	4613      	mov	r3, r2
 8004668:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004678:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	6a3b      	ldr	r3, [r7, #32]
 8004680:	2200      	movs	r2, #0
 8004682:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 fb24 	bl	8004cd4 <I2C_WaitOnFlagUntilTimeout>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00d      	beq.n	80046ae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800469c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046a0:	d103      	bne.n	80046aa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e05f      	b.n	800476e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046ae:	897b      	ldrh	r3, [r7, #10]
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	6a3a      	ldr	r2, [r7, #32]
 80046c2:	492d      	ldr	r1, [pc, #180]	@ (8004778 <I2C_RequestMemoryWrite+0x128>)
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 fb7f 	bl	8004dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e04c      	b.n	800476e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d4:	2300      	movs	r3, #0
 80046d6:	617b      	str	r3, [r7, #20]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	617b      	str	r3, [r7, #20]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ec:	6a39      	ldr	r1, [r7, #32]
 80046ee:	68f8      	ldr	r0, [r7, #12]
 80046f0:	f000 fc0a 	bl	8004f08 <I2C_WaitOnTXEFlagUntilTimeout>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00d      	beq.n	8004716 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d107      	bne.n	8004712 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004710:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e02b      	b.n	800476e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004716:	88fb      	ldrh	r3, [r7, #6]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d105      	bne.n	8004728 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800471c:	893b      	ldrh	r3, [r7, #8]
 800471e:	b2da      	uxtb	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	611a      	str	r2, [r3, #16]
 8004726:	e021      	b.n	800476c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004728:	893b      	ldrh	r3, [r7, #8]
 800472a:	0a1b      	lsrs	r3, r3, #8
 800472c:	b29b      	uxth	r3, r3
 800472e:	b2da      	uxtb	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004738:	6a39      	ldr	r1, [r7, #32]
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 fbe4 	bl	8004f08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00d      	beq.n	8004762 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	2b04      	cmp	r3, #4
 800474c:	d107      	bne.n	800475e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800475c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e005      	b.n	800476e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004762:	893b      	ldrh	r3, [r7, #8]
 8004764:	b2da      	uxtb	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3718      	adds	r7, #24
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	00010002 	.word	0x00010002

0800477c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b088      	sub	sp, #32
 8004780:	af02      	add	r7, sp, #8
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	4608      	mov	r0, r1
 8004786:	4611      	mov	r1, r2
 8004788:	461a      	mov	r2, r3
 800478a:	4603      	mov	r3, r0
 800478c:	817b      	strh	r3, [r7, #10]
 800478e:	460b      	mov	r3, r1
 8004790:	813b      	strh	r3, [r7, #8]
 8004792:	4613      	mov	r3, r2
 8004794:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047a4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	2200      	movs	r2, #0
 80047be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 fa86 	bl	8004cd4 <I2C_WaitOnFlagUntilTimeout>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00d      	beq.n	80047ea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047dc:	d103      	bne.n	80047e6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e0aa      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047ea:	897b      	ldrh	r3, [r7, #10]
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	461a      	mov	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	6a3a      	ldr	r2, [r7, #32]
 80047fe:	4952      	ldr	r1, [pc, #328]	@ (8004948 <I2C_RequestMemoryRead+0x1cc>)
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 fae1 	bl	8004dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e097      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004810:	2300      	movs	r3, #0
 8004812:	617b      	str	r3, [r7, #20]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004828:	6a39      	ldr	r1, [r7, #32]
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 fb6c 	bl	8004f08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00d      	beq.n	8004852 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483a:	2b04      	cmp	r3, #4
 800483c:	d107      	bne.n	800484e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800484c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e076      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004852:	88fb      	ldrh	r3, [r7, #6]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d105      	bne.n	8004864 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004858:	893b      	ldrh	r3, [r7, #8]
 800485a:	b2da      	uxtb	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	611a      	str	r2, [r3, #16]
 8004862:	e021      	b.n	80048a8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004864:	893b      	ldrh	r3, [r7, #8]
 8004866:	0a1b      	lsrs	r3, r3, #8
 8004868:	b29b      	uxth	r3, r3
 800486a:	b2da      	uxtb	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004874:	6a39      	ldr	r1, [r7, #32]
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 fb46 	bl	8004f08 <I2C_WaitOnTXEFlagUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00d      	beq.n	800489e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004886:	2b04      	cmp	r3, #4
 8004888:	d107      	bne.n	800489a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004898:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e050      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800489e:	893b      	ldrh	r3, [r7, #8]
 80048a0:	b2da      	uxtb	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048aa:	6a39      	ldr	r1, [r7, #32]
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 fb2b 	bl	8004f08 <I2C_WaitOnTXEFlagUntilTimeout>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00d      	beq.n	80048d4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048bc:	2b04      	cmp	r3, #4
 80048be:	d107      	bne.n	80048d0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048ce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e035      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048e2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	6a3b      	ldr	r3, [r7, #32]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 f9ef 	bl	8004cd4 <I2C_WaitOnFlagUntilTimeout>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00d      	beq.n	8004918 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800490a:	d103      	bne.n	8004914 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004912:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e013      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004918:	897b      	ldrh	r3, [r7, #10]
 800491a:	b2db      	uxtb	r3, r3
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	b2da      	uxtb	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	6a3a      	ldr	r2, [r7, #32]
 800492c:	4906      	ldr	r1, [pc, #24]	@ (8004948 <I2C_RequestMemoryRead+0x1cc>)
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fa4a 	bl	8004dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e000      	b.n	8004940 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3718      	adds	r7, #24
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	00010002 	.word	0x00010002

0800494c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b086      	sub	sp, #24
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004958:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004960:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004968:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800497e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004984:	2b00      	cmp	r3, #0
 8004986:	d003      	beq.n	8004990 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498c:	2200      	movs	r2, #0
 800498e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499c:	2200      	movs	r2, #0
 800499e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80049a0:	7cfb      	ldrb	r3, [r7, #19]
 80049a2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80049a6:	2b21      	cmp	r3, #33	@ 0x21
 80049a8:	d007      	beq.n	80049ba <I2C_DMAXferCplt+0x6e>
 80049aa:	7cfb      	ldrb	r3, [r7, #19]
 80049ac:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80049b0:	2b22      	cmp	r3, #34	@ 0x22
 80049b2:	d131      	bne.n	8004a18 <I2C_DMAXferCplt+0xcc>
 80049b4:	7cbb      	ldrb	r3, [r7, #18]
 80049b6:	2b20      	cmp	r3, #32
 80049b8:	d12e      	bne.n	8004a18 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049c8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2200      	movs	r2, #0
 80049ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80049d0:	7cfb      	ldrb	r3, [r7, #19]
 80049d2:	2b29      	cmp	r3, #41	@ 0x29
 80049d4:	d10a      	bne.n	80049ec <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2221      	movs	r2, #33	@ 0x21
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2228      	movs	r2, #40	@ 0x28
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049e4:	6978      	ldr	r0, [r7, #20]
 80049e6:	f7fe fc71 	bl	80032cc <HAL_I2C_SlaveTxCpltCallback>
 80049ea:	e00c      	b.n	8004a06 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80049ec:	7cfb      	ldrb	r3, [r7, #19]
 80049ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80049f0:	d109      	bne.n	8004a06 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	2222      	movs	r2, #34	@ 0x22
 80049f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	2228      	movs	r2, #40	@ 0x28
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a00:	6978      	ldr	r0, [r7, #20]
 8004a02:	f7fe fc6d 	bl	80032e0 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004a14:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004a16:	e074      	b.n	8004b02 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d06e      	beq.n	8004b02 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d107      	bne.n	8004a3e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a3c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004a4c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a54:	d009      	beq.n	8004a6a <I2C_DMAXferCplt+0x11e>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2b08      	cmp	r3, #8
 8004a5a:	d006      	beq.n	8004a6a <I2C_DMAXferCplt+0x11e>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004a62:	d002      	beq.n	8004a6a <I2C_DMAXferCplt+0x11e>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d107      	bne.n	8004a7a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a78:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a88:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a98:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004aa8:	6978      	ldr	r0, [r7, #20]
 8004aaa:	f7fe fc3b 	bl	8003324 <HAL_I2C_ErrorCallback>
}
 8004aae:	e028      	b.n	8004b02 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b40      	cmp	r3, #64	@ 0x40
 8004ac2:	d10a      	bne.n	8004ada <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004ad2:	6978      	ldr	r0, [r7, #20]
 8004ad4:	f7fc fa12 	bl	8000efc <HAL_I2C_MemRxCpltCallback>
}
 8004ad8:	e013      	b.n	8004b02 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d002      	beq.n	8004aee <I2C_DMAXferCplt+0x1a2>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	d103      	bne.n	8004af6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	2200      	movs	r2, #0
 8004af2:	631a      	str	r2, [r3, #48]	@ 0x30
 8004af4:	e002      	b.n	8004afc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2212      	movs	r2, #18
 8004afa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004afc:	6978      	ldr	r0, [r7, #20]
 8004afe:	f7fe fbdb 	bl	80032b8 <HAL_I2C_MasterRxCpltCallback>
}
 8004b02:	bf00      	nop
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b084      	sub	sp, #16
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b16:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b24:	2200      	movs	r2, #0
 8004b26:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b34:	2200      	movs	r2, #0
 8004b36:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f7fd fa99 	bl	8002070 <HAL_DMA_GetError>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d01b      	beq.n	8004b7c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b52:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	f043 0210 	orr.w	r2, r3, #16
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f7fe fbd4 	bl	8003324 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b7c:	bf00      	nop
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b9c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8004ccc <I2C_DMAAbort+0x148>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	08db      	lsrs	r3, r3, #3
 8004ba4:	4a4a      	ldr	r2, [pc, #296]	@ (8004cd0 <I2C_DMAAbort+0x14c>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	0a1a      	lsrs	r2, r3, #8
 8004bac:	4613      	mov	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	00da      	lsls	r2, r3, #3
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d106      	bne.n	8004bcc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc2:	f043 0220 	orr.w	r2, r3, #32
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004bca:	e00a      	b.n	8004be2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be0:	d0ea      	beq.n	8004bb8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d003      	beq.n	8004bf2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bee:	2200      	movs	r2, #0
 8004bf0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfe:	2200      	movs	r2, #0
 8004c00:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c10:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2200      	movs	r2, #0
 8004c16:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c24:	2200      	movs	r2, #0
 8004c26:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d003      	beq.n	8004c38 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c34:	2200      	movs	r2, #0
 8004c36:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0201 	bic.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b60      	cmp	r3, #96	@ 0x60
 8004c52:	d10e      	bne.n	8004c72 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2200      	movs	r2, #0
 8004c68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c6a:	6978      	ldr	r0, [r7, #20]
 8004c6c:	f7fe fb64 	bl	8003338 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c70:	e027      	b.n	8004cc2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c72:	7cfb      	ldrb	r3, [r7, #19]
 8004c74:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c78:	2b28      	cmp	r3, #40	@ 0x28
 8004c7a:	d117      	bne.n	8004cac <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f042 0201 	orr.w	r2, r2, #1
 8004c8a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c9a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2228      	movs	r2, #40	@ 0x28
 8004ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004caa:	e007      	b.n	8004cbc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004cbc:	6978      	ldr	r0, [r7, #20]
 8004cbe:	f7fe fb31 	bl	8003324 <HAL_I2C_ErrorCallback>
}
 8004cc2:	bf00      	nop
 8004cc4:	3718      	adds	r7, #24
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000000 	.word	0x20000000
 8004cd0:	14f8b589 	.word	0x14f8b589

08004cd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ce4:	e048      	b.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cec:	d044      	beq.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cee:	f7fc fded 	bl	80018cc <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d302      	bcc.n	8004d04 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d139      	bne.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	0c1b      	lsrs	r3, r3, #16
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d10d      	bne.n	8004d2a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	43da      	mvns	r2, r3
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	4013      	ands	r3, r2
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	bf0c      	ite	eq
 8004d20:	2301      	moveq	r3, #1
 8004d22:	2300      	movne	r3, #0
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	461a      	mov	r2, r3
 8004d28:	e00c      	b.n	8004d44 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	43da      	mvns	r2, r3
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	4013      	ands	r3, r2
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	bf0c      	ite	eq
 8004d3c:	2301      	moveq	r3, #1
 8004d3e:	2300      	movne	r3, #0
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d116      	bne.n	8004d78 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d64:	f043 0220 	orr.w	r2, r3, #32
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e023      	b.n	8004dc0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	0c1b      	lsrs	r3, r3, #16
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d10d      	bne.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	43da      	mvns	r2, r3
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	bf0c      	ite	eq
 8004d94:	2301      	moveq	r3, #1
 8004d96:	2300      	movne	r3, #0
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	e00c      	b.n	8004db8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	43da      	mvns	r2, r3
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	4013      	ands	r3, r2
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	bf0c      	ite	eq
 8004db0:	2301      	moveq	r3, #1
 8004db2:	2300      	movne	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	461a      	mov	r2, r3
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d093      	beq.n	8004ce6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dd6:	e071      	b.n	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004de6:	d123      	bne.n	8004e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004df6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1c:	f043 0204 	orr.w	r2, r3, #4
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e067      	b.n	8004f00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e36:	d041      	beq.n	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e38:	f7fc fd48 	bl	80018cc <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d302      	bcc.n	8004e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d136      	bne.n	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	0c1b      	lsrs	r3, r3, #16
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d10c      	bne.n	8004e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	43da      	mvns	r2, r3
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	4013      	ands	r3, r2
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	bf14      	ite	ne
 8004e6a:	2301      	movne	r3, #1
 8004e6c:	2300      	moveq	r3, #0
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	e00b      	b.n	8004e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	43da      	mvns	r2, r3
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf14      	ite	ne
 8004e84:	2301      	movne	r3, #1
 8004e86:	2300      	moveq	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d016      	beq.n	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2220      	movs	r2, #32
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	f043 0220 	orr.w	r2, r3, #32
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e021      	b.n	8004f00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	0c1b      	lsrs	r3, r3, #16
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d10c      	bne.n	8004ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	43da      	mvns	r2, r3
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	bf14      	ite	ne
 8004ed8:	2301      	movne	r3, #1
 8004eda:	2300      	moveq	r3, #0
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	e00b      	b.n	8004ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	43da      	mvns	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	4013      	ands	r3, r2
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	bf14      	ite	ne
 8004ef2:	2301      	movne	r3, #1
 8004ef4:	2300      	moveq	r3, #0
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f47f af6d 	bne.w	8004dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f14:	e034      	b.n	8004f80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 f870 	bl	8004ffc <I2C_IsAcknowledgeFailed>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e034      	b.n	8004f90 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f2c:	d028      	beq.n	8004f80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f2e:	f7fc fccd 	bl	80018cc <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d302      	bcc.n	8004f44 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d11d      	bne.n	8004f80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f4e:	2b80      	cmp	r3, #128	@ 0x80
 8004f50:	d016      	beq.n	8004f80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6c:	f043 0220 	orr.w	r2, r3, #32
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e007      	b.n	8004f90 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f8a:	2b80      	cmp	r3, #128	@ 0x80
 8004f8c:	d1c3      	bne.n	8004f16 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004fa4:	4b13      	ldr	r3, [pc, #76]	@ (8004ff4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	08db      	lsrs	r3, r3, #3
 8004faa:	4a13      	ldr	r2, [pc, #76]	@ (8004ff8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004fac:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb0:	0a1a      	lsrs	r2, r3, #8
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	4413      	add	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d107      	bne.n	8004fd6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fca:	f043 0220 	orr.w	r2, r3, #32
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e008      	b.n	8004fe8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fe4:	d0e9      	beq.n	8004fba <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3714      	adds	r7, #20
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	20000000 	.word	0x20000000
 8004ff8:	14f8b589 	.word	0x14f8b589

08004ffc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800500e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005012:	d11b      	bne.n	800504c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800501c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005038:	f043 0204 	orr.w	r2, r3, #4
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005066:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800506a:	d103      	bne.n	8005074 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005072:	e007      	b.n	8005084 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005078:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800507c:	d102      	bne.n	8005084 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2208      	movs	r2, #8
 8005082:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e267      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d075      	beq.n	800519a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050ae:	4b88      	ldr	r3, [pc, #544]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 030c 	and.w	r3, r3, #12
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d00c      	beq.n	80050d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050ba:	4b85      	ldr	r3, [pc, #532]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050c2:	2b08      	cmp	r3, #8
 80050c4:	d112      	bne.n	80050ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050c6:	4b82      	ldr	r3, [pc, #520]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050d2:	d10b      	bne.n	80050ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d4:	4b7e      	ldr	r3, [pc, #504]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d05b      	beq.n	8005198 <HAL_RCC_OscConfig+0x108>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d157      	bne.n	8005198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e242      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f4:	d106      	bne.n	8005104 <HAL_RCC_OscConfig+0x74>
 80050f6:	4b76      	ldr	r3, [pc, #472]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a75      	ldr	r2, [pc, #468]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80050fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	e01d      	b.n	8005140 <HAL_RCC_OscConfig+0xb0>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800510c:	d10c      	bne.n	8005128 <HAL_RCC_OscConfig+0x98>
 800510e:	4b70      	ldr	r3, [pc, #448]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a6f      	ldr	r2, [pc, #444]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005114:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005118:	6013      	str	r3, [r2, #0]
 800511a:	4b6d      	ldr	r3, [pc, #436]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a6c      	ldr	r2, [pc, #432]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005124:	6013      	str	r3, [r2, #0]
 8005126:	e00b      	b.n	8005140 <HAL_RCC_OscConfig+0xb0>
 8005128:	4b69      	ldr	r3, [pc, #420]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a68      	ldr	r2, [pc, #416]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800512e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005132:	6013      	str	r3, [r2, #0]
 8005134:	4b66      	ldr	r3, [pc, #408]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a65      	ldr	r2, [pc, #404]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800513a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800513e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d013      	beq.n	8005170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005148:	f7fc fbc0 	bl	80018cc <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005150:	f7fc fbbc 	bl	80018cc <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b64      	cmp	r3, #100	@ 0x64
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e207      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005162:	4b5b      	ldr	r3, [pc, #364]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0f0      	beq.n	8005150 <HAL_RCC_OscConfig+0xc0>
 800516e:	e014      	b.n	800519a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005170:	f7fc fbac 	bl	80018cc <HAL_GetTick>
 8005174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005176:	e008      	b.n	800518a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005178:	f7fc fba8 	bl	80018cc <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b64      	cmp	r3, #100	@ 0x64
 8005184:	d901      	bls.n	800518a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e1f3      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800518a:	4b51      	ldr	r3, [pc, #324]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1f0      	bne.n	8005178 <HAL_RCC_OscConfig+0xe8>
 8005196:	e000      	b.n	800519a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d063      	beq.n	800526e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051a6:	4b4a      	ldr	r3, [pc, #296]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f003 030c 	and.w	r3, r3, #12
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00b      	beq.n	80051ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051b2:	4b47      	ldr	r3, [pc, #284]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051ba:	2b08      	cmp	r3, #8
 80051bc:	d11c      	bne.n	80051f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051be:	4b44      	ldr	r3, [pc, #272]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d116      	bne.n	80051f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051ca:	4b41      	ldr	r3, [pc, #260]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0302 	and.w	r3, r3, #2
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_RCC_OscConfig+0x152>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d001      	beq.n	80051e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e1c7      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051e2:	4b3b      	ldr	r3, [pc, #236]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	4937      	ldr	r1, [pc, #220]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051f6:	e03a      	b.n	800526e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d020      	beq.n	8005242 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005200:	4b34      	ldr	r3, [pc, #208]	@ (80052d4 <HAL_RCC_OscConfig+0x244>)
 8005202:	2201      	movs	r2, #1
 8005204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005206:	f7fc fb61 	bl	80018cc <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800520c:	e008      	b.n	8005220 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800520e:	f7fc fb5d 	bl	80018cc <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e1a8      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005220:	4b2b      	ldr	r3, [pc, #172]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0f0      	beq.n	800520e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800522c:	4b28      	ldr	r3, [pc, #160]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	00db      	lsls	r3, r3, #3
 800523a:	4925      	ldr	r1, [pc, #148]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 800523c:	4313      	orrs	r3, r2
 800523e:	600b      	str	r3, [r1, #0]
 8005240:	e015      	b.n	800526e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005242:	4b24      	ldr	r3, [pc, #144]	@ (80052d4 <HAL_RCC_OscConfig+0x244>)
 8005244:	2200      	movs	r2, #0
 8005246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005248:	f7fc fb40 	bl	80018cc <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800524e:	e008      	b.n	8005262 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005250:	f7fc fb3c 	bl	80018cc <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e187      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005262:	4b1b      	ldr	r3, [pc, #108]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1f0      	bne.n	8005250 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0308 	and.w	r3, r3, #8
 8005276:	2b00      	cmp	r3, #0
 8005278:	d036      	beq.n	80052e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d016      	beq.n	80052b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005282:	4b15      	ldr	r3, [pc, #84]	@ (80052d8 <HAL_RCC_OscConfig+0x248>)
 8005284:	2201      	movs	r2, #1
 8005286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005288:	f7fc fb20 	bl	80018cc <HAL_GetTick>
 800528c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800528e:	e008      	b.n	80052a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005290:	f7fc fb1c 	bl	80018cc <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b02      	cmp	r3, #2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e167      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052a2:	4b0b      	ldr	r3, [pc, #44]	@ (80052d0 <HAL_RCC_OscConfig+0x240>)
 80052a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0f0      	beq.n	8005290 <HAL_RCC_OscConfig+0x200>
 80052ae:	e01b      	b.n	80052e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052b0:	4b09      	ldr	r3, [pc, #36]	@ (80052d8 <HAL_RCC_OscConfig+0x248>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b6:	f7fc fb09 	bl	80018cc <HAL_GetTick>
 80052ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052bc:	e00e      	b.n	80052dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052be:	f7fc fb05 	bl	80018cc <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d907      	bls.n	80052dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e150      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
 80052d0:	40023800 	.word	0x40023800
 80052d4:	42470000 	.word	0x42470000
 80052d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052dc:	4b88      	ldr	r3, [pc, #544]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80052de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1ea      	bne.n	80052be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0304 	and.w	r3, r3, #4
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 8097 	beq.w	8005424 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052f6:	2300      	movs	r3, #0
 80052f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052fa:	4b81      	ldr	r3, [pc, #516]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80052fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10f      	bne.n	8005326 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005306:	2300      	movs	r3, #0
 8005308:	60bb      	str	r3, [r7, #8]
 800530a:	4b7d      	ldr	r3, [pc, #500]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 800530c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530e:	4a7c      	ldr	r2, [pc, #496]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005314:	6413      	str	r3, [r2, #64]	@ 0x40
 8005316:	4b7a      	ldr	r3, [pc, #488]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800531e:	60bb      	str	r3, [r7, #8]
 8005320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005322:	2301      	movs	r3, #1
 8005324:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005326:	4b77      	ldr	r3, [pc, #476]	@ (8005504 <HAL_RCC_OscConfig+0x474>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800532e:	2b00      	cmp	r3, #0
 8005330:	d118      	bne.n	8005364 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005332:	4b74      	ldr	r3, [pc, #464]	@ (8005504 <HAL_RCC_OscConfig+0x474>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a73      	ldr	r2, [pc, #460]	@ (8005504 <HAL_RCC_OscConfig+0x474>)
 8005338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800533c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800533e:	f7fc fac5 	bl	80018cc <HAL_GetTick>
 8005342:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005344:	e008      	b.n	8005358 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005346:	f7fc fac1 	bl	80018cc <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d901      	bls.n	8005358 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e10c      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005358:	4b6a      	ldr	r3, [pc, #424]	@ (8005504 <HAL_RCC_OscConfig+0x474>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005360:	2b00      	cmp	r3, #0
 8005362:	d0f0      	beq.n	8005346 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d106      	bne.n	800537a <HAL_RCC_OscConfig+0x2ea>
 800536c:	4b64      	ldr	r3, [pc, #400]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 800536e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005370:	4a63      	ldr	r2, [pc, #396]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005372:	f043 0301 	orr.w	r3, r3, #1
 8005376:	6713      	str	r3, [r2, #112]	@ 0x70
 8005378:	e01c      	b.n	80053b4 <HAL_RCC_OscConfig+0x324>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	2b05      	cmp	r3, #5
 8005380:	d10c      	bne.n	800539c <HAL_RCC_OscConfig+0x30c>
 8005382:	4b5f      	ldr	r3, [pc, #380]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005386:	4a5e      	ldr	r2, [pc, #376]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005388:	f043 0304 	orr.w	r3, r3, #4
 800538c:	6713      	str	r3, [r2, #112]	@ 0x70
 800538e:	4b5c      	ldr	r3, [pc, #368]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005392:	4a5b      	ldr	r2, [pc, #364]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005394:	f043 0301 	orr.w	r3, r3, #1
 8005398:	6713      	str	r3, [r2, #112]	@ 0x70
 800539a:	e00b      	b.n	80053b4 <HAL_RCC_OscConfig+0x324>
 800539c:	4b58      	ldr	r3, [pc, #352]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 800539e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a0:	4a57      	ldr	r2, [pc, #348]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80053a2:	f023 0301 	bic.w	r3, r3, #1
 80053a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80053a8:	4b55      	ldr	r3, [pc, #340]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80053aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ac:	4a54      	ldr	r2, [pc, #336]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80053ae:	f023 0304 	bic.w	r3, r3, #4
 80053b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d015      	beq.n	80053e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053bc:	f7fc fa86 	bl	80018cc <HAL_GetTick>
 80053c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053c2:	e00a      	b.n	80053da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053c4:	f7fc fa82 	bl	80018cc <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e0cb      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053da:	4b49      	ldr	r3, [pc, #292]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80053dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0ee      	beq.n	80053c4 <HAL_RCC_OscConfig+0x334>
 80053e6:	e014      	b.n	8005412 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053e8:	f7fc fa70 	bl	80018cc <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053ee:	e00a      	b.n	8005406 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f0:	f7fc fa6c 	bl	80018cc <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053fe:	4293      	cmp	r3, r2
 8005400:	d901      	bls.n	8005406 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e0b5      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005406:	4b3e      	ldr	r3, [pc, #248]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1ee      	bne.n	80053f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005412:	7dfb      	ldrb	r3, [r7, #23]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d105      	bne.n	8005424 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005418:	4b39      	ldr	r3, [pc, #228]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 800541a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541c:	4a38      	ldr	r2, [pc, #224]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 800541e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005422:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 80a1 	beq.w	8005570 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800542e:	4b34      	ldr	r3, [pc, #208]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 030c 	and.w	r3, r3, #12
 8005436:	2b08      	cmp	r3, #8
 8005438:	d05c      	beq.n	80054f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d141      	bne.n	80054c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005442:	4b31      	ldr	r3, [pc, #196]	@ (8005508 <HAL_RCC_OscConfig+0x478>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005448:	f7fc fa40 	bl	80018cc <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005450:	f7fc fa3c 	bl	80018cc <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e087      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005462:	4b27      	ldr	r3, [pc, #156]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	69da      	ldr	r2, [r3, #28]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	019b      	lsls	r3, r3, #6
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005484:	085b      	lsrs	r3, r3, #1
 8005486:	3b01      	subs	r3, #1
 8005488:	041b      	lsls	r3, r3, #16
 800548a:	431a      	orrs	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005490:	061b      	lsls	r3, r3, #24
 8005492:	491b      	ldr	r1, [pc, #108]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 8005494:	4313      	orrs	r3, r2
 8005496:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005498:	4b1b      	ldr	r3, [pc, #108]	@ (8005508 <HAL_RCC_OscConfig+0x478>)
 800549a:	2201      	movs	r2, #1
 800549c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549e:	f7fc fa15 	bl	80018cc <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a6:	f7fc fa11 	bl	80018cc <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e05c      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054b8:	4b11      	ldr	r3, [pc, #68]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0f0      	beq.n	80054a6 <HAL_RCC_OscConfig+0x416>
 80054c4:	e054      	b.n	8005570 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c6:	4b10      	ldr	r3, [pc, #64]	@ (8005508 <HAL_RCC_OscConfig+0x478>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054cc:	f7fc f9fe 	bl	80018cc <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d4:	f7fc f9fa 	bl	80018cc <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e045      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054e6:	4b06      	ldr	r3, [pc, #24]	@ (8005500 <HAL_RCC_OscConfig+0x470>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1f0      	bne.n	80054d4 <HAL_RCC_OscConfig+0x444>
 80054f2:	e03d      	b.n	8005570 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d107      	bne.n	800550c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e038      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
 8005500:	40023800 	.word	0x40023800
 8005504:	40007000 	.word	0x40007000
 8005508:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800550c:	4b1b      	ldr	r3, [pc, #108]	@ (800557c <HAL_RCC_OscConfig+0x4ec>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d028      	beq.n	800556c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005524:	429a      	cmp	r2, r3
 8005526:	d121      	bne.n	800556c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005532:	429a      	cmp	r2, r3
 8005534:	d11a      	bne.n	800556c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800553c:	4013      	ands	r3, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005542:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005544:	4293      	cmp	r3, r2
 8005546:	d111      	bne.n	800556c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005552:	085b      	lsrs	r3, r3, #1
 8005554:	3b01      	subs	r3, #1
 8005556:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005558:	429a      	cmp	r2, r3
 800555a:	d107      	bne.n	800556c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005568:	429a      	cmp	r2, r3
 800556a:	d001      	beq.n	8005570 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3718      	adds	r7, #24
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	40023800 	.word	0x40023800

08005580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e0cc      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005594:	4b68      	ldr	r3, [pc, #416]	@ (8005738 <HAL_RCC_ClockConfig+0x1b8>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0307 	and.w	r3, r3, #7
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d90c      	bls.n	80055bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055a2:	4b65      	ldr	r3, [pc, #404]	@ (8005738 <HAL_RCC_ClockConfig+0x1b8>)
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055aa:	4b63      	ldr	r3, [pc, #396]	@ (8005738 <HAL_RCC_ClockConfig+0x1b8>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0307 	and.w	r3, r3, #7
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d001      	beq.n	80055bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e0b8      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d020      	beq.n	800560a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d005      	beq.n	80055e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055d4:	4b59      	ldr	r3, [pc, #356]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	4a58      	ldr	r2, [pc, #352]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80055da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d005      	beq.n	80055f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055ec:	4b53      	ldr	r3, [pc, #332]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	4a52      	ldr	r2, [pc, #328]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f8:	4b50      	ldr	r3, [pc, #320]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	494d      	ldr	r1, [pc, #308]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005606:	4313      	orrs	r3, r2
 8005608:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d044      	beq.n	80056a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d107      	bne.n	800562e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800561e:	4b47      	ldr	r3, [pc, #284]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d119      	bne.n	800565e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e07f      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d003      	beq.n	800563e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800563a:	2b03      	cmp	r3, #3
 800563c:	d107      	bne.n	800564e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800563e:	4b3f      	ldr	r3, [pc, #252]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d109      	bne.n	800565e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e06f      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800564e:	4b3b      	ldr	r3, [pc, #236]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e067      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800565e:	4b37      	ldr	r3, [pc, #220]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f023 0203 	bic.w	r2, r3, #3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	4934      	ldr	r1, [pc, #208]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 800566c:	4313      	orrs	r3, r2
 800566e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005670:	f7fc f92c 	bl	80018cc <HAL_GetTick>
 8005674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005676:	e00a      	b.n	800568e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005678:	f7fc f928 	bl	80018cc <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005686:	4293      	cmp	r3, r2
 8005688:	d901      	bls.n	800568e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e04f      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800568e:	4b2b      	ldr	r3, [pc, #172]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 020c 	and.w	r2, r3, #12
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	429a      	cmp	r2, r3
 800569e:	d1eb      	bne.n	8005678 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056a0:	4b25      	ldr	r3, [pc, #148]	@ (8005738 <HAL_RCC_ClockConfig+0x1b8>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0307 	and.w	r3, r3, #7
 80056a8:	683a      	ldr	r2, [r7, #0]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d20c      	bcs.n	80056c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ae:	4b22      	ldr	r3, [pc, #136]	@ (8005738 <HAL_RCC_ClockConfig+0x1b8>)
 80056b0:	683a      	ldr	r2, [r7, #0]
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056b6:	4b20      	ldr	r3, [pc, #128]	@ (8005738 <HAL_RCC_ClockConfig+0x1b8>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	683a      	ldr	r2, [r7, #0]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d001      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e032      	b.n	800572e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0304 	and.w	r3, r3, #4
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d008      	beq.n	80056e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056d4:	4b19      	ldr	r3, [pc, #100]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	4916      	ldr	r1, [pc, #88]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d009      	beq.n	8005706 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056f2:	4b12      	ldr	r3, [pc, #72]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	490e      	ldr	r1, [pc, #56]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 8005702:	4313      	orrs	r3, r2
 8005704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005706:	f000 f821 	bl	800574c <HAL_RCC_GetSysClockFreq>
 800570a:	4602      	mov	r2, r0
 800570c:	4b0b      	ldr	r3, [pc, #44]	@ (800573c <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	490a      	ldr	r1, [pc, #40]	@ (8005740 <HAL_RCC_ClockConfig+0x1c0>)
 8005718:	5ccb      	ldrb	r3, [r1, r3]
 800571a:	fa22 f303 	lsr.w	r3, r2, r3
 800571e:	4a09      	ldr	r2, [pc, #36]	@ (8005744 <HAL_RCC_ClockConfig+0x1c4>)
 8005720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005722:	4b09      	ldr	r3, [pc, #36]	@ (8005748 <HAL_RCC_ClockConfig+0x1c8>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f7fb ff9e 	bl	8001668 <HAL_InitTick>

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	40023c00 	.word	0x40023c00
 800573c:	40023800 	.word	0x40023800
 8005740:	0800bae8 	.word	0x0800bae8
 8005744:	20000000 	.word	0x20000000
 8005748:	20000004 	.word	0x20000004

0800574c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800574c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005750:	b090      	sub	sp, #64	@ 0x40
 8005752:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005758:	2300      	movs	r3, #0
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005760:	2300      	movs	r3, #0
 8005762:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005764:	4b59      	ldr	r3, [pc, #356]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x180>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 030c 	and.w	r3, r3, #12
 800576c:	2b08      	cmp	r3, #8
 800576e:	d00d      	beq.n	800578c <HAL_RCC_GetSysClockFreq+0x40>
 8005770:	2b08      	cmp	r3, #8
 8005772:	f200 80a1 	bhi.w	80058b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <HAL_RCC_GetSysClockFreq+0x34>
 800577a:	2b04      	cmp	r3, #4
 800577c:	d003      	beq.n	8005786 <HAL_RCC_GetSysClockFreq+0x3a>
 800577e:	e09b      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005780:	4b53      	ldr	r3, [pc, #332]	@ (80058d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005782:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005784:	e09b      	b.n	80058be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005786:	4b53      	ldr	r3, [pc, #332]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005788:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800578a:	e098      	b.n	80058be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800578c:	4b4f      	ldr	r3, [pc, #316]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x180>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005794:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005796:	4b4d      	ldr	r3, [pc, #308]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x180>)
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d028      	beq.n	80057f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057a2:	4b4a      	ldr	r3, [pc, #296]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x180>)
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	099b      	lsrs	r3, r3, #6
 80057a8:	2200      	movs	r2, #0
 80057aa:	623b      	str	r3, [r7, #32]
 80057ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80057b4:	2100      	movs	r1, #0
 80057b6:	4b47      	ldr	r3, [pc, #284]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80057b8:	fb03 f201 	mul.w	r2, r3, r1
 80057bc:	2300      	movs	r3, #0
 80057be:	fb00 f303 	mul.w	r3, r0, r3
 80057c2:	4413      	add	r3, r2
 80057c4:	4a43      	ldr	r2, [pc, #268]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80057c6:	fba0 1202 	umull	r1, r2, r0, r2
 80057ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057cc:	460a      	mov	r2, r1
 80057ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80057d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057d2:	4413      	add	r3, r2
 80057d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d8:	2200      	movs	r2, #0
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	61fa      	str	r2, [r7, #28]
 80057de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80057e6:	f7fa fcf3 	bl	80001d0 <__aeabi_uldivmod>
 80057ea:	4602      	mov	r2, r0
 80057ec:	460b      	mov	r3, r1
 80057ee:	4613      	mov	r3, r2
 80057f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057f2:	e053      	b.n	800589c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057f4:	4b35      	ldr	r3, [pc, #212]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x180>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	099b      	lsrs	r3, r3, #6
 80057fa:	2200      	movs	r2, #0
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	617a      	str	r2, [r7, #20]
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005806:	f04f 0b00 	mov.w	fp, #0
 800580a:	4652      	mov	r2, sl
 800580c:	465b      	mov	r3, fp
 800580e:	f04f 0000 	mov.w	r0, #0
 8005812:	f04f 0100 	mov.w	r1, #0
 8005816:	0159      	lsls	r1, r3, #5
 8005818:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800581c:	0150      	lsls	r0, r2, #5
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	ebb2 080a 	subs.w	r8, r2, sl
 8005826:	eb63 090b 	sbc.w	r9, r3, fp
 800582a:	f04f 0200 	mov.w	r2, #0
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005836:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800583a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800583e:	ebb2 0408 	subs.w	r4, r2, r8
 8005842:	eb63 0509 	sbc.w	r5, r3, r9
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	f04f 0300 	mov.w	r3, #0
 800584e:	00eb      	lsls	r3, r5, #3
 8005850:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005854:	00e2      	lsls	r2, r4, #3
 8005856:	4614      	mov	r4, r2
 8005858:	461d      	mov	r5, r3
 800585a:	eb14 030a 	adds.w	r3, r4, sl
 800585e:	603b      	str	r3, [r7, #0]
 8005860:	eb45 030b 	adc.w	r3, r5, fp
 8005864:	607b      	str	r3, [r7, #4]
 8005866:	f04f 0200 	mov.w	r2, #0
 800586a:	f04f 0300 	mov.w	r3, #0
 800586e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005872:	4629      	mov	r1, r5
 8005874:	028b      	lsls	r3, r1, #10
 8005876:	4621      	mov	r1, r4
 8005878:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800587c:	4621      	mov	r1, r4
 800587e:	028a      	lsls	r2, r1, #10
 8005880:	4610      	mov	r0, r2
 8005882:	4619      	mov	r1, r3
 8005884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005886:	2200      	movs	r2, #0
 8005888:	60bb      	str	r3, [r7, #8]
 800588a:	60fa      	str	r2, [r7, #12]
 800588c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005890:	f7fa fc9e 	bl	80001d0 <__aeabi_uldivmod>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	4613      	mov	r3, r2
 800589a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800589c:	4b0b      	ldr	r3, [pc, #44]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x180>)
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	0c1b      	lsrs	r3, r3, #16
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	3301      	adds	r3, #1
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80058ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80058b6:	e002      	b.n	80058be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058b8:	4b05      	ldr	r3, [pc, #20]	@ (80058d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80058ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80058bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3740      	adds	r7, #64	@ 0x40
 80058c4:	46bd      	mov	sp, r7
 80058c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ca:	bf00      	nop
 80058cc:	40023800 	.word	0x40023800
 80058d0:	00f42400 	.word	0x00f42400
 80058d4:	017d7840 	.word	0x017d7840

080058d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058d8:	b480      	push	{r7}
 80058da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058dc:	4b03      	ldr	r3, [pc, #12]	@ (80058ec <HAL_RCC_GetHCLKFreq+0x14>)
 80058de:	681b      	ldr	r3, [r3, #0]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	20000000 	.word	0x20000000

080058f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058f4:	f7ff fff0 	bl	80058d8 <HAL_RCC_GetHCLKFreq>
 80058f8:	4602      	mov	r2, r0
 80058fa:	4b05      	ldr	r3, [pc, #20]	@ (8005910 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	0a9b      	lsrs	r3, r3, #10
 8005900:	f003 0307 	and.w	r3, r3, #7
 8005904:	4903      	ldr	r1, [pc, #12]	@ (8005914 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005906:	5ccb      	ldrb	r3, [r1, r3]
 8005908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800590c:	4618      	mov	r0, r3
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40023800 	.word	0x40023800
 8005914:	0800baf8 	.word	0x0800baf8

08005918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800591c:	f7ff ffdc 	bl	80058d8 <HAL_RCC_GetHCLKFreq>
 8005920:	4602      	mov	r2, r0
 8005922:	4b05      	ldr	r3, [pc, #20]	@ (8005938 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	0b5b      	lsrs	r3, r3, #13
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	4903      	ldr	r1, [pc, #12]	@ (800593c <HAL_RCC_GetPCLK2Freq+0x24>)
 800592e:	5ccb      	ldrb	r3, [r1, r3]
 8005930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005934:	4618      	mov	r0, r3
 8005936:	bd80      	pop	{r7, pc}
 8005938:	40023800 	.word	0x40023800
 800593c:	0800baf8 	.word	0x0800baf8

08005940 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	220f      	movs	r2, #15
 800594e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005950:	4b12      	ldr	r3, [pc, #72]	@ (800599c <HAL_RCC_GetClockConfig+0x5c>)
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f003 0203 	and.w	r2, r3, #3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800595c:	4b0f      	ldr	r3, [pc, #60]	@ (800599c <HAL_RCC_GetClockConfig+0x5c>)
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005968:	4b0c      	ldr	r3, [pc, #48]	@ (800599c <HAL_RCC_GetClockConfig+0x5c>)
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005974:	4b09      	ldr	r3, [pc, #36]	@ (800599c <HAL_RCC_GetClockConfig+0x5c>)
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	08db      	lsrs	r3, r3, #3
 800597a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005982:	4b07      	ldr	r3, [pc, #28]	@ (80059a0 <HAL_RCC_GetClockConfig+0x60>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0207 	and.w	r2, r3, #7
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	601a      	str	r2, [r3, #0]
}
 800598e:	bf00      	nop
 8005990:	370c      	adds	r7, #12
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	40023800 	.word	0x40023800
 80059a0:	40023c00 	.word	0x40023c00

080059a4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e022      	b.n	80059fc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d105      	bne.n	80059ce <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7fb fc5f 	bl	800128c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2203      	movs	r2, #3
 80059d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 f814 	bl	8005a04 <HAL_SD_InitCard>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e00a      	b.n	80059fc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3708      	adds	r7, #8
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005a04:	b5b0      	push	{r4, r5, r7, lr}
 8005a06:	b08e      	sub	sp, #56	@ 0x38
 8005a08:	af04      	add	r7, sp, #16
 8005a0a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005a10:	2300      	movs	r3, #0
 8005a12:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005a14:	2300      	movs	r3, #0
 8005a16:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005a20:	2376      	movs	r3, #118	@ 0x76
 8005a22:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681d      	ldr	r5, [r3, #0]
 8005a28:	466c      	mov	r4, sp
 8005a2a:	f107 0318 	add.w	r3, r7, #24
 8005a2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005a32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005a36:	f107 030c 	add.w	r3, r7, #12
 8005a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	f001 fc27 	bl	8007290 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005a42:	4b2a      	ldr	r3, [pc, #168]	@ (8005aec <HAL_SD_InitCard+0xe8>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f001 fc4a 	bl	80072e6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005a52:	4b26      	ldr	r3, [pc, #152]	@ (8005aec <HAL_SD_InitCard+0xe8>)
 8005a54:	2201      	movs	r2, #1
 8005a56:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8005a58:	2002      	movs	r0, #2
 8005a5a:	f7fb ff43 	bl	80018e4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 fd78 	bl	8006554 <SD_PowerON>
 8005a64:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00b      	beq.n	8005a84 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e02e      	b.n	8005ae2 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 fc97 	bl	80063b8 <SD_InitCard>
 8005a8a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8005a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00b      	beq.n	8005aaa <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa0:	431a      	orrs	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e01b      	b.n	8005ae2 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f001 fca9 	bl	800740a <SDMMC_CmdBlockLength>
 8005ab8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8005aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00f      	beq.n	8005ae0 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8005af0 <HAL_SD_InitCard+0xec>)
 8005ac6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e000      	b.n	8005ae2 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3728      	adds	r7, #40	@ 0x28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bdb0      	pop	{r4, r5, r7, pc}
 8005aea:	bf00      	nop
 8005aec:	422580a0 	.word	0x422580a0
 8005af0:	004005ff 	.word	0x004005ff

08005af4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b08c      	sub	sp, #48	@ 0x30
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
 8005b00:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d107      	bne.n	8005b1c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b10:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e0c0      	b.n	8005c9e <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	f040 80b9 	bne.w	8005c9c <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005b30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	441a      	add	r2, r3
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d907      	bls.n	8005b4e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e0a7      	b.n	8005c9e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2203      	movs	r2, #3
 8005b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	6812      	ldr	r2, [r2, #0]
 8005b68:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8005b6c:	f043 0302 	orr.w	r3, r3, #2
 8005b70:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b76:	4a4c      	ldr	r2, [pc, #304]	@ (8005ca8 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8005b78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7e:	4a4b      	ldr	r2, [pc, #300]	@ (8005cac <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005b80:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b86:	2200      	movs	r2, #0
 8005b88:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8e:	2200      	movs	r2, #0
 8005b90:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3380      	adds	r3, #128	@ 0x80
 8005bb8:	4619      	mov	r1, r3
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	025b      	lsls	r3, r3, #9
 8005bc0:	089b      	lsrs	r3, r3, #2
 8005bc2:	f7fc f843 	bl	8001c4c <HAL_DMA_Start_IT>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d017      	beq.n	8005bfc <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8005bda:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a33      	ldr	r2, [pc, #204]	@ (8005cb0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005be2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e050      	b.n	8005c9e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8005bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8005cb4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8005bfe:	2201      	movs	r2, #1
 8005c00:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d002      	beq.n	8005c10 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	025b      	lsls	r3, r3, #9
 8005c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005c10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005c14:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	025b      	lsls	r3, r3, #9
 8005c1a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005c1c:	2390      	movs	r3, #144	@ 0x90
 8005c1e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005c20:	2302      	movs	r3, #2
 8005c22:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005c24:	2300      	movs	r3, #0
 8005c26:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f107 0210 	add.w	r2, r7, #16
 8005c34:	4611      	mov	r1, r2
 8005c36:	4618      	mov	r0, r3
 8005c38:	f001 fbbb 	bl	80073b2 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d90a      	bls.n	8005c58 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2282      	movs	r2, #130	@ 0x82
 8005c46:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f001 fc1f 	bl	8007492 <SDMMC_CmdReadMultiBlock>
 8005c54:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005c56:	e009      	b.n	8005c6c <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2281      	movs	r2, #129	@ 0x81
 8005c5c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c64:	4618      	mov	r0, r3
 8005c66:	f001 fbf2 	bl	800744e <SDMMC_CmdReadSingleBlock>
 8005c6a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8005c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d012      	beq.n	8005c98 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a0e      	ldr	r2, [pc, #56]	@ (8005cb0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005c78:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c80:	431a      	orrs	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e002      	b.n	8005c9e <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	e000      	b.n	8005c9e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8005c9c:	2302      	movs	r3, #2
  }
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3730      	adds	r7, #48	@ 0x30
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	080062a3 	.word	0x080062a3
 8005cac:	08006315 	.word	0x08006315
 8005cb0:	004005ff 	.word	0x004005ff
 8005cb4:	4225858c 	.word	0x4225858c

08005cb8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b08c      	sub	sp, #48	@ 0x30
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d107      	bne.n	8005ce0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e0c5      	b.n	8005e6c <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	f040 80be 	bne.w	8005e6a <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005cf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	441a      	add	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d907      	bls.n	8005d12 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d06:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e0ac      	b.n	8005e6c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2203      	movs	r2, #3
 8005d16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	6812      	ldr	r2, [r2, #0]
 8005d2c:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8005d30:	f043 0302 	orr.w	r3, r3, #2
 8005d34:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3a:	4a4e      	ldr	r2, [pc, #312]	@ (8005e74 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8005d3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d42:	4a4d      	ldr	r2, [pc, #308]	@ (8005e78 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8005d44:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d002      	beq.n	8005d5c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8005d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d58:	025b      	lsls	r3, r3, #9
 8005d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d90a      	bls.n	8005d78 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	22a0      	movs	r2, #160	@ 0xa0
 8005d66:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f001 fbd3 	bl	800751a <SDMMC_CmdWriteMultiBlock>
 8005d74:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005d76:	e009      	b.n	8005d8c <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2290      	movs	r2, #144	@ 0x90
 8005d7c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d84:	4618      	mov	r0, r3
 8005d86:	f001 fba6 	bl	80074d6 <SDMMC_CmdWriteSingleBlock>
 8005d8a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d012      	beq.n	8005db8 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a39      	ldr	r2, [pc, #228]	@ (8005e7c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005d98:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da0:	431a      	orrs	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e059      	b.n	8005e6c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8005db8:	4b31      	ldr	r3, [pc, #196]	@ (8005e80 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8005dba:	2201      	movs	r2, #1
 8005dbc:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc2:	2240      	movs	r2, #64	@ 0x40
 8005dc4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dd6:	689a      	ldr	r2, [r3, #8]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005de6:	68b9      	ldr	r1, [r7, #8]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	3380      	adds	r3, #128	@ 0x80
 8005dee:	461a      	mov	r2, r3
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	025b      	lsls	r3, r3, #9
 8005df4:	089b      	lsrs	r3, r3, #2
 8005df6:	f7fb ff29 	bl	8001c4c <HAL_DMA_Start_IT>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d01c      	beq.n	8005e3a <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8005e0e:	f023 0302 	bic.w	r3, r3, #2
 8005e12:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a18      	ldr	r2, [pc, #96]	@ (8005e7c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005e1a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e20:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e018      	b.n	8005e6c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005e3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e3e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	025b      	lsls	r3, r3, #9
 8005e44:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005e46:	2390      	movs	r3, #144	@ 0x90
 8005e48:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005e52:	2301      	movs	r3, #1
 8005e54:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f107 0210 	add.w	r2, r7, #16
 8005e5e:	4611      	mov	r1, r2
 8005e60:	4618      	mov	r0, r3
 8005e62:	f001 faa6 	bl	80073b2 <SDIO_ConfigData>

      return HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	e000      	b.n	8005e6c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8005e6a:	2302      	movs	r3, #2
  }
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3730      	adds	r7, #48	@ 0x30
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	08006279 	.word	0x08006279
 8005e78:	08006315 	.word	0x08006315
 8005e7c:	004005ff 	.word	0x004005ff
 8005e80:	4225858c 	.word	0x4225858c

08005e84 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ea6:	0f9b      	lsrs	r3, r3, #30
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eb2:	0e9b      	lsrs	r3, r3, #26
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	f003 030f 	and.w	r3, r3, #15
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ec4:	0e1b      	lsrs	r3, r3, #24
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	f003 0303 	and.w	r3, r3, #3
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ed6:	0c1b      	lsrs	r3, r3, #16
 8005ed8:	b2da      	uxtb	r2, r3
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ee2:	0a1b      	lsrs	r3, r3, #8
 8005ee4:	b2da      	uxtb	r2, r3
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ef8:	0d1b      	lsrs	r3, r3, #20
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f04:	0c1b      	lsrs	r3, r3, #16
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	f003 030f 	and.w	r3, r3, #15
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f16:	0bdb      	lsrs	r3, r3, #15
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f28:	0b9b      	lsrs	r3, r3, #14
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f3a:	0b5b      	lsrs	r3, r3, #13
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f4c:	0b1b      	lsrs	r3, r3, #12
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f003 0301 	and.w	r3, r3, #1
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d163      	bne.n	8006030 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f6c:	009a      	lsls	r2, r3, #2
 8005f6e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005f72:	4013      	ands	r3, r2
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8005f78:	0f92      	lsrs	r2, r2, #30
 8005f7a:	431a      	orrs	r2, r3
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f84:	0edb      	lsrs	r3, r3, #27
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f96:	0e1b      	lsrs	r3, r3, #24
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	f003 0307 	and.w	r3, r3, #7
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fa8:	0d5b      	lsrs	r3, r3, #21
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fba:	0c9b      	lsrs	r3, r3, #18
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fcc:	0bdb      	lsrs	r3, r3, #15
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	f003 0307 	and.w	r3, r3, #7
 8005fd4:	b2da      	uxtb	r2, r3
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	1c5a      	adds	r2, r3, #1
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	7e1b      	ldrb	r3, [r3, #24]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	f003 0307 	and.w	r3, r3, #7
 8005fee:	3302      	adds	r3, #2
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005ffa:	fb03 f202 	mul.w	r2, r3, r2
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	7a1b      	ldrb	r3, [r3, #8]
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f003 030f 	and.w	r3, r3, #15
 800600c:	2201      	movs	r2, #1
 800600e:	409a      	lsls	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800601c:	0a52      	lsrs	r2, r2, #9
 800601e:	fb03 f202 	mul.w	r2, r3, r2
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800602c:	661a      	str	r2, [r3, #96]	@ 0x60
 800602e:	e031      	b.n	8006094 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006034:	2b01      	cmp	r3, #1
 8006036:	d11d      	bne.n	8006074 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800603c:	041b      	lsls	r3, r3, #16
 800603e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006046:	0c1b      	lsrs	r3, r3, #16
 8006048:	431a      	orrs	r2, r3
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	3301      	adds	r3, #1
 8006054:	029a      	lsls	r2, r3, #10
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006068:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	661a      	str	r2, [r3, #96]	@ 0x60
 8006072:	e00f      	b.n	8006094 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a58      	ldr	r2, [pc, #352]	@ (80061dc <HAL_SD_GetCardCSD+0x344>)
 800607a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006080:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e09d      	b.n	80061d0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006098:	0b9b      	lsrs	r3, r3, #14
 800609a:	b2db      	uxtb	r3, r3
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060aa:	09db      	lsrs	r3, r3, #7
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060b2:	b2da      	uxtb	r2, r3
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060c2:	b2da      	uxtb	r2, r3
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060cc:	0fdb      	lsrs	r3, r3, #31
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d8:	0f5b      	lsrs	r3, r3, #29
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	f003 0303 	and.w	r3, r3, #3
 80060e0:	b2da      	uxtb	r2, r3
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ea:	0e9b      	lsrs	r3, r3, #26
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	f003 0307 	and.w	r3, r3, #7
 80060f2:	b2da      	uxtb	r2, r3
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060fc:	0d9b      	lsrs	r3, r3, #22
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	f003 030f 	and.w	r3, r3, #15
 8006104:	b2da      	uxtb	r2, r3
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800610e:	0d5b      	lsrs	r3, r3, #21
 8006110:	b2db      	uxtb	r3, r3
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	b2da      	uxtb	r2, r3
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800612a:	0c1b      	lsrs	r3, r3, #16
 800612c:	b2db      	uxtb	r3, r3
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	b2da      	uxtb	r2, r3
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800613e:	0bdb      	lsrs	r3, r3, #15
 8006140:	b2db      	uxtb	r3, r3
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	b2da      	uxtb	r2, r3
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006152:	0b9b      	lsrs	r3, r3, #14
 8006154:	b2db      	uxtb	r3, r3
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	b2da      	uxtb	r2, r3
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006166:	0b5b      	lsrs	r3, r3, #13
 8006168:	b2db      	uxtb	r3, r3
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	b2da      	uxtb	r2, r3
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617a:	0b1b      	lsrs	r3, r3, #12
 800617c:	b2db      	uxtb	r3, r3
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	b2da      	uxtb	r2, r3
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800618e:	0a9b      	lsrs	r3, r3, #10
 8006190:	b2db      	uxtb	r3, r3
 8006192:	f003 0303 	and.w	r3, r3, #3
 8006196:	b2da      	uxtb	r2, r3
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061a2:	0a1b      	lsrs	r3, r3, #8
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	f003 0303 	and.w	r3, r3, #3
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061b6:	085b      	lsrs	r3, r3, #1
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	004005ff 	.word	0x004005ff

080061e0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b086      	sub	sp, #24
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006240:	2300      	movs	r3, #0
 8006242:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006244:	f107 030c 	add.w	r3, r7, #12
 8006248:	4619      	mov	r1, r3
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 fa10 	bl	8006670 <SD_SendStatus>
 8006250:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d005      	beq.n	8006264 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	431a      	orrs	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	0a5b      	lsrs	r3, r3, #9
 8006268:	f003 030f 	and.w	r3, r3, #15
 800626c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800626e:	693b      	ldr	r3, [r7, #16]
}
 8006270:	4618      	mov	r0, r3
 8006272:	3718      	adds	r7, #24
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006284:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006294:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8006296:	bf00      	nop
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b084      	sub	sp, #16
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ae:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b4:	2b82      	cmp	r3, #130	@ 0x82
 80062b6:	d111      	bne.n	80062dc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4618      	mov	r0, r3
 80062be:	f001 f94f 	bl	8007560 <SDMMC_CmdStopTransfer>
 80062c2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d008      	beq.n	80062dc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	431a      	orrs	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f7ff fdd4 	bl	8005e84 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f022 0208 	bic.w	r2, r2, #8
 80062ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f240 523a 	movw	r2, #1338	@ 0x53a
 80062f4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f001 fe19 	bl	8007f3c <HAL_SD_RxCpltCallback>
#endif
}
 800630a:	bf00      	nop
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b086      	sub	sp, #24
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006320:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fb fea4 	bl	8002070 <HAL_DMA_GetError>
 8006328:	4603      	mov	r3, r0
 800632a:	2b02      	cmp	r3, #2
 800632c:	d03e      	beq.n	80063ac <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006334:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d002      	beq.n	800634a <SD_DMAError+0x36>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d12d      	bne.n	80063a6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a19      	ldr	r2, [pc, #100]	@ (80063b4 <SD_DMAError+0xa0>)
 8006350:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8006360:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006366:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800636e:	6978      	ldr	r0, [r7, #20]
 8006370:	f7ff ff62 	bl	8006238 <HAL_SD_GetCardState>
 8006374:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2b06      	cmp	r3, #6
 800637a:	d002      	beq.n	8006382 <SD_DMAError+0x6e>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b05      	cmp	r3, #5
 8006380:	d10a      	bne.n	8006398 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4618      	mov	r0, r3
 8006388:	f001 f8ea 	bl	8007560 <SDMMC_CmdStopTransfer>
 800638c:	4602      	mov	r2, r0
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006392:	431a      	orrs	r2, r3
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	2200      	movs	r2, #0
 80063a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80063a6:	6978      	ldr	r0, [r7, #20]
 80063a8:	f7ff fd6c 	bl	8005e84 <HAL_SD_ErrorCallback>
#endif
  }
}
 80063ac:	bf00      	nop
 80063ae:	3718      	adds	r7, #24
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	004005ff 	.word	0x004005ff

080063b8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80063b8:	b5b0      	push	{r4, r5, r7, lr}
 80063ba:	b094      	sub	sp, #80	@ 0x50
 80063bc:	af04      	add	r7, sp, #16
 80063be:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80063c0:	2301      	movs	r3, #1
 80063c2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 ff9a 	bl	8007302 <SDIO_GetPowerState>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d102      	bne.n	80063da <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80063d4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80063d8:	e0b8      	b.n	800654c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063de:	2b03      	cmp	r3, #3
 80063e0:	d02f      	beq.n	8006442 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f001 f981 	bl	80076ee <SDMMC_CmdSendCID>
 80063ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80063ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <SD_InitCard+0x40>
    {
      return errorstate;
 80063f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063f6:	e0a9      	b.n	800654c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2100      	movs	r1, #0
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 ffc4 	bl	800738c <SDIO_GetResponse>
 8006404:	4602      	mov	r2, r0
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2104      	movs	r1, #4
 8006410:	4618      	mov	r0, r3
 8006412:	f000 ffbb 	bl	800738c <SDIO_GetResponse>
 8006416:	4602      	mov	r2, r0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2108      	movs	r1, #8
 8006422:	4618      	mov	r0, r3
 8006424:	f000 ffb2 	bl	800738c <SDIO_GetResponse>
 8006428:	4602      	mov	r2, r0
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	210c      	movs	r1, #12
 8006434:	4618      	mov	r0, r3
 8006436:	f000 ffa9 	bl	800738c <SDIO_GetResponse>
 800643a:	4602      	mov	r2, r0
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006446:	2b03      	cmp	r3, #3
 8006448:	d00d      	beq.n	8006466 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f107 020e 	add.w	r2, r7, #14
 8006452:	4611      	mov	r1, r2
 8006454:	4618      	mov	r0, r3
 8006456:	f001 f987 	bl	8007768 <SDMMC_CmdSetRelAdd>
 800645a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800645c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <SD_InitCard+0xae>
    {
      return errorstate;
 8006462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006464:	e072      	b.n	800654c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646a:	2b03      	cmp	r3, #3
 800646c:	d036      	beq.n	80064dc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800646e:	89fb      	ldrh	r3, [r7, #14]
 8006470:	461a      	mov	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800647e:	041b      	lsls	r3, r3, #16
 8006480:	4619      	mov	r1, r3
 8006482:	4610      	mov	r0, r2
 8006484:	f001 f951 	bl	800772a <SDMMC_CmdSendCSD>
 8006488:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800648a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006492:	e05b      	b.n	800654c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2100      	movs	r1, #0
 800649a:	4618      	mov	r0, r3
 800649c:	f000 ff76 	bl	800738c <SDIO_GetResponse>
 80064a0:	4602      	mov	r2, r0
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2104      	movs	r1, #4
 80064ac:	4618      	mov	r0, r3
 80064ae:	f000 ff6d 	bl	800738c <SDIO_GetResponse>
 80064b2:	4602      	mov	r2, r0
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2108      	movs	r1, #8
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 ff64 	bl	800738c <SDIO_GetResponse>
 80064c4:	4602      	mov	r2, r0
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	210c      	movs	r1, #12
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 ff5b 	bl	800738c <SDIO_GetResponse>
 80064d6:	4602      	mov	r2, r0
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2104      	movs	r1, #4
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 ff52 	bl	800738c <SDIO_GetResponse>
 80064e8:	4603      	mov	r3, r0
 80064ea:	0d1a      	lsrs	r2, r3, #20
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80064f0:	f107 0310 	add.w	r3, r7, #16
 80064f4:	4619      	mov	r1, r3
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7ff fcce 	bl	8005e98 <HAL_SD_GetCardCSD>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d002      	beq.n	8006508 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006502:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006506:	e021      	b.n	800654c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6819      	ldr	r1, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006510:	041b      	lsls	r3, r3, #16
 8006512:	2200      	movs	r2, #0
 8006514:	461c      	mov	r4, r3
 8006516:	4615      	mov	r5, r2
 8006518:	4622      	mov	r2, r4
 800651a:	462b      	mov	r3, r5
 800651c:	4608      	mov	r0, r1
 800651e:	f001 f841 	bl	80075a4 <SDMMC_CmdSelDesel>
 8006522:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <SD_InitCard+0x176>
  {
    return errorstate;
 800652a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800652c:	e00e      	b.n	800654c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681d      	ldr	r5, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	466c      	mov	r4, sp
 8006536:	f103 0210 	add.w	r2, r3, #16
 800653a:	ca07      	ldmia	r2, {r0, r1, r2}
 800653c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006540:	3304      	adds	r3, #4
 8006542:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006544:	4628      	mov	r0, r5
 8006546:	f000 fea3 	bl	8007290 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3740      	adds	r7, #64	@ 0x40
 8006550:	46bd      	mov	sp, r7
 8006552:	bdb0      	pop	{r4, r5, r7, pc}

08006554 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b086      	sub	sp, #24
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800655c:	2300      	movs	r3, #0
 800655e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006560:	2300      	movs	r3, #0
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	2300      	movs	r3, #0
 8006566:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4618      	mov	r0, r3
 800656e:	f001 f83c 	bl	80075ea <SDMMC_CmdGoIdleState>
 8006572:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d001      	beq.n	800657e <SD_PowerON+0x2a>
  {
    return errorstate;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	e072      	b.n	8006664 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4618      	mov	r0, r3
 8006584:	f001 f84f 	bl	8007626 <SDMMC_CmdOperCond>
 8006588:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00d      	beq.n	80065ac <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4618      	mov	r0, r3
 800659c:	f001 f825 	bl	80075ea <SDMMC_CmdGoIdleState>
 80065a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d004      	beq.n	80065b2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	e05b      	b.n	8006664 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d137      	bne.n	800662a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2100      	movs	r1, #0
 80065c0:	4618      	mov	r0, r3
 80065c2:	f001 f84f 	bl	8007664 <SDMMC_CmdAppCommand>
 80065c6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d02d      	beq.n	800662a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80065ce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80065d2:	e047      	b.n	8006664 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2100      	movs	r1, #0
 80065da:	4618      	mov	r0, r3
 80065dc:	f001 f842 	bl	8007664 <SDMMC_CmdAppCommand>
 80065e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d001      	beq.n	80065ec <SD_PowerON+0x98>
    {
      return errorstate;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	e03b      	b.n	8006664 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	491e      	ldr	r1, [pc, #120]	@ (800666c <SD_PowerON+0x118>)
 80065f2:	4618      	mov	r0, r3
 80065f4:	f001 f858 	bl	80076a8 <SDMMC_CmdAppOperCommand>
 80065f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d002      	beq.n	8006606 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006600:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006604:	e02e      	b.n	8006664 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2100      	movs	r1, #0
 800660c:	4618      	mov	r0, r3
 800660e:	f000 febd 	bl	800738c <SDIO_GetResponse>
 8006612:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	0fdb      	lsrs	r3, r3, #31
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <SD_PowerON+0xcc>
 800661c:	2301      	movs	r3, #1
 800661e:	e000      	b.n	8006622 <SD_PowerON+0xce>
 8006620:	2300      	movs	r3, #0
 8006622:	613b      	str	r3, [r7, #16]

    count++;
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	3301      	adds	r3, #1
 8006628:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8006630:	4293      	cmp	r3, r2
 8006632:	d802      	bhi.n	800663a <SD_PowerON+0xe6>
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d0cc      	beq.n	80065d4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8006640:	4293      	cmp	r3, r2
 8006642:	d902      	bls.n	800664a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006644:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006648:	e00c      	b.n	8006664 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d003      	beq.n	800665c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	645a      	str	r2, [r3, #68]	@ 0x44
 800665a:	e002      	b.n	8006662 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	c1100000 	.word	0xc1100000

08006670 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d102      	bne.n	8006686 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006680:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006684:	e018      	b.n	80066b8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800668e:	041b      	lsls	r3, r3, #16
 8006690:	4619      	mov	r1, r3
 8006692:	4610      	mov	r0, r2
 8006694:	f001 f889 	bl	80077aa <SDMMC_CmdSendStatus>
 8006698:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d001      	beq.n	80066a4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	e009      	b.n	80066b8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2100      	movs	r1, #0
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 fe6e 	bl	800738c <SDIO_GetResponse>
 80066b0:	4602      	mov	r2, r0
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3710      	adds	r7, #16
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d101      	bne.n	80066d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e07b      	b.n	80067ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d108      	bne.n	80066ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066e2:	d009      	beq.n	80066f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	61da      	str	r2, [r3, #28]
 80066ea:	e005      	b.n	80066f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d106      	bne.n	8006718 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f7fa fe22 	bl	800135c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800672e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006740:	431a      	orrs	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800674a:	431a      	orrs	r2, r3
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	431a      	orrs	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006768:	431a      	orrs	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a1b      	ldr	r3, [r3, #32]
 8006778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677c:	ea42 0103 	orr.w	r1, r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006784:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	0c1b      	lsrs	r3, r3, #16
 8006796:	f003 0104 	and.w	r1, r3, #4
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679e:	f003 0210 	and.w	r2, r3, #16
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	69da      	ldr	r2, [r3, #28]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}

080067d2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067d2:	b580      	push	{r7, lr}
 80067d4:	b082      	sub	sp, #8
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e041      	b.n	8006868 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d106      	bne.n	80067fe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f839 	bl	8006870 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2202      	movs	r2, #2
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	3304      	adds	r3, #4
 800680e:	4619      	mov	r1, r3
 8006810:	4610      	mov	r0, r2
 8006812:	f000 f9bf 	bl	8006b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2201      	movs	r2, #1
 8006832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b01      	cmp	r3, #1
 8006896:	d001      	beq.n	800689c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	e04e      	b.n	800693a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2202      	movs	r2, #2
 80068a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a23      	ldr	r2, [pc, #140]	@ (8006948 <HAL_TIM_Base_Start_IT+0xc4>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d022      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068c6:	d01d      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a1f      	ldr	r2, [pc, #124]	@ (800694c <HAL_TIM_Base_Start_IT+0xc8>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d018      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a1e      	ldr	r2, [pc, #120]	@ (8006950 <HAL_TIM_Base_Start_IT+0xcc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d013      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006954 <HAL_TIM_Base_Start_IT+0xd0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d00e      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006958 <HAL_TIM_Base_Start_IT+0xd4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d009      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a19      	ldr	r2, [pc, #100]	@ (800695c <HAL_TIM_Base_Start_IT+0xd8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d004      	beq.n	8006904 <HAL_TIM_Base_Start_IT+0x80>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a18      	ldr	r2, [pc, #96]	@ (8006960 <HAL_TIM_Base_Start_IT+0xdc>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d111      	bne.n	8006928 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2b06      	cmp	r3, #6
 8006914:	d010      	beq.n	8006938 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0201 	orr.w	r2, r2, #1
 8006924:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006926:	e007      	b.n	8006938 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f042 0201 	orr.w	r2, r2, #1
 8006936:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40010000 	.word	0x40010000
 800694c:	40000400 	.word	0x40000400
 8006950:	40000800 	.word	0x40000800
 8006954:	40000c00 	.word	0x40000c00
 8006958:	40010400 	.word	0x40010400
 800695c:	40014000 	.word	0x40014000
 8006960:	40001800 	.word	0x40001800

08006964 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	f003 0302 	and.w	r3, r3, #2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d020      	beq.n	80069c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f003 0302 	and.w	r3, r3, #2
 800698c:	2b00      	cmp	r3, #0
 800698e:	d01b      	beq.n	80069c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f06f 0202 	mvn.w	r2, #2
 8006998:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2201      	movs	r2, #1
 800699e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	f003 0303 	and.w	r3, r3, #3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d003      	beq.n	80069b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f8d2 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 80069b4:	e005      	b.n	80069c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f8c4 	bl	8006b44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f8d5 	bl	8006b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f003 0304 	and.w	r3, r3, #4
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d020      	beq.n	8006a14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f003 0304 	and.w	r3, r3, #4
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d01b      	beq.n	8006a14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f06f 0204 	mvn.w	r2, #4
 80069e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2202      	movs	r2, #2
 80069ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f8ac 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 8006a00:	e005      	b.n	8006a0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 f89e 	bl	8006b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 f8af 	bl	8006b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f003 0308 	and.w	r3, r3, #8
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d020      	beq.n	8006a60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f003 0308 	and.w	r3, r3, #8
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d01b      	beq.n	8006a60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f06f 0208 	mvn.w	r2, #8
 8006a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2204      	movs	r2, #4
 8006a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	f003 0303 	and.w	r3, r3, #3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f886 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 8006a4c:	e005      	b.n	8006a5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f878 	bl	8006b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 f889 	bl	8006b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f003 0310 	and.w	r3, r3, #16
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d020      	beq.n	8006aac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f003 0310 	and.w	r3, r3, #16
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d01b      	beq.n	8006aac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f06f 0210 	mvn.w	r2, #16
 8006a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2208      	movs	r2, #8
 8006a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d003      	beq.n	8006a9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f860 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 8006a98:	e005      	b.n	8006aa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f000 f852 	bl	8006b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 f863 	bl	8006b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00c      	beq.n	8006ad0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f003 0301 	and.w	r3, r3, #1
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d007      	beq.n	8006ad0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0201 	mvn.w	r2, #1
 8006ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f7fa fa4e 	bl	8000f6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00c      	beq.n	8006af4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d007      	beq.n	8006af4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f900 	bl	8006cf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00c      	beq.n	8006b18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d007      	beq.n	8006b18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f834 	bl	8006b80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f003 0320 	and.w	r3, r3, #32
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00c      	beq.n	8006b3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f003 0320 	and.w	r3, r3, #32
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d007      	beq.n	8006b3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f06f 0220 	mvn.w	r2, #32
 8006b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f8d2 	bl	8006ce0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b3c:	bf00      	nop
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a43      	ldr	r2, [pc, #268]	@ (8006cb4 <TIM_Base_SetConfig+0x120>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d013      	beq.n	8006bd4 <TIM_Base_SetConfig+0x40>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bb2:	d00f      	beq.n	8006bd4 <TIM_Base_SetConfig+0x40>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a40      	ldr	r2, [pc, #256]	@ (8006cb8 <TIM_Base_SetConfig+0x124>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d00b      	beq.n	8006bd4 <TIM_Base_SetConfig+0x40>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a3f      	ldr	r2, [pc, #252]	@ (8006cbc <TIM_Base_SetConfig+0x128>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d007      	beq.n	8006bd4 <TIM_Base_SetConfig+0x40>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc0 <TIM_Base_SetConfig+0x12c>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d003      	beq.n	8006bd4 <TIM_Base_SetConfig+0x40>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a3d      	ldr	r2, [pc, #244]	@ (8006cc4 <TIM_Base_SetConfig+0x130>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d108      	bne.n	8006be6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a32      	ldr	r2, [pc, #200]	@ (8006cb4 <TIM_Base_SetConfig+0x120>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d02b      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bf4:	d027      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a2f      	ldr	r2, [pc, #188]	@ (8006cb8 <TIM_Base_SetConfig+0x124>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d023      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a2e      	ldr	r2, [pc, #184]	@ (8006cbc <TIM_Base_SetConfig+0x128>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d01f      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc0 <TIM_Base_SetConfig+0x12c>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d01b      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a2c      	ldr	r2, [pc, #176]	@ (8006cc4 <TIM_Base_SetConfig+0x130>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d017      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a2b      	ldr	r2, [pc, #172]	@ (8006cc8 <TIM_Base_SetConfig+0x134>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d013      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a2a      	ldr	r2, [pc, #168]	@ (8006ccc <TIM_Base_SetConfig+0x138>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d00f      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a29      	ldr	r2, [pc, #164]	@ (8006cd0 <TIM_Base_SetConfig+0x13c>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d00b      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a28      	ldr	r2, [pc, #160]	@ (8006cd4 <TIM_Base_SetConfig+0x140>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d007      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a27      	ldr	r2, [pc, #156]	@ (8006cd8 <TIM_Base_SetConfig+0x144>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d003      	beq.n	8006c46 <TIM_Base_SetConfig+0xb2>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a26      	ldr	r2, [pc, #152]	@ (8006cdc <TIM_Base_SetConfig+0x148>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d108      	bne.n	8006c58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	689a      	ldr	r2, [r3, #8]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a0e      	ldr	r2, [pc, #56]	@ (8006cb4 <TIM_Base_SetConfig+0x120>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d003      	beq.n	8006c86 <TIM_Base_SetConfig+0xf2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a10      	ldr	r2, [pc, #64]	@ (8006cc4 <TIM_Base_SetConfig+0x130>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d103      	bne.n	8006c8e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	691a      	ldr	r2, [r3, #16]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f043 0204 	orr.w	r2, r3, #4
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	601a      	str	r2, [r3, #0]
}
 8006ca6:	bf00      	nop
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	40010000 	.word	0x40010000
 8006cb8:	40000400 	.word	0x40000400
 8006cbc:	40000800 	.word	0x40000800
 8006cc0:	40000c00 	.word	0x40000c00
 8006cc4:	40010400 	.word	0x40010400
 8006cc8:	40014000 	.word	0x40014000
 8006ccc:	40014400 	.word	0x40014400
 8006cd0:	40014800 	.word	0x40014800
 8006cd4:	40001800 	.word	0x40001800
 8006cd8:	40001c00 	.word	0x40001c00
 8006cdc:	40002000 	.word	0x40002000

08006ce0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e042      	b.n	8006da0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d106      	bne.n	8006d34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7fa fbb2 	bl	8001498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2224      	movs	r2, #36	@ 0x24
 8006d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f000 f82b 	bl	8006da8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	691a      	ldr	r2, [r3, #16]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	695a      	ldr	r2, [r3, #20]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68da      	ldr	r2, [r3, #12]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2220      	movs	r2, #32
 8006d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3708      	adds	r7, #8
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dac:	b0c0      	sub	sp, #256	@ 0x100
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc4:	68d9      	ldr	r1, [r3, #12]
 8006dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	ea40 0301 	orr.w	r3, r0, r1
 8006dd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	431a      	orrs	r2, r3
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006e00:	f021 010c 	bic.w	r1, r1, #12
 8006e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e0e:	430b      	orrs	r3, r1
 8006e10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	695b      	ldr	r3, [r3, #20]
 8006e1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e22:	6999      	ldr	r1, [r3, #24]
 8006e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	ea40 0301 	orr.w	r3, r0, r1
 8006e2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	4b8f      	ldr	r3, [pc, #572]	@ (8007074 <UART_SetConfig+0x2cc>)
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d005      	beq.n	8006e48 <UART_SetConfig+0xa0>
 8006e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	4b8d      	ldr	r3, [pc, #564]	@ (8007078 <UART_SetConfig+0x2d0>)
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d104      	bne.n	8006e52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e48:	f7fe fd66 	bl	8005918 <HAL_RCC_GetPCLK2Freq>
 8006e4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e50:	e003      	b.n	8006e5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e52:	f7fe fd4d 	bl	80058f0 <HAL_RCC_GetPCLK1Freq>
 8006e56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e5e:	69db      	ldr	r3, [r3, #28]
 8006e60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e64:	f040 810c 	bne.w	8007080 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e7a:	4622      	mov	r2, r4
 8006e7c:	462b      	mov	r3, r5
 8006e7e:	1891      	adds	r1, r2, r2
 8006e80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e82:	415b      	adcs	r3, r3
 8006e84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	eb12 0801 	adds.w	r8, r2, r1
 8006e90:	4629      	mov	r1, r5
 8006e92:	eb43 0901 	adc.w	r9, r3, r1
 8006e96:	f04f 0200 	mov.w	r2, #0
 8006e9a:	f04f 0300 	mov.w	r3, #0
 8006e9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ea2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ea6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eaa:	4690      	mov	r8, r2
 8006eac:	4699      	mov	r9, r3
 8006eae:	4623      	mov	r3, r4
 8006eb0:	eb18 0303 	adds.w	r3, r8, r3
 8006eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006eb8:	462b      	mov	r3, r5
 8006eba:	eb49 0303 	adc.w	r3, r9, r3
 8006ebe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ece:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ed2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	18db      	adds	r3, r3, r3
 8006eda:	653b      	str	r3, [r7, #80]	@ 0x50
 8006edc:	4613      	mov	r3, r2
 8006ede:	eb42 0303 	adc.w	r3, r2, r3
 8006ee2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ee4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ee8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006eec:	f7f9 f970 	bl	80001d0 <__aeabi_uldivmod>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4b61      	ldr	r3, [pc, #388]	@ (800707c <UART_SetConfig+0x2d4>)
 8006ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8006efa:	095b      	lsrs	r3, r3, #5
 8006efc:	011c      	lsls	r4, r3, #4
 8006efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f02:	2200      	movs	r2, #0
 8006f04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f10:	4642      	mov	r2, r8
 8006f12:	464b      	mov	r3, r9
 8006f14:	1891      	adds	r1, r2, r2
 8006f16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f18:	415b      	adcs	r3, r3
 8006f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f20:	4641      	mov	r1, r8
 8006f22:	eb12 0a01 	adds.w	sl, r2, r1
 8006f26:	4649      	mov	r1, r9
 8006f28:	eb43 0b01 	adc.w	fp, r3, r1
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	f04f 0300 	mov.w	r3, #0
 8006f34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f40:	4692      	mov	sl, r2
 8006f42:	469b      	mov	fp, r3
 8006f44:	4643      	mov	r3, r8
 8006f46:	eb1a 0303 	adds.w	r3, sl, r3
 8006f4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f4e:	464b      	mov	r3, r9
 8006f50:	eb4b 0303 	adc.w	r3, fp, r3
 8006f54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	18db      	adds	r3, r3, r3
 8006f70:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f72:	4613      	mov	r3, r2
 8006f74:	eb42 0303 	adc.w	r3, r2, r3
 8006f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f82:	f7f9 f925 	bl	80001d0 <__aeabi_uldivmod>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4611      	mov	r1, r2
 8006f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800707c <UART_SetConfig+0x2d4>)
 8006f8e:	fba3 2301 	umull	r2, r3, r3, r1
 8006f92:	095b      	lsrs	r3, r3, #5
 8006f94:	2264      	movs	r2, #100	@ 0x64
 8006f96:	fb02 f303 	mul.w	r3, r2, r3
 8006f9a:	1acb      	subs	r3, r1, r3
 8006f9c:	00db      	lsls	r3, r3, #3
 8006f9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006fa2:	4b36      	ldr	r3, [pc, #216]	@ (800707c <UART_SetConfig+0x2d4>)
 8006fa4:	fba3 2302 	umull	r2, r3, r3, r2
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	005b      	lsls	r3, r3, #1
 8006fac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006fb0:	441c      	add	r4, r3
 8006fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fc4:	4642      	mov	r2, r8
 8006fc6:	464b      	mov	r3, r9
 8006fc8:	1891      	adds	r1, r2, r2
 8006fca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006fcc:	415b      	adcs	r3, r3
 8006fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006fd4:	4641      	mov	r1, r8
 8006fd6:	1851      	adds	r1, r2, r1
 8006fd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8006fda:	4649      	mov	r1, r9
 8006fdc:	414b      	adcs	r3, r1
 8006fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fe0:	f04f 0200 	mov.w	r2, #0
 8006fe4:	f04f 0300 	mov.w	r3, #0
 8006fe8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006fec:	4659      	mov	r1, fp
 8006fee:	00cb      	lsls	r3, r1, #3
 8006ff0:	4651      	mov	r1, sl
 8006ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ff6:	4651      	mov	r1, sl
 8006ff8:	00ca      	lsls	r2, r1, #3
 8006ffa:	4610      	mov	r0, r2
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4603      	mov	r3, r0
 8007000:	4642      	mov	r2, r8
 8007002:	189b      	adds	r3, r3, r2
 8007004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007008:	464b      	mov	r3, r9
 800700a:	460a      	mov	r2, r1
 800700c:	eb42 0303 	adc.w	r3, r2, r3
 8007010:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007020:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007024:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007028:	460b      	mov	r3, r1
 800702a:	18db      	adds	r3, r3, r3
 800702c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800702e:	4613      	mov	r3, r2
 8007030:	eb42 0303 	adc.w	r3, r2, r3
 8007034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800703a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800703e:	f7f9 f8c7 	bl	80001d0 <__aeabi_uldivmod>
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	4b0d      	ldr	r3, [pc, #52]	@ (800707c <UART_SetConfig+0x2d4>)
 8007048:	fba3 1302 	umull	r1, r3, r3, r2
 800704c:	095b      	lsrs	r3, r3, #5
 800704e:	2164      	movs	r1, #100	@ 0x64
 8007050:	fb01 f303 	mul.w	r3, r1, r3
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	00db      	lsls	r3, r3, #3
 8007058:	3332      	adds	r3, #50	@ 0x32
 800705a:	4a08      	ldr	r2, [pc, #32]	@ (800707c <UART_SetConfig+0x2d4>)
 800705c:	fba2 2303 	umull	r2, r3, r2, r3
 8007060:	095b      	lsrs	r3, r3, #5
 8007062:	f003 0207 	and.w	r2, r3, #7
 8007066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4422      	add	r2, r4
 800706e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007070:	e106      	b.n	8007280 <UART_SetConfig+0x4d8>
 8007072:	bf00      	nop
 8007074:	40011000 	.word	0x40011000
 8007078:	40011400 	.word	0x40011400
 800707c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007084:	2200      	movs	r2, #0
 8007086:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800708a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800708e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007092:	4642      	mov	r2, r8
 8007094:	464b      	mov	r3, r9
 8007096:	1891      	adds	r1, r2, r2
 8007098:	6239      	str	r1, [r7, #32]
 800709a:	415b      	adcs	r3, r3
 800709c:	627b      	str	r3, [r7, #36]	@ 0x24
 800709e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070a2:	4641      	mov	r1, r8
 80070a4:	1854      	adds	r4, r2, r1
 80070a6:	4649      	mov	r1, r9
 80070a8:	eb43 0501 	adc.w	r5, r3, r1
 80070ac:	f04f 0200 	mov.w	r2, #0
 80070b0:	f04f 0300 	mov.w	r3, #0
 80070b4:	00eb      	lsls	r3, r5, #3
 80070b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070ba:	00e2      	lsls	r2, r4, #3
 80070bc:	4614      	mov	r4, r2
 80070be:	461d      	mov	r5, r3
 80070c0:	4643      	mov	r3, r8
 80070c2:	18e3      	adds	r3, r4, r3
 80070c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070c8:	464b      	mov	r3, r9
 80070ca:	eb45 0303 	adc.w	r3, r5, r3
 80070ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070e2:	f04f 0200 	mov.w	r2, #0
 80070e6:	f04f 0300 	mov.w	r3, #0
 80070ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80070ee:	4629      	mov	r1, r5
 80070f0:	008b      	lsls	r3, r1, #2
 80070f2:	4621      	mov	r1, r4
 80070f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070f8:	4621      	mov	r1, r4
 80070fa:	008a      	lsls	r2, r1, #2
 80070fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007100:	f7f9 f866 	bl	80001d0 <__aeabi_uldivmod>
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	4b60      	ldr	r3, [pc, #384]	@ (800728c <UART_SetConfig+0x4e4>)
 800710a:	fba3 2302 	umull	r2, r3, r3, r2
 800710e:	095b      	lsrs	r3, r3, #5
 8007110:	011c      	lsls	r4, r3, #4
 8007112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007116:	2200      	movs	r2, #0
 8007118:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800711c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007120:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007124:	4642      	mov	r2, r8
 8007126:	464b      	mov	r3, r9
 8007128:	1891      	adds	r1, r2, r2
 800712a:	61b9      	str	r1, [r7, #24]
 800712c:	415b      	adcs	r3, r3
 800712e:	61fb      	str	r3, [r7, #28]
 8007130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007134:	4641      	mov	r1, r8
 8007136:	1851      	adds	r1, r2, r1
 8007138:	6139      	str	r1, [r7, #16]
 800713a:	4649      	mov	r1, r9
 800713c:	414b      	adcs	r3, r1
 800713e:	617b      	str	r3, [r7, #20]
 8007140:	f04f 0200 	mov.w	r2, #0
 8007144:	f04f 0300 	mov.w	r3, #0
 8007148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800714c:	4659      	mov	r1, fp
 800714e:	00cb      	lsls	r3, r1, #3
 8007150:	4651      	mov	r1, sl
 8007152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007156:	4651      	mov	r1, sl
 8007158:	00ca      	lsls	r2, r1, #3
 800715a:	4610      	mov	r0, r2
 800715c:	4619      	mov	r1, r3
 800715e:	4603      	mov	r3, r0
 8007160:	4642      	mov	r2, r8
 8007162:	189b      	adds	r3, r3, r2
 8007164:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007168:	464b      	mov	r3, r9
 800716a:	460a      	mov	r2, r1
 800716c:	eb42 0303 	adc.w	r3, r2, r3
 8007170:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800717e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007180:	f04f 0200 	mov.w	r2, #0
 8007184:	f04f 0300 	mov.w	r3, #0
 8007188:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800718c:	4649      	mov	r1, r9
 800718e:	008b      	lsls	r3, r1, #2
 8007190:	4641      	mov	r1, r8
 8007192:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007196:	4641      	mov	r1, r8
 8007198:	008a      	lsls	r2, r1, #2
 800719a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800719e:	f7f9 f817 	bl	80001d0 <__aeabi_uldivmod>
 80071a2:	4602      	mov	r2, r0
 80071a4:	460b      	mov	r3, r1
 80071a6:	4611      	mov	r1, r2
 80071a8:	4b38      	ldr	r3, [pc, #224]	@ (800728c <UART_SetConfig+0x4e4>)
 80071aa:	fba3 2301 	umull	r2, r3, r3, r1
 80071ae:	095b      	lsrs	r3, r3, #5
 80071b0:	2264      	movs	r2, #100	@ 0x64
 80071b2:	fb02 f303 	mul.w	r3, r2, r3
 80071b6:	1acb      	subs	r3, r1, r3
 80071b8:	011b      	lsls	r3, r3, #4
 80071ba:	3332      	adds	r3, #50	@ 0x32
 80071bc:	4a33      	ldr	r2, [pc, #204]	@ (800728c <UART_SetConfig+0x4e4>)
 80071be:	fba2 2303 	umull	r2, r3, r2, r3
 80071c2:	095b      	lsrs	r3, r3, #5
 80071c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071c8:	441c      	add	r4, r3
 80071ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071ce:	2200      	movs	r2, #0
 80071d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80071d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80071d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80071d8:	4642      	mov	r2, r8
 80071da:	464b      	mov	r3, r9
 80071dc:	1891      	adds	r1, r2, r2
 80071de:	60b9      	str	r1, [r7, #8]
 80071e0:	415b      	adcs	r3, r3
 80071e2:	60fb      	str	r3, [r7, #12]
 80071e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071e8:	4641      	mov	r1, r8
 80071ea:	1851      	adds	r1, r2, r1
 80071ec:	6039      	str	r1, [r7, #0]
 80071ee:	4649      	mov	r1, r9
 80071f0:	414b      	adcs	r3, r1
 80071f2:	607b      	str	r3, [r7, #4]
 80071f4:	f04f 0200 	mov.w	r2, #0
 80071f8:	f04f 0300 	mov.w	r3, #0
 80071fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007200:	4659      	mov	r1, fp
 8007202:	00cb      	lsls	r3, r1, #3
 8007204:	4651      	mov	r1, sl
 8007206:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800720a:	4651      	mov	r1, sl
 800720c:	00ca      	lsls	r2, r1, #3
 800720e:	4610      	mov	r0, r2
 8007210:	4619      	mov	r1, r3
 8007212:	4603      	mov	r3, r0
 8007214:	4642      	mov	r2, r8
 8007216:	189b      	adds	r3, r3, r2
 8007218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800721a:	464b      	mov	r3, r9
 800721c:	460a      	mov	r2, r1
 800721e:	eb42 0303 	adc.w	r3, r2, r3
 8007222:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	663b      	str	r3, [r7, #96]	@ 0x60
 800722e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007230:	f04f 0200 	mov.w	r2, #0
 8007234:	f04f 0300 	mov.w	r3, #0
 8007238:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800723c:	4649      	mov	r1, r9
 800723e:	008b      	lsls	r3, r1, #2
 8007240:	4641      	mov	r1, r8
 8007242:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007246:	4641      	mov	r1, r8
 8007248:	008a      	lsls	r2, r1, #2
 800724a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800724e:	f7f8 ffbf 	bl	80001d0 <__aeabi_uldivmod>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	4b0d      	ldr	r3, [pc, #52]	@ (800728c <UART_SetConfig+0x4e4>)
 8007258:	fba3 1302 	umull	r1, r3, r3, r2
 800725c:	095b      	lsrs	r3, r3, #5
 800725e:	2164      	movs	r1, #100	@ 0x64
 8007260:	fb01 f303 	mul.w	r3, r1, r3
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	011b      	lsls	r3, r3, #4
 8007268:	3332      	adds	r3, #50	@ 0x32
 800726a:	4a08      	ldr	r2, [pc, #32]	@ (800728c <UART_SetConfig+0x4e4>)
 800726c:	fba2 2303 	umull	r2, r3, r2, r3
 8007270:	095b      	lsrs	r3, r3, #5
 8007272:	f003 020f 	and.w	r2, r3, #15
 8007276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4422      	add	r2, r4
 800727e:	609a      	str	r2, [r3, #8]
}
 8007280:	bf00      	nop
 8007282:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007286:	46bd      	mov	sp, r7
 8007288:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800728c:	51eb851f 	.word	0x51eb851f

08007290 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007290:	b084      	sub	sp, #16
 8007292:	b480      	push	{r7}
 8007294:	b085      	sub	sp, #20
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	f107 001c 	add.w	r0, r7, #28
 800729e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80072a2:	2300      	movs	r3, #0
 80072a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80072a6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80072a8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80072aa:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80072ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80072ae:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80072b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80072b2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80072b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80072b6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80072b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80072ba:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	4313      	orrs	r3, r2
 80072c0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80072ca:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	431a      	orrs	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	b004      	add	sp, #16
 80072e4:	4770      	bx	lr

080072e6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80072e6:	b480      	push	{r7}
 80072e8:	b083      	sub	sp, #12
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2203      	movs	r2, #3
 80072f2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007302:	b480      	push	{r7}
 8007304:	b083      	sub	sp, #12
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0303 	and.w	r3, r3, #3
}
 8007312:	4618      	mov	r0, r3
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr

0800731e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800731e:	b480      	push	{r7}
 8007320:	b085      	sub	sp, #20
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
 8007326:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007328:	2300      	movs	r3, #0
 800732a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800733c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007342:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007348:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4313      	orrs	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007358:	f023 030f 	bic.w	r3, r3, #15
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	431a      	orrs	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3714      	adds	r7, #20
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007372:	b480      	push	{r7}
 8007374:	b083      	sub	sp, #12
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	b2db      	uxtb	r3, r3
}
 8007380:	4618      	mov	r0, r3
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800738c:	b480      	push	{r7}
 800738e:	b085      	sub	sp, #20
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	3314      	adds	r3, #20
 800739a:	461a      	mov	r2, r3
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	4413      	add	r3, r2
 80073a0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
}  
 80073a6:	4618      	mov	r0, r3
 80073a8:	3714      	adds	r7, #20
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr

080073b2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80073b2:	b480      	push	{r7}
 80073b4:	b085      	sub	sp, #20
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80073bc:	2300      	movs	r3, #0
 80073be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073d8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80073de:	431a      	orrs	r2, r3
                       Data->DPSM);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80073e4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f0:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80073fc:	2300      	movs	r3, #0

}
 80073fe:	4618      	mov	r0, r3
 8007400:	3714      	adds	r7, #20
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b088      	sub	sp, #32
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007418:	2310      	movs	r3, #16
 800741a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800741c:	2340      	movs	r3, #64	@ 0x40
 800741e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007420:	2300      	movs	r3, #0
 8007422:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007424:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007428:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800742a:	f107 0308 	add.w	r3, r7, #8
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7ff ff74 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800743a:	2110      	movs	r1, #16
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 f9d7 	bl	80077f0 <SDMMC_GetCmdResp1>
 8007442:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007444:	69fb      	ldr	r3, [r7, #28]
}
 8007446:	4618      	mov	r0, r3
 8007448:	3720      	adds	r7, #32
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}

0800744e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b088      	sub	sp, #32
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
 8007456:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800745c:	2311      	movs	r3, #17
 800745e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007460:	2340      	movs	r3, #64	@ 0x40
 8007462:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007464:	2300      	movs	r3, #0
 8007466:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007468:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800746c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800746e:	f107 0308 	add.w	r3, r7, #8
 8007472:	4619      	mov	r1, r3
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f7ff ff52 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800747a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800747e:	2111      	movs	r1, #17
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f9b5 	bl	80077f0 <SDMMC_GetCmdResp1>
 8007486:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007488:	69fb      	ldr	r3, [r7, #28]
}
 800748a:	4618      	mov	r0, r3
 800748c:	3720      	adds	r7, #32
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007492:	b580      	push	{r7, lr}
 8007494:	b088      	sub	sp, #32
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
 800749a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80074a0:	2312      	movs	r3, #18
 80074a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074a4:	2340      	movs	r3, #64	@ 0x40
 80074a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074a8:	2300      	movs	r3, #0
 80074aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074b2:	f107 0308 	add.w	r3, r7, #8
 80074b6:	4619      	mov	r1, r3
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f7ff ff30 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80074be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074c2:	2112      	movs	r1, #18
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f993 	bl	80077f0 <SDMMC_GetCmdResp1>
 80074ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074cc:	69fb      	ldr	r3, [r7, #28]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3720      	adds	r7, #32
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b088      	sub	sp, #32
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
 80074de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80074e4:	2318      	movs	r3, #24
 80074e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074e8:	2340      	movs	r3, #64	@ 0x40
 80074ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074ec:	2300      	movs	r3, #0
 80074ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074f6:	f107 0308 	add.w	r3, r7, #8
 80074fa:	4619      	mov	r1, r3
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f7ff ff0e 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007506:	2118      	movs	r1, #24
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f971 	bl	80077f0 <SDMMC_GetCmdResp1>
 800750e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007510:	69fb      	ldr	r3, [r7, #28]
}
 8007512:	4618      	mov	r0, r3
 8007514:	3720      	adds	r7, #32
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b088      	sub	sp, #32
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
 8007522:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007528:	2319      	movs	r3, #25
 800752a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800752c:	2340      	movs	r3, #64	@ 0x40
 800752e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007530:	2300      	movs	r3, #0
 8007532:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007534:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007538:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800753a:	f107 0308 	add.w	r3, r7, #8
 800753e:	4619      	mov	r1, r3
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f7ff feec 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800754a:	2119      	movs	r1, #25
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f94f 	bl	80077f0 <SDMMC_GetCmdResp1>
 8007552:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007554:	69fb      	ldr	r3, [r7, #28]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3720      	adds	r7, #32
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
	...

08007560 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b088      	sub	sp, #32
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800756c:	230c      	movs	r3, #12
 800756e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007570:	2340      	movs	r3, #64	@ 0x40
 8007572:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007574:	2300      	movs	r3, #0
 8007576:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007578:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800757c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800757e:	f107 0308 	add.w	r3, r7, #8
 8007582:	4619      	mov	r1, r3
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f7ff feca 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800758a:	4a05      	ldr	r2, [pc, #20]	@ (80075a0 <SDMMC_CmdStopTransfer+0x40>)
 800758c:	210c      	movs	r1, #12
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f92e 	bl	80077f0 <SDMMC_GetCmdResp1>
 8007594:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007596:	69fb      	ldr	r3, [r7, #28]
}
 8007598:	4618      	mov	r0, r3
 800759a:	3720      	adds	r7, #32
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	05f5e100 	.word	0x05f5e100

080075a4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b08a      	sub	sp, #40	@ 0x28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80075b4:	2307      	movs	r3, #7
 80075b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075b8:	2340      	movs	r3, #64	@ 0x40
 80075ba:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075bc:	2300      	movs	r3, #0
 80075be:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075c4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075c6:	f107 0310 	add.w	r3, r7, #16
 80075ca:	4619      	mov	r1, r3
 80075cc:	68f8      	ldr	r0, [r7, #12]
 80075ce:	f7ff fea6 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80075d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075d6:	2107      	movs	r1, #7
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 f909 	bl	80077f0 <SDMMC_GetCmdResp1>
 80075de:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80075e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3728      	adds	r7, #40	@ 0x28
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b088      	sub	sp, #32
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80075f2:	2300      	movs	r3, #0
 80075f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80075f6:	2300      	movs	r3, #0
 80075f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80075fa:	2300      	movs	r3, #0
 80075fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075fe:	2300      	movs	r3, #0
 8007600:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007602:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007606:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007608:	f107 0308 	add.w	r3, r7, #8
 800760c:	4619      	mov	r1, r3
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f7ff fe85 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fb23 	bl	8007c60 <SDMMC_GetCmdError>
 800761a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800761c:	69fb      	ldr	r3, [r7, #28]
}
 800761e:	4618      	mov	r0, r3
 8007620:	3720      	adds	r7, #32
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	b088      	sub	sp, #32
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800762e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8007632:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007634:	2308      	movs	r3, #8
 8007636:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007638:	2340      	movs	r3, #64	@ 0x40
 800763a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800763c:	2300      	movs	r3, #0
 800763e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007640:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007644:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007646:	f107 0308 	add.w	r3, r7, #8
 800764a:	4619      	mov	r1, r3
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f7ff fe66 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fab6 	bl	8007bc4 <SDMMC_GetCmdResp7>
 8007658:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800765a:	69fb      	ldr	r3, [r7, #28]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3720      	adds	r7, #32
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b088      	sub	sp, #32
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007672:	2337      	movs	r3, #55	@ 0x37
 8007674:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007676:	2340      	movs	r3, #64	@ 0x40
 8007678:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800767a:	2300      	movs	r3, #0
 800767c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800767e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007682:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007684:	f107 0308 	add.w	r3, r7, #8
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7ff fe47 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007694:	2137      	movs	r1, #55	@ 0x37
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f8aa 	bl	80077f0 <SDMMC_GetCmdResp1>
 800769c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800769e:	69fb      	ldr	r3, [r7, #28]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3720      	adds	r7, #32
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b088      	sub	sp, #32
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80076be:	2329      	movs	r3, #41	@ 0x29
 80076c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076c2:	2340      	movs	r3, #64	@ 0x40
 80076c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076c6:	2300      	movs	r3, #0
 80076c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076d0:	f107 0308 	add.w	r3, r7, #8
 80076d4:	4619      	mov	r1, r3
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7ff fe21 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 f9bd 	bl	8007a5c <SDMMC_GetCmdResp3>
 80076e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076e4:	69fb      	ldr	r3, [r7, #28]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3720      	adds	r7, #32
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b088      	sub	sp, #32
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80076f6:	2300      	movs	r3, #0
 80076f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80076fa:	2302      	movs	r3, #2
 80076fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80076fe:	23c0      	movs	r3, #192	@ 0xc0
 8007700:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007702:	2300      	movs	r3, #0
 8007704:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007706:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800770a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800770c:	f107 0308 	add.w	r3, r7, #8
 8007710:	4619      	mov	r1, r3
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f7ff fe03 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f957 	bl	80079cc <SDMMC_GetCmdResp2>
 800771e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007720:	69fb      	ldr	r3, [r7, #28]
}
 8007722:	4618      	mov	r0, r3
 8007724:	3720      	adds	r7, #32
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}

0800772a <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b088      	sub	sp, #32
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
 8007732:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007738:	2309      	movs	r3, #9
 800773a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800773c:	23c0      	movs	r3, #192	@ 0xc0
 800773e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007740:	2300      	movs	r3, #0
 8007742:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007744:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007748:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800774a:	f107 0308 	add.w	r3, r7, #8
 800774e:	4619      	mov	r1, r3
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7ff fde4 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f938 	bl	80079cc <SDMMC_GetCmdResp2>
 800775c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800775e:	69fb      	ldr	r3, [r7, #28]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3720      	adds	r7, #32
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b088      	sub	sp, #32
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007776:	2303      	movs	r3, #3
 8007778:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800777a:	2340      	movs	r3, #64	@ 0x40
 800777c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800777e:	2300      	movs	r3, #0
 8007780:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007786:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007788:	f107 0308 	add.w	r3, r7, #8
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff fdc5 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007794:	683a      	ldr	r2, [r7, #0]
 8007796:	2103      	movs	r1, #3
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 f99d 	bl	8007ad8 <SDMMC_GetCmdResp6>
 800779e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077a0:	69fb      	ldr	r3, [r7, #28]
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3720      	adds	r7, #32
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b088      	sub	sp, #32
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
 80077b2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80077b8:	230d      	movs	r3, #13
 80077ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077bc:	2340      	movs	r3, #64	@ 0x40
 80077be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077c0:	2300      	movs	r3, #0
 80077c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077c8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077ca:	f107 0308 	add.w	r3, r7, #8
 80077ce:	4619      	mov	r1, r3
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f7ff fda4 	bl	800731e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80077d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077da:	210d      	movs	r1, #13
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 f807 	bl	80077f0 <SDMMC_GetCmdResp1>
 80077e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077e4:	69fb      	ldr	r3, [r7, #28]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3720      	adds	r7, #32
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
	...

080077f0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b088      	sub	sp, #32
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	460b      	mov	r3, r1
 80077fa:	607a      	str	r2, [r7, #4]
 80077fc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80077fe:	4b70      	ldr	r3, [pc, #448]	@ (80079c0 <SDMMC_GetCmdResp1+0x1d0>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a70      	ldr	r2, [pc, #448]	@ (80079c4 <SDMMC_GetCmdResp1+0x1d4>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	0a5a      	lsrs	r2, r3, #9
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	fb02 f303 	mul.w	r3, r2, r3
 8007810:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	1e5a      	subs	r2, r3, #1
 8007816:	61fa      	str	r2, [r7, #28]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d102      	bne.n	8007822 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800781c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007820:	e0c9      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007826:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800782e:	2b00      	cmp	r3, #0
 8007830:	d0ef      	beq.n	8007812 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1ea      	bne.n	8007812 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007840:	f003 0304 	and.w	r3, r3, #4
 8007844:	2b00      	cmp	r3, #0
 8007846:	d004      	beq.n	8007852 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2204      	movs	r2, #4
 800784c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800784e:	2304      	movs	r3, #4
 8007850:	e0b1      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	2b00      	cmp	r3, #0
 800785c:	d004      	beq.n	8007868 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007864:	2301      	movs	r3, #1
 8007866:	e0a6      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	22c5      	movs	r2, #197	@ 0xc5
 800786c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f7ff fd7f 	bl	8007372 <SDIO_GetCommandResponse>
 8007874:	4603      	mov	r3, r0
 8007876:	461a      	mov	r2, r3
 8007878:	7afb      	ldrb	r3, [r7, #11]
 800787a:	4293      	cmp	r3, r2
 800787c:	d001      	beq.n	8007882 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800787e:	2301      	movs	r3, #1
 8007880:	e099      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007882:	2100      	movs	r1, #0
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f7ff fd81 	bl	800738c <SDIO_GetResponse>
 800788a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800788c:	697a      	ldr	r2, [r7, #20]
 800788e:	4b4e      	ldr	r3, [pc, #312]	@ (80079c8 <SDMMC_GetCmdResp1+0x1d8>)
 8007890:	4013      	ands	r3, r2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007896:	2300      	movs	r3, #0
 8007898:	e08d      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	2b00      	cmp	r3, #0
 800789e:	da02      	bge.n	80078a6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80078a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078a4:	e087      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d001      	beq.n	80078b4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80078b0:	2340      	movs	r3, #64	@ 0x40
 80078b2:	e080      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80078be:	2380      	movs	r3, #128	@ 0x80
 80078c0:	e079      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80078cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80078d0:	e071      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d002      	beq.n	80078e2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80078dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078e0:	e069      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d002      	beq.n	80078f2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80078ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078f0:	e061      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d002      	beq.n	8007902 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80078fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007900:	e059      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007908:	2b00      	cmp	r3, #0
 800790a:	d002      	beq.n	8007912 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800790c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007910:	e051      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007918:	2b00      	cmp	r3, #0
 800791a:	d002      	beq.n	8007922 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800791c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007920:	e049      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d002      	beq.n	8007932 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800792c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007930:	e041      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d002      	beq.n	8007942 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800793c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007940:	e039      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d002      	beq.n	8007952 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800794c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007950:	e031      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007958:	2b00      	cmp	r3, #0
 800795a:	d002      	beq.n	8007962 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800795c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007960:	e029      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d002      	beq.n	8007972 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800796c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007970:	e021      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007978:	2b00      	cmp	r3, #0
 800797a:	d002      	beq.n	8007982 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800797c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007980:	e019      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007988:	2b00      	cmp	r3, #0
 800798a:	d002      	beq.n	8007992 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800798c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007990:	e011      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800799c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80079a0:	e009      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f003 0308 	and.w	r3, r3, #8
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80079ac:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80079b0:	e001      	b.n	80079b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80079b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3720      	adds	r7, #32
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	20000000 	.word	0x20000000
 80079c4:	10624dd3 	.word	0x10624dd3
 80079c8:	fdffe008 	.word	0xfdffe008

080079cc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80079d4:	4b1f      	ldr	r3, [pc, #124]	@ (8007a54 <SDMMC_GetCmdResp2+0x88>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a1f      	ldr	r2, [pc, #124]	@ (8007a58 <SDMMC_GetCmdResp2+0x8c>)
 80079da:	fba2 2303 	umull	r2, r3, r2, r3
 80079de:	0a5b      	lsrs	r3, r3, #9
 80079e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079e4:	fb02 f303 	mul.w	r3, r2, r3
 80079e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	1e5a      	subs	r2, r3, #1
 80079ee:	60fa      	str	r2, [r7, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d102      	bne.n	80079fa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80079f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80079f8:	e026      	b.n	8007a48 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079fe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d0ef      	beq.n	80079ea <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1ea      	bne.n	80079ea <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a18:	f003 0304 	and.w	r3, r3, #4
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d004      	beq.n	8007a2a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2204      	movs	r2, #4
 8007a24:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a26:	2304      	movs	r3, #4
 8007a28:	e00e      	b.n	8007a48 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a2e:	f003 0301 	and.w	r3, r3, #1
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d004      	beq.n	8007a40 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e003      	b.n	8007a48 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	22c5      	movs	r2, #197	@ 0xc5
 8007a44:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3714      	adds	r7, #20
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	20000000 	.word	0x20000000
 8007a58:	10624dd3 	.word	0x10624dd3

08007a5c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b085      	sub	sp, #20
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a64:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad0 <SDMMC_GetCmdResp3+0x74>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a1a      	ldr	r2, [pc, #104]	@ (8007ad4 <SDMMC_GetCmdResp3+0x78>)
 8007a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a6e:	0a5b      	lsrs	r3, r3, #9
 8007a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a74:	fb02 f303 	mul.w	r3, r2, r3
 8007a78:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	1e5a      	subs	r2, r3, #1
 8007a7e:	60fa      	str	r2, [r7, #12]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007a88:	e01b      	b.n	8007ac2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a8e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0ef      	beq.n	8007a7a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1ea      	bne.n	8007a7a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aa8:	f003 0304 	and.w	r3, r3, #4
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d004      	beq.n	8007aba <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2204      	movs	r2, #4
 8007ab4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ab6:	2304      	movs	r3, #4
 8007ab8:	e003      	b.n	8007ac2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	22c5      	movs	r2, #197	@ 0xc5
 8007abe:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3714      	adds	r7, #20
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	20000000 	.word	0x20000000
 8007ad4:	10624dd3 	.word	0x10624dd3

08007ad8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b088      	sub	sp, #32
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	607a      	str	r2, [r7, #4]
 8007ae4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ae6:	4b35      	ldr	r3, [pc, #212]	@ (8007bbc <SDMMC_GetCmdResp6+0xe4>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a35      	ldr	r2, [pc, #212]	@ (8007bc0 <SDMMC_GetCmdResp6+0xe8>)
 8007aec:	fba2 2303 	umull	r2, r3, r2, r3
 8007af0:	0a5b      	lsrs	r3, r3, #9
 8007af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007af6:	fb02 f303 	mul.w	r3, r2, r3
 8007afa:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	1e5a      	subs	r2, r3, #1
 8007b00:	61fa      	str	r2, [r7, #28]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d102      	bne.n	8007b0c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b06:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007b0a:	e052      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b10:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d0ef      	beq.n	8007afc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1ea      	bne.n	8007afc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b2a:	f003 0304 	and.w	r3, r3, #4
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d004      	beq.n	8007b3c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2204      	movs	r2, #4
 8007b36:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b38:	2304      	movs	r3, #4
 8007b3a:	e03a      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d004      	beq.n	8007b52 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e02f      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f7ff fc0d 	bl	8007372 <SDIO_GetCommandResponse>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	7afb      	ldrb	r3, [r7, #11]
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d001      	beq.n	8007b66 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e025      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	22c5      	movs	r2, #197	@ 0xc5
 8007b6a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f7ff fc0c 	bl	800738c <SDIO_GetResponse>
 8007b74:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d106      	bne.n	8007b8e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	0c1b      	lsrs	r3, r3, #16
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e011      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d002      	beq.n	8007b9e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007b98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007b9c:	e009      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d002      	beq.n	8007bae <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ba8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007bac:	e001      	b.n	8007bb2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007bae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3720      	adds	r7, #32
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	20000000 	.word	0x20000000
 8007bc0:	10624dd3 	.word	0x10624dd3

08007bc4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007bcc:	4b22      	ldr	r3, [pc, #136]	@ (8007c58 <SDMMC_GetCmdResp7+0x94>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a22      	ldr	r2, [pc, #136]	@ (8007c5c <SDMMC_GetCmdResp7+0x98>)
 8007bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd6:	0a5b      	lsrs	r3, r3, #9
 8007bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bdc:	fb02 f303 	mul.w	r3, r2, r3
 8007be0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	1e5a      	subs	r2, r3, #1
 8007be6:	60fa      	str	r2, [r7, #12]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d102      	bne.n	8007bf2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007bec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007bf0:	e02c      	b.n	8007c4c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bf6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0ef      	beq.n	8007be2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1ea      	bne.n	8007be2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c10:	f003 0304 	and.w	r3, r3, #4
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d004      	beq.n	8007c22 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2204      	movs	r2, #4
 8007c1c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c1e:	2304      	movs	r3, #4
 8007c20:	e014      	b.n	8007c4c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d004      	beq.n	8007c38 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c34:	2301      	movs	r3, #1
 8007c36:	e009      	b.n	8007c4c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d002      	beq.n	8007c4a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2240      	movs	r2, #64	@ 0x40
 8007c48:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007c4a:	2300      	movs	r3, #0
  
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	20000000 	.word	0x20000000
 8007c5c:	10624dd3 	.word	0x10624dd3

08007c60 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c68:	4b11      	ldr	r3, [pc, #68]	@ (8007cb0 <SDMMC_GetCmdError+0x50>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a11      	ldr	r2, [pc, #68]	@ (8007cb4 <SDMMC_GetCmdError+0x54>)
 8007c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c72:	0a5b      	lsrs	r3, r3, #9
 8007c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c78:	fb02 f303 	mul.w	r3, r2, r3
 8007c7c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	1e5a      	subs	r2, r3, #1
 8007c82:	60fa      	str	r2, [r7, #12]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c88:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007c8c:	e009      	b.n	8007ca2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0f1      	beq.n	8007c7e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	22c5      	movs	r2, #197	@ 0xc5
 8007c9e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	20000000 	.word	0x20000000
 8007cb4:	10624dd3 	.word	0x10624dd3

08007cb8 <TMP100_Initialize>:
#include "TMP100.h"

// Initialize peripheral and set default configuration
void TMP100_Initialize(TMP100_Handle* t, I2C_HandleTypeDef* i2c_bus, uint8_t addr)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	71fb      	strb	r3, [r7, #7]
	t->i2c_bus = i2c_bus;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	601a      	str	r2, [r3, #0]
	t->addr = addr;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	79fa      	ldrb	r2, [r7, #7]
 8007cd0:	711a      	strb	r2, [r3, #4]

	// Default configuration
	t->cfg.mode = TMP100_MODE_NORMAL;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	715a      	strb	r2, [r3, #5]
	t->cfg.thermostat = TMP100_THERMOSTAT_COMPARATOR;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	719a      	strb	r2, [r3, #6]
	t->cfg.polarity = TMP100_POLARITY_LOW;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	71da      	strb	r2, [r3, #7]
	t->cfg.fault_queue = TMP100_FAULT_QUEUE_1;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	721a      	strb	r2, [r3, #8]
	t->cfg.resolution = TMP100_RESOLUTION_10BITS;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2201      	movs	r2, #1
 8007cee:	725a      	strb	r2, [r3, #9]
	t->cfg.one_shot = TMP100_ONE_SHOT_OFF;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	729a      	strb	r2, [r3, #10]
}
 8007cf6:	bf00      	nop
 8007cf8:	3714      	adds	r7, #20
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
	...

08007d04 <TMP100_GetTemperature>:

// Get right value of temperature based on buf value in handle
float TMP100_GetTemperature(TMP100_Handle* t)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b087      	sub	sp, #28
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
	int16_t raw = (t->buf[0] << 8) | t->buf[1];
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	7adb      	ldrb	r3, [r3, #11]
 8007d10:	b21b      	sxth	r3, r3
 8007d12:	021b      	lsls	r3, r3, #8
 8007d14:	b21a      	sxth	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	7b1b      	ldrb	r3, [r3, #12]
 8007d1a:	b21b      	sxth	r3, r3
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	81fb      	strh	r3, [r7, #14]

	uint8_t shift;
	float res;

	switch(t->cfg.resolution)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	7a5b      	ldrb	r3, [r3, #9]
 8007d24:	2b03      	cmp	r3, #3
 8007d26:	d823      	bhi.n	8007d70 <TMP100_GetTemperature+0x6c>
 8007d28:	a201      	add	r2, pc, #4	@ (adr r2, 8007d30 <TMP100_GetTemperature+0x2c>)
 8007d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2e:	bf00      	nop
 8007d30:	08007d41 	.word	0x08007d41
 8007d34:	08007d4d 	.word	0x08007d4d
 8007d38:	08007d59 	.word	0x08007d59
 8007d3c:	08007d65 	.word	0x08007d65
	{
	case TMP100_RESOLUTION_9BITS: 	shift = 7; res = 0.5f; break;
 8007d40:	2307      	movs	r3, #7
 8007d42:	75fb      	strb	r3, [r7, #23]
 8007d44:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	e011      	b.n	8007d70 <TMP100_GetTemperature+0x6c>
	case TMP100_RESOLUTION_10BITS: 	shift = 6; res = 0.25f; break;
 8007d4c:	2306      	movs	r3, #6
 8007d4e:	75fb      	strb	r3, [r7, #23]
 8007d50:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 8007d54:	613b      	str	r3, [r7, #16]
 8007d56:	e00b      	b.n	8007d70 <TMP100_GetTemperature+0x6c>
	case TMP100_RESOLUTION_11BITS: 	shift = 5; res = 0.125f; break;
 8007d58:	2305      	movs	r3, #5
 8007d5a:	75fb      	strb	r3, [r7, #23]
 8007d5c:	f04f 5378 	mov.w	r3, #1040187392	@ 0x3e000000
 8007d60:	613b      	str	r3, [r7, #16]
 8007d62:	e005      	b.n	8007d70 <TMP100_GetTemperature+0x6c>
	case TMP100_RESOLUTION_12BITS: 	shift = 4; res = 0.0625f; break;
 8007d64:	2304      	movs	r3, #4
 8007d66:	75fb      	strb	r3, [r7, #23]
 8007d68:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 8007d6c:	613b      	str	r3, [r7, #16]
 8007d6e:	bf00      	nop
	}

	raw >>= shift;
 8007d70:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
 8007d76:	fa42 f303 	asr.w	r3, r2, r3
 8007d7a:	81fb      	strh	r3, [r7, #14]

	return (float) (raw * res);
 8007d7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007d80:	ee07 3a90 	vmov	s15, r3
 8007d84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d88:	edd7 7a04 	vldr	s15, [r7, #16]
 8007d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8007d90:	eeb0 0a67 	vmov.f32	s0, s15
 8007d94:	371c      	adds	r7, #28
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop

08007da0 <TMP100_ConfigToValue>:

// Get byte from configuration to send via I2C
uint8_t TMP100_ConfigToValue(TMP100_Config c)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	463b      	mov	r3, r7
 8007da8:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t v = 0;
 8007dac:	2300      	movs	r3, #0
 8007dae:	73fb      	strb	r3, [r7, #15]

	v |= (c.mode        & 0x01) << 0; // SD
 8007db0:	783b      	ldrb	r3, [r7, #0]
 8007db2:	b25b      	sxtb	r3, r3
 8007db4:	f003 0301 	and.w	r3, r3, #1
 8007db8:	b25a      	sxtb	r2, r3
 8007dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	b25b      	sxtb	r3, r3
 8007dc2:	73fb      	strb	r3, [r7, #15]
	v |= (c.thermostat  & 0x01) << 1; // TM
 8007dc4:	787b      	ldrb	r3, [r7, #1]
 8007dc6:	b25b      	sxtb	r3, r3
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	b25b      	sxtb	r3, r3
 8007dcc:	f003 0302 	and.w	r3, r3, #2
 8007dd0:	b25a      	sxtb	r2, r3
 8007dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	b25b      	sxtb	r3, r3
 8007dda:	73fb      	strb	r3, [r7, #15]
	v |= (c.polarity    & 0x01) << 2; // POL
 8007ddc:	78bb      	ldrb	r3, [r7, #2]
 8007dde:	b25b      	sxtb	r3, r3
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	b25b      	sxtb	r3, r3
 8007de4:	f003 0304 	and.w	r3, r3, #4
 8007de8:	b25a      	sxtb	r2, r3
 8007dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	b25b      	sxtb	r3, r3
 8007df2:	73fb      	strb	r3, [r7, #15]
	v |= (c.fault_queue & 0x03) << 3; // F1:F0
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	b25b      	sxtb	r3, r3
 8007df8:	00db      	lsls	r3, r3, #3
 8007dfa:	b25b      	sxtb	r3, r3
 8007dfc:	f003 0318 	and.w	r3, r3, #24
 8007e00:	b25a      	sxtb	r2, r3
 8007e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	b25b      	sxtb	r3, r3
 8007e0a:	73fb      	strb	r3, [r7, #15]
	v |= (c.resolution  & 0x03) << 5; // R1:R0
 8007e0c:	793b      	ldrb	r3, [r7, #4]
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	015b      	lsls	r3, r3, #5
 8007e12:	b25b      	sxtb	r3, r3
 8007e14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e18:	b25a      	sxtb	r2, r3
 8007e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	b25b      	sxtb	r3, r3
 8007e22:	73fb      	strb	r3, [r7, #15]
	v |= (c.one_shot    & 0x01) << 7; // OS
 8007e24:	797b      	ldrb	r3, [r7, #5]
 8007e26:	b25b      	sxtb	r3, r3
 8007e28:	01db      	lsls	r3, r3, #7
 8007e2a:	b25a      	sxtb	r2, r3
 8007e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	b25b      	sxtb	r3, r3
 8007e34:	73fb      	strb	r3, [r7, #15]

	return v;
 8007e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3714      	adds	r7, #20
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007e48:	4904      	ldr	r1, [pc, #16]	@ (8007e5c <MX_FATFS_Init+0x18>)
 8007e4a:	4805      	ldr	r0, [pc, #20]	@ (8007e60 <MX_FATFS_Init+0x1c>)
 8007e4c:	f000 fa7c 	bl	8008348 <FATFS_LinkDriver>
 8007e50:	4603      	mov	r3, r0
 8007e52:	461a      	mov	r2, r3
 8007e54:	4b03      	ldr	r3, [pc, #12]	@ (8007e64 <MX_FATFS_Init+0x20>)
 8007e56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007e58:	bf00      	nop
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	200004f0 	.word	0x200004f0
 8007e60:	0800bb08 	.word	0x0800bb08
 8007e64:	200004ec 	.word	0x200004ec

08007e68 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007e72:	f000 f86d 	bl	8007f50 <BSP_SD_IsDetected>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d001      	beq.n	8007e80 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e005      	b.n	8007e8c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007e80:	4804      	ldr	r0, [pc, #16]	@ (8007e94 <BSP_SD_Init+0x2c>)
 8007e82:	f7fd fd8f 	bl	80059a4 <HAL_SD_Init>
 8007e86:	4603      	mov	r3, r0
 8007e88:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8007e8a:	79fb      	ldrb	r3, [r7, #7]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3708      	adds	r7, #8
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	200001e8 	.word	0x200001e8

08007e98 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	68f9      	ldr	r1, [r7, #12]
 8007eae:	4806      	ldr	r0, [pc, #24]	@ (8007ec8 <BSP_SD_ReadBlocks_DMA+0x30>)
 8007eb0:	f7fd fe20 	bl	8005af4 <HAL_SD_ReadBlocks_DMA>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d001      	beq.n	8007ebe <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3718      	adds	r7, #24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	200001e8 	.word	0x200001e8

08007ecc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b086      	sub	sp, #24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	68f9      	ldr	r1, [r7, #12]
 8007ee2:	4806      	ldr	r0, [pc, #24]	@ (8007efc <BSP_SD_WriteBlocks_DMA+0x30>)
 8007ee4:	f7fd fee8 	bl	8005cb8 <HAL_SD_WriteBlocks_DMA>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d001      	beq.n	8007ef2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3718      	adds	r7, #24
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	200001e8 	.word	0x200001e8

08007f00 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007f04:	4805      	ldr	r0, [pc, #20]	@ (8007f1c <BSP_SD_GetCardState+0x1c>)
 8007f06:	f7fe f997 	bl	8006238 <HAL_SD_GetCardState>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	2b04      	cmp	r3, #4
 8007f0e:	bf14      	ite	ne
 8007f10:	2301      	movne	r3, #1
 8007f12:	2300      	moveq	r3, #0
 8007f14:	b2db      	uxtb	r3, r3
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	200001e8 	.word	0x200001e8

08007f20 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007f28:	6879      	ldr	r1, [r7, #4]
 8007f2a:	4803      	ldr	r0, [pc, #12]	@ (8007f38 <BSP_SD_GetCardInfo+0x18>)
 8007f2c:	f7fe f958 	bl	80061e0 <HAL_SD_GetCardInfo>
}
 8007f30:	bf00      	nop
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	200001e8 	.word	0x200001e8

08007f3c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8007f44:	f000 f9a2 	bl	800828c <BSP_SD_ReadCpltCallback>
}
 8007f48:	bf00      	nop
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007f56:	2301      	movs	r3, #1
 8007f58:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8007f5a:	f000 f80b 	bl	8007f74 <BSP_PlatformIsDetected>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d101      	bne.n	8007f68 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8007f64:	2300      	movs	r3, #0
 8007f66:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8007f68:	79fb      	ldrb	r3, [r7, #7]
 8007f6a:	b2db      	uxtb	r3, r3
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b082      	sub	sp, #8
 8007f78:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8007f7e:	2104      	movs	r1, #4
 8007f80:	4806      	ldr	r0, [pc, #24]	@ (8007f9c <BSP_PlatformIsDetected+0x28>)
 8007f82:	f7fa fafd 	bl	8002580 <HAL_GPIO_ReadPin>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d001      	beq.n	8007f90 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8007f90:	79fb      	ldrb	r3, [r7, #7]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3708      	adds	r7, #8
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	40020400 	.word	0x40020400

08007fa0 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8007fa8:	f000 fa8e 	bl	80084c8 <osKernelGetTickCount>
 8007fac:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8007fae:	e006      	b.n	8007fbe <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007fb0:	f7ff ffa6 	bl	8007f00 <BSP_SD_GetCardState>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d101      	bne.n	8007fbe <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	e009      	b.n	8007fd2 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8007fbe:	f000 fa83 	bl	80084c8 <osKernelGetTickCount>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d8f0      	bhi.n	8007fb0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8007fce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
	...

08007fdc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8008014 <SD_CheckStatus+0x38>)
 8007fe8:	2201      	movs	r2, #1
 8007fea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007fec:	f7ff ff88 	bl	8007f00 <BSP_SD_GetCardState>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d107      	bne.n	8008006 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007ff6:	4b07      	ldr	r3, [pc, #28]	@ (8008014 <SD_CheckStatus+0x38>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	f023 0301 	bic.w	r3, r3, #1
 8008000:	b2da      	uxtb	r2, r3
 8008002:	4b04      	ldr	r3, [pc, #16]	@ (8008014 <SD_CheckStatus+0x38>)
 8008004:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008006:	4b03      	ldr	r3, [pc, #12]	@ (8008014 <SD_CheckStatus+0x38>)
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	b2db      	uxtb	r3, r3
}
 800800c:	4618      	mov	r0, r3
 800800e:	3708      	adds	r7, #8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	20000009 	.word	0x20000009

08008018 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
 800801e:	4603      	mov	r3, r0
 8008020:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8008022:	4b1c      	ldr	r3, [pc, #112]	@ (8008094 <SD_initialize+0x7c>)
 8008024:	2201      	movs	r2, #1
 8008026:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8008028:	f000 fa06 	bl	8008438 <osKernelGetState>
 800802c:	4603      	mov	r3, r0
 800802e:	2b02      	cmp	r3, #2
 8008030:	d129      	bne.n	8008086 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8008032:	f7ff ff19 	bl	8007e68 <BSP_SD_Init>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d107      	bne.n	800804c <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800803c:	79fb      	ldrb	r3, [r7, #7]
 800803e:	4618      	mov	r0, r3
 8008040:	f7ff ffcc 	bl	8007fdc <SD_CheckStatus>
 8008044:	4603      	mov	r3, r0
 8008046:	461a      	mov	r2, r3
 8008048:	4b12      	ldr	r3, [pc, #72]	@ (8008094 <SD_initialize+0x7c>)
 800804a:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800804c:	4b11      	ldr	r3, [pc, #68]	@ (8008094 <SD_initialize+0x7c>)
 800804e:	781b      	ldrb	r3, [r3, #0]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b01      	cmp	r3, #1
 8008054:	d017      	beq.n	8008086 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 8008056:	4b10      	ldr	r3, [pc, #64]	@ (8008098 <SD_initialize+0x80>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d107      	bne.n	800806e <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800805e:	2200      	movs	r2, #0
 8008060:	2102      	movs	r1, #2
 8008062:	200a      	movs	r0, #10
 8008064:	f000 fbcc 	bl	8008800 <osMessageQueueNew>
 8008068:	4603      	mov	r3, r0
 800806a:	4a0b      	ldr	r2, [pc, #44]	@ (8008098 <SD_initialize+0x80>)
 800806c:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800806e:	4b0a      	ldr	r3, [pc, #40]	@ (8008098 <SD_initialize+0x80>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d107      	bne.n	8008086 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 8008076:	4b07      	ldr	r3, [pc, #28]	@ (8008094 <SD_initialize+0x7c>)
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	b2db      	uxtb	r3, r3
 800807c:	f043 0301 	orr.w	r3, r3, #1
 8008080:	b2da      	uxtb	r2, r3
 8008082:	4b04      	ldr	r3, [pc, #16]	@ (8008094 <SD_initialize+0x7c>)
 8008084:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8008086:	4b03      	ldr	r3, [pc, #12]	@ (8008094 <SD_initialize+0x7c>)
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	b2db      	uxtb	r3, r3
}
 800808c:	4618      	mov	r0, r3
 800808e:	3708      	adds	r7, #8
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}
 8008094:	20000009 	.word	0x20000009
 8008098:	200004f4 	.word	0x200004f4

0800809c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b082      	sub	sp, #8
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	4603      	mov	r3, r0
 80080a4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80080a6:	79fb      	ldrb	r3, [r7, #7]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7ff ff97 	bl	8007fdc <SD_CheckStatus>
 80080ae:	4603      	mov	r3, r0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60b9      	str	r1, [r7, #8]
 80080c0:	607a      	str	r2, [r7, #4]
 80080c2:	603b      	str	r3, [r7, #0]
 80080c4:	4603      	mov	r3, r0
 80080c6:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80080cc:	f247 5030 	movw	r0, #30000	@ 0x7530
 80080d0:	f7ff ff66 	bl	8007fa0 <SD_CheckStatusWithTimeout>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	da01      	bge.n	80080de <SD_read+0x26>
  {
    return res;
 80080da:	7ffb      	ldrb	r3, [r7, #31]
 80080dc:	e02f      	b.n	800813e <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	68b8      	ldr	r0, [r7, #8]
 80080e4:	f7ff fed8 	bl	8007e98 <BSP_SD_ReadBlocks_DMA>
 80080e8:	4603      	mov	r3, r0
 80080ea:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 80080ec:	7fbb      	ldrb	r3, [r7, #30]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d124      	bne.n	800813c <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 80080f2:	4b15      	ldr	r3, [pc, #84]	@ (8008148 <SD_read+0x90>)
 80080f4:	6818      	ldr	r0, [r3, #0]
 80080f6:	f107 0112 	add.w	r1, r7, #18
 80080fa:	f247 5330 	movw	r3, #30000	@ 0x7530
 80080fe:	2200      	movs	r2, #0
 8008100:	f000 fc52 	bl	80089a8 <osMessageQueueGet>
 8008104:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d117      	bne.n	800813c <SD_read+0x84>
 800810c:	8a7b      	ldrh	r3, [r7, #18]
 800810e:	2b01      	cmp	r3, #1
 8008110:	d114      	bne.n	800813c <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 8008112:	f000 f9d9 	bl	80084c8 <osKernelGetTickCount>
 8008116:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8008118:	e007      	b.n	800812a <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800811a:	f7ff fef1 	bl	8007f00 <BSP_SD_GetCardState>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d102      	bne.n	800812a <SD_read+0x72>
              {
                res = RES_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8008128:	e008      	b.n	800813c <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800812a:	f000 f9cd 	bl	80084c8 <osKernelGetTickCount>
 800812e:	4602      	mov	r2, r0
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008138:	4293      	cmp	r3, r2
 800813a:	d9ee      	bls.n	800811a <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800813c:	7ffb      	ldrb	r3, [r7, #31]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3720      	adds	r7, #32
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	200004f4 	.word	0x200004f4

0800814c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b088      	sub	sp, #32
 8008150:	af00      	add	r7, sp, #0
 8008152:	60b9      	str	r1, [r7, #8]
 8008154:	607a      	str	r2, [r7, #4]
 8008156:	603b      	str	r3, [r7, #0]
 8008158:	4603      	mov	r3, r0
 800815a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008160:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008164:	f7ff ff1c 	bl	8007fa0 <SD_CheckStatusWithTimeout>
 8008168:	4603      	mov	r3, r0
 800816a:	2b00      	cmp	r3, #0
 800816c:	da01      	bge.n	8008172 <SD_write+0x26>
  {
    return res;
 800816e:	7ffb      	ldrb	r3, [r7, #31]
 8008170:	e02d      	b.n	80081ce <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	6879      	ldr	r1, [r7, #4]
 8008176:	68b8      	ldr	r0, [r7, #8]
 8008178:	f7ff fea8 	bl	8007ecc <BSP_SD_WriteBlocks_DMA>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d124      	bne.n	80081cc <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8008182:	4b15      	ldr	r3, [pc, #84]	@ (80081d8 <SD_write+0x8c>)
 8008184:	6818      	ldr	r0, [r3, #0]
 8008186:	f107 0112 	add.w	r1, r7, #18
 800818a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800818e:	2200      	movs	r2, #0
 8008190:	f000 fc0a 	bl	80089a8 <osMessageQueueGet>
 8008194:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d117      	bne.n	80081cc <SD_write+0x80>
 800819c:	8a7b      	ldrh	r3, [r7, #18]
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d114      	bne.n	80081cc <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 80081a2:	f000 f991 	bl	80084c8 <osKernelGetTickCount>
 80081a6:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 80081a8:	e007      	b.n	80081ba <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80081aa:	f7ff fea9 	bl	8007f00 <BSP_SD_GetCardState>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d102      	bne.n	80081ba <SD_write+0x6e>
          {
            res = RES_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	77fb      	strb	r3, [r7, #31]
            break;
 80081b8:	e008      	b.n	80081cc <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 80081ba:	f000 f985 	bl	80084c8 <osKernelGetTickCount>
 80081be:	4602      	mov	r2, r0
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	f247 522f 	movw	r2, #29999	@ 0x752f
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d9ee      	bls.n	80081aa <SD_write+0x5e>
        res = RES_OK;
    }

#endif

  return res;
 80081cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3720      	adds	r7, #32
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	200004f4 	.word	0x200004f4

080081dc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b08c      	sub	sp, #48	@ 0x30
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	4603      	mov	r3, r0
 80081e4:	603a      	str	r2, [r7, #0]
 80081e6:	71fb      	strb	r3, [r7, #7]
 80081e8:	460b      	mov	r3, r1
 80081ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80081f2:	4b25      	ldr	r3, [pc, #148]	@ (8008288 <SD_ioctl+0xac>)
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	f003 0301 	and.w	r3, r3, #1
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <SD_ioctl+0x28>
 8008200:	2303      	movs	r3, #3
 8008202:	e03c      	b.n	800827e <SD_ioctl+0xa2>

  switch (cmd)
 8008204:	79bb      	ldrb	r3, [r7, #6]
 8008206:	2b03      	cmp	r3, #3
 8008208:	d834      	bhi.n	8008274 <SD_ioctl+0x98>
 800820a:	a201      	add	r2, pc, #4	@ (adr r2, 8008210 <SD_ioctl+0x34>)
 800820c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008210:	08008221 	.word	0x08008221
 8008214:	08008229 	.word	0x08008229
 8008218:	08008241 	.word	0x08008241
 800821c:	0800825b 	.word	0x0800825b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008220:	2300      	movs	r3, #0
 8008222:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008226:	e028      	b.n	800827a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008228:	f107 030c 	add.w	r3, r7, #12
 800822c:	4618      	mov	r0, r3
 800822e:	f7ff fe77 	bl	8007f20 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008238:	2300      	movs	r3, #0
 800823a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800823e:	e01c      	b.n	800827a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008240:	f107 030c 	add.w	r3, r7, #12
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff fe6b 	bl	8007f20 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800824a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824c:	b29a      	uxth	r2, r3
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008252:	2300      	movs	r3, #0
 8008254:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008258:	e00f      	b.n	800827a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800825a:	f107 030c 	add.w	r3, r7, #12
 800825e:	4618      	mov	r0, r3
 8008260:	f7ff fe5e 	bl	8007f20 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008266:	0a5a      	lsrs	r2, r3, #9
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800826c:	2300      	movs	r3, #0
 800826e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008272:	e002      	b.n	800827a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008274:	2304      	movs	r3, #4
 8008276:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800827a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800827e:	4618      	mov	r0, r3
 8008280:	3730      	adds	r7, #48	@ 0x30
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	20000009 	.word	0x20000009

0800828c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 8008292:	2301      	movs	r3, #1
 8008294:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 8008296:	4b05      	ldr	r3, [pc, #20]	@ (80082ac <BSP_SD_ReadCpltCallback+0x20>)
 8008298:	6818      	ldr	r0, [r3, #0]
 800829a:	1db9      	adds	r1, r7, #6
 800829c:	2300      	movs	r3, #0
 800829e:	2200      	movs	r2, #0
 80082a0:	f000 fb22 	bl	80088e8 <osMessageQueuePut>
#endif
}
 80082a4:	bf00      	nop
 80082a6:	3708      	adds	r7, #8
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}
 80082ac:	200004f4 	.word	0x200004f4

080082b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b087      	sub	sp, #28
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	4613      	mov	r3, r2
 80082bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80082be:	2301      	movs	r3, #1
 80082c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80082c2:	2300      	movs	r3, #0
 80082c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80082c6:	4b1f      	ldr	r3, [pc, #124]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082c8:	7a5b      	ldrb	r3, [r3, #9]
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d131      	bne.n	8008334 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80082d0:	4b1c      	ldr	r3, [pc, #112]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082d2:	7a5b      	ldrb	r3, [r3, #9]
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	461a      	mov	r2, r3
 80082d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082da:	2100      	movs	r1, #0
 80082dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80082de:	4b19      	ldr	r3, [pc, #100]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082e0:	7a5b      	ldrb	r3, [r3, #9]
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	4a17      	ldr	r2, [pc, #92]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4413      	add	r3, r2
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80082ee:	4b15      	ldr	r3, [pc, #84]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082f0:	7a5b      	ldrb	r3, [r3, #9]
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	461a      	mov	r2, r3
 80082f6:	4b13      	ldr	r3, [pc, #76]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 80082f8:	4413      	add	r3, r2
 80082fa:	79fa      	ldrb	r2, [r7, #7]
 80082fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80082fe:	4b11      	ldr	r3, [pc, #68]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 8008300:	7a5b      	ldrb	r3, [r3, #9]
 8008302:	b2db      	uxtb	r3, r3
 8008304:	1c5a      	adds	r2, r3, #1
 8008306:	b2d1      	uxtb	r1, r2
 8008308:	4a0e      	ldr	r2, [pc, #56]	@ (8008344 <FATFS_LinkDriverEx+0x94>)
 800830a:	7251      	strb	r1, [r2, #9]
 800830c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800830e:	7dbb      	ldrb	r3, [r7, #22]
 8008310:	3330      	adds	r3, #48	@ 0x30
 8008312:	b2da      	uxtb	r2, r3
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	3301      	adds	r3, #1
 800831c:	223a      	movs	r2, #58	@ 0x3a
 800831e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	3302      	adds	r3, #2
 8008324:	222f      	movs	r2, #47	@ 0x2f
 8008326:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	3303      	adds	r3, #3
 800832c:	2200      	movs	r2, #0
 800832e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008330:	2300      	movs	r3, #0
 8008332:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008334:	7dfb      	ldrb	r3, [r7, #23]
}
 8008336:	4618      	mov	r0, r3
 8008338:	371c      	adds	r7, #28
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop
 8008344:	200004f8 	.word	0x200004f8

08008348 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008352:	2200      	movs	r2, #0
 8008354:	6839      	ldr	r1, [r7, #0]
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7ff ffaa 	bl	80082b0 <FATFS_LinkDriverEx>
 800835c:	4603      	mov	r3, r0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3708      	adds	r7, #8
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
	...

08008368 <__NVIC_SetPriority>:
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	4603      	mov	r3, r0
 8008370:	6039      	str	r1, [r7, #0]
 8008372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008378:	2b00      	cmp	r3, #0
 800837a:	db0a      	blt.n	8008392 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	b2da      	uxtb	r2, r3
 8008380:	490c      	ldr	r1, [pc, #48]	@ (80083b4 <__NVIC_SetPriority+0x4c>)
 8008382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008386:	0112      	lsls	r2, r2, #4
 8008388:	b2d2      	uxtb	r2, r2
 800838a:	440b      	add	r3, r1
 800838c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008390:	e00a      	b.n	80083a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	b2da      	uxtb	r2, r3
 8008396:	4908      	ldr	r1, [pc, #32]	@ (80083b8 <__NVIC_SetPriority+0x50>)
 8008398:	79fb      	ldrb	r3, [r7, #7]
 800839a:	f003 030f 	and.w	r3, r3, #15
 800839e:	3b04      	subs	r3, #4
 80083a0:	0112      	lsls	r2, r2, #4
 80083a2:	b2d2      	uxtb	r2, r2
 80083a4:	440b      	add	r3, r1
 80083a6:	761a      	strb	r2, [r3, #24]
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr
 80083b4:	e000e100 	.word	0xe000e100
 80083b8:	e000ed00 	.word	0xe000ed00

080083bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80083bc:	b580      	push	{r7, lr}
 80083be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80083c0:	4b05      	ldr	r3, [pc, #20]	@ (80083d8 <SysTick_Handler+0x1c>)
 80083c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80083c4:	f002 f83a 	bl	800a43c <xTaskGetSchedulerState>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d001      	beq.n	80083d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80083ce:	f003 f823 	bl	800b418 <xPortSysTickHandler>
  }
}
 80083d2:	bf00      	nop
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	e000e010 	.word	0xe000e010

080083dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80083dc:	b580      	push	{r7, lr}
 80083de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80083e0:	2100      	movs	r1, #0
 80083e2:	f06f 0004 	mvn.w	r0, #4
 80083e6:	f7ff ffbf 	bl	8008368 <__NVIC_SetPriority>
#endif
}
 80083ea:	bf00      	nop
 80083ec:	bd80      	pop	{r7, pc}
	...

080083f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083f6:	f3ef 8305 	mrs	r3, IPSR
 80083fa:	603b      	str	r3, [r7, #0]
  return(result);
 80083fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d003      	beq.n	800840a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008402:	f06f 0305 	mvn.w	r3, #5
 8008406:	607b      	str	r3, [r7, #4]
 8008408:	e00c      	b.n	8008424 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800840a:	4b0a      	ldr	r3, [pc, #40]	@ (8008434 <osKernelInitialize+0x44>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d105      	bne.n	800841e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008412:	4b08      	ldr	r3, [pc, #32]	@ (8008434 <osKernelInitialize+0x44>)
 8008414:	2201      	movs	r2, #1
 8008416:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008418:	2300      	movs	r3, #0
 800841a:	607b      	str	r3, [r7, #4]
 800841c:	e002      	b.n	8008424 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800841e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008422:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008424:	687b      	ldr	r3, [r7, #4]
}
 8008426:	4618      	mov	r0, r3
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	20000504 	.word	0x20000504

08008438 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800843e:	f001 fffd 	bl	800a43c <xTaskGetSchedulerState>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d004      	beq.n	8008452 <osKernelGetState+0x1a>
 8008448:	2b02      	cmp	r3, #2
 800844a:	d105      	bne.n	8008458 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800844c:	2302      	movs	r3, #2
 800844e:	607b      	str	r3, [r7, #4]
      break;
 8008450:	e00c      	b.n	800846c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8008452:	2303      	movs	r3, #3
 8008454:	607b      	str	r3, [r7, #4]
      break;
 8008456:	e009      	b.n	800846c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8008458:	4b07      	ldr	r3, [pc, #28]	@ (8008478 <osKernelGetState+0x40>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b01      	cmp	r3, #1
 800845e:	d102      	bne.n	8008466 <osKernelGetState+0x2e>
        state = osKernelReady;
 8008460:	2301      	movs	r3, #1
 8008462:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8008464:	e001      	b.n	800846a <osKernelGetState+0x32>
        state = osKernelInactive;
 8008466:	2300      	movs	r3, #0
 8008468:	607b      	str	r3, [r7, #4]
      break;
 800846a:	bf00      	nop
  }

  return (state);
 800846c:	687b      	ldr	r3, [r7, #4]
}
 800846e:	4618      	mov	r0, r3
 8008470:	3708      	adds	r7, #8
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
 8008476:	bf00      	nop
 8008478:	20000504 	.word	0x20000504

0800847c <osKernelStart>:

osStatus_t osKernelStart (void) {
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008482:	f3ef 8305 	mrs	r3, IPSR
 8008486:	603b      	str	r3, [r7, #0]
  return(result);
 8008488:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800848a:	2b00      	cmp	r3, #0
 800848c:	d003      	beq.n	8008496 <osKernelStart+0x1a>
    stat = osErrorISR;
 800848e:	f06f 0305 	mvn.w	r3, #5
 8008492:	607b      	str	r3, [r7, #4]
 8008494:	e010      	b.n	80084b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008496:	4b0b      	ldr	r3, [pc, #44]	@ (80084c4 <osKernelStart+0x48>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d109      	bne.n	80084b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800849e:	f7ff ff9d 	bl	80083dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80084a2:	4b08      	ldr	r3, [pc, #32]	@ (80084c4 <osKernelStart+0x48>)
 80084a4:	2202      	movs	r2, #2
 80084a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80084a8:	f001 fb58 	bl	8009b5c <vTaskStartScheduler>
      stat = osOK;
 80084ac:	2300      	movs	r3, #0
 80084ae:	607b      	str	r3, [r7, #4]
 80084b0:	e002      	b.n	80084b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80084b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80084b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80084b8:	687b      	ldr	r3, [r7, #4]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3708      	adds	r7, #8
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	20000504 	.word	0x20000504

080084c8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b082      	sub	sp, #8
 80084cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084ce:	f3ef 8305 	mrs	r3, IPSR
 80084d2:	603b      	str	r3, [r7, #0]
  return(result);
 80084d4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d003      	beq.n	80084e2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80084da:	f001 fc63 	bl	8009da4 <xTaskGetTickCountFromISR>
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	e002      	b.n	80084e8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80084e2:	f001 fc4f 	bl	8009d84 <xTaskGetTickCount>
 80084e6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80084e8:	687b      	ldr	r3, [r7, #4]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3708      	adds	r7, #8
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b08e      	sub	sp, #56	@ 0x38
 80084f6:	af04      	add	r7, sp, #16
 80084f8:	60f8      	str	r0, [r7, #12]
 80084fa:	60b9      	str	r1, [r7, #8]
 80084fc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80084fe:	2300      	movs	r3, #0
 8008500:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008502:	f3ef 8305 	mrs	r3, IPSR
 8008506:	617b      	str	r3, [r7, #20]
  return(result);
 8008508:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800850a:	2b00      	cmp	r3, #0
 800850c:	d17e      	bne.n	800860c <osThreadNew+0x11a>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d07b      	beq.n	800860c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008514:	2380      	movs	r3, #128	@ 0x80
 8008516:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008518:	2318      	movs	r3, #24
 800851a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800851c:	2300      	movs	r3, #0
 800851e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008520:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008524:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d045      	beq.n	80085b8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d002      	beq.n	800853a <osThreadNew+0x48>
        name = attr->name;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d002      	beq.n	8008548 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	699b      	ldr	r3, [r3, #24]
 8008546:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d008      	beq.n	8008560 <osThreadNew+0x6e>
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	2b38      	cmp	r3, #56	@ 0x38
 8008552:	d805      	bhi.n	8008560 <osThreadNew+0x6e>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	f003 0301 	and.w	r3, r3, #1
 800855c:	2b00      	cmp	r3, #0
 800855e:	d001      	beq.n	8008564 <osThreadNew+0x72>
        return (NULL);
 8008560:	2300      	movs	r3, #0
 8008562:	e054      	b.n	800860e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	695b      	ldr	r3, [r3, #20]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d003      	beq.n	8008574 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	089b      	lsrs	r3, r3, #2
 8008572:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d00e      	beq.n	800859a <osThreadNew+0xa8>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	2b5b      	cmp	r3, #91	@ 0x5b
 8008582:	d90a      	bls.n	800859a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008588:	2b00      	cmp	r3, #0
 800858a:	d006      	beq.n	800859a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	695b      	ldr	r3, [r3, #20]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d002      	beq.n	800859a <osThreadNew+0xa8>
        mem = 1;
 8008594:	2301      	movs	r3, #1
 8008596:	61bb      	str	r3, [r7, #24]
 8008598:	e010      	b.n	80085bc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10c      	bne.n	80085bc <osThreadNew+0xca>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	68db      	ldr	r3, [r3, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d108      	bne.n	80085bc <osThreadNew+0xca>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d104      	bne.n	80085bc <osThreadNew+0xca>
          mem = 0;
 80085b2:	2300      	movs	r3, #0
 80085b4:	61bb      	str	r3, [r7, #24]
 80085b6:	e001      	b.n	80085bc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80085b8:	2300      	movs	r3, #0
 80085ba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d110      	bne.n	80085e4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80085ca:	9202      	str	r2, [sp, #8]
 80085cc:	9301      	str	r3, [sp, #4]
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	6a3a      	ldr	r2, [r7, #32]
 80085d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80085d8:	68f8      	ldr	r0, [r7, #12]
 80085da:	f001 f8e3 	bl	80097a4 <xTaskCreateStatic>
 80085de:	4603      	mov	r3, r0
 80085e0:	613b      	str	r3, [r7, #16]
 80085e2:	e013      	b.n	800860c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d110      	bne.n	800860c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80085ea:	6a3b      	ldr	r3, [r7, #32]
 80085ec:	b29a      	uxth	r2, r3
 80085ee:	f107 0310 	add.w	r3, r7, #16
 80085f2:	9301      	str	r3, [sp, #4]
 80085f4:	69fb      	ldr	r3, [r7, #28]
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80085fc:	68f8      	ldr	r0, [r7, #12]
 80085fe:	f001 f931 	bl	8009864 <xTaskCreate>
 8008602:	4603      	mov	r3, r0
 8008604:	2b01      	cmp	r3, #1
 8008606:	d001      	beq.n	800860c <osThreadNew+0x11a>
            hTask = NULL;
 8008608:	2300      	movs	r3, #0
 800860a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800860c:	693b      	ldr	r3, [r7, #16]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3728      	adds	r7, #40	@ 0x28
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8008616:	b580      	push	{r7, lr}
 8008618:	b082      	sub	sp, #8
 800861a:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800861c:	f001 fefe 	bl	800a41c <xTaskGetCurrentTaskHandle>
 8008620:	6078      	str	r0, [r7, #4]

  return (id);
 8008622:	687b      	ldr	r3, [r7, #4]
}
 8008624:	4618      	mov	r0, r3
 8008626:	3708      	adds	r7, #8
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800862c:	b580      	push	{r7, lr}
 800862e:	b088      	sub	sp, #32
 8008630:	af02      	add	r7, sp, #8
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d002      	beq.n	8008646 <osThreadFlagsSet+0x1a>
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	da03      	bge.n	800864e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008646:	f06f 0303 	mvn.w	r3, #3
 800864a:	60fb      	str	r3, [r7, #12]
 800864c:	e035      	b.n	80086ba <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800864e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008652:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008654:	f3ef 8305 	mrs	r3, IPSR
 8008658:	613b      	str	r3, [r7, #16]
  return(result);
 800865a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800865c:	2b00      	cmp	r3, #0
 800865e:	d01f      	beq.n	80086a0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008660:	2300      	movs	r3, #0
 8008662:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008664:	f107 0308 	add.w	r3, r7, #8
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	2300      	movs	r3, #0
 800866c:	2201      	movs	r2, #1
 800866e:	6839      	ldr	r1, [r7, #0]
 8008670:	6978      	ldr	r0, [r7, #20]
 8008672:	f002 f885 	bl	800a780 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008676:	f107 030c 	add.w	r3, r7, #12
 800867a:	2200      	movs	r2, #0
 800867c:	9200      	str	r2, [sp, #0]
 800867e:	2200      	movs	r2, #0
 8008680:	2100      	movs	r1, #0
 8008682:	6978      	ldr	r0, [r7, #20]
 8008684:	f002 f87c 	bl	800a780 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d015      	beq.n	80086ba <osThreadFlagsSet+0x8e>
 800868e:	4b0d      	ldr	r3, [pc, #52]	@ (80086c4 <osThreadFlagsSet+0x98>)
 8008690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008694:	601a      	str	r2, [r3, #0]
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	f3bf 8f6f 	isb	sy
 800869e:	e00c      	b.n	80086ba <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80086a0:	2300      	movs	r3, #0
 80086a2:	2201      	movs	r2, #1
 80086a4:	6839      	ldr	r1, [r7, #0]
 80086a6:	6978      	ldr	r0, [r7, #20]
 80086a8:	f001 ffb0 	bl	800a60c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80086ac:	f107 030c 	add.w	r3, r7, #12
 80086b0:	2200      	movs	r2, #0
 80086b2:	2100      	movs	r1, #0
 80086b4:	6978      	ldr	r0, [r7, #20]
 80086b6:	f001 ffa9 	bl	800a60c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80086ba:	68fb      	ldr	r3, [r7, #12]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3718      	adds	r7, #24
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	e000ed04 	.word	0xe000ed04

080086c8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08c      	sub	sp, #48	@ 0x30
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086d4:	f3ef 8305 	mrs	r3, IPSR
 80086d8:	617b      	str	r3, [r7, #20]
  return(result);
 80086da:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d003      	beq.n	80086e8 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80086e0:	f06f 0305 	mvn.w	r3, #5
 80086e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086e6:	e06b      	b.n	80087c0 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	da03      	bge.n	80086f6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80086ee:	f06f 0303 	mvn.w	r3, #3
 80086f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086f4:	e064      	b.n	80087c0 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d002      	beq.n	8008706 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8008700:	2300      	movs	r3, #0
 8008702:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008704:	e001      	b.n	800870a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8008712:	f001 fb37 	bl	8009d84 <xTaskGetTickCount>
 8008716:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008718:	f107 0210 	add.w	r2, r7, #16
 800871c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008720:	2000      	movs	r0, #0
 8008722:	f001 ff19 	bl	800a558 <xTaskNotifyWait>
 8008726:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	2b01      	cmp	r3, #1
 800872c:	d137      	bne.n	800879e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800872e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4013      	ands	r3, r2
 8008734:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800873a:	4313      	orrs	r3, r2
 800873c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00c      	beq.n	8008762 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874c:	4013      	ands	r3, r2
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	429a      	cmp	r2, r3
 8008752:	d032      	beq.n	80087ba <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10f      	bne.n	800877a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800875a:	f06f 0302 	mvn.w	r3, #2
 800875e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008760:	e02e      	b.n	80087c0 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008766:	4013      	ands	r3, r2
 8008768:	2b00      	cmp	r3, #0
 800876a:	d128      	bne.n	80087be <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d103      	bne.n	800877a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008772:	f06f 0302 	mvn.w	r3, #2
 8008776:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008778:	e022      	b.n	80087c0 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800877a:	f001 fb03 	bl	8009d84 <xTaskGetTickCount>
 800877e:	4602      	mov	r2, r0
 8008780:	6a3b      	ldr	r3, [r7, #32]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878a:	429a      	cmp	r2, r3
 800878c:	d902      	bls.n	8008794 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800878e:	2300      	movs	r3, #0
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
 8008792:	e00e      	b.n	80087b2 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8008794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008796:	69bb      	ldr	r3, [r7, #24]
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	627b      	str	r3, [r7, #36]	@ 0x24
 800879c:	e009      	b.n	80087b2 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d103      	bne.n	80087ac <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80087a4:	f06f 0302 	mvn.w	r3, #2
 80087a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087aa:	e002      	b.n	80087b2 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80087ac:	f06f 0301 	mvn.w	r3, #1
 80087b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d1af      	bne.n	8008718 <osThreadFlagsWait+0x50>
 80087b8:	e002      	b.n	80087c0 <osThreadFlagsWait+0xf8>
            break;
 80087ba:	bf00      	nop
 80087bc:	e000      	b.n	80087c0 <osThreadFlagsWait+0xf8>
            break;
 80087be:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80087c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3730      	adds	r7, #48	@ 0x30
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b084      	sub	sp, #16
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087d2:	f3ef 8305 	mrs	r3, IPSR
 80087d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80087d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d003      	beq.n	80087e6 <osDelay+0x1c>
    stat = osErrorISR;
 80087de:	f06f 0305 	mvn.w	r3, #5
 80087e2:	60fb      	str	r3, [r7, #12]
 80087e4:	e007      	b.n	80087f6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80087e6:	2300      	movs	r3, #0
 80087e8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d002      	beq.n	80087f6 <osDelay+0x2c>
      vTaskDelay(ticks);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f001 f97d 	bl	8009af0 <vTaskDelay>
    }
  }

  return (stat);
 80087f6:	68fb      	ldr	r3, [r7, #12]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3710      	adds	r7, #16
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008800:	b580      	push	{r7, lr}
 8008802:	b08a      	sub	sp, #40	@ 0x28
 8008804:	af02      	add	r7, sp, #8
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800880c:	2300      	movs	r3, #0
 800880e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008810:	f3ef 8305 	mrs	r3, IPSR
 8008814:	613b      	str	r3, [r7, #16]
  return(result);
 8008816:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008818:	2b00      	cmp	r3, #0
 800881a:	d15f      	bne.n	80088dc <osMessageQueueNew+0xdc>
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d05c      	beq.n	80088dc <osMessageQueueNew+0xdc>
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d059      	beq.n	80088dc <osMessageQueueNew+0xdc>
    mem = -1;
 8008828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800882c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d029      	beq.n	8008888 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d012      	beq.n	8008862 <osMessageQueueNew+0x62>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	2b4f      	cmp	r3, #79	@ 0x4f
 8008842:	d90e      	bls.n	8008862 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00a      	beq.n	8008862 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	695a      	ldr	r2, [r3, #20]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	68b9      	ldr	r1, [r7, #8]
 8008854:	fb01 f303 	mul.w	r3, r1, r3
 8008858:	429a      	cmp	r2, r3
 800885a:	d302      	bcc.n	8008862 <osMessageQueueNew+0x62>
        mem = 1;
 800885c:	2301      	movs	r3, #1
 800885e:	61bb      	str	r3, [r7, #24]
 8008860:	e014      	b.n	800888c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	689b      	ldr	r3, [r3, #8]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d110      	bne.n	800888c <osMessageQueueNew+0x8c>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d10c      	bne.n	800888c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008876:	2b00      	cmp	r3, #0
 8008878:	d108      	bne.n	800888c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d104      	bne.n	800888c <osMessageQueueNew+0x8c>
          mem = 0;
 8008882:	2300      	movs	r3, #0
 8008884:	61bb      	str	r3, [r7, #24]
 8008886:	e001      	b.n	800888c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008888:	2300      	movs	r3, #0
 800888a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	2b01      	cmp	r3, #1
 8008890:	d10b      	bne.n	80088aa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	691a      	ldr	r2, [r3, #16]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	2100      	movs	r1, #0
 800889c:	9100      	str	r1, [sp, #0]
 800889e:	68b9      	ldr	r1, [r7, #8]
 80088a0:	68f8      	ldr	r0, [r7, #12]
 80088a2:	f000 fa31 	bl	8008d08 <xQueueGenericCreateStatic>
 80088a6:	61f8      	str	r0, [r7, #28]
 80088a8:	e008      	b.n	80088bc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d105      	bne.n	80088bc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80088b0:	2200      	movs	r2, #0
 80088b2:	68b9      	ldr	r1, [r7, #8]
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 faa4 	bl	8008e02 <xQueueGenericCreate>
 80088ba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d00c      	beq.n	80088dc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d003      	beq.n	80088d0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	617b      	str	r3, [r7, #20]
 80088ce:	e001      	b.n	80088d4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80088d0:	2300      	movs	r3, #0
 80088d2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80088d4:	6979      	ldr	r1, [r7, #20]
 80088d6:	69f8      	ldr	r0, [r7, #28]
 80088d8:	f000 ff06 	bl	80096e8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80088dc:	69fb      	ldr	r3, [r7, #28]
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3720      	adds	r7, #32
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
	...

080088e8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b088      	sub	sp, #32
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	603b      	str	r3, [r7, #0]
 80088f4:	4613      	mov	r3, r2
 80088f6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80088fc:	2300      	movs	r3, #0
 80088fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008900:	f3ef 8305 	mrs	r3, IPSR
 8008904:	617b      	str	r3, [r7, #20]
  return(result);
 8008906:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008908:	2b00      	cmp	r3, #0
 800890a:	d028      	beq.n	800895e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d005      	beq.n	800891e <osMessageQueuePut+0x36>
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d002      	beq.n	800891e <osMessageQueuePut+0x36>
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d003      	beq.n	8008926 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800891e:	f06f 0303 	mvn.w	r3, #3
 8008922:	61fb      	str	r3, [r7, #28]
 8008924:	e038      	b.n	8008998 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008926:	2300      	movs	r3, #0
 8008928:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800892a:	f107 0210 	add.w	r2, r7, #16
 800892e:	2300      	movs	r3, #0
 8008930:	68b9      	ldr	r1, [r7, #8]
 8008932:	69b8      	ldr	r0, [r7, #24]
 8008934:	f000 fbc6 	bl	80090c4 <xQueueGenericSendFromISR>
 8008938:	4603      	mov	r3, r0
 800893a:	2b01      	cmp	r3, #1
 800893c:	d003      	beq.n	8008946 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800893e:	f06f 0302 	mvn.w	r3, #2
 8008942:	61fb      	str	r3, [r7, #28]
 8008944:	e028      	b.n	8008998 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d025      	beq.n	8008998 <osMessageQueuePut+0xb0>
 800894c:	4b15      	ldr	r3, [pc, #84]	@ (80089a4 <osMessageQueuePut+0xbc>)
 800894e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008952:	601a      	str	r2, [r3, #0]
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	f3bf 8f6f 	isb	sy
 800895c:	e01c      	b.n	8008998 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d002      	beq.n	800896a <osMessageQueuePut+0x82>
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d103      	bne.n	8008972 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800896a:	f06f 0303 	mvn.w	r3, #3
 800896e:	61fb      	str	r3, [r7, #28]
 8008970:	e012      	b.n	8008998 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008972:	2300      	movs	r3, #0
 8008974:	683a      	ldr	r2, [r7, #0]
 8008976:	68b9      	ldr	r1, [r7, #8]
 8008978:	69b8      	ldr	r0, [r7, #24]
 800897a:	f000 faa1 	bl	8008ec0 <xQueueGenericSend>
 800897e:	4603      	mov	r3, r0
 8008980:	2b01      	cmp	r3, #1
 8008982:	d009      	beq.n	8008998 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d003      	beq.n	8008992 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800898a:	f06f 0301 	mvn.w	r3, #1
 800898e:	61fb      	str	r3, [r7, #28]
 8008990:	e002      	b.n	8008998 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008992:	f06f 0302 	mvn.w	r3, #2
 8008996:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008998:	69fb      	ldr	r3, [r7, #28]
}
 800899a:	4618      	mov	r0, r3
 800899c:	3720      	adds	r7, #32
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	e000ed04 	.word	0xe000ed04

080089a8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b088      	sub	sp, #32
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	607a      	str	r2, [r7, #4]
 80089b4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80089ba:	2300      	movs	r3, #0
 80089bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089be:	f3ef 8305 	mrs	r3, IPSR
 80089c2:	617b      	str	r3, [r7, #20]
  return(result);
 80089c4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d028      	beq.n	8008a1c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d005      	beq.n	80089dc <osMessageQueueGet+0x34>
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d002      	beq.n	80089dc <osMessageQueueGet+0x34>
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d003      	beq.n	80089e4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80089dc:	f06f 0303 	mvn.w	r3, #3
 80089e0:	61fb      	str	r3, [r7, #28]
 80089e2:	e037      	b.n	8008a54 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80089e4:	2300      	movs	r3, #0
 80089e6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80089e8:	f107 0310 	add.w	r3, r7, #16
 80089ec:	461a      	mov	r2, r3
 80089ee:	68b9      	ldr	r1, [r7, #8]
 80089f0:	69b8      	ldr	r0, [r7, #24]
 80089f2:	f000 fce7 	bl	80093c4 <xQueueReceiveFromISR>
 80089f6:	4603      	mov	r3, r0
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d003      	beq.n	8008a04 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80089fc:	f06f 0302 	mvn.w	r3, #2
 8008a00:	61fb      	str	r3, [r7, #28]
 8008a02:	e027      	b.n	8008a54 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d024      	beq.n	8008a54 <osMessageQueueGet+0xac>
 8008a0a:	4b15      	ldr	r3, [pc, #84]	@ (8008a60 <osMessageQueueGet+0xb8>)
 8008a0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a10:	601a      	str	r2, [r3, #0]
 8008a12:	f3bf 8f4f 	dsb	sy
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	e01b      	b.n	8008a54 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d002      	beq.n	8008a28 <osMessageQueueGet+0x80>
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d103      	bne.n	8008a30 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008a28:	f06f 0303 	mvn.w	r3, #3
 8008a2c:	61fb      	str	r3, [r7, #28]
 8008a2e:	e011      	b.n	8008a54 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008a30:	683a      	ldr	r2, [r7, #0]
 8008a32:	68b9      	ldr	r1, [r7, #8]
 8008a34:	69b8      	ldr	r0, [r7, #24]
 8008a36:	f000 fbe3 	bl	8009200 <xQueueReceive>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d009      	beq.n	8008a54 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d003      	beq.n	8008a4e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008a46:	f06f 0301 	mvn.w	r3, #1
 8008a4a:	61fb      	str	r3, [r7, #28]
 8008a4c:	e002      	b.n	8008a54 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008a4e:	f06f 0302 	mvn.w	r3, #2
 8008a52:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008a54:	69fb      	ldr	r3, [r7, #28]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3720      	adds	r7, #32
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	e000ed04 	.word	0xe000ed04

08008a64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	60b9      	str	r1, [r7, #8]
 8008a6e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	4a07      	ldr	r2, [pc, #28]	@ (8008a90 <vApplicationGetIdleTaskMemory+0x2c>)
 8008a74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	4a06      	ldr	r2, [pc, #24]	@ (8008a94 <vApplicationGetIdleTaskMemory+0x30>)
 8008a7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2280      	movs	r2, #128	@ 0x80
 8008a80:	601a      	str	r2, [r3, #0]
}
 8008a82:	bf00      	nop
 8008a84:	3714      	adds	r7, #20
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr
 8008a8e:	bf00      	nop
 8008a90:	20000508 	.word	0x20000508
 8008a94:	20000564 	.word	0x20000564

08008a98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	4a07      	ldr	r2, [pc, #28]	@ (8008ac4 <vApplicationGetTimerTaskMemory+0x2c>)
 8008aa8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	4a06      	ldr	r2, [pc, #24]	@ (8008ac8 <vApplicationGetTimerTaskMemory+0x30>)
 8008aae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ab6:	601a      	str	r2, [r3, #0]
}
 8008ab8:	bf00      	nop
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr
 8008ac4:	20000764 	.word	0x20000764
 8008ac8:	200007c0 	.word	0x200007c0

08008acc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f103 0208 	add.w	r2, r3, #8
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ae4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f103 0208 	add.w	r2, r3, #8
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f103 0208 	add.w	r2, r3, #8
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008b00:	bf00      	nop
 8008b02:	370c      	adds	r7, #12
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008b1a:	bf00      	nop
 8008b1c:	370c      	adds	r7, #12
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b26:	b480      	push	{r7}
 8008b28:	b085      	sub	sp, #20
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	689a      	ldr	r2, [r3, #8]
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	683a      	ldr	r2, [r7, #0]
 8008b4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	683a      	ldr	r2, [r7, #0]
 8008b50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	1c5a      	adds	r2, r3, #1
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	601a      	str	r2, [r3, #0]
}
 8008b62:	bf00      	nop
 8008b64:	3714      	adds	r7, #20
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b085      	sub	sp, #20
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
 8008b76:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b84:	d103      	bne.n	8008b8e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	60fb      	str	r3, [r7, #12]
 8008b8c:	e00c      	b.n	8008ba8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	3308      	adds	r3, #8
 8008b92:	60fb      	str	r3, [r7, #12]
 8008b94:	e002      	b.n	8008b9c <vListInsert+0x2e>
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	60fb      	str	r3, [r7, #12]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d2f6      	bcs.n	8008b96 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	685a      	ldr	r2, [r3, #4]
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	683a      	ldr	r2, [r7, #0]
 8008bb6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	1c5a      	adds	r2, r3, #1
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	601a      	str	r2, [r3, #0]
}
 8008bd4:	bf00      	nop
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	6892      	ldr	r2, [r2, #8]
 8008bf6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	6852      	ldr	r2, [r2, #4]
 8008c00:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d103      	bne.n	8008c14 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689a      	ldr	r2, [r3, #8]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	1e5a      	subs	r2, r3, #1
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3714      	adds	r7, #20
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d10b      	bne.n	8008c60 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008c5a:	bf00      	nop
 8008c5c:	bf00      	nop
 8008c5e:	e7fd      	b.n	8008c5c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008c60:	f002 fb4a 	bl	800b2f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c6c:	68f9      	ldr	r1, [r7, #12]
 8008c6e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008c70:	fb01 f303 	mul.w	r3, r1, r3
 8008c74:	441a      	add	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c90:	3b01      	subs	r3, #1
 8008c92:	68f9      	ldr	r1, [r7, #12]
 8008c94:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008c96:	fb01 f303 	mul.w	r3, r1, r3
 8008c9a:	441a      	add	r2, r3
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	22ff      	movs	r2, #255	@ 0xff
 8008ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	22ff      	movs	r2, #255	@ 0xff
 8008cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d114      	bne.n	8008ce0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d01a      	beq.n	8008cf4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	3310      	adds	r3, #16
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f001 f9ea 	bl	800a09c <xTaskRemoveFromEventList>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d012      	beq.n	8008cf4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008cce:	4b0d      	ldr	r3, [pc, #52]	@ (8008d04 <xQueueGenericReset+0xd0>)
 8008cd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cd4:	601a      	str	r2, [r3, #0]
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	f3bf 8f6f 	isb	sy
 8008cde:	e009      	b.n	8008cf4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	3310      	adds	r3, #16
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7ff fef1 	bl	8008acc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	3324      	adds	r3, #36	@ 0x24
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7ff feec 	bl	8008acc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008cf4:	f002 fb32 	bl	800b35c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008cf8:	2301      	movs	r3, #1
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	e000ed04 	.word	0xe000ed04

08008d08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b08e      	sub	sp, #56	@ 0x38
 8008d0c:	af02      	add	r7, sp, #8
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	607a      	str	r2, [r7, #4]
 8008d14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10b      	bne.n	8008d34 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d20:	f383 8811 	msr	BASEPRI, r3
 8008d24:	f3bf 8f6f 	isb	sy
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d2e:	bf00      	nop
 8008d30:	bf00      	nop
 8008d32:	e7fd      	b.n	8008d30 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d10b      	bne.n	8008d52 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3e:	f383 8811 	msr	BASEPRI, r3
 8008d42:	f3bf 8f6f 	isb	sy
 8008d46:	f3bf 8f4f 	dsb	sy
 8008d4a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d4c:	bf00      	nop
 8008d4e:	bf00      	nop
 8008d50:	e7fd      	b.n	8008d4e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <xQueueGenericCreateStatic+0x56>
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d001      	beq.n	8008d62 <xQueueGenericCreateStatic+0x5a>
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e000      	b.n	8008d64 <xQueueGenericCreateStatic+0x5c>
 8008d62:	2300      	movs	r3, #0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10b      	bne.n	8008d80 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	623b      	str	r3, [r7, #32]
}
 8008d7a:	bf00      	nop
 8008d7c:	bf00      	nop
 8008d7e:	e7fd      	b.n	8008d7c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d102      	bne.n	8008d8c <xQueueGenericCreateStatic+0x84>
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d101      	bne.n	8008d90 <xQueueGenericCreateStatic+0x88>
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	e000      	b.n	8008d92 <xQueueGenericCreateStatic+0x8a>
 8008d90:	2300      	movs	r3, #0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d10b      	bne.n	8008dae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d9a:	f383 8811 	msr	BASEPRI, r3
 8008d9e:	f3bf 8f6f 	isb	sy
 8008da2:	f3bf 8f4f 	dsb	sy
 8008da6:	61fb      	str	r3, [r7, #28]
}
 8008da8:	bf00      	nop
 8008daa:	bf00      	nop
 8008dac:	e7fd      	b.n	8008daa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008dae:	2350      	movs	r3, #80	@ 0x50
 8008db0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	2b50      	cmp	r3, #80	@ 0x50
 8008db6:	d00b      	beq.n	8008dd0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dbc:	f383 8811 	msr	BASEPRI, r3
 8008dc0:	f3bf 8f6f 	isb	sy
 8008dc4:	f3bf 8f4f 	dsb	sy
 8008dc8:	61bb      	str	r3, [r7, #24]
}
 8008dca:	bf00      	nop
 8008dcc:	bf00      	nop
 8008dce:	e7fd      	b.n	8008dcc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008dd0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d00d      	beq.n	8008df8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008de4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dea:	9300      	str	r3, [sp, #0]
 8008dec:	4613      	mov	r3, r2
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	68b9      	ldr	r1, [r7, #8]
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f000 f840 	bl	8008e78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3730      	adds	r7, #48	@ 0x30
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}

08008e02 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008e02:	b580      	push	{r7, lr}
 8008e04:	b08a      	sub	sp, #40	@ 0x28
 8008e06:	af02      	add	r7, sp, #8
 8008e08:	60f8      	str	r0, [r7, #12]
 8008e0a:	60b9      	str	r1, [r7, #8]
 8008e0c:	4613      	mov	r3, r2
 8008e0e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d10b      	bne.n	8008e2e <xQueueGenericCreate+0x2c>
	__asm volatile
 8008e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e1a:	f383 8811 	msr	BASEPRI, r3
 8008e1e:	f3bf 8f6f 	isb	sy
 8008e22:	f3bf 8f4f 	dsb	sy
 8008e26:	613b      	str	r3, [r7, #16]
}
 8008e28:	bf00      	nop
 8008e2a:	bf00      	nop
 8008e2c:	e7fd      	b.n	8008e2a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	68ba      	ldr	r2, [r7, #8]
 8008e32:	fb02 f303 	mul.w	r3, r2, r3
 8008e36:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	3350      	adds	r3, #80	@ 0x50
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f002 fb7d 	bl	800b53c <pvPortMalloc>
 8008e42:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d011      	beq.n	8008e6e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	3350      	adds	r3, #80	@ 0x50
 8008e52:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008e5c:	79fa      	ldrb	r2, [r7, #7]
 8008e5e:	69bb      	ldr	r3, [r7, #24]
 8008e60:	9300      	str	r3, [sp, #0]
 8008e62:	4613      	mov	r3, r2
 8008e64:	697a      	ldr	r2, [r7, #20]
 8008e66:	68b9      	ldr	r1, [r7, #8]
 8008e68:	68f8      	ldr	r0, [r7, #12]
 8008e6a:	f000 f805 	bl	8008e78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008e6e:	69bb      	ldr	r3, [r7, #24]
	}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3720      	adds	r7, #32
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d103      	bne.n	8008e94 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008e8c:	69bb      	ldr	r3, [r7, #24]
 8008e8e:	69ba      	ldr	r2, [r7, #24]
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	e002      	b.n	8008e9a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	68ba      	ldr	r2, [r7, #8]
 8008ea4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008ea6:	2101      	movs	r1, #1
 8008ea8:	69b8      	ldr	r0, [r7, #24]
 8008eaa:	f7ff fec3 	bl	8008c34 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	78fa      	ldrb	r2, [r7, #3]
 8008eb2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008eb6:	bf00      	nop
 8008eb8:	3710      	adds	r7, #16
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
	...

08008ec0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b08e      	sub	sp, #56	@ 0x38
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	607a      	str	r2, [r7, #4]
 8008ecc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d10b      	bne.n	8008ef4 <xQueueGenericSend+0x34>
	__asm volatile
 8008edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008eee:	bf00      	nop
 8008ef0:	bf00      	nop
 8008ef2:	e7fd      	b.n	8008ef0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d103      	bne.n	8008f02 <xQueueGenericSend+0x42>
 8008efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d101      	bne.n	8008f06 <xQueueGenericSend+0x46>
 8008f02:	2301      	movs	r3, #1
 8008f04:	e000      	b.n	8008f08 <xQueueGenericSend+0x48>
 8008f06:	2300      	movs	r3, #0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10b      	bne.n	8008f24 <xQueueGenericSend+0x64>
	__asm volatile
 8008f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f10:	f383 8811 	msr	BASEPRI, r3
 8008f14:	f3bf 8f6f 	isb	sy
 8008f18:	f3bf 8f4f 	dsb	sy
 8008f1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f1e:	bf00      	nop
 8008f20:	bf00      	nop
 8008f22:	e7fd      	b.n	8008f20 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	d103      	bne.n	8008f32 <xQueueGenericSend+0x72>
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d101      	bne.n	8008f36 <xQueueGenericSend+0x76>
 8008f32:	2301      	movs	r3, #1
 8008f34:	e000      	b.n	8008f38 <xQueueGenericSend+0x78>
 8008f36:	2300      	movs	r3, #0
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10b      	bne.n	8008f54 <xQueueGenericSend+0x94>
	__asm volatile
 8008f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	623b      	str	r3, [r7, #32]
}
 8008f4e:	bf00      	nop
 8008f50:	bf00      	nop
 8008f52:	e7fd      	b.n	8008f50 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f54:	f001 fa72 	bl	800a43c <xTaskGetSchedulerState>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d102      	bne.n	8008f64 <xQueueGenericSend+0xa4>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d101      	bne.n	8008f68 <xQueueGenericSend+0xa8>
 8008f64:	2301      	movs	r3, #1
 8008f66:	e000      	b.n	8008f6a <xQueueGenericSend+0xaa>
 8008f68:	2300      	movs	r3, #0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10b      	bne.n	8008f86 <xQueueGenericSend+0xc6>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	61fb      	str	r3, [r7, #28]
}
 8008f80:	bf00      	nop
 8008f82:	bf00      	nop
 8008f84:	e7fd      	b.n	8008f82 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f86:	f002 f9b7 	bl	800b2f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d302      	bcc.n	8008f9c <xQueueGenericSend+0xdc>
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d129      	bne.n	8008ff0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008f9c:	683a      	ldr	r2, [r7, #0]
 8008f9e:	68b9      	ldr	r1, [r7, #8]
 8008fa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008fa2:	f000 fa91 	bl	80094c8 <prvCopyDataToQueue>
 8008fa6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d010      	beq.n	8008fd2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb2:	3324      	adds	r3, #36	@ 0x24
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f001 f871 	bl	800a09c <xTaskRemoveFromEventList>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d013      	beq.n	8008fe8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008fc0:	4b3f      	ldr	r3, [pc, #252]	@ (80090c0 <xQueueGenericSend+0x200>)
 8008fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fc6:	601a      	str	r2, [r3, #0]
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	f3bf 8f6f 	isb	sy
 8008fd0:	e00a      	b.n	8008fe8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d007      	beq.n	8008fe8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008fd8:	4b39      	ldr	r3, [pc, #228]	@ (80090c0 <xQueueGenericSend+0x200>)
 8008fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fde:	601a      	str	r2, [r3, #0]
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008fe8:	f002 f9b8 	bl	800b35c <vPortExitCritical>
				return pdPASS;
 8008fec:	2301      	movs	r3, #1
 8008fee:	e063      	b.n	80090b8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d103      	bne.n	8008ffe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ff6:	f002 f9b1 	bl	800b35c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	e05c      	b.n	80090b8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009000:	2b00      	cmp	r3, #0
 8009002:	d106      	bne.n	8009012 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009004:	f107 0314 	add.w	r3, r7, #20
 8009008:	4618      	mov	r0, r3
 800900a:	f001 f8ab 	bl	800a164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800900e:	2301      	movs	r3, #1
 8009010:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009012:	f002 f9a3 	bl	800b35c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009016:	f000 fe09 	bl	8009c2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800901a:	f002 f96d 	bl	800b2f8 <vPortEnterCritical>
 800901e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009020:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009024:	b25b      	sxtb	r3, r3
 8009026:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800902a:	d103      	bne.n	8009034 <xQueueGenericSend+0x174>
 800902c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902e:	2200      	movs	r2, #0
 8009030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009036:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800903a:	b25b      	sxtb	r3, r3
 800903c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009040:	d103      	bne.n	800904a <xQueueGenericSend+0x18a>
 8009042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009044:	2200      	movs	r2, #0
 8009046:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800904a:	f002 f987 	bl	800b35c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800904e:	1d3a      	adds	r2, r7, #4
 8009050:	f107 0314 	add.w	r3, r7, #20
 8009054:	4611      	mov	r1, r2
 8009056:	4618      	mov	r0, r3
 8009058:	f001 f89a 	bl	800a190 <xTaskCheckForTimeOut>
 800905c:	4603      	mov	r3, r0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d124      	bne.n	80090ac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009062:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009064:	f000 fb28 	bl	80096b8 <prvIsQueueFull>
 8009068:	4603      	mov	r3, r0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d018      	beq.n	80090a0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800906e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009070:	3310      	adds	r3, #16
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	4611      	mov	r1, r2
 8009076:	4618      	mov	r0, r3
 8009078:	f000 ffbe 	bl	8009ff8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800907c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800907e:	f000 fab3 	bl	80095e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009082:	f000 fde1 	bl	8009c48 <xTaskResumeAll>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	f47f af7c 	bne.w	8008f86 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800908e:	4b0c      	ldr	r3, [pc, #48]	@ (80090c0 <xQueueGenericSend+0x200>)
 8009090:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009094:	601a      	str	r2, [r3, #0]
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	e772      	b.n	8008f86 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80090a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090a2:	f000 faa1 	bl	80095e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090a6:	f000 fdcf 	bl	8009c48 <xTaskResumeAll>
 80090aa:	e76c      	b.n	8008f86 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80090ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090ae:	f000 fa9b 	bl	80095e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090b2:	f000 fdc9 	bl	8009c48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80090b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3738      	adds	r7, #56	@ 0x38
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	e000ed04 	.word	0xe000ed04

080090c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b090      	sub	sp, #64	@ 0x40
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
 80090d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80090d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d10b      	bne.n	80090f4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80090dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e0:	f383 8811 	msr	BASEPRI, r3
 80090e4:	f3bf 8f6f 	isb	sy
 80090e8:	f3bf 8f4f 	dsb	sy
 80090ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80090ee:	bf00      	nop
 80090f0:	bf00      	nop
 80090f2:	e7fd      	b.n	80090f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d103      	bne.n	8009102 <xQueueGenericSendFromISR+0x3e>
 80090fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d101      	bne.n	8009106 <xQueueGenericSendFromISR+0x42>
 8009102:	2301      	movs	r3, #1
 8009104:	e000      	b.n	8009108 <xQueueGenericSendFromISR+0x44>
 8009106:	2300      	movs	r3, #0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10b      	bne.n	8009124 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800910c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009110:	f383 8811 	msr	BASEPRI, r3
 8009114:	f3bf 8f6f 	isb	sy
 8009118:	f3bf 8f4f 	dsb	sy
 800911c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800911e:	bf00      	nop
 8009120:	bf00      	nop
 8009122:	e7fd      	b.n	8009120 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	2b02      	cmp	r3, #2
 8009128:	d103      	bne.n	8009132 <xQueueGenericSendFromISR+0x6e>
 800912a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800912c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800912e:	2b01      	cmp	r3, #1
 8009130:	d101      	bne.n	8009136 <xQueueGenericSendFromISR+0x72>
 8009132:	2301      	movs	r3, #1
 8009134:	e000      	b.n	8009138 <xQueueGenericSendFromISR+0x74>
 8009136:	2300      	movs	r3, #0
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10b      	bne.n	8009154 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	623b      	str	r3, [r7, #32]
}
 800914e:	bf00      	nop
 8009150:	bf00      	nop
 8009152:	e7fd      	b.n	8009150 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009154:	f002 f9b0 	bl	800b4b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009158:	f3ef 8211 	mrs	r2, BASEPRI
 800915c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	61fa      	str	r2, [r7, #28]
 800916e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009170:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009172:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009176:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800917a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800917c:	429a      	cmp	r2, r3
 800917e:	d302      	bcc.n	8009186 <xQueueGenericSendFromISR+0xc2>
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	2b02      	cmp	r3, #2
 8009184:	d12f      	bne.n	80091e6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009188:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800918c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009194:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009196:	683a      	ldr	r2, [r7, #0]
 8009198:	68b9      	ldr	r1, [r7, #8]
 800919a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800919c:	f000 f994 	bl	80094c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80091a0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80091a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091a8:	d112      	bne.n	80091d0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d016      	beq.n	80091e0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b4:	3324      	adds	r3, #36	@ 0x24
 80091b6:	4618      	mov	r0, r3
 80091b8:	f000 ff70 	bl	800a09c <xTaskRemoveFromEventList>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00e      	beq.n	80091e0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00b      	beq.n	80091e0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	601a      	str	r2, [r3, #0]
 80091ce:	e007      	b.n	80091e0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80091d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80091d4:	3301      	adds	r3, #1
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	b25a      	sxtb	r2, r3
 80091da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80091e0:	2301      	movs	r3, #1
 80091e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80091e4:	e001      	b.n	80091ea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80091e6:	2300      	movs	r3, #0
 80091e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80091f4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80091f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3740      	adds	r7, #64	@ 0x40
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}

08009200 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b08c      	sub	sp, #48	@ 0x30
 8009204:	af00      	add	r7, sp, #0
 8009206:	60f8      	str	r0, [r7, #12]
 8009208:	60b9      	str	r1, [r7, #8]
 800920a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800920c:	2300      	movs	r3, #0
 800920e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10b      	bne.n	8009232 <xQueueReceive+0x32>
	__asm volatile
 800921a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800921e:	f383 8811 	msr	BASEPRI, r3
 8009222:	f3bf 8f6f 	isb	sy
 8009226:	f3bf 8f4f 	dsb	sy
 800922a:	623b      	str	r3, [r7, #32]
}
 800922c:	bf00      	nop
 800922e:	bf00      	nop
 8009230:	e7fd      	b.n	800922e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d103      	bne.n	8009240 <xQueueReceive+0x40>
 8009238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800923a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800923c:	2b00      	cmp	r3, #0
 800923e:	d101      	bne.n	8009244 <xQueueReceive+0x44>
 8009240:	2301      	movs	r3, #1
 8009242:	e000      	b.n	8009246 <xQueueReceive+0x46>
 8009244:	2300      	movs	r3, #0
 8009246:	2b00      	cmp	r3, #0
 8009248:	d10b      	bne.n	8009262 <xQueueReceive+0x62>
	__asm volatile
 800924a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	61fb      	str	r3, [r7, #28]
}
 800925c:	bf00      	nop
 800925e:	bf00      	nop
 8009260:	e7fd      	b.n	800925e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009262:	f001 f8eb 	bl	800a43c <xTaskGetSchedulerState>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d102      	bne.n	8009272 <xQueueReceive+0x72>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d101      	bne.n	8009276 <xQueueReceive+0x76>
 8009272:	2301      	movs	r3, #1
 8009274:	e000      	b.n	8009278 <xQueueReceive+0x78>
 8009276:	2300      	movs	r3, #0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10b      	bne.n	8009294 <xQueueReceive+0x94>
	__asm volatile
 800927c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009280:	f383 8811 	msr	BASEPRI, r3
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	61bb      	str	r3, [r7, #24]
}
 800928e:	bf00      	nop
 8009290:	bf00      	nop
 8009292:	e7fd      	b.n	8009290 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009294:	f002 f830 	bl	800b2f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800929a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800929c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800929e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d01f      	beq.n	80092e4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80092a4:	68b9      	ldr	r1, [r7, #8]
 80092a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092a8:	f000 f978 	bl	800959c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80092ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ae:	1e5a      	subs	r2, r3, #1
 80092b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00f      	beq.n	80092dc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092be:	3310      	adds	r3, #16
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 feeb 	bl	800a09c <xTaskRemoveFromEventList>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d007      	beq.n	80092dc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80092cc:	4b3c      	ldr	r3, [pc, #240]	@ (80093c0 <xQueueReceive+0x1c0>)
 80092ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092d2:	601a      	str	r2, [r3, #0]
 80092d4:	f3bf 8f4f 	dsb	sy
 80092d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80092dc:	f002 f83e 	bl	800b35c <vPortExitCritical>
				return pdPASS;
 80092e0:	2301      	movs	r3, #1
 80092e2:	e069      	b.n	80093b8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d103      	bne.n	80092f2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80092ea:	f002 f837 	bl	800b35c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80092ee:	2300      	movs	r3, #0
 80092f0:	e062      	b.n	80093b8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80092f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d106      	bne.n	8009306 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80092f8:	f107 0310 	add.w	r3, r7, #16
 80092fc:	4618      	mov	r0, r3
 80092fe:	f000 ff31 	bl	800a164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009302:	2301      	movs	r3, #1
 8009304:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009306:	f002 f829 	bl	800b35c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800930a:	f000 fc8f 	bl	8009c2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800930e:	f001 fff3 	bl	800b2f8 <vPortEnterCritical>
 8009312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009314:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009318:	b25b      	sxtb	r3, r3
 800931a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800931e:	d103      	bne.n	8009328 <xQueueReceive+0x128>
 8009320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009322:	2200      	movs	r2, #0
 8009324:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800932a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800932e:	b25b      	sxtb	r3, r3
 8009330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009334:	d103      	bne.n	800933e <xQueueReceive+0x13e>
 8009336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009338:	2200      	movs	r2, #0
 800933a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800933e:	f002 f80d 	bl	800b35c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009342:	1d3a      	adds	r2, r7, #4
 8009344:	f107 0310 	add.w	r3, r7, #16
 8009348:	4611      	mov	r1, r2
 800934a:	4618      	mov	r0, r3
 800934c:	f000 ff20 	bl	800a190 <xTaskCheckForTimeOut>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d123      	bne.n	800939e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009356:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009358:	f000 f998 	bl	800968c <prvIsQueueEmpty>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d017      	beq.n	8009392 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009364:	3324      	adds	r3, #36	@ 0x24
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	4611      	mov	r1, r2
 800936a:	4618      	mov	r0, r3
 800936c:	f000 fe44 	bl	8009ff8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009370:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009372:	f000 f939 	bl	80095e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009376:	f000 fc67 	bl	8009c48 <xTaskResumeAll>
 800937a:	4603      	mov	r3, r0
 800937c:	2b00      	cmp	r3, #0
 800937e:	d189      	bne.n	8009294 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009380:	4b0f      	ldr	r3, [pc, #60]	@ (80093c0 <xQueueReceive+0x1c0>)
 8009382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009386:	601a      	str	r2, [r3, #0]
 8009388:	f3bf 8f4f 	dsb	sy
 800938c:	f3bf 8f6f 	isb	sy
 8009390:	e780      	b.n	8009294 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009392:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009394:	f000 f928 	bl	80095e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009398:	f000 fc56 	bl	8009c48 <xTaskResumeAll>
 800939c:	e77a      	b.n	8009294 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800939e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093a0:	f000 f922 	bl	80095e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80093a4:	f000 fc50 	bl	8009c48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80093a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093aa:	f000 f96f 	bl	800968c <prvIsQueueEmpty>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f43f af6f 	beq.w	8009294 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80093b6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3730      	adds	r7, #48	@ 0x30
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}
 80093c0:	e000ed04 	.word	0xe000ed04

080093c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b08e      	sub	sp, #56	@ 0x38
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	60b9      	str	r1, [r7, #8]
 80093ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80093d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10b      	bne.n	80093f2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	623b      	str	r3, [r7, #32]
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d103      	bne.n	8009400 <xQueueReceiveFromISR+0x3c>
 80093f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d101      	bne.n	8009404 <xQueueReceiveFromISR+0x40>
 8009400:	2301      	movs	r3, #1
 8009402:	e000      	b.n	8009406 <xQueueReceiveFromISR+0x42>
 8009404:	2300      	movs	r3, #0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d10b      	bne.n	8009422 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800940a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800940e:	f383 8811 	msr	BASEPRI, r3
 8009412:	f3bf 8f6f 	isb	sy
 8009416:	f3bf 8f4f 	dsb	sy
 800941a:	61fb      	str	r3, [r7, #28]
}
 800941c:	bf00      	nop
 800941e:	bf00      	nop
 8009420:	e7fd      	b.n	800941e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009422:	f002 f849 	bl	800b4b8 <vPortValidateInterruptPriority>
	__asm volatile
 8009426:	f3ef 8211 	mrs	r2, BASEPRI
 800942a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800942e:	f383 8811 	msr	BASEPRI, r3
 8009432:	f3bf 8f6f 	isb	sy
 8009436:	f3bf 8f4f 	dsb	sy
 800943a:	61ba      	str	r2, [r7, #24]
 800943c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800943e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009440:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009446:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944a:	2b00      	cmp	r3, #0
 800944c:	d02f      	beq.n	80094ae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800944e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009450:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009454:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009458:	68b9      	ldr	r1, [r7, #8]
 800945a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800945c:	f000 f89e 	bl	800959c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	1e5a      	subs	r2, r3, #1
 8009464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009466:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009468:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800946c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009470:	d112      	bne.n	8009498 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009474:	691b      	ldr	r3, [r3, #16]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d016      	beq.n	80094a8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800947a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947c:	3310      	adds	r3, #16
 800947e:	4618      	mov	r0, r3
 8009480:	f000 fe0c 	bl	800a09c <xTaskRemoveFromEventList>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d00e      	beq.n	80094a8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00b      	beq.n	80094a8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2201      	movs	r2, #1
 8009494:	601a      	str	r2, [r3, #0]
 8009496:	e007      	b.n	80094a8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009498:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800949c:	3301      	adds	r3, #1
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	b25a      	sxtb	r2, r3
 80094a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80094a8:	2301      	movs	r3, #1
 80094aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80094ac:	e001      	b.n	80094b2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80094ae:	2300      	movs	r3, #0
 80094b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80094b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	f383 8811 	msr	BASEPRI, r3
}
 80094bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80094be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3738      	adds	r7, #56	@ 0x38
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b086      	sub	sp, #24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80094d4:	2300      	movs	r3, #0
 80094d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d10d      	bne.n	8009502 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d14d      	bne.n	800958a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	4618      	mov	r0, r3
 80094f4:	f000 ffc0 	bl	800a478 <xTaskPriorityDisinherit>
 80094f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	609a      	str	r2, [r3, #8]
 8009500:	e043      	b.n	800958a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d119      	bne.n	800953c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	6858      	ldr	r0, [r3, #4]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009510:	461a      	mov	r2, r3
 8009512:	68b9      	ldr	r1, [r7, #8]
 8009514:	f002 fa2c 	bl	800b970 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	685a      	ldr	r2, [r3, #4]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009520:	441a      	add	r2, r3
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	685a      	ldr	r2, [r3, #4]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	429a      	cmp	r2, r3
 8009530:	d32b      	bcc.n	800958a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	605a      	str	r2, [r3, #4]
 800953a:	e026      	b.n	800958a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	68d8      	ldr	r0, [r3, #12]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009544:	461a      	mov	r2, r3
 8009546:	68b9      	ldr	r1, [r7, #8]
 8009548:	f002 fa12 	bl	800b970 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	68da      	ldr	r2, [r3, #12]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009554:	425b      	negs	r3, r3
 8009556:	441a      	add	r2, r3
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	68da      	ldr	r2, [r3, #12]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	429a      	cmp	r2, r3
 8009566:	d207      	bcs.n	8009578 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	689a      	ldr	r2, [r3, #8]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009570:	425b      	negs	r3, r3
 8009572:	441a      	add	r2, r3
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b02      	cmp	r3, #2
 800957c:	d105      	bne.n	800958a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d002      	beq.n	800958a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	3b01      	subs	r3, #1
 8009588:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	1c5a      	adds	r2, r3, #1
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009592:	697b      	ldr	r3, [r7, #20]
}
 8009594:	4618      	mov	r0, r3
 8009596:	3718      	adds	r7, #24
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b082      	sub	sp, #8
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d018      	beq.n	80095e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	68da      	ldr	r2, [r3, #12]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095b6:	441a      	add	r2, r3
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	68da      	ldr	r2, [r3, #12]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d303      	bcc.n	80095d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	68d9      	ldr	r1, [r3, #12]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095d8:	461a      	mov	r2, r3
 80095da:	6838      	ldr	r0, [r7, #0]
 80095dc:	f002 f9c8 	bl	800b970 <memcpy>
	}
}
 80095e0:	bf00      	nop
 80095e2:	3708      	adds	r7, #8
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80095f0:	f001 fe82 	bl	800b2f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095fc:	e011      	b.n	8009622 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009602:	2b00      	cmp	r3, #0
 8009604:	d012      	beq.n	800962c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	3324      	adds	r3, #36	@ 0x24
 800960a:	4618      	mov	r0, r3
 800960c:	f000 fd46 	bl	800a09c <xTaskRemoveFromEventList>
 8009610:	4603      	mov	r3, r0
 8009612:	2b00      	cmp	r3, #0
 8009614:	d001      	beq.n	800961a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009616:	f000 fe1f 	bl	800a258 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800961a:	7bfb      	ldrb	r3, [r7, #15]
 800961c:	3b01      	subs	r3, #1
 800961e:	b2db      	uxtb	r3, r3
 8009620:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009626:	2b00      	cmp	r3, #0
 8009628:	dce9      	bgt.n	80095fe <prvUnlockQueue+0x16>
 800962a:	e000      	b.n	800962e <prvUnlockQueue+0x46>
					break;
 800962c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	22ff      	movs	r2, #255	@ 0xff
 8009632:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009636:	f001 fe91 	bl	800b35c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800963a:	f001 fe5d 	bl	800b2f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009644:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009646:	e011      	b.n	800966c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d012      	beq.n	8009676 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	3310      	adds	r3, #16
 8009654:	4618      	mov	r0, r3
 8009656:	f000 fd21 	bl	800a09c <xTaskRemoveFromEventList>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d001      	beq.n	8009664 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009660:	f000 fdfa 	bl	800a258 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009664:	7bbb      	ldrb	r3, [r7, #14]
 8009666:	3b01      	subs	r3, #1
 8009668:	b2db      	uxtb	r3, r3
 800966a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800966c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009670:	2b00      	cmp	r3, #0
 8009672:	dce9      	bgt.n	8009648 <prvUnlockQueue+0x60>
 8009674:	e000      	b.n	8009678 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009676:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	22ff      	movs	r2, #255	@ 0xff
 800967c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009680:	f001 fe6c 	bl	800b35c <vPortExitCritical>
}
 8009684:	bf00      	nop
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009694:	f001 fe30 	bl	800b2f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800969c:	2b00      	cmp	r3, #0
 800969e:	d102      	bne.n	80096a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80096a0:	2301      	movs	r3, #1
 80096a2:	60fb      	str	r3, [r7, #12]
 80096a4:	e001      	b.n	80096aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80096a6:	2300      	movs	r3, #0
 80096a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80096aa:	f001 fe57 	bl	800b35c <vPortExitCritical>

	return xReturn;
 80096ae:	68fb      	ldr	r3, [r7, #12]
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3710      	adds	r7, #16
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80096c0:	f001 fe1a 	bl	800b2f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d102      	bne.n	80096d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80096d0:	2301      	movs	r3, #1
 80096d2:	60fb      	str	r3, [r7, #12]
 80096d4:	e001      	b.n	80096da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80096d6:	2300      	movs	r3, #0
 80096d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80096da:	f001 fe3f 	bl	800b35c <vPortExitCritical>

	return xReturn;
 80096de:	68fb      	ldr	r3, [r7, #12]
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3710      	adds	r7, #16
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80096e8:	b480      	push	{r7}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80096f2:	2300      	movs	r3, #0
 80096f4:	60fb      	str	r3, [r7, #12]
 80096f6:	e014      	b.n	8009722 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80096f8:	4a0f      	ldr	r2, [pc, #60]	@ (8009738 <vQueueAddToRegistry+0x50>)
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10b      	bne.n	800971c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009704:	490c      	ldr	r1, [pc, #48]	@ (8009738 <vQueueAddToRegistry+0x50>)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800970e:	4a0a      	ldr	r2, [pc, #40]	@ (8009738 <vQueueAddToRegistry+0x50>)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	00db      	lsls	r3, r3, #3
 8009714:	4413      	add	r3, r2
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800971a:	e006      	b.n	800972a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3301      	adds	r3, #1
 8009720:	60fb      	str	r3, [r7, #12]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2b07      	cmp	r3, #7
 8009726:	d9e7      	bls.n	80096f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009728:	bf00      	nop
 800972a:	bf00      	nop
 800972c:	3714      	adds	r7, #20
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	20000bc0 	.word	0x20000bc0

0800973c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800973c:	b580      	push	{r7, lr}
 800973e:	b086      	sub	sp, #24
 8009740:	af00      	add	r7, sp, #0
 8009742:	60f8      	str	r0, [r7, #12]
 8009744:	60b9      	str	r1, [r7, #8]
 8009746:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800974c:	f001 fdd4 	bl	800b2f8 <vPortEnterCritical>
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009756:	b25b      	sxtb	r3, r3
 8009758:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800975c:	d103      	bne.n	8009766 <vQueueWaitForMessageRestricted+0x2a>
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	2200      	movs	r2, #0
 8009762:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800976c:	b25b      	sxtb	r3, r3
 800976e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009772:	d103      	bne.n	800977c <vQueueWaitForMessageRestricted+0x40>
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	2200      	movs	r2, #0
 8009778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800977c:	f001 fdee 	bl	800b35c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009784:	2b00      	cmp	r3, #0
 8009786:	d106      	bne.n	8009796 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	3324      	adds	r3, #36	@ 0x24
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	68b9      	ldr	r1, [r7, #8]
 8009790:	4618      	mov	r0, r3
 8009792:	f000 fc57 	bl	800a044 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009796:	6978      	ldr	r0, [r7, #20]
 8009798:	f7ff ff26 	bl	80095e8 <prvUnlockQueue>
	}
 800979c:	bf00      	nop
 800979e:	3718      	adds	r7, #24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b08e      	sub	sp, #56	@ 0x38
 80097a8:	af04      	add	r7, sp, #16
 80097aa:	60f8      	str	r0, [r7, #12]
 80097ac:	60b9      	str	r1, [r7, #8]
 80097ae:	607a      	str	r2, [r7, #4]
 80097b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80097b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10b      	bne.n	80097d0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80097b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097bc:	f383 8811 	msr	BASEPRI, r3
 80097c0:	f3bf 8f6f 	isb	sy
 80097c4:	f3bf 8f4f 	dsb	sy
 80097c8:	623b      	str	r3, [r7, #32]
}
 80097ca:	bf00      	nop
 80097cc:	bf00      	nop
 80097ce:	e7fd      	b.n	80097cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80097d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d10b      	bne.n	80097ee <xTaskCreateStatic+0x4a>
	__asm volatile
 80097d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097da:	f383 8811 	msr	BASEPRI, r3
 80097de:	f3bf 8f6f 	isb	sy
 80097e2:	f3bf 8f4f 	dsb	sy
 80097e6:	61fb      	str	r3, [r7, #28]
}
 80097e8:	bf00      	nop
 80097ea:	bf00      	nop
 80097ec:	e7fd      	b.n	80097ea <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80097ee:	235c      	movs	r3, #92	@ 0x5c
 80097f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	2b5c      	cmp	r3, #92	@ 0x5c
 80097f6:	d00b      	beq.n	8009810 <xTaskCreateStatic+0x6c>
	__asm volatile
 80097f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fc:	f383 8811 	msr	BASEPRI, r3
 8009800:	f3bf 8f6f 	isb	sy
 8009804:	f3bf 8f4f 	dsb	sy
 8009808:	61bb      	str	r3, [r7, #24]
}
 800980a:	bf00      	nop
 800980c:	bf00      	nop
 800980e:	e7fd      	b.n	800980c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009810:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009814:	2b00      	cmp	r3, #0
 8009816:	d01e      	beq.n	8009856 <xTaskCreateStatic+0xb2>
 8009818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800981a:	2b00      	cmp	r3, #0
 800981c:	d01b      	beq.n	8009856 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800981e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009820:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009824:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009826:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982a:	2202      	movs	r2, #2
 800982c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009830:	2300      	movs	r3, #0
 8009832:	9303      	str	r3, [sp, #12]
 8009834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009836:	9302      	str	r3, [sp, #8]
 8009838:	f107 0314 	add.w	r3, r7, #20
 800983c:	9301      	str	r3, [sp, #4]
 800983e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009840:	9300      	str	r3, [sp, #0]
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	68b9      	ldr	r1, [r7, #8]
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f000 f850 	bl	80098ee <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800984e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009850:	f000 f8de 	bl	8009a10 <prvAddNewTaskToReadyList>
 8009854:	e001      	b.n	800985a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009856:	2300      	movs	r3, #0
 8009858:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800985a:	697b      	ldr	r3, [r7, #20]
	}
 800985c:	4618      	mov	r0, r3
 800985e:	3728      	adds	r7, #40	@ 0x28
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009864:	b580      	push	{r7, lr}
 8009866:	b08c      	sub	sp, #48	@ 0x30
 8009868:	af04      	add	r7, sp, #16
 800986a:	60f8      	str	r0, [r7, #12]
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	603b      	str	r3, [r7, #0]
 8009870:	4613      	mov	r3, r2
 8009872:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009874:	88fb      	ldrh	r3, [r7, #6]
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	4618      	mov	r0, r3
 800987a:	f001 fe5f 	bl	800b53c <pvPortMalloc>
 800987e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00e      	beq.n	80098a4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009886:	205c      	movs	r0, #92	@ 0x5c
 8009888:	f001 fe58 	bl	800b53c <pvPortMalloc>
 800988c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d003      	beq.n	800989c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	697a      	ldr	r2, [r7, #20]
 8009898:	631a      	str	r2, [r3, #48]	@ 0x30
 800989a:	e005      	b.n	80098a8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800989c:	6978      	ldr	r0, [r7, #20]
 800989e:	f001 ff1b 	bl	800b6d8 <vPortFree>
 80098a2:	e001      	b.n	80098a8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80098a4:	2300      	movs	r3, #0
 80098a6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80098a8:	69fb      	ldr	r3, [r7, #28]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d017      	beq.n	80098de <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80098ae:	69fb      	ldr	r3, [r7, #28]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80098b6:	88fa      	ldrh	r2, [r7, #6]
 80098b8:	2300      	movs	r3, #0
 80098ba:	9303      	str	r3, [sp, #12]
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	9302      	str	r3, [sp, #8]
 80098c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c2:	9301      	str	r3, [sp, #4]
 80098c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	68b9      	ldr	r1, [r7, #8]
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f000 f80e 	bl	80098ee <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098d2:	69f8      	ldr	r0, [r7, #28]
 80098d4:	f000 f89c 	bl	8009a10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80098d8:	2301      	movs	r3, #1
 80098da:	61bb      	str	r3, [r7, #24]
 80098dc:	e002      	b.n	80098e4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80098de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80098e2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80098e4:	69bb      	ldr	r3, [r7, #24]
	}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3720      	adds	r7, #32
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}

080098ee <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b088      	sub	sp, #32
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	60f8      	str	r0, [r7, #12]
 80098f6:	60b9      	str	r1, [r7, #8]
 80098f8:	607a      	str	r2, [r7, #4]
 80098fa:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80098fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fe:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	461a      	mov	r2, r3
 8009906:	21a5      	movs	r1, #165	@ 0xa5
 8009908:	f002 f806 	bl	800b918 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800990c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009916:	3b01      	subs	r3, #1
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800991e:	69bb      	ldr	r3, [r7, #24]
 8009920:	f023 0307 	bic.w	r3, r3, #7
 8009924:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	f003 0307 	and.w	r3, r3, #7
 800992c:	2b00      	cmp	r3, #0
 800992e:	d00b      	beq.n	8009948 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009934:	f383 8811 	msr	BASEPRI, r3
 8009938:	f3bf 8f6f 	isb	sy
 800993c:	f3bf 8f4f 	dsb	sy
 8009940:	617b      	str	r3, [r7, #20]
}
 8009942:	bf00      	nop
 8009944:	bf00      	nop
 8009946:	e7fd      	b.n	8009944 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d01f      	beq.n	800998e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800994e:	2300      	movs	r3, #0
 8009950:	61fb      	str	r3, [r7, #28]
 8009952:	e012      	b.n	800997a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009954:	68ba      	ldr	r2, [r7, #8]
 8009956:	69fb      	ldr	r3, [r7, #28]
 8009958:	4413      	add	r3, r2
 800995a:	7819      	ldrb	r1, [r3, #0]
 800995c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	4413      	add	r3, r2
 8009962:	3334      	adds	r3, #52	@ 0x34
 8009964:	460a      	mov	r2, r1
 8009966:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009968:	68ba      	ldr	r2, [r7, #8]
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	4413      	add	r3, r2
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d006      	beq.n	8009982 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	3301      	adds	r3, #1
 8009978:	61fb      	str	r3, [r7, #28]
 800997a:	69fb      	ldr	r3, [r7, #28]
 800997c:	2b0f      	cmp	r3, #15
 800997e:	d9e9      	bls.n	8009954 <prvInitialiseNewTask+0x66>
 8009980:	e000      	b.n	8009984 <prvInitialiseNewTask+0x96>
			{
				break;
 8009982:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009986:	2200      	movs	r2, #0
 8009988:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800998c:	e003      	b.n	8009996 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800998e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009990:	2200      	movs	r2, #0
 8009992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009998:	2b37      	cmp	r3, #55	@ 0x37
 800999a:	d901      	bls.n	80099a0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800999c:	2337      	movs	r3, #55	@ 0x37
 800999e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80099a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80099a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099aa:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80099ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ae:	2200      	movs	r2, #0
 80099b0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b4:	3304      	adds	r3, #4
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7ff f8a8 	bl	8008b0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80099bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099be:	3318      	adds	r3, #24
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7ff f8a3 	bl	8008b0c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80099c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80099d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80099d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099da:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80099dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099de:	2200      	movs	r2, #0
 80099e0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80099e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80099ea:	683a      	ldr	r2, [r7, #0]
 80099ec:	68f9      	ldr	r1, [r7, #12]
 80099ee:	69b8      	ldr	r0, [r7, #24]
 80099f0:	f001 fb54 	bl	800b09c <pxPortInitialiseStack>
 80099f4:	4602      	mov	r2, r0
 80099f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80099fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d002      	beq.n	8009a06 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a06:	bf00      	nop
 8009a08:	3720      	adds	r7, #32
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
	...

08009a10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009a18:	f001 fc6e 	bl	800b2f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8009ad4 <prvAddNewTaskToReadyList+0xc4>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	3301      	adds	r3, #1
 8009a22:	4a2c      	ldr	r2, [pc, #176]	@ (8009ad4 <prvAddNewTaskToReadyList+0xc4>)
 8009a24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009a26:	4b2c      	ldr	r3, [pc, #176]	@ (8009ad8 <prvAddNewTaskToReadyList+0xc8>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d109      	bne.n	8009a42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ad8 <prvAddNewTaskToReadyList+0xc8>)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009a34:	4b27      	ldr	r3, [pc, #156]	@ (8009ad4 <prvAddNewTaskToReadyList+0xc4>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d110      	bne.n	8009a5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009a3c:	f000 fc30 	bl	800a2a0 <prvInitialiseTaskLists>
 8009a40:	e00d      	b.n	8009a5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009a42:	4b26      	ldr	r3, [pc, #152]	@ (8009adc <prvAddNewTaskToReadyList+0xcc>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d109      	bne.n	8009a5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009a4a:	4b23      	ldr	r3, [pc, #140]	@ (8009ad8 <prvAddNewTaskToReadyList+0xc8>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d802      	bhi.n	8009a5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009a58:	4a1f      	ldr	r2, [pc, #124]	@ (8009ad8 <prvAddNewTaskToReadyList+0xc8>)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009a5e:	4b20      	ldr	r3, [pc, #128]	@ (8009ae0 <prvAddNewTaskToReadyList+0xd0>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3301      	adds	r3, #1
 8009a64:	4a1e      	ldr	r2, [pc, #120]	@ (8009ae0 <prvAddNewTaskToReadyList+0xd0>)
 8009a66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009a68:	4b1d      	ldr	r3, [pc, #116]	@ (8009ae0 <prvAddNewTaskToReadyList+0xd0>)
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a74:	4b1b      	ldr	r3, [pc, #108]	@ (8009ae4 <prvAddNewTaskToReadyList+0xd4>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d903      	bls.n	8009a84 <prvAddNewTaskToReadyList+0x74>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a80:	4a18      	ldr	r2, [pc, #96]	@ (8009ae4 <prvAddNewTaskToReadyList+0xd4>)
 8009a82:	6013      	str	r3, [r2, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a88:	4613      	mov	r3, r2
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	4413      	add	r3, r2
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	4a15      	ldr	r2, [pc, #84]	@ (8009ae8 <prvAddNewTaskToReadyList+0xd8>)
 8009a92:	441a      	add	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	3304      	adds	r3, #4
 8009a98:	4619      	mov	r1, r3
 8009a9a:	4610      	mov	r0, r2
 8009a9c:	f7ff f843 	bl	8008b26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009aa0:	f001 fc5c 	bl	800b35c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8009adc <prvAddNewTaskToReadyList+0xcc>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00e      	beq.n	8009aca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009aac:	4b0a      	ldr	r3, [pc, #40]	@ (8009ad8 <prvAddNewTaskToReadyList+0xc8>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d207      	bcs.n	8009aca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009aba:	4b0c      	ldr	r3, [pc, #48]	@ (8009aec <prvAddNewTaskToReadyList+0xdc>)
 8009abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ac0:	601a      	str	r2, [r3, #0]
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009aca:	bf00      	nop
 8009acc:	3708      	adds	r7, #8
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	200010d4 	.word	0x200010d4
 8009ad8:	20000c00 	.word	0x20000c00
 8009adc:	200010e0 	.word	0x200010e0
 8009ae0:	200010f0 	.word	0x200010f0
 8009ae4:	200010dc 	.word	0x200010dc
 8009ae8:	20000c04 	.word	0x20000c04
 8009aec:	e000ed04 	.word	0xe000ed04

08009af0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009af8:	2300      	movs	r3, #0
 8009afa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d018      	beq.n	8009b34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b02:	4b14      	ldr	r3, [pc, #80]	@ (8009b54 <vTaskDelay+0x64>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00b      	beq.n	8009b22 <vTaskDelay+0x32>
	__asm volatile
 8009b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0e:	f383 8811 	msr	BASEPRI, r3
 8009b12:	f3bf 8f6f 	isb	sy
 8009b16:	f3bf 8f4f 	dsb	sy
 8009b1a:	60bb      	str	r3, [r7, #8]
}
 8009b1c:	bf00      	nop
 8009b1e:	bf00      	nop
 8009b20:	e7fd      	b.n	8009b1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009b22:	f000 f883 	bl	8009c2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b26:	2100      	movs	r1, #0
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 ff09 	bl	800a940 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b2e:	f000 f88b 	bl	8009c48 <xTaskResumeAll>
 8009b32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d107      	bne.n	8009b4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009b3a:	4b07      	ldr	r3, [pc, #28]	@ (8009b58 <vTaskDelay+0x68>)
 8009b3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b40:	601a      	str	r2, [r3, #0]
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b4a:	bf00      	nop
 8009b4c:	3710      	adds	r7, #16
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	200010fc 	.word	0x200010fc
 8009b58:	e000ed04 	.word	0xe000ed04

08009b5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b08a      	sub	sp, #40	@ 0x28
 8009b60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009b62:	2300      	movs	r3, #0
 8009b64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009b66:	2300      	movs	r3, #0
 8009b68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009b6a:	463a      	mov	r2, r7
 8009b6c:	1d39      	adds	r1, r7, #4
 8009b6e:	f107 0308 	add.w	r3, r7, #8
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7fe ff76 	bl	8008a64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009b78:	6839      	ldr	r1, [r7, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	68ba      	ldr	r2, [r7, #8]
 8009b7e:	9202      	str	r2, [sp, #8]
 8009b80:	9301      	str	r3, [sp, #4]
 8009b82:	2300      	movs	r3, #0
 8009b84:	9300      	str	r3, [sp, #0]
 8009b86:	2300      	movs	r3, #0
 8009b88:	460a      	mov	r2, r1
 8009b8a:	4922      	ldr	r1, [pc, #136]	@ (8009c14 <vTaskStartScheduler+0xb8>)
 8009b8c:	4822      	ldr	r0, [pc, #136]	@ (8009c18 <vTaskStartScheduler+0xbc>)
 8009b8e:	f7ff fe09 	bl	80097a4 <xTaskCreateStatic>
 8009b92:	4603      	mov	r3, r0
 8009b94:	4a21      	ldr	r2, [pc, #132]	@ (8009c1c <vTaskStartScheduler+0xc0>)
 8009b96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009b98:	4b20      	ldr	r3, [pc, #128]	@ (8009c1c <vTaskStartScheduler+0xc0>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d002      	beq.n	8009ba6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	617b      	str	r3, [r7, #20]
 8009ba4:	e001      	b.n	8009baa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d102      	bne.n	8009bb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009bb0:	f000 ff1a 	bl	800a9e8 <xTimerCreateTimerTask>
 8009bb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d116      	bne.n	8009bea <vTaskStartScheduler+0x8e>
	__asm volatile
 8009bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc0:	f383 8811 	msr	BASEPRI, r3
 8009bc4:	f3bf 8f6f 	isb	sy
 8009bc8:	f3bf 8f4f 	dsb	sy
 8009bcc:	613b      	str	r3, [r7, #16]
}
 8009bce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009bd0:	4b13      	ldr	r3, [pc, #76]	@ (8009c20 <vTaskStartScheduler+0xc4>)
 8009bd2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009bd6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009bd8:	4b12      	ldr	r3, [pc, #72]	@ (8009c24 <vTaskStartScheduler+0xc8>)
 8009bda:	2201      	movs	r2, #1
 8009bdc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009bde:	4b12      	ldr	r3, [pc, #72]	@ (8009c28 <vTaskStartScheduler+0xcc>)
 8009be0:	2200      	movs	r2, #0
 8009be2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009be4:	f001 fae4 	bl	800b1b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009be8:	e00f      	b.n	8009c0a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bf0:	d10b      	bne.n	8009c0a <vTaskStartScheduler+0xae>
	__asm volatile
 8009bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf6:	f383 8811 	msr	BASEPRI, r3
 8009bfa:	f3bf 8f6f 	isb	sy
 8009bfe:	f3bf 8f4f 	dsb	sy
 8009c02:	60fb      	str	r3, [r7, #12]
}
 8009c04:	bf00      	nop
 8009c06:	bf00      	nop
 8009c08:	e7fd      	b.n	8009c06 <vTaskStartScheduler+0xaa>
}
 8009c0a:	bf00      	nop
 8009c0c:	3718      	adds	r7, #24
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	0800b9f8 	.word	0x0800b9f8
 8009c18:	0800a271 	.word	0x0800a271
 8009c1c:	200010f8 	.word	0x200010f8
 8009c20:	200010f4 	.word	0x200010f4
 8009c24:	200010e0 	.word	0x200010e0
 8009c28:	200010d8 	.word	0x200010d8

08009c2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009c30:	4b04      	ldr	r3, [pc, #16]	@ (8009c44 <vTaskSuspendAll+0x18>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	3301      	adds	r3, #1
 8009c36:	4a03      	ldr	r2, [pc, #12]	@ (8009c44 <vTaskSuspendAll+0x18>)
 8009c38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009c3a:	bf00      	nop
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr
 8009c44:	200010fc 	.word	0x200010fc

08009c48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009c52:	2300      	movs	r3, #0
 8009c54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009c56:	4b42      	ldr	r3, [pc, #264]	@ (8009d60 <xTaskResumeAll+0x118>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10b      	bne.n	8009c76 <xTaskResumeAll+0x2e>
	__asm volatile
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	603b      	str	r3, [r7, #0]
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	e7fd      	b.n	8009c72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009c76:	f001 fb3f 	bl	800b2f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009c7a:	4b39      	ldr	r3, [pc, #228]	@ (8009d60 <xTaskResumeAll+0x118>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	4a37      	ldr	r2, [pc, #220]	@ (8009d60 <xTaskResumeAll+0x118>)
 8009c82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c84:	4b36      	ldr	r3, [pc, #216]	@ (8009d60 <xTaskResumeAll+0x118>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d162      	bne.n	8009d52 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009c8c:	4b35      	ldr	r3, [pc, #212]	@ (8009d64 <xTaskResumeAll+0x11c>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d05e      	beq.n	8009d52 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c94:	e02f      	b.n	8009cf6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c96:	4b34      	ldr	r3, [pc, #208]	@ (8009d68 <xTaskResumeAll+0x120>)
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	3318      	adds	r3, #24
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fe ff9c 	bl	8008be0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	3304      	adds	r3, #4
 8009cac:	4618      	mov	r0, r3
 8009cae:	f7fe ff97 	bl	8008be0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8009d6c <xTaskResumeAll+0x124>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d903      	bls.n	8009cc6 <xTaskResumeAll+0x7e>
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc2:	4a2a      	ldr	r2, [pc, #168]	@ (8009d6c <xTaskResumeAll+0x124>)
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cca:	4613      	mov	r3, r2
 8009ccc:	009b      	lsls	r3, r3, #2
 8009cce:	4413      	add	r3, r2
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	4a27      	ldr	r2, [pc, #156]	@ (8009d70 <xTaskResumeAll+0x128>)
 8009cd4:	441a      	add	r2, r3
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	3304      	adds	r3, #4
 8009cda:	4619      	mov	r1, r3
 8009cdc:	4610      	mov	r0, r2
 8009cde:	f7fe ff22 	bl	8008b26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce6:	4b23      	ldr	r3, [pc, #140]	@ (8009d74 <xTaskResumeAll+0x12c>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d302      	bcc.n	8009cf6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009cf0:	4b21      	ldr	r3, [pc, #132]	@ (8009d78 <xTaskResumeAll+0x130>)
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8009d68 <xTaskResumeAll+0x120>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1cb      	bne.n	8009c96 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d001      	beq.n	8009d08 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d04:	f000 fb6a 	bl	800a3dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009d08:	4b1c      	ldr	r3, [pc, #112]	@ (8009d7c <xTaskResumeAll+0x134>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d010      	beq.n	8009d36 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d14:	f000 f858 	bl	8009dc8 <xTaskIncrementTick>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d002      	beq.n	8009d24 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009d1e:	4b16      	ldr	r3, [pc, #88]	@ (8009d78 <xTaskResumeAll+0x130>)
 8009d20:	2201      	movs	r2, #1
 8009d22:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	3b01      	subs	r3, #1
 8009d28:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1f1      	bne.n	8009d14 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009d30:	4b12      	ldr	r3, [pc, #72]	@ (8009d7c <xTaskResumeAll+0x134>)
 8009d32:	2200      	movs	r2, #0
 8009d34:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d36:	4b10      	ldr	r3, [pc, #64]	@ (8009d78 <xTaskResumeAll+0x130>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d009      	beq.n	8009d52 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d42:	4b0f      	ldr	r3, [pc, #60]	@ (8009d80 <xTaskResumeAll+0x138>)
 8009d44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d48:	601a      	str	r2, [r3, #0]
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d52:	f001 fb03 	bl	800b35c <vPortExitCritical>

	return xAlreadyYielded;
 8009d56:	68bb      	ldr	r3, [r7, #8]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}
 8009d60:	200010fc 	.word	0x200010fc
 8009d64:	200010d4 	.word	0x200010d4
 8009d68:	20001094 	.word	0x20001094
 8009d6c:	200010dc 	.word	0x200010dc
 8009d70:	20000c04 	.word	0x20000c04
 8009d74:	20000c00 	.word	0x20000c00
 8009d78:	200010e8 	.word	0x200010e8
 8009d7c:	200010e4 	.word	0x200010e4
 8009d80:	e000ed04 	.word	0xe000ed04

08009d84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009d8a:	4b05      	ldr	r3, [pc, #20]	@ (8009da0 <xTaskGetTickCount+0x1c>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009d90:	687b      	ldr	r3, [r7, #4]
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	370c      	adds	r7, #12
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	200010d8 	.word	0x200010d8

08009da4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b082      	sub	sp, #8
 8009da8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009daa:	f001 fb85 	bl	800b4b8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009dae:	2300      	movs	r3, #0
 8009db0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009db2:	4b04      	ldr	r3, [pc, #16]	@ (8009dc4 <xTaskGetTickCountFromISR+0x20>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009db8:	683b      	ldr	r3, [r7, #0]
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3708      	adds	r7, #8
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	bf00      	nop
 8009dc4:	200010d8 	.word	0x200010d8

08009dc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b086      	sub	sp, #24
 8009dcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dd2:	4b4f      	ldr	r3, [pc, #316]	@ (8009f10 <xTaskIncrementTick+0x148>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f040 8090 	bne.w	8009efc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009ddc:	4b4d      	ldr	r3, [pc, #308]	@ (8009f14 <xTaskIncrementTick+0x14c>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3301      	adds	r3, #1
 8009de2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009de4:	4a4b      	ldr	r2, [pc, #300]	@ (8009f14 <xTaskIncrementTick+0x14c>)
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d121      	bne.n	8009e34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009df0:	4b49      	ldr	r3, [pc, #292]	@ (8009f18 <xTaskIncrementTick+0x150>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00b      	beq.n	8009e12 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dfe:	f383 8811 	msr	BASEPRI, r3
 8009e02:	f3bf 8f6f 	isb	sy
 8009e06:	f3bf 8f4f 	dsb	sy
 8009e0a:	603b      	str	r3, [r7, #0]
}
 8009e0c:	bf00      	nop
 8009e0e:	bf00      	nop
 8009e10:	e7fd      	b.n	8009e0e <xTaskIncrementTick+0x46>
 8009e12:	4b41      	ldr	r3, [pc, #260]	@ (8009f18 <xTaskIncrementTick+0x150>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	60fb      	str	r3, [r7, #12]
 8009e18:	4b40      	ldr	r3, [pc, #256]	@ (8009f1c <xTaskIncrementTick+0x154>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4a3e      	ldr	r2, [pc, #248]	@ (8009f18 <xTaskIncrementTick+0x150>)
 8009e1e:	6013      	str	r3, [r2, #0]
 8009e20:	4a3e      	ldr	r2, [pc, #248]	@ (8009f1c <xTaskIncrementTick+0x154>)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	6013      	str	r3, [r2, #0]
 8009e26:	4b3e      	ldr	r3, [pc, #248]	@ (8009f20 <xTaskIncrementTick+0x158>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	4a3c      	ldr	r2, [pc, #240]	@ (8009f20 <xTaskIncrementTick+0x158>)
 8009e2e:	6013      	str	r3, [r2, #0]
 8009e30:	f000 fad4 	bl	800a3dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e34:	4b3b      	ldr	r3, [pc, #236]	@ (8009f24 <xTaskIncrementTick+0x15c>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	693a      	ldr	r2, [r7, #16]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d349      	bcc.n	8009ed2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e3e:	4b36      	ldr	r3, [pc, #216]	@ (8009f18 <xTaskIncrementTick+0x150>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d104      	bne.n	8009e52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e48:	4b36      	ldr	r3, [pc, #216]	@ (8009f24 <xTaskIncrementTick+0x15c>)
 8009e4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e4e:	601a      	str	r2, [r3, #0]
					break;
 8009e50:	e03f      	b.n	8009ed2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e52:	4b31      	ldr	r3, [pc, #196]	@ (8009f18 <xTaskIncrementTick+0x150>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	68db      	ldr	r3, [r3, #12]
 8009e5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e62:	693a      	ldr	r2, [r7, #16]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d203      	bcs.n	8009e72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e6a:	4a2e      	ldr	r2, [pc, #184]	@ (8009f24 <xTaskIncrementTick+0x15c>)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009e70:	e02f      	b.n	8009ed2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	3304      	adds	r3, #4
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7fe feb2 	bl	8008be0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d004      	beq.n	8009e8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	3318      	adds	r3, #24
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f7fe fea9 	bl	8008be0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e92:	4b25      	ldr	r3, [pc, #148]	@ (8009f28 <xTaskIncrementTick+0x160>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d903      	bls.n	8009ea2 <xTaskIncrementTick+0xda>
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e9e:	4a22      	ldr	r2, [pc, #136]	@ (8009f28 <xTaskIncrementTick+0x160>)
 8009ea0:	6013      	str	r3, [r2, #0]
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea6:	4613      	mov	r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	4413      	add	r3, r2
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	4a1f      	ldr	r2, [pc, #124]	@ (8009f2c <xTaskIncrementTick+0x164>)
 8009eb0:	441a      	add	r2, r3
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	3304      	adds	r3, #4
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	4610      	mov	r0, r2
 8009eba:	f7fe fe34 	bl	8008b26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8009f30 <xTaskIncrementTick+0x168>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d3b8      	bcc.n	8009e3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ed0:	e7b5      	b.n	8009e3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ed2:	4b17      	ldr	r3, [pc, #92]	@ (8009f30 <xTaskIncrementTick+0x168>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ed8:	4914      	ldr	r1, [pc, #80]	@ (8009f2c <xTaskIncrementTick+0x164>)
 8009eda:	4613      	mov	r3, r2
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	4413      	add	r3, r2
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	440b      	add	r3, r1
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d901      	bls.n	8009eee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009eea:	2301      	movs	r3, #1
 8009eec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009eee:	4b11      	ldr	r3, [pc, #68]	@ (8009f34 <xTaskIncrementTick+0x16c>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d007      	beq.n	8009f06 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	617b      	str	r3, [r7, #20]
 8009efa:	e004      	b.n	8009f06 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009efc:	4b0e      	ldr	r3, [pc, #56]	@ (8009f38 <xTaskIncrementTick+0x170>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	3301      	adds	r3, #1
 8009f02:	4a0d      	ldr	r2, [pc, #52]	@ (8009f38 <xTaskIncrementTick+0x170>)
 8009f04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009f06:	697b      	ldr	r3, [r7, #20]
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3718      	adds	r7, #24
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	200010fc 	.word	0x200010fc
 8009f14:	200010d8 	.word	0x200010d8
 8009f18:	2000108c 	.word	0x2000108c
 8009f1c:	20001090 	.word	0x20001090
 8009f20:	200010ec 	.word	0x200010ec
 8009f24:	200010f4 	.word	0x200010f4
 8009f28:	200010dc 	.word	0x200010dc
 8009f2c:	20000c04 	.word	0x20000c04
 8009f30:	20000c00 	.word	0x20000c00
 8009f34:	200010e8 	.word	0x200010e8
 8009f38:	200010e4 	.word	0x200010e4

08009f3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b085      	sub	sp, #20
 8009f40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f42:	4b28      	ldr	r3, [pc, #160]	@ (8009fe4 <vTaskSwitchContext+0xa8>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d003      	beq.n	8009f52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f4a:	4b27      	ldr	r3, [pc, #156]	@ (8009fe8 <vTaskSwitchContext+0xac>)
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f50:	e042      	b.n	8009fd8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009f52:	4b25      	ldr	r3, [pc, #148]	@ (8009fe8 <vTaskSwitchContext+0xac>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f58:	4b24      	ldr	r3, [pc, #144]	@ (8009fec <vTaskSwitchContext+0xb0>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	60fb      	str	r3, [r7, #12]
 8009f5e:	e011      	b.n	8009f84 <vTaskSwitchContext+0x48>
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d10b      	bne.n	8009f7e <vTaskSwitchContext+0x42>
	__asm volatile
 8009f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f6a:	f383 8811 	msr	BASEPRI, r3
 8009f6e:	f3bf 8f6f 	isb	sy
 8009f72:	f3bf 8f4f 	dsb	sy
 8009f76:	607b      	str	r3, [r7, #4]
}
 8009f78:	bf00      	nop
 8009f7a:	bf00      	nop
 8009f7c:	e7fd      	b.n	8009f7a <vTaskSwitchContext+0x3e>
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3b01      	subs	r3, #1
 8009f82:	60fb      	str	r3, [r7, #12]
 8009f84:	491a      	ldr	r1, [pc, #104]	@ (8009ff0 <vTaskSwitchContext+0xb4>)
 8009f86:	68fa      	ldr	r2, [r7, #12]
 8009f88:	4613      	mov	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	440b      	add	r3, r1
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d0e3      	beq.n	8009f60 <vTaskSwitchContext+0x24>
 8009f98:	68fa      	ldr	r2, [r7, #12]
 8009f9a:	4613      	mov	r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	4413      	add	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4a13      	ldr	r2, [pc, #76]	@ (8009ff0 <vTaskSwitchContext+0xb4>)
 8009fa4:	4413      	add	r3, r2
 8009fa6:	60bb      	str	r3, [r7, #8]
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	685a      	ldr	r2, [r3, #4]
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	605a      	str	r2, [r3, #4]
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	685a      	ldr	r2, [r3, #4]
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	3308      	adds	r3, #8
 8009fba:	429a      	cmp	r2, r3
 8009fbc:	d104      	bne.n	8009fc8 <vTaskSwitchContext+0x8c>
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	685b      	ldr	r3, [r3, #4]
 8009fc2:	685a      	ldr	r2, [r3, #4]
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	605a      	str	r2, [r3, #4]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	4a09      	ldr	r2, [pc, #36]	@ (8009ff4 <vTaskSwitchContext+0xb8>)
 8009fd0:	6013      	str	r3, [r2, #0]
 8009fd2:	4a06      	ldr	r2, [pc, #24]	@ (8009fec <vTaskSwitchContext+0xb0>)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6013      	str	r3, [r2, #0]
}
 8009fd8:	bf00      	nop
 8009fda:	3714      	adds	r7, #20
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr
 8009fe4:	200010fc 	.word	0x200010fc
 8009fe8:	200010e8 	.word	0x200010e8
 8009fec:	200010dc 	.word	0x200010dc
 8009ff0:	20000c04 	.word	0x20000c04
 8009ff4:	20000c00 	.word	0x20000c00

08009ff8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d10b      	bne.n	800a020 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00c:	f383 8811 	msr	BASEPRI, r3
 800a010:	f3bf 8f6f 	isb	sy
 800a014:	f3bf 8f4f 	dsb	sy
 800a018:	60fb      	str	r3, [r7, #12]
}
 800a01a:	bf00      	nop
 800a01c:	bf00      	nop
 800a01e:	e7fd      	b.n	800a01c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a020:	4b07      	ldr	r3, [pc, #28]	@ (800a040 <vTaskPlaceOnEventList+0x48>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	3318      	adds	r3, #24
 800a026:	4619      	mov	r1, r3
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f7fe fda0 	bl	8008b6e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a02e:	2101      	movs	r1, #1
 800a030:	6838      	ldr	r0, [r7, #0]
 800a032:	f000 fc85 	bl	800a940 <prvAddCurrentTaskToDelayedList>
}
 800a036:	bf00      	nop
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	20000c00 	.word	0x20000c00

0800a044 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d10b      	bne.n	800a06e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	617b      	str	r3, [r7, #20]
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	e7fd      	b.n	800a06a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a06e:	4b0a      	ldr	r3, [pc, #40]	@ (800a098 <vTaskPlaceOnEventListRestricted+0x54>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	3318      	adds	r3, #24
 800a074:	4619      	mov	r1, r3
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f7fe fd55 	bl	8008b26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d002      	beq.n	800a088 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a082:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a086:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a088:	6879      	ldr	r1, [r7, #4]
 800a08a:	68b8      	ldr	r0, [r7, #8]
 800a08c:	f000 fc58 	bl	800a940 <prvAddCurrentTaskToDelayedList>
	}
 800a090:	bf00      	nop
 800a092:	3718      	adds	r7, #24
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}
 800a098:	20000c00 	.word	0x20000c00

0800a09c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b086      	sub	sp, #24
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	68db      	ldr	r3, [r3, #12]
 800a0aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d10b      	bne.n	800a0ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b6:	f383 8811 	msr	BASEPRI, r3
 800a0ba:	f3bf 8f6f 	isb	sy
 800a0be:	f3bf 8f4f 	dsb	sy
 800a0c2:	60fb      	str	r3, [r7, #12]
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop
 800a0c8:	e7fd      	b.n	800a0c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	3318      	adds	r3, #24
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f7fe fd86 	bl	8008be0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0d4:	4b1d      	ldr	r3, [pc, #116]	@ (800a14c <xTaskRemoveFromEventList+0xb0>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d11d      	bne.n	800a118 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	3304      	adds	r3, #4
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7fe fd7d 	bl	8008be0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ea:	4b19      	ldr	r3, [pc, #100]	@ (800a150 <xTaskRemoveFromEventList+0xb4>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d903      	bls.n	800a0fa <xTaskRemoveFromEventList+0x5e>
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f6:	4a16      	ldr	r2, [pc, #88]	@ (800a150 <xTaskRemoveFromEventList+0xb4>)
 800a0f8:	6013      	str	r3, [r2, #0]
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0fe:	4613      	mov	r3, r2
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	4413      	add	r3, r2
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	4a13      	ldr	r2, [pc, #76]	@ (800a154 <xTaskRemoveFromEventList+0xb8>)
 800a108:	441a      	add	r2, r3
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	3304      	adds	r3, #4
 800a10e:	4619      	mov	r1, r3
 800a110:	4610      	mov	r0, r2
 800a112:	f7fe fd08 	bl	8008b26 <vListInsertEnd>
 800a116:	e005      	b.n	800a124 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	3318      	adds	r3, #24
 800a11c:	4619      	mov	r1, r3
 800a11e:	480e      	ldr	r0, [pc, #56]	@ (800a158 <xTaskRemoveFromEventList+0xbc>)
 800a120:	f7fe fd01 	bl	8008b26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a128:	4b0c      	ldr	r3, [pc, #48]	@ (800a15c <xTaskRemoveFromEventList+0xc0>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a12e:	429a      	cmp	r2, r3
 800a130:	d905      	bls.n	800a13e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a132:	2301      	movs	r3, #1
 800a134:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a136:	4b0a      	ldr	r3, [pc, #40]	@ (800a160 <xTaskRemoveFromEventList+0xc4>)
 800a138:	2201      	movs	r2, #1
 800a13a:	601a      	str	r2, [r3, #0]
 800a13c:	e001      	b.n	800a142 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a13e:	2300      	movs	r3, #0
 800a140:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a142:	697b      	ldr	r3, [r7, #20]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3718      	adds	r7, #24
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}
 800a14c:	200010fc 	.word	0x200010fc
 800a150:	200010dc 	.word	0x200010dc
 800a154:	20000c04 	.word	0x20000c04
 800a158:	20001094 	.word	0x20001094
 800a15c:	20000c00 	.word	0x20000c00
 800a160:	200010e8 	.word	0x200010e8

0800a164 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a16c:	4b06      	ldr	r3, [pc, #24]	@ (800a188 <vTaskInternalSetTimeOutState+0x24>)
 800a16e:	681a      	ldr	r2, [r3, #0]
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a174:	4b05      	ldr	r3, [pc, #20]	@ (800a18c <vTaskInternalSetTimeOutState+0x28>)
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	605a      	str	r2, [r3, #4]
}
 800a17c:	bf00      	nop
 800a17e:	370c      	adds	r7, #12
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr
 800a188:	200010ec 	.word	0x200010ec
 800a18c:	200010d8 	.word	0x200010d8

0800a190 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b088      	sub	sp, #32
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d10b      	bne.n	800a1b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a4:	f383 8811 	msr	BASEPRI, r3
 800a1a8:	f3bf 8f6f 	isb	sy
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	613b      	str	r3, [r7, #16]
}
 800a1b2:	bf00      	nop
 800a1b4:	bf00      	nop
 800a1b6:	e7fd      	b.n	800a1b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d10b      	bne.n	800a1d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c2:	f383 8811 	msr	BASEPRI, r3
 800a1c6:	f3bf 8f6f 	isb	sy
 800a1ca:	f3bf 8f4f 	dsb	sy
 800a1ce:	60fb      	str	r3, [r7, #12]
}
 800a1d0:	bf00      	nop
 800a1d2:	bf00      	nop
 800a1d4:	e7fd      	b.n	800a1d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a1d6:	f001 f88f 	bl	800b2f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a1da:	4b1d      	ldr	r3, [pc, #116]	@ (800a250 <xTaskCheckForTimeOut+0xc0>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	69ba      	ldr	r2, [r7, #24]
 800a1e6:	1ad3      	subs	r3, r2, r3
 800a1e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1f2:	d102      	bne.n	800a1fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	61fb      	str	r3, [r7, #28]
 800a1f8:	e023      	b.n	800a242 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	4b15      	ldr	r3, [pc, #84]	@ (800a254 <xTaskCheckForTimeOut+0xc4>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	429a      	cmp	r2, r3
 800a204:	d007      	beq.n	800a216 <xTaskCheckForTimeOut+0x86>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	69ba      	ldr	r2, [r7, #24]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d302      	bcc.n	800a216 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a210:	2301      	movs	r3, #1
 800a212:	61fb      	str	r3, [r7, #28]
 800a214:	e015      	b.n	800a242 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d20b      	bcs.n	800a238 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	1ad2      	subs	r2, r2, r3
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f7ff ff99 	bl	800a164 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a232:	2300      	movs	r3, #0
 800a234:	61fb      	str	r3, [r7, #28]
 800a236:	e004      	b.n	800a242 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	2200      	movs	r2, #0
 800a23c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a23e:	2301      	movs	r3, #1
 800a240:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a242:	f001 f88b 	bl	800b35c <vPortExitCritical>

	return xReturn;
 800a246:	69fb      	ldr	r3, [r7, #28]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3720      	adds	r7, #32
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}
 800a250:	200010d8 	.word	0x200010d8
 800a254:	200010ec 	.word	0x200010ec

0800a258 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a258:	b480      	push	{r7}
 800a25a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a25c:	4b03      	ldr	r3, [pc, #12]	@ (800a26c <vTaskMissedYield+0x14>)
 800a25e:	2201      	movs	r2, #1
 800a260:	601a      	str	r2, [r3, #0]
}
 800a262:	bf00      	nop
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr
 800a26c:	200010e8 	.word	0x200010e8

0800a270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a278:	f000 f852 	bl	800a320 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a27c:	4b06      	ldr	r3, [pc, #24]	@ (800a298 <prvIdleTask+0x28>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b01      	cmp	r3, #1
 800a282:	d9f9      	bls.n	800a278 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a284:	4b05      	ldr	r3, [pc, #20]	@ (800a29c <prvIdleTask+0x2c>)
 800a286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a28a:	601a      	str	r2, [r3, #0]
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a294:	e7f0      	b.n	800a278 <prvIdleTask+0x8>
 800a296:	bf00      	nop
 800a298:	20000c04 	.word	0x20000c04
 800a29c:	e000ed04 	.word	0xe000ed04

0800a2a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	607b      	str	r3, [r7, #4]
 800a2aa:	e00c      	b.n	800a2c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	4a12      	ldr	r2, [pc, #72]	@ (800a300 <prvInitialiseTaskLists+0x60>)
 800a2b8:	4413      	add	r3, r2
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe fc06 	bl	8008acc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	607b      	str	r3, [r7, #4]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2b37      	cmp	r3, #55	@ 0x37
 800a2ca:	d9ef      	bls.n	800a2ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a2cc:	480d      	ldr	r0, [pc, #52]	@ (800a304 <prvInitialiseTaskLists+0x64>)
 800a2ce:	f7fe fbfd 	bl	8008acc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a2d2:	480d      	ldr	r0, [pc, #52]	@ (800a308 <prvInitialiseTaskLists+0x68>)
 800a2d4:	f7fe fbfa 	bl	8008acc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a2d8:	480c      	ldr	r0, [pc, #48]	@ (800a30c <prvInitialiseTaskLists+0x6c>)
 800a2da:	f7fe fbf7 	bl	8008acc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a2de:	480c      	ldr	r0, [pc, #48]	@ (800a310 <prvInitialiseTaskLists+0x70>)
 800a2e0:	f7fe fbf4 	bl	8008acc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a2e4:	480b      	ldr	r0, [pc, #44]	@ (800a314 <prvInitialiseTaskLists+0x74>)
 800a2e6:	f7fe fbf1 	bl	8008acc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a2ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a318 <prvInitialiseTaskLists+0x78>)
 800a2ec:	4a05      	ldr	r2, [pc, #20]	@ (800a304 <prvInitialiseTaskLists+0x64>)
 800a2ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a31c <prvInitialiseTaskLists+0x7c>)
 800a2f2:	4a05      	ldr	r2, [pc, #20]	@ (800a308 <prvInitialiseTaskLists+0x68>)
 800a2f4:	601a      	str	r2, [r3, #0]
}
 800a2f6:	bf00      	nop
 800a2f8:	3708      	adds	r7, #8
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	20000c04 	.word	0x20000c04
 800a304:	20001064 	.word	0x20001064
 800a308:	20001078 	.word	0x20001078
 800a30c:	20001094 	.word	0x20001094
 800a310:	200010a8 	.word	0x200010a8
 800a314:	200010c0 	.word	0x200010c0
 800a318:	2000108c 	.word	0x2000108c
 800a31c:	20001090 	.word	0x20001090

0800a320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b082      	sub	sp, #8
 800a324:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a326:	e019      	b.n	800a35c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a328:	f000 ffe6 	bl	800b2f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a32c:	4b10      	ldr	r3, [pc, #64]	@ (800a370 <prvCheckTasksWaitingTermination+0x50>)
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	68db      	ldr	r3, [r3, #12]
 800a332:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	3304      	adds	r3, #4
 800a338:	4618      	mov	r0, r3
 800a33a:	f7fe fc51 	bl	8008be0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a33e:	4b0d      	ldr	r3, [pc, #52]	@ (800a374 <prvCheckTasksWaitingTermination+0x54>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	3b01      	subs	r3, #1
 800a344:	4a0b      	ldr	r2, [pc, #44]	@ (800a374 <prvCheckTasksWaitingTermination+0x54>)
 800a346:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a348:	4b0b      	ldr	r3, [pc, #44]	@ (800a378 <prvCheckTasksWaitingTermination+0x58>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	3b01      	subs	r3, #1
 800a34e:	4a0a      	ldr	r2, [pc, #40]	@ (800a378 <prvCheckTasksWaitingTermination+0x58>)
 800a350:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a352:	f001 f803 	bl	800b35c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f000 f810 	bl	800a37c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a35c:	4b06      	ldr	r3, [pc, #24]	@ (800a378 <prvCheckTasksWaitingTermination+0x58>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d1e1      	bne.n	800a328 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a364:	bf00      	nop
 800a366:	bf00      	nop
 800a368:	3708      	adds	r7, #8
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	200010a8 	.word	0x200010a8
 800a374:	200010d4 	.word	0x200010d4
 800a378:	200010bc 	.word	0x200010bc

0800a37c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d108      	bne.n	800a3a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a392:	4618      	mov	r0, r3
 800a394:	f001 f9a0 	bl	800b6d8 <vPortFree>
				vPortFree( pxTCB );
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f001 f99d 	bl	800b6d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a39e:	e019      	b.n	800a3d4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	d103      	bne.n	800a3b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f001 f994 	bl	800b6d8 <vPortFree>
	}
 800a3b0:	e010      	b.n	800a3d4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a3b8:	2b02      	cmp	r3, #2
 800a3ba:	d00b      	beq.n	800a3d4 <prvDeleteTCB+0x58>
	__asm volatile
 800a3bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c0:	f383 8811 	msr	BASEPRI, r3
 800a3c4:	f3bf 8f6f 	isb	sy
 800a3c8:	f3bf 8f4f 	dsb	sy
 800a3cc:	60fb      	str	r3, [r7, #12]
}
 800a3ce:	bf00      	nop
 800a3d0:	bf00      	nop
 800a3d2:	e7fd      	b.n	800a3d0 <prvDeleteTCB+0x54>
	}
 800a3d4:	bf00      	nop
 800a3d6:	3710      	adds	r7, #16
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b083      	sub	sp, #12
 800a3e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a414 <prvResetNextTaskUnblockTime+0x38>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d104      	bne.n	800a3f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a3ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a418 <prvResetNextTaskUnblockTime+0x3c>)
 800a3ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a3f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a3f4:	e008      	b.n	800a408 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3f6:	4b07      	ldr	r3, [pc, #28]	@ (800a414 <prvResetNextTaskUnblockTime+0x38>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	4a04      	ldr	r2, [pc, #16]	@ (800a418 <prvResetNextTaskUnblockTime+0x3c>)
 800a406:	6013      	str	r3, [r2, #0]
}
 800a408:	bf00      	nop
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr
 800a414:	2000108c 	.word	0x2000108c
 800a418:	200010f4 	.word	0x200010f4

0800a41c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a41c:	b480      	push	{r7}
 800a41e:	b083      	sub	sp, #12
 800a420:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a422:	4b05      	ldr	r3, [pc, #20]	@ (800a438 <xTaskGetCurrentTaskHandle+0x1c>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a428:	687b      	ldr	r3, [r7, #4]
	}
 800a42a:	4618      	mov	r0, r3
 800a42c:	370c      	adds	r7, #12
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr
 800a436:	bf00      	nop
 800a438:	20000c00 	.word	0x20000c00

0800a43c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a442:	4b0b      	ldr	r3, [pc, #44]	@ (800a470 <xTaskGetSchedulerState+0x34>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d102      	bne.n	800a450 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a44a:	2301      	movs	r3, #1
 800a44c:	607b      	str	r3, [r7, #4]
 800a44e:	e008      	b.n	800a462 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a450:	4b08      	ldr	r3, [pc, #32]	@ (800a474 <xTaskGetSchedulerState+0x38>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d102      	bne.n	800a45e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a458:	2302      	movs	r3, #2
 800a45a:	607b      	str	r3, [r7, #4]
 800a45c:	e001      	b.n	800a462 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a45e:	2300      	movs	r3, #0
 800a460:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a462:	687b      	ldr	r3, [r7, #4]
	}
 800a464:	4618      	mov	r0, r3
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr
 800a470:	200010e0 	.word	0x200010e0
 800a474:	200010fc 	.word	0x200010fc

0800a478 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b086      	sub	sp, #24
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a484:	2300      	movs	r3, #0
 800a486:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d058      	beq.n	800a540 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a48e:	4b2f      	ldr	r3, [pc, #188]	@ (800a54c <xTaskPriorityDisinherit+0xd4>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	693a      	ldr	r2, [r7, #16]
 800a494:	429a      	cmp	r2, r3
 800a496:	d00b      	beq.n	800a4b0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a49c:	f383 8811 	msr	BASEPRI, r3
 800a4a0:	f3bf 8f6f 	isb	sy
 800a4a4:	f3bf 8f4f 	dsb	sy
 800a4a8:	60fb      	str	r3, [r7, #12]
}
 800a4aa:	bf00      	nop
 800a4ac:	bf00      	nop
 800a4ae:	e7fd      	b.n	800a4ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d10b      	bne.n	800a4d0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4bc:	f383 8811 	msr	BASEPRI, r3
 800a4c0:	f3bf 8f6f 	isb	sy
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	60bb      	str	r3, [r7, #8]
}
 800a4ca:	bf00      	nop
 800a4cc:	bf00      	nop
 800a4ce:	e7fd      	b.n	800a4cc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4d4:	1e5a      	subs	r2, r3, #1
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d02c      	beq.n	800a540 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d128      	bne.n	800a540 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	3304      	adds	r3, #4
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7fe fb74 	bl	8008be0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a504:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a510:	4b0f      	ldr	r3, [pc, #60]	@ (800a550 <xTaskPriorityDisinherit+0xd8>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	429a      	cmp	r2, r3
 800a516:	d903      	bls.n	800a520 <xTaskPriorityDisinherit+0xa8>
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a51c:	4a0c      	ldr	r2, [pc, #48]	@ (800a550 <xTaskPriorityDisinherit+0xd8>)
 800a51e:	6013      	str	r3, [r2, #0]
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a524:	4613      	mov	r3, r2
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	4413      	add	r3, r2
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	4a09      	ldr	r2, [pc, #36]	@ (800a554 <xTaskPriorityDisinherit+0xdc>)
 800a52e:	441a      	add	r2, r3
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	3304      	adds	r3, #4
 800a534:	4619      	mov	r1, r3
 800a536:	4610      	mov	r0, r2
 800a538:	f7fe faf5 	bl	8008b26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a53c:	2301      	movs	r3, #1
 800a53e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a540:	697b      	ldr	r3, [r7, #20]
	}
 800a542:	4618      	mov	r0, r3
 800a544:	3718      	adds	r7, #24
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	20000c00 	.word	0x20000c00
 800a550:	200010dc 	.word	0x200010dc
 800a554:	20000c04 	.word	0x20000c04

0800a558 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b086      	sub	sp, #24
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
 800a564:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a566:	f000 fec7 	bl	800b2f8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a56a:	4b26      	ldr	r3, [pc, #152]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a572:	b2db      	uxtb	r3, r3
 800a574:	2b02      	cmp	r3, #2
 800a576:	d01a      	beq.n	800a5ae <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a578:	4b22      	ldr	r3, [pc, #136]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	43d2      	mvns	r2, r2
 800a582:	400a      	ands	r2, r1
 800a584:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a586:	4b1f      	ldr	r3, [pc, #124]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	2201      	movs	r2, #1
 800a58c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d00b      	beq.n	800a5ae <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a596:	2101      	movs	r1, #1
 800a598:	6838      	ldr	r0, [r7, #0]
 800a59a:	f000 f9d1 	bl	800a940 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a59e:	4b1a      	ldr	r3, [pc, #104]	@ (800a608 <xTaskNotifyWait+0xb0>)
 800a5a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a4:	601a      	str	r2, [r3, #0]
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a5ae:	f000 fed5 	bl	800b35c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a5b2:	f000 fea1 	bl	800b2f8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d004      	beq.n	800a5c6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a5bc:	4b11      	ldr	r3, [pc, #68]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b02      	cmp	r3, #2
 800a5d2:	d002      	beq.n	800a5da <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	617b      	str	r3, [r7, #20]
 800a5d8:	e008      	b.n	800a5ec <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a5da:	4b0a      	ldr	r3, [pc, #40]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a5e0:	68ba      	ldr	r2, [r7, #8]
 800a5e2:	43d2      	mvns	r2, r2
 800a5e4:	400a      	ands	r2, r1
 800a5e6:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a5ec:	4b05      	ldr	r3, [pc, #20]	@ (800a604 <xTaskNotifyWait+0xac>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 800a5f6:	f000 feb1 	bl	800b35c <vPortExitCritical>

		return xReturn;
 800a5fa:	697b      	ldr	r3, [r7, #20]
	}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3718      	adds	r7, #24
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	20000c00 	.word	0x20000c00
 800a608:	e000ed04 	.word	0xe000ed04

0800a60c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b08a      	sub	sp, #40	@ 0x28
 800a610:	af00      	add	r7, sp, #0
 800a612:	60f8      	str	r0, [r7, #12]
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	603b      	str	r3, [r7, #0]
 800a618:	4613      	mov	r3, r2
 800a61a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a61c:	2301      	movs	r3, #1
 800a61e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d10b      	bne.n	800a63e <xTaskGenericNotify+0x32>
	__asm volatile
 800a626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a62a:	f383 8811 	msr	BASEPRI, r3
 800a62e:	f3bf 8f6f 	isb	sy
 800a632:	f3bf 8f4f 	dsb	sy
 800a636:	61bb      	str	r3, [r7, #24]
}
 800a638:	bf00      	nop
 800a63a:	bf00      	nop
 800a63c:	e7fd      	b.n	800a63a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a642:	f000 fe59 	bl	800b2f8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d003      	beq.n	800a654 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a64c:	6a3b      	ldr	r3, [r7, #32]
 800a64e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a654:	6a3b      	ldr	r3, [r7, #32]
 800a656:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a65a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a65c:	6a3b      	ldr	r3, [r7, #32]
 800a65e:	2202      	movs	r2, #2
 800a660:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800a664:	79fb      	ldrb	r3, [r7, #7]
 800a666:	2b04      	cmp	r3, #4
 800a668:	d827      	bhi.n	800a6ba <xTaskGenericNotify+0xae>
 800a66a:	a201      	add	r2, pc, #4	@ (adr r2, 800a670 <xTaskGenericNotify+0x64>)
 800a66c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a670:	0800a6dd 	.word	0x0800a6dd
 800a674:	0800a685 	.word	0x0800a685
 800a678:	0800a693 	.word	0x0800a693
 800a67c:	0800a69f 	.word	0x0800a69f
 800a680:	0800a6a7 	.word	0x0800a6a7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a684:	6a3b      	ldr	r3, [r7, #32]
 800a686:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	431a      	orrs	r2, r3
 800a68c:	6a3b      	ldr	r3, [r7, #32]
 800a68e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800a690:	e027      	b.n	800a6e2 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a696:	1c5a      	adds	r2, r3, #1
 800a698:	6a3b      	ldr	r3, [r7, #32]
 800a69a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800a69c:	e021      	b.n	800a6e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a69e:	6a3b      	ldr	r3, [r7, #32]
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800a6a4:	e01d      	b.n	800a6e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a6a6:	7ffb      	ldrb	r3, [r7, #31]
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d003      	beq.n	800a6b4 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a6ac:	6a3b      	ldr	r3, [r7, #32]
 800a6ae:	68ba      	ldr	r2, [r7, #8]
 800a6b0:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a6b2:	e016      	b.n	800a6e2 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800a6b8:	e013      	b.n	800a6e2 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a6ba:	6a3b      	ldr	r3, [r7, #32]
 800a6bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6c2:	d00d      	beq.n	800a6e0 <xTaskGenericNotify+0xd4>
	__asm volatile
 800a6c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	617b      	str	r3, [r7, #20]
}
 800a6d6:	bf00      	nop
 800a6d8:	bf00      	nop
 800a6da:	e7fd      	b.n	800a6d8 <xTaskGenericNotify+0xcc>
					break;
 800a6dc:	bf00      	nop
 800a6de:	e000      	b.n	800a6e2 <xTaskGenericNotify+0xd6>

					break;
 800a6e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a6e2:	7ffb      	ldrb	r3, [r7, #31]
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d13b      	bne.n	800a760 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6e8:	6a3b      	ldr	r3, [r7, #32]
 800a6ea:	3304      	adds	r3, #4
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7fe fa77 	bl	8008be0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a6f2:	6a3b      	ldr	r3, [r7, #32]
 800a6f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6f6:	4b1e      	ldr	r3, [pc, #120]	@ (800a770 <xTaskGenericNotify+0x164>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	429a      	cmp	r2, r3
 800a6fc:	d903      	bls.n	800a706 <xTaskGenericNotify+0xfa>
 800a6fe:	6a3b      	ldr	r3, [r7, #32]
 800a700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a702:	4a1b      	ldr	r2, [pc, #108]	@ (800a770 <xTaskGenericNotify+0x164>)
 800a704:	6013      	str	r3, [r2, #0]
 800a706:	6a3b      	ldr	r3, [r7, #32]
 800a708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a70a:	4613      	mov	r3, r2
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	4413      	add	r3, r2
 800a710:	009b      	lsls	r3, r3, #2
 800a712:	4a18      	ldr	r2, [pc, #96]	@ (800a774 <xTaskGenericNotify+0x168>)
 800a714:	441a      	add	r2, r3
 800a716:	6a3b      	ldr	r3, [r7, #32]
 800a718:	3304      	adds	r3, #4
 800a71a:	4619      	mov	r1, r3
 800a71c:	4610      	mov	r0, r2
 800a71e:	f7fe fa02 	bl	8008b26 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a722:	6a3b      	ldr	r3, [r7, #32]
 800a724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a726:	2b00      	cmp	r3, #0
 800a728:	d00b      	beq.n	800a742 <xTaskGenericNotify+0x136>
	__asm volatile
 800a72a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a72e:	f383 8811 	msr	BASEPRI, r3
 800a732:	f3bf 8f6f 	isb	sy
 800a736:	f3bf 8f4f 	dsb	sy
 800a73a:	613b      	str	r3, [r7, #16]
}
 800a73c:	bf00      	nop
 800a73e:	bf00      	nop
 800a740:	e7fd      	b.n	800a73e <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a742:	6a3b      	ldr	r3, [r7, #32]
 800a744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a746:	4b0c      	ldr	r3, [pc, #48]	@ (800a778 <xTaskGenericNotify+0x16c>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d907      	bls.n	800a760 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a750:	4b0a      	ldr	r3, [pc, #40]	@ (800a77c <xTaskGenericNotify+0x170>)
 800a752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a756:	601a      	str	r2, [r3, #0]
 800a758:	f3bf 8f4f 	dsb	sy
 800a75c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a760:	f000 fdfc 	bl	800b35c <vPortExitCritical>

		return xReturn;
 800a764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a766:	4618      	mov	r0, r3
 800a768:	3728      	adds	r7, #40	@ 0x28
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	200010dc 	.word	0x200010dc
 800a774:	20000c04 	.word	0x20000c04
 800a778:	20000c00 	.word	0x20000c00
 800a77c:	e000ed04 	.word	0xe000ed04

0800a780 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a780:	b580      	push	{r7, lr}
 800a782:	b08e      	sub	sp, #56	@ 0x38
 800a784:	af00      	add	r7, sp, #0
 800a786:	60f8      	str	r0, [r7, #12]
 800a788:	60b9      	str	r1, [r7, #8]
 800a78a:	603b      	str	r3, [r7, #0]
 800a78c:	4613      	mov	r3, r2
 800a78e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a790:	2301      	movs	r3, #1
 800a792:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d10b      	bne.n	800a7b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800a79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a79e:	f383 8811 	msr	BASEPRI, r3
 800a7a2:	f3bf 8f6f 	isb	sy
 800a7a6:	f3bf 8f4f 	dsb	sy
 800a7aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a7ac:	bf00      	nop
 800a7ae:	bf00      	nop
 800a7b0:	e7fd      	b.n	800a7ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a7b2:	f000 fe81 	bl	800b4b8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800a7ba:	f3ef 8211 	mrs	r2, BASEPRI
 800a7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c2:	f383 8811 	msr	BASEPRI, r3
 800a7c6:	f3bf 8f6f 	isb	sy
 800a7ca:	f3bf 8f4f 	dsb	sy
 800a7ce:	623a      	str	r2, [r7, #32]
 800a7d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a7d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a7d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d003      	beq.n	800a7e4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a7e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a7ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f0:	2202      	movs	r2, #2
 800a7f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800a7f6:	79fb      	ldrb	r3, [r7, #7]
 800a7f8:	2b04      	cmp	r3, #4
 800a7fa:	d829      	bhi.n	800a850 <xTaskGenericNotifyFromISR+0xd0>
 800a7fc:	a201      	add	r2, pc, #4	@ (adr r2, 800a804 <xTaskGenericNotifyFromISR+0x84>)
 800a7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a802:	bf00      	nop
 800a804:	0800a873 	.word	0x0800a873
 800a808:	0800a819 	.word	0x0800a819
 800a80c:	0800a827 	.word	0x0800a827
 800a810:	0800a833 	.word	0x0800a833
 800a814:	0800a83b 	.word	0x0800a83b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	431a      	orrs	r2, r3
 800a820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a822:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800a824:	e028      	b.n	800a878 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a82a:	1c5a      	adds	r2, r3, #1
 800a82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a82e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800a830:	e022      	b.n	800a878 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800a838:	e01e      	b.n	800a878 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a83a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a83e:	2b02      	cmp	r3, #2
 800a840:	d003      	beq.n	800a84a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a844:	68ba      	ldr	r2, [r7, #8]
 800a846:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a848:	e016      	b.n	800a878 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800a84a:	2300      	movs	r3, #0
 800a84c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800a84e:	e013      	b.n	800a878 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a854:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a858:	d00d      	beq.n	800a876 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800a85a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85e:	f383 8811 	msr	BASEPRI, r3
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	f3bf 8f4f 	dsb	sy
 800a86a:	61bb      	str	r3, [r7, #24]
}
 800a86c:	bf00      	nop
 800a86e:	bf00      	nop
 800a870:	e7fd      	b.n	800a86e <xTaskGenericNotifyFromISR+0xee>
					break;
 800a872:	bf00      	nop
 800a874:	e000      	b.n	800a878 <xTaskGenericNotifyFromISR+0xf8>
					break;
 800a876:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a878:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d147      	bne.n	800a910 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a884:	2b00      	cmp	r3, #0
 800a886:	d00b      	beq.n	800a8a0 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 800a888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a88c:	f383 8811 	msr	BASEPRI, r3
 800a890:	f3bf 8f6f 	isb	sy
 800a894:	f3bf 8f4f 	dsb	sy
 800a898:	617b      	str	r3, [r7, #20]
}
 800a89a:	bf00      	nop
 800a89c:	bf00      	nop
 800a89e:	e7fd      	b.n	800a89c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8a0:	4b21      	ldr	r3, [pc, #132]	@ (800a928 <xTaskGenericNotifyFromISR+0x1a8>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d11d      	bne.n	800a8e4 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8aa:	3304      	adds	r3, #4
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	f7fe f997 	bl	8008be0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8b6:	4b1d      	ldr	r3, [pc, #116]	@ (800a92c <xTaskGenericNotifyFromISR+0x1ac>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d903      	bls.n	800a8c6 <xTaskGenericNotifyFromISR+0x146>
 800a8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8c2:	4a1a      	ldr	r2, [pc, #104]	@ (800a92c <xTaskGenericNotifyFromISR+0x1ac>)
 800a8c4:	6013      	str	r3, [r2, #0]
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	4413      	add	r3, r2
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	4a17      	ldr	r2, [pc, #92]	@ (800a930 <xTaskGenericNotifyFromISR+0x1b0>)
 800a8d4:	441a      	add	r2, r3
 800a8d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d8:	3304      	adds	r3, #4
 800a8da:	4619      	mov	r1, r3
 800a8dc:	4610      	mov	r0, r2
 800a8de:	f7fe f922 	bl	8008b26 <vListInsertEnd>
 800a8e2:	e005      	b.n	800a8f0 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e6:	3318      	adds	r3, #24
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4812      	ldr	r0, [pc, #72]	@ (800a934 <xTaskGenericNotifyFromISR+0x1b4>)
 800a8ec:	f7fe f91b 	bl	8008b26 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8f4:	4b10      	ldr	r3, [pc, #64]	@ (800a938 <xTaskGenericNotifyFromISR+0x1b8>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d908      	bls.n	800a910 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a8fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a900:	2b00      	cmp	r3, #0
 800a902:	d002      	beq.n	800a90a <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a906:	2201      	movs	r2, #1
 800a908:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a90a:	4b0c      	ldr	r3, [pc, #48]	@ (800a93c <xTaskGenericNotifyFromISR+0x1bc>)
 800a90c:	2201      	movs	r2, #1
 800a90e:	601a      	str	r2, [r3, #0]
 800a910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a912:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	f383 8811 	msr	BASEPRI, r3
}
 800a91a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a91c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800a91e:	4618      	mov	r0, r3
 800a920:	3738      	adds	r7, #56	@ 0x38
 800a922:	46bd      	mov	sp, r7
 800a924:	bd80      	pop	{r7, pc}
 800a926:	bf00      	nop
 800a928:	200010fc 	.word	0x200010fc
 800a92c:	200010dc 	.word	0x200010dc
 800a930:	20000c04 	.word	0x20000c04
 800a934:	20001094 	.word	0x20001094
 800a938:	20000c00 	.word	0x20000c00
 800a93c:	200010e8 	.word	0x200010e8

0800a940 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a94a:	4b21      	ldr	r3, [pc, #132]	@ (800a9d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a950:	4b20      	ldr	r3, [pc, #128]	@ (800a9d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	3304      	adds	r3, #4
 800a956:	4618      	mov	r0, r3
 800a958:	f7fe f942 	bl	8008be0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a962:	d10a      	bne.n	800a97a <prvAddCurrentTaskToDelayedList+0x3a>
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d007      	beq.n	800a97a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a96a:	4b1a      	ldr	r3, [pc, #104]	@ (800a9d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	3304      	adds	r3, #4
 800a970:	4619      	mov	r1, r3
 800a972:	4819      	ldr	r0, [pc, #100]	@ (800a9d8 <prvAddCurrentTaskToDelayedList+0x98>)
 800a974:	f7fe f8d7 	bl	8008b26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a978:	e026      	b.n	800a9c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4413      	add	r3, r2
 800a980:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a982:	4b14      	ldr	r3, [pc, #80]	@ (800a9d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	68ba      	ldr	r2, [r7, #8]
 800a988:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d209      	bcs.n	800a9a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a992:	4b12      	ldr	r3, [pc, #72]	@ (800a9dc <prvAddCurrentTaskToDelayedList+0x9c>)
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	4b0f      	ldr	r3, [pc, #60]	@ (800a9d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	3304      	adds	r3, #4
 800a99c:	4619      	mov	r1, r3
 800a99e:	4610      	mov	r0, r2
 800a9a0:	f7fe f8e5 	bl	8008b6e <vListInsert>
}
 800a9a4:	e010      	b.n	800a9c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9a6:	4b0e      	ldr	r3, [pc, #56]	@ (800a9e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a9a8:	681a      	ldr	r2, [r3, #0]
 800a9aa:	4b0a      	ldr	r3, [pc, #40]	@ (800a9d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	3304      	adds	r3, #4
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	4610      	mov	r0, r2
 800a9b4:	f7fe f8db 	bl	8008b6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a9b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	68ba      	ldr	r2, [r7, #8]
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d202      	bcs.n	800a9c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a9c2:	4a08      	ldr	r2, [pc, #32]	@ (800a9e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	6013      	str	r3, [r2, #0]
}
 800a9c8:	bf00      	nop
 800a9ca:	3710      	adds	r7, #16
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}
 800a9d0:	200010d8 	.word	0x200010d8
 800a9d4:	20000c00 	.word	0x20000c00
 800a9d8:	200010c0 	.word	0x200010c0
 800a9dc:	20001090 	.word	0x20001090
 800a9e0:	2000108c 	.word	0x2000108c
 800a9e4:	200010f4 	.word	0x200010f4

0800a9e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b08a      	sub	sp, #40	@ 0x28
 800a9ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a9f2:	f000 fb13 	bl	800b01c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a9f6:	4b1d      	ldr	r3, [pc, #116]	@ (800aa6c <xTimerCreateTimerTask+0x84>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d021      	beq.n	800aa42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aa02:	2300      	movs	r3, #0
 800aa04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aa06:	1d3a      	adds	r2, r7, #4
 800aa08:	f107 0108 	add.w	r1, r7, #8
 800aa0c:	f107 030c 	add.w	r3, r7, #12
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7fe f841 	bl	8008a98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aa16:	6879      	ldr	r1, [r7, #4]
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	9202      	str	r2, [sp, #8]
 800aa1e:	9301      	str	r3, [sp, #4]
 800aa20:	2302      	movs	r3, #2
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	2300      	movs	r3, #0
 800aa26:	460a      	mov	r2, r1
 800aa28:	4911      	ldr	r1, [pc, #68]	@ (800aa70 <xTimerCreateTimerTask+0x88>)
 800aa2a:	4812      	ldr	r0, [pc, #72]	@ (800aa74 <xTimerCreateTimerTask+0x8c>)
 800aa2c:	f7fe feba 	bl	80097a4 <xTaskCreateStatic>
 800aa30:	4603      	mov	r3, r0
 800aa32:	4a11      	ldr	r2, [pc, #68]	@ (800aa78 <xTimerCreateTimerTask+0x90>)
 800aa34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aa36:	4b10      	ldr	r3, [pc, #64]	@ (800aa78 <xTimerCreateTimerTask+0x90>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d001      	beq.n	800aa42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10b      	bne.n	800aa60 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800aa48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	613b      	str	r3, [r7, #16]
}
 800aa5a:	bf00      	nop
 800aa5c:	bf00      	nop
 800aa5e:	e7fd      	b.n	800aa5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aa60:	697b      	ldr	r3, [r7, #20]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3718      	adds	r7, #24
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	20001130 	.word	0x20001130
 800aa70:	0800ba00 	.word	0x0800ba00
 800aa74:	0800abb5 	.word	0x0800abb5
 800aa78:	20001134 	.word	0x20001134

0800aa7c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b08a      	sub	sp, #40	@ 0x28
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	607a      	str	r2, [r7, #4]
 800aa88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d10b      	bne.n	800aaac <xTimerGenericCommand+0x30>
	__asm volatile
 800aa94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa98:	f383 8811 	msr	BASEPRI, r3
 800aa9c:	f3bf 8f6f 	isb	sy
 800aaa0:	f3bf 8f4f 	dsb	sy
 800aaa4:	623b      	str	r3, [r7, #32]
}
 800aaa6:	bf00      	nop
 800aaa8:	bf00      	nop
 800aaaa:	e7fd      	b.n	800aaa8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aaac:	4b19      	ldr	r3, [pc, #100]	@ (800ab14 <xTimerGenericCommand+0x98>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d02a      	beq.n	800ab0a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	2b05      	cmp	r3, #5
 800aac4:	dc18      	bgt.n	800aaf8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aac6:	f7ff fcb9 	bl	800a43c <xTaskGetSchedulerState>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b02      	cmp	r3, #2
 800aace:	d109      	bne.n	800aae4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aad0:	4b10      	ldr	r3, [pc, #64]	@ (800ab14 <xTimerGenericCommand+0x98>)
 800aad2:	6818      	ldr	r0, [r3, #0]
 800aad4:	f107 0110 	add.w	r1, r7, #16
 800aad8:	2300      	movs	r3, #0
 800aada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aadc:	f7fe f9f0 	bl	8008ec0 <xQueueGenericSend>
 800aae0:	6278      	str	r0, [r7, #36]	@ 0x24
 800aae2:	e012      	b.n	800ab0a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aae4:	4b0b      	ldr	r3, [pc, #44]	@ (800ab14 <xTimerGenericCommand+0x98>)
 800aae6:	6818      	ldr	r0, [r3, #0]
 800aae8:	f107 0110 	add.w	r1, r7, #16
 800aaec:	2300      	movs	r3, #0
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f7fe f9e6 	bl	8008ec0 <xQueueGenericSend>
 800aaf4:	6278      	str	r0, [r7, #36]	@ 0x24
 800aaf6:	e008      	b.n	800ab0a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aaf8:	4b06      	ldr	r3, [pc, #24]	@ (800ab14 <xTimerGenericCommand+0x98>)
 800aafa:	6818      	ldr	r0, [r3, #0]
 800aafc:	f107 0110 	add.w	r1, r7, #16
 800ab00:	2300      	movs	r3, #0
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	f7fe fade 	bl	80090c4 <xQueueGenericSendFromISR>
 800ab08:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ab0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3728      	adds	r7, #40	@ 0x28
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	20001130 	.word	0x20001130

0800ab18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b088      	sub	sp, #32
 800ab1c:	af02      	add	r7, sp, #8
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab22:	4b23      	ldr	r3, [pc, #140]	@ (800abb0 <prvProcessExpiredTimer+0x98>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	68db      	ldr	r3, [r3, #12]
 800ab28:	68db      	ldr	r3, [r3, #12]
 800ab2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	3304      	adds	r3, #4
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7fe f855 	bl	8008be0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab3c:	f003 0304 	and.w	r3, r3, #4
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d023      	beq.n	800ab8c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	699a      	ldr	r2, [r3, #24]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	18d1      	adds	r1, r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	683a      	ldr	r2, [r7, #0]
 800ab50:	6978      	ldr	r0, [r7, #20]
 800ab52:	f000 f8d5 	bl	800ad00 <prvInsertTimerInActiveList>
 800ab56:	4603      	mov	r3, r0
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d020      	beq.n	800ab9e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	2300      	movs	r3, #0
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	2100      	movs	r1, #0
 800ab66:	6978      	ldr	r0, [r7, #20]
 800ab68:	f7ff ff88 	bl	800aa7c <xTimerGenericCommand>
 800ab6c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d114      	bne.n	800ab9e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ab74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab78:	f383 8811 	msr	BASEPRI, r3
 800ab7c:	f3bf 8f6f 	isb	sy
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	60fb      	str	r3, [r7, #12]
}
 800ab86:	bf00      	nop
 800ab88:	bf00      	nop
 800ab8a:	e7fd      	b.n	800ab88 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab92:	f023 0301 	bic.w	r3, r3, #1
 800ab96:	b2da      	uxtb	r2, r3
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	6a1b      	ldr	r3, [r3, #32]
 800aba2:	6978      	ldr	r0, [r7, #20]
 800aba4:	4798      	blx	r3
}
 800aba6:	bf00      	nop
 800aba8:	3718      	adds	r7, #24
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	20001128 	.word	0x20001128

0800abb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abbc:	f107 0308 	add.w	r3, r7, #8
 800abc0:	4618      	mov	r0, r3
 800abc2:	f000 f859 	bl	800ac78 <prvGetNextExpireTime>
 800abc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	4619      	mov	r1, r3
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f000 f805 	bl	800abdc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800abd2:	f000 f8d7 	bl	800ad84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abd6:	bf00      	nop
 800abd8:	e7f0      	b.n	800abbc <prvTimerTask+0x8>
	...

0800abdc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800abe6:	f7ff f821 	bl	8009c2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800abea:	f107 0308 	add.w	r3, r7, #8
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 f866 	bl	800acc0 <prvSampleTimeNow>
 800abf4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d130      	bne.n	800ac5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d10a      	bne.n	800ac18 <prvProcessTimerOrBlockTask+0x3c>
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d806      	bhi.n	800ac18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ac0a:	f7ff f81d 	bl	8009c48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ac0e:	68f9      	ldr	r1, [r7, #12]
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f7ff ff81 	bl	800ab18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ac16:	e024      	b.n	800ac62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d008      	beq.n	800ac30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ac1e:	4b13      	ldr	r3, [pc, #76]	@ (800ac6c <prvProcessTimerOrBlockTask+0x90>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d101      	bne.n	800ac2c <prvProcessTimerOrBlockTask+0x50>
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e000      	b.n	800ac2e <prvProcessTimerOrBlockTask+0x52>
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ac30:	4b0f      	ldr	r3, [pc, #60]	@ (800ac70 <prvProcessTimerOrBlockTask+0x94>)
 800ac32:	6818      	ldr	r0, [r3, #0]
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	1ad3      	subs	r3, r2, r3
 800ac3a:	683a      	ldr	r2, [r7, #0]
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	f7fe fd7d 	bl	800973c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ac42:	f7ff f801 	bl	8009c48 <xTaskResumeAll>
 800ac46:	4603      	mov	r3, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d10a      	bne.n	800ac62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ac4c:	4b09      	ldr	r3, [pc, #36]	@ (800ac74 <prvProcessTimerOrBlockTask+0x98>)
 800ac4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	f3bf 8f4f 	dsb	sy
 800ac58:	f3bf 8f6f 	isb	sy
}
 800ac5c:	e001      	b.n	800ac62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ac5e:	f7fe fff3 	bl	8009c48 <xTaskResumeAll>
}
 800ac62:	bf00      	nop
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	2000112c 	.word	0x2000112c
 800ac70:	20001130 	.word	0x20001130
 800ac74:	e000ed04 	.word	0xe000ed04

0800ac78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b085      	sub	sp, #20
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac80:	4b0e      	ldr	r3, [pc, #56]	@ (800acbc <prvGetNextExpireTime+0x44>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d101      	bne.n	800ac8e <prvGetNextExpireTime+0x16>
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	e000      	b.n	800ac90 <prvGetNextExpireTime+0x18>
 800ac8e:	2200      	movs	r2, #0
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d105      	bne.n	800aca8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac9c:	4b07      	ldr	r3, [pc, #28]	@ (800acbc <prvGetNextExpireTime+0x44>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	68db      	ldr	r3, [r3, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	60fb      	str	r3, [r7, #12]
 800aca6:	e001      	b.n	800acac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aca8:	2300      	movs	r3, #0
 800acaa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800acac:	68fb      	ldr	r3, [r7, #12]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3714      	adds	r7, #20
 800acb2:	46bd      	mov	sp, r7
 800acb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb8:	4770      	bx	lr
 800acba:	bf00      	nop
 800acbc:	20001128 	.word	0x20001128

0800acc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800acc8:	f7ff f85c 	bl	8009d84 <xTaskGetTickCount>
 800accc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800acce:	4b0b      	ldr	r3, [pc, #44]	@ (800acfc <prvSampleTimeNow+0x3c>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d205      	bcs.n	800ace4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800acd8:	f000 f93a 	bl	800af50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2201      	movs	r2, #1
 800ace0:	601a      	str	r2, [r3, #0]
 800ace2:	e002      	b.n	800acea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800acea:	4a04      	ldr	r2, [pc, #16]	@ (800acfc <prvSampleTimeNow+0x3c>)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800acf0:	68fb      	ldr	r3, [r7, #12]
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	20001138 	.word	0x20001138

0800ad00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b086      	sub	sp, #24
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	607a      	str	r2, [r7, #4]
 800ad0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	68ba      	ldr	r2, [r7, #8]
 800ad16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	68fa      	ldr	r2, [r7, #12]
 800ad1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ad1e:	68ba      	ldr	r2, [r7, #8]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d812      	bhi.n	800ad4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad26:	687a      	ldr	r2, [r7, #4]
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	1ad2      	subs	r2, r2, r3
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	699b      	ldr	r3, [r3, #24]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d302      	bcc.n	800ad3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ad34:	2301      	movs	r3, #1
 800ad36:	617b      	str	r3, [r7, #20]
 800ad38:	e01b      	b.n	800ad72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ad3a:	4b10      	ldr	r3, [pc, #64]	@ (800ad7c <prvInsertTimerInActiveList+0x7c>)
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	3304      	adds	r3, #4
 800ad42:	4619      	mov	r1, r3
 800ad44:	4610      	mov	r0, r2
 800ad46:	f7fd ff12 	bl	8008b6e <vListInsert>
 800ad4a:	e012      	b.n	800ad72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d206      	bcs.n	800ad62 <prvInsertTimerInActiveList+0x62>
 800ad54:	68ba      	ldr	r2, [r7, #8]
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	429a      	cmp	r2, r3
 800ad5a:	d302      	bcc.n	800ad62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	617b      	str	r3, [r7, #20]
 800ad60:	e007      	b.n	800ad72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad62:	4b07      	ldr	r3, [pc, #28]	@ (800ad80 <prvInsertTimerInActiveList+0x80>)
 800ad64:	681a      	ldr	r2, [r3, #0]
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	3304      	adds	r3, #4
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	4610      	mov	r0, r2
 800ad6e:	f7fd fefe 	bl	8008b6e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ad72:	697b      	ldr	r3, [r7, #20]
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3718      	adds	r7, #24
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	2000112c 	.word	0x2000112c
 800ad80:	20001128 	.word	0x20001128

0800ad84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b08e      	sub	sp, #56	@ 0x38
 800ad88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad8a:	e0ce      	b.n	800af2a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	da19      	bge.n	800adc6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ad92:	1d3b      	adds	r3, r7, #4
 800ad94:	3304      	adds	r3, #4
 800ad96:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ad98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10b      	bne.n	800adb6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	61fb      	str	r3, [r7, #28]
}
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
 800adb4:	e7fd      	b.n	800adb2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800adb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adbc:	6850      	ldr	r0, [r2, #4]
 800adbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adc0:	6892      	ldr	r2, [r2, #8]
 800adc2:	4611      	mov	r1, r2
 800adc4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	f2c0 80ae 	blt.w	800af2a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800add2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add4:	695b      	ldr	r3, [r3, #20]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d004      	beq.n	800ade4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800adda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800addc:	3304      	adds	r3, #4
 800adde:	4618      	mov	r0, r3
 800ade0:	f7fd fefe 	bl	8008be0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ade4:	463b      	mov	r3, r7
 800ade6:	4618      	mov	r0, r3
 800ade8:	f7ff ff6a 	bl	800acc0 <prvSampleTimeNow>
 800adec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2b09      	cmp	r3, #9
 800adf2:	f200 8097 	bhi.w	800af24 <prvProcessReceivedCommands+0x1a0>
 800adf6:	a201      	add	r2, pc, #4	@ (adr r2, 800adfc <prvProcessReceivedCommands+0x78>)
 800adf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adfc:	0800ae25 	.word	0x0800ae25
 800ae00:	0800ae25 	.word	0x0800ae25
 800ae04:	0800ae25 	.word	0x0800ae25
 800ae08:	0800ae9b 	.word	0x0800ae9b
 800ae0c:	0800aeaf 	.word	0x0800aeaf
 800ae10:	0800aefb 	.word	0x0800aefb
 800ae14:	0800ae25 	.word	0x0800ae25
 800ae18:	0800ae25 	.word	0x0800ae25
 800ae1c:	0800ae9b 	.word	0x0800ae9b
 800ae20:	0800aeaf 	.word	0x0800aeaf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae2a:	f043 0301 	orr.w	r3, r3, #1
 800ae2e:	b2da      	uxtb	r2, r3
 800ae30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae36:	68ba      	ldr	r2, [r7, #8]
 800ae38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	18d1      	adds	r1, r2, r3
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae44:	f7ff ff5c 	bl	800ad00 <prvInsertTimerInActiveList>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d06c      	beq.n	800af28 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae50:	6a1b      	ldr	r3, [r3, #32]
 800ae52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae5c:	f003 0304 	and.w	r3, r3, #4
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d061      	beq.n	800af28 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ae64:	68ba      	ldr	r2, [r7, #8]
 800ae66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae68:	699b      	ldr	r3, [r3, #24]
 800ae6a:	441a      	add	r2, r3
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	9300      	str	r3, [sp, #0]
 800ae70:	2300      	movs	r3, #0
 800ae72:	2100      	movs	r1, #0
 800ae74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae76:	f7ff fe01 	bl	800aa7c <xTimerGenericCommand>
 800ae7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ae7c:	6a3b      	ldr	r3, [r7, #32]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d152      	bne.n	800af28 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ae82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae86:	f383 8811 	msr	BASEPRI, r3
 800ae8a:	f3bf 8f6f 	isb	sy
 800ae8e:	f3bf 8f4f 	dsb	sy
 800ae92:	61bb      	str	r3, [r7, #24]
}
 800ae94:	bf00      	nop
 800ae96:	bf00      	nop
 800ae98:	e7fd      	b.n	800ae96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aea0:	f023 0301 	bic.w	r3, r3, #1
 800aea4:	b2da      	uxtb	r2, r3
 800aea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aeac:	e03d      	b.n	800af2a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aeae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aeb4:	f043 0301 	orr.w	r3, r3, #1
 800aeb8:	b2da      	uxtb	r2, r3
 800aeba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aebc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aec0:	68ba      	ldr	r2, [r7, #8]
 800aec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec8:	699b      	ldr	r3, [r3, #24]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d10b      	bne.n	800aee6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800aece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed2:	f383 8811 	msr	BASEPRI, r3
 800aed6:	f3bf 8f6f 	isb	sy
 800aeda:	f3bf 8f4f 	dsb	sy
 800aede:	617b      	str	r3, [r7, #20]
}
 800aee0:	bf00      	nop
 800aee2:	bf00      	nop
 800aee4:	e7fd      	b.n	800aee2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aee8:	699a      	ldr	r2, [r3, #24]
 800aeea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeec:	18d1      	adds	r1, r2, r3
 800aeee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aef2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aef4:	f7ff ff04 	bl	800ad00 <prvInsertTimerInActiveList>
					break;
 800aef8:	e017      	b.n	800af2a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aefa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aefc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af00:	f003 0302 	and.w	r3, r3, #2
 800af04:	2b00      	cmp	r3, #0
 800af06:	d103      	bne.n	800af10 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800af08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800af0a:	f000 fbe5 	bl	800b6d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800af0e:	e00c      	b.n	800af2a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af16:	f023 0301 	bic.w	r3, r3, #1
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800af22:	e002      	b.n	800af2a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800af24:	bf00      	nop
 800af26:	e000      	b.n	800af2a <prvProcessReceivedCommands+0x1a6>
					break;
 800af28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af2a:	4b08      	ldr	r3, [pc, #32]	@ (800af4c <prvProcessReceivedCommands+0x1c8>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	1d39      	adds	r1, r7, #4
 800af30:	2200      	movs	r2, #0
 800af32:	4618      	mov	r0, r3
 800af34:	f7fe f964 	bl	8009200 <xQueueReceive>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f47f af26 	bne.w	800ad8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800af40:	bf00      	nop
 800af42:	bf00      	nop
 800af44:	3730      	adds	r7, #48	@ 0x30
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}
 800af4a:	bf00      	nop
 800af4c:	20001130 	.word	0x20001130

0800af50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b088      	sub	sp, #32
 800af54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af56:	e049      	b.n	800afec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af58:	4b2e      	ldr	r3, [pc, #184]	@ (800b014 <prvSwitchTimerLists+0xc4>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	68db      	ldr	r3, [r3, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af62:	4b2c      	ldr	r3, [pc, #176]	@ (800b014 <prvSwitchTimerLists+0xc4>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	68db      	ldr	r3, [r3, #12]
 800af68:	68db      	ldr	r3, [r3, #12]
 800af6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	3304      	adds	r3, #4
 800af70:	4618      	mov	r0, r3
 800af72:	f7fd fe35 	bl	8008be0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	6a1b      	ldr	r3, [r3, #32]
 800af7a:	68f8      	ldr	r0, [r7, #12]
 800af7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af84:	f003 0304 	and.w	r3, r3, #4
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d02f      	beq.n	800afec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	699b      	ldr	r3, [r3, #24]
 800af90:	693a      	ldr	r2, [r7, #16]
 800af92:	4413      	add	r3, r2
 800af94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800af96:	68ba      	ldr	r2, [r7, #8]
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d90e      	bls.n	800afbc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	68ba      	ldr	r2, [r7, #8]
 800afa2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	68fa      	ldr	r2, [r7, #12]
 800afa8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800afaa:	4b1a      	ldr	r3, [pc, #104]	@ (800b014 <prvSwitchTimerLists+0xc4>)
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3304      	adds	r3, #4
 800afb2:	4619      	mov	r1, r3
 800afb4:	4610      	mov	r0, r2
 800afb6:	f7fd fdda 	bl	8008b6e <vListInsert>
 800afba:	e017      	b.n	800afec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800afbc:	2300      	movs	r3, #0
 800afbe:	9300      	str	r3, [sp, #0]
 800afc0:	2300      	movs	r3, #0
 800afc2:	693a      	ldr	r2, [r7, #16]
 800afc4:	2100      	movs	r1, #0
 800afc6:	68f8      	ldr	r0, [r7, #12]
 800afc8:	f7ff fd58 	bl	800aa7c <xTimerGenericCommand>
 800afcc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d10b      	bne.n	800afec <prvSwitchTimerLists+0x9c>
	__asm volatile
 800afd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afd8:	f383 8811 	msr	BASEPRI, r3
 800afdc:	f3bf 8f6f 	isb	sy
 800afe0:	f3bf 8f4f 	dsb	sy
 800afe4:	603b      	str	r3, [r7, #0]
}
 800afe6:	bf00      	nop
 800afe8:	bf00      	nop
 800afea:	e7fd      	b.n	800afe8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800afec:	4b09      	ldr	r3, [pc, #36]	@ (800b014 <prvSwitchTimerLists+0xc4>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d1b0      	bne.n	800af58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aff6:	4b07      	ldr	r3, [pc, #28]	@ (800b014 <prvSwitchTimerLists+0xc4>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800affc:	4b06      	ldr	r3, [pc, #24]	@ (800b018 <prvSwitchTimerLists+0xc8>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a04      	ldr	r2, [pc, #16]	@ (800b014 <prvSwitchTimerLists+0xc4>)
 800b002:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b004:	4a04      	ldr	r2, [pc, #16]	@ (800b018 <prvSwitchTimerLists+0xc8>)
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	6013      	str	r3, [r2, #0]
}
 800b00a:	bf00      	nop
 800b00c:	3718      	adds	r7, #24
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	20001128 	.word	0x20001128
 800b018:	2000112c 	.word	0x2000112c

0800b01c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b022:	f000 f969 	bl	800b2f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b026:	4b15      	ldr	r3, [pc, #84]	@ (800b07c <prvCheckForValidListAndQueue+0x60>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d120      	bne.n	800b070 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b02e:	4814      	ldr	r0, [pc, #80]	@ (800b080 <prvCheckForValidListAndQueue+0x64>)
 800b030:	f7fd fd4c 	bl	8008acc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b034:	4813      	ldr	r0, [pc, #76]	@ (800b084 <prvCheckForValidListAndQueue+0x68>)
 800b036:	f7fd fd49 	bl	8008acc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b03a:	4b13      	ldr	r3, [pc, #76]	@ (800b088 <prvCheckForValidListAndQueue+0x6c>)
 800b03c:	4a10      	ldr	r2, [pc, #64]	@ (800b080 <prvCheckForValidListAndQueue+0x64>)
 800b03e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b040:	4b12      	ldr	r3, [pc, #72]	@ (800b08c <prvCheckForValidListAndQueue+0x70>)
 800b042:	4a10      	ldr	r2, [pc, #64]	@ (800b084 <prvCheckForValidListAndQueue+0x68>)
 800b044:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b046:	2300      	movs	r3, #0
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	4b11      	ldr	r3, [pc, #68]	@ (800b090 <prvCheckForValidListAndQueue+0x74>)
 800b04c:	4a11      	ldr	r2, [pc, #68]	@ (800b094 <prvCheckForValidListAndQueue+0x78>)
 800b04e:	2110      	movs	r1, #16
 800b050:	200a      	movs	r0, #10
 800b052:	f7fd fe59 	bl	8008d08 <xQueueGenericCreateStatic>
 800b056:	4603      	mov	r3, r0
 800b058:	4a08      	ldr	r2, [pc, #32]	@ (800b07c <prvCheckForValidListAndQueue+0x60>)
 800b05a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b05c:	4b07      	ldr	r3, [pc, #28]	@ (800b07c <prvCheckForValidListAndQueue+0x60>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d005      	beq.n	800b070 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b064:	4b05      	ldr	r3, [pc, #20]	@ (800b07c <prvCheckForValidListAndQueue+0x60>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	490b      	ldr	r1, [pc, #44]	@ (800b098 <prvCheckForValidListAndQueue+0x7c>)
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7fe fb3c 	bl	80096e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b070:	f000 f974 	bl	800b35c <vPortExitCritical>
}
 800b074:	bf00      	nop
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	20001130 	.word	0x20001130
 800b080:	20001100 	.word	0x20001100
 800b084:	20001114 	.word	0x20001114
 800b088:	20001128 	.word	0x20001128
 800b08c:	2000112c 	.word	0x2000112c
 800b090:	200011dc 	.word	0x200011dc
 800b094:	2000113c 	.word	0x2000113c
 800b098:	0800ba08 	.word	0x0800ba08

0800b09c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b09c:	b480      	push	{r7}
 800b09e:	b085      	sub	sp, #20
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	60f8      	str	r0, [r7, #12]
 800b0a4:	60b9      	str	r1, [r7, #8]
 800b0a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	3b04      	subs	r3, #4
 800b0ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b0b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	3b04      	subs	r3, #4
 800b0ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	f023 0201 	bic.w	r2, r3, #1
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	3b04      	subs	r3, #4
 800b0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b0cc:	4a0c      	ldr	r2, [pc, #48]	@ (800b100 <pxPortInitialiseStack+0x64>)
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	3b14      	subs	r3, #20
 800b0d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	3b04      	subs	r3, #4
 800b0e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f06f 0202 	mvn.w	r2, #2
 800b0ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	3b20      	subs	r3, #32
 800b0f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3714      	adds	r7, #20
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	0800b105 	.word	0x0800b105

0800b104 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b104:	b480      	push	{r7}
 800b106:	b085      	sub	sp, #20
 800b108:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b10a:	2300      	movs	r3, #0
 800b10c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b10e:	4b13      	ldr	r3, [pc, #76]	@ (800b15c <prvTaskExitError+0x58>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b116:	d00b      	beq.n	800b130 <prvTaskExitError+0x2c>
	__asm volatile
 800b118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b11c:	f383 8811 	msr	BASEPRI, r3
 800b120:	f3bf 8f6f 	isb	sy
 800b124:	f3bf 8f4f 	dsb	sy
 800b128:	60fb      	str	r3, [r7, #12]
}
 800b12a:	bf00      	nop
 800b12c:	bf00      	nop
 800b12e:	e7fd      	b.n	800b12c <prvTaskExitError+0x28>
	__asm volatile
 800b130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b134:	f383 8811 	msr	BASEPRI, r3
 800b138:	f3bf 8f6f 	isb	sy
 800b13c:	f3bf 8f4f 	dsb	sy
 800b140:	60bb      	str	r3, [r7, #8]
}
 800b142:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b144:	bf00      	nop
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d0fc      	beq.n	800b146 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b14c:	bf00      	nop
 800b14e:	bf00      	nop
 800b150:	3714      	adds	r7, #20
 800b152:	46bd      	mov	sp, r7
 800b154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b158:	4770      	bx	lr
 800b15a:	bf00      	nop
 800b15c:	2000000c 	.word	0x2000000c

0800b160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b160:	4b07      	ldr	r3, [pc, #28]	@ (800b180 <pxCurrentTCBConst2>)
 800b162:	6819      	ldr	r1, [r3, #0]
 800b164:	6808      	ldr	r0, [r1, #0]
 800b166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b16a:	f380 8809 	msr	PSP, r0
 800b16e:	f3bf 8f6f 	isb	sy
 800b172:	f04f 0000 	mov.w	r0, #0
 800b176:	f380 8811 	msr	BASEPRI, r0
 800b17a:	4770      	bx	lr
 800b17c:	f3af 8000 	nop.w

0800b180 <pxCurrentTCBConst2>:
 800b180:	20000c00 	.word	0x20000c00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b184:	bf00      	nop
 800b186:	bf00      	nop

0800b188 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b188:	4808      	ldr	r0, [pc, #32]	@ (800b1ac <prvPortStartFirstTask+0x24>)
 800b18a:	6800      	ldr	r0, [r0, #0]
 800b18c:	6800      	ldr	r0, [r0, #0]
 800b18e:	f380 8808 	msr	MSP, r0
 800b192:	f04f 0000 	mov.w	r0, #0
 800b196:	f380 8814 	msr	CONTROL, r0
 800b19a:	b662      	cpsie	i
 800b19c:	b661      	cpsie	f
 800b19e:	f3bf 8f4f 	dsb	sy
 800b1a2:	f3bf 8f6f 	isb	sy
 800b1a6:	df00      	svc	0
 800b1a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b1aa:	bf00      	nop
 800b1ac:	e000ed08 	.word	0xe000ed08

0800b1b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b086      	sub	sp, #24
 800b1b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b1b6:	4b47      	ldr	r3, [pc, #284]	@ (800b2d4 <xPortStartScheduler+0x124>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	4a47      	ldr	r2, [pc, #284]	@ (800b2d8 <xPortStartScheduler+0x128>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d10b      	bne.n	800b1d8 <xPortStartScheduler+0x28>
	__asm volatile
 800b1c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c4:	f383 8811 	msr	BASEPRI, r3
 800b1c8:	f3bf 8f6f 	isb	sy
 800b1cc:	f3bf 8f4f 	dsb	sy
 800b1d0:	60fb      	str	r3, [r7, #12]
}
 800b1d2:	bf00      	nop
 800b1d4:	bf00      	nop
 800b1d6:	e7fd      	b.n	800b1d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b1d8:	4b3e      	ldr	r3, [pc, #248]	@ (800b2d4 <xPortStartScheduler+0x124>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	4a3f      	ldr	r2, [pc, #252]	@ (800b2dc <xPortStartScheduler+0x12c>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d10b      	bne.n	800b1fa <xPortStartScheduler+0x4a>
	__asm volatile
 800b1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e6:	f383 8811 	msr	BASEPRI, r3
 800b1ea:	f3bf 8f6f 	isb	sy
 800b1ee:	f3bf 8f4f 	dsb	sy
 800b1f2:	613b      	str	r3, [r7, #16]
}
 800b1f4:	bf00      	nop
 800b1f6:	bf00      	nop
 800b1f8:	e7fd      	b.n	800b1f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b1fa:	4b39      	ldr	r3, [pc, #228]	@ (800b2e0 <xPortStartScheduler+0x130>)
 800b1fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	b2db      	uxtb	r3, r3
 800b204:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	22ff      	movs	r2, #255	@ 0xff
 800b20a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	781b      	ldrb	r3, [r3, #0]
 800b210:	b2db      	uxtb	r3, r3
 800b212:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b214:	78fb      	ldrb	r3, [r7, #3]
 800b216:	b2db      	uxtb	r3, r3
 800b218:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b21c:	b2da      	uxtb	r2, r3
 800b21e:	4b31      	ldr	r3, [pc, #196]	@ (800b2e4 <xPortStartScheduler+0x134>)
 800b220:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b222:	4b31      	ldr	r3, [pc, #196]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b224:	2207      	movs	r2, #7
 800b226:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b228:	e009      	b.n	800b23e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b22a:	4b2f      	ldr	r3, [pc, #188]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	3b01      	subs	r3, #1
 800b230:	4a2d      	ldr	r2, [pc, #180]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b232:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b234:	78fb      	ldrb	r3, [r7, #3]
 800b236:	b2db      	uxtb	r3, r3
 800b238:	005b      	lsls	r3, r3, #1
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b23e:	78fb      	ldrb	r3, [r7, #3]
 800b240:	b2db      	uxtb	r3, r3
 800b242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b246:	2b80      	cmp	r3, #128	@ 0x80
 800b248:	d0ef      	beq.n	800b22a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b24a:	4b27      	ldr	r3, [pc, #156]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f1c3 0307 	rsb	r3, r3, #7
 800b252:	2b04      	cmp	r3, #4
 800b254:	d00b      	beq.n	800b26e <xPortStartScheduler+0xbe>
	__asm volatile
 800b256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b25a:	f383 8811 	msr	BASEPRI, r3
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	60bb      	str	r3, [r7, #8]
}
 800b268:	bf00      	nop
 800b26a:	bf00      	nop
 800b26c:	e7fd      	b.n	800b26a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b26e:	4b1e      	ldr	r3, [pc, #120]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	021b      	lsls	r3, r3, #8
 800b274:	4a1c      	ldr	r2, [pc, #112]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b276:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b278:	4b1b      	ldr	r3, [pc, #108]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b280:	4a19      	ldr	r2, [pc, #100]	@ (800b2e8 <xPortStartScheduler+0x138>)
 800b282:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	b2da      	uxtb	r2, r3
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b28c:	4b17      	ldr	r3, [pc, #92]	@ (800b2ec <xPortStartScheduler+0x13c>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4a16      	ldr	r2, [pc, #88]	@ (800b2ec <xPortStartScheduler+0x13c>)
 800b292:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b296:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b298:	4b14      	ldr	r3, [pc, #80]	@ (800b2ec <xPortStartScheduler+0x13c>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4a13      	ldr	r2, [pc, #76]	@ (800b2ec <xPortStartScheduler+0x13c>)
 800b29e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b2a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b2a4:	f000 f8da 	bl	800b45c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b2a8:	4b11      	ldr	r3, [pc, #68]	@ (800b2f0 <xPortStartScheduler+0x140>)
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b2ae:	f000 f8f9 	bl	800b4a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b2b2:	4b10      	ldr	r3, [pc, #64]	@ (800b2f4 <xPortStartScheduler+0x144>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	4a0f      	ldr	r2, [pc, #60]	@ (800b2f4 <xPortStartScheduler+0x144>)
 800b2b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b2bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b2be:	f7ff ff63 	bl	800b188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b2c2:	f7fe fe3b 	bl	8009f3c <vTaskSwitchContext>
	prvTaskExitError();
 800b2c6:	f7ff ff1d 	bl	800b104 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b2ca:	2300      	movs	r3, #0
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3718      	adds	r7, #24
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}
 800b2d4:	e000ed00 	.word	0xe000ed00
 800b2d8:	410fc271 	.word	0x410fc271
 800b2dc:	410fc270 	.word	0x410fc270
 800b2e0:	e000e400 	.word	0xe000e400
 800b2e4:	2000122c 	.word	0x2000122c
 800b2e8:	20001230 	.word	0x20001230
 800b2ec:	e000ed20 	.word	0xe000ed20
 800b2f0:	2000000c 	.word	0x2000000c
 800b2f4:	e000ef34 	.word	0xe000ef34

0800b2f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	607b      	str	r3, [r7, #4]
}
 800b310:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b312:	4b10      	ldr	r3, [pc, #64]	@ (800b354 <vPortEnterCritical+0x5c>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3301      	adds	r3, #1
 800b318:	4a0e      	ldr	r2, [pc, #56]	@ (800b354 <vPortEnterCritical+0x5c>)
 800b31a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b31c:	4b0d      	ldr	r3, [pc, #52]	@ (800b354 <vPortEnterCritical+0x5c>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	2b01      	cmp	r3, #1
 800b322:	d110      	bne.n	800b346 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b324:	4b0c      	ldr	r3, [pc, #48]	@ (800b358 <vPortEnterCritical+0x60>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	b2db      	uxtb	r3, r3
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d00b      	beq.n	800b346 <vPortEnterCritical+0x4e>
	__asm volatile
 800b32e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b332:	f383 8811 	msr	BASEPRI, r3
 800b336:	f3bf 8f6f 	isb	sy
 800b33a:	f3bf 8f4f 	dsb	sy
 800b33e:	603b      	str	r3, [r7, #0]
}
 800b340:	bf00      	nop
 800b342:	bf00      	nop
 800b344:	e7fd      	b.n	800b342 <vPortEnterCritical+0x4a>
	}
}
 800b346:	bf00      	nop
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop
 800b354:	2000000c 	.word	0x2000000c
 800b358:	e000ed04 	.word	0xe000ed04

0800b35c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b362:	4b12      	ldr	r3, [pc, #72]	@ (800b3ac <vPortExitCritical+0x50>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d10b      	bne.n	800b382 <vPortExitCritical+0x26>
	__asm volatile
 800b36a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b36e:	f383 8811 	msr	BASEPRI, r3
 800b372:	f3bf 8f6f 	isb	sy
 800b376:	f3bf 8f4f 	dsb	sy
 800b37a:	607b      	str	r3, [r7, #4]
}
 800b37c:	bf00      	nop
 800b37e:	bf00      	nop
 800b380:	e7fd      	b.n	800b37e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b382:	4b0a      	ldr	r3, [pc, #40]	@ (800b3ac <vPortExitCritical+0x50>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	3b01      	subs	r3, #1
 800b388:	4a08      	ldr	r2, [pc, #32]	@ (800b3ac <vPortExitCritical+0x50>)
 800b38a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b38c:	4b07      	ldr	r3, [pc, #28]	@ (800b3ac <vPortExitCritical+0x50>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d105      	bne.n	800b3a0 <vPortExitCritical+0x44>
 800b394:	2300      	movs	r3, #0
 800b396:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	f383 8811 	msr	BASEPRI, r3
}
 800b39e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b3a0:	bf00      	nop
 800b3a2:	370c      	adds	r7, #12
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr
 800b3ac:	2000000c 	.word	0x2000000c

0800b3b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b3b0:	f3ef 8009 	mrs	r0, PSP
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	4b15      	ldr	r3, [pc, #84]	@ (800b410 <pxCurrentTCBConst>)
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	f01e 0f10 	tst.w	lr, #16
 800b3c0:	bf08      	it	eq
 800b3c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b3c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ca:	6010      	str	r0, [r2, #0]
 800b3cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b3d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b3d4:	f380 8811 	msr	BASEPRI, r0
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	f3bf 8f6f 	isb	sy
 800b3e0:	f7fe fdac 	bl	8009f3c <vTaskSwitchContext>
 800b3e4:	f04f 0000 	mov.w	r0, #0
 800b3e8:	f380 8811 	msr	BASEPRI, r0
 800b3ec:	bc09      	pop	{r0, r3}
 800b3ee:	6819      	ldr	r1, [r3, #0]
 800b3f0:	6808      	ldr	r0, [r1, #0]
 800b3f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f6:	f01e 0f10 	tst.w	lr, #16
 800b3fa:	bf08      	it	eq
 800b3fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b400:	f380 8809 	msr	PSP, r0
 800b404:	f3bf 8f6f 	isb	sy
 800b408:	4770      	bx	lr
 800b40a:	bf00      	nop
 800b40c:	f3af 8000 	nop.w

0800b410 <pxCurrentTCBConst>:
 800b410:	20000c00 	.word	0x20000c00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b414:	bf00      	nop
 800b416:	bf00      	nop

0800b418 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0
	__asm volatile
 800b41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b422:	f383 8811 	msr	BASEPRI, r3
 800b426:	f3bf 8f6f 	isb	sy
 800b42a:	f3bf 8f4f 	dsb	sy
 800b42e:	607b      	str	r3, [r7, #4]
}
 800b430:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b432:	f7fe fcc9 	bl	8009dc8 <xTaskIncrementTick>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d003      	beq.n	800b444 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b43c:	4b06      	ldr	r3, [pc, #24]	@ (800b458 <xPortSysTickHandler+0x40>)
 800b43e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b442:	601a      	str	r2, [r3, #0]
 800b444:	2300      	movs	r3, #0
 800b446:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	f383 8811 	msr	BASEPRI, r3
}
 800b44e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b450:	bf00      	nop
 800b452:	3708      	adds	r7, #8
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}
 800b458:	e000ed04 	.word	0xe000ed04

0800b45c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b45c:	b480      	push	{r7}
 800b45e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b460:	4b0b      	ldr	r3, [pc, #44]	@ (800b490 <vPortSetupTimerInterrupt+0x34>)
 800b462:	2200      	movs	r2, #0
 800b464:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b466:	4b0b      	ldr	r3, [pc, #44]	@ (800b494 <vPortSetupTimerInterrupt+0x38>)
 800b468:	2200      	movs	r2, #0
 800b46a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b46c:	4b0a      	ldr	r3, [pc, #40]	@ (800b498 <vPortSetupTimerInterrupt+0x3c>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4a0a      	ldr	r2, [pc, #40]	@ (800b49c <vPortSetupTimerInterrupt+0x40>)
 800b472:	fba2 2303 	umull	r2, r3, r2, r3
 800b476:	099b      	lsrs	r3, r3, #6
 800b478:	4a09      	ldr	r2, [pc, #36]	@ (800b4a0 <vPortSetupTimerInterrupt+0x44>)
 800b47a:	3b01      	subs	r3, #1
 800b47c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b47e:	4b04      	ldr	r3, [pc, #16]	@ (800b490 <vPortSetupTimerInterrupt+0x34>)
 800b480:	2207      	movs	r2, #7
 800b482:	601a      	str	r2, [r3, #0]
}
 800b484:	bf00      	nop
 800b486:	46bd      	mov	sp, r7
 800b488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48c:	4770      	bx	lr
 800b48e:	bf00      	nop
 800b490:	e000e010 	.word	0xe000e010
 800b494:	e000e018 	.word	0xe000e018
 800b498:	20000000 	.word	0x20000000
 800b49c:	10624dd3 	.word	0x10624dd3
 800b4a0:	e000e014 	.word	0xe000e014

0800b4a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b4a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b4b4 <vPortEnableVFP+0x10>
 800b4a8:	6801      	ldr	r1, [r0, #0]
 800b4aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b4ae:	6001      	str	r1, [r0, #0]
 800b4b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b4b2:	bf00      	nop
 800b4b4:	e000ed88 	.word	0xe000ed88

0800b4b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b085      	sub	sp, #20
 800b4bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b4be:	f3ef 8305 	mrs	r3, IPSR
 800b4c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	2b0f      	cmp	r3, #15
 800b4c8:	d915      	bls.n	800b4f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b4ca:	4a18      	ldr	r2, [pc, #96]	@ (800b52c <vPortValidateInterruptPriority+0x74>)
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b4d4:	4b16      	ldr	r3, [pc, #88]	@ (800b530 <vPortValidateInterruptPriority+0x78>)
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	7afa      	ldrb	r2, [r7, #11]
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d20b      	bcs.n	800b4f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b4de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4e2:	f383 8811 	msr	BASEPRI, r3
 800b4e6:	f3bf 8f6f 	isb	sy
 800b4ea:	f3bf 8f4f 	dsb	sy
 800b4ee:	607b      	str	r3, [r7, #4]
}
 800b4f0:	bf00      	nop
 800b4f2:	bf00      	nop
 800b4f4:	e7fd      	b.n	800b4f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b4f6:	4b0f      	ldr	r3, [pc, #60]	@ (800b534 <vPortValidateInterruptPriority+0x7c>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b4fe:	4b0e      	ldr	r3, [pc, #56]	@ (800b538 <vPortValidateInterruptPriority+0x80>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	429a      	cmp	r2, r3
 800b504:	d90b      	bls.n	800b51e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b50a:	f383 8811 	msr	BASEPRI, r3
 800b50e:	f3bf 8f6f 	isb	sy
 800b512:	f3bf 8f4f 	dsb	sy
 800b516:	603b      	str	r3, [r7, #0]
}
 800b518:	bf00      	nop
 800b51a:	bf00      	nop
 800b51c:	e7fd      	b.n	800b51a <vPortValidateInterruptPriority+0x62>
	}
 800b51e:	bf00      	nop
 800b520:	3714      	adds	r7, #20
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	e000e3f0 	.word	0xe000e3f0
 800b530:	2000122c 	.word	0x2000122c
 800b534:	e000ed0c 	.word	0xe000ed0c
 800b538:	20001230 	.word	0x20001230

0800b53c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b08a      	sub	sp, #40	@ 0x28
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b544:	2300      	movs	r3, #0
 800b546:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b548:	f7fe fb70 	bl	8009c2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b54c:	4b5c      	ldr	r3, [pc, #368]	@ (800b6c0 <pvPortMalloc+0x184>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d101      	bne.n	800b558 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b554:	f000 f924 	bl	800b7a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b558:	4b5a      	ldr	r3, [pc, #360]	@ (800b6c4 <pvPortMalloc+0x188>)
 800b55a:	681a      	ldr	r2, [r3, #0]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	4013      	ands	r3, r2
 800b560:	2b00      	cmp	r3, #0
 800b562:	f040 8095 	bne.w	800b690 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d01e      	beq.n	800b5aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b56c:	2208      	movs	r2, #8
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	4413      	add	r3, r2
 800b572:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f003 0307 	and.w	r3, r3, #7
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d015      	beq.n	800b5aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	f023 0307 	bic.w	r3, r3, #7
 800b584:	3308      	adds	r3, #8
 800b586:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	f003 0307 	and.w	r3, r3, #7
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d00b      	beq.n	800b5aa <pvPortMalloc+0x6e>
	__asm volatile
 800b592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b596:	f383 8811 	msr	BASEPRI, r3
 800b59a:	f3bf 8f6f 	isb	sy
 800b59e:	f3bf 8f4f 	dsb	sy
 800b5a2:	617b      	str	r3, [r7, #20]
}
 800b5a4:	bf00      	nop
 800b5a6:	bf00      	nop
 800b5a8:	e7fd      	b.n	800b5a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d06f      	beq.n	800b690 <pvPortMalloc+0x154>
 800b5b0:	4b45      	ldr	r3, [pc, #276]	@ (800b6c8 <pvPortMalloc+0x18c>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	687a      	ldr	r2, [r7, #4]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d86a      	bhi.n	800b690 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b5ba:	4b44      	ldr	r3, [pc, #272]	@ (800b6cc <pvPortMalloc+0x190>)
 800b5bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b5be:	4b43      	ldr	r3, [pc, #268]	@ (800b6cc <pvPortMalloc+0x190>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5c4:	e004      	b.n	800b5d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	687a      	ldr	r2, [r7, #4]
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d903      	bls.n	800b5e2 <pvPortMalloc+0xa6>
 800b5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d1f1      	bne.n	800b5c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b5e2:	4b37      	ldr	r3, [pc, #220]	@ (800b6c0 <pvPortMalloc+0x184>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d051      	beq.n	800b690 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b5ec:	6a3b      	ldr	r3, [r7, #32]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	2208      	movs	r2, #8
 800b5f2:	4413      	add	r3, r2
 800b5f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	6a3b      	ldr	r3, [r7, #32]
 800b5fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b600:	685a      	ldr	r2, [r3, #4]
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	1ad2      	subs	r2, r2, r3
 800b606:	2308      	movs	r3, #8
 800b608:	005b      	lsls	r3, r3, #1
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d920      	bls.n	800b650 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b60e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4413      	add	r3, r2
 800b614:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b616:	69bb      	ldr	r3, [r7, #24]
 800b618:	f003 0307 	and.w	r3, r3, #7
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d00b      	beq.n	800b638 <pvPortMalloc+0xfc>
	__asm volatile
 800b620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	613b      	str	r3, [r7, #16]
}
 800b632:	bf00      	nop
 800b634:	bf00      	nop
 800b636:	e7fd      	b.n	800b634 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63a:	685a      	ldr	r2, [r3, #4]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	1ad2      	subs	r2, r2, r3
 800b640:	69bb      	ldr	r3, [r7, #24]
 800b642:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b646:	687a      	ldr	r2, [r7, #4]
 800b648:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b64a:	69b8      	ldr	r0, [r7, #24]
 800b64c:	f000 f90a 	bl	800b864 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b650:	4b1d      	ldr	r3, [pc, #116]	@ (800b6c8 <pvPortMalloc+0x18c>)
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	4a1b      	ldr	r2, [pc, #108]	@ (800b6c8 <pvPortMalloc+0x18c>)
 800b65c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b65e:	4b1a      	ldr	r3, [pc, #104]	@ (800b6c8 <pvPortMalloc+0x18c>)
 800b660:	681a      	ldr	r2, [r3, #0]
 800b662:	4b1b      	ldr	r3, [pc, #108]	@ (800b6d0 <pvPortMalloc+0x194>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	429a      	cmp	r2, r3
 800b668:	d203      	bcs.n	800b672 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b66a:	4b17      	ldr	r3, [pc, #92]	@ (800b6c8 <pvPortMalloc+0x18c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	4a18      	ldr	r2, [pc, #96]	@ (800b6d0 <pvPortMalloc+0x194>)
 800b670:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b674:	685a      	ldr	r2, [r3, #4]
 800b676:	4b13      	ldr	r3, [pc, #76]	@ (800b6c4 <pvPortMalloc+0x188>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	431a      	orrs	r2, r3
 800b67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b67e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b682:	2200      	movs	r2, #0
 800b684:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b686:	4b13      	ldr	r3, [pc, #76]	@ (800b6d4 <pvPortMalloc+0x198>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	3301      	adds	r3, #1
 800b68c:	4a11      	ldr	r2, [pc, #68]	@ (800b6d4 <pvPortMalloc+0x198>)
 800b68e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b690:	f7fe fada 	bl	8009c48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b694:	69fb      	ldr	r3, [r7, #28]
 800b696:	f003 0307 	and.w	r3, r3, #7
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d00b      	beq.n	800b6b6 <pvPortMalloc+0x17a>
	__asm volatile
 800b69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6a2:	f383 8811 	msr	BASEPRI, r3
 800b6a6:	f3bf 8f6f 	isb	sy
 800b6aa:	f3bf 8f4f 	dsb	sy
 800b6ae:	60fb      	str	r3, [r7, #12]
}
 800b6b0:	bf00      	nop
 800b6b2:	bf00      	nop
 800b6b4:	e7fd      	b.n	800b6b2 <pvPortMalloc+0x176>
	return pvReturn;
 800b6b6:	69fb      	ldr	r3, [r7, #28]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3728      	adds	r7, #40	@ 0x28
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	20004e3c 	.word	0x20004e3c
 800b6c4:	20004e50 	.word	0x20004e50
 800b6c8:	20004e40 	.word	0x20004e40
 800b6cc:	20004e34 	.word	0x20004e34
 800b6d0:	20004e44 	.word	0x20004e44
 800b6d4:	20004e48 	.word	0x20004e48

0800b6d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b086      	sub	sp, #24
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d04f      	beq.n	800b78a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b6ea:	2308      	movs	r3, #8
 800b6ec:	425b      	negs	r3, r3
 800b6ee:	697a      	ldr	r2, [r7, #20]
 800b6f0:	4413      	add	r3, r2
 800b6f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b6f8:	693b      	ldr	r3, [r7, #16]
 800b6fa:	685a      	ldr	r2, [r3, #4]
 800b6fc:	4b25      	ldr	r3, [pc, #148]	@ (800b794 <vPortFree+0xbc>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4013      	ands	r3, r2
 800b702:	2b00      	cmp	r3, #0
 800b704:	d10b      	bne.n	800b71e <vPortFree+0x46>
	__asm volatile
 800b706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b70a:	f383 8811 	msr	BASEPRI, r3
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	f3bf 8f4f 	dsb	sy
 800b716:	60fb      	str	r3, [r7, #12]
}
 800b718:	bf00      	nop
 800b71a:	bf00      	nop
 800b71c:	e7fd      	b.n	800b71a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d00b      	beq.n	800b73e <vPortFree+0x66>
	__asm volatile
 800b726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	60bb      	str	r3, [r7, #8]
}
 800b738:	bf00      	nop
 800b73a:	bf00      	nop
 800b73c:	e7fd      	b.n	800b73a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	685a      	ldr	r2, [r3, #4]
 800b742:	4b14      	ldr	r3, [pc, #80]	@ (800b794 <vPortFree+0xbc>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4013      	ands	r3, r2
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d01e      	beq.n	800b78a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d11a      	bne.n	800b78a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	685a      	ldr	r2, [r3, #4]
 800b758:	4b0e      	ldr	r3, [pc, #56]	@ (800b794 <vPortFree+0xbc>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	43db      	mvns	r3, r3
 800b75e:	401a      	ands	r2, r3
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b764:	f7fe fa62 	bl	8009c2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	685a      	ldr	r2, [r3, #4]
 800b76c:	4b0a      	ldr	r3, [pc, #40]	@ (800b798 <vPortFree+0xc0>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4413      	add	r3, r2
 800b772:	4a09      	ldr	r2, [pc, #36]	@ (800b798 <vPortFree+0xc0>)
 800b774:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b776:	6938      	ldr	r0, [r7, #16]
 800b778:	f000 f874 	bl	800b864 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b77c:	4b07      	ldr	r3, [pc, #28]	@ (800b79c <vPortFree+0xc4>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	3301      	adds	r3, #1
 800b782:	4a06      	ldr	r2, [pc, #24]	@ (800b79c <vPortFree+0xc4>)
 800b784:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b786:	f7fe fa5f 	bl	8009c48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b78a:	bf00      	nop
 800b78c:	3718      	adds	r7, #24
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}
 800b792:	bf00      	nop
 800b794:	20004e50 	.word	0x20004e50
 800b798:	20004e40 	.word	0x20004e40
 800b79c:	20004e4c 	.word	0x20004e4c

0800b7a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b085      	sub	sp, #20
 800b7a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b7a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b7aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b7ac:	4b27      	ldr	r3, [pc, #156]	@ (800b84c <prvHeapInit+0xac>)
 800b7ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f003 0307 	and.w	r3, r3, #7
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d00c      	beq.n	800b7d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	3307      	adds	r3, #7
 800b7be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f023 0307 	bic.w	r3, r3, #7
 800b7c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b7c8:	68ba      	ldr	r2, [r7, #8]
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	1ad3      	subs	r3, r2, r3
 800b7ce:	4a1f      	ldr	r2, [pc, #124]	@ (800b84c <prvHeapInit+0xac>)
 800b7d0:	4413      	add	r3, r2
 800b7d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b7d8:	4a1d      	ldr	r2, [pc, #116]	@ (800b850 <prvHeapInit+0xb0>)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b7de:	4b1c      	ldr	r3, [pc, #112]	@ (800b850 <prvHeapInit+0xb0>)
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	68ba      	ldr	r2, [r7, #8]
 800b7e8:	4413      	add	r3, r2
 800b7ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b7ec:	2208      	movs	r2, #8
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	1a9b      	subs	r3, r3, r2
 800b7f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f023 0307 	bic.w	r3, r3, #7
 800b7fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	4a15      	ldr	r2, [pc, #84]	@ (800b854 <prvHeapInit+0xb4>)
 800b800:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b802:	4b14      	ldr	r3, [pc, #80]	@ (800b854 <prvHeapInit+0xb4>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	2200      	movs	r2, #0
 800b808:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b80a:	4b12      	ldr	r3, [pc, #72]	@ (800b854 <prvHeapInit+0xb4>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	2200      	movs	r2, #0
 800b810:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	68fa      	ldr	r2, [r7, #12]
 800b81a:	1ad2      	subs	r2, r2, r3
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b820:	4b0c      	ldr	r3, [pc, #48]	@ (800b854 <prvHeapInit+0xb4>)
 800b822:	681a      	ldr	r2, [r3, #0]
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	685b      	ldr	r3, [r3, #4]
 800b82c:	4a0a      	ldr	r2, [pc, #40]	@ (800b858 <prvHeapInit+0xb8>)
 800b82e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	4a09      	ldr	r2, [pc, #36]	@ (800b85c <prvHeapInit+0xbc>)
 800b836:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b838:	4b09      	ldr	r3, [pc, #36]	@ (800b860 <prvHeapInit+0xc0>)
 800b83a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b83e:	601a      	str	r2, [r3, #0]
}
 800b840:	bf00      	nop
 800b842:	3714      	adds	r7, #20
 800b844:	46bd      	mov	sp, r7
 800b846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84a:	4770      	bx	lr
 800b84c:	20001234 	.word	0x20001234
 800b850:	20004e34 	.word	0x20004e34
 800b854:	20004e3c 	.word	0x20004e3c
 800b858:	20004e44 	.word	0x20004e44
 800b85c:	20004e40 	.word	0x20004e40
 800b860:	20004e50 	.word	0x20004e50

0800b864 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b864:	b480      	push	{r7}
 800b866:	b085      	sub	sp, #20
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b86c:	4b28      	ldr	r3, [pc, #160]	@ (800b910 <prvInsertBlockIntoFreeList+0xac>)
 800b86e:	60fb      	str	r3, [r7, #12]
 800b870:	e002      	b.n	800b878 <prvInsertBlockIntoFreeList+0x14>
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	60fb      	str	r3, [r7, #12]
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	687a      	ldr	r2, [r7, #4]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d8f7      	bhi.n	800b872 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	68ba      	ldr	r2, [r7, #8]
 800b88c:	4413      	add	r3, r2
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	429a      	cmp	r2, r3
 800b892:	d108      	bne.n	800b8a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	685a      	ldr	r2, [r3, #4]
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	441a      	add	r2, r3
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	68ba      	ldr	r2, [r7, #8]
 800b8b0:	441a      	add	r2, r3
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d118      	bne.n	800b8ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	4b15      	ldr	r3, [pc, #84]	@ (800b914 <prvInsertBlockIntoFreeList+0xb0>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d00d      	beq.n	800b8e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	685a      	ldr	r2, [r3, #4]
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	441a      	add	r2, r3
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	601a      	str	r2, [r3, #0]
 800b8e0:	e008      	b.n	800b8f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b8e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b914 <prvInsertBlockIntoFreeList+0xb0>)
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	e003      	b.n	800b8f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681a      	ldr	r2, [r3, #0]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b8f4:	68fa      	ldr	r2, [r7, #12]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d002      	beq.n	800b902 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	687a      	ldr	r2, [r7, #4]
 800b900:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b902:	bf00      	nop
 800b904:	3714      	adds	r7, #20
 800b906:	46bd      	mov	sp, r7
 800b908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90c:	4770      	bx	lr
 800b90e:	bf00      	nop
 800b910:	20004e34 	.word	0x20004e34
 800b914:	20004e3c 	.word	0x20004e3c

0800b918 <memset>:
 800b918:	4402      	add	r2, r0
 800b91a:	4603      	mov	r3, r0
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d100      	bne.n	800b922 <memset+0xa>
 800b920:	4770      	bx	lr
 800b922:	f803 1b01 	strb.w	r1, [r3], #1
 800b926:	e7f9      	b.n	800b91c <memset+0x4>

0800b928 <__libc_init_array>:
 800b928:	b570      	push	{r4, r5, r6, lr}
 800b92a:	4d0d      	ldr	r5, [pc, #52]	@ (800b960 <__libc_init_array+0x38>)
 800b92c:	4c0d      	ldr	r4, [pc, #52]	@ (800b964 <__libc_init_array+0x3c>)
 800b92e:	1b64      	subs	r4, r4, r5
 800b930:	10a4      	asrs	r4, r4, #2
 800b932:	2600      	movs	r6, #0
 800b934:	42a6      	cmp	r6, r4
 800b936:	d109      	bne.n	800b94c <__libc_init_array+0x24>
 800b938:	4d0b      	ldr	r5, [pc, #44]	@ (800b968 <__libc_init_array+0x40>)
 800b93a:	4c0c      	ldr	r4, [pc, #48]	@ (800b96c <__libc_init_array+0x44>)
 800b93c:	f000 f826 	bl	800b98c <_init>
 800b940:	1b64      	subs	r4, r4, r5
 800b942:	10a4      	asrs	r4, r4, #2
 800b944:	2600      	movs	r6, #0
 800b946:	42a6      	cmp	r6, r4
 800b948:	d105      	bne.n	800b956 <__libc_init_array+0x2e>
 800b94a:	bd70      	pop	{r4, r5, r6, pc}
 800b94c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b950:	4798      	blx	r3
 800b952:	3601      	adds	r6, #1
 800b954:	e7ee      	b.n	800b934 <__libc_init_array+0xc>
 800b956:	f855 3b04 	ldr.w	r3, [r5], #4
 800b95a:	4798      	blx	r3
 800b95c:	3601      	adds	r6, #1
 800b95e:	e7f2      	b.n	800b946 <__libc_init_array+0x1e>
 800b960:	0800bb24 	.word	0x0800bb24
 800b964:	0800bb24 	.word	0x0800bb24
 800b968:	0800bb24 	.word	0x0800bb24
 800b96c:	0800bb28 	.word	0x0800bb28

0800b970 <memcpy>:
 800b970:	440a      	add	r2, r1
 800b972:	4291      	cmp	r1, r2
 800b974:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b978:	d100      	bne.n	800b97c <memcpy+0xc>
 800b97a:	4770      	bx	lr
 800b97c:	b510      	push	{r4, lr}
 800b97e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b982:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b986:	4291      	cmp	r1, r2
 800b988:	d1f9      	bne.n	800b97e <memcpy+0xe>
 800b98a:	bd10      	pop	{r4, pc}

0800b98c <_init>:
 800b98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b98e:	bf00      	nop
 800b990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b992:	bc08      	pop	{r3}
 800b994:	469e      	mov	lr, r3
 800b996:	4770      	bx	lr

0800b998 <_fini>:
 800b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99a:	bf00      	nop
 800b99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b99e:	bc08      	pop	{r3}
 800b9a0:	469e      	mov	lr, r3
 800b9a2:	4770      	bx	lr
