<?xml version="1.0" encoding="UTF-8"?>

<package schemaVersion="1.7.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
  <vendor>Keil</vendor>
  <name>S32_SDK_DFP</name>
  <description>NXP S32 SDK S32K14x Device Support</description>
  <url>http://www.keil.com/pack/</url>

  <releases>
    <release version="1.5.0" date="2021-07-21">
      Added missing sub components to 'SDK PAL' group.
    </release>
    <release version="1.4.0" date="2021-07-06">
      Updated S32_SDK to version V4.0.2.
      Added device support for S32K142W.
      Changed ARM startup file suffix back to capital S.
      Reworked linker files.
      Updated documentation.
      Reworked PDSC Conditions.
    </release>
    <release version="1.3.0" date="2020-09-23">
      Updated S32_SDK to version V4.0.0.
      Added device support for S32K144W.
      Updated scatter files and other tool chain dependent files (IAR toolchain not supported).
      Updated Examples:
      - Terminating app_main thread with osThreadExit() to avoid endless loop.
    </release>
    <release version="1.2.0" date="2018-01-16">
      Added S32K146 device support.
      Added DFlash Algorithm for SK148 device.
      Reworked examples.
    </release>
    <release version="1.1.0" date="2017-09-19">
      NOTE: Only linking with scatter/linker-descripton files supported!
      Only copy linker scatter files for selected ARM Compiler Version 5 vs. 6
      Updated S32_SDK.
      Added S32K142, S32K148 device support.
      Added S32K148-EVB board support.
      Updated ETM trace example.
      Updated ADC board support files.
    </release>
    <release version="1.0.0" date="2017-04-19">
      Initial version of NXP S32 Device Family Pack
      - based on the NXP Software Development Kit for S32 Version 1.0.0.
      - renamed *.SCF files to *.SCT (Scatter Files for ARM Linker).
      - example project for S32K144-EVB FRDM Board
      - patched device include file (CMSIS also for ARMCC, GCC, IAR).
    </release>
  </releases>

  <keywords>
    <!-- keywords for indexing -->
    <keyword>NXP</keyword>
    <keyword>Device Support</keyword>
    <keyword>Device Family Package NXP</keyword>
    <keyword>S32</keyword>
  </keywords>

  <requirements>
    <compilers>
      <compiler name="ARMCC" version="6.4.0"/>
      <compiler name="GCC"   version="9.0.0"/>
    </compilers>
    <languages>
      <language name="C" version="99"/>
    </languages>
  </requirements>

  <devices>
    <family Dfamily="S32K Series" Dvendor="NXP:11">
      <description>
The NXP S32K product series of 32-bit automotive microcontrollers provides a highly integrated, low-power, safe and secure single-chip solution.
The combination of fast CPU with flexible low-power modes and the low-leakage technology process will not force any compromises on performance relative to low-power.
Our combined Cortex® M0+ and M4-based automotive MCU offerings span a broad memory space and include package options from 8 K to 2 MByte with 16 to 176 pins initially.
The ARM® Cortex M4 core architecture includes an IEEE-754 compliant single precision Floating Point Unit (FPU) with DSP functions unleashing the full potential of model-based design flows.
      </description>

      <!-- ******************************  Subfamily 'S32K14x'  ****************************** -->
      <subFamily DsubFamily="S32K14x">
        <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="FPU" Dmpu="NO_MPU" Dendian="Little-endian"/>

        <book name="MDK/Documents/DUI0553A_cortex_m4_dgug.pdf" title="Cortex-M4 Generic User Guide"/>
        <book name="MDK/Documents/S32K-RM.pdf"                 title="S32K1xx Series Reference Manual"/>
        <book name="MDK/Documents/S32K-DS.pdf"                 title="S32K1xx Data Sheet"/>
        <book name="doc/S32SDKQSG.pdf"                         title="S32 SDK Quick Start Guide"/>


        <!-- ******************************  Device 'S32K142'  ****************************** -->
        <device Dname="S32K142">
          <book name="doc/S32SDK_S32K142_UserManual.pdf" title="S32SDK User Manual"/>

          <compile header="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
          <compile define="CPU_S32K142"/>
          <debug  svd="platform/devices/S32K142/S32K142.svd"/>
          <memory id="IROM1"                                     start="0x00000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/S32K142_P256_2KB_SEC.FLM" start="0x00000000" size="0x00040000" default="1"/>

          <!-- *********************** -->
          <!-- 64MHz 64LQFP -->
          <variant Dvariant="S32K142MRxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142MFxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142MSxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142MAxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- 80MHz 64LQFP -->
          <variant Dvariant="S32K142HRxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142HFxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142HSxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142HAxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- 112MHz 64LQFP -->
          <variant Dvariant="S32K142URxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142UFxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142USxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142UAxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- *********************** -->
          <!-- 64MHz 100LQFP -->
          <variant Dvariant="S32K142MRxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142MFxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142MSxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142MAxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- 80MHz 100LQFP -->
          <variant Dvariant="S32K142HRxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142HFxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142HSxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142HAxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- 112MHz 100LQFP -->
          <variant Dvariant="S32K142URxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142UFxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142USxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K142UAxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
        </device>

        <!-- ******************************  Device 'S32K144'  ****************************** -->
        <device Dname="S32K144">
          <book name="doc/S32SDK_S32K144_UserManual.pdf" title="S32SDK User Manual"/>

          <compile header="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
          <compile define="CPU_S32K144HFT0VLLT"/>
          <debug  svd="platform/devices/S32K144/S32K144.svd"/>
          <memory id="IROM1"                                     start="0x00000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/S32K144_P512_4KB_SEC.FLM" start="0x00000000" size="0x00080000" default="1"/>

          <!-- *********************** -->
          <!-- 64MHz 64LQFP -->
          <variant Dvariant="S32K144MNxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144MRxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144MFxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144MSxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144MAxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- 80MHz 64LQFP -->
          <variant Dvariant="S32K144HNxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144HRxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144HFxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144HSxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144HAxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- 112MHz 64LQFP -->
          <variant Dvariant="S32K144UNxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144URxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144UFxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144USxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144UAxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- *********************** -->
          <!-- 64MHz 100LQFP -->
          <variant Dvariant="S32K144MNxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144MRxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144MFxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144MSxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144MAxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- 80MHz 100LQFP -->
          <variant Dvariant="S32K144HNxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144HRxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144HFxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144HSxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144HAxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- 112MHz 100LQFP -->
          <variant Dvariant="S32K144UNxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144URxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144UFxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144USxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K144UAxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- *********************** -->
          <!-- 64MHz 100MAPBGA -->
          <variant Dvariant="S32K144MNxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144MRxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144MFxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144MSxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144MAxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>

          <!-- 80MHz 100MAPBGA -->
          <variant Dvariant="S32K144HNxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144HRxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144HFxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144HSxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144HAxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>

          <!-- 112MHz 100MAPBGA -->
          <variant Dvariant="S32K144UNxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00004000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00007000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144URxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144UFxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144USxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K144UAxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
        </device>

        <!-- ******************************  Device 'S32K146'  ****************************** -->
        <device Dname="S32K146">
          <book name="doc/S32SDK_S32K146_UserManual.pdf" title="S32SDK User Manual"/>

          <compile header="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
          <compile define="CPU_S32K146"/>
          <debug  svd="platform/devices/S32K146/S32K146.svd"/>
          <memory id="IROM1"                                      start="0x00000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/S32K146_P1024_4KB_SEC.FLM" start="0x00000000" size="0x00100000" default="1"/>

          <!-- *********************** -->
          <!-- 64MHz 64LQFP -->
          <variant Dvariant="S32K146MNxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146MRxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146MFxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146MSxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146MAxxxLHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- 80MHz 64LQFP -->
          <variant Dvariant="S32K146HNxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146HRxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146HFxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146HSxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146HAxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- 112MHz 64LQFP -->
          <variant Dvariant="S32K146UNxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146URxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146UFxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146USxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K146UAxxxLHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>

          <!-- *********************** -->
          <!-- 64MHz 100LQFP -->
          <variant Dvariant="S32K146MNxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146MRxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146MFxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146MSxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146MAxxxLLx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- 80MHz 100LQFP -->
          <variant Dvariant="S32K146HNxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146HRxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146HFxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146HSxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146HAxxxLLx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- 112MHz 100LQFP -->
          <variant Dvariant="S32K146UNxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146URxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146UFxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146USxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>
          <variant Dvariant="S32K146UAxxxLLx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="100"/>
          </variant>

          <!-- *********************** -->
          <!-- 64MHz 144LQFP -->
          <variant Dvariant="S32K146MNxxxLQx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146MRxxxLQx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146MFxxxLQx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146MSxxxLQx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146MAxxxLQx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>

          <!-- 80MHz 144LQFP -->
          <variant Dvariant="S32K146HNxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146HRxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146HFxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146HSxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146HAxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>

          <!-- 112MHz 144LQFP -->
          <variant Dvariant="S32K146UNxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146URxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146UFxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146USxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K146UAxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>

          <!-- *********************** -->
          <!-- 64MHz 100MAPBGA -->
          <variant Dvariant="S32K146MNxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146MRxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146MFxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146MSxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146MAxxxMHx">
            <processor Dclock="64000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>

          <!-- 80MHz 100MAPBGA -->
          <variant Dvariant="S32K146HNxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146HRxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146HFxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146HSxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146HAxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>

          <!-- 112MHz 100MAPBGA -->
          <variant Dvariant="S32K146UNxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146URxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146UFxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146USxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K146UAxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0000F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF0000" size="0x00010000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
        </device>

        <!-- ******************************  Device 'S32K148'  ****************************** -->
        <device Dname="S32K148">
          <book name="doc/S32SDK_S32K148_UserManual.pdf" title="S32SDK User Manual"/>

          <compile header="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
          <compile define="CPU_S32K148"/>
          <debug  svd="platform/devices/S32K148/S32K148.svd"/>
          <memory id="IROM1"                                      start="0x00000000" size="0x00180000" default="1" startup="1"/>
          <memory id="IROM2"                                      start="0x10000000" size="0x00080000" default="0" startup="1"/>
          <algorithm name="CMSIS/Flash/S32K148_P1536_4KB_SEC.FLM" start="0x00000000" size="0x00180000" default="1"/>
          <algorithm name="CMSIS/Flash/S32K148_D512_4KB_SEC.FLM"  start="0x10000000" size="0x00080000" default="0"/>

          <!-- *********************** -->
          <!-- 80MHz 144LQFP -->
          <variant Dvariant="S32K148HNxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00017000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE8000" size="0x00018000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148HRxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148HFxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148HSxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148HAxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148HExxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148HJxxxLQx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>

          <!-- 112MHz 144LQFP -->
          <variant Dvariant="S32K148UNxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00017000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE8000" size="0x00018000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148URxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148UFxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148USxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148UAxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148UExxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>
          <variant Dvariant="S32K148UJxxxLQx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="144"/>
          </variant>

          <!-- *********************** -->
          <!-- 80MHz 176LQFP -->
          <variant Dvariant="S32K148HNxxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00017000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE8000" size="0x00018000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148HRxxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148HFxxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148HSxxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148HAxxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148HExxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148HJxxxLUx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>

          <!-- 112MHz 176LQFP -->
          <variant Dvariant="S32K148UNxxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00017000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE8000" size="0x00018000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148URxxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148UFxxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148USxxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148UAxxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148UExxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>
          <variant Dvariant="S32K148UJxxxLUx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="QFP" n="176"/>
          </variant>


          <!-- *********************** -->
          <!-- 80MHz 100MAPBGA -->
          <variant Dvariant="S32K148HNxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00017000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE8000" size="0x00018000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148HRxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148HFxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148HSxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148HAxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148HExxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148HJxxxMHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>

          <!-- 112MHz 100MAPBGA -->
          <variant Dvariant="S32K148UNxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00017000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE8000" size="0x00018000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148URxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148UFxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148USxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148UAxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148UExxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
          <variant Dvariant="S32K148UJxxxMHx">
            <processor Dclock="112000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x0001F000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFE0000" size="0x00020000" init="0" default="0"/>
            <feature type="BGA" n="100"/>
          </variant>
        </device>

        <!-- ******************************  Device 'S32K142W'  ***************************** -->
        <device Dname="S32K142W">
          <book name="doc/S32SDK_S32K142W_UserManual.pdf" title="S32SDK User Manual"/>

          <compile header="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
          <compile define="CPU_S32K142W"/>
          <debug  svd="platform/devices/S32K142W/S32K142W.svd"/>
          <memory id="IROM1"                                     start="0x00000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/S32K142_P256_2KB_SEC.FLM" start="0x00000000" size="0x00040000" default="1"/>

          <!-- *********************** -->
          <!-- 80MHz 48LQFP -->
          <variant Dvariant="S32K142WFxxxLFx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="48"/>
          </variant>
          <variant Dvariant="S32K142WAxxxLFx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="48"/>
          </variant>

          <!-- *********************** -->
          <!-- 80MHz 64LQFP -->
          <variant Dvariant="S32K142WFxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K142WAxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00003000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFFC000" size="0x00004000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
        </device>

        <!-- ******************************  Device 'S32K144W'  ***************************** -->
        <device Dname="S32K144W">
          <book name="doc/S32SDK_S32K144W_UserManual.pdf" title="S32SDK User Manual"/>

          <compile header="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
          <compile define="CPU_S32K144W"/>
          <debug  svd="platform/devices/S32K144W/S32K144W.svd"/>
          <memory id="IROM1"                                     start="0x00000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/S32K144_P512_4KB_SEC.FLM" start="0x00000000" size="0x00080000" default="1"/>

          <!-- *********************** -->
          <!-- 80MHz 48LQFP -->
          <variant Dvariant="S32K144WFxxxLFx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="48"/>
          </variant>
          <variant Dvariant="S32K144WAxxxLFx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="48"/>
          </variant>

          <!-- *********************** -->
          <!-- 80MHz 64LQFP -->
          <variant Dvariant="S32K144WFxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF9000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
          <variant Dvariant="S32K144WAxxxLHx">
            <processor Dclock="80000000"/>
            <memory id="IRAM1" start="0x20000000" size="0x00007000" init="0" default="1"/>
            <memory id="IRAM2" start="0x1FFF8000" size="0x00008000" init="0" default="0"/>
            <feature type="QFP" n="64"/>
          </variant>
        </device>

      </subFamily>
    </family>
  </devices>

  <conditions>
    <!-- Device Conditions -->
    <condition id="S32K14x">
      <description>NXP S32K14x devices</description>
      <accept condition="S32K142"/>
      <accept condition="S32K144"/>
      <accept condition="S32K146"/>
      <accept condition="S32K148"/>
      <accept condition="S32K142W"/>
      <accept condition="S32K144W"/>
      <!--accept condition="next device with same coreclock"/-->
    </condition>

    <condition id="S32K142_144_146">
      <description>NXP S32K142 144 146 devices</description>
      <accept condition="S32K142"/>
      <accept condition="S32K144"/>
      <accept condition="S32K146"/>
      <accept condition="S32K142W"/>
      <accept condition="S32K144W"/>
    </condition>

    <condition id="S32K142">
      <description>NXP S32K142 device</description>
      <accept Dvendor="NXP:11" Dname="S32K142*"/>
      <deny   Dvendor="NXP:11" Dname="S32K142W*"/>
    </condition>
    <condition id="S32K142_32">
      <description>NXP S32K142 device with 32K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K142[MHU][RFSA]*"/>
    </condition>

    <condition id="S32K144">
      <description>NXP S32K144 device</description>
      <accept Dvendor="NXP:11" Dname="S32K144*"/>
      <deny   Dvendor="NXP:11" Dname="S32K144W*"/>
    </condition>
    <condition id="S32K144_48">
      <description>NXP S32K144 device with 48K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K144[MHU]N*"/>
    </condition>
    <condition id="S32K144_64">
      <description>NXP S32K144 device with 64K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K144[MHU][RFSA]*"/>
    </condition>

    <condition id="S32K146">
      <description>NXP S32K146 device</description>
      <accept Dvendor="NXP:11" Dname="S32K146*"/>
    </condition>
    <condition id="S32K146_128">
      <description>NXP S32K146 device with 128K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K146[MHU][NRFSA]*"/>
    </condition>

    <condition id="S32K148">
      <description>NXP S32K148 device</description>
      <accept Dvendor="NXP:11" Dname="S32K148*"/>
    </condition>
    <condition id="S32K148_192">
      <description>NXP S32K144 device with 192K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K148[MHU]N*"/>
    </condition>
    <condition id="S32K148_256">
      <description>NXP S32K144 device with 256K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K148[MHU][RFSAEJ]*"/>
    </condition>

    <condition id="S32K142W">
      <description>NXP S32K142W device</description>
      <accept Dvendor="NXP:11" Dname="S32K142W*"/>
    </condition>
    <condition id="S32K142W_32">
      <description>NXP S32K142W device with 32K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K142W[FA]*"/>
    </condition>

    <condition id="S32K144W">
      <description>NXP S32K144W device</description>
      <accept Dvendor="NXP:11" Dname="S32K144W*"/>
    </condition>
    <condition id="S32K144W_64">
      <description>NXP S32K144W device with 64K RAM</description>
      <accept Dvendor="NXP:11" Dname="S32K144W[FA]*"/>
    </condition>

    <!-- Device + Compiler Conditions (ARM) -->
    <condition id="S32K142_ARM">
      <description>NXP S32K142 device and ARM compiler</description>
      <require condition="S32K142"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K142_32_ARM">
      <description>NXP S32K142 device with 32K RAM and ARM compiler</description>
      <require condition="S32K142_32"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>

    <condition id="S32K144_ARM">
      <description>NXP S32K144 device and ARM compiler</description>
      <require condition="S32K144"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K144_48_ARM">
      <description>NXP S32K144 device with 48K RAM and ARM compiler</description>
      <require condition="S32K144_48"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K144_64_ARM">
      <description>NXP S32K144 device with 64K RAM and ARM compiler</description>
      <require condition="S32K144_64"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>

    <condition id="S32K146_ARM">
      <description>NXP S32K146 devices and ARM compiler</description>
      <require condition="S32K146"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K146_128_ARM">
      <description>NXP S32K146 device with 128K RAM and ARM compiler</description>
      <require condition="S32K146_128"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>

    <condition id="S32K148_ARM">
      <description>NXP S32K148 device and ARM compiler</description>
      <require condition="S32K148"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K148_192_ARM">
      <description>NXP S32K144 device with 192K RAM and ARM compiler</description>
       <require condition="S32K148_192"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
   </condition>
    <condition id="S32K148_256_ARM">
      <description>NXP S32K144 device with 256K RAM and ARM compiler</description>
      <require condition="S32K148_256"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>

    <condition id="S32K142W_ARM">
      <description>NXP S32K142W device and ARM compiler</description>
      <require condition="S32K142W"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K142W_32_ARM">
      <description>NXP S32K142W device with 32K RAM and ARM compiler</description>
      <require condition="S32K142W_32"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>

    <condition id="S32K144W_ARM">
      <description>NXP S32K144W devices and ARM compiler</description>
      <require condition="S32K144W"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>
    <condition id="S32K144W_64_ARM">
      <description>NXP S32K144W device with 64K RAM and ARM compiler</description>
      <require condition="S32K144W_64"/>
      <require Tcompiler="ARMCC" Toptions="AC6"/>
    </condition>

    <!-- Device + Compiler Conditions (GCC) -->
    <condition id="S32K142_GCC">
      <description>NXP S32K142 device and GCC compiler</description>
      <require condition="S32K142"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K142_32_GCC">
      <description>NXP S32K142 device with 32K RAM and GCC compiler</description>
      <require condition="S32K142_32"/>
      <require Tcompiler="GCC"/>
    </condition>

    <condition id="S32K144_GCC">
      <description>NXP S32K144 device and GCC compiler</description>
      <require condition="S32K144"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K144_48_GCC">
      <description>NXP S32K144 device with 48K RAM and GCC compiler</description>
      <require condition="S32K144_48"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K144_64_GCC">
      <description>NXP S32K144 device with 64K RAM and GCC compiler</description>
      <require condition="S32K144_64"/>
      <require Tcompiler="GCC"/>
    </condition>

    <condition id="S32K146_GCC">
      <description>NXP S32K146 devices and GCC compiler</description>
      <require condition="S32K146"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K146_128_GCC">
      <description>NXP S32K146 device with 128K RAM and GCC compiler</description>
      <require condition="S32K146_128"/>
      <require Tcompiler="GCC"/>
    </condition>

    <condition id="S32K148_GCC">
      <description>NXP S32K148 device and GCC compiler</description>
      <require condition="S32K148"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K148_192_GCC">
      <description>NXP S32K144 device with 192K RAM and GCC compiler</description>
       <require condition="S32K148_192"/>
      <require Tcompiler="GCC"/>
   </condition>
    <condition id="S32K148_256_GCC">
      <description>NXP S32K144 device with 256K RAM and GCC compiler</description>
      <require condition="S32K148_256"/>
      <require Tcompiler="GCC"/>
    </condition>

    <condition id="S32K142W_GCC">
      <description>NXP S32K142W device and GCC compiler</description>
      <require condition="S32K142W"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K142W_32_GCC">
      <description>NXP S32K142W device with 32K RAM and GCC compiler</description>
      <require condition="S32K142W_32"/>
      <require Tcompiler="GCC"/>
    </condition>

    <condition id="S32K144W_GCC">
      <description>NXP S32K144W devices and GCC compiler</description>
      <require condition="S32K144W"/>
      <require Tcompiler="GCC"/>
    </condition>
    <condition id="S32K144W_64_GCC">
      <description>NXP S32K144W device with 64K RAM and GCC compiler</description>
      <require condition="S32K144W_64"/>
      <require Tcompiler="GCC"/>
    </condition>

    <!-- Device + CMSIS Conditions -->
    <condition id="S32K14x_CMSIS">
      <description>NXP S32K14x devices and CMSIS-CORE</description>
      <accept condition="S32K14x"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>

    <!-- bundle dependencies -->
    <condition id="S32K144 DRV_CLOCK_PINS">
      <description>NXP S32K Driver Clock Pins dependency</description>
      <require condition="S32K144"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="PINS"/>
    </condition>
    <condition id="S32K144 DRV_CLOCK_PINS_ADC">
      <description>NXP S32K Driver Clock Pins ADC dependency</description>
      <require condition="S32K144"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="PINS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="ADC"/>
    </condition>
    <condition id="S32K148 DRV_CLOCK_PINS">
      <description>NXP S32K Driver Clock Pins dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="PINS"/>
    </condition>
    <condition id="S32K148 DRV_CLOCK_PINS_ADC">
      <description>NXP S32K Driver Clock Pins ADC dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="PINS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="ADC"/>
    </condition>

    <!-- SDK driver dependencies -->
    <condition id="S32K14x DRV_ADC">
      <description>NXP S32K Driver ADC dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
    </condition>
    <condition id="S32K14x DRV_Clock">
      <description>NXP S32K System Clock dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K14x DRV_CMP">
      <description>NXP S32K Driver CMP dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x DRV_CRC">
      <description>NXP S32K Driver CRC dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x DRV_CSEC">
      <description>NXP S32K Driver CSEC dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK OSIF" Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_EDMA">
      <description>NXP S32K Driver eDMA dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K14x DRV_EIM">
      <description>NXP S32K Driver EIM dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K148 DRV_ENET">
      <description>NXP S32K48 Driver ENET dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K148 DRV_PHY">
      <description>NXP S32K148 Driver PHY dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="ENET"/>
    </condition>
    <condition id="S32K14x DRV_ERM">
      <description>NXP S32K Driver ERM dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x DRV_EWM">
      <description>NXP S32K Driver EWM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K148 DRV_FLASH_MX25">
      <description>NXP S32K148 Driver FLASH MX25l6433F dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="QSPI"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_FTM">
      <description>NXP S32K Driver FTM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K14x DRV_FTM_IC">
      <description>NXP S32K Driver FTM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM"/>
    </condition>
    <condition id="S32K14x DRV_FTM_MC">
      <description>NXP S32K Driver FTM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM"/>
    </condition>
    <condition id="S32K14x DRV_FTM_OC">
      <description>NXP S32K Driver FTM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM"/>
    </condition>
    <condition id="S32K14x DRV_FTM_PWM">
      <description>NXP S32K Driver FTM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM"/>
    </condition>
    <condition id="S32K14x DRV_FTM_QD">
      <description>NXP S32K Driver FTM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM"/>
    </condition>
    <condition id="S32K14x DRV_FlexCAN">
      <description>NXP S32K Driver FlexCAN dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_FlexIO">
      <description>NXP S32K Driver FLEXIO dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_FlexIO_I2C">
      <description>NXP S32K Driver FLEXIO I2C dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
    </condition>
    <condition id="S32K14x DRV_FlexIO_I2S">
      <description>NXP S32K Driver FLEXIO I2S dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
    </condition>
    <condition id="S32K14x DRV_FlexIO_SPI">
      <description>NXP S32K Driver FLEXIO SPI dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
    </condition>
    <condition id="S32K14x DRV_FlexIO_UART">
      <description>NXP S32K Driver FLEXIO UART dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
    </condition>
    <condition id="S32K14x DRV_LIN">
      <description>NXP S32K Driver LIN dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="LPUART"/>
    </condition>
    <condition id="S32K14x DRV_LPI2C">
      <description>NXP S32K Driver LPI2C dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_LPIT">
      <description>NXP S32K Driver LPIT dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K14x DRV_LPSPI">
      <description>NXP S32K Driver LPSPI dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_LPTMR">
      <description>NXP S32K Driver LPTMR dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
    </condition>
    <condition id="S32K14x DRV_LPUART">
      <description>NXP S32K Driver LPUART IRQ dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_MPU">
      <description>NXP S32K Driver MPU dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x DRV_PDB">
      <description>NXP S32K Driver PDB dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K14x DRV_PINS">
      <description>NXP S32K Driver PINS dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x DRV_Power">
      <description>NXP S32K14x System Power dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
    </condition>
    <condition id="S32K148 DRV_QSPI">
      <description>NXP S32K Driver QSPI dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_RTC">
      <description>NXP S32K Driver RTC dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>
    <condition id="S32K148 DRV_SAI">
      <description>NXP S32K148 Driver SAI dependency</description>
      <require condition="S32K148"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"/>
      <require Cclass="Device" Cgroup="SDK OSIF"   Csub="OSIF"/>
    </condition>
    <condition id="S32K14x DRV_TRGMUX">
      <description>NXP S32K Driver TRGMUX dependency</description>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x DRV_WDOG">
      <description>NXP S32K Driver WDOG dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>

    <!-- SDK PAL dependencies -->
    <condition id="S32K14x PAL_ADC">
      <description>NXP S32K14x PAL ADC dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="ADC"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="PDB"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="TRGMUX"/>
      <require Cclass="Device" Cgroup="SDK OSIF" Csub="OSIF"/>
    </condition>
    <condition id="S32K14x PAL_CAN">
      <description>NXP S32K14x PAL CAN dependency</description>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexCAN"/>
      <require condition="S32K14x_CMSIS"/>
    </condition>
    <condition id="S32K14x PAL_I2C">
      <description>NXP S32K14x PAL I2C dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="LPI2C"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (I2C)"/>
    </condition>
    <condition id="S32K142_144_146 PAL_I2S">
      <description>NXP S32K142 144 146 PAL I2S dependency</description>
      <require condition="S32K142_144_146"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (I2S)"/>
    </condition>
    <condition id="S32K148 PAL_I2S">
      <description>NXP S32K148 PAL I2S dependency</description>
      <require condition="S32K148"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (I2S)"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="SAI"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="PINS"/>
    </condition>
    <condition id="S32K14x PAL_I2S">
      <description>NXP S32K14x PAL I2S dependency</description>
      <accept condition="S32K142_144_146 PAL_I2S"/>
      <accept condition="S32K148 PAL_I2S"/>
    </condition>
    <condition id="S32K14x PAL_IC">
      <description>NXP S32K14x PAL IC dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM (IC)"/>
    </condition>
    <condition id="S32K14x PAL_MPU">
      <description>NXP S32K14x PAL MPU dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="MPU"/>
    </condition>
    <condition id="S32K14x PAL_OC">
      <description>NXP S32K14x PAL OC dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM (OC)"/>
    </condition>
    <condition id="S32K14x PAL_PWM">
      <description>NXP S32K14x PAL PWM dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM (PWM)"/>
    </condition>
    <condition id="S32K14x PAL_Security">
      <description>NXP S32K14x PAL Security dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="CSEC"/>
      <require Cclass="Device" Cgroup="SDK OSIF" Csub="OSIF"/>
    </condition>
    <condition id="S32K14x PAL_SPI">
      <description>NXP S32K14x PAL SPI dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="LPSPI"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (SPI)"/>
    </condition>
    <condition id="S32K14x PAL_Timing">
      <description>NXP S32K14x PAL Timing dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FTM (OC)"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="LPIT"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="LPTMR"/>
    </condition>
    <condition id="S32K14x PAL_UART">
      <description>NXP S32K14x PAL UART dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="LPUART"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (UART)"/>
    </condition>
    <condition id="S32K14x PAL_WDG">
      <description>NXP S32K14x PAL WDG dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="WDOG"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
    </condition>

    <condition id="S32K14x OSIF_BM">
      <description>NXP S32K14x OSIF Bare Metal dependency</description>
      <require condition="S32K14x_CMSIS"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Clock"/>
      <require Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"/>
    </condition>

  </conditions>

  <components>
    <!-- StartUp -->
    <component Cclass="Device" Cgroup="Startup" Cversion="2.0.0" condition="S32K14x_CMSIS">
      <description>System Startup for NXP S32K14x Series</description>
      <RTE_Components_h>
        <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_DEVICE_STARTUP_S32K14x      /* Device Startup for S32K14x Series */
      </RTE_Components_h>
      <files>
        <!-- include folders -->
        <file category="header"  name="platform/devices/device_registers.h"/> <!-- generates warning in PackCheck because name is not CMSIS conform -->
        <file category="include" name="platform/devices/"/>
        <file category="include" name="platform/devices/common/"/>

        <!-- startup files (general) -->
        <file category="source" name="platform/devices/startup.c"/>

        <!-- system files -->
        <file category="header"       condition="S32K142"         name="platform/devices/S32K142/startup/system_S32K142.h"            attr="config" version="1.1.0"/>
        <file category="source"       condition="S32K142"         name="platform/devices/S32K142/startup/system_S32K142.c"            attr="config" version="1.1.0"/>
        <file category="header"       condition="S32K144"         name="platform/devices/S32K144/startup/system_S32K144.h"            attr="config" version="2.1.0"/>
        <file category="source"       condition="S32K144"         name="platform/devices/S32K144/startup/system_S32K144.c"            attr="config" version="2.1.0"/>
        <file category="header"       condition="S32K146"         name="platform/devices/S32K146/startup/system_S32K146.h"            attr="config" version="1.1.0"/>
        <file category="source"       condition="S32K146"         name="platform/devices/S32K146/startup/system_S32K146.c"            attr="config" version="1.1.0"/>
        <file category="header"       condition="S32K148"         name="platform/devices/S32K148/startup/system_S32K148.h"            attr="config" version="1.1.0"/>
        <file category="source"       condition="S32K148"         name="platform/devices/S32K148/startup/system_S32K148.c"            attr="config" version="1.1.0"/>
        <file category="header"       condition="S32K142W"        name="platform/devices/S32K142W/startup/system_S32K142W.h"          attr="config" version="2.1.0"/>
        <file category="source"       condition="S32K142W"        name="platform/devices/S32K142W/startup/system_S32K142W.c"          attr="config" version="2.1.0"/>
        <file category="header"       condition="S32K144W"        name="platform/devices/S32K144W/startup/system_S32K144W.h"          attr="config" version="2.1.0"/>
        <file category="source"       condition="S32K144W"        name="platform/devices/S32K144W/startup/system_S32K144W.c"          attr="config" version="2.1.0"/>

        <!-- startup files (ARM specific) -->
        <file category="source"       condition="S32K142_ARM"     name="platform/devices/S32K142/startup/armc/startup_S32K142.S"      attr="config" version="2.2.0"/>
        <file category="source"       condition="S32K144_ARM"     name="platform/devices/S32K144/startup/armc/startup_S32K144.S"      attr="config" version="2.2.0"/>
        <file category="source"       condition="S32K146_ARM"     name="platform/devices/S32K146/startup/armc/startup_S32K146.S"      attr="config" version="2.2.0"/>
        <file category="source"       condition="S32K148_ARM"     name="platform/devices/S32K148/startup/armc/startup_S32K148.S"      attr="config" version="2.2.0"/>
        <file category="source"       condition="S32K142W_ARM"    name="platform/devices/S32K142W/startup/armc/startup_S32K142W.S"    attr="config" version="2.2.0"/>
        <file category="source"       condition="S32K144W_ARM"    name="platform/devices/S32K144W/startup/armc/startup_S32K144W.S"    attr="config" version="2.2.0"/>

        <!-- startup files (GCC specific) -->
        <file category="source"       condition="S32K142_GCC"     name="platform/devices/S32K142/startup/gcc/startup_S32K142.S"       attr="config" version="1.0.0"/>
        <file category="source"       condition="S32K144_GCC"     name="platform/devices/S32K144/startup/gcc/startup_S32K144.S"       attr="config" version="2.0.0"/>
        <file category="source"       condition="S32K146_GCC"     name="platform/devices/S32K146/startup/gcc/startup_S32K146.S"       attr="config" version="1.0.0"/>
        <file category="source"       condition="S32K148_GCC"     name="platform/devices/S32K148/startup/gcc/startup_S32K148.S"       attr="config" version="1.0.0"/>
        <file category="source"       condition="S32K142W_GCC"    name="platform/devices/S32K142W/startup/gcc/startup_S32K142W.S"     attr="config" version="2.0.0"/>
        <file category="source"       condition="S32K144W_GCC"    name="platform/devices/S32K144W/startup/gcc/startup_S32K144W.S"     attr="config" version="2.0.0"/>

        <!-- linker scripts (ARM)-->
        <file category="linkerScript" condition="S32K142_32_ARM"  name="platform/devices/S32K142/linker/armc/S32K142_32_flash.sct"    attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K142_32_ARM"  name="platform/devices/S32K142/linker/armc/S32K142_32_ram.sct"      attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K144_48_ARM"  name="platform/devices/S32K144/linker/armc/S32K144_48_flash.sct"    attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K144_48_ARM"  name="platform/devices/S32K144/linker/armc/S32K144_48_ram.sct"      attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K144_64_ARM"  name="platform/devices/S32K144/linker/armc/S32K144_64_flash.sct"    attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K144_64_ARM"  name="platform/devices/S32K144/linker/armc/S32K144_64_ram.sct"      attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K146_128_ARM" name="platform/devices/S32K146/linker/armc/S32K146_128_flash.sct"   attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K146_128_ARM" name="platform/devices/S32K146/linker/armc/S32K146_128_ram.sct"     attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K148_192_ARM" name="platform/devices/S32K148/linker/armc/S32K148_192_flash.sct"   attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K148_192_ARM" name="platform/devices/S32K148/linker/armc/S32K148_192_ram.sct"     attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K148_256_ARM" name="platform/devices/S32K148/linker/armc/S32K148_256_flash.sct"   attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K148_256_ARM" name="platform/devices/S32K148/linker/armc/S32K148_256_ram.sct"     attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K142W_32_ARM" name="platform/devices/S32K142W/linker/armc/S32K142W_32_flash.sct"  attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K142W_32_ARM" name="platform/devices/S32K142W/linker/armc/S32K142W_32_ram.sct"    attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K144W_64_ARM" name="platform/devices/S32K144W/linker/armc/S32K144W_64_flash.sct"  attr="config" version="2.2.0"/>
        <file category="linkerScript" condition="S32K144W_64_ARM" name="platform/devices/S32K144W/linker/armc/S32K144W_64_ram.sct"    attr="config" version="2.2.0"/>

        <!-- linker scripts  (GCC) -->
        <file category="linkerScript" condition="S32K142_32_GCC"  name="platform/devices/S32K142/linker/gcc/S32K142_32_flash.ld"      attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K142_32_GCC"  name="platform/devices/S32K142/linker/gcc/S32K142_32_ram.ld"        attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K144_48_GCC"  name="platform/devices/S32K144/linker/gcc/S32K144_48_flash.ld"      attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K144_48_GCC"  name="platform/devices/S32K144/linker/gcc/S32K144_48_ram.ld"        attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K144_64_GCC"  name="platform/devices/S32K144/linker/gcc/S32K144_64_flash.ld"      attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K144_64_GCC"  name="platform/devices/S32K144/linker/gcc/S32K144_64_ram.ld"        attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K146_128_GCC" name="platform/devices/S32K146/linker/gcc/S32K146_128_flash.ld"     attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K146_128_GCC" name="platform/devices/S32K146/linker/gcc/S32K146_128_ram.ld"       attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K148_192_GCC" name="platform/devices/S32K148/linker/gcc/S32K148_192_flash.ld"     attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K148_192_GCC" name="platform/devices/S32K148/linker/gcc/S32K148_192_ram.ld"       attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K148_256_GCC" name="platform/devices/S32K148/linker/gcc/S32K148_256_flash.ld"     attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K148_256_GCC" name="platform/devices/S32K148/linker/gcc/S32K148_256_ram.ld"       attr="config" version="1.0.0"/>
        <file category="linkerScript" condition="S32K142W_32_GCC" name="platform/devices/S32K142W/linker/gcc/S32K142W_32_flash.ld"    attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K142W_32_GCC" name="platform/devices/S32K142W/linker/gcc/S32K142W_32_ram.ld"      attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K144W_64_GCC" name="platform/devices/S32K144W/linker/gcc/S32K144W_64_flash.ld"    attr="config" version="2.0.0"/>
        <file category="linkerScript" condition="S32K144W_64_GCC" name="platform/devices/S32K144W/linker/gcc/S32K144W_64_ram.ld"      attr="config" version="2.0.0"/>
      </files>
    </component>

    <!-- SDK PAL -->
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="ADC"                Cversion="4.0.2" condition="S32K14x PAL_ADC">
      <description>ADC Peripheral Abstraction Layer (ADC PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_ADC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/adc_pal.h"/>
        <file category="source" name="platform/pal/src/adc/adc_pal.c"/>
        <file category="source" name="platform/pal/src/adc/adc_irq.c"/>

        <file category="header" name="platform/pal/cfg/adc_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="CAN"                Cversion="4.0.2" condition="S32K14x PAL_CAN">
      <description>CAN Peripheral Abstraction Layer (CAN PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_CAN
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/can_pal.h"/>
        <file category="source" name="platform/pal/src/can/can_pal.c"/>

        <file category="header" name="platform/pal/cfg/can_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="I2C"                Cversion="4.0.2" condition="S32K14x PAL_I2C">
      <description>I2C Peripheral Abstraction Layer (I2C PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_I2C
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/i2c_pal.h"/>
        <file category="source" name="platform/pal/src/i2c/i2c_pal.c"/>

        <file category="header" name="platform/pal/cfg/i2c_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="I2S"                Cversion="4.0.2" condition="S32K14x PAL_I2S">
      <description>I2S Peripheral Abstraction Layer (I2S PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_I2S
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/i2s_pal.h"/>
        <file category="source" name="platform/pal/src/i2s/i2s_pal.c"/>

        <file category="header" name="platform/pal/cfg/i2s_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="IC"                 Cversion="4.0.2" condition="S32K14x PAL_IC">
      <description>IC Peripheral Abstraction Layer (IC PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_IC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/ic_pal.h"/>
        <file category="source" name="platform/pal/src/ic/ic_pal.c"/>
        <file category="source" name="platform/pal/src/ic/ic_irq.c"/>

        <file category="header" name="platform/pal/cfg/ic_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="MPU"                Cversion="4.0.2" condition="S32K14x PAL_MPU">
      <description>MPU Peripheral Abstraction Layer (MPU PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_MPU
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/mpu_pal.h"/>
        <file category="source" name="platform/pal/src/mpu/mpu_pal.c"/>

        <file category="header" name="platform/pal/cfg/mpu_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="OC"                 Cversion="4.0.2" condition="S32K14x PAL_OC">
      <description>OC Peripheral Abstraction Layer (OC PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_OC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/oc_pal.h"/>
        <file category="source" name="platform/pal/src/oc/oc_pal.c"/>
        <file category="source" name="platform/pal/src/oc/oc_irq.c"/>

        <file category="header" name="platform/pal/cfg/oc_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="PWM"                Cversion="4.0.2" condition="S32K14x PAL_PWM">
      <description>PWM Peripheral Abstraction Layer (PWM PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_PWM
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/pwm_pal.h"/>
        <file category="source" name="platform/pal/src/pwm/pwm_pal.c"/>

        <file category="header" name="platform/pal/cfg/pwm_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="Security"           Cversion="4.0.2" condition="S32K14x PAL_Security">
      <description>Security Peripheral Abstraction Layer (Security PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_SECURITY
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/security_pal.h"/>
        <file category="source" name="platform/pal/src/security/security_pal.c"/>

        <file category="header" name="platform/pal/cfg/security_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="SPI"                Cversion="4.0.2" condition="S32K14x PAL_SPI">
      <description>SPI Peripheral Abstraction Layer (SPI PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_SPI
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/spi_pal.h"/>
        <file category="source" name="platform/pal/src/spi/spi_pal.c"/>

        <file category="header" name="platform/pal/cfg/spi_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="Timing"             Cversion="4.0.2" condition="S32K14x PAL_Timing">
      <description>Timing Peripheral Abstraction Layer (Timing PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_TIMING
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/timing_pal.h"/>
        <file category="source" name="platform/pal/src/timing/timing_pal.c"/>
        <file category="source" name="platform/pal/src/timing/timing_irq.c"/>

        <file category="header" name="platform/pal/cfg/timing_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="UART"               Cversion="4.0.2" condition="S32K14x PAL_UART">
      <description>UART Peripheral Abstraction Layer (UART PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_UART
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/uart_pal.h"/>
        <file category="source" name="platform/pal/src/uart/uart_pal.c"/>

        <file category="header" name="platform/pal/cfg/uart_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK PAL"    Csub="WDG"                Cversion="4.0.2" condition="S32K14x PAL_WDG">
      <description>WDG Peripheral Abstraction Layer (WDG PAL)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_PAL_WDG
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/pal/inc/wdg_pal.h"/>
        <file category="source" name="platform/pal/src/wdg/wdg_pal.c"/>

        <file category="header" name="platform/pal/cfg/wdg_pal_cfg.h" attr="config" version="1.0.0"/>
      </files>
    </component>

    <!-- SDK Driver -->
    <component Cclass="Device" Cgroup="SDK Driver" Csub="ADC"                Cversion="4.0.2" condition="S32K14x DRV_ADC">
      <description>Analog to Digital Converter Peripheral (ADC) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_ADC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/adc_driver.h"/>
        <file category="source" name="platform/drivers/src/adc/adc_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="Clock"              Cversion="4.0.2" condition="S32K14x DRV_Clock">
      <description>Clock Manager Driver (SK32K1xx)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_CLOCK
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/clock_manager.h"/>
        <file category="header" name="platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h"/>
        <file category="source" name="platform/drivers/src/clock/S32K1xx/clock_S32K1xx.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="CMP"                Cversion="4.0.2" condition="S32K14x DRV_CMP">
      <description>Comparator (CMP) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_CMP
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/cmp_driver.h"/>
        <file category="source" name="platform/drivers/src/cmp/cmp_driver.c"/>
        <file category="source" name="platform/drivers/src/cmp/cmp_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="CRC"                Cversion="4.0.2" condition="S32K14x DRV_CRC">
      <description>Cyclic Redundancy Check (CRC) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_CRC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/crc_driver.h"/>
        <file category="source" name="platform/drivers/src/crc/crc_driver.c"/>
        <file category="source" name="platform/drivers/src/crc/crc_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="CSEC"               Cversion="4.0.2" condition="S32K14x DRV_CSEC">
      <description>Cryptographic Services Engine (CSEc) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_CSEC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/csec_driver.h"/>
        <file category="source" name="platform/drivers/src/csec/csec_driver.c"/>
        <file category="source" name="platform/drivers/src/csec/csec_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="eDMA"               Cversion="4.0.2" condition="S32K14x DRV_EDMA">
      <description>Enhanced Direct Memory Access (eDMA) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_EDMA
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/edma_driver.h"/>
        <file category="source" name="platform/drivers/src/edma/edma_driver.c"/>
        <file category="source" name="platform/drivers/src/edma/edma_hw_access.c"/>
        <file category="source" name="platform/drivers/src/edma/edma_irq.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="EIM"                Cversion="4.0.2" condition="S32K14x DRV_EIM">
      <description>Error Injection Module (EIM) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_EIM
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/eim_driver.h"/>
        <file category="source" name="platform/drivers/src/eim/eim_driver.c"/>
        <file category="source" name="platform/drivers/src/eim/eim_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="ENET"               Cversion="4.0.2" condition="S32K148 DRV_ENET">
      <description>Ethernet MAC (ENET) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_ENET
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/enet_driver.h"/>
        <file category="source" name="platform/drivers/src/enet/enet_driver.c"/>
        <file category="source" name="platform/drivers/src/enet/enet_hw_access.c"/>
        <file category="source" name="platform/drivers/src/enet/enet_irq.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="ERM"                Cversion="4.0.2" condition="S32K14x DRV_ERM">
      <description>Error Reporting Module (ERM) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_ERM
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/erm_driver.h"/>
        <file category="source" name="platform/drivers/src/erm/erm_driver.c"/>
        <file category="source" name="platform/drivers/src/erm/erm_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="EWM"                Cversion="4.0.2" condition="S32K14x DRV_EWM">
      <description>External Watchdog Monitor (EWM) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_EWM
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/ewm_driver.h"/>
        <file category="source" name="platform/drivers/src/ewm/ewm_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="Flash"              Cversion="4.0.2" condition="S32K14x">
      <description>Flash Memory (Flash) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLASH
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/flash_driver.h"/>
        <file category="source" name="platform/drivers/src/flash/flash_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="Flash (MX25l6433F)" Cversion="4.0.2" condition="S32K148 DRV_FLASH_MX25">
      <description>MX25L6433F Serial Flash Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLASH_MX25l6433F
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/flash_mx25l6433f_driver.h"/>
        <file category="source" name="platform/drivers/src/flash_mx25l6433f/flash_mx25l6433f_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FlexCAN"            Cversion="4.0.2" condition="S32K14x DRV_FlexCAN">
      <description>Controller Area Network with Flexible Data Rate (FlexCAN) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLEXCAN
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/flexcan_driver.h"/>
        <file category="source" name="platform/drivers/src/flexcan/flexcan_driver.c"/>
        <file category="source" name="platform/drivers/src/flexcan/flexcan_hw_access.c"/>
        <file category="source" name="platform/drivers/src/flexcan/flexcan_irq.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO"             Cversion="4.0.2" condition="S32K14x DRV_FlexIO">
      <description>FlexIO Common Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLEXIO
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/flexio.h"/>
        <file category="source" name="platform/drivers/src/flexio/flexio_common.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (I2C)"       Cversion="4.0.2" condition="S32K14x DRV_FlexIO_I2C">
      <description>FlexIO I2C Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLEXIO_I2C
      </RTE_Components_h>
      <files>
        <file category="source" name="platform/drivers/src/flexio/flexio_i2c_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (I2S)"       Cversion="4.0.2" condition="S32K14x DRV_FlexIO_I2S">
      <description>FlexIO I2S Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLEXIO_I2S
      </RTE_Components_h>
      <files>
        <file category="source" name="platform/drivers/src/flexio/flexio_i2s_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (SPI)"       Cversion="4.0.2" condition="S32K14x DRV_FlexIO_SPI">
      <description>FlexIO SPI Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLEXIO_SPI
      </RTE_Components_h>
      <files>
        <file category="source" name="platform/drivers/src/flexio/flexio_spi_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FlexIO (UART)"      Cversion="4.0.2" condition="S32K14x DRV_FlexIO_UART">
      <description>FlexIO UART Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FLEXIO_UART
      </RTE_Components_h>
      <files>
        <file category="source" name="platform/drivers/src/flexio/flexio_uart_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FTM"                Cversion="4.0.2" condition="S32K14x DRV_FTM">
      <description>FlexTimer Common Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FTM
      </RTE_Components_h>
      <files>
        <file category="header"  name="platform/drivers/inc/ftm_common.h"/>
        <file category="source"  name="platform/drivers/src/ftm/ftm_common.c"/>
        <file category="source"  name="platform/drivers/src/ftm/ftm_hw_access.c"/>
        <file category="include" name="platform/drivers/src/ftm/"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FTM (IC)"           Cversion="4.0.2" condition="S32K14x DRV_FTM_IC">
      <description>FlexTimer Input Capture Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FTM_IC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/ftm_ic_driver.h"/>
        <file category="source" name="platform/drivers/src/ftm/ftm_ic_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FTM (MC)"           Cversion="4.0.2" condition="S32K14x DRV_FTM_MC">
      <description>FlexTimer Module Counter Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FTM_MC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/ftm_mc_driver.h"/>
        <file category="source" name="platform/drivers/src/ftm/ftm_mc_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FTM (OC)"           Cversion="4.0.2" condition="S32K14x DRV_FTM_OC">
      <description>FlexTimer Output Compare Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FTM_OC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/ftm_oc_driver.h"/>
        <file category="source" name="platform/drivers/src/ftm/ftm_oc_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FTM (PWM)"          Cversion="4.0.2" condition="S32K14x DRV_FTM_PWM">
      <description>FlexTimer Pulse Width Modulation Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FTM_PWM
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/ftm_pwm_driver.h"/>
        <file category="source" name="platform/drivers/src/ftm/ftm_pwm_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="FTM (QD)"           Cversion="4.0.2" condition="S32K14x DRV_FTM_QD">
      <description>FlexTimer Quadrature Decoder Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_FTM_QD
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/ftm_qd_driver.h"/>
        <file category="source" name="platform/drivers/src/ftm/ftm_qd_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="Interrupt"          Cversion="4.0.2" condition="S32K14x">
      <description>Interrupt Manager (Interrupt)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_INTERRUPT
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/interrupt_manager.h"/>
        <file category="source" name="platform/drivers/src/interrupt/interrupt_manager.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="LIN (LPUART)"       Cversion="4.0.2" condition="S32K14x DRV_LIN">
      <description>LIN Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_LIN
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/lin_driver.h"/>
        <file category="source" name="platform/drivers/src/lin/lin_common.c"/>
        <file category="source" name="platform/drivers/src/lin/lin_driver.c"/>
        <file category="source" name="platform/drivers/src/lin/lin_irq.c"/>

        <file category="include" name="platform/drivers/src/lpuart/"/>
        <file category="source" name="platform/drivers/src/lpuart/lin_lpuart_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="LPI2C"              Cversion="4.0.2" condition="S32K14x DRV_LPI2C">
      <description>Low Power Inter-Integrated Circuit (LPI2C) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_LPI2C
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/lpi2c_driver.h"/>
        <file category="source" name="platform/drivers/src/lpi2c/lpi2c_driver.c"/>
        <file category="source" name="platform/drivers/src/lpi2c/lpi2c_hw_access.c"/>
        <file category="source" name="platform/drivers/src/lpi2c/lpi2c_irq.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="LPIT"               Cversion="4.0.2" condition="S32K14x DRV_LPIT">
      <description>Low Power Interrupt Timer (LPIT) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_LPIT
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/lpit_driver.h"/>
        <file category="source" name="platform/drivers/src/lpit/lpit_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="LPSPI"              Cversion="4.0.2" condition="S32K14x DRV_LPSPI">
      <description>Low Power Serial Peripheral Interface (LPSPI) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_LPSPI
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/lpspi_master_driver.h"/>
        <file category="header" name="platform/drivers/inc/lpspi_slave_driver.h"/>
        <file category="header" name="platform/drivers/inc/lpspi_shared_function.h"/>
        <file category="source" name="platform/drivers/src/lpspi/lpspi_master_driver.c"/>
        <file category="source" name="platform/drivers/src/lpspi/lpspi_slave_driver.c"/>
        <file category="source" name="platform/drivers/src/lpspi/lpspi_shared_function.c"/>
        <file category="source" name="platform/drivers/src/lpspi/lpspi_irq.c"/>
        <file category="source" name="platform/drivers/src/lpspi/lpspi_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="LPTMR"              Cversion="4.0.2" condition="S32K14x DRV_LPTMR">
      <description>Low Power Timer (LPTMR) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_LPTMR
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/lptmr_driver.h"/>
        <file category="source" name="platform/drivers/src/lptmr/lptmr_driver.c"/>
        <file category="source" name="platform/drivers/src/lptmr/lptmr_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="LPUART"             Cversion="4.0.2" condition="S32K14x DRV_LPUART">
      <description>Low Power Universal Asynchronous Receiver-Transmitter (LPUART) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_LPUART
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/lpuart_driver.h"/>
        <file category="source" name="platform/drivers/src/lpuart/lpuart_driver.c"/>
        <file category="source" name="platform/drivers/src/lpuart/lpuart_hw_access.c"/>
        <file category="source" name="platform/drivers/src/lpuart/lpuart_irq.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="MPU"                Cversion="4.0.2" condition="S32K14x DRV_MPU">
      <description>Memory Protection Unit (MPU) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_MPU
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/mpu_driver.h"/>
        <file category="source" name="platform/drivers/src/mpu/mpu_driver.c"/>
        <file category="source" name="platform/drivers/src/mpu/mpu_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="PDB"                Cversion="4.0.2" condition="S32K14x DRV_PDB">
      <description>Programmable Delay Block (PDB) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_PDB
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/pdb_driver.h"/>
        <file category="source" name="platform/drivers/src/pdb/pdb_driver.c"/>
        <file category="source" name="platform/drivers/src/pdb/pdb_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="PHY"                Cversion="4.0.2" condition="S32K148 DRV_PHY">
      <description>Ethernet Transciever (PHY) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_ENET
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/phy/phy.h"/>
        <file category="source" name="platform/drivers/src/phy/phy.c"/>
        <file category="source" name="platform/drivers/src/phy/phy_enet_access.c"/>
        <file category="source" name="platform/drivers/src/phy/phy_generic.c"/>
        <file category="source" name="platform/drivers/src/phy/phy_shared.c"/>
        <file category="source" name="platform/drivers/src/phy/phy_tja110x.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="PINS"               Cversion="4.0.2" condition="S32K14x DRV_PINS">
      <description>Pins Driver (PINS)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_PINS
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/pins_driver.h"/>
        <file category="source" name="platform/drivers/src/pins/pins_driver.c"/>
        <file category="source" name="platform/drivers/src/pins/pins_port_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="Power"              Cversion="4.0.2" condition="S32K14x DRV_Power">
      <description>Power Manager Driver (SK32K1xx)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_POWER
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/power_manager.h"/>
        <file category="source" name="platform/drivers/src/power/power_manager.c"/>
        <file category="source" name="platform/drivers/src/power/S32K1xx/power_manager_S32K1xx.c"/>
        <file category="header" name="platform/drivers/src/power/S32K1xx/power_manager_S32K1xx.h"/>
        <file category="source" name="platform/drivers/src/power/S32K1xx/power_smc_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="QSPI"               Cversion="4.0.2" condition="S32K148 DRV_QSPI">
      <description>Quad Serial Peripheral Interface (QuadSPI)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_QSPI
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/quadspi_driver.h"/>
        <file category="source" name="platform/drivers/src/quadspi/quadspi_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="RTC"                Cversion="4.0.2" condition="S32K14x DRV_RTC">
      <description>Real Time Clock Driver (RTC)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_RTC
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/rtc_driver.h"/>
        <file category="source" name="platform/drivers/src/rtc/rtc_driver.c"/>
        <file category="source" name="platform/drivers/src/rtc/rtc_hw_access.c"/>
        <file category="source" name="platform/drivers/src/rtc/rtc_irq.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="SAI"                Cversion="4.0.2" condition="S32K148 DRV_SAI">
      <description>Synchronous Audio Interface (SAI)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_SAI
      </RTE_Components_h>
      <files>
        <file category="header"  name="platform/drivers/inc/sai_driver.h"/>
        <file category="include" name="platform/drivers/src/sai/"/>
        <file category="source"  name="platform/drivers/src/sai/sai_driver.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="TRGMUX"             Cversion="4.0.2" condition="S32K14x DRV_TRGMUX">
      <description>TRGMUX Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_SAI
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/trgmux_driver.h"/>
        <file category="source" name="platform/drivers/src/trgmux/trgmux_driver.c"/>
        <file category="source" name="platform/drivers/src/trgmux/trgmux_hw_access.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="SDK Driver" Csub="WDOG"               Cversion="4.0.2" condition="S32K14x DRV_WDOG">
      <description>Watchdog timer (WDOG) Driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_DRIVER_WDOG
      </RTE_Components_h>
      <files>
        <file category="header" name="platform/drivers/inc/wdog_driver.h"/>
        <file category="source" name="platform/drivers/src/wdog/wdog_driver.c"/>
        <file category="source" name="platform/drivers/src/wdog/wdog_hw_access.c"/>
      </files>
    </component>

    <!-- SDK OSA -->
    <component Cclass="Device" Cgroup="SDK OSIF" Csub="OSIF" Cvariant="Bare Metal" Cversion="4.0.2" condition="S32K14x OSIF_BM">
      <description>Bare Metal Abstraction Layer (no RTOS)</description>
      <RTE_Components_h>
        #define RTE_DEVICE_OSIF_BM
      </RTE_Components_h>
      <files>
        <file category="header" name="rtos/osif/osif.h"/>
        <file category="source" name="rtos/osif/osif_baremetal.c"/>
      </files>
    </component>

    <bundle Cbundle="S32K144-EVB" Cclass="Board Support" Cversion="1.0.0">
      <description>NXP S32K144-EVB Development Board</description>
      <doc>http://www.nxp.com/assets/documents/data/en/quick-start-guide/S32K144EVB-QSG.pdf</doc>
      <component Cgroup="LED"           Capiversion="1.0.0" condition="S32K144 DRV_CLOCK_PINS">
        <description>LED Interface for S32K144-EVB</description>
        <files>
          <file category="source" name="MDK/Boards/NXP/S32K144-EVB/Common/LED_S32K144-EVB.c"/>
        </files>
      </component>
      <component Cgroup="Buttons"       Capiversion="1.0.0" condition="S32K144 DRV_CLOCK_PINS">
        <description>Buttons Interface for S32K144-EVB</description>
        <files>
          <file category="source" name="MDK/Boards/NXP/S32K144-EVB/Common/Buttons_S32K144-EVB.c"/>
        </files>
      </component>
      <component Cgroup="A/D Converter" Capiversion="1.0.0" condition="S32K144 DRV_CLOCK_PINS_ADC">
        <description>A/D Converter Interface for S32K144-EVB</description>
        <files>
          <file category="source" name="MDK/Boards/NXP/S32K144-EVB/Common/ADC_S32K144-EVB.c"/>
        </files>
      </component>
    </bundle>

    <bundle Cbundle="S32K148-EVB" Cclass="Board Support" Cversion="1.0.0">
      <description>NXP S32K148-EVB Development Board</description>
      <doc></doc>
      <component Cgroup="LED"           Capiversion="1.0.0" condition="S32K148 DRV_CLOCK_PINS">
        <description>LED Interface for S32K148-EVB</description>
        <files>
          <file category="source" name="MDK/Boards/NXP/S32K148-EVB/Common/LED_S32K148-EVB.c"/>
        </files>
      </component>
      <component Cgroup="Buttons"       Capiversion="1.0.0" condition="S32K148 DRV_CLOCK_PINS">
        <description>Buttons Interface for S32K148-EVB</description>
        <files>
          <file category="source" name="MDK/Boards/NXP/S32K148-EVB/Common/Buttons_S32K148-EVB.c"/>
        </files>
      </component>
      <component Cgroup="A/D Converter" Capiversion="1.0.0" condition="S32K148 DRV_CLOCK_PINS_ADC">
        <description>A/D Converter Interface for S32K148-EVB</description>
        <files>
          <file category="source" name="MDK/Boards/NXP/S32K148-EVB/Common/ADC_S32K148-EVB.c"/>
        </files>
      </component>
    </bundle>
  </components>

  <boards>
    <board name="S32K144-EVB" vendor="NXP" revision="Rev. A" salesContact="http://www.nxp.com/support/sales-and-support:SUPPORTHOME">
      <mountedDevice    deviceIndex="0" Dvendor="NXP:11" Dname="S32K144UAT0xxxx"/>
      <compatibleDevice deviceIndex="0" Dvendor="NXP:11" Dname="S32K144*"/>
      <image small="MDK/Boards/NXP/S32K144-EVB/Documents/S32K144-EVB_small.png"
             large="MDK/Boards/NXP/S32K144-EVB/Documents/S32K144-EVB_large.png"/>
      <description>
        The S32K144EVB is a low-cost evaluation and development board for general purpose automotive applications.
        Based on the 32-bit Arm® Cortex®-M4F S32K14 MCU, the S32K144EVB offers a standard-based form factor compatible with the Arduino® UNO pin layout, providing a broad range of expansion board options for quick application prototyping and demonstration.
      </description>
      <book category="overview"  name="https://www.nxp.com/design/development-boards/automotive-development-platforms/s32k-mcu-platforms/s32k144-evaluation-board-for-general-purpose:S32K144EVB" title="S32K144 Evaulation Board"/>
      <book category="manual"    name="https://www.nxp.com/docs/en/quick-reference-guide/S32K144EVB-QSG.pdf"    title="S32K144EVB Quick Start guide"/>
      <feature type="ODbg"          n="1"              name="Onboard open-standard serial and debug adaptor (OpenSDA)"/>
      <feature type="PWR"           n="5"              name="USB Powered"/>
      <feature type="Button"        n="4"              name="Push-buttons: Reset, OpenSDA Reset, 2x User"/>
      <feature type="Button"        n="2"              name="2x capacitive touch"/>
      <feature type="LED"           n="1"              name="RGB LED"/>
      <feature type="Poti"          n="1"              name="Potentiometer for voltage and analog measurement"/>
      <debugInterface adapter="JTAG/SW" connector="10 pin Cortex debug (0.05 inch connector)"/>
      <debugInterface adapter="JTAG/SW" connector="SDA 10 pin Cortex debug (0.05 inch connector)"/>
    </board>

    <board name="S32K148-EVB" vendor="NXP" revision="Rev. A" salesContact="http://www.nxp.com/support/sales-and-support:SUPPORTHOME">
      <mountedDevice    deviceIndex="0" Dvendor="NXP:11" Dname="S32K148UAxxxLQx"/>
      <compatibleDevice deviceIndex="0" Dvendor="NXP:11" Dname="S32K148*"/>
      <image small="MDK/Boards/NXP/S32K148-EVB/Documents/S32K148-EVB_small.png"
             large="MDK/Boards/NXP/S32K148-EVB/Documents/S32K148-EVB_large.png"/>
      <description>
        The S32K148EVB is a low-cost evaluation and development board for general purpose automotive applications.
        Based on the 32-bit Arm® Cortex®-M4F S32K14 MCU, the S32K148EVB offers a standard-based form factor compatible with the Arduino® UNO pin layout, providing a broad range of expansion board options for quick application prototyping and demonstration.
      </description>
      <book category="overview"  name="https://www.nxp.com/design/development-boards/automotive-development-platforms/s32k-mcu-platforms/s32k148-evaluation-board-for-general-purpose:S32K148EVB" title="S32K148 Evaulation Board"/>
      <book category="manual"    name="https://www.nxp.com/docs/en/quick-reference-guide/S32K148EVB-QSG.pdf"    title="S32K148EVB Quick Start guide"/>
      <book category="schematic" name="https://www.nxp.com/downloads/en/schematics/S32K148EVB-SCH-29643-RA.pdf" title="S32K148EVB-Q144 Schematics"/>
      <feature type="ODbg"          n="1"              name="Onboard open-standard serial and debug adaptor (OpenSDA)"/>
      <feature type="PWR"           n="5"              name="USB Powered"/>
      <feature type="Button"        n="4"              name="Push-buttons: Reset, OpenSDA Reset, 2x User"/>
      <feature type="Button"        n="2"              name="2x capacitive touch"/>
      <feature type="LED"           n="1"              name="RGB LED"/>
      <feature type="Poti"          n="1"              name="Potentiometer for voltage and analog measurement"/>
      <debugInterface adapter="JTAG/SW" connector="10 pin Cortex debug (0.05 inch connector)"/>
      <debugInterface adapter="JTAG/SW" connector="SDA 10 pin Cortex debug (0.05 inch connector)"/>
    </board>
  </boards>

  <examples>
    <!-- S32K144-EVB FRDM Board -->
    <example name="CMSIS-RTOS2 (Keil RTX5) Blinky" doc="Abstract.txt" folder="MDK/Boards/NXP/S32K144-EVB/RTOS2_KeilRTX5_Blinky/">
      <description>CMSIS-RTOS2 (Keil RTX5) based Blinky example</description>
      <board name="S32K144-EVB" vendor="NXP" Dvendor="NXP:11" Dname="S32K144UAT0xxxx"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTX</category>
      </attributes>
    </example>

    <!-- S32K148-EVB FRDM Board -->
    <example name="CMSIS-RTOS2 (Keil RTX5) Blinky" doc="Abstract.txt" folder="MDK/Boards/NXP/S32K148-EVB/RTOS2_KeilRTX5_Blinky/">
      <description>CMSIS-RTOS2 (Keil RTX5) based Blinky example</description>
      <board name="S32K148-EVB" vendor="NXP" Dvendor="NXP:11" Dname="S32K148UAxxxLQx"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTX</category>
      </attributes>
    </example>
  </examples>

</package>
