
---------- Begin Simulation Statistics ----------
final_tick                               2542160756500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   196815                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.33                       # Real time elapsed on the host
host_tick_rate                              569613775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198415                       # Number of instructions simulated
sim_ops                                       4198415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012151                       # Number of seconds simulated
sim_ticks                                 12150911500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.458612                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368111                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               701717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2603                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            964439                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28546                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152742                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1168753                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71118                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28654                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198415                       # Number of instructions committed
system.cpu.committedOps                       4198415                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.785039                       # CPI: cycles per instruction
system.cpu.discardedOps                        316474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619127                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1479300                       # DTB hits
system.cpu.dtb.data_misses                       8480                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417090                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874997                       # DTB read hits
system.cpu.dtb.read_misses                       7571                       # DTB read misses
system.cpu.dtb.write_accesses                  202037                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604303                       # DTB write hits
system.cpu.dtb.write_misses                       909                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18269                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3689114                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1159339                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685800                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17076000                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172860                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  983013                       # ITB accesses
system.cpu.itb.fetch_acv                          370                       # ITB acv
system.cpu.itb.fetch_hits                      977748                       # ITB hits
system.cpu.itb.fetch_misses                      5265                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11196074500     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9453500      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19635000      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930071000      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12155234000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8198932000     67.45%     67.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3956302000     32.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24287995                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542822     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839911     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592956     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198415                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7211995                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22883458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22883458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22883458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22883458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117351.066667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117351.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117351.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117351.066667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13120492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13120492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13120492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13120492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67284.574359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67284.574359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67284.574359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67284.574359                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22533961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22533961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117364.380208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117364.380208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12920995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12920995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.848958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.848958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280938                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539668029000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280938                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205059                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205059                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130896                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34910                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88861                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34572                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28993                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41339                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002703                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051919                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159765     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160198                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836821037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378466750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474302250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470825584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370418960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841244544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470825584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470825584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183874271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183874271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183874271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470825584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370418960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025118815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123560                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1999                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042937750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4840719000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13691.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32441.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105552                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82073                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.457407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.159804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.730197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35309     42.48%     42.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24596     29.59%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10160     12.22%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4717      5.68%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2479      2.98%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.75%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          996      1.20%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.72%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2799      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.968683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.378022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.559603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1346     18.01%     18.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5655     75.68%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           275      3.68%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           100      1.34%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6609     88.45%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     89.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              511      6.84%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              198      2.65%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.80%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12150906500                       # Total gap between requests
system.mem_ctrls.avgGap                      42894.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5080768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418138836.744881212711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367790679.736248612404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640136338.742982387543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2576924750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263794250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298104214750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28827.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32189.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2412627.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319607820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169849020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568493940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314891280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5297914590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        204548640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834143690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.737120                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    479547750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11265763750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273904680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145561020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496901160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319521420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5264416260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232757760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7691900700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.030757                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    552745500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11192566000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12143711500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699784                       # number of overall hits
system.cpu.icache.overall_hits::total         1699784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89452                       # number of overall misses
system.cpu.icache.overall_misses::total         89452                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5502809000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5502809000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5502809000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5502809000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61516.891741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61516.891741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61516.891741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61516.891741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88861                       # number of writebacks
system.cpu.icache.writebacks::total             88861                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5413358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5413358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5413358000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5413358000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049995                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049995                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049995                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049995                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60516.902920                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60516.902920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60516.902920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60516.902920                       # average overall mshr miss latency
system.cpu.icache.replacements                  88861                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89452                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5502809000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5502809000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61516.891741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61516.891741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5413358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5413358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60516.902920                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60516.902920                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837277                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756844                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.753359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837277                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3667923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3667923                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336160                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106070                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106070                       # number of overall misses
system.cpu.dcache.overall_misses::total        106070                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802277500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802277500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802277500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802277500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442230                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073546                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073546                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64130.079193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64130.079193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64130.079193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64130.079193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34734                       # number of writebacks
system.cpu.dcache.writebacks::total             34734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63731.764909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63731.764909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63731.764909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63731.764909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69303                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326005500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326005500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67045.748670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67045.748670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66861.674248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66861.674248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61568.346853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61568.346853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722005000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722005000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59367.199890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59367.199890                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63733500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63733500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079564                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079564                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71610.674157                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71610.674157                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079564                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079564                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70610.674157                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70610.674157                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542160756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.365163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397822                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.169718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.365163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999399                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2948858261500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755012                       # Number of bytes of host memory used
host_op_rate                                   304699                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1677.73                       # Real time elapsed on the host
host_tick_rate                              241038334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511202404                       # Number of instructions simulated
sim_ops                                     511202404                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404397                       # Number of seconds simulated
sim_ticks                                404397282000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.490444                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23486512                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36992200                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5765                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2278144                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38375700                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             121515                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          798595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           677080                       # Number of indirect misses.
system.cpu.branchPred.lookups                47435276                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  976213                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        75548                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506264753                       # Number of instructions committed
system.cpu.committedOps                     506264753                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.596480                       # CPI: cycles per instruction
system.cpu.discardedOps                       5383120                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108180961                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    111131405                       # DTB hits
system.cpu.dtb.data_misses                       8837                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92667934                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     94313433                       # DTB read hits
system.cpu.dtb.read_misses                       6420                       # DTB read misses
system.cpu.dtb.write_accesses                15513027                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16817972                       # DTB write hits
system.cpu.dtb.write_misses                      2417                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173598113                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          233250294                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         112882971                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         20278871                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112327622                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626378                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                95773450                       # ITB accesses
system.cpu.itb.fetch_acv                          463                       # ITB acv
system.cpu.itb.fetch_hits                    94536677                       # ITB hits
system.cpu.itb.fetch_misses                   1236773                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21444     57.49%     58.41% # number of callpals executed
system.cpu.kern.callpal::rdps                    1519      4.07%     62.48% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.49% # number of callpals executed
system.cpu.kern.callpal::rti                     2186      5.86%     68.35% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.74% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37301                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44715                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8239     34.07%     34.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     414      1.71%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15391     63.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24181                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8222     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      414      2.44%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8222     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16995                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             392492981500     97.06%     97.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               254749500      0.06%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               393305500      0.10%     97.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11258617000      2.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404399653500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997937                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.534208                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702825                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2008                      
system.cpu.kern.mode_good::user                  2006                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2516                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2006                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798092                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887318                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32935704500      8.14%      8.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         371385011000     91.84%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78938000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        808241536                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154212      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220613705     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712838      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62910087     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12745902      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               192961      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506264753                       # Class of committed instruction
system.cpu.quiesceCycles                       553028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       695913914                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1103096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2205862                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8443811839                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8443811839                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8443811839                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8443811839                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117994.603751                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117994.603751                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117994.603751                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117994.603751                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           542                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4861674983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4861674983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4861674983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4861674983                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67937.493649                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67937.493649                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67937.493649                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67937.493649                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23248378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23248378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115663.572139                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115663.572139                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13198378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13198378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65663.572139                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65663.572139                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8420563461                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8420563461                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118001.169577                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118001.169577                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4848476605                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4848476605                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67943.898613                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67943.898613                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             818881                       # Transaction distribution
system.membus.trans_dist::WriteReq               2867                       # Transaction distribution
system.membus.trans_dist::WriteResp              2867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311559                       # Transaction distribution
system.membus.trans_dist::WritebackClean       587213                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203998                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214599                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214599                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         587214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229598                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1761640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1761640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1332042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1341914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3246676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75163264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75163264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43788480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43800208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123530512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1107761                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000274                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016536                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1107458     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     303      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1107761                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9175000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5940205260                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2385167750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3107056500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37581632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28415744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65997376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37581632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37581632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19939776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19939776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          587213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1031209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92932454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70266902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163199356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92932454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92932454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49307394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49307394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49307394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92932454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70266902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212506750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    895996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    541573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    439138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001941112500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54526                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54526                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2837302                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             843617                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1031209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     898721                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1031209                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   898721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2725                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39301                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11988804750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4903555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30377136000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12224.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30974.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       267                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   723031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  687190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1031209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               898721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  936331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    925                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       466473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.484776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.943197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.168351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169348     36.30%     36.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149014     31.94%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50417     10.81%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24948      5.35%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14770      3.17%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8881      1.90%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7011      1.50%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4707      1.01%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37377      8.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       466473                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.985842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.218936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.717170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50536     92.68%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3383      6.20%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           410      0.75%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           81      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           64      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           11      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.432234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.407304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.945707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43505     79.79%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1307      2.40%     82.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8105     14.86%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              933      1.71%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              377      0.69%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              180      0.33%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54526                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62765504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3231872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57342976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65997376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57518144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    163.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404397282000                       # Total gap between requests
system.mem_ctrls.avgGap                     209539.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34660672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28104832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57342976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 85709458.353876858950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69498073.431660696864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141798618.715741008520                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       587213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       898721                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16755040500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13622095500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9650120158000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28533.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30680.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10737615.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1716491700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            912306615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3520755420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2285336880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31923172320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105547636440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66409139040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212314838415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.015493                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 171523627500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13503880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 219377073000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1614632460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            858178530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3482263680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2392284240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31923172320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111534231870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61367821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       213172585020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.136542                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158384514750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13503880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232516254250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74227                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74227                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1723000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7005000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372763839                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5658500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1489000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              115500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    406404705000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     97097665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97097665                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     97097665                       # number of overall hits
system.cpu.icache.overall_hits::total        97097665                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       587215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         587215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       587215                       # number of overall misses
system.cpu.icache.overall_misses::total        587215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36306474000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36306474000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36306474000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36306474000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     97684880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97684880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     97684880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97684880                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61828.246894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61828.246894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61828.246894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61828.246894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       587213                       # number of writebacks
system.cpu.icache.writebacks::total            587213                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       587215                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       587215                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       587215                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       587215                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35719260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35719260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35719260000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35719260000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60828.248597                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60828.248597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60828.248597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60828.248597                       # average overall mshr miss latency
system.cpu.icache.replacements                 587213                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     97097665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97097665                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       587215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        587215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36306474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36306474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     97684880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97684880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61828.246894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61828.246894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       587215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       587215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35719260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35719260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60828.248597                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60828.248597                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97734366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            587213                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            166.437674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         195956974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        195956974                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110046036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110046036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110046036                       # number of overall hits
system.cpu.dcache.overall_hits::total       110046036                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643693                       # number of overall misses
system.cpu.dcache.overall_misses::total        643693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39348477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39348477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39348477000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39348477000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110689729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110689729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110689729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110689729                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005815                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61129.260377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61129.260377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61129.260377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61129.260377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240199                       # number of writebacks
system.cpu.dcache.writebacks::total            240199                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       442175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       442175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442175                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442175                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4936                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4936                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27505956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27505956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27505956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27505956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373583000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373583000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003995                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62206.040595                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62206.040595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62206.040595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62206.040595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75685.372771                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75685.372771                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443996                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93706144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93706144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16315521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16315521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93959444                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93959444                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64411.847612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64411.847612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25770                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25770                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227530                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227530                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14611647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14611647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373583000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373583000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64218.553597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64218.553597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180562.107298                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180562.107298                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16339892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16339892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23032956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23032956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16730285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16730285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58999.408289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58999.408289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2867                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2867                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12894308500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12894308500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60072.717743                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60072.717743                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49670                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49670                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144845500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144845500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036432                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036432                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77127.529286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77127.529286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036374                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036374                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76182.133333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76182.133333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51077                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51077                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51077                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51077                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 406697505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           104977772                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.438554                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222028704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222028704                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2960873867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14537710                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755012                       # Number of bytes of host memory used
host_op_rate                                 14537675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.83                       # Real time elapsed on the host
host_tick_rate                              335395714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520814299                       # Number of instructions simulated
sim_ops                                     520814299                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012016                       # Number of seconds simulated
sim_ticks                                 12015606000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.519537                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  838096                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1003473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                558                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30230                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1055026                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14953                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          114114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            99161                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1130050                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27830                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7425                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9611895                       # Number of instructions committed
system.cpu.committedOps                       9611895                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.500153                       # CPI: cycles per instruction
system.cpu.discardedOps                         96777                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628646                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1973711                       # DTB hits
system.cpu.dtb.data_misses                       1878                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842402                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1021871                       # DTB read hits
system.cpu.dtb.read_misses                       1303                       # DTB read misses
system.cpu.dtb.write_accesses                  786244                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951840                       # DTB write hits
system.cpu.dtb.write_misses                       575                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3002323                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4921787                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1093669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           978152                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8249421                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399975                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2465640                       # ITB accesses
system.cpu.itb.fetch_acv                          180                       # ITB acv
system.cpu.itb.fetch_hits                     2464495                       # ITB hits
system.cpu.itb.fetch_misses                      1145                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3170     87.79%     91.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.86%     92.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.14% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.20%     98.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.11%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3611                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5581                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1589     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1805     52.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3412                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1587     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1587     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3192                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11442053500     95.24%     95.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8748000      0.07%     95.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15693500      0.13%     95.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               546972500      4.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12013467500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998741                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879224                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935522                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2658431500     22.13%     22.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9355036000     77.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24031212                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583191     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9381      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264871      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941192      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33877      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9611895                       # Class of committed instruction
system.cpu.tickCycles                        15781791                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32346                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57000                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21396                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9053                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55277                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55277                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10777                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2738816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2738816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7875392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7875816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10614632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87717                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000935                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030561                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87635     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87717                       # Request fanout histogram
system.membus.reqLayer0.occupancy              399500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515817000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          349991750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113520750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1369472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4227392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5596864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1369472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1369472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57000                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113974443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351825118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465799561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113974443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113974443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303605161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303605161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303605161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113974443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351825118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769404722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471456500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78347                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   397                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4553                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    831215250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2424215250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9783.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28533.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70413                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.138116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.312075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.978375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9518     32.33%     32.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7219     24.52%     56.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3158     10.73%     67.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1557      5.29%     72.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          872      2.96%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1196      4.06%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      1.44%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      1.32%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5105     17.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.666960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.031439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.675853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16      0.35%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            389      8.55%      8.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3886     85.37%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           157      3.45%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            36      0.79%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            19      0.42%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.35%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      0.22%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.04%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.126757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.096326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2012     44.20%     44.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.72%     44.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2436     53.51%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      1.34%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5437440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4989504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5596928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5014208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12015609000                       # Total gap between requests
system.mem_ctrls.avgGap                      72470.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1217088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4220352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4989504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101292269.403640568256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351239213.402969419956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415251964.819751918316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    626700000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1797515250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288758985500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29286.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27213.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3685641.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116860380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62127945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321799800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208836540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     948389520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4574914050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        761433120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6994361355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.106417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1919742000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9694684000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93319800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49593060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284814600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198119880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     948389520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4546036710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        785750880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6906024450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.754569                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1984329750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9630096250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              315500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12015606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2759178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2759178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2759178                       # number of overall hits
system.cpu.icache.overall_hits::total         2759178                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21405                       # number of overall misses
system.cpu.icache.overall_misses::total         21405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1328334000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1328334000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1328334000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1328334000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2780583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2780583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2780583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2780583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62057.182901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62057.182901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62057.182901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62057.182901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21396                       # number of writebacks
system.cpu.icache.writebacks::total             21396                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21405                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21405                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21405                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21405                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1306929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1306929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1306929000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1306929000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61057.182901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61057.182901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61057.182901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61057.182901                       # average overall mshr miss latency
system.cpu.icache.replacements                  21396                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2759178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2759178                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1328334000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1328334000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2780583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2780583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62057.182901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62057.182901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1306929000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1306929000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61057.182901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61057.182901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991538                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2787480                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.183465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5582571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5582571                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1835971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1835971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1835971                       # number of overall hits
system.cpu.dcache.overall_hits::total         1835971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122496                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122496                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122496                       # number of overall misses
system.cpu.dcache.overall_misses::total        122496                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7067836500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7067836500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7067836500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7067836500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1958467                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958467                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1958467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958467                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57698.508523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57698.508523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57698.508523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57698.508523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57000                       # number of writebacks
system.cpu.dcache.writebacks::total             57000                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56755                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56755                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3869720500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3869720500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3869720500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3869720500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35908500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35908500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58863.121948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58863.121948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58863.121948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58863.121948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140267.578125                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140267.578125                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66053                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    845801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    845801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1012694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1012694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66888.177145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66888.177145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    700771000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    700771000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35908500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35908500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66976.106279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66976.106279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217627.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217627.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6222035500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6222035500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56640.681469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56640.681469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3168949500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3168949500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57327.499186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57327.499186                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4493                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4493                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          314                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          314                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22905000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22905000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.065321                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065321                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72945.859873                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72945.859873                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          314                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          314                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.065321                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065321                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71945.859873                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71945.859873                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12015606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7556002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67077                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.646690                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4002113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4002113                       # Number of data accesses

---------- End Simulation Statistics   ----------
