Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Mon Mar  2 10:50:41 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : mkDelayWorker32B
| Device       : 7v2000t-flg1925
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 1.800ns (76.368%)  route 0.557ns (23.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[6]
                         net (fo=2, estimated)        0.557     6.160    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIA0
    SLICE_X396Y101       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLICE_X396Y101                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     5.487    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 -0.673    




