xscale1pmu_write_pmnc	,	F_2
xscale2pmu_handle_irq	,	F_36
XSCALE2_COUNT3_EVT_MASK	,	V_88
hw	,	V_33
raw_spin_unlock_irqrestore	,	F_16
xscale_map_event	,	F_24
XSCALE2_COUNT1_OVERFLOW	,	V_69
dev	,	V_13
XSCALE1_COUNT0_EVT_SHFT	,	V_44
XSCALE1_COUNT1_EVT_MASK	,	V_46
enable	,	V_58
pmu	,	V_40
get_irq_regs	,	F_7
XSCALE2_COUNT2_EVT_SHFT	,	V_86
armpmu_event_set_period	,	F_10
events	,	V_30
XSCALE1_COUNT0_INT_EN	,	V_45
XSCALE1_COUNT1_INT_EN	,	V_48
val	,	V_1
XSCALE1_COUNT0_EVT_MASK	,	V_42
xscale2pmu_read_int_enable	,	F_33
write_counter	,	V_60
XSCALE1_CCOUNT_INT_EN	,	V_41
XSCALE2_COUNT2_EVT_MASK	,	V_85
XSCALE_PMU_CNT64	,	V_91
xscale2pmu_get_event_idx	,	F_39
XSCALE_PERFCTR_UNUSED	,	V_50
xscale1pmu_write_counter	,	F_23
IRQ_HANDLED	,	V_36
xscale_perf_map	,	V_54
stop	,	V_63
hwc	,	V_32
XSCALE2_OVERFLOWED_MASK	,	V_74
xscale2_pmnc_counter_has_overflowed	,	F_35
xscale_perf_cache_map	,	V_55
xscale2pmu_write_overflow_flags	,	F_30
WARN_ONCE	,	F_4
xscale1pmu_read_counter	,	F_22
XSCALE_CYCLE_COUNTER	,	V_6
XSCALE1_COUNT0_OVERFLOW	,	V_9
perf_sample_data_init	,	F_9
IRQ_NONE	,	V_26
arm_pmu	,	V_16
pmnc	,	V_2
hw_perf_event	,	V_31
flags	,	V_39
XSCALE2_CCOUNT_INT_EN	,	V_77
"armv5_xscale1"	,	L_2
xscale2pmu_start	,	F_40
pmu_hw_events	,	V_18
out	,	V_90
arm_pmu_device_probe	,	F_46
xscale1pmu_enable_event	,	F_13
of_flags	,	V_66
event	,	V_29
armpmu_event_update	,	F_8
XSCALE1_OVERFLOWED_MASK	,	V_25
EAGAIN	,	V_53
XSCALE2_COUNT0_OVERFLOW	,	V_68
regs	,	V_22
pmu_lock	,	V_49
XSCALE1_COUNT1_EVT_SHFT	,	V_47
xscale2pmu_write_pmnc	,	F_28
XSCALE2_COUNT1_INT_EN	,	V_81
xscale2pmu_write_event_select	,	F_32
irq_num	,	V_12
xscale_pmu_device_probe	,	F_45
disable	,	V_35
test_and_set_bit	,	F_19
xscale2pmu_write_counter	,	F_43
used_mask	,	V_52
get_event_idx	,	V_61
xscale1pmu_disable_event	,	F_17
platform_device	,	V_92
xscale2pmu_stop	,	F_41
xscale2pmu_read_pmnc	,	F_27
data	,	V_15
to_arm_pmu	,	F_14
armpmu_map_event	,	F_25
xscale2pmu_init	,	F_44
pdev	,	V_93
xscale1pmu_handle_irq	,	F_5
xscale2pmu_read_counter	,	F_42
u32	,	T_1
cpuc	,	V_19
XSCALE1_COUNT1_OVERFLOW	,	V_11
"invalid counter number (%d)\n"	,	L_1
XSCALE2_COUNT0_EVT_MASK	,	V_79
XSCALE2_COUNT3_OVERFLOW	,	V_73
evtsel	,	V_76
xscale2pmu_read_event_select	,	F_31
ret	,	V_5
pt_regs	,	V_21
perf_sample_data	,	V_14
"armv5_xscale2"	,	L_3
handle_irq	,	V_57
config_base	,	V_43
XSCALE2_COUNT0_EVT_SHFT	,	V_80
this_cpu_ptr	,	F_6
XSCALE2_COUNT2_INT_EN	,	V_84
XSCALE2_CCOUNT_OVERFLOW	,	V_67
raw_spin_lock_irqsave	,	F_15
name	,	V_56
hw_events	,	V_20
idx	,	V_23
XSCALE2_COUNT0_INT_EN	,	V_78
XSCALE2_COUNT1_EVT_MASK	,	V_82
XSCALE2_COUNT1_EVT_SHFT	,	V_83
XSCALE_PMU_ENABLE	,	V_24
perf_event	,	V_28
XSCALE2_COUNT2_OVERFLOW	,	V_71
cpu_pmu	,	V_17
xscale1_pmnc_counter_has_overflowed	,	F_3
irq_work_run	,	F_12
xscale1pmu_read_pmnc	,	F_1
xscale1pmu_stop	,	F_21
xscale2pmu_disable_event	,	F_38
ien	,	V_75
xscale1pmu_init	,	F_26
XSCALE_PERFCTR_CCNT	,	V_51
perf_event_overflow	,	F_11
num_events	,	V_27
mask	,	V_37
read_counter	,	V_59
xscale_counters	,	V_3
xscale2pmu_read_overflow_flags	,	F_29
last_period	,	V_34
evt	,	V_38
map_event	,	V_64
irqreturn_t	,	T_2
XSCALE_COUNTER0	,	V_8
start	,	V_62
XSCALE_COUNTER2	,	V_70
counter	,	V_4
XSCALE_COUNTER1	,	V_10
XSCALE2_COUNT3_EVT_SHFT	,	V_89
XSCALE_COUNTER3	,	V_72
XSCALE1_CCOUNT_OVERFLOW	,	V_7
max_period	,	V_65
xscale_pmu_probe_table	,	V_94
XSCALE2_COUNT3_INT_EN	,	V_87
xscale1pmu_get_event_idx	,	F_18
xscale1pmu_start	,	F_20
xscale2pmu_write_int_enable	,	F_34
xscale2pmu_enable_event	,	F_37
