<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.02.27.18:02:36"
 outputDirectory="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SM21CHU2F53E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONFIG_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONFIG_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONFIG_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIE_USER_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIE_USER_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIE_USER_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_1_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_1_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_2_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_2_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_3_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_PHY_3_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="config_clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="config_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="config_rstn" kind="reset" start="0">
   <property name="associatedClock" value="config_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="config_rstn_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="pcie_user_clk" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pcie_user_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcie_user_rstn" kind="reset" start="0">
   <property name="associatedClock" value="pcie_user_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="pcie_user_rstn_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="avmm_phy_0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="config_clk" />
   <property name="associatedReset" value="config_rstn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avmm_phy_0_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_phy_0_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="avmm_phy_0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_phy_0_burstcount"
       direction="output"
       role="burstcount"
       width="1" />
   <port
       name="avmm_phy_0_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="avmm_phy_0_address"
       direction="output"
       role="address"
       width="13" />
   <port name="avmm_phy_0_write" direction="output" role="write" width="1" />
   <port name="avmm_phy_0_read" direction="output" role="read" width="1" />
   <port
       name="avmm_phy_0_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="avmm_phy_0_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="avmm_phy_1" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="config_clk" />
   <property name="associatedReset" value="config_rstn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avmm_phy_1_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_phy_1_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="avmm_phy_1_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_phy_1_burstcount"
       direction="output"
       role="burstcount"
       width="1" />
   <port
       name="avmm_phy_1_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="avmm_phy_1_address"
       direction="output"
       role="address"
       width="13" />
   <port name="avmm_phy_1_write" direction="output" role="write" width="1" />
   <port name="avmm_phy_1_read" direction="output" role="read" width="1" />
   <port
       name="avmm_phy_1_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="avmm_phy_1_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="avmm_phy_2" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="config_clk" />
   <property name="associatedReset" value="config_rstn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avmm_phy_2_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_phy_2_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="avmm_phy_2_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_phy_2_burstcount"
       direction="output"
       role="burstcount"
       width="1" />
   <port
       name="avmm_phy_2_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="avmm_phy_2_address"
       direction="output"
       role="address"
       width="13" />
   <port name="avmm_phy_2_write" direction="output" role="write" width="1" />
   <port name="avmm_phy_2_read" direction="output" role="read" width="1" />
   <port
       name="avmm_phy_2_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="avmm_phy_2_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="avmm_phy_3" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="config_clk" />
   <property name="associatedReset" value="config_rstn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avmm_phy_3_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_phy_3_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="avmm_phy_3_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_phy_3_burstcount"
       direction="output"
       role="burstcount"
       width="1" />
   <port
       name="avmm_phy_3_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="avmm_phy_3_address"
       direction="output"
       role="address"
       width="13" />
   <port name="avmm_phy_3_write" direction="output" role="write" width="1" />
   <port name="avmm_phy_3_read" direction="output" role="read" width="1" />
   <port
       name="avmm_phy_3_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="avmm_phy_3_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="avmm_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="262144" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="pcie_user_clk" />
   <property name="associatedReset" value="pcie_user_rstn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="128" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avmm_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_slave_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="avmm_slave_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_slave_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="avmm_slave_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="avmm_slave_address" direction="input" role="address" width="18" />
   <port name="avmm_slave_write" direction="input" role="write" width="1" />
   <port name="avmm_slave_read" direction="input" role="read" width="1" />
   <port
       name="avmm_slave_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="avmm_slave_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="dr_interface" version="1.0" name="dr_interface">
  <parameter name="AUTO_AVMM_PHY_3_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_AVMM_PHY_3_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_AVMM_PHY_1_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_AVMM_PHY_1_ADDRESS_MAP" value="" />
  <parameter name="AUTO_AVMM_PHY_2_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_AVMM_PHY_2_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_PCIE_USER_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_AVMM_PHY_0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CONFIG_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AVMM_PHY_0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_CONFIG_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CONFIG_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_PCIE_USER_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCIE_USER_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/synth/dr_interface.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/synth/dr_interface.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_clk_config"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_clk_pcie_user"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_mm_bridge_1"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_mm_interconnect_1920_syihjaq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_router_1920_43wkutq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_router_1920_ouk7tka"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_demultiplexer_1920_5r2huda"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_multiplexer_1920_fuzo4ua"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_demultiplexer_1920_7onz36a"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_multiplexer_1920_wdtavyy"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dr_clk_config">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="inputClockFrequency" value="50000000" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_out&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n_out&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_out&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_out&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;clock_source&lt;/className&gt;
        &lt;displayName&gt;Clock Source&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;inputClockFrequency&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="hdlParameters" value="" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dr_clk_config&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_clk_config&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_clk_config&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_clk_config&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_clk_config&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_clk_config&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_clk_config&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/dr_interface/dr_clk_config.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dr_interface" as="dr_clk_config" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_clk_config"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dr_clk_pcie_user">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="inputClockFrequency" value="125000000" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;125000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_out&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;125000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n_out&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_out&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_out&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;clock_source&lt;/className&gt;
        &lt;displayName&gt;Clock Source&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;inputClockFrequency&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="hdlParameters" value="" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dr_clk_pcie_user&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_clk_pcie_user&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_clk_pcie_user&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_clk_pcie_user&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_clk_pcie_user&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_clk_pcie_user&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_clk_pcie_user&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/dr_interface/dr_clk_pcie_user.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dr_interface" as="dr_clk_pcie_user" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_clk_pcie_user"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dr_mm_bridge_1">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;13&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;32768&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;dr_mm_bridge_phy_0.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;13&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;13&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32768&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;dr_mm_bridge_phy_0.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;13&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="hdlParameters" value="" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dr_mm_bridge_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_mm_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_mm_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_mm_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_mm_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_mm_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_mm_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/dr_interface/dr_mm_bridge_1.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface"
     as="dr_mm_bridge_phy_0,dr_mm_bridge_phy_1,dr_mm_bridge_phy_2,dr_mm_bridge_phy_3" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_mm_bridge_1"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="dr_mm_clock_crossing_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="17" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;m0_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;m0_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;s0_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;s0_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;s0_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;dr_mm_clock_crossing_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;128&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;m0_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;m0_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;m0_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;m0_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;s0_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;s0_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;s0_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;dr_mm_clock_crossing_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;m0_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;m0_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_clock_crossing_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Clock Crossing Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;17&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="hdlParameters" value="" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dr_mm_clock_crossing_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_mm_clock_crossing_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_mm_clock_crossing_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_mm_clock_crossing_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_mm_clock_crossing_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dr_mm_clock_crossing_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dr_mm_clock_crossing_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/dr_interface/dr_mm_clock_crossing_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dr_interface" as="dr_mm_clock_crossing_bridge" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_mm_clock_crossing_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="dr_interface_altera_mm_interconnect_1920_syihjaq">
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dr_mm_clock_crossing_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {dr_mm_bridge_phy_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_translator} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_translator} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_2_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_READ} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_translator} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_3_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_READ} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_translator} {SYNC_RESET} {0};add_instance {dr_mm_clock_crossing_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_WUNIQUE} {98};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DOMAIN_H} {97};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DOMAIN_L} {96};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_SNOOP_H} {95};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_SNOOP_L} {92};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BARRIER_H} {91};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BARRIER_L} {90};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_QOS_H} {72};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_QOS_L} {72};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_CACHE_H} {84};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_CACHE_L} {81};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_THREAD_ID_H} {77};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_THREAD_ID_L} {77};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {ST_DATA_W} {99};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {ID} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_agent} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {ST_DATA_W} {99};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {ID} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {100};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_0_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {ST_DATA_W} {99};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {ID} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {100};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_1_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_2_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {ST_DATA_W} {99};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {ID} {2};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {100};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_2_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_3_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {ST_DATA_W} {99};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {ID} {3};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent} {SYNC_RESET} {0};add_instance {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {100};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dr_mm_bridge_phy_3_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 0x10000 0x18000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x10000 0x18000 0x20000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {53};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router} {PKT_TRANS_READ} {57};set_instance_parameter_value {router} {ST_DATA_W} {99};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {53};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_001} {ST_DATA_W} {99};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {53};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_002} {ST_DATA_W} {99};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {53};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_003} {ST_DATA_W} {99};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {53};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_004} {ST_DATA_W} {99};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {dr_mm_clock_crossing_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_DEST_ID_H} {76};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_DEST_ID_L} {75};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_SRC_ID_H} {74};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_THREAD_ID_H} {77};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PKT_THREAD_ID_L} {77};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {ST_DATA_W} {99};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {99};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {99};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {99};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {99};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {99};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {99};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {99};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {99};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {99};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {99};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(98) domain(97:96) snoop(95:92) barrier(91:90) ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:75) src_id(74:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge} {SYNC_RESET} {0};add_instance {dr_clk_config_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {dr_clk_config_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {dr_clk_config_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0} {dr_mm_clock_crossing_bridge_m0_agent.av} {avalon};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dr_mm_clock_crossing_bridge_m0_translator.avalon_universal_master_0/dr_mm_clock_crossing_bridge_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};add_connection {dr_mm_bridge_phy_0_s0_agent.m0} {dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_0_s0_agent.m0/dr_mm_bridge_phy_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};add_connection {dr_mm_bridge_phy_0_s0_agent.rf_source} {dr_mm_bridge_phy_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {dr_mm_bridge_phy_0_s0_agent_rsp_fifo.out} {dr_mm_bridge_phy_0_s0_agent.rf_sink} {avalon_streaming};add_connection {dr_mm_bridge_phy_0_s0_agent.rdata_fifo_src} {dr_mm_bridge_phy_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {dr_mm_bridge_phy_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/dr_mm_bridge_phy_0_s0_agent.cp} {qsys_mm.command};add_connection {dr_mm_bridge_phy_1_s0_agent.m0} {dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_1_s0_agent.m0/dr_mm_bridge_phy_1_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};add_connection {dr_mm_bridge_phy_1_s0_agent.rf_source} {dr_mm_bridge_phy_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {dr_mm_bridge_phy_1_s0_agent_rsp_fifo.out} {dr_mm_bridge_phy_1_s0_agent.rf_sink} {avalon_streaming};add_connection {dr_mm_bridge_phy_1_s0_agent.rdata_fifo_src} {dr_mm_bridge_phy_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {dr_mm_bridge_phy_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dr_mm_bridge_phy_1_s0_agent.cp} {qsys_mm.command};add_connection {dr_mm_bridge_phy_2_s0_agent.m0} {dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_2_s0_agent.m0/dr_mm_bridge_phy_2_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};add_connection {dr_mm_bridge_phy_2_s0_agent.rf_source} {dr_mm_bridge_phy_2_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {dr_mm_bridge_phy_2_s0_agent_rsp_fifo.out} {dr_mm_bridge_phy_2_s0_agent.rf_sink} {avalon_streaming};add_connection {dr_mm_bridge_phy_2_s0_agent.rdata_fifo_src} {dr_mm_bridge_phy_2_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {dr_mm_bridge_phy_2_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dr_mm_bridge_phy_2_s0_agent.cp} {qsys_mm.command};add_connection {dr_mm_bridge_phy_3_s0_agent.m0} {dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dr_mm_bridge_phy_3_s0_agent.m0/dr_mm_bridge_phy_3_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};add_connection {dr_mm_bridge_phy_3_s0_agent.rf_source} {dr_mm_bridge_phy_3_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {dr_mm_bridge_phy_3_s0_agent_rsp_fifo.out} {dr_mm_bridge_phy_3_s0_agent.rf_sink} {avalon_streaming};add_connection {dr_mm_bridge_phy_3_s0_agent.rdata_fifo_src} {dr_mm_bridge_phy_3_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {dr_mm_bridge_phy_3_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/dr_mm_bridge_phy_3_s0_agent.cp} {qsys_mm.command};add_connection {dr_mm_clock_crossing_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dr_mm_clock_crossing_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {dr_mm_bridge_phy_0_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dr_mm_bridge_phy_0_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dr_mm_bridge_phy_1_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dr_mm_bridge_phy_1_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dr_mm_bridge_phy_2_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dr_mm_bridge_phy_2_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dr_mm_bridge_phy_3_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dr_mm_bridge_phy_3_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {dr_mm_clock_crossing_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/dr_mm_clock_crossing_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {dr_mm_clock_crossing_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {dr_mm_clock_crossing_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {dr_mm_clock_crossing_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dr_mm_clock_crossing_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {dr_mm_clock_crossing_bridge_m0_limiter.rsp_src} {dr_mm_clock_crossing_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {dr_mm_clock_crossing_bridge_m0_limiter.rsp_src/dr_mm_clock_crossing_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {dr_mm_clock_crossing_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_clock_crossing_bridge_m0_translator.reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_0_s0_translator.reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_1_s0_translator.reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_2_s0_translator.reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_3_s0_translator.reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_clock_crossing_bridge_m0_agent.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_0_s0_agent.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_1_s0_agent.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_2_s0_agent.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_2_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_3_s0_agent.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_bridge_phy_3_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {dr_mm_clock_crossing_bridge_m0_limiter.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_clock_crossing_bridge_m0_translator.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_0_s0_translator.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_1_s0_translator.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_2_s0_translator.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_3_s0_translator.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_clock_crossing_bridge_m0_agent.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_0_s0_agent.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_0_s0_agent_rsp_fifo.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_1_s0_agent.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_1_s0_agent_rsp_fifo.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_2_s0_agent.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_2_s0_agent_rsp_fifo.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_3_s0_agent.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_bridge_phy_3_s0_agent_rsp_fifo.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_clock_crossing_bridge_m0_limiter.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {dr_clk_config_clk_clock_bridge.out_clk} {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.clk} {clock};add_interface {dr_mm_clock_crossing_bridge_m0} {avalon} {slave};set_interface_property {dr_mm_clock_crossing_bridge_m0} {EXPORT_OF} {dr_mm_clock_crossing_bridge_m0_translator.avalon_anti_master_0};add_interface {dr_mm_bridge_phy_0_s0} {avalon} {master};set_interface_property {dr_mm_bridge_phy_0_s0} {EXPORT_OF} {dr_mm_bridge_phy_0_s0_translator.avalon_anti_slave_0};add_interface {dr_mm_bridge_phy_1_s0} {avalon} {master};set_interface_property {dr_mm_bridge_phy_1_s0} {EXPORT_OF} {dr_mm_bridge_phy_1_s0_translator.avalon_anti_slave_0};add_interface {dr_mm_bridge_phy_2_s0} {avalon} {master};set_interface_property {dr_mm_bridge_phy_2_s0} {EXPORT_OF} {dr_mm_bridge_phy_2_s0_translator.avalon_anti_slave_0};add_interface {dr_mm_bridge_phy_3_s0} {avalon} {master};set_interface_property {dr_mm_bridge_phy_3_s0} {EXPORT_OF} {dr_mm_bridge_phy_3_s0_translator.avalon_anti_slave_0};add_interface {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {dr_mm_clock_crossing_bridge_m0_reset_reset_bridge.in_reset};add_interface {dr_clk_config_clk} {clock} {slave};set_interface_property {dr_clk_config_clk} {EXPORT_OF} {dr_clk_config_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dr_mm_bridge_phy_0.s0} {0};set_module_assignment {interconnect_id.dr_mm_bridge_phy_1.s0} {1};set_module_assignment {interconnect_id.dr_mm_bridge_phy_2.s0} {2};set_module_assignment {interconnect_id.dr_mm_bridge_phy_3.s0} {3};set_module_assignment {interconnect_id.dr_mm_clock_crossing_bridge.m0} {0};" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_mm_interconnect_1920/synth/dr_interface_altera_mm_interconnect_1920_syihjaq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_mm_interconnect_1920/synth/dr_interface_altera_mm_interconnect_1920_syihjaq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="dr_interface" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_mm_interconnect_1920_syihjaq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_router_1920_43wkutq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_router_1920_ouk7tka"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_demultiplexer_1920_5r2huda"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_multiplexer_1920_fuzo4ua"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_demultiplexer_1920_7onz36a"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_multiplexer_1920_wdtavyy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="dr_interface_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_master_translator_191/synth/dr_interface_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_master_translator_191/synth/dr_interface_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="dr_mm_clock_crossing_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="dr_interface_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_slave_translator_191/synth/dr_interface_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_slave_translator_191/synth/dr_interface_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="dr_mm_bridge_phy_0_s0_translator,dr_mm_bridge_phy_1_s0_translator,dr_mm_bridge_phy_2_s0_translator,dr_mm_bridge_phy_3_s0_translator" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="dr_interface_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_master_agent_191/synth/dr_interface_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_master_agent_191/synth/dr_interface_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="dr_mm_clock_crossing_bridge_m0_agent" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="dr_interface_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_slave_agent_191/synth/dr_interface_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_slave_agent_191/synth/dr_interface_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="dr_mm_bridge_phy_0_s0_agent,dr_mm_bridge_phy_1_s0_agent,dr_mm_bridge_phy_2_s0_agent,dr_mm_bridge_phy_3_s0_agent" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.0"
   name="dr_interface_altera_merlin_router_1920_43wkutq">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="57" />
  <parameter name="START_ADDRESS" value="0x0,0x8000,0x10000,0x18000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x0:0x8000:both:1:0:0:1,1:0010:0x8000:0x10000:both:1:0:0:1,2:0100:0x10000:0x18000:both:1:0:0:1,3:1000:0x18000:0x20000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="53" />
  <parameter name="PKT_DEST_ID_H" value="76" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="80" />
  <parameter name="END_ADDRESS" value="0x8000,0x10000,0x18000,0x20000" />
  <parameter name="PKT_PROTECTION_L" value="78" />
  <parameter name="PKT_TRANS_WRITE" value="56" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_router_1920/synth/dr_interface_altera_merlin_router_1920_43wkutq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_router_1920/synth/dr_interface_altera_merlin_router_1920_43wkutq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="router" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_router_1920_43wkutq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.0"
   name="dr_interface_altera_merlin_router_1920_ouk7tka">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="57" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="53" />
  <parameter name="PKT_DEST_ID_H" value="76" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="80" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="78" />
  <parameter name="PKT_TRANS_WRITE" value="56" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_router_1920/synth/dr_interface_altera_merlin_router_1920_ouk7tka.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_router_1920/synth/dr_interface_altera_merlin_router_1920_ouk7tka.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_router_1920_ouk7tka"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="dr_interface_altera_merlin_traffic_limiter_191_kcba44q">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/dr_interface_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/dr_interface_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="dr_mm_clock_crossing_bridge_m0_limiter" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.0"
   name="dr_interface_altera_merlin_demultiplexer_1920_5r2huda">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_demultiplexer_1920/synth/dr_interface_altera_merlin_demultiplexer_1920_5r2huda.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_demultiplexer_1920/synth/dr_interface_altera_merlin_demultiplexer_1920_5r2huda.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_demultiplexer_1920_5r2huda"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.0"
   name="dr_interface_altera_merlin_multiplexer_1920_fuzo4ua">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/dr_interface_altera_merlin_multiplexer_1920_fuzo4ua.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/dr_interface_altera_merlin_multiplexer_1920_fuzo4ua.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_multiplexer_1920_fuzo4ua"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.0"
   name="dr_interface_altera_merlin_demultiplexer_1920_7onz36a">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_demultiplexer_1920/synth/dr_interface_altera_merlin_demultiplexer_1920_7onz36a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_demultiplexer_1920/synth/dr_interface_altera_merlin_demultiplexer_1920_7onz36a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_demultiplexer_1920_7onz36a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.0"
   name="dr_interface_altera_merlin_multiplexer_1920_wdtavyy">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/dr_interface_altera_merlin_multiplexer_1920_wdtavyy.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/dr_interface_altera_merlin_multiplexer_1920_wdtavyy.sv"
       attributes="" />
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_multiplexer_1920/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_multiplexer_1920_wdtavyy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.1"
   name="dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi">
  <parameter name="FIFO_DEPTH" value="5" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_merlin_traffic_limiter_191/synth/dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="dr_interface_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"</message>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.0"
   name="dr_interface_altera_avalon_sc_fifo_1930_pqv24kq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_avalon_sc_fifo_1930/synth/dr_interface_altera_avalon_sc_fifo_1930_pqv24kq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/dr_interface/altera_avalon_sc_fifo_1930/synth/dr_interface_altera_avalon_sc_fifo_1930_pqv24kq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/intelFPGA_pro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dr_interface_altera_mm_interconnect_1920_syihjaq"
     as="dr_mm_bridge_phy_0_s0_agent_rsp_fifo,dr_mm_bridge_phy_1_s0_agent_rsp_fifo,dr_mm_bridge_phy_2_s0_agent_rsp_fifo,dr_mm_bridge_phy_3_s0_agent_rsp_fifo" />
  <instantiator
     instantiator="dr_interface_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_2ipcapi"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="dr_interface">"Generating: dr_interface_altera_avalon_sc_fifo_1930_pqv24kq"</message>
  </messages>
 </entity>
</deploy>
