Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'm9_codeur_i2s_imp_1vjctgl' remains a black box since it has no binding entity [/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd:153]
WARNING: [VRFC 10-4940] 'm1_decodeur_i2s_imp_17ryjkz' remains a black box since it has no binding entity [/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_2 [calcul_param_2_default]
Compiling architecture behavioral of entity xil_defaultlib.simul_module_sig_tb
Built simulation snapshot simul_module_sig_tb_behav
