*****************************************************************

  Device    [PLL_ODIV]

  Author    [guoxi]

  Abstract  [The Prim Device Of PLL_ODIV]

  Revision History:

********************************************************************************/
prim
device PLL_ODIV
{
    port 
    (
        input  CLK_IN[7:0],
        input  RST,
        input  PHASE[11:0],
        input  DIVIDER[9:0],
        input  DUTY[9:0],
        output CLK_DIV
    );

}; // end of device PLL_ODIV

