module flexible_clock(input basys_clock, input [31:0] m, output reg my_clock = 1);
                   
    reg [31:0] count = 0;
                        
    always @(posedge basys_clock)
    begin 
       count <= (count == m) ? 0 : count + 1;
       my_clock <= (count == 0) ? ~my_clock: my_clock;
    end
endmodule
