module sign_extention(immi,ext_immi);
input logic [11:0]immi;
output logic [31:0]ext_immi;
always@(*)
begin
ext_immi= {{20{immi[11]}},immi[11:0]};
end
endmodule
