<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'radix4_bfly.1' to 'radix4_bfly_1'." projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:18.916+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin&lt;16, 4>' to 'sin_16_4_s'." projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:18.882+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cos&lt;16, 4>' to 'cos_16_4_s'." projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:18.865+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed&lt;18, 3, 0>' to 'cordic_circ_apfixed_18_3_0_s'." projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:18.851+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:117:19)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:16.053+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:106:15)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:16.038+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:90:15)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:16.022+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:81:15)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:16.008+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3.6.29.35.41)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:68:15)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:15.995+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'radix4_bfly(complex_t&amp;, complex_t&amp;, complex_t&amp;, complex_t&amp;)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:133:9)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:15.968+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'cmul(complex_t const&amp;, complex_t const&amp;)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:43:19)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:15.965+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_87_1' (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed&lt;18, 3, 0>' has been removed because the loop is unrolled completely (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)" projectName="FFT_sol_2" solutionName="opt4_just_pipe_all" date="2025-06-25T09:29:15.944+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:58.762+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin&lt;16, 4>' to 'sin_16_4_s'." projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:47.156+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cos&lt;16, 4>' to 'cos_16_4_s'." projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:47.109+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed&lt;18, 3, 0>' to 'cordic_circ_apfixed_18_3_0_s'." projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:47.093+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'w164.imag'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/directives.tcl:22:9)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.624+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'w164.real'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/directives.tcl:22:9)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.609+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (./FFT32.h:50:8)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.531+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:148:19)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.515+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:9:15)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.499+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_87_1' (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed&lt;18, 3, 0>' has been removed because the loop is unrolled completely (D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.468+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'input_loop' (FFT32_check.cpp:73:5) in function 'fft32' has been removed because the loop is unrolled completely (FFT32_check.cpp:63:0)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.437+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'output_loop' (FFT32_check.cpp:157:5) in function 'fft32' has been removed because the loop is unrolled completely (FFT32_check.cpp:63:0)" projectName="FFT_sol_2" solutionName="opt3_overall_pipeline" date="2025-06-25T08:56:45.296+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:57.362+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'generic_sincos&lt;16, 4>' to 'generic_sincos_16_4_s'." projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:50.046+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'generic_sincos&lt;16, 4>_Pipeline_VITIS_LOOP_87_1' to 'generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1'." projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:49.968+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:106:15)" projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:48.843+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:90:15)" projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:48.827+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:81:15)" projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:48.812+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:68:15)" projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:48.796+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-366] Duplicating function 'complex_t::complex_t(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT32_check.cpp:117:19)" projectName="FFT_sol_2" solutionName="opt2" date="2025-06-25T08:49:48.780+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25495 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;26185000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 26245 ns : File &quot;D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32.autotb.v&quot; Line 271&#xD;&#xA;## quit" projectName="FFT_sol_2" solutionName="no_opt" date="2025-06-25T08:20:31.355+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 25425 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="FFT_sol_2" solutionName="no_opt" date="2025-06-25T08:20:31.323+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24955 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="FFT_sol_2" solutionName="no_opt" date="2025-06-25T08:20:31.308+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24885 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="FFT_sol_2" solutionName="no_opt" date="2025-06-25T08:20:31.292+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24415 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="FFT_sol_2" solutionName="no_opt" date="2025-06-25T08:20:31.276+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24345 ns  Iteration: 8  Process: /apatb_fft32_top/AESL_inst_fft32/dmul_64ns_64ns_64_7_max_dsp_1_U44/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Vivado/Vivado/2023.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="FFT_sol_2" solutionName="no_opt" date="2025-06-25T08:20:31.261+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
