// Seed: 3791945801
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  supply1 id_5 = 1;
  generate
    id_6(
        .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_5)
    );
  endgenerate
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7
  );
endmodule
