{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717692889770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717692889773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:54:49 2024 " "Processing started: Thu Jun 06 13:54:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717692889773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692889773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahbslavesfpga -c ahbslavesfpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahbslavesfpga -c ahbslavesfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692889773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717692890138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717692890138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ahbslavesfpga.v(134) " "Verilog HDL Module Instantiation warning at ahbslavesfpga.v(134): ignored dangling comma in List of Port Connections" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717692895703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbslavesfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbslavesfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbslavesfpga " "Found entity 1: ahbslavesfpga" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717692895705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbslave.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbslave " "Found entity 1: ahbslave" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717692895707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717692895710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717692895713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estadoslave ahbslave.v(48) " "Verilog HDL Implicit Net warning at ahbslave.v(48): created implicit net for \"estadoslave\"" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692895713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahbslavesfpga " "Elaborating entity \"ahbslavesfpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717692895840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memos01 ahbslavesfpga.v(117) " "Verilog HDL or VHDL warning at ahbslavesfpga.v(117): object \"memos01\" assigned a value but never read" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717692895841 "|ahbslavesfpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memos11 ahbslavesfpga.v(117) " "Verilog HDL or VHDL warning at ahbslavesfpga.v(117): object \"memos11\" assigned a value but never read" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717692895841 "|ahbslavesfpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbslave ahbslave:slave1 " "Elaborating entity \"ahbslave\" for hierarchy \"ahbslave:slave1\"" {  } { { "ahbslavesfpga.v" "slave1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692895849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estadoslave ahbslave.v(48) " "Verilog HDL or VHDL warning at ahbslave.v(48): object \"estadoslave\" assigned a value but never read" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ahbslave.v(48) " "Verilog HDL assignment warning at ahbslave.v(48): truncated value with size 2 to match size of target (1)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "single_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"single_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"incr_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrap4_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"wrap4_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr4_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"incr4_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrap8_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"wrap8_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr8_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"incr8_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrap16_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"wrap16_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr16_flag ahbslave.v(82) " "Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable \"incr16_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahbslave.v(354) " "Verilog HDL Case Statement information at ahbslave.v(354): all case item expressions in this case statement are onehot" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 354 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahbslave.v(445) " "Verilog HDL Case Statement information at ahbslave.v(445): all case item expressions in this case statement are onehot" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 445 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr16_flag ahbslave.v(82) " "Inferred latch for \"incr16_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrap16_flag ahbslave.v(82) " "Inferred latch for \"wrap16_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr8_flag ahbslave.v(82) " "Inferred latch for \"incr8_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrap8_flag ahbslave.v(82) " "Inferred latch for \"wrap8_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr4_flag ahbslave.v(82) " "Inferred latch for \"incr4_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrap4_flag ahbslave.v(82) " "Inferred latch for \"wrap4_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_flag ahbslave.v(82) " "Inferred latch for \"incr_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "single_flag ahbslave.v(82) " "Inferred latch for \"single_flag\" at ahbslave.v(82)" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692895851 "|ahbslavesfpga|ahbslave:slave1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:valor0 " "Elaborating entity \"ffd\" for hierarchy \"ffd:valor0\"" {  } { { "ahbslavesfpga.v" "valor0" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692895853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:display0 " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:display0\"" {  } { { "ahbslavesfpga.v" "display0" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692895855 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ahbslave:slave1\|mem_rtl_0 " "Inferred dual-clock RAM node \"ahbslave:slave1\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717692896063 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahbslave:slave1\|mem_rtl_1 " "Inferred RAM node \"ahbslave:slave1\|mem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717692896063 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ahbslave:slave2\|mem_rtl_0 " "Inferred dual-clock RAM node \"ahbslave:slave2\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717692896063 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahbslave:slave2\|mem_rtl_1 " "Inferred RAM node \"ahbslave:slave2\|mem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717692896063 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahbslave:slave1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahbslave:slave1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahbslave:slave1\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ahbslave:slave1\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahbslave:slave2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahbslave:slave2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahbslave:slave2\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ahbslave:slave2\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717692896182 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717692896182 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717692896182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahbslave:slave1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ahbslave:slave1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692896228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahbslave:slave1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ahbslave:slave1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896228 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717692896228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgc1 " "Found entity 1: altsyncram_cgc1" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717692896258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692896258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahbslave:slave1\|altsyncram:mem_rtl_1 " "Elaborated megafunction instantiation \"ahbslave:slave1\|altsyncram:mem_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692896268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahbslave:slave1\|altsyncram:mem_rtl_1 " "Instantiated megafunction \"ahbslave:slave1\|altsyncram:mem_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717692896268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717692896268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dg1 " "Found entity 1: altsyncram_6dg1" {  } { { "db/altsyncram_6dg1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_6dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717692896298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692896298 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a4 " "Synthesized away node \"ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a5 " "Synthesized away node \"ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a6 " "Synthesized away node \"ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a7 " "Synthesized away node \"ahbslave:slave2\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a4 " "Synthesized away node \"ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a5 " "Synthesized away node \"ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a6 " "Synthesized away node \"ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a7 " "Synthesized away node \"ahbslave:slave1\|altsyncram:mem_rtl_0\|altsyncram_cgc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717692896425 "|ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1717692896425 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1717692896425 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717692896456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hresp_1 GND " "Pin \"hresp_1\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|hresp_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresp_2 GND " "Pin \"hresp_2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|hresp_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "As2 GND " "Pin \"As2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|As2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs2 GND " "Pin \"Bs2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Bs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs2 GND " "Pin \"Cs2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Cs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds2 GND " "Pin \"Ds2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Ds2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es2 GND " "Pin \"Es2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Es2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs2 GND " "Pin \"Fs2\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Fs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs2 VCC " "Pin \"Gs2\" is stuck at VCC" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Gs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "As4 GND " "Pin \"As4\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|As4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs4 GND " "Pin \"Bs4\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Bs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs4 GND " "Pin \"Cs4\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Cs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds4 GND " "Pin \"Ds4\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Ds4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es4 GND " "Pin \"Es4\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Es4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs4 GND " "Pin \"Fs4\" is stuck at GND" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Fs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs4 VCC " "Pin \"Gs4\" is stuck at VCC" {  } { { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717692896537 "|ahbslavesfpga|Gs4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717692896537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717692896584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717692896936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717692897027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717692897027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "719 " "Implemented 719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717692897072 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717692897072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717692897072 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717692897072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717692897072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717692897083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 13:54:57 2024 " "Processing ended: Thu Jun 06 13:54:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717692897083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717692897083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717692897083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717692897083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717692898050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717692898054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:54:57 2024 " "Processing started: Thu Jun 06 13:54:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717692898054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717692898054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ahbslavesfpga -c ahbslavesfpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ahbslavesfpga -c ahbslavesfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717692898054 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717692898154 ""}
{ "Info" "0" "" "Project  = ahbslavesfpga" {  } {  } 0 0 "Project  = ahbslavesfpga" 0 0 "Fitter" 0 0 1717692898155 ""}
{ "Info" "0" "" "Revision = ahbslavesfpga" {  } {  } 0 0 "Revision = ahbslavesfpga" 0 0 "Fitter" 0 0 1717692898155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717692898222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717692898222 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ahbslavesfpga 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ahbslavesfpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717692898229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717692898260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717692898260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717692898387 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717692898393 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717692898572 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717692898572 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717692898574 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717692898574 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717692898575 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717692898575 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717692898575 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717692898575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717692898576 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717692898607 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 100 " "No exact pin location assignment(s) for 12 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717692898755 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1717692899109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ahbslavesfpga.sdc " "Synopsys Design Constraints File file not found: 'ahbslavesfpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717692899110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717692899110 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717692899115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717692899115 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717692899115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ahbslave:slave1\|wrap16_flag~2  " "Automatically promoted node ahbslave:slave1\|wrap16_flag~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717692899143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbslave:slave1\|Selector1~0 " "Destination node ahbslave:slave1\|Selector1~0" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717692899143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbslave:slave1\|Selector0~0 " "Destination node ahbslave:slave1\|Selector0~0" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717692899143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717692899143 ""}  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717692899143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ahbslave:slave2\|wrap16_flag~2  " "Automatically promoted node ahbslave:slave2\|wrap16_flag~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717692899143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbslave:slave2\|Selector1~0 " "Destination node ahbslave:slave2\|Selector1~0" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717692899143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbslave:slave2\|Selector0~0 " "Destination node ahbslave:slave2\|Selector0~0" {  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717692899143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717692899143 ""}  } { { "ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717692899143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717692899413 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717692899413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717692899413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717692899414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717692899414 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717692899415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717692899415 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717692899415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717692899435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717692899435 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717692899435 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 4 8 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 4 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717692899444 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717692899444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717692899444 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 23 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 27 33 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 26 26 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717692899444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717692899444 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717692899444 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717692899495 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717692899499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717692900215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717692900291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717692900308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717692902186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717692902186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717692902575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717692903479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717692903479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717692904228 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717692904228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717692904230 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717692904345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717692904351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717692904636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717692904636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717692905081 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717692905568 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 MAX 10 " "38 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "htrans\[1\] 3.3-V LVTTL AA5 " "Pin htrans\[1\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { htrans[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "htrans\[1\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "htrans\[0\] 3.3-V LVTTL AA6 " "Pin htrans\[0\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { htrans[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "htrans\[0\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bursttype\[2\] 3.3-V LVTTL AA8 " "Pin bursttype\[2\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { bursttype[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bursttype\[2\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bursttype\[0\] 3.3-V LVTTL AB10 " "Pin bursttype\[0\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { bursttype[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bursttype\[0\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bursttype\[1\] 3.3-V LVTTL AA9 " "Pin bursttype\[1\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { bursttype[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bursttype\[1\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwrite 3.3-V LVTTL AA7 " "Pin hwrite uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwrite } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwrite" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[9\] 3.3-V LVTTL AB11 " "Pin addr\[9\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[8\] 3.3-V LVTTL AB12 " "Pin addr\[8\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[8\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[7\] 3.3-V LVTTL W12 " "Pin addr\[7\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[7\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[6\] 3.3-V LVTTL AA14 " "Pin addr\[6\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[6\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[5\] 3.3-V LVTTL W5 " "Pin addr\[5\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[5\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[4\] 3.3-V LVTTL W6 " "Pin addr\[4\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[4\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[3\] 3.3-V LVTTL V7 " "Pin addr\[3\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[3\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[2\] 3.3-V LVTTL V8 " "Pin addr\[2\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[2\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[1\] 3.3-V LVTTL V9 " "Pin addr\[1\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[1\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[0\] 3.3-V LVTTL V10 " "Pin addr\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[0\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[7\] 3.3-V LVTTL R11 " "Pin hwdata\[7\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[7\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[6\] 3.3-V LVTTL AB8 " "Pin hwdata\[6\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[6\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[5\] 3.3-V LVTTL P9 " "Pin hwdata\[5\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[5\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[4\] 3.3-V LVTTL R9 " "Pin hwdata\[4\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[4\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[3\] 3.3-V LVTTL Y8 " "Pin hwdata\[3\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[3\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[2\] 3.3-V LVTTL AA10 " "Pin hwdata\[2\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[2\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[1\] 3.3-V LVTTL W11 " "Pin hwdata\[1\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[1\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hwdata\[0\] 3.3-V LVTTL Y11 " "Pin hwdata\[0\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hwdata[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hwdata\[0\]" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hclk 3.3-V LVTTL AA2 " "Pin hclk uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hclk" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresetn 3.3-V LVTTL C10 " "Pin hresetn uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hresetn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresetn" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "confirm 3.3-V LVTTL B8 " "Pin confirm uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { confirm } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirm" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s0 3.3-V LVTTL C11 " "Pin s0 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s0" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s1 3.3-V LVTTL D12 " "Pin s1 uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s2 3.3-V LVTTL C12 " "Pin s2 uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s3 3.3-V LVTTL A12 " "Pin s3 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s4 3.3-V LVTTL B12 " "Pin s4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s4" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s5 3.3-V LVTTL A13 " "Pin s5 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s5" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s6 3.3-V LVTTL A14 " "Pin s6 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s6" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s7 3.3-V LVTTL B14 " "Pin s7 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s7" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s8 3.3-V LVTTL F15 " "Pin s8 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s8" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hsel_1 3.3-V LVTTL Y7 " "Pin hsel_1 uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hsel_1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsel_1" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hsel_2 3.3-V LVTTL Y6 " "Pin hsel_2 uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hsel_2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsel_2" } } } } { "ahbslavesfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1717692905740 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1717692905740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/output_files/ahbslavesfpga.fit.smsg " "Generated suppressed messages file C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/output_files/ahbslavesfpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717692905779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6070 " "Peak virtual memory: 6070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717692906061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 13:55:06 2024 " "Processing ended: Thu Jun 06 13:55:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717692906061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717692906061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717692906061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717692906061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717692906930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717692906935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:55:06 2024 " "Processing started: Thu Jun 06 13:55:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717692906935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717692906935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ahbslavesfpga -c ahbslavesfpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ahbslavesfpga -c ahbslavesfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717692906935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717692907142 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717692908093 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717692908159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717692908776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 13:55:08 2024 " "Processing ended: Thu Jun 06 13:55:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717692908776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717692908776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717692908776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717692908776 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717692909366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717692909737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717692909742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:55:09 2024 " "Processing started: Thu Jun 06 13:55:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717692909742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717692909742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ahbslavesfpga -c ahbslavesfpga " "Command: quartus_sta ahbslavesfpga -c ahbslavesfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717692909742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717692909844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717692910051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717692910051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910078 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1717692910231 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ahbslavesfpga.sdc " "Synopsys Design Constraints File file not found: 'ahbslavesfpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717692910245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910245 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hclk hclk " "create_clock -period 1.000 -name hclk hclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717692910246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ahbslave:slave1\|state.READ ahbslave:slave1\|state.READ " "create_clock -period 1.000 -name ahbslave:slave1\|state.READ ahbslave:slave1\|state.READ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717692910246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ahbslave:slave2\|state.READ ahbslave:slave2\|state.READ " "create_clock -period 1.000 -name ahbslave:slave2\|state.READ ahbslave:slave2\|state.READ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717692910246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name confirm confirm " "create_clock -period 1.000 -name confirm confirm" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717692910246 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717692910246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717692910248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717692910248 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717692910249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717692910254 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1717692910258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717692910260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.191 " "Worst-case setup slack is -7.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.191            -606.489 hclk  " "   -7.191            -606.489 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390             -16.770 ahbslave:slave2\|state.READ  " "   -2.390             -16.770 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.079             -13.432 ahbslave:slave1\|state.READ  " "   -2.079             -13.432 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.276 " "Worst-case hold slack is -3.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.276              -3.276 hclk  " "   -3.276              -3.276 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 ahbslave:slave1\|state.READ  " "    1.049               0.000 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 ahbslave:slave2\|state.READ  " "    1.496               0.000 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717692910266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717692910267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -236.134 hclk  " "   -3.000            -236.134 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.157 confirm  " "   -3.000             -19.157 confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 ahbslave:slave2\|state.READ  " "    0.396               0.000 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 ahbslave:slave1\|state.READ  " "    0.411               0.000 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910268 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717692910277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717692910289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717692910744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717692910795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717692910802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.693 " "Worst-case setup slack is -6.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.693            -551.286 hclk  " "   -6.693            -551.286 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268             -16.004 ahbslave:slave2\|state.READ  " "   -2.268             -16.004 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998             -12.973 ahbslave:slave1\|state.READ  " "   -1.998             -12.973 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.114 " "Worst-case hold slack is -3.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114              -3.114 hclk  " "   -3.114              -3.114 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 ahbslave:slave1\|state.READ  " "    1.050               0.000 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 ahbslave:slave2\|state.READ  " "    1.416               0.000 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717692910808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717692910809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -234.888 hclk  " "   -3.000            -234.888 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.890 confirm  " "   -3.000             -18.890 confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 ahbslave:slave2\|state.READ  " "    0.435               0.000 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 ahbslave:slave1\|state.READ  " "    0.473               0.000 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910811 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717692910820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717692910922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717692910925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.767 " "Worst-case setup slack is -2.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.767            -208.116 hclk  " "   -2.767            -208.116 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.814 ahbslave:slave2\|state.READ  " "   -0.228              -0.814 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.141 ahbslave:slave1\|state.READ  " "   -0.141              -0.141 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.331 " "Worst-case hold slack is -1.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.331              -1.331 hclk  " "   -1.331              -1.331 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 ahbslave:slave1\|state.READ  " "    0.125               0.000 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 ahbslave:slave2\|state.READ  " "    0.322               0.000 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717692910933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717692910935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -208.486 hclk  " "   -3.000            -208.486 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.710 confirm  " "   -3.000             -15.710 confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 ahbslave:slave1\|state.READ  " "    0.325               0.000 ahbslave:slave1\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 ahbslave:slave2\|state.READ  " "    0.339               0.000 ahbslave:slave2\|state.READ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717692910936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717692910936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717692911487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717692911490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717692911515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 13:55:11 2024 " "Processing ended: Thu Jun 06 13:55:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717692911515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717692911515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717692911515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717692911515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717692912353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717692912358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 13:55:12 2024 " "Processing started: Thu Jun 06 13:55:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717692912358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717692912358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ahbslavesfpga -c ahbslavesfpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ahbslavesfpga -c ahbslavesfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717692912358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717692912745 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1717692912763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ahbslavesfpga.vo C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/simulation/modelsim/ simulation " "Generated file ahbslavesfpga.vo in folder \"C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717692912848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717692912872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 13:55:12 2024 " "Processing ended: Thu Jun 06 13:55:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717692912872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717692912872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717692912872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717692912872 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717692913451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717694401277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717694401281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 14:20:01 2024 " "Processing started: Thu Jun 06 14:20:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717694401281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717694401281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ahbslavesfpga -c ahbslavesfpga --netlist_type=sgate " "Command: quartus_npp ahbslavesfpga -c ahbslavesfpga --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717694401281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1717694401422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717694401448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 14:20:01 2024 " "Processing ended: Thu Jun 06 14:20:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717694401448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717694401448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717694401448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1717694401448 ""}
