

================================================================
== Vivado HLS Report for 'towerMerge_top'
================================================================
* Date:           Thu Jul 16 04:54:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        towerMerge
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     1.653|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------+-----+-----+-----+-----+----------+
        |                             |             |  Latency  |  Interval | Pipeline |
        |           Instance          |    Module   | min | max | min | max |   Type   |
        +-----------------------------+-------------+-----+-----+-----+-----+----------+
        |call_ret_stitchInPhi_fu_250  |stitchInPhi  |    0|    0|    1|    1| function |
        +-----------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      108|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|     6919|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      444|    -|
|Register             |        -|      -|     9282|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     9282|     7471|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------+---------+-------+---+------+-----+
    |           Instance          |    Module   | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +-----------------------------+-------------+---------+-------+---+------+-----+
    |call_ret_stitchInPhi_fu_250  |stitchInPhi  |        0|      0|  0|  6919|    0|
    +-----------------------------+-------------+---------+-------+---+------+-----+
    |Total                        |             |        0|      0|  0|  6919|    0|
    +-----------------------------+-------------+---------+-------+---+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |link_in_0_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_0_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_in_1_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_1_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_in_2_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_2_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_in_3_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_3_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_out_0_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_0_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_out_1_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_1_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_out_2_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_2_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_out_3_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_3_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_in_0_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_in_1_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_in_2_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_in_3_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_out_0_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |link_out_1_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |link_out_2_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |link_out_3_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 108|          38|          31|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |link_in_0_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_0_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_0_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_0_V_last_V_0_state      |  15|          3|    2|          6|
    |link_in_1_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_1_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_1_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_1_V_last_V_0_state      |  15|          3|    2|          6|
    |link_in_2_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_2_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_2_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_2_V_last_V_0_state      |  15|          3|    2|          6|
    |link_in_3_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_3_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_3_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_3_V_last_V_0_state      |  15|          3|    2|          6|
    |link_out_0_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_0_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_0_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_0_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_0_V_user_V_1_state     |  15|          3|    2|          6|
    |link_out_1_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_1_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_1_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_1_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_1_V_user_V_1_state     |  15|          3|    2|          6|
    |link_out_2_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_2_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_2_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_2_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_2_V_user_V_1_state     |  15|          3|    2|          6|
    |link_out_3_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_3_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_3_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_3_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_3_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 444|         92| 4656|       9352|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |link_in_0_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_0_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_0_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_0_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_0_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_0_V_last_V_0_state       |    2|   0|    2|          0|
    |link_in_1_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_1_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_1_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_1_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_1_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_1_V_last_V_0_state       |    2|   0|    2|          0|
    |link_in_2_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_2_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_2_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_2_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_2_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_2_V_last_V_0_state       |    2|   0|    2|          0|
    |link_in_3_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_3_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_3_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_3_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_3_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_3_V_last_V_0_state       |    2|   0|    2|          0|
    |link_out_0_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_0_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_0_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_0_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_0_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_0_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_0_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_0_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_0_V_user_V_1_state      |    2|   0|    2|          0|
    |link_out_1_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_1_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_1_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_1_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_1_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_1_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_1_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_1_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_1_V_user_V_1_state      |    2|   0|    2|          0|
    |link_out_2_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_2_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_2_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_2_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_2_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_2_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_2_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_2_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_2_V_user_V_1_state      |    2|   0|    2|          0|
    |link_out_3_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_3_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_3_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_3_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_3_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_3_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_3_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_3_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_3_V_user_V_1_state      |    2|   0|    2|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 9282|   0| 9282|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|link_out_0_TREADY  |  in |    1|    axis    | link_out_0_V_last_V |    pointer   |
|link_out_0_TVALID  | out |    1|    axis    | link_out_0_V_last_V |    pointer   |
|link_out_0_TLAST   | out |    1|    axis    | link_out_0_V_last_V |    pointer   |
|link_out_1_TREADY  |  in |    1|    axis    | link_out_1_V_last_V |    pointer   |
|link_out_1_TVALID  | out |    1|    axis    | link_out_1_V_last_V |    pointer   |
|link_out_1_TLAST   | out |    1|    axis    | link_out_1_V_last_V |    pointer   |
|link_out_2_TREADY  |  in |    1|    axis    | link_out_2_V_last_V |    pointer   |
|link_out_2_TVALID  | out |    1|    axis    | link_out_2_V_last_V |    pointer   |
|link_out_2_TLAST   | out |    1|    axis    | link_out_2_V_last_V |    pointer   |
|link_out_3_TREADY  |  in |    1|    axis    | link_out_3_V_last_V |    pointer   |
|link_out_3_TVALID  | out |    1|    axis    | link_out_3_V_last_V |    pointer   |
|link_out_3_TLAST   | out |    1|    axis    | link_out_3_V_last_V |    pointer   |
|link_in_0_TDATA    |  in |  576|    axis    |  link_in_0_V_data_V |    pointer   |
|link_in_0_TVALID   |  in |    1|    axis    |  link_in_0_V_last_V |    pointer   |
|link_in_0_TREADY   | out |    1|    axis    |  link_in_0_V_last_V |    pointer   |
|link_in_0_TLAST    |  in |    1|    axis    |  link_in_0_V_last_V |    pointer   |
|link_in_1_TDATA    |  in |  576|    axis    |  link_in_1_V_data_V |    pointer   |
|link_in_1_TVALID   |  in |    1|    axis    |  link_in_1_V_last_V |    pointer   |
|link_in_1_TREADY   | out |    1|    axis    |  link_in_1_V_last_V |    pointer   |
|link_in_1_TLAST    |  in |    1|    axis    |  link_in_1_V_last_V |    pointer   |
|link_in_2_TDATA    |  in |  576|    axis    |  link_in_2_V_data_V |    pointer   |
|link_in_2_TVALID   |  in |    1|    axis    |  link_in_2_V_last_V |    pointer   |
|link_in_2_TREADY   | out |    1|    axis    |  link_in_2_V_last_V |    pointer   |
|link_in_2_TLAST    |  in |    1|    axis    |  link_in_2_V_last_V |    pointer   |
|link_in_3_TDATA    |  in |  576|    axis    |  link_in_3_V_data_V |    pointer   |
|link_in_3_TVALID   |  in |    1|    axis    |  link_in_3_V_last_V |    pointer   |
|link_in_3_TREADY   | out |    1|    axis    |  link_in_3_V_last_V |    pointer   |
|link_in_3_TLAST    |  in |    1|    axis    |  link_in_3_V_last_V |    pointer   |
|link_in_0_TUSER    |  in |    8|    axis    |  link_in_0_V_user_V |    pointer   |
|link_in_1_TUSER    |  in |    8|    axis    |  link_in_1_V_user_V |    pointer   |
|link_in_2_TUSER    |  in |    8|    axis    |  link_in_2_V_user_V |    pointer   |
|link_in_3_TUSER    |  in |    8|    axis    |  link_in_3_V_user_V |    pointer   |
|link_out_0_TDATA   | out |  576|    axis    | link_out_0_V_data_V |    pointer   |
|link_out_1_TDATA   | out |  576|    axis    | link_out_1_V_data_V |    pointer   |
|link_out_2_TDATA   | out |  576|    axis    | link_out_2_V_data_V |    pointer   |
|link_out_3_TDATA   | out |  576|    axis    | link_out_3_V_data_V |    pointer   |
|link_out_0_TUSER   | out |    8|    axis    | link_out_0_V_user_V |    pointer   |
|link_out_1_TUSER   | out |    8|    axis    | link_out_1_V_user_V |    pointer   |
|link_out_2_TUSER   | out |    8|    axis    | link_out_2_V_user_V |    pointer   |
|link_out_3_TUSER   | out |    8|    axis    | link_out_3_V_user_V |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_1_V_data_V, i8* %link_in_1_V_user_V, i1* %link_in_1_V_last_V)" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 3 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i576, i8, i1 } %empty, 0" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 4 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%towersx_0_tower_0_s = trunc i576 %tmp_data_V to i32" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 5 'trunc' 'towersx_0_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%towersx_0_tower_1_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 32, i32 63)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 6 'partselect' 'towersx_0_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%towersx_0_tower_2_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 64, i32 95)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 7 'partselect' 'towersx_0_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%towersx_0_tower_3_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 96, i32 127)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 8 'partselect' 'towersx_0_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%towersx_0_tower_4_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 128, i32 159)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 9 'partselect' 'towersx_0_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%towersx_0_tower_5_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 160, i32 191)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 10 'partselect' 'towersx_0_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%towersx_0_tower_6_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 192, i32 223)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 11 'partselect' 'towersx_0_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%towersx_0_tower_7_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 224, i32 255)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 12 'partselect' 'towersx_0_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%towersx_0_tower_8_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 256, i32 287)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 13 'partselect' 'towersx_0_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%towersx_0_tower_9_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 288, i32 319)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 14 'partselect' 'towersx_0_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%towersx_0_tower_10 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 320, i32 351)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 15 'partselect' 'towersx_0_tower_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%towersx_0_tower_11 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 352, i32 383)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 16 'partselect' 'towersx_0_tower_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%towersx_0_tower_12 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 384, i32 415)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 17 'partselect' 'towersx_0_tower_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%towersx_0_tower_13 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 416, i32 447)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 18 'partselect' 'towersx_0_tower_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%towersx_0_tower_14 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 448, i32 479)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 19 'partselect' 'towersx_0_tower_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%towersx_0_tower_15 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 480, i32 511)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 20 'partselect' 'towersx_0_tower_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%towersx_0_tower_16 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 512, i32 543)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 21 'partselect' 'towersx_0_tower_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_9 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_2_V_data_V, i8* %link_in_2_V_user_V, i1* %link_in_2_V_last_V)" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 22 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i576, i8, i1 } %empty_9, 0" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 23 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%towersx_1_tower_0_s = trunc i576 %tmp_data_V_1 to i32" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 24 'trunc' 'towersx_1_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%towersx_1_tower_1_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 32, i32 63)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 25 'partselect' 'towersx_1_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%towersx_1_tower_2_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 64, i32 95)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 26 'partselect' 'towersx_1_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%towersx_1_tower_3_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 96, i32 127)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 27 'partselect' 'towersx_1_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%towersx_1_tower_4_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 128, i32 159)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 28 'partselect' 'towersx_1_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%towersx_1_tower_5_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 160, i32 191)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 29 'partselect' 'towersx_1_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%towersx_1_tower_6_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 192, i32 223)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 30 'partselect' 'towersx_1_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%towersx_1_tower_7_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 224, i32 255)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 31 'partselect' 'towersx_1_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%towersx_1_tower_8_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 256, i32 287)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 32 'partselect' 'towersx_1_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%towersx_1_tower_9_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 288, i32 319)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 33 'partselect' 'towersx_1_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%towersx_1_tower_10 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 320, i32 351)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 34 'partselect' 'towersx_1_tower_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%towersx_1_tower_11 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 352, i32 383)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 35 'partselect' 'towersx_1_tower_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%towersx_1_tower_12 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 384, i32 415)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 36 'partselect' 'towersx_1_tower_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%towersx_1_tower_13 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 416, i32 447)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 37 'partselect' 'towersx_1_tower_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%towersx_1_tower_14 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 448, i32 479)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 38 'partselect' 'towersx_1_tower_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%towersx_1_tower_15 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 480, i32 511)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 39 'partselect' 'towersx_1_tower_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%towersx_1_tower_16 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 512, i32 543)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 40 'partselect' 'towersx_1_tower_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.65ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%towersy_0_tower_0_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [towerMerge_top.cpp:72]   --->   Operation 42 'extractvalue' 'towersy_0_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%towersy_0_tower_1_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [towerMerge_top.cpp:72]   --->   Operation 43 'extractvalue' 'towersy_0_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%towersy_0_tower_2_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [towerMerge_top.cpp:72]   --->   Operation 44 'extractvalue' 'towersy_0_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%towersy_0_tower_3_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [towerMerge_top.cpp:72]   --->   Operation 45 'extractvalue' 'towersy_0_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%towersy_0_tower_4_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [towerMerge_top.cpp:72]   --->   Operation 46 'extractvalue' 'towersy_0_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%towersy_0_tower_5_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [towerMerge_top.cpp:72]   --->   Operation 47 'extractvalue' 'towersy_0_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%towersy_0_tower_6_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [towerMerge_top.cpp:72]   --->   Operation 48 'extractvalue' 'towersy_0_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%towersy_0_tower_7_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [towerMerge_top.cpp:72]   --->   Operation 49 'extractvalue' 'towersy_0_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%towersy_0_tower_8_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8" [towerMerge_top.cpp:72]   --->   Operation 50 'extractvalue' 'towersy_0_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%towersy_0_tower_9_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9" [towerMerge_top.cpp:72]   --->   Operation 51 'extractvalue' 'towersy_0_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%towersy_0_tower_10 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10" [towerMerge_top.cpp:72]   --->   Operation 52 'extractvalue' 'towersy_0_tower_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%towersy_0_tower_11 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11" [towerMerge_top.cpp:72]   --->   Operation 53 'extractvalue' 'towersy_0_tower_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%towersy_0_tower_12 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12" [towerMerge_top.cpp:72]   --->   Operation 54 'extractvalue' 'towersy_0_tower_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%towersy_0_tower_13 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13" [towerMerge_top.cpp:72]   --->   Operation 55 'extractvalue' 'towersy_0_tower_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%towersy_0_tower_14 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14" [towerMerge_top.cpp:72]   --->   Operation 56 'extractvalue' 'towersy_0_tower_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%towersy_0_tower_15 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15" [towerMerge_top.cpp:72]   --->   Operation 57 'extractvalue' 'towersy_0_tower_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%towersy_0_tower_16 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16" [towerMerge_top.cpp:72]   --->   Operation 58 'extractvalue' 'towersy_0_tower_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%towersy_1_tower_0_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17" [towerMerge_top.cpp:72]   --->   Operation 59 'extractvalue' 'towersy_1_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%towersy_1_tower_1_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18" [towerMerge_top.cpp:72]   --->   Operation 60 'extractvalue' 'towersy_1_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%towersy_1_tower_2_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19" [towerMerge_top.cpp:72]   --->   Operation 61 'extractvalue' 'towersy_1_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%towersy_1_tower_3_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20" [towerMerge_top.cpp:72]   --->   Operation 62 'extractvalue' 'towersy_1_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%towersy_1_tower_4_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21" [towerMerge_top.cpp:72]   --->   Operation 63 'extractvalue' 'towersy_1_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%towersy_1_tower_5_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22" [towerMerge_top.cpp:72]   --->   Operation 64 'extractvalue' 'towersy_1_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%towersy_1_tower_6_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23" [towerMerge_top.cpp:72]   --->   Operation 65 'extractvalue' 'towersy_1_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%towersy_1_tower_7_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24" [towerMerge_top.cpp:72]   --->   Operation 66 'extractvalue' 'towersy_1_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%towersy_1_tower_8_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25" [towerMerge_top.cpp:72]   --->   Operation 67 'extractvalue' 'towersy_1_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%towersy_1_tower_9_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26" [towerMerge_top.cpp:72]   --->   Operation 68 'extractvalue' 'towersy_1_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%towersy_1_tower_10 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27" [towerMerge_top.cpp:72]   --->   Operation 69 'extractvalue' 'towersy_1_tower_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%towersy_1_tower_11 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28" [towerMerge_top.cpp:72]   --->   Operation 70 'extractvalue' 'towersy_1_tower_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%towersy_1_tower_12 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29" [towerMerge_top.cpp:72]   --->   Operation 71 'extractvalue' 'towersy_1_tower_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%towersy_1_tower_13 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 30" [towerMerge_top.cpp:72]   --->   Operation 72 'extractvalue' 'towersy_1_tower_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%towersy_1_tower_14 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 31" [towerMerge_top.cpp:72]   --->   Operation 73 'extractvalue' 'towersy_1_tower_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%towersy_1_tower_15 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 32" [towerMerge_top.cpp:72]   --->   Operation 74 'extractvalue' 'towersy_1_tower_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%towersy_1_tower_16 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 33" [towerMerge_top.cpp:72]   --->   Operation 75 'extractvalue' 'towersy_1_tower_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty_10 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_0_V_data_V, i8* %link_in_0_V_user_V, i1* %link_in_0_V_last_V)" [towerMerge_top.cpp:78]   --->   Operation 76 'read' 'empty_10' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i576, i8, i1 } %empty_10, 0" [towerMerge_top.cpp:78]   --->   Operation 77 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, i576 %tmp_data_V_3, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:79]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = call i544 @_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %towersy_0_tower_16, i32 %towersy_0_tower_15, i32 %towersy_0_tower_14, i32 %towersy_0_tower_13, i32 %towersy_0_tower_12, i32 %towersy_0_tower_11, i32 %towersy_0_tower_10, i32 %towersy_0_tower_9_s, i32 %towersy_0_tower_8_s, i32 %towersy_0_tower_7_s, i32 %towersy_0_tower_6_s, i32 %towersy_0_tower_5_s, i32 %towersy_0_tower_4_s, i32 %towersy_0_tower_3_s, i32 %towersy_0_tower_2_s, i32 %towersy_0_tower_1_s, i32 %towersy_0_tower_0_s)" [towerMerge_top.cpp:85]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = call i576 @_ssdm_op_PartSet.i576.i576.i544.i32.i32(i576 %tmp_data_V_3, i544 %tmp, i32 0, i32 543)" [towerMerge_top.cpp:85]   --->   Operation 80 'partset' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, i576 %tmp_data_V_4, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:88]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1 = call i544 @_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %towersy_1_tower_16, i32 %towersy_1_tower_15, i32 %towersy_1_tower_14, i32 %towersy_1_tower_13, i32 %towersy_1_tower_12, i32 %towersy_1_tower_11, i32 %towersy_1_tower_10, i32 %towersy_1_tower_9_s, i32 %towersy_1_tower_8_s, i32 %towersy_1_tower_7_s, i32 %towersy_1_tower_6_s, i32 %towersy_1_tower_5_s, i32 %towersy_1_tower_4_s, i32 %towersy_1_tower_3_s, i32 %towersy_1_tower_2_s, i32 %towersy_1_tower_1_s, i32 %towersy_1_tower_0_s)" [towerMerge_top.cpp:94]   --->   Operation 82 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = call i576 @_ssdm_op_PartSet.i576.i576.i544.i32.i32(i576 %tmp_data_V_3, i544 %tmp_1, i32 0, i32 543)" [towerMerge_top.cpp:94]   --->   Operation 83 'partset' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, i576 %tmp_data_V_5, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:97]   --->   Operation 84 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%empty_11 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_3_V_data_V, i8* %link_in_3_V_user_V, i1* %link_in_3_V_last_V)" [towerMerge_top.cpp:99]   --->   Operation 85 'read' 'empty_11' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i576, i8, i1 } %empty_11, 0" [towerMerge_top.cpp:99]   --->   Operation 86 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, i576 %tmp_data_V_7, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:100]   --->   Operation 87 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_3_V_last_V), !map !125"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_2_V_last_V), !map !131"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_1_V_last_V), !map !137"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_0_V_last_V), !map !143"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_3_V_user_V), !map !149"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_2_V_user_V), !map !153"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_1_V_user_V), !map !157"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_0_V_user_V), !map !161"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_3_V_data_V), !map !165"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_2_V_data_V), !map !169"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_1_V_data_V), !map !173"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_0_V_data_V), !map !177"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_3_V_last_V), !map !181"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_2_V_last_V), !map !185"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_1_V_last_V), !map !189"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_0_V_last_V), !map !193"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_3_V_user_V), !map !197"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_2_V_user_V), !map !201"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_1_V_user_V), !map !205"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_0_V_user_V), !map !209"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_3_V_data_V), !map !213"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_2_V_data_V), !map !217"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_1_V_data_V), !map !221"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_0_V_data_V), !map !225"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @towerMerge_top_str) nounwind"   --->   Operation 112 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_0_V_data_V, i8* %link_in_0_V_user_V, i1* %link_in_0_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_1_V_data_V, i8* %link_in_1_V_user_V, i1* %link_in_1_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_2_V_data_V, i8* %link_in_2_V_user_V, i1* %link_in_2_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_3_V_data_V, i8* %link_in_3_V_user_V, i1* %link_in_3_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [towerMerge_top.cpp:59]   --->   Operation 121 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, i576 %tmp_data_V_3, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:79]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 123 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, i576 %tmp_data_V_4, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:88]   --->   Operation 123 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 124 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, i576 %tmp_data_V_5, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:97]   --->   Operation 124 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 125 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, i576 %tmp_data_V_7, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:100]   --->   Operation 125 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [towerMerge_top.cpp:102]   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ link_in_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_3_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_0_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_2_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_3_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_in_3_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_3_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_0_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_2_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_3_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ link_out_3_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (read          ) [ 000]
tmp_data_V          (extractvalue  ) [ 000]
towersx_0_tower_0_s (trunc         ) [ 000]
towersx_0_tower_1_s (partselect    ) [ 000]
towersx_0_tower_2_s (partselect    ) [ 000]
towersx_0_tower_3_s (partselect    ) [ 000]
towersx_0_tower_4_s (partselect    ) [ 000]
towersx_0_tower_5_s (partselect    ) [ 000]
towersx_0_tower_6_s (partselect    ) [ 000]
towersx_0_tower_7_s (partselect    ) [ 000]
towersx_0_tower_8_s (partselect    ) [ 000]
towersx_0_tower_9_s (partselect    ) [ 000]
towersx_0_tower_10  (partselect    ) [ 000]
towersx_0_tower_11  (partselect    ) [ 000]
towersx_0_tower_12  (partselect    ) [ 000]
towersx_0_tower_13  (partselect    ) [ 000]
towersx_0_tower_14  (partselect    ) [ 000]
towersx_0_tower_15  (partselect    ) [ 000]
towersx_0_tower_16  (partselect    ) [ 000]
empty_9             (read          ) [ 000]
tmp_data_V_1        (extractvalue  ) [ 000]
towersx_1_tower_0_s (trunc         ) [ 000]
towersx_1_tower_1_s (partselect    ) [ 000]
towersx_1_tower_2_s (partselect    ) [ 000]
towersx_1_tower_3_s (partselect    ) [ 000]
towersx_1_tower_4_s (partselect    ) [ 000]
towersx_1_tower_5_s (partselect    ) [ 000]
towersx_1_tower_6_s (partselect    ) [ 000]
towersx_1_tower_7_s (partselect    ) [ 000]
towersx_1_tower_8_s (partselect    ) [ 000]
towersx_1_tower_9_s (partselect    ) [ 000]
towersx_1_tower_10  (partselect    ) [ 000]
towersx_1_tower_11  (partselect    ) [ 000]
towersx_1_tower_12  (partselect    ) [ 000]
towersx_1_tower_13  (partselect    ) [ 000]
towersx_1_tower_14  (partselect    ) [ 000]
towersx_1_tower_15  (partselect    ) [ 000]
towersx_1_tower_16  (partselect    ) [ 000]
call_ret            (call          ) [ 000]
towersy_0_tower_0_s (extractvalue  ) [ 000]
towersy_0_tower_1_s (extractvalue  ) [ 000]
towersy_0_tower_2_s (extractvalue  ) [ 000]
towersy_0_tower_3_s (extractvalue  ) [ 000]
towersy_0_tower_4_s (extractvalue  ) [ 000]
towersy_0_tower_5_s (extractvalue  ) [ 000]
towersy_0_tower_6_s (extractvalue  ) [ 000]
towersy_0_tower_7_s (extractvalue  ) [ 000]
towersy_0_tower_8_s (extractvalue  ) [ 000]
towersy_0_tower_9_s (extractvalue  ) [ 000]
towersy_0_tower_10  (extractvalue  ) [ 000]
towersy_0_tower_11  (extractvalue  ) [ 000]
towersy_0_tower_12  (extractvalue  ) [ 000]
towersy_0_tower_13  (extractvalue  ) [ 000]
towersy_0_tower_14  (extractvalue  ) [ 000]
towersy_0_tower_15  (extractvalue  ) [ 000]
towersy_0_tower_16  (extractvalue  ) [ 000]
towersy_1_tower_0_s (extractvalue  ) [ 000]
towersy_1_tower_1_s (extractvalue  ) [ 000]
towersy_1_tower_2_s (extractvalue  ) [ 000]
towersy_1_tower_3_s (extractvalue  ) [ 000]
towersy_1_tower_4_s (extractvalue  ) [ 000]
towersy_1_tower_5_s (extractvalue  ) [ 000]
towersy_1_tower_6_s (extractvalue  ) [ 000]
towersy_1_tower_7_s (extractvalue  ) [ 000]
towersy_1_tower_8_s (extractvalue  ) [ 000]
towersy_1_tower_9_s (extractvalue  ) [ 000]
towersy_1_tower_10  (extractvalue  ) [ 000]
towersy_1_tower_11  (extractvalue  ) [ 000]
towersy_1_tower_12  (extractvalue  ) [ 000]
towersy_1_tower_13  (extractvalue  ) [ 000]
towersy_1_tower_14  (extractvalue  ) [ 000]
towersy_1_tower_15  (extractvalue  ) [ 000]
towersy_1_tower_16  (extractvalue  ) [ 000]
empty_10            (read          ) [ 000]
tmp_data_V_3        (extractvalue  ) [ 011]
tmp                 (bitconcatenate) [ 000]
tmp_data_V_4        (partset       ) [ 011]
tmp_1               (bitconcatenate) [ 000]
tmp_data_V_5        (partset       ) [ 011]
empty_11            (read          ) [ 000]
tmp_data_V_7        (extractvalue  ) [ 011]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
spectopmodule_ln0   (spectopmodule ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
specpipeline_ln59   (specpipeline  ) [ 000]
write_ln17          (write         ) [ 000]
write_ln17          (write         ) [ 000]
write_ln17          (write         ) [ 000]
write_ln17          (write         ) [ 000]
ret_ln102           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="link_in_0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="link_in_1_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="link_in_2_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="link_in_3_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_3_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="link_in_0_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_0_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="link_in_1_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="link_in_2_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_2_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="link_in_3_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_3_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="link_in_0_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="link_in_1_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="link_in_2_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="link_in_3_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_in_3_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="link_out_0_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="link_out_1_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="link_out_2_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="link_out_3_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_3_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="link_out_0_V_user_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_0_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="link_out_1_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="link_out_2_V_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_2_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="link_out_3_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_3_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="link_out_0_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="link_out_1_V_last_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="link_out_2_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="link_out_3_V_last_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out_3_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i576P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i576.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stitchInPhi"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i576P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i576.i576.i544.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="towerMerge_top_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="empty_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="585" slack="0"/>
<pin id="152" dir="0" index="1" bw="576" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="585" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_9_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="585" slack="0"/>
<pin id="162" dir="0" index="1" bw="576" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="1" index="4" bw="585" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_10_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="585" slack="0"/>
<pin id="172" dir="0" index="1" bw="576" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="585" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="576" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="0" index="4" bw="576" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="1" slack="0"/>
<pin id="188" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="576" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="0" index="3" bw="1" slack="0"/>
<pin id="200" dir="0" index="4" bw="576" slack="0"/>
<pin id="201" dir="0" index="5" bw="1" slack="0"/>
<pin id="202" dir="0" index="6" bw="1" slack="0"/>
<pin id="203" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="576" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="0" index="4" bw="576" slack="0"/>
<pin id="216" dir="0" index="5" bw="1" slack="0"/>
<pin id="217" dir="0" index="6" bw="1" slack="0"/>
<pin id="218" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_11_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="585" slack="0"/>
<pin id="227" dir="0" index="1" bw="576" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="1" slack="0"/>
<pin id="230" dir="1" index="4" bw="585" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="576" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="0" index="4" bw="576" slack="0"/>
<pin id="241" dir="0" index="5" bw="1" slack="0"/>
<pin id="242" dir="0" index="6" bw="1" slack="0"/>
<pin id="243" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="call_ret_stitchInPhi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1088" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="0" index="4" bw="32" slack="0"/>
<pin id="256" dir="0" index="5" bw="32" slack="0"/>
<pin id="257" dir="0" index="6" bw="32" slack="0"/>
<pin id="258" dir="0" index="7" bw="32" slack="0"/>
<pin id="259" dir="0" index="8" bw="32" slack="0"/>
<pin id="260" dir="0" index="9" bw="32" slack="0"/>
<pin id="261" dir="0" index="10" bw="32" slack="0"/>
<pin id="262" dir="0" index="11" bw="32" slack="0"/>
<pin id="263" dir="0" index="12" bw="32" slack="0"/>
<pin id="264" dir="0" index="13" bw="32" slack="0"/>
<pin id="265" dir="0" index="14" bw="32" slack="0"/>
<pin id="266" dir="0" index="15" bw="32" slack="0"/>
<pin id="267" dir="0" index="16" bw="32" slack="0"/>
<pin id="268" dir="0" index="17" bw="32" slack="0"/>
<pin id="269" dir="0" index="18" bw="32" slack="0"/>
<pin id="270" dir="0" index="19" bw="32" slack="0"/>
<pin id="271" dir="0" index="20" bw="32" slack="0"/>
<pin id="272" dir="0" index="21" bw="32" slack="0"/>
<pin id="273" dir="0" index="22" bw="32" slack="0"/>
<pin id="274" dir="0" index="23" bw="32" slack="0"/>
<pin id="275" dir="0" index="24" bw="32" slack="0"/>
<pin id="276" dir="0" index="25" bw="32" slack="0"/>
<pin id="277" dir="0" index="26" bw="32" slack="0"/>
<pin id="278" dir="0" index="27" bw="32" slack="0"/>
<pin id="279" dir="0" index="28" bw="32" slack="0"/>
<pin id="280" dir="0" index="29" bw="32" slack="0"/>
<pin id="281" dir="0" index="30" bw="32" slack="0"/>
<pin id="282" dir="0" index="31" bw="32" slack="0"/>
<pin id="283" dir="0" index="32" bw="32" slack="0"/>
<pin id="284" dir="0" index="33" bw="32" slack="0"/>
<pin id="285" dir="0" index="34" bw="32" slack="0"/>
<pin id="286" dir="1" index="35" bw="1088" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_data_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="585" slack="0"/>
<pin id="290" dir="1" index="1" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="towersx_0_tower_0_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="576" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="towersx_0_tower_0_s/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="towersx_0_tower_1_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="576" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_1_s/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="towersx_0_tower_2_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="576" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="0" index="3" bw="8" slack="0"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_2_s/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="towersx_0_tower_3_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="576" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="0" index="3" bw="8" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_3_s/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="towersx_0_tower_4_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="576" slack="0"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="0" index="3" bw="9" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_4_s/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="towersx_0_tower_5_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="576" slack="0"/>
<pin id="344" dir="0" index="2" bw="9" slack="0"/>
<pin id="345" dir="0" index="3" bw="9" slack="0"/>
<pin id="346" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_5_s/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="towersx_0_tower_6_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="576" slack="0"/>
<pin id="355" dir="0" index="2" bw="9" slack="0"/>
<pin id="356" dir="0" index="3" bw="9" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_6_s/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="towersx_0_tower_7_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="576" slack="0"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="0" index="3" bw="9" slack="0"/>
<pin id="368" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_7_s/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="towersx_0_tower_8_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="576" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="0" index="3" bw="10" slack="0"/>
<pin id="379" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_8_s/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="towersx_0_tower_9_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="576" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="0" index="3" bw="10" slack="0"/>
<pin id="390" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_9_s/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="towersx_0_tower_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="576" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="0" index="3" bw="10" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_10/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="towersx_0_tower_11_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="576" slack="0"/>
<pin id="410" dir="0" index="2" bw="10" slack="0"/>
<pin id="411" dir="0" index="3" bw="10" slack="0"/>
<pin id="412" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_11/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="towersx_0_tower_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="576" slack="0"/>
<pin id="421" dir="0" index="2" bw="10" slack="0"/>
<pin id="422" dir="0" index="3" bw="10" slack="0"/>
<pin id="423" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_12/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="towersx_0_tower_13_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="576" slack="0"/>
<pin id="432" dir="0" index="2" bw="10" slack="0"/>
<pin id="433" dir="0" index="3" bw="10" slack="0"/>
<pin id="434" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_13/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="towersx_0_tower_14_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="576" slack="0"/>
<pin id="443" dir="0" index="2" bw="10" slack="0"/>
<pin id="444" dir="0" index="3" bw="10" slack="0"/>
<pin id="445" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_14/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="towersx_0_tower_15_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="576" slack="0"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="0" index="3" bw="10" slack="0"/>
<pin id="456" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_15/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="towersx_0_tower_16_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="576" slack="0"/>
<pin id="465" dir="0" index="2" bw="11" slack="0"/>
<pin id="466" dir="0" index="3" bw="11" slack="0"/>
<pin id="467" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_0_tower_16/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_data_V_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="585" slack="0"/>
<pin id="475" dir="1" index="1" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="towersx_1_tower_0_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="576" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="towersx_1_tower_0_s/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="towersx_1_tower_1_s_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="576" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="0" index="3" bw="7" slack="0"/>
<pin id="487" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_1_s/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="towersx_1_tower_2_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="576" slack="0"/>
<pin id="496" dir="0" index="2" bw="8" slack="0"/>
<pin id="497" dir="0" index="3" bw="8" slack="0"/>
<pin id="498" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_2_s/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="towersx_1_tower_3_s_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="576" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="0" index="3" bw="8" slack="0"/>
<pin id="509" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_3_s/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="towersx_1_tower_4_s_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="576" slack="0"/>
<pin id="518" dir="0" index="2" bw="9" slack="0"/>
<pin id="519" dir="0" index="3" bw="9" slack="0"/>
<pin id="520" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_4_s/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="towersx_1_tower_5_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="576" slack="0"/>
<pin id="529" dir="0" index="2" bw="9" slack="0"/>
<pin id="530" dir="0" index="3" bw="9" slack="0"/>
<pin id="531" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_5_s/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="towersx_1_tower_6_s_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="576" slack="0"/>
<pin id="540" dir="0" index="2" bw="9" slack="0"/>
<pin id="541" dir="0" index="3" bw="9" slack="0"/>
<pin id="542" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_6_s/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="towersx_1_tower_7_s_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="576" slack="0"/>
<pin id="551" dir="0" index="2" bw="9" slack="0"/>
<pin id="552" dir="0" index="3" bw="9" slack="0"/>
<pin id="553" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_7_s/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="towersx_1_tower_8_s_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="576" slack="0"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="0" index="3" bw="10" slack="0"/>
<pin id="564" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_8_s/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="towersx_1_tower_9_s_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="576" slack="0"/>
<pin id="573" dir="0" index="2" bw="10" slack="0"/>
<pin id="574" dir="0" index="3" bw="10" slack="0"/>
<pin id="575" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_9_s/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="towersx_1_tower_10_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="576" slack="0"/>
<pin id="584" dir="0" index="2" bw="10" slack="0"/>
<pin id="585" dir="0" index="3" bw="10" slack="0"/>
<pin id="586" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_10/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="towersx_1_tower_11_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="576" slack="0"/>
<pin id="595" dir="0" index="2" bw="10" slack="0"/>
<pin id="596" dir="0" index="3" bw="10" slack="0"/>
<pin id="597" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_11/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="towersx_1_tower_12_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="576" slack="0"/>
<pin id="606" dir="0" index="2" bw="10" slack="0"/>
<pin id="607" dir="0" index="3" bw="10" slack="0"/>
<pin id="608" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_12/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="towersx_1_tower_13_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="576" slack="0"/>
<pin id="617" dir="0" index="2" bw="10" slack="0"/>
<pin id="618" dir="0" index="3" bw="10" slack="0"/>
<pin id="619" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_13/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="towersx_1_tower_14_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="576" slack="0"/>
<pin id="628" dir="0" index="2" bw="10" slack="0"/>
<pin id="629" dir="0" index="3" bw="10" slack="0"/>
<pin id="630" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_14/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="towersx_1_tower_15_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="576" slack="0"/>
<pin id="639" dir="0" index="2" bw="10" slack="0"/>
<pin id="640" dir="0" index="3" bw="10" slack="0"/>
<pin id="641" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_15/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="towersx_1_tower_16_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="576" slack="0"/>
<pin id="650" dir="0" index="2" bw="11" slack="0"/>
<pin id="651" dir="0" index="3" bw="11" slack="0"/>
<pin id="652" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="towersx_1_tower_16/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="towersy_0_tower_0_s_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1088" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_0_s/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="towersy_0_tower_1_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1088" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_1_s/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="towersy_0_tower_2_s_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1088" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_2_s/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="towersy_0_tower_3_s_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1088" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_3_s/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="towersy_0_tower_4_s_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1088" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_4_s/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="towersy_0_tower_5_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1088" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_5_s/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="towersy_0_tower_6_s_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1088" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_6_s/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="towersy_0_tower_7_s_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1088" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_7_s/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="towersy_0_tower_8_s_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1088" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_8_s/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="towersy_0_tower_9_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1088" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_9_s/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="towersy_0_tower_10_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1088" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_10/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="towersy_0_tower_11_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1088" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_11/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="towersy_0_tower_12_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1088" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_12/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="towersy_0_tower_13_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1088" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_13/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="towersy_0_tower_14_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1088" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_14/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="towersy_0_tower_15_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1088" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_15/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="towersy_0_tower_16_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1088" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_0_tower_16/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="towersy_1_tower_0_s_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1088" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_0_s/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="towersy_1_tower_1_s_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1088" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_1_s/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="towersy_1_tower_2_s_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1088" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_2_s/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="towersy_1_tower_3_s_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1088" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_3_s/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="towersy_1_tower_4_s_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1088" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_4_s/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="towersy_1_tower_5_s_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1088" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_5_s/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="towersy_1_tower_6_s_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1088" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_6_s/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="towersy_1_tower_7_s_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1088" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_7_s/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="towersy_1_tower_8_s_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1088" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_8_s/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="towersy_1_tower_9_s_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1088" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_9_s/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="towersy_1_tower_10_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1088" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_10/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="towersy_1_tower_11_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1088" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_11/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="towersy_1_tower_12_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1088" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_12/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="towersy_1_tower_13_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1088" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_13/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="towersy_1_tower_14_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1088" slack="0"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_14/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="towersy_1_tower_15_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1088" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_15/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="towersy_1_tower_16_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1088" slack="0"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="towersy_1_tower_16/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_data_V_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="585" slack="0"/>
<pin id="796" dir="1" index="1" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="544" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="0"/>
<pin id="803" dir="0" index="3" bw="32" slack="0"/>
<pin id="804" dir="0" index="4" bw="32" slack="0"/>
<pin id="805" dir="0" index="5" bw="32" slack="0"/>
<pin id="806" dir="0" index="6" bw="32" slack="0"/>
<pin id="807" dir="0" index="7" bw="32" slack="0"/>
<pin id="808" dir="0" index="8" bw="32" slack="0"/>
<pin id="809" dir="0" index="9" bw="32" slack="0"/>
<pin id="810" dir="0" index="10" bw="32" slack="0"/>
<pin id="811" dir="0" index="11" bw="32" slack="0"/>
<pin id="812" dir="0" index="12" bw="32" slack="0"/>
<pin id="813" dir="0" index="13" bw="32" slack="0"/>
<pin id="814" dir="0" index="14" bw="32" slack="0"/>
<pin id="815" dir="0" index="15" bw="32" slack="0"/>
<pin id="816" dir="0" index="16" bw="32" slack="0"/>
<pin id="817" dir="0" index="17" bw="32" slack="0"/>
<pin id="818" dir="1" index="18" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_data_V_4_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="576" slack="0"/>
<pin id="839" dir="0" index="1" bw="576" slack="0"/>
<pin id="840" dir="0" index="2" bw="544" slack="0"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="0" index="4" bw="11" slack="0"/>
<pin id="843" dir="1" index="5" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="544" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="0" index="2" bw="32" slack="0"/>
<pin id="854" dir="0" index="3" bw="32" slack="0"/>
<pin id="855" dir="0" index="4" bw="32" slack="0"/>
<pin id="856" dir="0" index="5" bw="32" slack="0"/>
<pin id="857" dir="0" index="6" bw="32" slack="0"/>
<pin id="858" dir="0" index="7" bw="32" slack="0"/>
<pin id="859" dir="0" index="8" bw="32" slack="0"/>
<pin id="860" dir="0" index="9" bw="32" slack="0"/>
<pin id="861" dir="0" index="10" bw="32" slack="0"/>
<pin id="862" dir="0" index="11" bw="32" slack="0"/>
<pin id="863" dir="0" index="12" bw="32" slack="0"/>
<pin id="864" dir="0" index="13" bw="32" slack="0"/>
<pin id="865" dir="0" index="14" bw="32" slack="0"/>
<pin id="866" dir="0" index="15" bw="32" slack="0"/>
<pin id="867" dir="0" index="16" bw="32" slack="0"/>
<pin id="868" dir="0" index="17" bw="32" slack="0"/>
<pin id="869" dir="1" index="18" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_data_V_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="576" slack="0"/>
<pin id="890" dir="0" index="1" bw="576" slack="0"/>
<pin id="891" dir="0" index="2" bw="544" slack="0"/>
<pin id="892" dir="0" index="3" bw="1" slack="0"/>
<pin id="893" dir="0" index="4" bw="11" slack="0"/>
<pin id="894" dir="1" index="5" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_data_V_5/1 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_data_V_7_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="585" slack="0"/>
<pin id="903" dir="1" index="1" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_data_V_3_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="576" slack="1"/>
<pin id="908" dir="1" index="1" bw="576" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_data_V_4_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="576" slack="1"/>
<pin id="913" dir="1" index="1" bw="576" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_data_V_5_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="576" slack="1"/>
<pin id="918" dir="1" index="1" bw="576" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_data_V_7_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="576" slack="1"/>
<pin id="923" dir="1" index="1" bw="576" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="120" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="194"><net_src comp="122" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="204"><net_src comp="118" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="120" pin="0"/><net_sink comp="195" pin=5"/></net>

<net id="209"><net_src comp="122" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="219"><net_src comp="118" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="120" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="224"><net_src comp="122" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="244"><net_src comp="118" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="120" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="249"><net_src comp="122" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="287"><net_src comp="116" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="291"><net_src comp="150" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="288" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="307"><net_src comp="297" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="288" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="318"><net_src comp="308" pin="4"/><net_sink comp="250" pin=3"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="288" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="329"><net_src comp="319" pin="4"/><net_sink comp="250" pin=4"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="288" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="340"><net_src comp="330" pin="4"/><net_sink comp="250" pin=5"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="288" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="351"><net_src comp="341" pin="4"/><net_sink comp="250" pin=6"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="288" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="362"><net_src comp="352" pin="4"/><net_sink comp="250" pin=7"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="288" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="373"><net_src comp="363" pin="4"/><net_sink comp="250" pin=8"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="288" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="384"><net_src comp="374" pin="4"/><net_sink comp="250" pin=9"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="288" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="84" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="395"><net_src comp="385" pin="4"/><net_sink comp="250" pin=10"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="288" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="88" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="90" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="406"><net_src comp="396" pin="4"/><net_sink comp="250" pin=11"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="288" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="92" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="94" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="417"><net_src comp="407" pin="4"/><net_sink comp="250" pin=12"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="288" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="96" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="98" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="428"><net_src comp="418" pin="4"/><net_sink comp="250" pin=13"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="288" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="100" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="102" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="439"><net_src comp="429" pin="4"/><net_sink comp="250" pin=14"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="288" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="104" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="106" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="450"><net_src comp="440" pin="4"/><net_sink comp="250" pin=15"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="288" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="108" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="110" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="461"><net_src comp="451" pin="4"/><net_sink comp="250" pin=16"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="288" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="112" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="114" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="472"><net_src comp="462" pin="4"/><net_sink comp="250" pin=17"/></net>

<net id="476"><net_src comp="160" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="250" pin=18"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="473" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="492"><net_src comp="482" pin="4"/><net_sink comp="250" pin=19"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="473" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="503"><net_src comp="493" pin="4"/><net_sink comp="250" pin=20"/></net>

<net id="510"><net_src comp="50" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="473" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="514"><net_src comp="504" pin="4"/><net_sink comp="250" pin=21"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="473" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="525"><net_src comp="515" pin="4"/><net_sink comp="250" pin=22"/></net>

<net id="532"><net_src comp="50" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="473" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="536"><net_src comp="526" pin="4"/><net_sink comp="250" pin=23"/></net>

<net id="543"><net_src comp="50" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="473" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="72" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="74" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="547"><net_src comp="537" pin="4"/><net_sink comp="250" pin=24"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="473" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="558"><net_src comp="548" pin="4"/><net_sink comp="250" pin=25"/></net>

<net id="565"><net_src comp="50" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="473" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="82" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="569"><net_src comp="559" pin="4"/><net_sink comp="250" pin=26"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="473" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="580"><net_src comp="570" pin="4"/><net_sink comp="250" pin=27"/></net>

<net id="587"><net_src comp="50" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="473" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="90" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="591"><net_src comp="581" pin="4"/><net_sink comp="250" pin=28"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="473" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="94" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="602"><net_src comp="592" pin="4"/><net_sink comp="250" pin=29"/></net>

<net id="609"><net_src comp="50" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="473" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="613"><net_src comp="603" pin="4"/><net_sink comp="250" pin=30"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="473" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="100" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="102" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="624"><net_src comp="614" pin="4"/><net_sink comp="250" pin=31"/></net>

<net id="631"><net_src comp="50" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="473" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="104" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="106" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="635"><net_src comp="625" pin="4"/><net_sink comp="250" pin=32"/></net>

<net id="642"><net_src comp="50" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="473" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="108" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="110" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="646"><net_src comp="636" pin="4"/><net_sink comp="250" pin=33"/></net>

<net id="653"><net_src comp="50" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="473" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="112" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="114" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="657"><net_src comp="647" pin="4"/><net_sink comp="250" pin=34"/></net>

<net id="661"><net_src comp="250" pin="35"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="250" pin="35"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="250" pin="35"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="250" pin="35"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="250" pin="35"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="250" pin="35"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="250" pin="35"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="250" pin="35"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="250" pin="35"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="250" pin="35"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="250" pin="35"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="250" pin="35"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="250" pin="35"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="250" pin="35"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="250" pin="35"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="250" pin="35"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="250" pin="35"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="250" pin="35"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="250" pin="35"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="250" pin="35"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="250" pin="35"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="250" pin="35"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="250" pin="35"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="250" pin="35"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="250" pin="35"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="250" pin="35"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="250" pin="35"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="250" pin="35"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="250" pin="35"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="250" pin="35"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="250" pin="35"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="250" pin="35"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="250" pin="35"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="250" pin="35"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="170" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="819"><net_src comp="124" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="820"><net_src comp="722" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="821"><net_src comp="718" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="822"><net_src comp="714" pin="1"/><net_sink comp="799" pin=3"/></net>

<net id="823"><net_src comp="710" pin="1"/><net_sink comp="799" pin=4"/></net>

<net id="824"><net_src comp="706" pin="1"/><net_sink comp="799" pin=5"/></net>

<net id="825"><net_src comp="702" pin="1"/><net_sink comp="799" pin=6"/></net>

<net id="826"><net_src comp="698" pin="1"/><net_sink comp="799" pin=7"/></net>

<net id="827"><net_src comp="694" pin="1"/><net_sink comp="799" pin=8"/></net>

<net id="828"><net_src comp="690" pin="1"/><net_sink comp="799" pin=9"/></net>

<net id="829"><net_src comp="686" pin="1"/><net_sink comp="799" pin=10"/></net>

<net id="830"><net_src comp="682" pin="1"/><net_sink comp="799" pin=11"/></net>

<net id="831"><net_src comp="678" pin="1"/><net_sink comp="799" pin=12"/></net>

<net id="832"><net_src comp="674" pin="1"/><net_sink comp="799" pin=13"/></net>

<net id="833"><net_src comp="670" pin="1"/><net_sink comp="799" pin=14"/></net>

<net id="834"><net_src comp="666" pin="1"/><net_sink comp="799" pin=15"/></net>

<net id="835"><net_src comp="662" pin="1"/><net_sink comp="799" pin=16"/></net>

<net id="836"><net_src comp="658" pin="1"/><net_sink comp="799" pin=17"/></net>

<net id="844"><net_src comp="126" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="794" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="799" pin="18"/><net_sink comp="837" pin=2"/></net>

<net id="847"><net_src comp="128" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="848"><net_src comp="114" pin="0"/><net_sink comp="837" pin=4"/></net>

<net id="849"><net_src comp="837" pin="5"/><net_sink comp="195" pin=4"/></net>

<net id="870"><net_src comp="124" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="871"><net_src comp="790" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="872"><net_src comp="786" pin="1"/><net_sink comp="850" pin=2"/></net>

<net id="873"><net_src comp="782" pin="1"/><net_sink comp="850" pin=3"/></net>

<net id="874"><net_src comp="778" pin="1"/><net_sink comp="850" pin=4"/></net>

<net id="875"><net_src comp="774" pin="1"/><net_sink comp="850" pin=5"/></net>

<net id="876"><net_src comp="770" pin="1"/><net_sink comp="850" pin=6"/></net>

<net id="877"><net_src comp="766" pin="1"/><net_sink comp="850" pin=7"/></net>

<net id="878"><net_src comp="762" pin="1"/><net_sink comp="850" pin=8"/></net>

<net id="879"><net_src comp="758" pin="1"/><net_sink comp="850" pin=9"/></net>

<net id="880"><net_src comp="754" pin="1"/><net_sink comp="850" pin=10"/></net>

<net id="881"><net_src comp="750" pin="1"/><net_sink comp="850" pin=11"/></net>

<net id="882"><net_src comp="746" pin="1"/><net_sink comp="850" pin=12"/></net>

<net id="883"><net_src comp="742" pin="1"/><net_sink comp="850" pin=13"/></net>

<net id="884"><net_src comp="738" pin="1"/><net_sink comp="850" pin=14"/></net>

<net id="885"><net_src comp="734" pin="1"/><net_sink comp="850" pin=15"/></net>

<net id="886"><net_src comp="730" pin="1"/><net_sink comp="850" pin=16"/></net>

<net id="887"><net_src comp="726" pin="1"/><net_sink comp="850" pin=17"/></net>

<net id="895"><net_src comp="126" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="794" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="850" pin="18"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="128" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="899"><net_src comp="114" pin="0"/><net_sink comp="888" pin=4"/></net>

<net id="900"><net_src comp="888" pin="5"/><net_sink comp="210" pin=4"/></net>

<net id="904"><net_src comp="225" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="909"><net_src comp="794" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="914"><net_src comp="837" pin="5"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="919"><net_src comp="888" pin="5"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="924"><net_src comp="901" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="235" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: link_out_0_V_data_V | {2 }
	Port: link_out_1_V_data_V | {2 }
	Port: link_out_2_V_data_V | {2 }
	Port: link_out_3_V_data_V | {2 }
	Port: link_out_0_V_user_V | {2 }
	Port: link_out_1_V_user_V | {2 }
	Port: link_out_2_V_user_V | {2 }
	Port: link_out_3_V_user_V | {2 }
	Port: link_out_0_V_last_V | {2 }
	Port: link_out_1_V_last_V | {2 }
	Port: link_out_2_V_last_V | {2 }
	Port: link_out_3_V_last_V | {2 }
 - Input state : 
	Port: towerMerge_top : link_in_0_V_data_V | {1 }
	Port: towerMerge_top : link_in_1_V_data_V | {1 }
	Port: towerMerge_top : link_in_2_V_data_V | {1 }
	Port: towerMerge_top : link_in_3_V_data_V | {1 }
	Port: towerMerge_top : link_in_0_V_user_V | {1 }
	Port: towerMerge_top : link_in_1_V_user_V | {1 }
	Port: towerMerge_top : link_in_2_V_user_V | {1 }
	Port: towerMerge_top : link_in_3_V_user_V | {1 }
	Port: towerMerge_top : link_in_0_V_last_V | {1 }
	Port: towerMerge_top : link_in_1_V_last_V | {1 }
	Port: towerMerge_top : link_in_2_V_last_V | {1 }
	Port: towerMerge_top : link_in_3_V_last_V | {1 }
  - Chain level:
	State 1
		towersx_0_tower_0_s : 1
		towersx_0_tower_1_s : 1
		towersx_0_tower_2_s : 1
		towersx_0_tower_3_s : 1
		towersx_0_tower_4_s : 1
		towersx_0_tower_5_s : 1
		towersx_0_tower_6_s : 1
		towersx_0_tower_7_s : 1
		towersx_0_tower_8_s : 1
		towersx_0_tower_9_s : 1
		towersx_0_tower_10 : 1
		towersx_0_tower_11 : 1
		towersx_0_tower_12 : 1
		towersx_0_tower_13 : 1
		towersx_0_tower_14 : 1
		towersx_0_tower_15 : 1
		towersx_0_tower_16 : 1
		towersx_1_tower_0_s : 1
		towersx_1_tower_1_s : 1
		towersx_1_tower_2_s : 1
		towersx_1_tower_3_s : 1
		towersx_1_tower_4_s : 1
		towersx_1_tower_5_s : 1
		towersx_1_tower_6_s : 1
		towersx_1_tower_7_s : 1
		towersx_1_tower_8_s : 1
		towersx_1_tower_9_s : 1
		towersx_1_tower_10 : 1
		towersx_1_tower_11 : 1
		towersx_1_tower_12 : 1
		towersx_1_tower_13 : 1
		towersx_1_tower_14 : 1
		towersx_1_tower_15 : 1
		towersx_1_tower_16 : 1
		call_ret : 2
		towersy_0_tower_0_s : 3
		towersy_0_tower_1_s : 3
		towersy_0_tower_2_s : 3
		towersy_0_tower_3_s : 3
		towersy_0_tower_4_s : 3
		towersy_0_tower_5_s : 3
		towersy_0_tower_6_s : 3
		towersy_0_tower_7_s : 3
		towersy_0_tower_8_s : 3
		towersy_0_tower_9_s : 3
		towersy_0_tower_10 : 3
		towersy_0_tower_11 : 3
		towersy_0_tower_12 : 3
		towersy_0_tower_13 : 3
		towersy_0_tower_14 : 3
		towersy_0_tower_15 : 3
		towersy_0_tower_16 : 3
		towersy_1_tower_0_s : 3
		towersy_1_tower_1_s : 3
		towersy_1_tower_2_s : 3
		towersy_1_tower_3_s : 3
		towersy_1_tower_4_s : 3
		towersy_1_tower_5_s : 3
		towersy_1_tower_6_s : 3
		towersy_1_tower_7_s : 3
		towersy_1_tower_8_s : 3
		towersy_1_tower_9_s : 3
		towersy_1_tower_10 : 3
		towersy_1_tower_11 : 3
		towersy_1_tower_12 : 3
		towersy_1_tower_13 : 3
		towersy_1_tower_14 : 3
		towersy_1_tower_15 : 3
		towersy_1_tower_16 : 3
		write_ln17 : 1
		tmp : 4
		tmp_data_V_4 : 5
		write_ln17 : 6
		tmp_1 : 4
		tmp_data_V_5 : 5
		write_ln17 : 6
		write_ln17 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   call   | call_ret_stitchInPhi_fu_250 |    0    |   5270  |
|----------|-----------------------------|---------|---------|
|          |      empty_read_fu_150      |    0    |    0    |
|   read   |     empty_9_read_fu_160     |    0    |    0    |
|          |     empty_10_read_fu_170    |    0    |    0    |
|          |     empty_11_read_fu_225    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_180      |    0    |    0    |
|   write  |       grp_write_fu_195      |    0    |    0    |
|          |       grp_write_fu_210      |    0    |    0    |
|          |       grp_write_fu_235      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_data_V_fu_288      |    0    |    0    |
|          |     tmp_data_V_1_fu_473     |    0    |    0    |
|          |  towersy_0_tower_0_s_fu_658 |    0    |    0    |
|          |  towersy_0_tower_1_s_fu_662 |    0    |    0    |
|          |  towersy_0_tower_2_s_fu_666 |    0    |    0    |
|          |  towersy_0_tower_3_s_fu_670 |    0    |    0    |
|          |  towersy_0_tower_4_s_fu_674 |    0    |    0    |
|          |  towersy_0_tower_5_s_fu_678 |    0    |    0    |
|          |  towersy_0_tower_6_s_fu_682 |    0    |    0    |
|          |  towersy_0_tower_7_s_fu_686 |    0    |    0    |
|          |  towersy_0_tower_8_s_fu_690 |    0    |    0    |
|          |  towersy_0_tower_9_s_fu_694 |    0    |    0    |
|          |  towersy_0_tower_10_fu_698  |    0    |    0    |
|          |  towersy_0_tower_11_fu_702  |    0    |    0    |
|          |  towersy_0_tower_12_fu_706  |    0    |    0    |
|          |  towersy_0_tower_13_fu_710  |    0    |    0    |
|          |  towersy_0_tower_14_fu_714  |    0    |    0    |
|          |  towersy_0_tower_15_fu_718  |    0    |    0    |
|extractvalue|  towersy_0_tower_16_fu_722  |    0    |    0    |
|          |  towersy_1_tower_0_s_fu_726 |    0    |    0    |
|          |  towersy_1_tower_1_s_fu_730 |    0    |    0    |
|          |  towersy_1_tower_2_s_fu_734 |    0    |    0    |
|          |  towersy_1_tower_3_s_fu_738 |    0    |    0    |
|          |  towersy_1_tower_4_s_fu_742 |    0    |    0    |
|          |  towersy_1_tower_5_s_fu_746 |    0    |    0    |
|          |  towersy_1_tower_6_s_fu_750 |    0    |    0    |
|          |  towersy_1_tower_7_s_fu_754 |    0    |    0    |
|          |  towersy_1_tower_8_s_fu_758 |    0    |    0    |
|          |  towersy_1_tower_9_s_fu_762 |    0    |    0    |
|          |  towersy_1_tower_10_fu_766  |    0    |    0    |
|          |  towersy_1_tower_11_fu_770  |    0    |    0    |
|          |  towersy_1_tower_12_fu_774  |    0    |    0    |
|          |  towersy_1_tower_13_fu_778  |    0    |    0    |
|          |  towersy_1_tower_14_fu_782  |    0    |    0    |
|          |  towersy_1_tower_15_fu_786  |    0    |    0    |
|          |  towersy_1_tower_16_fu_790  |    0    |    0    |
|          |     tmp_data_V_3_fu_794     |    0    |    0    |
|          |     tmp_data_V_7_fu_901     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |  towersx_0_tower_0_s_fu_292 |    0    |    0    |
|          |  towersx_1_tower_0_s_fu_477 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |  towersx_0_tower_1_s_fu_297 |    0    |    0    |
|          |  towersx_0_tower_2_s_fu_308 |    0    |    0    |
|          |  towersx_0_tower_3_s_fu_319 |    0    |    0    |
|          |  towersx_0_tower_4_s_fu_330 |    0    |    0    |
|          |  towersx_0_tower_5_s_fu_341 |    0    |    0    |
|          |  towersx_0_tower_6_s_fu_352 |    0    |    0    |
|          |  towersx_0_tower_7_s_fu_363 |    0    |    0    |
|          |  towersx_0_tower_8_s_fu_374 |    0    |    0    |
|          |  towersx_0_tower_9_s_fu_385 |    0    |    0    |
|          |  towersx_0_tower_10_fu_396  |    0    |    0    |
|          |  towersx_0_tower_11_fu_407  |    0    |    0    |
|          |  towersx_0_tower_12_fu_418  |    0    |    0    |
|          |  towersx_0_tower_13_fu_429  |    0    |    0    |
|          |  towersx_0_tower_14_fu_440  |    0    |    0    |
|          |  towersx_0_tower_15_fu_451  |    0    |    0    |
|partselect|  towersx_0_tower_16_fu_462  |    0    |    0    |
|          |  towersx_1_tower_1_s_fu_482 |    0    |    0    |
|          |  towersx_1_tower_2_s_fu_493 |    0    |    0    |
|          |  towersx_1_tower_3_s_fu_504 |    0    |    0    |
|          |  towersx_1_tower_4_s_fu_515 |    0    |    0    |
|          |  towersx_1_tower_5_s_fu_526 |    0    |    0    |
|          |  towersx_1_tower_6_s_fu_537 |    0    |    0    |
|          |  towersx_1_tower_7_s_fu_548 |    0    |    0    |
|          |  towersx_1_tower_8_s_fu_559 |    0    |    0    |
|          |  towersx_1_tower_9_s_fu_570 |    0    |    0    |
|          |  towersx_1_tower_10_fu_581  |    0    |    0    |
|          |  towersx_1_tower_11_fu_592  |    0    |    0    |
|          |  towersx_1_tower_12_fu_603  |    0    |    0    |
|          |  towersx_1_tower_13_fu_614  |    0    |    0    |
|          |  towersx_1_tower_14_fu_625  |    0    |    0    |
|          |  towersx_1_tower_15_fu_636  |    0    |    0    |
|          |  towersx_1_tower_16_fu_647  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_799         |    0    |    0    |
|          |         tmp_1_fu_850        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |     tmp_data_V_4_fu_837     |    0    |    0    |
|          |     tmp_data_V_5_fu_888     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   5270  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|tmp_data_V_3_reg_906|   576  |
|tmp_data_V_4_reg_911|   576  |
|tmp_data_V_5_reg_916|   576  |
|tmp_data_V_7_reg_921|   576  |
+--------------------+--------+
|        Total       |  2304  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_180 |  p4  |   2  |  576 |  1152  ||    9    |
| grp_write_fu_195 |  p4  |   2  |  576 |  1152  ||    9    |
| grp_write_fu_210 |  p4  |   2  |  576 |  1152  ||    9    |
| grp_write_fu_235 |  p4  |   2  |  576 |  1152  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  4608  ||  2.944  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  5270  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |  2304  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  2304  |  5306  |
+-----------+--------+--------+--------+
