
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006200  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080062bc  080062bc  000072bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006388  08006388  00008070  2**0
                  CONTENTS
  4 .ARM          00000000  08006388  08006388  00008070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006388  08006388  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006388  08006388  00007388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800638c  0800638c  0000738c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006390  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000070  08006400  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08006400  0000829c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012cfa  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bd0  00000000  00000000  0001ad92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001230  00000000  00000000  0001d968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e2b  00000000  00000000  0001eb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018116  00000000  00000000  0001f9c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165b4  00000000  00000000  00037ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098455  00000000  00000000  0004e08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e64e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041d0  00000000  00000000  000e6528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000ea6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080062a4 	.word	0x080062a4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	080062a4 	.word	0x080062a4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b089      	sub	sp, #36	@ 0x24
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231f      	movs	r3, #31
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	2108      	movs	r1, #8
 800024a:	185b      	adds	r3, r3, r1
 800024c:	19db      	adds	r3, r3, r7
 800024e:	881b      	ldrh	r3, [r3, #0]
 8000250:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	6818      	ldr	r0, [r3, #0]
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	899b      	ldrh	r3, [r3, #12]
 800025c:	2201      	movs	r2, #1
 800025e:	0019      	movs	r1, r3
 8000260:	f002 fb31 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	6818      	ldr	r0, [r3, #0]
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	899b      	ldrh	r3, [r3, #12]
 800026e:	2200      	movs	r2, #0
 8000270:	0019      	movs	r1, r3
 8000272:	f002 fb28 	bl	80028c6 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	685b      	ldr	r3, [r3, #4]
 800027a:	0018      	movs	r0, r3
 800027c:	f005 f812 	bl	80052a4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	0018      	movs	r0, r3
 8000286:	f004 ffc1 	bl	800520c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000292:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029e:	69bb      	ldr	r3, [r7, #24]
 80002a0:	1ad2      	subs	r2, r2, r3
 80002a2:	2380      	movs	r3, #128	@ 0x80
 80002a4:	021b      	lsls	r3, r3, #8
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d3f5      	bcc.n	8000296 <capTouch_Init+0x7a>

	// Verify device ID
	uint8_t deviceIDRet = 0x00;
 80002aa:	2517      	movs	r5, #23
 80002ac:	197b      	adds	r3, r7, r5
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b2:	261f      	movs	r6, #31
 80002b4:	19bc      	adds	r4, r7, r6
 80002b6:	197a      	adds	r2, r7, r5
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	0011      	movs	r1, r2
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 f855 	bl	800036c <capTouch_ReadDeviceID>
 80002c2:	0003      	movs	r3, r0
 80002c4:	7023      	strb	r3, [r4, #0]

	if(deviceIDRet != DEVICE_ID || halRet != HAL_OK) {
 80002c6:	197b      	adds	r3, r7, r5
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80002cc:	d103      	bne.n	80002d6 <capTouch_Init+0xba>
 80002ce:	19bb      	adds	r3, r7, r6
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <capTouch_Init+0xbe>
		return 1;
 80002d6:	2301      	movs	r3, #1
 80002d8:	e043      	b.n	8000362 <capTouch_Init+0x146>
	}

	capTouch->deviceID = deviceIDRet;
 80002da:	2317      	movs	r3, #23
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	781a      	ldrb	r2, [r3, #0]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	739a      	strb	r2, [r3, #14]

	// Force Device Recalibration
	halRet = capTouch_Recalibrate(capTouch);
 80002e4:	251f      	movs	r5, #31
 80002e6:	197c      	adds	r4, r7, r5
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 f880 	bl	80003f0 <capTouch_Recalibrate>
 80002f0:	0003      	movs	r3, r0
 80002f2:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002f4:	197b      	adds	r3, r7, r5
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <capTouch_Init+0xe4>
		return 2;
 80002fc:	2302      	movs	r3, #2
 80002fe:	e030      	b.n	8000362 <capTouch_Init+0x146>
	}

	// Wait until calibration sequence completes
	while(capTouch_checkCal(capTouch)) {}
 8000300:	46c0      	nop			@ (mov r8, r8)
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	0018      	movs	r0, r3
 8000306:	f000 f895 	bl	8000434 <capTouch_checkCal>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d1f9      	bne.n	8000302 <capTouch_Init+0xe6>

	// Get initial reading of channels
	halRet = capTouch_readChannels(capTouch);
 800030e:	251f      	movs	r5, #31
 8000310:	197c      	adds	r4, r7, r5
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	0018      	movs	r0, r3
 8000316:	f000 f8d1 	bl	80004bc <capTouch_readChannels>
 800031a:	0003      	movs	r3, r0
 800031c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 800031e:	197b      	adds	r3, r7, r5
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <capTouch_Init+0x10e>
		return 3;
 8000326:	2303      	movs	r3, #3
 8000328:	e01b      	b.n	8000362 <capTouch_Init+0x146>
	}

	halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 800032a:	251f      	movs	r5, #31
 800032c:	197c      	adds	r4, r7, r5
 800032e:	2334      	movs	r3, #52	@ 0x34
 8000330:	2208      	movs	r2, #8
 8000332:	189b      	adds	r3, r3, r2
 8000334:	19db      	adds	r3, r3, r7
 8000336:	781a      	ldrb	r2, [r3, #0]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f000 f901 	bl	8000544 <capTouch_enableKeys>
 8000342:	0003      	movs	r3, r0
 8000344:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000346:	197b      	adds	r3, r7, r5
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <capTouch_Init+0x136>
		return 4;
 800034e:	2304      	movs	r3, #4
 8000350:	e007      	b.n	8000362 <capTouch_Init+0x146>
	}
	capTouch->keys = keyEnFlags;
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	2234      	movs	r2, #52	@ 0x34
 8000356:	2108      	movs	r1, #8
 8000358:	1852      	adds	r2, r2, r1
 800035a:	19d2      	adds	r2, r2, r7
 800035c:	7812      	ldrb	r2, [r2, #0]
 800035e:	73da      	strb	r2, [r3, #15]

	return 0;
 8000360:	2300      	movs	r3, #0

}
 8000362:	0018      	movs	r0, r3
 8000364:	46bd      	mov	sp, r7
 8000366:	b009      	add	sp, #36	@ 0x24
 8000368:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800036c <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 800036c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800036e:	b087      	sub	sp, #28
 8000370:	af02      	add	r7, sp, #8
 8000372:	6078      	str	r0, [r7, #4]
 8000374:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 8000376:	230e      	movs	r3, #14
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800037e:	250f      	movs	r5, #15
 8000380:	197b      	adds	r3, r7, r5
 8000382:	2200      	movs	r2, #0
 8000384:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 8000386:	210c      	movs	r1, #12
 8000388:	187b      	adds	r3, r7, r1
 800038a:	4a18      	ldr	r2, [pc, #96]	@ (80003ec <capTouch_ReadDeviceID+0x80>)
 800038c:	7812      	ldrb	r2, [r2, #0]
 800038e:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	6818      	ldr	r0, [r3, #0]
 8000394:	197c      	adds	r4, r7, r5
 8000396:	187a      	adds	r2, r7, r1
 8000398:	2301      	movs	r3, #1
 800039a:	425b      	negs	r3, r3
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	2301      	movs	r3, #1
 80003a0:	2136      	movs	r1, #54	@ 0x36
 80003a2:	f002 fba3 	bl	8002aec <HAL_I2C_Master_Transmit>
 80003a6:	0003      	movs	r3, r0
 80003a8:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80003aa:	197b      	adds	r3, r7, r5
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d002      	beq.n	80003b8 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 80003b2:	197b      	adds	r3, r7, r5
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	e014      	b.n	80003e2 <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6818      	ldr	r0, [r3, #0]
 80003bc:	250f      	movs	r5, #15
 80003be:	197c      	adds	r4, r7, r5
 80003c0:	260e      	movs	r6, #14
 80003c2:	19ba      	adds	r2, r7, r6
 80003c4:	2301      	movs	r3, #1
 80003c6:	425b      	negs	r3, r3
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	2301      	movs	r3, #1
 80003cc:	2136      	movs	r1, #54	@ 0x36
 80003ce:	f002 fcb7 	bl	8002d40 <HAL_I2C_Master_Receive>
 80003d2:	0003      	movs	r3, r0
 80003d4:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 80003d6:	19bb      	adds	r3, r7, r6
 80003d8:	781a      	ldrb	r2, [r3, #0]
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	701a      	strb	r2, [r3, #0]

	return halRet;
 80003de:	197b      	adds	r3, r7, r5
 80003e0:	781b      	ldrb	r3, [r3, #0]

}
 80003e2:	0018      	movs	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b005      	add	sp, #20
 80003e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	080062bc 	.word	0x080062bc

080003f0 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80003f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f2:	b087      	sub	sp, #28
 80003f4:	af02      	add	r7, sp, #8
 80003f6:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80003f8:	210f      	movs	r1, #15
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 8000400:	260c      	movs	r6, #12
 8000402:	19bb      	adds	r3, r7, r6
 8000404:	22c8      	movs	r2, #200	@ 0xc8
 8000406:	4252      	negs	r2, r2
 8000408:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6818      	ldr	r0, [r3, #0]
 800040e:	000d      	movs	r5, r1
 8000410:	187c      	adds	r4, r7, r1
 8000412:	19ba      	adds	r2, r7, r6
 8000414:	2301      	movs	r3, #1
 8000416:	425b      	negs	r3, r3
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	2302      	movs	r3, #2
 800041c:	2136      	movs	r1, #54	@ 0x36
 800041e:	f002 fb65 	bl	8002aec <HAL_I2C_Master_Transmit>
 8000422:	0003      	movs	r3, r0
 8000424:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 8000426:	197b      	adds	r3, r7, r5
 8000428:	781b      	ldrb	r3, [r3, #0]

}
 800042a:	0018      	movs	r0, r3
 800042c:	46bd      	mov	sp, r7
 800042e:	b005      	add	sp, #20
 8000430:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000434 <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	b087      	sub	sp, #28
 8000438:	af02      	add	r7, sp, #8
 800043a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800043c:	210f      	movs	r1, #15
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 8000444:	230d      	movs	r3, #13
 8000446:	18fb      	adds	r3, r7, r3
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 800044c:	260c      	movs	r6, #12
 800044e:	19bb      	adds	r3, r7, r6
 8000450:	4a19      	ldr	r2, [pc, #100]	@ (80004b8 <capTouch_checkCal+0x84>)
 8000452:	7812      	ldrb	r2, [r2, #0]
 8000454:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6818      	ldr	r0, [r3, #0]
 800045a:	000d      	movs	r5, r1
 800045c:	187c      	adds	r4, r7, r1
 800045e:	19ba      	adds	r2, r7, r6
 8000460:	2301      	movs	r3, #1
 8000462:	425b      	negs	r3, r3
 8000464:	9300      	str	r3, [sp, #0]
 8000466:	2301      	movs	r3, #1
 8000468:	2136      	movs	r1, #54	@ 0x36
 800046a:	f002 fb3f 	bl	8002aec <HAL_I2C_Master_Transmit>
 800046e:	0003      	movs	r3, r0
 8000470:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000472:	197b      	adds	r3, r7, r5
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <capTouch_checkCal+0x4c>
		return halRet;
 800047a:	197b      	adds	r3, r7, r5
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	e016      	b.n	80004ae <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6818      	ldr	r0, [r3, #0]
 8000484:	230f      	movs	r3, #15
 8000486:	18fc      	adds	r4, r7, r3
 8000488:	250d      	movs	r5, #13
 800048a:	197a      	adds	r2, r7, r5
 800048c:	2301      	movs	r3, #1
 800048e:	425b      	negs	r3, r3
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	2301      	movs	r3, #1
 8000494:	2136      	movs	r1, #54	@ 0x36
 8000496:	f002 fc53 	bl	8002d40 <HAL_I2C_Master_Receive>
 800049a:	0003      	movs	r3, r0
 800049c:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 800049e:	197b      	adds	r3, r7, r5
 80004a0:	781a      	ldrb	r2, [r3, #0]
 80004a2:	210e      	movs	r1, #14
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	09d2      	lsrs	r2, r2, #7
 80004a8:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	781b      	ldrb	r3, [r3, #0]

}
 80004ae:	0018      	movs	r0, r3
 80004b0:	46bd      	mov	sp, r7
 80004b2:	b005      	add	sp, #20
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	080062c0 	.word	0x080062c0

080004bc <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	b087      	sub	sp, #28
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004c4:	210f      	movs	r1, #15
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 80004cc:	230e      	movs	r3, #14
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	2200      	movs	r2, #0
 80004d2:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 80004d4:	260c      	movs	r6, #12
 80004d6:	19bb      	adds	r3, r7, r6
 80004d8:	4a19      	ldr	r2, [pc, #100]	@ (8000540 <capTouch_readChannels+0x84>)
 80004da:	7812      	ldrb	r2, [r2, #0]
 80004dc:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	000d      	movs	r5, r1
 80004e4:	187c      	adds	r4, r7, r1
 80004e6:	19ba      	adds	r2, r7, r6
 80004e8:	2301      	movs	r3, #1
 80004ea:	425b      	negs	r3, r3
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	2136      	movs	r1, #54	@ 0x36
 80004f2:	f002 fafb 	bl	8002aec <HAL_I2C_Master_Transmit>
 80004f6:	0003      	movs	r3, r0
 80004f8:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80004fa:	197b      	adds	r3, r7, r5
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d002      	beq.n	8000508 <capTouch_readChannels+0x4c>
		return halRet;
 8000502:	197b      	adds	r3, r7, r5
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	e017      	b.n	8000538 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	250f      	movs	r5, #15
 800050e:	197c      	adds	r4, r7, r5
 8000510:	260e      	movs	r6, #14
 8000512:	19ba      	adds	r2, r7, r6
 8000514:	2301      	movs	r3, #1
 8000516:	425b      	negs	r3, r3
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2301      	movs	r3, #1
 800051c:	2136      	movs	r1, #54	@ 0x36
 800051e:	f002 fc0f 	bl	8002d40 <HAL_I2C_Master_Receive>
 8000522:	0003      	movs	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 8000526:	19bb      	adds	r3, r7, r6
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	227f      	movs	r2, #127	@ 0x7f
 800052c:	4013      	ands	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	741a      	strb	r2, [r3, #16]

	return halRet;
 8000534:	197b      	adds	r3, r7, r5
 8000536:	781b      	ldrb	r3, [r3, #0]

}
 8000538:	0018      	movs	r0, r3
 800053a:	46bd      	mov	sp, r7
 800053c:	b005      	add	sp, #20
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	080062c4 	.word	0x080062c4

08000544 <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	b08b      	sub	sp, #44	@ 0x2c
 8000548:	af02      	add	r7, sp, #8
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	000a      	movs	r2, r1
 800054e:	1cfb      	adds	r3, r7, #3
 8000550:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000552:	241e      	movs	r4, #30
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800055a:	2314      	movs	r3, #20
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	4a39      	ldr	r2, [pc, #228]	@ (8000644 <capTouch_enableKeys+0x100>)
 8000560:	6811      	ldr	r1, [r2, #0]
 8000562:	6019      	str	r1, [r3, #0]
 8000564:	8891      	ldrh	r1, [r2, #4]
 8000566:	8099      	strh	r1, [r3, #4]
 8000568:	7992      	ldrb	r2, [r2, #6]
 800056a:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 800056c:	260c      	movs	r6, #12
 800056e:	19bb      	adds	r3, r7, r6
 8000570:	4a35      	ldr	r2, [pc, #212]	@ (8000648 <capTouch_enableKeys+0x104>)
 8000572:	6811      	ldr	r1, [r2, #0]
 8000574:	6019      	str	r1, [r3, #0]
 8000576:	8891      	ldrh	r1, [r2, #4]
 8000578:	8099      	strh	r1, [r3, #4]
 800057a:	7992      	ldrb	r2, [r2, #6]
 800057c:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6818      	ldr	r0, [r3, #0]
 8000582:	0025      	movs	r5, r4
 8000584:	193c      	adds	r4, r7, r4
 8000586:	19ba      	adds	r2, r7, r6
 8000588:	2301      	movs	r3, #1
 800058a:	425b      	negs	r3, r3
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2301      	movs	r3, #1
 8000590:	2136      	movs	r1, #54	@ 0x36
 8000592:	f002 faab 	bl	8002aec <HAL_I2C_Master_Transmit>
 8000596:	0003      	movs	r3, r0
 8000598:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800059a:	197b      	adds	r3, r7, r5
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d002      	beq.n	80005a8 <capTouch_enableKeys+0x64>
		return halRet;
 80005a2:	197b      	adds	r3, r7, r5
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	e049      	b.n	800063c <capTouch_enableKeys+0xf8>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	251e      	movs	r5, #30
 80005ae:	197c      	adds	r4, r7, r5
 80005b0:	2314      	movs	r3, #20
 80005b2:	18fa      	adds	r2, r7, r3
 80005b4:	2301      	movs	r3, #1
 80005b6:	425b      	negs	r3, r3
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2307      	movs	r3, #7
 80005bc:	2136      	movs	r1, #54	@ 0x36
 80005be:	f002 fbbf 	bl	8002d40 <HAL_I2C_Master_Receive>
 80005c2:	0003      	movs	r3, r0
 80005c4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80005c6:	197b      	adds	r3, r7, r5
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d002      	beq.n	80005d4 <capTouch_enableKeys+0x90>
		return halRet;
 80005ce:	197b      	adds	r3, r7, r5
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	e033      	b.n	800063c <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80005d4:	231f      	movs	r3, #31
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	2200      	movs	r2, #0
 80005da:	701a      	strb	r2, [r3, #0]
 80005dc:	e01c      	b.n	8000618 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 80005de:	201f      	movs	r0, #31
 80005e0:	183b      	adds	r3, r7, r0
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2414      	movs	r4, #20
 80005e6:	193a      	adds	r2, r7, r4
 80005e8:	5cd3      	ldrb	r3, [r2, r3]
 80005ea:	089b      	lsrs	r3, r3, #2
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	1cfb      	adds	r3, r7, #3
 80005f0:	7819      	ldrb	r1, [r3, #0]
 80005f2:	183b      	adds	r3, r7, r0
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	4119      	asrs	r1, r3
 80005f8:	000b      	movs	r3, r1
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	2101      	movs	r1, #1
 80005fe:	400b      	ands	r3, r1
 8000600:	b2d9      	uxtb	r1, r3
 8000602:	183b      	adds	r3, r7, r0
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	434a      	muls	r2, r1
 8000608:	b2d1      	uxtb	r1, r2
 800060a:	193a      	adds	r2, r7, r4
 800060c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 800060e:	183b      	adds	r3, r7, r0
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	183b      	adds	r3, r7, r0
 8000614:	3201      	adds	r2, #1
 8000616:	701a      	strb	r2, [r3, #0]
 8000618:	231f      	movs	r3, #31
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b06      	cmp	r3, #6
 8000620:	d9dd      	bls.n	80005de <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 8000622:	251e      	movs	r5, #30
 8000624:	197c      	adds	r4, r7, r5
 8000626:	2314      	movs	r3, #20
 8000628:	18fa      	adds	r2, r7, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f000 f80c 	bl	800064c <capTouch_SetAveragingFactor>
 8000634:	0003      	movs	r3, r0
 8000636:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000638:	197b      	adds	r3, r7, r5
 800063a:	781b      	ldrb	r3, [r3, #0]

}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b009      	add	sp, #36	@ 0x24
 8000642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000644:	080062c8 	.word	0x080062c8
 8000648:	080062d0 	.word	0x080062d0

0800064c <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 800064c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800064e:	b08b      	sub	sp, #44	@ 0x2c
 8000650:	af02      	add	r7, sp, #8
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000656:	241e      	movs	r4, #30
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800065e:	2314      	movs	r3, #20
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	4a5d      	ldr	r2, [pc, #372]	@ (80007d8 <capTouch_SetAveragingFactor+0x18c>)
 8000664:	6811      	ldr	r1, [r2, #0]
 8000666:	6019      	str	r1, [r3, #0]
 8000668:	8891      	ldrh	r1, [r2, #4]
 800066a:	8099      	strh	r1, [r3, #4]
 800066c:	7992      	ldrb	r2, [r2, #6]
 800066e:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000670:	260c      	movs	r6, #12
 8000672:	19bb      	adds	r3, r7, r6
 8000674:	4a59      	ldr	r2, [pc, #356]	@ (80007dc <capTouch_SetAveragingFactor+0x190>)
 8000676:	6811      	ldr	r1, [r2, #0]
 8000678:	6019      	str	r1, [r3, #0]
 800067a:	8891      	ldrh	r1, [r2, #4]
 800067c:	8099      	strh	r1, [r3, #4]
 800067e:	7992      	ldrb	r2, [r2, #6]
 8000680:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6818      	ldr	r0, [r3, #0]
 8000686:	0025      	movs	r5, r4
 8000688:	193c      	adds	r4, r7, r4
 800068a:	19ba      	adds	r2, r7, r6
 800068c:	2301      	movs	r3, #1
 800068e:	425b      	negs	r3, r3
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	2136      	movs	r1, #54	@ 0x36
 8000696:	f002 fa29 	bl	8002aec <HAL_I2C_Master_Transmit>
 800069a:	0003      	movs	r3, r0
 800069c:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800069e:	197b      	adds	r3, r7, r5
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d002      	beq.n	80006ac <capTouch_SetAveragingFactor+0x60>
		return halRet;
 80006a6:	197b      	adds	r3, r7, r5
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	e090      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6818      	ldr	r0, [r3, #0]
 80006b0:	251e      	movs	r5, #30
 80006b2:	197c      	adds	r4, r7, r5
 80006b4:	2314      	movs	r3, #20
 80006b6:	18fa      	adds	r2, r7, r3
 80006b8:	2301      	movs	r3, #1
 80006ba:	425b      	negs	r3, r3
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2307      	movs	r3, #7
 80006c0:	2136      	movs	r1, #54	@ 0x36
 80006c2:	f002 fb3d 	bl	8002d40 <HAL_I2C_Master_Receive>
 80006c6:	0003      	movs	r3, r0
 80006c8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80006ca:	197b      	adds	r3, r7, r5
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d002      	beq.n	80006d8 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 80006d2:	197b      	adds	r3, r7, r5
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	e07a      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 80006d8:	2308      	movs	r3, #8
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 80006e0:	231d      	movs	r3, #29
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80006e8:	231f      	movs	r3, #31
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	e041      	b.n	8000776 <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80006f2:	241f      	movs	r4, #31
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2214      	movs	r2, #20
 80006fa:	18ba      	adds	r2, r7, r2
 80006fc:	5cd2      	ldrb	r2, [r2, r3]
 80006fe:	201d      	movs	r0, #29
 8000700:	183b      	adds	r3, r7, r0
 8000702:	2103      	movs	r1, #3
 8000704:	400a      	ands	r2, r1
 8000706:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 8000708:	193b      	adds	r3, r7, r4
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	781a      	ldrb	r2, [r3, #0]
 8000712:	251c      	movs	r5, #28
 8000714:	197b      	adds	r3, r7, r5
 8000716:	0092      	lsls	r2, r2, #2
 8000718:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 800071a:	183b      	adds	r3, r7, r0
 800071c:	1839      	adds	r1, r7, r0
 800071e:	197a      	adds	r2, r7, r5
 8000720:	7809      	ldrb	r1, [r1, #0]
 8000722:	7812      	ldrb	r2, [r2, #0]
 8000724:	430a      	orrs	r2, r1
 8000726:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 8000728:	193b      	adds	r3, r7, r4
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	220c      	movs	r2, #12
 800072e:	18ba      	adds	r2, r7, r2
 8000730:	5cd2      	ldrb	r2, [r2, r3]
 8000732:	2108      	movs	r1, #8
 8000734:	187b      	adds	r3, r7, r1
 8000736:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	183a      	adds	r2, r7, r0
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6818      	ldr	r0, [r3, #0]
 8000744:	251e      	movs	r5, #30
 8000746:	197c      	adds	r4, r7, r5
 8000748:	187a      	adds	r2, r7, r1
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	2302      	movs	r3, #2
 8000752:	2136      	movs	r1, #54	@ 0x36
 8000754:	f002 f9ca 	bl	8002aec <HAL_I2C_Master_Transmit>
 8000758:	0003      	movs	r3, r0
 800075a:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 800075c:	197b      	adds	r3, r7, r5
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d002      	beq.n	800076a <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 8000764:	197b      	adds	r3, r7, r5
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	e031      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 800076a:	211f      	movs	r1, #31
 800076c:	187b      	adds	r3, r7, r1
 800076e:	781a      	ldrb	r2, [r3, #0]
 8000770:	187b      	adds	r3, r7, r1
 8000772:	3201      	adds	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	231f      	movs	r3, #31
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b06      	cmp	r3, #6
 800077e:	d9b8      	bls.n	80006f2 <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	251e      	movs	r5, #30
 8000786:	197c      	adds	r4, r7, r5
 8000788:	230c      	movs	r3, #12
 800078a:	18fa      	adds	r2, r7, r3
 800078c:	2301      	movs	r3, #1
 800078e:	425b      	negs	r3, r3
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2301      	movs	r3, #1
 8000794:	2136      	movs	r1, #54	@ 0x36
 8000796:	f002 f9a9 	bl	8002aec <HAL_I2C_Master_Transmit>
 800079a:	0003      	movs	r3, r0
 800079c:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800079e:	197b      	adds	r3, r7, r5
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <capTouch_SetAveragingFactor+0x160>
		return halRet;
 80007a6:	197b      	adds	r3, r7, r5
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	e010      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6818      	ldr	r0, [r3, #0]
 80007b0:	251e      	movs	r5, #30
 80007b2:	197c      	adds	r4, r7, r5
 80007b4:	2314      	movs	r3, #20
 80007b6:	18fa      	adds	r2, r7, r3
 80007b8:	2301      	movs	r3, #1
 80007ba:	425b      	negs	r3, r3
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2307      	movs	r3, #7
 80007c0:	2136      	movs	r1, #54	@ 0x36
 80007c2:	f002 fabd 	bl	8002d40 <HAL_I2C_Master_Receive>
 80007c6:	0003      	movs	r3, r0
 80007c8:	7023      	strb	r3, [r4, #0]

	return halRet;
 80007ca:	197b      	adds	r3, r7, r5
 80007cc:	781b      	ldrb	r3, [r3, #0]

}
 80007ce:	0018      	movs	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b009      	add	sp, #36	@ 0x24
 80007d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	080062c8 	.word	0x080062c8
 80007dc:	080062d0 	.word	0x080062d0

080007e0 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	b08b      	sub	sp, #44	@ 0x2c
 80007e4:	af02      	add	r7, sp, #8
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80007ea:	231e      	movs	r3, #30
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80007f2:	2314      	movs	r3, #20
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	4a31      	ldr	r2, [pc, #196]	@ (80008bc <capTouch_SetDetectionIntegrator+0xdc>)
 80007f8:	6811      	ldr	r1, [r2, #0]
 80007fa:	6019      	str	r1, [r3, #0]
 80007fc:	8891      	ldrh	r1, [r2, #4]
 80007fe:	8099      	strh	r1, [r3, #4]
 8000800:	7992      	ldrb	r2, [r2, #6]
 8000802:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 8000804:	2310      	movs	r3, #16
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	2200      	movs	r2, #0
 800080a:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800080c:	231f      	movs	r3, #31
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	2200      	movs	r2, #0
 8000812:	701a      	strb	r2, [r3, #0]
 8000814:	e022      	b.n	800085c <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 8000816:	251f      	movs	r5, #31
 8000818:	197b      	adds	r3, r7, r5
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2214      	movs	r2, #20
 800081e:	18ba      	adds	r2, r7, r2
 8000820:	5cd2      	ldrb	r2, [r2, r3]
 8000822:	2110      	movs	r1, #16
 8000824:	187b      	adds	r3, r7, r1
 8000826:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 8000828:	197b      	adds	r3, r7, r5
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	18d3      	adds	r3, r2, r3
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	187b      	adds	r3, r7, r1
 8000834:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6818      	ldr	r0, [r3, #0]
 800083a:	231e      	movs	r3, #30
 800083c:	18fc      	adds	r4, r7, r3
 800083e:	187a      	adds	r2, r7, r1
 8000840:	2301      	movs	r3, #1
 8000842:	425b      	negs	r3, r3
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	2302      	movs	r3, #2
 8000848:	2136      	movs	r1, #54	@ 0x36
 800084a:	f002 f94f 	bl	8002aec <HAL_I2C_Master_Transmit>
 800084e:	0003      	movs	r3, r0
 8000850:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 8000852:	197b      	adds	r3, r7, r5
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	197b      	adds	r3, r7, r5
 8000858:	3201      	adds	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	231f      	movs	r3, #31
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b06      	cmp	r3, #6
 8000864:	d9d7      	bls.n	8000816 <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000866:	2608      	movs	r6, #8
 8000868:	19bb      	adds	r3, r7, r6
 800086a:	4a15      	ldr	r2, [pc, #84]	@ (80008c0 <capTouch_SetDetectionIntegrator+0xe0>)
 800086c:	6811      	ldr	r1, [r2, #0]
 800086e:	6019      	str	r1, [r3, #0]
 8000870:	8891      	ldrh	r1, [r2, #4]
 8000872:	8099      	strh	r1, [r3, #4]
 8000874:	7992      	ldrb	r2, [r2, #6]
 8000876:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	251e      	movs	r5, #30
 800087e:	197c      	adds	r4, r7, r5
 8000880:	2314      	movs	r3, #20
 8000882:	18fa      	adds	r2, r7, r3
 8000884:	2301      	movs	r3, #1
 8000886:	425b      	negs	r3, r3
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2301      	movs	r3, #1
 800088c:	2136      	movs	r1, #54	@ 0x36
 800088e:	f002 f92d 	bl	8002aec <HAL_I2C_Master_Transmit>
 8000892:	0003      	movs	r3, r0
 8000894:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	197c      	adds	r4, r7, r5
 800089c:	19ba      	adds	r2, r7, r6
 800089e:	2301      	movs	r3, #1
 80008a0:	425b      	negs	r3, r3
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2307      	movs	r3, #7
 80008a6:	2136      	movs	r1, #54	@ 0x36
 80008a8:	f002 fa4a 	bl	8002d40 <HAL_I2C_Master_Receive>
 80008ac:	0003      	movs	r3, r0
 80008ae:	7023      	strb	r3, [r4, #0]

	return halRet;
 80008b0:	197b      	adds	r3, r7, r5
 80008b2:	781b      	ldrb	r3, [r3, #0]

}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b009      	add	sp, #36	@ 0x24
 80008ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008bc:	080062d8 	.word	0x080062d8
 80008c0:	080062c8 	.word	0x080062c8

080008c4 <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


void initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b099      	sub	sp, #100	@ 0x64
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 80008d0:	2438      	movs	r4, #56	@ 0x38
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	2328      	movs	r3, #40	@ 0x28
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f005 fcac 	bl	8006238 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	0021      	movs	r1, r4
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	785b      	ldrb	r3, [r3, #1]
 80008ee:	3301      	adds	r3, #1
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	789a      	ldrb	r2, [r3, #2]
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	685a      	ldr	r2, [r3, #4]
 8000902:	187b      	adds	r3, r7, r1
 8000904:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	78da      	ldrb	r2, [r3, #3]
 800090a:	187b      	adds	r3, r7, r1
 800090c:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	78da      	ldrb	r2, [r3, #3]
 8000912:	187b      	adds	r3, r7, r1
 8000914:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000916:	0008      	movs	r0, r1
 8000918:	183b      	adds	r3, r7, r0
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800091e:	183b      	adds	r3, r7, r0
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000924:	183b      	adds	r3, r7, r0
 8000926:	4a11      	ldr	r2, [pc, #68]	@ (800096c <initRTCInternalAlarm+0xa8>)
 8000928:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800092a:	183b      	adds	r3, r7, r0
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000930:	183b      	adds	r3, r7, r0
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 8000936:	183b      	adds	r3, r7, r0
 8000938:	2220      	movs	r2, #32
 800093a:	2101      	movs	r1, #1
 800093c:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 800093e:	0001      	movs	r1, r0
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2280      	movs	r2, #128	@ 0x80
 8000944:	0052      	lsls	r2, r2, #1
 8000946:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8000948:	1879      	adds	r1, r7, r1
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2200      	movs	r2, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f003 ffe4 	bl	800491c <HAL_RTC_SetAlarm_IT>

	RTC_AlarmTypeDef internalAlarm_initTest;
	HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8000954:	2380      	movs	r3, #128	@ 0x80
 8000956:	005a      	lsls	r2, r3, #1
 8000958:	2310      	movs	r3, #16
 800095a:	18f9      	adds	r1, r7, r3
 800095c:	68f8      	ldr	r0, [r7, #12]
 800095e:	2300      	movs	r3, #0
 8000960:	f004 f91c 	bl	8004b9c <HAL_RTC_GetAlarm>


}
 8000964:	46c0      	nop			@ (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b019      	add	sp, #100	@ 0x64
 800096a:	bd90      	pop	{r4, r7, pc}
 800096c:	80800080 	.word	0x80800080

08000970 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 800097c:	68b9      	ldr	r1, [r7, #8]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2200      	movs	r2, #0
 8000982:	0018      	movs	r0, r3
 8000984:	f003 fe8e 	bl	80046a4 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000988:	6879      	ldr	r1, [r7, #4]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	2200      	movs	r2, #0
 800098e:	0018      	movs	r0, r3
 8000990:	f003 ff76 	bl	8004880 <HAL_RTC_GetDate>

}
 8000994:	46c0      	nop			@ (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b004      	add	sp, #16
 800099a:	bd80      	pop	{r7, pc}

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	b08d      	sub	sp, #52	@ 0x34
 80009a0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a2:	f001 fcab 	bl	80022fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a6:	f000 f925 	bl	8000bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f000 fb39 	bl	8001020 <MX_GPIO_Init>
  MX_RTC_Init();
 80009ae:	f000 f9d5 	bl	8000d5c <MX_RTC_Init>
  MX_I2C1_Init();
 80009b2:	f000 f993 	bl	8000cdc <MX_I2C1_Init>
  MX_TIM14_Init();
 80009b6:	f000 fac5 	bl	8000f44 <MX_TIM14_Init>
  MX_TIM2_Init();
 80009ba:	f000 fa63 	bl	8000e84 <MX_TIM2_Init>
  MX_TIM16_Init();
 80009be:	f000 fae7 	bl	8000f90 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  // Set Smooth Calibration Value

  HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 80009c2:	4b78      	ldr	r3, [pc, #480]	@ (8000ba4 <main+0x208>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2280      	movs	r2, #128	@ 0x80
 80009c8:	01d1      	lsls	r1, r2, #7
 80009ca:	4877      	ldr	r0, [pc, #476]	@ (8000ba8 <main+0x20c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	f004 fada 	bl	8004f86 <HAL_RTCEx_SetSmoothCalib>
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);

  uint8_t initRet = 0;
 80009d2:	2317      	movs	r3, #23
 80009d4:	18fb      	adds	r3, r7, r3
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]

  // Init the internal RTC alarm time to track the current time
  initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 80009da:	4a74      	ldr	r2, [pc, #464]	@ (8000bac <main+0x210>)
 80009dc:	4974      	ldr	r1, [pc, #464]	@ (8000bb0 <main+0x214>)
 80009de:	4b72      	ldr	r3, [pc, #456]	@ (8000ba8 <main+0x20c>)
 80009e0:	0018      	movs	r0, r3
 80009e2:	f7ff ff6f 	bl	80008c4 <initRTCInternalAlarm>

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 80009e6:	2380      	movs	r3, #128	@ 0x80
 80009e8:	009c      	lsls	r4, r3, #2
 80009ea:	2380      	movs	r3, #128	@ 0x80
 80009ec:	00dd      	lsls	r5, r3, #3
 80009ee:	2680      	movs	r6, #128	@ 0x80
 80009f0:	2240      	movs	r2, #64	@ 0x40
 80009f2:	4694      	mov	ip, r2
 80009f4:	2380      	movs	r3, #128	@ 0x80
 80009f6:	011a      	lsls	r2, r3, #4
 80009f8:	4b6e      	ldr	r3, [pc, #440]	@ (8000bb4 <main+0x218>)
 80009fa:	6819      	ldr	r1, [r3, #0]
 80009fc:	4b6e      	ldr	r3, [pc, #440]	@ (8000bb8 <main+0x21c>)
 80009fe:	6818      	ldr	r0, [r3, #0]
 8000a00:	4b6e      	ldr	r3, [pc, #440]	@ (8000bbc <main+0x220>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	9304      	str	r3, [sp, #16]
 8000a06:	9003      	str	r0, [sp, #12]
 8000a08:	9102      	str	r1, [sp, #8]
 8000a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8000bc0 <main+0x224>)
 8000a0c:	9301      	str	r3, [sp, #4]
 8000a0e:	9200      	str	r2, [sp, #0]
 8000a10:	4663      	mov	r3, ip
 8000a12:	0032      	movs	r2, r6
 8000a14:	0029      	movs	r1, r5
 8000a16:	0020      	movs	r0, r4
 8000a18:	f001 f860 	bl	8001adc <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000a1c:	2216      	movs	r2, #22
 8000a1e:	18bc      	adds	r4, r7, r2
 8000a20:	f000 fbe0 	bl	80011e4 <updateAndDisplayTime>
 8000a24:	0003      	movs	r3, r0
 8000a26:	7023      	strb	r3, [r4, #0]

    /*
     * Initialize capacitive touch sensor
     */

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000a28:	4b62      	ldr	r3, [pc, #392]	@ (8000bb4 <main+0x218>)
 8000a2a:	681d      	ldr	r5, [r3, #0]
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	4a64      	ldr	r2, [pc, #400]	@ (8000bc4 <main+0x228>)
 8000a32:	7812      	ldrb	r2, [r2, #0]
 8000a34:	2117      	movs	r1, #23
 8000a36:	187c      	adds	r4, r7, r1
 8000a38:	4e63      	ldr	r6, [pc, #396]	@ (8000bc8 <main+0x22c>)
 8000a3a:	4964      	ldr	r1, [pc, #400]	@ (8000bcc <main+0x230>)
 8000a3c:	4864      	ldr	r0, [pc, #400]	@ (8000bd0 <main+0x234>)
 8000a3e:	9201      	str	r2, [sp, #4]
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	0033      	movs	r3, r6
 8000a44:	002a      	movs	r2, r5
 8000a46:	f7ff fbe9 	bl	800021c <capTouch_Init>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);

    if(initRet != 0) {
 8000a4e:	2117      	movs	r1, #23
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <main+0xc0>
    	dispError();
 8000a58:	f000 ffce 	bl	80019f8 <dispError>
    }

    // Max. out averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000a5c:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd4 <main+0x238>)
 8000a5e:	781a      	ldrb	r2, [r3, #0]
 8000a60:	210c      	movs	r1, #12
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	701a      	strb	r2, [r3, #0]
 8000a66:	4b5b      	ldr	r3, [pc, #364]	@ (8000bd4 <main+0x238>)
 8000a68:	781a      	ldrb	r2, [r3, #0]
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	705a      	strb	r2, [r3, #1]
 8000a6e:	4b59      	ldr	r3, [pc, #356]	@ (8000bd4 <main+0x238>)
 8000a70:	781a      	ldrb	r2, [r3, #0]
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	709a      	strb	r2, [r3, #2]
 8000a76:	4b57      	ldr	r3, [pc, #348]	@ (8000bd4 <main+0x238>)
 8000a78:	781a      	ldrb	r2, [r3, #0]
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	70da      	strb	r2, [r3, #3]
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2200      	movs	r2, #0
 8000a82:	711a      	strb	r2, [r3, #4]
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	715a      	strb	r2, [r3, #5]
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000a90:	2516      	movs	r5, #22
 8000a92:	197c      	adds	r4, r7, r5
 8000a94:	187a      	adds	r2, r7, r1
 8000a96:	4b4e      	ldr	r3, [pc, #312]	@ (8000bd0 <main+0x234>)
 8000a98:	0011      	movs	r1, r2
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f7ff fdd6 	bl	800064c <capTouch_SetAveragingFactor>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000aa4:	197b      	adds	r3, r7, r5
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <main+0x114>
    	dispError();
 8000aac:	f000 ffa4 	bl	80019f8 <dispError>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000ab0:	4b49      	ldr	r3, [pc, #292]	@ (8000bd8 <main+0x23c>)
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	701a      	strb	r2, [r3, #0]
 8000ab8:	4b47      	ldr	r3, [pc, #284]	@ (8000bd8 <main+0x23c>)
 8000aba:	781a      	ldrb	r2, [r3, #0]
 8000abc:	1d3b      	adds	r3, r7, #4
 8000abe:	705a      	strb	r2, [r3, #1]
 8000ac0:	4b45      	ldr	r3, [pc, #276]	@ (8000bd8 <main+0x23c>)
 8000ac2:	781a      	ldrb	r2, [r3, #0]
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	709a      	strb	r2, [r3, #2]
 8000ac8:	4b43      	ldr	r3, [pc, #268]	@ (8000bd8 <main+0x23c>)
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	70da      	strb	r2, [r3, #3]
 8000ad0:	4b41      	ldr	r3, [pc, #260]	@ (8000bd8 <main+0x23c>)
 8000ad2:	781a      	ldrb	r2, [r3, #0]
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	711a      	strb	r2, [r3, #4]
 8000ad8:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd8 <main+0x23c>)
 8000ada:	781a      	ldrb	r2, [r3, #0]
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	715a      	strb	r2, [r3, #5]
 8000ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd8 <main+0x23c>)
 8000ae2:	781a      	ldrb	r2, [r3, #0]
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000ae8:	2516      	movs	r5, #22
 8000aea:	197c      	adds	r4, r7, r5
 8000aec:	1d3a      	adds	r2, r7, #4
 8000aee:	4b38      	ldr	r3, [pc, #224]	@ (8000bd0 <main+0x234>)
 8000af0:	0011      	movs	r1, r2
 8000af2:	0018      	movs	r0, r3
 8000af4:	f7ff fe74 	bl	80007e0 <capTouch_SetDetectionIntegrator>
 8000af8:	0003      	movs	r3, r0
 8000afa:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000afc:	197b      	adds	r3, r7, r5
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <main+0x16c>
    	dispError();
 8000b04:	f000 ff78 	bl	80019f8 <dispError>
    }

    userAlarmToggle = false;			//Default to off
 8000b08:	4b34      	ldr	r3, [pc, #208]	@ (8000bdc <main+0x240>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	701a      	strb	r2, [r3, #0]
     *
     * Else, initialize to whatever is stored in backup registers.
     */
//    j

    if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 8000b0e:	4b34      	ldr	r3, [pc, #208]	@ (8000be0 <main+0x244>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	4b25      	ldr	r3, [pc, #148]	@ (8000ba8 <main+0x20c>)
 8000b14:	0011      	movs	r1, r2
 8000b16:	0018      	movs	r0, r3
 8000b18:	f004 fb05 	bl	8005126 <HAL_RTCEx_BKUPRead>
 8000b1c:	0003      	movs	r3, r0
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d11c      	bne.n	8000b5e <main+0x1c2>

    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 8000b24:	4b2f      	ldr	r3, [pc, #188]	@ (8000be4 <main+0x248>)
 8000b26:	6819      	ldr	r1, [r3, #0]
 8000b28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba8 <main+0x20c>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f004 fadd 	bl	80050ec <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8000b32:	4b2d      	ldr	r3, [pc, #180]	@ (8000be8 <main+0x24c>)
 8000b34:	6819      	ldr	r1, [r3, #0]
 8000b36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <main+0x20c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f004 fad6 	bl	80050ec <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8000b40:	4b2a      	ldr	r3, [pc, #168]	@ (8000bec <main+0x250>)
 8000b42:	6819      	ldr	r1, [r3, #0]
 8000b44:	4b18      	ldr	r3, [pc, #96]	@ (8000ba8 <main+0x20c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f004 facf 	bl	80050ec <HAL_RTCEx_BKUPWrite>

    	// Write backup register with a non-zero value to signify that it has been initialized before
    	HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8000b4e:	4b24      	ldr	r3, [pc, #144]	@ (8000be0 <main+0x244>)
 8000b50:	6819      	ldr	r1, [r3, #0]
 8000b52:	2301      	movs	r3, #1
 8000b54:	425a      	negs	r2, r3
 8000b56:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <main+0x20c>)
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f004 fac7 	bl	80050ec <HAL_RTCEx_BKUPWrite>

    }

	userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8000b5e:	4b21      	ldr	r3, [pc, #132]	@ (8000be4 <main+0x248>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <main+0x20c>)
 8000b64:	0011      	movs	r1, r2
 8000b66:	0018      	movs	r0, r3
 8000b68:	f004 fadd 	bl	8005126 <HAL_RTCEx_BKUPRead>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf0 <main+0x254>)
 8000b72:	701a      	strb	r2, [r3, #0]
	userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 8000b74:	4b1c      	ldr	r3, [pc, #112]	@ (8000be8 <main+0x24c>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <main+0x20c>)
 8000b7a:	0011      	movs	r1, r2
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f004 fad2 	bl	8005126 <HAL_RTCEx_BKUPRead>
 8000b82:	0003      	movs	r3, r0
 8000b84:	b2da      	uxtb	r2, r3
 8000b86:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf0 <main+0x254>)
 8000b88:	705a      	strb	r2, [r3, #1]
	userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 8000b8a:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <main+0x250>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <main+0x20c>)
 8000b90:	0011      	movs	r1, r2
 8000b92:	0018      	movs	r0, r3
 8000b94:	f004 fac7 	bl	8005126 <HAL_RTCEx_BKUPRead>
 8000b98:	0003      	movs	r3, r0
 8000b9a:	b2da      	uxtb	r2, r3
 8000b9c:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <main+0x254>)
 8000b9e:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ba0:	46c0      	nop			@ (mov r8, r8)
 8000ba2:	e7fd      	b.n	8000ba0 <main+0x204>
 8000ba4:	2000002c 	.word	0x2000002c
 8000ba8:	20000114 	.word	0x20000114
 8000bac:	200000a4 	.word	0x200000a4
 8000bb0:	20000090 	.word	0x20000090
 8000bb4:	20000044 	.word	0x20000044
 8000bb8:	20000040 	.word	0x20000040
 8000bbc:	20000030 	.word	0x20000030
 8000bc0:	20000014 	.word	0x20000014
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	20000004 	.word	0x20000004
 8000bcc:	200000c0 	.word	0x200000c0
 8000bd0:	20000228 	.word	0x20000228
 8000bd4:	20000009 	.word	0x20000009
 8000bd8:	2000000a 	.word	0x2000000a
 8000bdc:	2000008d 	.word	0x2000008d
 8000be0:	2000003c 	.word	0x2000003c
 8000be4:	200000bc 	.word	0x200000bc
 8000be8:	20000034 	.word	0x20000034
 8000bec:	20000038 	.word	0x20000038
 8000bf0:	200000a8 	.word	0x200000a8

08000bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf4:	b590      	push	{r4, r7, lr}
 8000bf6:	b093      	sub	sp, #76	@ 0x4c
 8000bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfa:	2410      	movs	r4, #16
 8000bfc:	193b      	adds	r3, r7, r4
 8000bfe:	0018      	movs	r0, r3
 8000c00:	2338      	movs	r3, #56	@ 0x38
 8000c02:	001a      	movs	r2, r3
 8000c04:	2100      	movs	r1, #0
 8000c06:	f005 fb17 	bl	8006238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0a:	003b      	movs	r3, r7
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	2310      	movs	r3, #16
 8000c10:	001a      	movs	r2, r3
 8000c12:	2100      	movs	r1, #0
 8000c14:	f005 fb10 	bl	8006238 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c18:	2380      	movs	r3, #128	@ 0x80
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f002 fd21 	bl	8003664 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c22:	f002 fd01 	bl	8003628 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000c26:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd8 <SystemClock_Config+0xe4>)
 8000c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c2a:	2218      	movs	r2, #24
 8000c2c:	4393      	bics	r3, r2
 8000c2e:	001a      	movs	r2, r3
 8000c30:	4b29      	ldr	r3, [pc, #164]	@ (8000cd8 <SystemClock_Config+0xe4>)
 8000c32:	2108      	movs	r1, #8
 8000c34:	430a      	orrs	r2, r1
 8000c36:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000c38:	193b      	adds	r3, r7, r4
 8000c3a:	220e      	movs	r2, #14
 8000c3c:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c3e:	193b      	adds	r3, r7, r4
 8000c40:	2201      	movs	r2, #1
 8000c42:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c44:	193b      	adds	r3, r7, r4
 8000c46:	2280      	movs	r2, #128	@ 0x80
 8000c48:	0052      	lsls	r2, r2, #1
 8000c4a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000c4c:	0021      	movs	r1, r4
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	2200      	movs	r2, #0
 8000c52:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	2240      	movs	r2, #64	@ 0x40
 8000c58:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	2202      	movs	r2, #2
 8000c64:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2202      	movs	r2, #2
 8000c6a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	2200      	movs	r2, #0
 8000c70:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	2208      	movs	r2, #8
 8000c76:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	2280      	movs	r2, #128	@ 0x80
 8000c7c:	0292      	lsls	r2, r2, #10
 8000c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2280      	movs	r2, #128	@ 0x80
 8000c84:	0492      	lsls	r2, r2, #18
 8000c86:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	2280      	movs	r2, #128	@ 0x80
 8000c8c:	0592      	lsls	r2, r2, #22
 8000c8e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	0018      	movs	r0, r3
 8000c94:	f002 fd26 	bl	80036e4 <HAL_RCC_OscConfig>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000c9c:	f000 ff18 	bl	8001ad0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca0:	003b      	movs	r3, r7
 8000ca2:	2207      	movs	r2, #7
 8000ca4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca6:	003b      	movs	r3, r7
 8000ca8:	2202      	movs	r2, #2
 8000caa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cac:	003b      	movs	r3, r7
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb2:	003b      	movs	r3, r7
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb8:	003b      	movs	r3, r7
 8000cba:	2102      	movs	r1, #2
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f003 f82b 	bl	8003d18 <HAL_RCC_ClockConfig>
 8000cc2:	1e03      	subs	r3, r0, #0
 8000cc4:	d001      	beq.n	8000cca <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000cc6:	f000 ff03 	bl	8001ad0 <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f003 fb28 	bl	8004320 <HAL_RCCEx_EnableLSCO>
}
 8000cd0:	46c0      	nop			@ (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b013      	add	sp, #76	@ 0x4c
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	40021000 	.word	0x40021000

08000cdc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000ce2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d54 <MX_I2C1_Init+0x78>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8000d58 <MX_I2C1_Init+0x7c>)
 8000cea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cec:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cf2:	4b17      	ldr	r3, [pc, #92]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cf8:	4b15      	ldr	r3, [pc, #84]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cfe:	4b14      	ldr	r3, [pc, #80]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d04:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d0a:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d10:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d16:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f001 fe41 	bl	80029a0 <HAL_I2C_Init>
 8000d1e:	1e03      	subs	r3, r0, #0
 8000d20:	d001      	beq.n	8000d26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d22:	f000 fed5 	bl	8001ad0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d26:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d28:	2100      	movs	r1, #0
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f002 fbe4 	bl	80034f8 <HAL_I2CEx_ConfigAnalogFilter>
 8000d30:	1e03      	subs	r3, r0, #0
 8000d32:	d001      	beq.n	8000d38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d34:	f000 fecc 	bl	8001ad0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d38:	4b05      	ldr	r3, [pc, #20]	@ (8000d50 <MX_I2C1_Init+0x74>)
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f002 fc27 	bl	8003590 <HAL_I2CEx_ConfigDigitalFilter>
 8000d42:	1e03      	subs	r3, r0, #0
 8000d44:	d001      	beq.n	8000d4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d46:	f000 fec3 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	200000c0 	.word	0x200000c0
 8000d54:	40005400 	.word	0x40005400
 8000d58:	00602173 	.word	0x00602173

08000d5c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08c      	sub	sp, #48	@ 0x30
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_DateTypeDef sDate = {0};
 8000d62:	232c      	movs	r3, #44	@ 0x2c
 8000d64:	18fb      	adds	r3, r7, r3
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	2328      	movs	r3, #40	@ 0x28
 8000d70:	001a      	movs	r2, r3
 8000d72:	2100      	movs	r1, #0
 8000d74:	f005 fa60 	bl	8006238 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d78:	4b3e      	ldr	r3, [pc, #248]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d7a:	4a3f      	ldr	r2, [pc, #252]	@ (8000e78 <MX_RTC_Init+0x11c>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000d7e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d80:	2240      	movs	r2, #64	@ 0x40
 8000d82:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000d84:	4b3b      	ldr	r3, [pc, #236]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d86:	227f      	movs	r2, #127	@ 0x7f
 8000d88:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000d8a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d8c:	22ff      	movs	r2, #255	@ 0xff
 8000d8e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d90:	4b38      	ldr	r3, [pc, #224]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d96:	4b37      	ldr	r3, [pc, #220]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d9c:	4b35      	ldr	r3, [pc, #212]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000da2:	4b34      	ldr	r3, [pc, #208]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000da4:	2280      	movs	r2, #128	@ 0x80
 8000da6:	05d2      	lsls	r2, r2, #23
 8000da8:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000daa:	4b32      	ldr	r3, [pc, #200]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000db0:	4b30      	ldr	r3, [pc, #192]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000db2:	0018      	movs	r0, r3
 8000db4:	f003 fb2c 	bl	8004410 <HAL_RTC_Init>
 8000db8:	1e03      	subs	r3, r0, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_RTC_Init+0x64>
  {
    Error_Handler();
 8000dbc:	f000 fe88 	bl	8001ad0 <Error_Handler>
//  {
//    Error_Handler();
//  }


  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000dc0:	212c      	movs	r1, #44	@ 0x2c
 8000dc2:	187b      	adds	r3, r7, r1
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	2201      	movs	r2, #1
 8000dcc:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000dce:	187b      	adds	r3, r7, r1
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000dd4:	187b      	adds	r3, r7, r1
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000dda:	1879      	adds	r1, r7, r1
 8000ddc:	4b25      	ldr	r3, [pc, #148]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	0018      	movs	r0, r3
 8000de2:	f003 fcbb 	bl	800475c <HAL_RTC_SetDate>
 8000de6:	1e03      	subs	r3, r0, #0
 8000de8:	d001      	beq.n	8000dee <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000dea:	f000 fe71 	bl	8001ad0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000df4:	1d3b      	adds	r3, r7, #4
 8000df6:	2201      	movs	r2, #1
 8000df8:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	2200      	movs	r2, #0
 8000e0a:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e0c:	1d3b      	adds	r3, r7, #4
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e12:	1d3b      	adds	r3, r7, #4
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	4a18      	ldr	r2, [pc, #96]	@ (8000e7c <MX_RTC_Init+0x120>)
 8000e1c:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	2200      	movs	r2, #0
 8000e28:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e2a:	1d3b      	adds	r3, r7, #4
 8000e2c:	2220      	movs	r2, #32
 8000e2e:	2101      	movs	r1, #1
 8000e30:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2280      	movs	r2, #128	@ 0x80
 8000e36:	0052      	lsls	r2, r2, #1
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e3a:	1d39      	adds	r1, r7, #4
 8000e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	0018      	movs	r0, r3
 8000e42:	f003 fd6b 	bl	800491c <HAL_RTC_SetAlarm_IT>
 8000e46:	1e03      	subs	r3, r0, #0
 8000e48:	d001      	beq.n	8000e4e <MX_RTC_Init+0xf2>
  {
    Error_Handler();
 8000e4a:	f000 fe41 	bl	8001ad0 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000e4e:	4b09      	ldr	r3, [pc, #36]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000e50:	2100      	movs	r1, #0
 8000e52:	0018      	movs	r0, r3
 8000e54:	f004 f8fa 	bl	800504c <HAL_RTCEx_SetCalibrationOutPut>
 8000e58:	1e03      	subs	r3, r0, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_RTC_Init+0x104>
  {
    Error_Handler();
 8000e5c:	f000 fe38 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8000e60:	4907      	ldr	r1, [pc, #28]	@ (8000e80 <MX_RTC_Init+0x124>)
 8000e62:	4b04      	ldr	r3, [pc, #16]	@ (8000e74 <MX_RTC_Init+0x118>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	0018      	movs	r0, r3
 8000e68:	f003 fc1c 	bl	80046a4 <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8000e6c:	46c0      	nop			@ (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b00c      	add	sp, #48	@ 0x30
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000114 	.word	0x20000114
 8000e78:	40002800 	.word	0x40002800
 8000e7c:	80800080 	.word	0x80800080
 8000e80:	20000090 	.word	0x20000090

08000e84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	@ 0x28
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e8a:	231c      	movs	r3, #28
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	0018      	movs	r0, r3
 8000e90:	230c      	movs	r3, #12
 8000e92:	001a      	movs	r2, r3
 8000e94:	2100      	movs	r1, #0
 8000e96:	f005 f9cf 	bl	8006238 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e9a:	003b      	movs	r3, r7
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	231c      	movs	r3, #28
 8000ea0:	001a      	movs	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f005 f9c8 	bl	8006238 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ea8:	4b24      	ldr	r3, [pc, #144]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000eaa:	2280      	movs	r2, #128	@ 0x80
 8000eac:	05d2      	lsls	r2, r2, #23
 8000eae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000eb0:	4b22      	ldr	r3, [pc, #136]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000eb2:	4a23      	ldr	r2, [pc, #140]	@ (8000f40 <MX_TIM2_Init+0xbc>)
 8000eb4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb6:	4b21      	ldr	r3, [pc, #132]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000ebe:	2263      	movs	r2, #99	@ 0x63
 8000ec0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ece:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f004 fa8f 	bl	80053f4 <HAL_TIM_PWM_Init>
 8000ed6:	1e03      	subs	r3, r0, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000eda:	f000 fdf9 	bl	8001ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ede:	211c      	movs	r1, #28
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000eec:	187a      	adds	r2, r7, r1
 8000eee:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000ef0:	0011      	movs	r1, r2
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f005 f920 	bl	8006138 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef8:	1e03      	subs	r3, r0, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000efc:	f000 fde8 	bl	8001ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f00:	003b      	movs	r3, r7
 8000f02:	2260      	movs	r2, #96	@ 0x60
 8000f04:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000f06:	003b      	movs	r3, r7
 8000f08:	2200      	movs	r2, #0
 8000f0a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f0c:	003b      	movs	r3, r7
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f12:	003b      	movs	r3, r7
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f18:	0039      	movs	r1, r7
 8000f1a:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f004 fca6 	bl	8005870 <HAL_TIM_PWM_ConfigChannel>
 8000f24:	1e03      	subs	r3, r0, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000f28:	f000 fdd2 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f2c:	4b03      	ldr	r3, [pc, #12]	@ (8000f3c <MX_TIM2_Init+0xb8>)
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f001 f920 	bl	8002174 <HAL_TIM_MspPostInit>

}
 8000f34:	46c0      	nop			@ (mov r8, r8)
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b00a      	add	sp, #40	@ 0x28
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000140 	.word	0x20000140
 8000f40:	0000031f 	.word	0x0000031f

08000f44 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000f48:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f88 <MX_TIM14_Init+0x44>)
 8000f4c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8000f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f50:	22f4      	movs	r2, #244	@ 0xf4
 8000f52:	0092      	lsls	r2, r2, #2
 8000f54:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000f5c:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f8c <MX_TIM14_Init+0x48>)
 8000f60:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f62:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <MX_TIM14_Init+0x40>)
 8000f70:	0018      	movs	r0, r3
 8000f72:	f004 f8f3 	bl	800515c <HAL_TIM_Base_Init>
 8000f76:	1e03      	subs	r3, r0, #0
 8000f78:	d001      	beq.n	8000f7e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000f7a:	f000 fda9 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	2000018c 	.word	0x2000018c
 8000f88:	40002000 	.word	0x40002000
 8000f8c:	0000ffff 	.word	0x0000ffff

08000f90 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000f94:	4b1d      	ldr	r3, [pc, #116]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000f96:	4a1e      	ldr	r2, [pc, #120]	@ (8001010 <MX_TIM16_Init+0x80>)
 8000f98:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = (58595 / 10) - 1;
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001014 <MX_TIM16_Init+0x84>)
 8000f9e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000fa6:	4b19      	ldr	r3, [pc, #100]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8001018 <MX_TIM16_Init+0x88>)
 8000faa:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fac:	4b17      	ldr	r3, [pc, #92]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = timerSnooze_RCR;
 8000fb2:	2264      	movs	r2, #100	@ 0x64
 8000fb4:	4b15      	ldr	r3, [pc, #84]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000fb6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb8:	4b14      	ldr	r3, [pc, #80]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000fbe:	4b13      	ldr	r3, [pc, #76]	@ (800100c <MX_TIM16_Init+0x7c>)
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f004 f8cb 	bl	800515c <HAL_TIM_Base_Init>
 8000fc6:	1e03      	subs	r3, r0, #0
 8000fc8:	d001      	beq.n	8000fce <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000fca:	f000 fd81 	bl	8001ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  // Clear SR interrupts
  __HAL_TIM_CLEAR_IT(timerSnooze, TIM_IT_UPDATE);
 8000fce:	4b13      	ldr	r3, [pc, #76]	@ (800101c <MX_TIM16_Init+0x8c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	4252      	negs	r2, r2
 8000fd8:	611a      	str	r2, [r3, #16]

  // Re-write RCR with 10
	timerSnooze->Instance->RCR &= 0xFF00;
 8000fda:	4b10      	ldr	r3, [pc, #64]	@ (800101c <MX_TIM16_Init+0x8c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <MX_TIM16_Init+0x8c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	22ff      	movs	r2, #255	@ 0xff
 8000fea:	0212      	lsls	r2, r2, #8
 8000fec:	400a      	ands	r2, r1
 8000fee:	631a      	str	r2, [r3, #48]	@ 0x30
	timerSnooze->Instance->RCR |= timerSnooze_RCR;
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <MX_TIM16_Init+0x8c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ff8:	2164      	movs	r1, #100	@ 0x64
 8000ffa:	4b08      	ldr	r3, [pc, #32]	@ (800101c <MX_TIM16_Init+0x8c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	430a      	orrs	r2, r1
 8001002:	631a      	str	r2, [r3, #48]	@ 0x30


  /* USER CODE END TIM16_Init 2 */

}
 8001004:	46c0      	nop			@ (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	200001d8 	.word	0x200001d8
 8001010:	40014400 	.word	0x40014400
 8001014:	000016e2 	.word	0x000016e2
 8001018:	0000ffff 	.word	0x0000ffff
 800101c:	20000048 	.word	0x20000048

08001020 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b08b      	sub	sp, #44	@ 0x2c
 8001024:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001026:	2414      	movs	r4, #20
 8001028:	193b      	adds	r3, r7, r4
 800102a:	0018      	movs	r0, r3
 800102c:	2314      	movs	r3, #20
 800102e:	001a      	movs	r2, r3
 8001030:	2100      	movs	r1, #0
 8001032:	f005 f901 	bl	8006238 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001036:	4b66      	ldr	r3, [pc, #408]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800103a:	4b65      	ldr	r3, [pc, #404]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 800103c:	2104      	movs	r1, #4
 800103e:	430a      	orrs	r2, r1
 8001040:	635a      	str	r2, [r3, #52]	@ 0x34
 8001042:	4b63      	ldr	r3, [pc, #396]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001046:	2204      	movs	r2, #4
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	4b60      	ldr	r3, [pc, #384]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001050:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001052:	4b5f      	ldr	r3, [pc, #380]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001054:	2101      	movs	r1, #1
 8001056:	430a      	orrs	r2, r1
 8001058:	635a      	str	r2, [r3, #52]	@ 0x34
 800105a:	4b5d      	ldr	r3, [pc, #372]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 800105c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800105e:	2201      	movs	r2, #1
 8001060:	4013      	ands	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001066:	4b5a      	ldr	r3, [pc, #360]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001068:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800106a:	4b59      	ldr	r3, [pc, #356]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 800106c:	2108      	movs	r1, #8
 800106e:	430a      	orrs	r2, r1
 8001070:	635a      	str	r2, [r3, #52]	@ 0x34
 8001072:	4b57      	ldr	r3, [pc, #348]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001076:	2208      	movs	r2, #8
 8001078:	4013      	ands	r3, r2
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107e:	4b54      	ldr	r3, [pc, #336]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001080:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001082:	4b53      	ldr	r3, [pc, #332]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 8001084:	2102      	movs	r1, #2
 8001086:	430a      	orrs	r2, r1
 8001088:	635a      	str	r2, [r3, #52]	@ 0x34
 800108a:	4b51      	ldr	r3, [pc, #324]	@ (80011d0 <MX_GPIO_Init+0x1b0>)
 800108c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800108e:	2202      	movs	r2, #2
 8001090:	4013      	ands	r3, r2
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8001096:	494f      	ldr	r1, [pc, #316]	@ (80011d4 <MX_GPIO_Init+0x1b4>)
 8001098:	23a0      	movs	r3, #160	@ 0xa0
 800109a:	05db      	lsls	r3, r3, #23
 800109c:	2200      	movs	r2, #0
 800109e:	0018      	movs	r0, r3
 80010a0:	f001 fc11 	bl	80028c6 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 80010a4:	4b4c      	ldr	r3, [pc, #304]	@ (80011d8 <MX_GPIO_Init+0x1b8>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	2180      	movs	r1, #128	@ 0x80
 80010aa:	0018      	movs	r0, r3
 80010ac:	f001 fc0b 	bl	80028c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 80010b0:	2380      	movs	r3, #128	@ 0x80
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4849      	ldr	r0, [pc, #292]	@ (80011dc <MX_GPIO_Init+0x1bc>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	0019      	movs	r1, r3
 80010ba:	f001 fc04 	bl	80028c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 80010be:	193b      	adds	r3, r7, r4
 80010c0:	4a44      	ldr	r2, [pc, #272]	@ (80011d4 <MX_GPIO_Init+0x1b4>)
 80010c2:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	193b      	adds	r3, r7, r4
 80010c6:	2201      	movs	r2, #1
 80010c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	193b      	adds	r3, r7, r4
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	193b      	adds	r3, r7, r4
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d6:	193a      	adds	r2, r7, r4
 80010d8:	23a0      	movs	r3, #160	@ 0xa0
 80010da:	05db      	lsls	r3, r3, #23
 80010dc:	0011      	movs	r1, r2
 80010de:	0018      	movs	r0, r3
 80010e0:	f001 fa70 	bl	80025c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010e4:	193b      	adds	r3, r7, r4
 80010e6:	2204      	movs	r2, #4
 80010e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	2203      	movs	r2, #3
 80010ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	193b      	adds	r3, r7, r4
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f6:	193a      	adds	r2, r7, r4
 80010f8:	23a0      	movs	r3, #160	@ 0xa0
 80010fa:	05db      	lsls	r3, r3, #23
 80010fc:	0011      	movs	r1, r2
 80010fe:	0018      	movs	r0, r3
 8001100:	f001 fa60 	bl	80025c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8001104:	193b      	adds	r3, r7, r4
 8001106:	2280      	movs	r2, #128	@ 0x80
 8001108:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	193b      	adds	r3, r7, r4
 800110c:	2201      	movs	r2, #1
 800110e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	193b      	adds	r3, r7, r4
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001116:	193b      	adds	r3, r7, r4
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 800111c:	193b      	adds	r3, r7, r4
 800111e:	4a2e      	ldr	r2, [pc, #184]	@ (80011d8 <MX_GPIO_Init+0x1b8>)
 8001120:	0019      	movs	r1, r3
 8001122:	0010      	movs	r0, r2
 8001124:	f001 fa4e 	bl	80025c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8001128:	193b      	adds	r3, r7, r4
 800112a:	2280      	movs	r2, #128	@ 0x80
 800112c:	0212      	lsls	r2, r2, #8
 800112e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001130:	193b      	adds	r3, r7, r4
 8001132:	2284      	movs	r2, #132	@ 0x84
 8001134:	0392      	lsls	r2, r2, #14
 8001136:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001138:	193b      	adds	r3, r7, r4
 800113a:	2201      	movs	r2, #1
 800113c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800113e:	193a      	adds	r2, r7, r4
 8001140:	23a0      	movs	r3, #160	@ 0xa0
 8001142:	05db      	lsls	r3, r3, #23
 8001144:	0011      	movs	r1, r2
 8001146:	0018      	movs	r0, r3
 8001148:	f001 fa3c 	bl	80025c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 800114c:	0021      	movs	r1, r4
 800114e:	187b      	adds	r3, r7, r1
 8001150:	220f      	movs	r2, #15
 8001152:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001154:	187b      	adds	r3, r7, r1
 8001156:	2284      	movs	r2, #132	@ 0x84
 8001158:	0392      	lsls	r2, r2, #14
 800115a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115c:	187b      	adds	r3, r7, r1
 800115e:	2201      	movs	r2, #1
 8001160:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001162:	000c      	movs	r4, r1
 8001164:	187b      	adds	r3, r7, r1
 8001166:	4a1e      	ldr	r2, [pc, #120]	@ (80011e0 <MX_GPIO_Init+0x1c0>)
 8001168:	0019      	movs	r1, r3
 800116a:	0010      	movs	r0, r2
 800116c:	f001 fa2a 	bl	80025c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 8001170:	0021      	movs	r1, r4
 8001172:	187b      	adds	r3, r7, r1
 8001174:	2280      	movs	r2, #128	@ 0x80
 8001176:	0052      	lsls	r2, r2, #1
 8001178:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	187b      	adds	r3, r7, r1
 800117c:	2201      	movs	r2, #1
 800117e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	187b      	adds	r3, r7, r1
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	187b      	adds	r3, r7, r1
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 800118c:	187b      	adds	r3, r7, r1
 800118e:	4a13      	ldr	r2, [pc, #76]	@ (80011dc <MX_GPIO_Init+0x1bc>)
 8001190:	0019      	movs	r1, r3
 8001192:	0010      	movs	r0, r2
 8001194:	f001 fa16 	bl	80025c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2100      	movs	r1, #0
 800119c:	2005      	movs	r0, #5
 800119e:	f001 f9df 	bl	8002560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80011a2:	2005      	movs	r0, #5
 80011a4:	f001 f9f1 	bl	800258a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2100      	movs	r1, #0
 80011ac:	2006      	movs	r0, #6
 80011ae:	f001 f9d7 	bl	8002560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80011b2:	2006      	movs	r0, #6
 80011b4:	f001 f9e9 	bl	800258a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2101      	movs	r1, #1
 80011bc:	2007      	movs	r0, #7
 80011be:	f001 f9cf 	bl	8002560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80011c2:	2007      	movs	r0, #7
 80011c4:	f001 f9e1 	bl	800258a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011c8:	46c0      	nop			@ (mov r8, r8)
 80011ca:	46bd      	mov	sp, r7
 80011cc:	b00b      	add	sp, #44	@ 0x2c
 80011ce:	bd90      	pop	{r4, r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	00001f01 	.word	0x00001f01
 80011d8:	50000800 	.word	0x50000800
 80011dc:	50000400 	.word	0x50000400
 80011e0:	50000c00 	.word	0x50000c00

080011e4 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80011ea:	1dfb      	adds	r3, r7, #7
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 80011f0:	4a07      	ldr	r2, [pc, #28]	@ (8001210 <updateAndDisplayTime+0x2c>)
 80011f2:	4908      	ldr	r1, [pc, #32]	@ (8001214 <updateAndDisplayTime+0x30>)
 80011f4:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <updateAndDisplayTime+0x34>)
 80011f6:	0018      	movs	r0, r3
 80011f8:	f7ff fbba 	bl	8000970 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <updateAndDisplayTime+0x30>)
 80011fe:	0018      	movs	r0, r3
 8001200:	f000 fd8c 	bl	8001d1c <sevSeg_updateDigits>

	return halRet;
 8001204:	1dfb      	adds	r3, r7, #7
 8001206:	781b      	ldrb	r3, [r3, #0]

}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	b002      	add	sp, #8
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200000a4 	.word	0x200000a4
 8001214:	20000090 	.word	0x20000090
 8001218:	20000114 	.word	0x20000114

0800121c <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8001228:	4b04      	ldr	r3, [pc, #16]	@ (800123c <updateAndDisplayAlarm+0x20>)
 800122a:	0018      	movs	r0, r3
 800122c:	f000 fd76 	bl	8001d1c <sevSeg_updateDigits>

	return halRet;
 8001230:	1dfb      	adds	r3, r7, #7
 8001232:	781b      	ldrb	r3, [r3, #0]

}
 8001234:	0018      	movs	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	b002      	add	sp, #8
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200000a8 	.word	0x200000a8

08001240 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b08d      	sub	sp, #52	@ 0x34
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm = {0};
 8001248:	2408      	movs	r4, #8
 800124a:	193b      	adds	r3, r7, r4
 800124c:	0018      	movs	r0, r3
 800124e:	2328      	movs	r3, #40	@ 0x28
 8001250:	001a      	movs	r2, r3
 8001252:	2100      	movs	r1, #0
 8001254:	f004 fff0 	bl	8006238 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8001258:	2380      	movs	r3, #128	@ 0x80
 800125a:	005a      	lsls	r2, r3, #1
 800125c:	1939      	adds	r1, r7, r4
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	2300      	movs	r3, #0
 8001262:	f003 fc9b 	bl	8004b9c <HAL_RTC_GetAlarm>


	  if(sAlarm.AlarmTime.Minutes>58) {
 8001266:	193b      	adds	r3, r7, r4
 8001268:	785b      	ldrb	r3, [r3, #1]
 800126a:	2b3a      	cmp	r3, #58	@ 0x3a
 800126c:	d903      	bls.n	8001276 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 800126e:	193b      	adds	r3, r7, r4
 8001270:	2200      	movs	r2, #0
 8001272:	705a      	strb	r2, [r3, #1]
 8001274:	e006      	b.n	8001284 <HAL_RTC_AlarmAEventCallback+0x44>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8001276:	2108      	movs	r1, #8
 8001278:	187b      	adds	r3, r7, r1
 800127a:	785b      	ldrb	r3, [r3, #1]
 800127c:	3301      	adds	r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	187b      	adds	r3, r7, r1
 8001282:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001284:	46c0      	nop			@ (mov r8, r8)
 8001286:	2308      	movs	r3, #8
 8001288:	18f9      	adds	r1, r7, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	0018      	movs	r0, r3
 8001290:	f003 fb44 	bl	800491c <HAL_RTC_SetAlarm_IT>
 8001294:	1e03      	subs	r3, r0, #0
 8001296:	d1f6      	bne.n	8001286 <HAL_RTC_AlarmAEventCallback+0x46>
//			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
		}

	  updateAndDisplayTime();
 8001298:	f7ff ffa4 	bl	80011e4 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 800129c:	4b0d      	ldr	r3, [pc, #52]	@ (80012d4 <HAL_RTC_AlarmAEventCallback+0x94>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d013      	beq.n	80012cc <HAL_RTC_AlarmAEventCallback+0x8c>
 80012a4:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <HAL_RTC_AlarmAEventCallback+0x98>)
 80012a6:	781a      	ldrb	r2, [r3, #0]
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <HAL_RTC_AlarmAEventCallback+0x9c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d10d      	bne.n	80012cc <HAL_RTC_AlarmAEventCallback+0x8c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 80012b0:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <HAL_RTC_AlarmAEventCallback+0x98>)
 80012b2:	785a      	ldrb	r2, [r3, #1]
 80012b4:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <HAL_RTC_AlarmAEventCallback+0x9c>)
 80012b6:	785b      	ldrb	r3, [r3, #1]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d107      	bne.n	80012cc <HAL_RTC_AlarmAEventCallback+0x8c>
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <HAL_RTC_AlarmAEventCallback+0x98>)
 80012be:	78da      	ldrb	r2, [r3, #3]
 80012c0:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_RTC_AlarmAEventCallback+0x9c>)
 80012c2:	78db      	ldrb	r3, [r3, #3]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d101      	bne.n	80012cc <HAL_RTC_AlarmAEventCallback+0x8c>
		  userAlarmBeep();
 80012c8:	f000 f80a 	bl	80012e0 <userAlarmBeep>
	  }


}
 80012cc:	46c0      	nop			@ (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b00d      	add	sp, #52	@ 0x34
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	2000008d 	.word	0x2000008d
 80012d8:	200000a8 	.word	0x200000a8
 80012dc:	20000090 	.word	0x20000090

080012e0 <userAlarmBeep>:

void userAlarmBeep() {
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0

	if (secondSnooze) { 		//If the user has already snoozed once,
 80012e6:	4b56      	ldr	r3, [pc, #344]	@ (8001440 <userAlarmBeep+0x160>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d02d      	beq.n	800134a <userAlarmBeep+0x6a>

			// Stop the timer and
			HAL_TIM_Base_Stop_IT(timerSnooze);
 80012ee:	4b55      	ldr	r3, [pc, #340]	@ (8001444 <userAlarmBeep+0x164>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f004 f850 	bl	8005398 <HAL_TIM_Base_Stop_IT>

			// Reset count to 0
			// only bits 0 - 15 should be changed.
			timerSnooze->Instance->CNT &= 0xFFFF0000;
 80012f8:	4b52      	ldr	r3, [pc, #328]	@ (8001444 <userAlarmBeep+0x164>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001300:	4b50      	ldr	r3, [pc, #320]	@ (8001444 <userAlarmBeep+0x164>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	0c12      	lsrs	r2, r2, #16
 8001308:	0412      	lsls	r2, r2, #16
 800130a:	625a      	str	r2, [r3, #36]	@ 0x24

			// Reset interrupt status register
			timerSnooze->Instance->SR &= 0xFFFC;
 800130c:	4b4d      	ldr	r3, [pc, #308]	@ (8001444 <userAlarmBeep+0x164>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	691a      	ldr	r2, [r3, #16]
 8001314:	4b4b      	ldr	r3, [pc, #300]	@ (8001444 <userAlarmBeep+0x164>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	494b      	ldr	r1, [pc, #300]	@ (8001448 <userAlarmBeep+0x168>)
 800131c:	400a      	ands	r2, r1
 800131e:	611a      	str	r2, [r3, #16]

			// Re-write RCR with 10
			timerSnooze->Instance->RCR &= 0xFF00;
 8001320:	4b48      	ldr	r3, [pc, #288]	@ (8001444 <userAlarmBeep+0x164>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001328:	4b46      	ldr	r3, [pc, #280]	@ (8001444 <userAlarmBeep+0x164>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	22ff      	movs	r2, #255	@ 0xff
 8001330:	0212      	lsls	r2, r2, #8
 8001332:	400a      	ands	r2, r1
 8001334:	631a      	str	r2, [r3, #48]	@ 0x30
			timerSnooze->Instance->RCR |= timerSnooze_RCR;
 8001336:	4b43      	ldr	r3, [pc, #268]	@ (8001444 <userAlarmBeep+0x164>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800133e:	2164      	movs	r1, #100	@ 0x64
 8001340:	4b40      	ldr	r3, [pc, #256]	@ (8001444 <userAlarmBeep+0x164>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	430a      	orrs	r2, r1
 8001348:	631a      	str	r2, [r3, #48]	@ 0x30

		}

	HAL_TIM_Base_Stop(timerDelay);
 800134a:	4b40      	ldr	r3, [pc, #256]	@ (800144c <userAlarmBeep+0x16c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	0018      	movs	r0, r3
 8001350:	f003 ffa8 	bl	80052a4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001354:	4b3d      	ldr	r3, [pc, #244]	@ (800144c <userAlarmBeep+0x16c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	0018      	movs	r0, r3
 800135a:	f003 ff57 	bl	800520c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800135e:	4b3b      	ldr	r3, [pc, #236]	@ (800144c <userAlarmBeep+0x16c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001366:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001368:	1cfb      	adds	r3, r7, #3
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 800136e:	f7ff ff39 	bl	80011e4 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8001372:	4b36      	ldr	r3, [pc, #216]	@ (800144c <userAlarmBeep+0x16c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	4a34      	ldr	r2, [pc, #208]	@ (8001450 <userAlarmBeep+0x170>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d922      	bls.n	80013ca <userAlarmBeep+0xea>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8001384:	1cfb      	adds	r3, r7, #3
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4a32      	ldr	r2, [pc, #200]	@ (8001454 <userAlarmBeep+0x174>)
 800138a:	5cd3      	ldrb	r3, [r2, r3]
 800138c:	0018      	movs	r0, r3
 800138e:	f000 fd77 	bl	8001e80 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 8001392:	4b31      	ldr	r3, [pc, #196]	@ (8001458 <userAlarmBeep+0x178>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2280      	movs	r2, #128	@ 0x80
 8001398:	0052      	lsls	r2, r2, #1
 800139a:	0011      	movs	r1, r2
 800139c:	0018      	movs	r0, r3
 800139e:	f001 faaf 	bl	8002900 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80013a2:	4b2a      	ldr	r3, [pc, #168]	@ (800144c <userAlarmBeep+0x16c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013aa:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80013ac:	1cfb      	adds	r3, r7, #3
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	1e5a      	subs	r2, r3, #1
 80013b2:	4193      	sbcs	r3, r2
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2201      	movs	r2, #1
 80013b8:	4053      	eors	r3, r2
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	001a      	movs	r2, r3
 80013be:	1cfb      	adds	r3, r7, #3
 80013c0:	701a      	strb	r2, [r3, #0]
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	2101      	movs	r1, #1
 80013c6:	400a      	ands	r2, r1
 80013c8:	701a      	strb	r2, [r3, #0]

		}


		HAL_StatusTypeDef halRet = capTouch_readChannels(&capTouch);
 80013ca:	1cbc      	adds	r4, r7, #2
 80013cc:	4b23      	ldr	r3, [pc, #140]	@ (800145c <userAlarmBeep+0x17c>)
 80013ce:	0018      	movs	r0, r3
 80013d0:	f7ff f874 	bl	80004bc <capTouch_readChannels>
 80013d4:	0003      	movs	r3, r0
 80013d6:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 80013d8:	1cbb      	adds	r3, r7, #2
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <userAlarmBeep+0x104>
			dispError();
 80013e0:	f000 fb0a 	bl	80019f8 <dispError>

	} while(capTouch.keyStat == 0x00);
 80013e4:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <userAlarmBeep+0x17c>)
 80013e6:	7c1b      	ldrb	r3, [r3, #16]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0c0      	beq.n	800136e <userAlarmBeep+0x8e>

	/*
	 * Stop blinking, turn off buzzer, set 50% duty cycle, update time
	 */
	HAL_TIM_Base_Stop(timerDelay);
 80013ec:	4b17      	ldr	r3, [pc, #92]	@ (800144c <userAlarmBeep+0x16c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	0018      	movs	r0, r3
 80013f2:	f003 ff57 	bl	80052a4 <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(buzzerPort, buzzerPin, GPIO_PIN_RESET);
 80013f6:	4b18      	ldr	r3, [pc, #96]	@ (8001458 <userAlarmBeep+0x178>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2280      	movs	r2, #128	@ 0x80
 80013fc:	0051      	lsls	r1, r2, #1
 80013fe:	2200      	movs	r2, #0
 8001400:	0018      	movs	r0, r3
 8001402:	f001 fa60 	bl	80028c6 <HAL_GPIO_WritePin>
	updateAndDisplayTime();				// Update to current time and display
 8001406:	f7ff feed 	bl	80011e4 <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Toggle 0% to 50% duty cycle
 800140a:	235a      	movs	r3, #90	@ 0x5a
 800140c:	0018      	movs	r0, r3
 800140e:	f000 fd37 	bl	8001e80 <sevSeg_setIntensity>

	// If this is the first snooze,
	if(!secondSnooze) {
 8001412:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <userAlarmBeep+0x160>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2201      	movs	r2, #1
 8001418:	4053      	eors	r3, r2
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	d008      	beq.n	8001432 <userAlarmBeep+0x152>

		// Start the snooze timer to trigger an interrupt after 10 minutes
		HAL_TIM_Base_Start_IT(timerSnooze);
 8001420:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <userAlarmBeep+0x164>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	0018      	movs	r0, r3
 8001426:	f003 ff63 	bl	80052f0 <HAL_TIM_Base_Start_IT>

		// Set flag
		secondSnooze = true;
 800142a:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <userAlarmBeep+0x160>)
 800142c:	2201      	movs	r2, #1
 800142e:	701a      	strb	r2, [r3, #0]
		 * in the top conditional, the secondSnooze is always true;
		 */
		secondSnooze = false;

	}
}
 8001430:	e002      	b.n	8001438 <userAlarmBeep+0x158>
		secondSnooze = false;
 8001432:	4b03      	ldr	r3, [pc, #12]	@ (8001440 <userAlarmBeep+0x160>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
}
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b003      	add	sp, #12
 800143e:	bd90      	pop	{r4, r7, pc}
 8001440:	20000225 	.word	0x20000225
 8001444:	20000048 	.word	0x20000048
 8001448:	0000fffc 	.word	0x0000fffc
 800144c:	20000044 	.word	0x20000044
 8001450:	00007ffe 	.word	0x00007ffe
 8001454:	080062e0 	.word	0x080062e0
 8001458:	20000010 	.word	0x20000010
 800145c:	20000228 	.word	0x20000228

08001460 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	0002      	movs	r2, r0
 8001468:	1dbb      	adds	r3, r7, #6
 800146a:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 800146c:	2208      	movs	r2, #8
 800146e:	1dbb      	adds	r3, r7, #6
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	4293      	cmp	r3, r2
 8001474:	d106      	bne.n	8001484 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 8001476:	230f      	movs	r3, #15
 8001478:	18fc      	adds	r4, r7, r3
 800147a:	f000 f859 	bl	8001530 <displayButtonISR>
 800147e:	0003      	movs	r3, r0
 8001480:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8001482:	e031      	b.n	80014e8 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8001484:	2204      	movs	r2, #4
 8001486:	1dbb      	adds	r3, r7, #6
 8001488:	881b      	ldrh	r3, [r3, #0]
 800148a:	4293      	cmp	r3, r2
 800148c:	d106      	bne.n	800149c <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 800148e:	230f      	movs	r3, #15
 8001490:	18fc      	adds	r4, r7, r3
 8001492:	f000 f875 	bl	8001580 <alarmEnableISR>
 8001496:	0003      	movs	r3, r0
 8001498:	7023      	strb	r3, [r4, #0]
}
 800149a:	e025      	b.n	80014e8 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 800149c:	2380      	movs	r3, #128	@ 0x80
 800149e:	021b      	lsls	r3, r3, #8
 80014a0:	1dba      	adds	r2, r7, #6
 80014a2:	8812      	ldrh	r2, [r2, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d106      	bne.n	80014b6 <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 80014a8:	230f      	movs	r3, #15
 80014aa:	18fc      	adds	r4, r7, r3
 80014ac:	f000 f8a2 	bl	80015f4 <alarmSetISR>
 80014b0:	0003      	movs	r3, r0
 80014b2:	7023      	strb	r3, [r4, #0]
}
 80014b4:	e018      	b.n	80014e8 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 80014b6:	2201      	movs	r2, #1
 80014b8:	1dbb      	adds	r3, r7, #6
 80014ba:	881b      	ldrh	r3, [r3, #0]
 80014bc:	4293      	cmp	r3, r2
 80014be:	d106      	bne.n	80014ce <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 80014c0:	230f      	movs	r3, #15
 80014c2:	18fc      	adds	r4, r7, r3
 80014c4:	f000 f952 	bl	800176c <hourSetISR>
 80014c8:	0003      	movs	r3, r0
 80014ca:	7023      	strb	r3, [r4, #0]
}
 80014cc:	e00c      	b.n	80014e8 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 80014ce:	2202      	movs	r2, #2
 80014d0:	1dbb      	adds	r3, r7, #6
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d106      	bne.n	80014e6 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 80014d8:	230f      	movs	r3, #15
 80014da:	18fc      	adds	r4, r7, r3
 80014dc:	f000 f972 	bl	80017c4 <minuteSetISR>
 80014e0:	0003      	movs	r3, r0
 80014e2:	7023      	strb	r3, [r4, #0]
}
 80014e4:	e000      	b.n	80014e8 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 80014e6:	46c0      	nop			@ (mov r8, r8)
}
 80014e8:	46c0      	nop			@ (mov r8, r8)
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b005      	add	sp, #20
 80014ee:	bd90      	pop	{r4, r7, pc}

080014f0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

	if((htim == timerSnooze) && (secondSnooze == true)) {
 80014f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d10c      	bne.n	800151c <HAL_TIM_PeriodElapsedCallback+0x2c>
 8001502:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d008      	beq.n	800151c <HAL_TIM_PeriodElapsedCallback+0x2c>

		HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2201      	movs	r2, #1
 8001510:	0011      	movs	r1, r2
 8001512:	0018      	movs	r0, r3
 8001514:	f001 f9f4 	bl	8002900 <HAL_GPIO_TogglePin>

		userAlarmBeep();
 8001518:	f7ff fee2 	bl	80012e0 <userAlarmBeep>

	}

}
 800151c:	46c0      	nop			@ (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	b002      	add	sp, #8
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000048 	.word	0x20000048
 8001528:	20000225 	.word	0x20000225
 800152c:	20000028 	.word	0x20000028

08001530 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8001536:	1dfb      	adds	r3, r7, #7
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 800153c:	f7ff fe52 	bl	80011e4 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8001540:	4b0d      	ldr	r3, [pc, #52]	@ (8001578 <displayButtonISR+0x48>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	001a      	movs	r2, r3
 8001546:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <displayButtonISR+0x4c>)
 8001548:	5c9b      	ldrb	r3, [r3, r2]
 800154a:	0018      	movs	r0, r3
 800154c:	f000 fc98 	bl	8001e80 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8001550:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <displayButtonISR+0x48>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d903      	bls.n	8001560 <displayButtonISR+0x30>
		displayToggle = 0;
 8001558:	4b07      	ldr	r3, [pc, #28]	@ (8001578 <displayButtonISR+0x48>)
 800155a:	2200      	movs	r2, #0
 800155c:	701a      	strb	r2, [r3, #0]
 800155e:	e005      	b.n	800156c <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8001560:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <displayButtonISR+0x48>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	b2da      	uxtb	r2, r3
 8001568:	4b03      	ldr	r3, [pc, #12]	@ (8001578 <displayButtonISR+0x48>)
 800156a:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 800156c:	1dfb      	adds	r3, r7, #7
 800156e:	781b      	ldrb	r3, [r3, #0]

}
 8001570:	0018      	movs	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	b002      	add	sp, #8
 8001576:	bd80      	pop	{r7, pc}
 8001578:	2000008c 	.word	0x2000008c
 800157c:	080062e0 	.word	0x080062e0

08001580 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 800158c:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <alarmEnableISR+0x68>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2201      	movs	r2, #1
 8001592:	4053      	eors	r3, r2
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00b      	beq.n	80015b2 <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 800159a:	4b14      	ldr	r3, [pc, #80]	@ (80015ec <alarmEnableISR+0x6c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2280      	movs	r2, #128	@ 0x80
 80015a0:	0151      	lsls	r1, r2, #5
 80015a2:	2201      	movs	r2, #1
 80015a4:	0018      	movs	r0, r3
 80015a6:	f001 f98e 	bl	80028c6 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 80015aa:	4b0f      	ldr	r3, [pc, #60]	@ (80015e8 <alarmEnableISR+0x68>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	701a      	strb	r2, [r3, #0]
 80015b0:	e010      	b.n	80015d4 <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 80015b2:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <alarmEnableISR+0x68>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 80015ba:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <alarmEnableISR+0x6c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2280      	movs	r2, #128	@ 0x80
 80015c0:	0151      	lsls	r1, r2, #5
 80015c2:	2200      	movs	r2, #0
 80015c4:	0018      	movs	r0, r3
 80015c6:	f001 f97e 	bl	80028c6 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 80015ca:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <alarmEnableISR+0x68>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	e000      	b.n	80015d4 <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 80015d2:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset snooze time
	secondSnooze = false;
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <alarmEnableISR+0x70>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]

	return halRet;
 80015da:	1dfb      	adds	r3, r7, #7
 80015dc:	781b      	ldrb	r3, [r3, #0]

}
 80015de:	0018      	movs	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b002      	add	sp, #8
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	46c0      	nop			@ (mov r8, r8)
 80015e8:	2000008d 	.word	0x2000008d
 80015ec:	2000000c 	.word	0x2000000c
 80015f0:	20000225 	.word	0x20000225

080015f4 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80015fa:	1c7b      	adds	r3, r7, #1
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for 3 seconds to see if alarm set button is still pressed
	 */

	// Delay for 3 * 1s intervals
	for(uint8_t i = 0; i < 3; i++) {
 8001600:	1dfb      	adds	r3, r7, #7
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
 8001606:	e01a      	b.n	800163e <alarmSetISR+0x4a>

		HAL_TIM_Base_Stop(timerDelay);
 8001608:	4b53      	ldr	r3, [pc, #332]	@ (8001758 <alarmSetISR+0x164>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	0018      	movs	r0, r3
 800160e:	f003 fe49 	bl	80052a4 <HAL_TIM_Base_Stop>
		timerDelay->Instance->CNT = 0;						// Reset timer base
 8001612:	4b51      	ldr	r3, [pc, #324]	@ (8001758 <alarmSetISR+0x164>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2200      	movs	r2, #0
 800161a:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 800161c:	4b4e      	ldr	r3, [pc, #312]	@ (8001758 <alarmSetISR+0x164>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	0018      	movs	r0, r3
 8001622:	f003 fdf3 	bl	800520c <HAL_TIM_Base_Start>
	//	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to

		do {

		} while(__HAL_TIM_GET_COUNTER(timerDelay) < (65535));
 8001626:	4b4c      	ldr	r3, [pc, #304]	@ (8001758 <alarmSetISR+0x164>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162e:	4a4b      	ldr	r2, [pc, #300]	@ (800175c <alarmSetISR+0x168>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d9f8      	bls.n	8001626 <alarmSetISR+0x32>
	for(uint8_t i = 0; i < 3; i++) {
 8001634:	1dfb      	adds	r3, r7, #7
 8001636:	781a      	ldrb	r2, [r3, #0]
 8001638:	1dfb      	adds	r3, r7, #7
 800163a:	3201      	adds	r2, #1
 800163c:	701a      	strb	r2, [r3, #0]
 800163e:	1dfb      	adds	r3, r7, #7
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b02      	cmp	r3, #2
 8001644:	d9e0      	bls.n	8001608 <alarmSetISR+0x14>
	}

	// If button is still pressed, we are in alarm set mode.
	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8001646:	4b46      	ldr	r3, [pc, #280]	@ (8001760 <alarmSetISR+0x16c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	0212      	lsls	r2, r2, #8
 800164e:	0011      	movs	r1, r2
 8001650:	0018      	movs	r0, r3
 8001652:	f001 f91b 	bl	800288c <HAL_GPIO_ReadPin>
 8001656:	1e03      	subs	r3, r0, #0
 8001658:	d102      	bne.n	8001660 <alarmSetISR+0x6c>
		alarmSetMode = true;
 800165a:	4b42      	ldr	r3, [pc, #264]	@ (8001764 <alarmSetISR+0x170>)
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]
//	do {
//
//	} while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET);

	// Reset Timer
	HAL_TIM_Base_Stop(timerDelay);
 8001660:	4b3d      	ldr	r3, [pc, #244]	@ (8001758 <alarmSetISR+0x164>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	0018      	movs	r0, r3
 8001666:	f003 fe1d 	bl	80052a4 <HAL_TIM_Base_Stop>
	timerDelay->Instance->CNT = 0;
 800166a:	4b3b      	ldr	r3, [pc, #236]	@ (8001758 <alarmSetISR+0x164>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2200      	movs	r2, #0
 8001672:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001674:	4b38      	ldr	r3, [pc, #224]	@ (8001758 <alarmSetISR+0x164>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	0018      	movs	r0, r3
 800167a:	f003 fdc7 	bl	800520c <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800167e:	4b36      	ldr	r3, [pc, #216]	@ (8001758 <alarmSetISR+0x164>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	801a      	strh	r2, [r3, #0]

	bool alarmSetButtonReset = false;
 800168a:	1cfb      	adds	r3, r7, #3
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {
 8001690:	4b34      	ldr	r3, [pc, #208]	@ (8001764 <alarmSetISR+0x170>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d055      	beq.n	8001744 <alarmSetISR+0x150>

		bool displayBlink = false;
 8001698:	1cbb      	adds	r3, r7, #2
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			// Check to make sure the user has released the set button from the initial hold
			if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_SET) {
 800169e:	4b30      	ldr	r3, [pc, #192]	@ (8001760 <alarmSetISR+0x16c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2280      	movs	r2, #128	@ 0x80
 80016a4:	0212      	lsls	r2, r2, #8
 80016a6:	0011      	movs	r1, r2
 80016a8:	0018      	movs	r0, r3
 80016aa:	f001 f8ef 	bl	800288c <HAL_GPIO_ReadPin>
 80016ae:	0003      	movs	r3, r0
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d102      	bne.n	80016ba <alarmSetISR+0xc6>
				alarmSetButtonReset = true;
 80016b4:	1cfb      	adds	r3, r7, #3
 80016b6:	2201      	movs	r2, #1
 80016b8:	701a      	strb	r2, [r3, #0]
			}

			updateAndDisplayAlarm();
 80016ba:	f7ff fdaf 	bl	800121c <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80016be:	4b26      	ldr	r3, [pc, #152]	@ (8001758 <alarmSetISR+0x164>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	1ad2      	subs	r2, r2, r3
 80016cc:	2380      	movs	r3, #128	@ 0x80
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d31b      	bcc.n	800170c <alarmSetISR+0x118>

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 80016d4:	1cbb      	adds	r3, r7, #2
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4a23      	ldr	r2, [pc, #140]	@ (8001768 <alarmSetISR+0x174>)
 80016da:	5cd3      	ldrb	r3, [r2, r3]
 80016dc:	0018      	movs	r0, r3
 80016de:	f000 fbcf 	bl	8001e80 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80016e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001758 <alarmSetISR+0x164>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	801a      	strh	r2, [r3, #0]
				displayBlink = !displayBlink;
 80016ee:	1cbb      	adds	r3, r7, #2
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	1e5a      	subs	r2, r3, #1
 80016f4:	4193      	sbcs	r3, r2
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2201      	movs	r2, #1
 80016fa:	4053      	eors	r3, r2
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	001a      	movs	r2, r3
 8001700:	1cbb      	adds	r3, r7, #2
 8001702:	701a      	strb	r2, [r3, #0]
 8001704:	781a      	ldrb	r2, [r3, #0]
 8001706:	2101      	movs	r1, #1
 8001708:	400a      	ands	r2, r1
 800170a:	701a      	strb	r2, [r3, #0]

			}

		}while((HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET)
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <alarmSetISR+0x16c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2280      	movs	r2, #128	@ 0x80
 8001712:	0212      	lsls	r2, r2, #8
 8001714:	0011      	movs	r1, r2
 8001716:	0018      	movs	r0, r3
 8001718:	f001 f8b8 	bl	800288c <HAL_GPIO_ReadPin>
 800171c:	1e03      	subs	r3, r0, #0
				|| !alarmSetButtonReset);
 800171e:	d1be      	bne.n	800169e <alarmSetISR+0xaa>
 8001720:	1cfb      	adds	r3, r7, #3
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2201      	movs	r2, #1
 8001726:	4053      	eors	r3, r2
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1b7      	bne.n	800169e <alarmSetISR+0xaa>

//		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 800172e:	235a      	movs	r3, #90	@ 0x5a
 8001730:	0018      	movs	r0, r3
 8001732:	f000 fba5 	bl	8001e80 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 8001736:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <alarmSetISR+0x164>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	0018      	movs	r0, r3
 800173c:	f003 fdb2 	bl	80052a4 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8001740:	f7ff fd50 	bl	80011e4 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8001744:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <alarmSetISR+0x170>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 800174a:	1c7b      	adds	r3, r7, #1
 800174c:	781b      	ldrb	r3, [r3, #0]

}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b002      	add	sp, #8
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			@ (mov r8, r8)
 8001758:	20000044 	.word	0x20000044
 800175c:	0000fffe 	.word	0x0000fffe
 8001760:	20000000 	.word	0x20000000
 8001764:	20000224 	.word	0x20000224
 8001768:	080062e0 	.word	0x080062e0

0800176c <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 8001772:	1dfb      	adds	r3, r7, #7
 8001774:	2200      	movs	r2, #0
 8001776:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001778:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <hourSetISR+0x48>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d002      	beq.n	8001786 <hourSetISR+0x1a>

		alarmHourInc();
 8001780:	f000 f87c 	bl	800187c <alarmHourInc>
 8001784:	e00f      	b.n	80017a6 <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 8001786:	f000 f8a9 	bl	80018dc <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800178a:	490b      	ldr	r1, [pc, #44]	@ (80017b8 <hourSetISR+0x4c>)
 800178c:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <hourSetISR+0x50>)
 800178e:	2200      	movs	r2, #0
 8001790:	0018      	movs	r0, r3
 8001792:	f002 fedf 	bl	8004554 <HAL_RTC_SetTime>


		updateAndDisplayTime();
 8001796:	f7ff fd25 	bl	80011e4 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800179a:	4a09      	ldr	r2, [pc, #36]	@ (80017c0 <hourSetISR+0x54>)
 800179c:	4906      	ldr	r1, [pc, #24]	@ (80017b8 <hourSetISR+0x4c>)
 800179e:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <hourSetISR+0x50>)
 80017a0:	0018      	movs	r0, r3
 80017a2:	f7ff f8e5 	bl	8000970 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80017a6:	1dfb      	adds	r3, r7, #7
 80017a8:	781b      	ldrb	r3, [r3, #0]

}
 80017aa:	0018      	movs	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b002      	add	sp, #8
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			@ (mov r8, r8)
 80017b4:	20000224 	.word	0x20000224
 80017b8:	20000090 	.word	0x20000090
 80017bc:	20000114 	.word	0x20000114
 80017c0:	200000a4 	.word	0x200000a4

080017c4 <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	@ 0x30
 80017c8:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 80017ca:	232f      	movs	r3, #47	@ 0x2f
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80017d2:	4b25      	ldr	r3, [pc, #148]	@ (8001868 <minuteSetISR+0xa4>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d002      	beq.n	80017e0 <minuteSetISR+0x1c>

		alarmMinuteInc();
 80017da:	f000 f8bf 	bl	800195c <alarmMinuteInc>
 80017de:	e03b      	b.n	8001858 <minuteSetISR+0x94>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 80017e0:	f000 f8dc 	bl	800199c <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80017e4:	4921      	ldr	r1, [pc, #132]	@ (800186c <minuteSetISR+0xa8>)
 80017e6:	4b22      	ldr	r3, [pc, #136]	@ (8001870 <minuteSetISR+0xac>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	0018      	movs	r0, r3
 80017ec:	f002 feb2 	bl	8004554 <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	0018      	movs	r0, r3
 80017f4:	2328      	movs	r3, #40	@ 0x28
 80017f6:	001a      	movs	r2, r3
 80017f8:	2100      	movs	r1, #0
 80017fa:	f004 fd1d 	bl	8006238 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80017fe:	2380      	movs	r3, #128	@ 0x80
 8001800:	005a      	lsls	r2, r3, #1
 8001802:	1d39      	adds	r1, r7, #4
 8001804:	481a      	ldr	r0, [pc, #104]	@ (8001870 <minuteSetISR+0xac>)
 8001806:	2300      	movs	r3, #0
 8001808:	f003 f9c8 	bl	8004b9c <HAL_RTC_GetAlarm>

		if(sAlarm.AlarmTime.Minutes>58) {
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	785b      	ldrb	r3, [r3, #1]
 8001810:	2b3a      	cmp	r3, #58	@ 0x3a
 8001812:	d903      	bls.n	800181c <minuteSetISR+0x58>
			sAlarm.AlarmTime.Minutes=0;
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	2200      	movs	r2, #0
 8001818:	705a      	strb	r2, [r3, #1]
 800181a:	e00d      	b.n	8001838 <minuteSetISR+0x74>
			//printf("Reset alarm time\n\r");
		} else {
			sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	785b      	ldrb	r3, [r3, #1]
 8001820:	3301      	adds	r3, #1
 8001822:	b2da      	uxtb	r2, r3
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001828:	e006      	b.n	8001838 <minuteSetISR+0x74>
			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 800182a:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <minuteSetISR+0xb0>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2201      	movs	r2, #1
 8001830:	0011      	movs	r1, r2
 8001832:	0018      	movs	r0, r3
 8001834:	f001 f864 	bl	8002900 <HAL_GPIO_TogglePin>
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001838:	1d39      	adds	r1, r7, #4
 800183a:	4b0d      	ldr	r3, [pc, #52]	@ (8001870 <minuteSetISR+0xac>)
 800183c:	2200      	movs	r2, #0
 800183e:	0018      	movs	r0, r3
 8001840:	f003 f86c 	bl	800491c <HAL_RTC_SetAlarm_IT>
 8001844:	1e03      	subs	r3, r0, #0
 8001846:	d1f0      	bne.n	800182a <minuteSetISR+0x66>
		}


		updateAndDisplayTime();
 8001848:	f7ff fccc 	bl	80011e4 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800184c:	4a0a      	ldr	r2, [pc, #40]	@ (8001878 <minuteSetISR+0xb4>)
 800184e:	4907      	ldr	r1, [pc, #28]	@ (800186c <minuteSetISR+0xa8>)
 8001850:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <minuteSetISR+0xac>)
 8001852:	0018      	movs	r0, r3
 8001854:	f7ff f88c 	bl	8000970 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 8001858:	232f      	movs	r3, #47	@ 0x2f
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	781b      	ldrb	r3, [r3, #0]
}
 800185e:	0018      	movs	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	b00c      	add	sp, #48	@ 0x30
 8001864:	bd80      	pop	{r7, pc}
 8001866:	46c0      	nop			@ (mov r8, r8)
 8001868:	20000224 	.word	0x20000224
 800186c:	20000090 	.word	0x20000090
 8001870:	20000114 	.word	0x20000114
 8001874:	20000028 	.word	0x20000028
 8001878:	200000a4 	.word	0x200000a4

0800187c <alarmHourInc>:

void alarmHourInc(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 8001880:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <alarmHourInc+0x5c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b0b      	cmp	r3, #11
 8001886:	d903      	bls.n	8001890 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 8001888:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <alarmHourInc+0x5c>)
 800188a:	2201      	movs	r2, #1
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e01e      	b.n	80018ce <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 8001890:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <alarmHourInc+0x5c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b0b      	cmp	r3, #11
 8001896:	d10e      	bne.n	80018b6 <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001898:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <alarmHourInc+0x5c>)
 800189a:	78db      	ldrb	r3, [r3, #3]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d103      	bne.n	80018a8 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80018a0:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <alarmHourInc+0x5c>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	70da      	strb	r2, [r3, #3]
 80018a6:	e002      	b.n	80018ae <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <alarmHourInc+0x5c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 80018ae:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <alarmHourInc+0x5c>)
 80018b0:	220c      	movs	r2, #12
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	e00b      	b.n	80018ce <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 80018b6:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <alarmHourInc+0x5c>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b0a      	cmp	r3, #10
 80018bc:	d806      	bhi.n	80018cc <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 80018be:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <alarmHourInc+0x5c>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	3301      	adds	r3, #1
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	4b04      	ldr	r3, [pc, #16]	@ (80018d8 <alarmHourInc+0x5c>)
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	e000      	b.n	80018ce <alarmHourInc+0x52>
	}
	else {
		__NOP();
 80018cc:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 80018ce:	f000 f8d5 	bl	8001a7c <updateRTCBackupReg>

}
 80018d2:	46c0      	nop			@ (mov r8, r8)
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200000a8 	.word	0x200000a8

080018dc <currHourInc>:

void currHourInc(void) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 80018e0:	4a1a      	ldr	r2, [pc, #104]	@ (800194c <currHourInc+0x70>)
 80018e2:	491b      	ldr	r1, [pc, #108]	@ (8001950 <currHourInc+0x74>)
 80018e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001954 <currHourInc+0x78>)
 80018e6:	0018      	movs	r0, r3
 80018e8:	f7ff f842 	bl	8000970 <getRTCTime>

	if(currTime.Hours >= 12) {
 80018ec:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <currHourInc+0x74>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b0b      	cmp	r3, #11
 80018f2:	d903      	bls.n	80018fc <currHourInc+0x20>
		currTime.Hours = 1;
 80018f4:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <currHourInc+0x74>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	701a      	strb	r2, [r3, #0]
 80018fa:	e01e      	b.n	800193a <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 80018fc:	4b14      	ldr	r3, [pc, #80]	@ (8001950 <currHourInc+0x74>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b0b      	cmp	r3, #11
 8001902:	d10e      	bne.n	8001922 <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <currHourInc+0x74>)
 8001906:	78db      	ldrb	r3, [r3, #3]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d103      	bne.n	8001914 <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 800190c:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <currHourInc+0x74>)
 800190e:	2201      	movs	r2, #1
 8001910:	70da      	strb	r2, [r3, #3]
 8001912:	e002      	b.n	800191a <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001914:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <currHourInc+0x74>)
 8001916:	2200      	movs	r2, #0
 8001918:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 800191a:	4b0d      	ldr	r3, [pc, #52]	@ (8001950 <currHourInc+0x74>)
 800191c:	220c      	movs	r2, #12
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	e00b      	b.n	800193a <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8001922:	4b0d      	ldr	r3, [pc, #52]	@ (8001958 <currHourInc+0x7c>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b0a      	cmp	r3, #10
 8001928:	d806      	bhi.n	8001938 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <currHourInc+0x74>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <currHourInc+0x74>)
 8001934:	701a      	strb	r2, [r3, #0]
 8001936:	e000      	b.n	800193a <currHourInc+0x5e>
	}
	else {
		__NOP();
 8001938:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 800193a:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <currHourInc+0x74>)
 800193c:	2200      	movs	r2, #0
 800193e:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <currHourInc+0x74>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]

}
 8001946:	46c0      	nop			@ (mov r8, r8)
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	200000a4 	.word	0x200000a4
 8001950:	20000090 	.word	0x20000090
 8001954:	20000114 	.word	0x20000114
 8001958:	200000a8 	.word	0x200000a8

0800195c <alarmMinuteInc>:

void alarmMinuteInc(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 8001960:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <alarmMinuteInc+0x3c>)
 8001962:	785b      	ldrb	r3, [r3, #1]
 8001964:	2b3a      	cmp	r3, #58	@ 0x3a
 8001966:	d905      	bls.n	8001974 <alarmMinuteInc+0x18>
		alarmHourInc();
 8001968:	f7ff ff88 	bl	800187c <alarmHourInc>
		userAlarmTime.Minutes = 0;
 800196c:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <alarmMinuteInc+0x3c>)
 800196e:	2200      	movs	r2, #0
 8001970:	705a      	strb	r2, [r3, #1]
 8001972:	e00b      	b.n	800198c <alarmMinuteInc+0x30>
	}
	else if(userAlarmTime.Minutes < 59) {
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <alarmMinuteInc+0x3c>)
 8001976:	785b      	ldrb	r3, [r3, #1]
 8001978:	2b3a      	cmp	r3, #58	@ 0x3a
 800197a:	d806      	bhi.n	800198a <alarmMinuteInc+0x2e>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <alarmMinuteInc+0x3c>)
 800197e:	785b      	ldrb	r3, [r3, #1]
 8001980:	3301      	adds	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b04      	ldr	r3, [pc, #16]	@ (8001998 <alarmMinuteInc+0x3c>)
 8001986:	705a      	strb	r2, [r3, #1]
 8001988:	e000      	b.n	800198c <alarmMinuteInc+0x30>
	}
	else {
		__NOP();
 800198a:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 800198c:	f000 f876 	bl	8001a7c <updateRTCBackupReg>

}
 8001990:	46c0      	nop			@ (mov r8, r8)
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			@ (mov r8, r8)
 8001998:	200000a8 	.word	0x200000a8

0800199c <currMinuteInc>:

void currMinuteInc(void) {
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 80019a0:	4a12      	ldr	r2, [pc, #72]	@ (80019ec <currMinuteInc+0x50>)
 80019a2:	4913      	ldr	r1, [pc, #76]	@ (80019f0 <currMinuteInc+0x54>)
 80019a4:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <currMinuteInc+0x58>)
 80019a6:	0018      	movs	r0, r3
 80019a8:	f7fe ffe2 	bl	8000970 <getRTCTime>

	// If current time is going to rollover,
	// increment the hour and reset the minute.
	if(currTime.Minutes >= 59) {
 80019ac:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <currMinuteInc+0x54>)
 80019ae:	785b      	ldrb	r3, [r3, #1]
 80019b0:	2b3a      	cmp	r3, #58	@ 0x3a
 80019b2:	d905      	bls.n	80019c0 <currMinuteInc+0x24>
		currHourInc();
 80019b4:	f7ff ff92 	bl	80018dc <currHourInc>
		currTime.Minutes = 0;
 80019b8:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <currMinuteInc+0x54>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	705a      	strb	r2, [r3, #1]
 80019be:	e00b      	b.n	80019d8 <currMinuteInc+0x3c>
	}
	else if(currTime.Minutes < 59) {
 80019c0:	4b0b      	ldr	r3, [pc, #44]	@ (80019f0 <currMinuteInc+0x54>)
 80019c2:	785b      	ldrb	r3, [r3, #1]
 80019c4:	2b3a      	cmp	r3, #58	@ 0x3a
 80019c6:	d806      	bhi.n	80019d6 <currMinuteInc+0x3a>
		currTime.Minutes = currTime.Minutes + 1;
 80019c8:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <currMinuteInc+0x54>)
 80019ca:	785b      	ldrb	r3, [r3, #1]
 80019cc:	3301      	adds	r3, #1
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <currMinuteInc+0x54>)
 80019d2:	705a      	strb	r2, [r3, #1]
 80019d4:	e000      	b.n	80019d8 <currMinuteInc+0x3c>
	}
	else {
		__NOP();
 80019d6:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 80019d8:	4b05      	ldr	r3, [pc, #20]	@ (80019f0 <currMinuteInc+0x54>)
 80019da:	2200      	movs	r2, #0
 80019dc:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 80019de:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <currMinuteInc+0x54>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]

}
 80019e4:	46c0      	nop			@ (mov r8, r8)
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	200000a4 	.word	0x200000a4
 80019f0:	20000090 	.word	0x20000090
 80019f4:	20000114 	.word	0x20000114

080019f8 <dispError>:

void dispError(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 80019fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001a70 <dispError+0x78>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	0018      	movs	r0, r3
 8001a04:	f003 fc4e 	bl	80052a4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001a08:	4b19      	ldr	r3, [pc, #100]	@ (8001a70 <dispError+0x78>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	f003 fbfd 	bl	800520c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001a12:	4b17      	ldr	r3, [pc, #92]	@ (8001a70 <dispError+0x78>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001a1c:	1cfb      	adds	r3, r7, #3
 8001a1e:	2200      	movs	r2, #0
 8001a20:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001a22:	4b13      	ldr	r3, [pc, #76]	@ (8001a70 <dispError+0x78>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	4a11      	ldr	r2, [pc, #68]	@ (8001a74 <dispError+0x7c>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d9f6      	bls.n	8001a22 <dispError+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 8001a34:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <dispError+0x80>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2280      	movs	r2, #128	@ 0x80
 8001a3a:	0152      	lsls	r2, r2, #5
 8001a3c:	0011      	movs	r1, r2
 8001a3e:	0018      	movs	r0, r3
 8001a40:	f000 ff5e 	bl	8002900 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8001a44:	4b0a      	ldr	r3, [pc, #40]	@ (8001a70 <dispError+0x78>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4c:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8001a4e:	1cfb      	adds	r3, r7, #3
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	1e5a      	subs	r2, r3, #1
 8001a54:	4193      	sbcs	r3, r2
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2201      	movs	r2, #1
 8001a5a:	4053      	eors	r3, r2
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	001a      	movs	r2, r3
 8001a60:	1cfb      	adds	r3, r7, #3
 8001a62:	701a      	strb	r2, [r3, #0]
 8001a64:	781a      	ldrb	r2, [r3, #0]
 8001a66:	2101      	movs	r1, #1
 8001a68:	400a      	ands	r2, r1
 8001a6a:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001a6c:	e7d9      	b.n	8001a22 <dispError+0x2a>
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	20000044 	.word	0x20000044
 8001a74:	00003ffe 	.word	0x00003ffe
 8001a78:	2000000c 	.word	0x2000000c

08001a7c <updateRTCBackupReg>:

	} while(1);

}

void updateRTCBackupReg(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8001a80:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <updateRTCBackupReg+0x40>)
 8001a82:	6819      	ldr	r1, [r3, #0]
 8001a84:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac0 <updateRTCBackupReg+0x44>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	001a      	movs	r2, r3
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <updateRTCBackupReg+0x48>)
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f003 fb2d 	bl	80050ec <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 8001a92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <updateRTCBackupReg+0x4c>)
 8001a94:	6819      	ldr	r1, [r3, #0]
 8001a96:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac0 <updateRTCBackupReg+0x44>)
 8001a98:	785b      	ldrb	r3, [r3, #1]
 8001a9a:	001a      	movs	r2, r3
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <updateRTCBackupReg+0x48>)
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f003 fb24 	bl	80050ec <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 8001aa4:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <updateRTCBackupReg+0x50>)
 8001aa6:	6819      	ldr	r1, [r3, #0]
 8001aa8:	4b05      	ldr	r3, [pc, #20]	@ (8001ac0 <updateRTCBackupReg+0x44>)
 8001aaa:	78db      	ldrb	r3, [r3, #3]
 8001aac:	001a      	movs	r2, r3
 8001aae:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <updateRTCBackupReg+0x48>)
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f003 fb1b 	bl	80050ec <HAL_RTCEx_BKUPWrite>

}
 8001ab6:	46c0      	nop			@ (mov r8, r8)
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	200000bc 	.word	0x200000bc
 8001ac0:	200000a8 	.word	0x200000a8
 8001ac4:	20000114 	.word	0x20000114
 8001ac8:	20000034 	.word	0x20000034
 8001acc:	20000038 	.word	0x20000038

08001ad0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad4:	b672      	cpsid	i
}
 8001ad6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ad8:	46c0      	nop			@ (mov r8, r8)
 8001ada:	e7fd      	b.n	8001ad8 <Error_Handler+0x8>

08001adc <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 8001adc:	b5b0      	push	{r4, r5, r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	0005      	movs	r5, r0
 8001ae4:	000c      	movs	r4, r1
 8001ae6:	0010      	movs	r0, r2
 8001ae8:	0019      	movs	r1, r3
 8001aea:	1dbb      	adds	r3, r7, #6
 8001aec:	1c2a      	adds	r2, r5, #0
 8001aee:	801a      	strh	r2, [r3, #0]
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	1c22      	adds	r2, r4, #0
 8001af4:	801a      	strh	r2, [r3, #0]
 8001af6:	1cbb      	adds	r3, r7, #2
 8001af8:	1c02      	adds	r2, r0, #0
 8001afa:	801a      	strh	r2, [r3, #0]
 8001afc:	003b      	movs	r3, r7
 8001afe:	1c0a      	adds	r2, r1, #0
 8001b00:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001b02:	4b7c      	ldr	r3, [pc, #496]	@ (8001cf4 <sevSeg_Init+0x218>)
 8001b04:	1dba      	adds	r2, r7, #6
 8001b06:	8812      	ldrh	r2, [r2, #0]
 8001b08:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001b0a:	4b7b      	ldr	r3, [pc, #492]	@ (8001cf8 <sevSeg_Init+0x21c>)
 8001b0c:	1d3a      	adds	r2, r7, #4
 8001b0e:	8812      	ldrh	r2, [r2, #0]
 8001b10:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001b12:	4b7a      	ldr	r3, [pc, #488]	@ (8001cfc <sevSeg_Init+0x220>)
 8001b14:	1cba      	adds	r2, r7, #2
 8001b16:	8812      	ldrh	r2, [r2, #0]
 8001b18:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001b1a:	4b79      	ldr	r3, [pc, #484]	@ (8001d00 <sevSeg_Init+0x224>)
 8001b1c:	003a      	movs	r2, r7
 8001b1e:	8812      	ldrh	r2, [r2, #0]
 8001b20:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001b22:	4a78      	ldr	r2, [pc, #480]	@ (8001d04 <sevSeg_Init+0x228>)
 8001b24:	2330      	movs	r3, #48	@ 0x30
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001b2c:	4a76      	ldr	r2, [pc, #472]	@ (8001d08 <sevSeg_Init+0x22c>)
 8001b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b30:	0010      	movs	r0, r2
 8001b32:	0019      	movs	r1, r3
 8001b34:	234c      	movs	r3, #76	@ 0x4c
 8001b36:	001a      	movs	r2, r3
 8001b38:	f004 fbaa 	bl	8006290 <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001b3c:	4b73      	ldr	r3, [pc, #460]	@ (8001d0c <sevSeg_Init+0x230>)
 8001b3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b40:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	e00b      	b.n	8001b60 <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b4e:	18d3      	adds	r3, r2, r3
 8001b50:	6819      	ldr	r1, [r3, #0]
 8001b52:	4b6f      	ldr	r3, [pc, #444]	@ (8001d10 <sevSeg_Init+0x234>)
 8001b54:	69fa      	ldr	r2, [r7, #28]
 8001b56:	0092      	lsls	r2, r2, #2
 8001b58:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	61fb      	str	r3, [r7, #28]
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	ddf0      	ble.n	8001b48 <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001b66:	4b6a      	ldr	r3, [pc, #424]	@ (8001d10 <sevSeg_Init+0x234>)
 8001b68:	6918      	ldr	r0, [r3, #16]
 8001b6a:	4b66      	ldr	r3, [pc, #408]	@ (8001d04 <sevSeg_Init+0x228>)
 8001b6c:	8819      	ldrh	r1, [r3, #0]
 8001b6e:	4b69      	ldr	r3, [pc, #420]	@ (8001d14 <sevSeg_Init+0x238>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	001a      	movs	r2, r3
 8001b74:	f000 fea7 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001b78:	4b65      	ldr	r3, [pc, #404]	@ (8001d10 <sevSeg_Init+0x234>)
 8001b7a:	6918      	ldr	r0, [r3, #16]
 8001b7c:	4b61      	ldr	r3, [pc, #388]	@ (8001d04 <sevSeg_Init+0x228>)
 8001b7e:	8819      	ldrh	r1, [r3, #0]
 8001b80:	4b64      	ldr	r3, [pc, #400]	@ (8001d14 <sevSeg_Init+0x238>)
 8001b82:	785b      	ldrb	r3, [r3, #1]
 8001b84:	001a      	movs	r2, r3
 8001b86:	f000 fe9e 	bl	80028c6 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001b8a:	4b61      	ldr	r3, [pc, #388]	@ (8001d10 <sevSeg_Init+0x234>)
 8001b8c:	6898      	ldr	r0, [r3, #8]
 8001b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8001cfc <sevSeg_Init+0x220>)
 8001b90:	8819      	ldrh	r1, [r3, #0]
 8001b92:	4b60      	ldr	r3, [pc, #384]	@ (8001d14 <sevSeg_Init+0x238>)
 8001b94:	785b      	ldrb	r3, [r3, #1]
 8001b96:	001a      	movs	r2, r3
 8001b98:	f000 fe95 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001b9c:	4b5c      	ldr	r3, [pc, #368]	@ (8001d10 <sevSeg_Init+0x234>)
 8001b9e:	6898      	ldr	r0, [r3, #8]
 8001ba0:	4b56      	ldr	r3, [pc, #344]	@ (8001cfc <sevSeg_Init+0x220>)
 8001ba2:	8819      	ldrh	r1, [r3, #0]
 8001ba4:	4b5b      	ldr	r3, [pc, #364]	@ (8001d14 <sevSeg_Init+0x238>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	001a      	movs	r2, r3
 8001baa:	f000 fe8c 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8001bae:	4b58      	ldr	r3, [pc, #352]	@ (8001d10 <sevSeg_Init+0x234>)
 8001bb0:	68d8      	ldr	r0, [r3, #12]
 8001bb2:	4b53      	ldr	r3, [pc, #332]	@ (8001d00 <sevSeg_Init+0x224>)
 8001bb4:	8819      	ldrh	r1, [r3, #0]
 8001bb6:	4b57      	ldr	r3, [pc, #348]	@ (8001d14 <sevSeg_Init+0x238>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	001a      	movs	r2, r3
 8001bbc:	f000 fe83 	bl	80028c6 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 8001bc0:	2032      	movs	r0, #50	@ 0x32
 8001bc2:	f000 f95d 	bl	8001e80 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8001bc6:	2308      	movs	r3, #8
 8001bc8:	18fb      	adds	r3, r7, r3
 8001bca:	4a53      	ldr	r2, [pc, #332]	@ (8001d18 <sevSeg_Init+0x23c>)
 8001bcc:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001bce:	2300      	movs	r3, #0
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e038      	b.n	8001c46 <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 8001bd4:	231b      	movs	r3, #27
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	2208      	movs	r2, #8
 8001bda:	18b9      	adds	r1, r7, r2
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	188a      	adds	r2, r1, r2
 8001be0:	7812      	ldrb	r2, [r2, #0]
 8001be2:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	e027      	b.n	8001c3a <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001bea:	4b49      	ldr	r3, [pc, #292]	@ (8001d10 <sevSeg_Init+0x234>)
 8001bec:	6818      	ldr	r0, [r3, #0]
 8001bee:	4b41      	ldr	r3, [pc, #260]	@ (8001cf4 <sevSeg_Init+0x218>)
 8001bf0:	8819      	ldrh	r1, [r3, #0]
 8001bf2:	241b      	movs	r4, #27
 8001bf4:	193b      	adds	r3, r7, r4
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	4a45      	ldr	r2, [pc, #276]	@ (8001d14 <sevSeg_Init+0x238>)
 8001bfe:	5cd3      	ldrb	r3, [r2, r3]
 8001c00:	001a      	movs	r2, r3
 8001c02:	f000 fe60 	bl	80028c6 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001c06:	4b42      	ldr	r3, [pc, #264]	@ (8001d10 <sevSeg_Init+0x234>)
 8001c08:	6858      	ldr	r0, [r3, #4]
 8001c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001cf8 <sevSeg_Init+0x21c>)
 8001c0c:	8819      	ldrh	r1, [r3, #0]
 8001c0e:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <sevSeg_Init+0x238>)
 8001c10:	785b      	ldrb	r3, [r3, #1]
 8001c12:	001a      	movs	r2, r3
 8001c14:	f000 fe57 	bl	80028c6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001c18:	4b3d      	ldr	r3, [pc, #244]	@ (8001d10 <sevSeg_Init+0x234>)
 8001c1a:	6858      	ldr	r0, [r3, #4]
 8001c1c:	4b36      	ldr	r3, [pc, #216]	@ (8001cf8 <sevSeg_Init+0x21c>)
 8001c1e:	8819      	ldrh	r1, [r3, #0]
 8001c20:	4b3c      	ldr	r3, [pc, #240]	@ (8001d14 <sevSeg_Init+0x238>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	001a      	movs	r2, r3
 8001c26:	f000 fe4e 	bl	80028c6 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001c2a:	193b      	adds	r3, r7, r4
 8001c2c:	193a      	adds	r2, r7, r4
 8001c2e:	7812      	ldrb	r2, [r2, #0]
 8001c30:	0852      	lsrs	r2, r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	3301      	adds	r3, #1
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	2b07      	cmp	r3, #7
 8001c3e:	ddd4      	ble.n	8001bea <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	3301      	adds	r3, #1
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	ddc3      	ble.n	8001bd4 <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001c4c:	4b30      	ldr	r3, [pc, #192]	@ (8001d10 <sevSeg_Init+0x234>)
 8001c4e:	6898      	ldr	r0, [r3, #8]
 8001c50:	4b2a      	ldr	r3, [pc, #168]	@ (8001cfc <sevSeg_Init+0x220>)
 8001c52:	8819      	ldrh	r1, [r3, #0]
 8001c54:	4b2f      	ldr	r3, [pc, #188]	@ (8001d14 <sevSeg_Init+0x238>)
 8001c56:	785b      	ldrb	r3, [r3, #1]
 8001c58:	001a      	movs	r2, r3
 8001c5a:	f000 fe34 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d10 <sevSeg_Init+0x234>)
 8001c60:	6898      	ldr	r0, [r3, #8]
 8001c62:	4b26      	ldr	r3, [pc, #152]	@ (8001cfc <sevSeg_Init+0x220>)
 8001c64:	8819      	ldrh	r1, [r3, #0]
 8001c66:	4b2b      	ldr	r3, [pc, #172]	@ (8001d14 <sevSeg_Init+0x238>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	001a      	movs	r2, r3
 8001c6c:	f000 fe2b 	bl	80028c6 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c72:	0018      	movs	r0, r3
 8001c74:	f003 fb16 	bl	80052a4 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f003 fac6 	bl	800520c <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c86:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8001c88:	46c0      	nop			@ (mov r8, r8)
 8001c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1ad2      	subs	r2, r2, r3
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	01db      	lsls	r3, r3, #7
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d3f6      	bcc.n	8001c8a <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f003 fb00 	bl	80052a4 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <sevSeg_Init+0x234>)
 8001ca6:	6918      	ldr	r0, [r3, #16]
 8001ca8:	4b16      	ldr	r3, [pc, #88]	@ (8001d04 <sevSeg_Init+0x228>)
 8001caa:	8819      	ldrh	r1, [r3, #0]
 8001cac:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <sevSeg_Init+0x238>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	001a      	movs	r2, r3
 8001cb2:	f000 fe08 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001cb6:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <sevSeg_Init+0x234>)
 8001cb8:	6918      	ldr	r0, [r3, #16]
 8001cba:	4b12      	ldr	r3, [pc, #72]	@ (8001d04 <sevSeg_Init+0x228>)
 8001cbc:	8819      	ldrh	r1, [r3, #0]
 8001cbe:	4b15      	ldr	r3, [pc, #84]	@ (8001d14 <sevSeg_Init+0x238>)
 8001cc0:	785b      	ldrb	r3, [r3, #1]
 8001cc2:	001a      	movs	r2, r3
 8001cc4:	f000 fdff 	bl	80028c6 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001cc8:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <sevSeg_Init+0x234>)
 8001cca:	6898      	ldr	r0, [r3, #8]
 8001ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cfc <sevSeg_Init+0x220>)
 8001cce:	8819      	ldrh	r1, [r3, #0]
 8001cd0:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <sevSeg_Init+0x238>)
 8001cd2:	785b      	ldrb	r3, [r3, #1]
 8001cd4:	001a      	movs	r2, r3
 8001cd6:	f000 fdf6 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001cda:	4b0d      	ldr	r3, [pc, #52]	@ (8001d10 <sevSeg_Init+0x234>)
 8001cdc:	6898      	ldr	r0, [r3, #8]
 8001cde:	4b07      	ldr	r3, [pc, #28]	@ (8001cfc <sevSeg_Init+0x220>)
 8001ce0:	8819      	ldrh	r1, [r3, #0]
 8001ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <sevSeg_Init+0x238>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	001a      	movs	r2, r3
 8001ce8:	f000 fded 	bl	80028c6 <HAL_GPIO_WritePin>

}
 8001cec:	46c0      	nop			@ (mov r8, r8)
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	b008      	add	sp, #32
 8001cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8001cf4:	2000023c 	.word	0x2000023c
 8001cf8:	2000023e 	.word	0x2000023e
 8001cfc:	20000240 	.word	0x20000240
 8001d00:	20000242 	.word	0x20000242
 8001d04:	20000244 	.word	0x20000244
 8001d08:	20000248 	.word	0x20000248
 8001d0c:	20000294 	.word	0x20000294
 8001d10:	2000004c 	.word	0x2000004c
 8001d14:	20000060 	.word	0x20000060
 8001d18:	471d3700 	.word	0x471d3700

08001d1c <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001d1c:	b590      	push	{r4, r7, lr}
 8001d1e:	b087      	sub	sp, #28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	210a      	movs	r1, #10
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f7fe f9ea 	bl	8000104 <__udivsi3>
 8001d30:	0003      	movs	r3, r0
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	2408      	movs	r4, #8
 8001d36:	193b      	adds	r3, r7, r4
 8001d38:	701a      	strb	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	210a      	movs	r1, #10
 8001d40:	0018      	movs	r0, r3
 8001d42:	f7fe fa65 	bl	8000210 <__aeabi_uidivmod>
 8001d46:	000b      	movs	r3, r1
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	193b      	adds	r3, r7, r4
 8001d4c:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001d52:	210a      	movs	r1, #10
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7fe f9d5 	bl	8000104 <__udivsi3>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	193b      	adds	r3, r7, r4
 8001d60:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001d66:	210a      	movs	r1, #10
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f7fe fa51 	bl	8000210 <__aeabi_uidivmod>
 8001d6e:	000b      	movs	r3, r1
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	193b      	adds	r3, r7, r4
 8001d74:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8001d76:	2116      	movs	r1, #22
 8001d78:	187b      	adds	r3, r7, r1
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	78db      	ldrb	r3, [r3, #3]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d102      	bne.n	8001d8c <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 8001d86:	187b      	adds	r3, r7, r1
 8001d88:	2202      	movs	r2, #2
 8001d8a:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	e04f      	b.n	8001e32 <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001d92:	2308      	movs	r3, #8
 8001d94:	18fa      	adds	r2, r7, r3
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	18d3      	adds	r3, r2, r3
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	0019      	movs	r1, r3
 8001d9e:	2417      	movs	r4, #23
 8001da0:	193b      	adds	r3, r7, r4
 8001da2:	4a30      	ldr	r2, [pc, #192]	@ (8001e64 <sevSeg_updateDigits+0x148>)
 8001da4:	5c52      	ldrb	r2, [r2, r1]
 8001da6:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d110      	bne.n	8001dd0 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	210a      	movs	r1, #10
 8001db4:	0018      	movs	r0, r3
 8001db6:	f7fe f9a5 	bl	8000104 <__udivsi3>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	001a      	movs	r2, r3
 8001dc0:	2316      	movs	r3, #22
 8001dc2:	18fb      	adds	r3, r7, r3
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	18d2      	adds	r2, r2, r3
 8001dc8:	193b      	adds	r3, r7, r4
 8001dca:	4927      	ldr	r1, [pc, #156]	@ (8001e68 <sevSeg_updateDigits+0x14c>)
 8001dcc:	5c8a      	ldrb	r2, [r1, r2]
 8001dce:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	e027      	b.n	8001e26 <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001dd6:	4b25      	ldr	r3, [pc, #148]	@ (8001e6c <sevSeg_updateDigits+0x150>)
 8001dd8:	6818      	ldr	r0, [r3, #0]
 8001dda:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <sevSeg_updateDigits+0x154>)
 8001ddc:	8819      	ldrh	r1, [r3, #0]
 8001dde:	2417      	movs	r4, #23
 8001de0:	193b      	adds	r3, r7, r4
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2201      	movs	r2, #1
 8001de6:	4013      	ands	r3, r2
 8001de8:	4a22      	ldr	r2, [pc, #136]	@ (8001e74 <sevSeg_updateDigits+0x158>)
 8001dea:	5cd3      	ldrb	r3, [r2, r3]
 8001dec:	001a      	movs	r2, r3
 8001dee:	f000 fd6a 	bl	80028c6 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001df2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e6c <sevSeg_updateDigits+0x150>)
 8001df4:	6858      	ldr	r0, [r3, #4]
 8001df6:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <sevSeg_updateDigits+0x15c>)
 8001df8:	8819      	ldrh	r1, [r3, #0]
 8001dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001e74 <sevSeg_updateDigits+0x158>)
 8001dfc:	785b      	ldrb	r3, [r3, #1]
 8001dfe:	001a      	movs	r2, r3
 8001e00:	f000 fd61 	bl	80028c6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001e04:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <sevSeg_updateDigits+0x150>)
 8001e06:	6858      	ldr	r0, [r3, #4]
 8001e08:	4b1b      	ldr	r3, [pc, #108]	@ (8001e78 <sevSeg_updateDigits+0x15c>)
 8001e0a:	8819      	ldrh	r1, [r3, #0]
 8001e0c:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <sevSeg_updateDigits+0x158>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	001a      	movs	r2, r3
 8001e12:	f000 fd58 	bl	80028c6 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001e16:	193b      	adds	r3, r7, r4
 8001e18:	193a      	adds	r2, r7, r4
 8001e1a:	7812      	ldrb	r2, [r2, #0]
 8001e1c:	0852      	lsrs	r2, r2, #1
 8001e1e:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	3301      	adds	r3, #1
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2b07      	cmp	r3, #7
 8001e2a:	ddd4      	ble.n	8001dd6 <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	2b03      	cmp	r3, #3
 8001e36:	ddac      	ble.n	8001d92 <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <sevSeg_updateDigits+0x150>)
 8001e3a:	6898      	ldr	r0, [r3, #8]
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e7c <sevSeg_updateDigits+0x160>)
 8001e3e:	8819      	ldrh	r1, [r3, #0]
 8001e40:	4b0c      	ldr	r3, [pc, #48]	@ (8001e74 <sevSeg_updateDigits+0x158>)
 8001e42:	785b      	ldrb	r3, [r3, #1]
 8001e44:	001a      	movs	r2, r3
 8001e46:	f000 fd3e 	bl	80028c6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001e4a:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <sevSeg_updateDigits+0x150>)
 8001e4c:	6898      	ldr	r0, [r3, #8]
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <sevSeg_updateDigits+0x160>)
 8001e50:	8819      	ldrh	r1, [r3, #0]
 8001e52:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <sevSeg_updateDigits+0x158>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	001a      	movs	r2, r3
 8001e58:	f000 fd35 	bl	80028c6 <HAL_GPIO_WritePin>

	return;
 8001e5c:	46c0      	nop			@ (mov r8, r8)

}
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b007      	add	sp, #28
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	080062e4 	.word	0x080062e4
 8001e68:	080062f0 	.word	0x080062f0
 8001e6c:	2000004c 	.word	0x2000004c
 8001e70:	2000023c 	.word	0x2000023c
 8001e74:	20000060 	.word	0x20000060
 8001e78:	2000023e 	.word	0x2000023e
 8001e7c:	20000240 	.word	0x20000240

08001e80 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	0002      	movs	r2, r0
 8001e88:	1dbb      	adds	r3, r7, #6
 8001e8a:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8001e8c:	4b20      	ldr	r3, [pc, #128]	@ (8001f10 <sevSeg_setIntensity+0x90>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d105      	bne.n	8001ea0 <sevSeg_setIntensity+0x20>
 8001e94:	4b1f      	ldr	r3, [pc, #124]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	1dba      	adds	r2, r7, #6
 8001e9a:	8812      	ldrh	r2, [r2, #0]
 8001e9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e9e:	e02c      	b.n	8001efa <sevSeg_setIntensity+0x7a>
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <sevSeg_setIntensity+0x90>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b04      	cmp	r3, #4
 8001ea6:	d105      	bne.n	8001eb4 <sevSeg_setIntensity+0x34>
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	1dbb      	adds	r3, r7, #6
 8001eae:	881b      	ldrh	r3, [r3, #0]
 8001eb0:	6393      	str	r3, [r2, #56]	@ 0x38
 8001eb2:	e022      	b.n	8001efa <sevSeg_setIntensity+0x7a>
 8001eb4:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <sevSeg_setIntensity+0x90>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d105      	bne.n	8001ec8 <sevSeg_setIntensity+0x48>
 8001ebc:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	1dbb      	adds	r3, r7, #6
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001ec6:	e018      	b.n	8001efa <sevSeg_setIntensity+0x7a>
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <sevSeg_setIntensity+0x90>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b0c      	cmp	r3, #12
 8001ece:	d105      	bne.n	8001edc <sevSeg_setIntensity+0x5c>
 8001ed0:	4b10      	ldr	r3, [pc, #64]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	1dbb      	adds	r3, r7, #6
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	e00e      	b.n	8001efa <sevSeg_setIntensity+0x7a>
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <sevSeg_setIntensity+0x90>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b10      	cmp	r3, #16
 8001ee2:	d105      	bne.n	8001ef0 <sevSeg_setIntensity+0x70>
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	1dbb      	adds	r3, r7, #6
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eee:	e004      	b.n	8001efa <sevSeg_setIntensity+0x7a>
 8001ef0:	4b08      	ldr	r3, [pc, #32]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	1dbb      	adds	r3, r7, #6
 8001ef6:	881b      	ldrh	r3, [r3, #0]
 8001ef8:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8001efa:	4b05      	ldr	r3, [pc, #20]	@ (8001f10 <sevSeg_setIntensity+0x90>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <sevSeg_setIntensity+0x94>)
 8001f00:	0011      	movs	r1, r2
 8001f02:	0018      	movs	r0, r3
 8001f04:	f003 face 	bl	80054a4 <HAL_TIM_PWM_Start>

}
 8001f08:	46c0      	nop			@ (mov r8, r8)
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b002      	add	sp, #8
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000294 	.word	0x20000294
 8001f14:	20000248 	.word	0x20000248

08001f18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1e:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <HAL_MspInit+0x54>)
 8001f20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f22:	4b12      	ldr	r3, [pc, #72]	@ (8001f6c <HAL_MspInit+0x54>)
 8001f24:	2101      	movs	r1, #1
 8001f26:	430a      	orrs	r2, r1
 8001f28:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <HAL_MspInit+0x54>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4013      	ands	r3, r2
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f36:	4b0d      	ldr	r3, [pc, #52]	@ (8001f6c <HAL_MspInit+0x54>)
 8001f38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f6c <HAL_MspInit+0x54>)
 8001f3c:	2180      	movs	r1, #128	@ 0x80
 8001f3e:	0549      	lsls	r1, r1, #21
 8001f40:	430a      	orrs	r2, r1
 8001f42:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f44:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <HAL_MspInit+0x54>)
 8001f46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f48:	2380      	movs	r3, #128	@ 0x80
 8001f4a:	055b      	lsls	r3, r3, #21
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2100      	movs	r1, #0
 8001f56:	2004      	movs	r0, #4
 8001f58:	f000 fb02 	bl	8002560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f5c:	2004      	movs	r0, #4
 8001f5e:	f000 fb14 	bl	800258a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b002      	add	sp, #8
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			@ (mov r8, r8)
 8001f6c:	40021000 	.word	0x40021000

08001f70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f70:	b590      	push	{r4, r7, lr}
 8001f72:	b095      	sub	sp, #84	@ 0x54
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	233c      	movs	r3, #60	@ 0x3c
 8001f7a:	18fb      	adds	r3, r7, r3
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	2314      	movs	r3, #20
 8001f80:	001a      	movs	r2, r3
 8001f82:	2100      	movs	r1, #0
 8001f84:	f004 f958 	bl	8006238 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f88:	2414      	movs	r4, #20
 8001f8a:	193b      	adds	r3, r7, r4
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	2328      	movs	r3, #40	@ 0x28
 8001f90:	001a      	movs	r2, r3
 8001f92:	2100      	movs	r1, #0
 8001f94:	f004 f950 	bl	8006238 <memset>
  if(hi2c->Instance==I2C1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a22      	ldr	r2, [pc, #136]	@ (8002028 <HAL_I2C_MspInit+0xb8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d13d      	bne.n	800201e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fa2:	193b      	adds	r3, r7, r4
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fa8:	193b      	adds	r3, r7, r4
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fae:	193b      	adds	r3, r7, r4
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f002 f83b 	bl	800402c <HAL_RCCEx_PeriphCLKConfig>
 8001fb6:	1e03      	subs	r3, r0, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001fba:	f7ff fd89 	bl	8001ad0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800202c <HAL_I2C_MspInit+0xbc>)
 8001fc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800202c <HAL_I2C_MspInit+0xbc>)
 8001fc4:	2102      	movs	r1, #2
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fca:	4b18      	ldr	r3, [pc, #96]	@ (800202c <HAL_I2C_MspInit+0xbc>)
 8001fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fce:	2202      	movs	r2, #2
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fd6:	213c      	movs	r1, #60	@ 0x3c
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	22c0      	movs	r2, #192	@ 0xc0
 8001fdc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fde:	187b      	adds	r3, r7, r1
 8001fe0:	2212      	movs	r2, #18
 8001fe2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	187b      	adds	r3, r7, r1
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fea:	187b      	adds	r3, r7, r1
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001ff0:	187b      	adds	r3, r7, r1
 8001ff2:	2206      	movs	r2, #6
 8001ff4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff6:	187b      	adds	r3, r7, r1
 8001ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8002030 <HAL_I2C_MspInit+0xc0>)
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	0010      	movs	r0, r2
 8001ffe:	f000 fae1 	bl	80025c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002002:	4b0a      	ldr	r3, [pc, #40]	@ (800202c <HAL_I2C_MspInit+0xbc>)
 8002004:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <HAL_I2C_MspInit+0xbc>)
 8002008:	2180      	movs	r1, #128	@ 0x80
 800200a:	0389      	lsls	r1, r1, #14
 800200c:	430a      	orrs	r2, r1
 800200e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002010:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_I2C_MspInit+0xbc>)
 8002012:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	039b      	lsls	r3, r3, #14
 8002018:	4013      	ands	r3, r2
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	46bd      	mov	sp, r7
 8002022:	b015      	add	sp, #84	@ 0x54
 8002024:	bd90      	pop	{r4, r7, pc}
 8002026:	46c0      	nop			@ (mov r8, r8)
 8002028:	40005400 	.word	0x40005400
 800202c:	40021000 	.word	0x40021000
 8002030:	50000400 	.word	0x50000400

08002034 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b08f      	sub	sp, #60	@ 0x3c
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800203c:	2410      	movs	r4, #16
 800203e:	193b      	adds	r3, r7, r4
 8002040:	0018      	movs	r0, r3
 8002042:	2328      	movs	r3, #40	@ 0x28
 8002044:	001a      	movs	r2, r3
 8002046:	2100      	movs	r1, #0
 8002048:	f004 f8f6 	bl	8006238 <memset>
  if(hrtc->Instance==RTC)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a19      	ldr	r2, [pc, #100]	@ (80020b8 <HAL_RTC_MspInit+0x84>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d12c      	bne.n	80020b0 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002056:	193b      	adds	r3, r7, r4
 8002058:	2280      	movs	r2, #128	@ 0x80
 800205a:	0292      	lsls	r2, r2, #10
 800205c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800205e:	193b      	adds	r3, r7, r4
 8002060:	2280      	movs	r2, #128	@ 0x80
 8002062:	0052      	lsls	r2, r2, #1
 8002064:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002066:	193b      	adds	r3, r7, r4
 8002068:	0018      	movs	r0, r3
 800206a:	f001 ffdf 	bl	800402c <HAL_RCCEx_PeriphCLKConfig>
 800206e:	1e03      	subs	r3, r0, #0
 8002070:	d001      	beq.n	8002076 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002072:	f7ff fd2d 	bl	8001ad0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_RTC_MspInit+0x88>)
 8002078:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800207a:	4b10      	ldr	r3, [pc, #64]	@ (80020bc <HAL_RTC_MspInit+0x88>)
 800207c:	2180      	movs	r1, #128	@ 0x80
 800207e:	0209      	lsls	r1, r1, #8
 8002080:	430a      	orrs	r2, r1
 8002082:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002084:	4b0d      	ldr	r3, [pc, #52]	@ (80020bc <HAL_RTC_MspInit+0x88>)
 8002086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <HAL_RTC_MspInit+0x88>)
 800208a:	2180      	movs	r1, #128	@ 0x80
 800208c:	00c9      	lsls	r1, r1, #3
 800208e:	430a      	orrs	r2, r1
 8002090:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002092:	4b0a      	ldr	r3, [pc, #40]	@ (80020bc <HAL_RTC_MspInit+0x88>)
 8002094:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002096:	2380      	movs	r3, #128	@ 0x80
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	4013      	ands	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80020a0:	2200      	movs	r2, #0
 80020a2:	2100      	movs	r1, #0
 80020a4:	2002      	movs	r0, #2
 80020a6:	f000 fa5b 	bl	8002560 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80020aa:	2002      	movs	r0, #2
 80020ac:	f000 fa6d 	bl	800258a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80020b0:	46c0      	nop			@ (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b00f      	add	sp, #60	@ 0x3c
 80020b6:	bd90      	pop	{r4, r7, pc}
 80020b8:	40002800 	.word	0x40002800
 80020bc:	40021000 	.word	0x40021000

080020c0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	2380      	movs	r3, #128	@ 0x80
 80020ce:	05db      	lsls	r3, r3, #23
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d10b      	bne.n	80020ec <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020d4:	4b07      	ldr	r3, [pc, #28]	@ (80020f4 <HAL_TIM_PWM_MspInit+0x34>)
 80020d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_TIM_PWM_MspInit+0x34>)
 80020da:	2101      	movs	r1, #1
 80020dc:	430a      	orrs	r2, r1
 80020de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020e0:	4b04      	ldr	r3, [pc, #16]	@ (80020f4 <HAL_TIM_PWM_MspInit+0x34>)
 80020e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020e4:	2201      	movs	r2, #1
 80020e6:	4013      	ands	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80020ec:	46c0      	nop			@ (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b004      	add	sp, #16
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000

080020f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a18      	ldr	r2, [pc, #96]	@ (8002168 <HAL_TIM_Base_MspInit+0x70>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d10e      	bne.n	8002128 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800210a:	4b18      	ldr	r3, [pc, #96]	@ (800216c <HAL_TIM_Base_MspInit+0x74>)
 800210c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800210e:	4b17      	ldr	r3, [pc, #92]	@ (800216c <HAL_TIM_Base_MspInit+0x74>)
 8002110:	2180      	movs	r1, #128	@ 0x80
 8002112:	0209      	lsls	r1, r1, #8
 8002114:	430a      	orrs	r2, r1
 8002116:	641a      	str	r2, [r3, #64]	@ 0x40
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HAL_TIM_Base_MspInit+0x74>)
 800211a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800211c:	2380      	movs	r3, #128	@ 0x80
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	4013      	ands	r3, r2
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002126:	e01a      	b.n	800215e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM16)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a10      	ldr	r2, [pc, #64]	@ (8002170 <HAL_TIM_Base_MspInit+0x78>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d115      	bne.n	800215e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002132:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <HAL_TIM_Base_MspInit+0x74>)
 8002134:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002136:	4b0d      	ldr	r3, [pc, #52]	@ (800216c <HAL_TIM_Base_MspInit+0x74>)
 8002138:	2180      	movs	r1, #128	@ 0x80
 800213a:	0289      	lsls	r1, r1, #10
 800213c:	430a      	orrs	r2, r1
 800213e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002140:	4b0a      	ldr	r3, [pc, #40]	@ (800216c <HAL_TIM_Base_MspInit+0x74>)
 8002142:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002144:	2380      	movs	r3, #128	@ 0x80
 8002146:	029b      	lsls	r3, r3, #10
 8002148:	4013      	ands	r3, r2
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	2015      	movs	r0, #21
 8002154:	f000 fa04 	bl	8002560 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002158:	2015      	movs	r0, #21
 800215a:	f000 fa16 	bl	800258a <HAL_NVIC_EnableIRQ>
}
 800215e:	46c0      	nop			@ (mov r8, r8)
 8002160:	46bd      	mov	sp, r7
 8002162:	b004      	add	sp, #16
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	40002000 	.word	0x40002000
 800216c:	40021000 	.word	0x40021000
 8002170:	40014400 	.word	0x40014400

08002174 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002174:	b590      	push	{r4, r7, lr}
 8002176:	b089      	sub	sp, #36	@ 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217c:	240c      	movs	r4, #12
 800217e:	193b      	adds	r3, r7, r4
 8002180:	0018      	movs	r0, r3
 8002182:	2314      	movs	r3, #20
 8002184:	001a      	movs	r2, r3
 8002186:	2100      	movs	r1, #0
 8002188:	f004 f856 	bl	8006238 <memset>
  if(htim->Instance==TIM2)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	2380      	movs	r3, #128	@ 0x80
 8002192:	05db      	lsls	r3, r3, #23
 8002194:	429a      	cmp	r2, r3
 8002196:	d121      	bne.n	80021dc <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002198:	4b12      	ldr	r3, [pc, #72]	@ (80021e4 <HAL_TIM_MspPostInit+0x70>)
 800219a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800219c:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <HAL_TIM_MspPostInit+0x70>)
 800219e:	2104      	movs	r1, #4
 80021a0:	430a      	orrs	r2, r1
 80021a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80021a4:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <HAL_TIM_MspPostInit+0x70>)
 80021a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021a8:	2204      	movs	r2, #4
 80021aa:	4013      	ands	r3, r2
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 80021b0:	0021      	movs	r1, r4
 80021b2:	187b      	adds	r3, r7, r1
 80021b4:	2240      	movs	r2, #64	@ 0x40
 80021b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	187b      	adds	r3, r7, r1
 80021ba:	2202      	movs	r2, #2
 80021bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	187b      	adds	r3, r7, r1
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	187b      	adds	r3, r7, r1
 80021c6:	2200      	movs	r2, #0
 80021c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80021ca:	187b      	adds	r3, r7, r1
 80021cc:	2202      	movs	r2, #2
 80021ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 80021d0:	187b      	adds	r3, r7, r1
 80021d2:	4a05      	ldr	r2, [pc, #20]	@ (80021e8 <HAL_TIM_MspPostInit+0x74>)
 80021d4:	0019      	movs	r1, r3
 80021d6:	0010      	movs	r0, r2
 80021d8:	f000 f9f4 	bl	80025c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021dc:	46c0      	nop			@ (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b009      	add	sp, #36	@ 0x24
 80021e2:	bd90      	pop	{r4, r7, pc}
 80021e4:	40021000 	.word	0x40021000
 80021e8:	50000800 	.word	0x50000800

080021ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021f0:	46c0      	nop			@ (mov r8, r8)
 80021f2:	e7fd      	b.n	80021f0 <NMI_Handler+0x4>

080021f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f8:	46c0      	nop			@ (mov r8, r8)
 80021fa:	e7fd      	b.n	80021f8 <HardFault_Handler+0x4>

080021fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002200:	46c0      	nop			@ (mov r8, r8)
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800220a:	46c0      	nop			@ (mov r8, r8)
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002214:	f000 f8dc 	bl	80023d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002218:	46c0      	nop			@ (mov r8, r8)
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002224:	4b03      	ldr	r3, [pc, #12]	@ (8002234 <RTC_TAMP_IRQHandler+0x14>)
 8002226:	0018      	movs	r0, r3
 8002228:	f002 fd7e 	bl	8004d28 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 800222c:	46c0      	nop			@ (mov r8, r8)
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	46c0      	nop			@ (mov r8, r8)
 8002234:	20000114 	.word	0x20000114

08002238 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800223c:	46c0      	nop			@ (mov r8, r8)
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 8002246:	2001      	movs	r0, #1
 8002248:	f000 fb76 	bl	8002938 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 800224c:	2002      	movs	r0, #2
 800224e:	f000 fb73 	bl	8002938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002252:	46c0      	nop			@ (mov r8, r8)
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 800225c:	2004      	movs	r0, #4
 800225e:	f000 fb6b 	bl	8002938 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 8002262:	2008      	movs	r0, #8
 8002264:	f000 fb68 	bl	8002938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002268:	46c0      	nop			@ (mov r8, r8)
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 8002272:	2380      	movs	r3, #128	@ 0x80
 8002274:	021b      	lsls	r3, r3, #8
 8002276:	0018      	movs	r0, r3
 8002278:	f000 fb5e 	bl	8002938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800227c:	46c0      	nop			@ (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002288:	4b03      	ldr	r3, [pc, #12]	@ (8002298 <TIM16_IRQHandler+0x14>)
 800228a:	0018      	movs	r0, r3
 800228c:	f003 f9e8 	bl	8005660 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002290:	46c0      	nop			@ (mov r8, r8)
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	46c0      	nop			@ (mov r8, r8)
 8002298:	200001d8 	.word	0x200001d8

0800229c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	46c0      	nop			@ (mov r8, r8)
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022a8:	480d      	ldr	r0, [pc, #52]	@ (80022e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80022ac:	f7ff fff6 	bl	800229c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022b0:	480c      	ldr	r0, [pc, #48]	@ (80022e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80022b2:	490d      	ldr	r1, [pc, #52]	@ (80022e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022b4:	4a0d      	ldr	r2, [pc, #52]	@ (80022ec <LoopForever+0xe>)
  movs r3, #0
 80022b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022b8:	e002      	b.n	80022c0 <LoopCopyDataInit>

080022ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022be:	3304      	adds	r3, #4

080022c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022c4:	d3f9      	bcc.n	80022ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022c6:	4a0a      	ldr	r2, [pc, #40]	@ (80022f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022c8:	4c0a      	ldr	r4, [pc, #40]	@ (80022f4 <LoopForever+0x16>)
  movs r3, #0
 80022ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022cc:	e001      	b.n	80022d2 <LoopFillZerobss>

080022ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d0:	3204      	adds	r2, #4

080022d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022d4:	d3fb      	bcc.n	80022ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80022d6:	f003 ffb7 	bl	8006248 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80022da:	f7fe fb5f 	bl	800099c <main>

080022de <LoopForever>:

LoopForever:
  b LoopForever
 80022de:	e7fe      	b.n	80022de <LoopForever>
  ldr   r0, =_estack
 80022e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80022e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022e8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80022ec:	08006390 	.word	0x08006390
  ldr r2, =_sbss
 80022f0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80022f4:	2000029c 	.word	0x2000029c

080022f8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022f8:	e7fe      	b.n	80022f8 <ADC1_IRQHandler>
	...

080022fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002302:	1dfb      	adds	r3, r7, #7
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002308:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_Init+0x3c>)
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4b0a      	ldr	r3, [pc, #40]	@ (8002338 <HAL_Init+0x3c>)
 800230e:	2180      	movs	r1, #128	@ 0x80
 8002310:	0049      	lsls	r1, r1, #1
 8002312:	430a      	orrs	r2, r1
 8002314:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002316:	2003      	movs	r0, #3
 8002318:	f000 f810 	bl	800233c <HAL_InitTick>
 800231c:	1e03      	subs	r3, r0, #0
 800231e:	d003      	beq.n	8002328 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002320:	1dfb      	adds	r3, r7, #7
 8002322:	2201      	movs	r2, #1
 8002324:	701a      	strb	r2, [r3, #0]
 8002326:	e001      	b.n	800232c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002328:	f7ff fdf6 	bl	8001f18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800232c:	1dfb      	adds	r3, r7, #7
 800232e:	781b      	ldrb	r3, [r3, #0]
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	b002      	add	sp, #8
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40022000 	.word	0x40022000

0800233c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002344:	230f      	movs	r3, #15
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	2200      	movs	r2, #0
 800234a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800234c:	4b1d      	ldr	r3, [pc, #116]	@ (80023c4 <HAL_InitTick+0x88>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d02b      	beq.n	80023ac <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002354:	4b1c      	ldr	r3, [pc, #112]	@ (80023c8 <HAL_InitTick+0x8c>)
 8002356:	681c      	ldr	r4, [r3, #0]
 8002358:	4b1a      	ldr	r3, [pc, #104]	@ (80023c4 <HAL_InitTick+0x88>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	0019      	movs	r1, r3
 800235e:	23fa      	movs	r3, #250	@ 0xfa
 8002360:	0098      	lsls	r0, r3, #2
 8002362:	f7fd fecf 	bl	8000104 <__udivsi3>
 8002366:	0003      	movs	r3, r0
 8002368:	0019      	movs	r1, r3
 800236a:	0020      	movs	r0, r4
 800236c:	f7fd feca 	bl	8000104 <__udivsi3>
 8002370:	0003      	movs	r3, r0
 8002372:	0018      	movs	r0, r3
 8002374:	f000 f919 	bl	80025aa <HAL_SYSTICK_Config>
 8002378:	1e03      	subs	r3, r0, #0
 800237a:	d112      	bne.n	80023a2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b03      	cmp	r3, #3
 8002380:	d80a      	bhi.n	8002398 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	2301      	movs	r3, #1
 8002386:	425b      	negs	r3, r3
 8002388:	2200      	movs	r2, #0
 800238a:	0018      	movs	r0, r3
 800238c:	f000 f8e8 	bl	8002560 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002390:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <HAL_InitTick+0x90>)
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	e00d      	b.n	80023b4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002398:	230f      	movs	r3, #15
 800239a:	18fb      	adds	r3, r7, r3
 800239c:	2201      	movs	r2, #1
 800239e:	701a      	strb	r2, [r3, #0]
 80023a0:	e008      	b.n	80023b4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023a2:	230f      	movs	r3, #15
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	2201      	movs	r2, #1
 80023a8:	701a      	strb	r2, [r3, #0]
 80023aa:	e003      	b.n	80023b4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023ac:	230f      	movs	r3, #15
 80023ae:	18fb      	adds	r3, r7, r3
 80023b0:	2201      	movs	r2, #1
 80023b2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80023b4:	230f      	movs	r3, #15
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	781b      	ldrb	r3, [r3, #0]
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b005      	add	sp, #20
 80023c0:	bd90      	pop	{r4, r7, pc}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	2000006c 	.word	0x2000006c
 80023c8:	20000064 	.word	0x20000064
 80023cc:	20000068 	.word	0x20000068

080023d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023d4:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <HAL_IncTick+0x1c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	001a      	movs	r2, r3
 80023da:	4b05      	ldr	r3, [pc, #20]	@ (80023f0 <HAL_IncTick+0x20>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	18d2      	adds	r2, r2, r3
 80023e0:	4b03      	ldr	r3, [pc, #12]	@ (80023f0 <HAL_IncTick+0x20>)
 80023e2:	601a      	str	r2, [r3, #0]
}
 80023e4:	46c0      	nop			@ (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			@ (mov r8, r8)
 80023ec:	2000006c 	.word	0x2000006c
 80023f0:	20000298 	.word	0x20000298

080023f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b02      	ldr	r3, [pc, #8]	@ (8002404 <HAL_GetTick+0x10>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	0018      	movs	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	20000298 	.word	0x20000298

08002408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	0002      	movs	r2, r0
 8002410:	1dfb      	adds	r3, r7, #7
 8002412:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002414:	1dfb      	adds	r3, r7, #7
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b7f      	cmp	r3, #127	@ 0x7f
 800241a:	d809      	bhi.n	8002430 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	001a      	movs	r2, r3
 8002422:	231f      	movs	r3, #31
 8002424:	401a      	ands	r2, r3
 8002426:	4b04      	ldr	r3, [pc, #16]	@ (8002438 <__NVIC_EnableIRQ+0x30>)
 8002428:	2101      	movs	r1, #1
 800242a:	4091      	lsls	r1, r2
 800242c:	000a      	movs	r2, r1
 800242e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002430:	46c0      	nop			@ (mov r8, r8)
 8002432:	46bd      	mov	sp, r7
 8002434:	b002      	add	sp, #8
 8002436:	bd80      	pop	{r7, pc}
 8002438:	e000e100 	.word	0xe000e100

0800243c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	0002      	movs	r2, r0
 8002444:	6039      	str	r1, [r7, #0]
 8002446:	1dfb      	adds	r3, r7, #7
 8002448:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002450:	d828      	bhi.n	80024a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002452:	4a2f      	ldr	r2, [pc, #188]	@ (8002510 <__NVIC_SetPriority+0xd4>)
 8002454:	1dfb      	adds	r3, r7, #7
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b25b      	sxtb	r3, r3
 800245a:	089b      	lsrs	r3, r3, #2
 800245c:	33c0      	adds	r3, #192	@ 0xc0
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	589b      	ldr	r3, [r3, r2]
 8002462:	1dfa      	adds	r2, r7, #7
 8002464:	7812      	ldrb	r2, [r2, #0]
 8002466:	0011      	movs	r1, r2
 8002468:	2203      	movs	r2, #3
 800246a:	400a      	ands	r2, r1
 800246c:	00d2      	lsls	r2, r2, #3
 800246e:	21ff      	movs	r1, #255	@ 0xff
 8002470:	4091      	lsls	r1, r2
 8002472:	000a      	movs	r2, r1
 8002474:	43d2      	mvns	r2, r2
 8002476:	401a      	ands	r2, r3
 8002478:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	019b      	lsls	r3, r3, #6
 800247e:	22ff      	movs	r2, #255	@ 0xff
 8002480:	401a      	ands	r2, r3
 8002482:	1dfb      	adds	r3, r7, #7
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	0018      	movs	r0, r3
 8002488:	2303      	movs	r3, #3
 800248a:	4003      	ands	r3, r0
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002490:	481f      	ldr	r0, [pc, #124]	@ (8002510 <__NVIC_SetPriority+0xd4>)
 8002492:	1dfb      	adds	r3, r7, #7
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	b25b      	sxtb	r3, r3
 8002498:	089b      	lsrs	r3, r3, #2
 800249a:	430a      	orrs	r2, r1
 800249c:	33c0      	adds	r3, #192	@ 0xc0
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80024a2:	e031      	b.n	8002508 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002514 <__NVIC_SetPriority+0xd8>)
 80024a6:	1dfb      	adds	r3, r7, #7
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	0019      	movs	r1, r3
 80024ac:	230f      	movs	r3, #15
 80024ae:	400b      	ands	r3, r1
 80024b0:	3b08      	subs	r3, #8
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3306      	adds	r3, #6
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	18d3      	adds	r3, r2, r3
 80024ba:	3304      	adds	r3, #4
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	1dfa      	adds	r2, r7, #7
 80024c0:	7812      	ldrb	r2, [r2, #0]
 80024c2:	0011      	movs	r1, r2
 80024c4:	2203      	movs	r2, #3
 80024c6:	400a      	ands	r2, r1
 80024c8:	00d2      	lsls	r2, r2, #3
 80024ca:	21ff      	movs	r1, #255	@ 0xff
 80024cc:	4091      	lsls	r1, r2
 80024ce:	000a      	movs	r2, r1
 80024d0:	43d2      	mvns	r2, r2
 80024d2:	401a      	ands	r2, r3
 80024d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	019b      	lsls	r3, r3, #6
 80024da:	22ff      	movs	r2, #255	@ 0xff
 80024dc:	401a      	ands	r2, r3
 80024de:	1dfb      	adds	r3, r7, #7
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	0018      	movs	r0, r3
 80024e4:	2303      	movs	r3, #3
 80024e6:	4003      	ands	r3, r0
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024ec:	4809      	ldr	r0, [pc, #36]	@ (8002514 <__NVIC_SetPriority+0xd8>)
 80024ee:	1dfb      	adds	r3, r7, #7
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	001c      	movs	r4, r3
 80024f4:	230f      	movs	r3, #15
 80024f6:	4023      	ands	r3, r4
 80024f8:	3b08      	subs	r3, #8
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	430a      	orrs	r2, r1
 80024fe:	3306      	adds	r3, #6
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	18c3      	adds	r3, r0, r3
 8002504:	3304      	adds	r3, #4
 8002506:	601a      	str	r2, [r3, #0]
}
 8002508:	46c0      	nop			@ (mov r8, r8)
 800250a:	46bd      	mov	sp, r7
 800250c:	b003      	add	sp, #12
 800250e:	bd90      	pop	{r4, r7, pc}
 8002510:	e000e100 	.word	0xe000e100
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	1e5a      	subs	r2, r3, #1
 8002524:	2380      	movs	r3, #128	@ 0x80
 8002526:	045b      	lsls	r3, r3, #17
 8002528:	429a      	cmp	r2, r3
 800252a:	d301      	bcc.n	8002530 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252c:	2301      	movs	r3, #1
 800252e:	e010      	b.n	8002552 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002530:	4b0a      	ldr	r3, [pc, #40]	@ (800255c <SysTick_Config+0x44>)
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	3a01      	subs	r2, #1
 8002536:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002538:	2301      	movs	r3, #1
 800253a:	425b      	negs	r3, r3
 800253c:	2103      	movs	r1, #3
 800253e:	0018      	movs	r0, r3
 8002540:	f7ff ff7c 	bl	800243c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002544:	4b05      	ldr	r3, [pc, #20]	@ (800255c <SysTick_Config+0x44>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254a:	4b04      	ldr	r3, [pc, #16]	@ (800255c <SysTick_Config+0x44>)
 800254c:	2207      	movs	r2, #7
 800254e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002550:	2300      	movs	r3, #0
}
 8002552:	0018      	movs	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	b002      	add	sp, #8
 8002558:	bd80      	pop	{r7, pc}
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	e000e010 	.word	0xe000e010

08002560 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	210f      	movs	r1, #15
 800256c:	187b      	adds	r3, r7, r1
 800256e:	1c02      	adds	r2, r0, #0
 8002570:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	187b      	adds	r3, r7, r1
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b25b      	sxtb	r3, r3
 800257a:	0011      	movs	r1, r2
 800257c:	0018      	movs	r0, r3
 800257e:	f7ff ff5d 	bl	800243c <__NVIC_SetPriority>
}
 8002582:	46c0      	nop			@ (mov r8, r8)
 8002584:	46bd      	mov	sp, r7
 8002586:	b004      	add	sp, #16
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	0002      	movs	r2, r0
 8002592:	1dfb      	adds	r3, r7, #7
 8002594:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002596:	1dfb      	adds	r3, r7, #7
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	b25b      	sxtb	r3, r3
 800259c:	0018      	movs	r0, r3
 800259e:	f7ff ff33 	bl	8002408 <__NVIC_EnableIRQ>
}
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b002      	add	sp, #8
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	0018      	movs	r0, r3
 80025b6:	f7ff ffaf 	bl	8002518 <SysTick_Config>
 80025ba:	0003      	movs	r3, r0
}
 80025bc:	0018      	movs	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	b002      	add	sp, #8
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025d2:	e147      	b.n	8002864 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2101      	movs	r1, #1
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4091      	lsls	r1, r2
 80025de:	000a      	movs	r2, r1
 80025e0:	4013      	ands	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d100      	bne.n	80025ec <HAL_GPIO_Init+0x28>
 80025ea:	e138      	b.n	800285e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	2203      	movs	r2, #3
 80025f2:	4013      	ands	r3, r2
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d005      	beq.n	8002604 <HAL_GPIO_Init+0x40>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2203      	movs	r2, #3
 80025fe:	4013      	ands	r3, r2
 8002600:	2b02      	cmp	r3, #2
 8002602:	d130      	bne.n	8002666 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	2203      	movs	r2, #3
 8002610:	409a      	lsls	r2, r3
 8002612:	0013      	movs	r3, r2
 8002614:	43da      	mvns	r2, r3
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	4013      	ands	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	68da      	ldr	r2, [r3, #12]
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	409a      	lsls	r2, r3
 8002626:	0013      	movs	r3, r2
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	4313      	orrs	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800263a:	2201      	movs	r2, #1
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	409a      	lsls	r2, r3
 8002640:	0013      	movs	r3, r2
 8002642:	43da      	mvns	r2, r3
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4013      	ands	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	091b      	lsrs	r3, r3, #4
 8002650:	2201      	movs	r2, #1
 8002652:	401a      	ands	r2, r3
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	409a      	lsls	r2, r3
 8002658:	0013      	movs	r3, r2
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2203      	movs	r2, #3
 800266c:	4013      	ands	r3, r2
 800266e:	2b03      	cmp	r3, #3
 8002670:	d017      	beq.n	80026a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	2203      	movs	r2, #3
 800267e:	409a      	lsls	r2, r3
 8002680:	0013      	movs	r3, r2
 8002682:	43da      	mvns	r2, r3
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	4013      	ands	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	409a      	lsls	r2, r3
 8002694:	0013      	movs	r3, r2
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4313      	orrs	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2203      	movs	r2, #3
 80026a8:	4013      	ands	r3, r2
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d123      	bne.n	80026f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	08da      	lsrs	r2, r3, #3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3208      	adds	r2, #8
 80026b6:	0092      	lsls	r2, r2, #2
 80026b8:	58d3      	ldr	r3, [r2, r3]
 80026ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	2207      	movs	r2, #7
 80026c0:	4013      	ands	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	220f      	movs	r2, #15
 80026c6:	409a      	lsls	r2, r3
 80026c8:	0013      	movs	r3, r2
 80026ca:	43da      	mvns	r2, r3
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4013      	ands	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	691a      	ldr	r2, [r3, #16]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	2107      	movs	r1, #7
 80026da:	400b      	ands	r3, r1
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	409a      	lsls	r2, r3
 80026e0:	0013      	movs	r3, r2
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	08da      	lsrs	r2, r3, #3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3208      	adds	r2, #8
 80026f0:	0092      	lsls	r2, r2, #2
 80026f2:	6939      	ldr	r1, [r7, #16]
 80026f4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	2203      	movs	r2, #3
 8002702:	409a      	lsls	r2, r3
 8002704:	0013      	movs	r3, r2
 8002706:	43da      	mvns	r2, r3
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	4013      	ands	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2203      	movs	r2, #3
 8002714:	401a      	ands	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	409a      	lsls	r2, r3
 800271c:	0013      	movs	r3, r2
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4313      	orrs	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	23c0      	movs	r3, #192	@ 0xc0
 8002730:	029b      	lsls	r3, r3, #10
 8002732:	4013      	ands	r3, r2
 8002734:	d100      	bne.n	8002738 <HAL_GPIO_Init+0x174>
 8002736:	e092      	b.n	800285e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002738:	4a50      	ldr	r2, [pc, #320]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	089b      	lsrs	r3, r3, #2
 800273e:	3318      	adds	r3, #24
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	589b      	ldr	r3, [r3, r2]
 8002744:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2203      	movs	r2, #3
 800274a:	4013      	ands	r3, r2
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	220f      	movs	r2, #15
 8002750:	409a      	lsls	r2, r3
 8002752:	0013      	movs	r3, r2
 8002754:	43da      	mvns	r2, r3
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4013      	ands	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	23a0      	movs	r3, #160	@ 0xa0
 8002760:	05db      	lsls	r3, r3, #23
 8002762:	429a      	cmp	r2, r3
 8002764:	d013      	beq.n	800278e <HAL_GPIO_Init+0x1ca>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a45      	ldr	r2, [pc, #276]	@ (8002880 <HAL_GPIO_Init+0x2bc>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d00d      	beq.n	800278a <HAL_GPIO_Init+0x1c6>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a44      	ldr	r2, [pc, #272]	@ (8002884 <HAL_GPIO_Init+0x2c0>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d007      	beq.n	8002786 <HAL_GPIO_Init+0x1c2>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a43      	ldr	r2, [pc, #268]	@ (8002888 <HAL_GPIO_Init+0x2c4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d101      	bne.n	8002782 <HAL_GPIO_Init+0x1be>
 800277e:	2303      	movs	r3, #3
 8002780:	e006      	b.n	8002790 <HAL_GPIO_Init+0x1cc>
 8002782:	2305      	movs	r3, #5
 8002784:	e004      	b.n	8002790 <HAL_GPIO_Init+0x1cc>
 8002786:	2302      	movs	r3, #2
 8002788:	e002      	b.n	8002790 <HAL_GPIO_Init+0x1cc>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <HAL_GPIO_Init+0x1cc>
 800278e:	2300      	movs	r3, #0
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	2103      	movs	r1, #3
 8002794:	400a      	ands	r2, r1
 8002796:	00d2      	lsls	r2, r2, #3
 8002798:	4093      	lsls	r3, r2
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80027a0:	4936      	ldr	r1, [pc, #216]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	089b      	lsrs	r3, r3, #2
 80027a6:	3318      	adds	r3, #24
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027ae:	4b33      	ldr	r3, [pc, #204]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	43da      	mvns	r2, r3
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	035b      	lsls	r3, r3, #13
 80027c6:	4013      	ands	r3, r2
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027d2:	4b2a      	ldr	r3, [pc, #168]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80027d8:	4b28      	ldr	r3, [pc, #160]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	43da      	mvns	r2, r3
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	2380      	movs	r3, #128	@ 0x80
 80027ee:	039b      	lsls	r3, r3, #14
 80027f0:	4013      	ands	r3, r2
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027fc:	4b1f      	ldr	r3, [pc, #124]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002802:	4a1e      	ldr	r2, [pc, #120]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 8002804:	2384      	movs	r3, #132	@ 0x84
 8002806:	58d3      	ldr	r3, [r2, r3]
 8002808:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	43da      	mvns	r2, r3
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	4013      	ands	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	2380      	movs	r3, #128	@ 0x80
 800281a:	029b      	lsls	r3, r3, #10
 800281c:	4013      	ands	r3, r2
 800281e:	d003      	beq.n	8002828 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002820:	693a      	ldr	r2, [r7, #16]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	4313      	orrs	r3, r2
 8002826:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002828:	4914      	ldr	r1, [pc, #80]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 800282a:	2284      	movs	r2, #132	@ 0x84
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002830:	4a12      	ldr	r2, [pc, #72]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 8002832:	2380      	movs	r3, #128	@ 0x80
 8002834:	58d3      	ldr	r3, [r2, r3]
 8002836:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	43da      	mvns	r2, r3
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	4013      	ands	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	2380      	movs	r3, #128	@ 0x80
 8002848:	025b      	lsls	r3, r3, #9
 800284a:	4013      	ands	r3, r2
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4313      	orrs	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002856:	4909      	ldr	r1, [pc, #36]	@ (800287c <HAL_GPIO_Init+0x2b8>)
 8002858:	2280      	movs	r2, #128	@ 0x80
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	3301      	adds	r3, #1
 8002862:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	40da      	lsrs	r2, r3
 800286c:	1e13      	subs	r3, r2, #0
 800286e:	d000      	beq.n	8002872 <HAL_GPIO_Init+0x2ae>
 8002870:	e6b0      	b.n	80025d4 <HAL_GPIO_Init+0x10>
  }
}
 8002872:	46c0      	nop			@ (mov r8, r8)
 8002874:	46c0      	nop			@ (mov r8, r8)
 8002876:	46bd      	mov	sp, r7
 8002878:	b006      	add	sp, #24
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40021800 	.word	0x40021800
 8002880:	50000400 	.word	0x50000400
 8002884:	50000800 	.word	0x50000800
 8002888:	50000c00 	.word	0x50000c00

0800288c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	000a      	movs	r2, r1
 8002896:	1cbb      	adds	r3, r7, #2
 8002898:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	1cba      	adds	r2, r7, #2
 80028a0:	8812      	ldrh	r2, [r2, #0]
 80028a2:	4013      	ands	r3, r2
 80028a4:	d004      	beq.n	80028b0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80028a6:	230f      	movs	r3, #15
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
 80028ae:	e003      	b.n	80028b8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028b0:	230f      	movs	r3, #15
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80028b8:	230f      	movs	r3, #15
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	781b      	ldrb	r3, [r3, #0]
}
 80028be:	0018      	movs	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b004      	add	sp, #16
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b082      	sub	sp, #8
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
 80028ce:	0008      	movs	r0, r1
 80028d0:	0011      	movs	r1, r2
 80028d2:	1cbb      	adds	r3, r7, #2
 80028d4:	1c02      	adds	r2, r0, #0
 80028d6:	801a      	strh	r2, [r3, #0]
 80028d8:	1c7b      	adds	r3, r7, #1
 80028da:	1c0a      	adds	r2, r1, #0
 80028dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028de:	1c7b      	adds	r3, r7, #1
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d004      	beq.n	80028f0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028e6:	1cbb      	adds	r3, r7, #2
 80028e8:	881a      	ldrh	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028ee:	e003      	b.n	80028f8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028f0:	1cbb      	adds	r3, r7, #2
 80028f2:	881a      	ldrh	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028f8:	46c0      	nop			@ (mov r8, r8)
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b002      	add	sp, #8
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	000a      	movs	r2, r1
 800290a:	1cbb      	adds	r3, r7, #2
 800290c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002914:	1cbb      	adds	r3, r7, #2
 8002916:	881b      	ldrh	r3, [r3, #0]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	4013      	ands	r3, r2
 800291c:	041a      	lsls	r2, r3, #16
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	43db      	mvns	r3, r3
 8002922:	1cb9      	adds	r1, r7, #2
 8002924:	8809      	ldrh	r1, [r1, #0]
 8002926:	400b      	ands	r3, r1
 8002928:	431a      	orrs	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	619a      	str	r2, [r3, #24]
}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	46bd      	mov	sp, r7
 8002932:	b004      	add	sp, #16
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	0002      	movs	r2, r0
 8002940:	1dbb      	adds	r3, r7, #6
 8002942:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002944:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	1dba      	adds	r2, r7, #6
 800294a:	8812      	ldrh	r2, [r2, #0]
 800294c:	4013      	ands	r3, r2
 800294e:	d008      	beq.n	8002962 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002950:	4b0d      	ldr	r3, [pc, #52]	@ (8002988 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002952:	1dba      	adds	r2, r7, #6
 8002954:	8812      	ldrh	r2, [r2, #0]
 8002956:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002958:	1dbb      	adds	r3, r7, #6
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	0018      	movs	r0, r3
 800295e:	f000 f815 	bl	800298c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002962:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	1dba      	adds	r2, r7, #6
 8002968:	8812      	ldrh	r2, [r2, #0]
 800296a:	4013      	ands	r3, r2
 800296c:	d008      	beq.n	8002980 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800296e:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002970:	1dba      	adds	r2, r7, #6
 8002972:	8812      	ldrh	r2, [r2, #0]
 8002974:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002976:	1dbb      	adds	r3, r7, #6
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	0018      	movs	r0, r3
 800297c:	f7fe fd70 	bl	8001460 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002980:	46c0      	nop			@ (mov r8, r8)
 8002982:	46bd      	mov	sp, r7
 8002984:	b002      	add	sp, #8
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40021800 	.word	0x40021800

0800298c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	0002      	movs	r2, r0
 8002994:	1dbb      	adds	r3, r7, #6
 8002996:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002998:	46c0      	nop			@ (mov r8, r8)
 800299a:	46bd      	mov	sp, r7
 800299c:	b002      	add	sp, #8
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e08f      	b.n	8002ad2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2241      	movs	r2, #65	@ 0x41
 80029b6:	5c9b      	ldrb	r3, [r3, r2]
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d107      	bne.n	80029ce <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2240      	movs	r2, #64	@ 0x40
 80029c2:	2100      	movs	r1, #0
 80029c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	0018      	movs	r0, r3
 80029ca:	f7ff fad1 	bl	8001f70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2241      	movs	r2, #65	@ 0x41
 80029d2:	2124      	movs	r1, #36	@ 0x24
 80029d4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2101      	movs	r1, #1
 80029e2:	438a      	bics	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	493b      	ldr	r1, [pc, #236]	@ (8002adc <HAL_I2C_Init+0x13c>)
 80029f0:	400a      	ands	r2, r1
 80029f2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4938      	ldr	r1, [pc, #224]	@ (8002ae0 <HAL_I2C_Init+0x140>)
 8002a00:	400a      	ands	r2, r1
 8002a02:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d108      	bne.n	8002a1e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2180      	movs	r1, #128	@ 0x80
 8002a16:	0209      	lsls	r1, r1, #8
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	609a      	str	r2, [r3, #8]
 8002a1c:	e007      	b.n	8002a2e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2184      	movs	r1, #132	@ 0x84
 8002a28:	0209      	lsls	r1, r1, #8
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d109      	bne.n	8002a4a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2180      	movs	r1, #128	@ 0x80
 8002a42:	0109      	lsls	r1, r1, #4
 8002a44:	430a      	orrs	r2, r1
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	e007      	b.n	8002a5a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4923      	ldr	r1, [pc, #140]	@ (8002ae4 <HAL_I2C_Init+0x144>)
 8002a56:	400a      	ands	r2, r1
 8002a58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4920      	ldr	r1, [pc, #128]	@ (8002ae8 <HAL_I2C_Init+0x148>)
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	491a      	ldr	r1, [pc, #104]	@ (8002ae0 <HAL_I2C_Init+0x140>)
 8002a76:	400a      	ands	r2, r1
 8002a78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	691a      	ldr	r2, [r3, #16]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69d9      	ldr	r1, [r3, #28]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1a      	ldr	r2, [r3, #32]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2101      	movs	r1, #1
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2241      	movs	r2, #65	@ 0x41
 8002abe:	2120      	movs	r1, #32
 8002ac0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2242      	movs	r2, #66	@ 0x42
 8002acc:	2100      	movs	r1, #0
 8002ace:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b002      	add	sp, #8
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	46c0      	nop			@ (mov r8, r8)
 8002adc:	f0ffffff 	.word	0xf0ffffff
 8002ae0:	ffff7fff 	.word	0xffff7fff
 8002ae4:	fffff7ff 	.word	0xfffff7ff
 8002ae8:	02008000 	.word	0x02008000

08002aec <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002aec:	b590      	push	{r4, r7, lr}
 8002aee:	b089      	sub	sp, #36	@ 0x24
 8002af0:	af02      	add	r7, sp, #8
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	0008      	movs	r0, r1
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	0019      	movs	r1, r3
 8002afa:	230a      	movs	r3, #10
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	1c02      	adds	r2, r0, #0
 8002b00:	801a      	strh	r2, [r3, #0]
 8002b02:	2308      	movs	r3, #8
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	1c0a      	adds	r2, r1, #0
 8002b08:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2241      	movs	r2, #65	@ 0x41
 8002b0e:	5c9b      	ldrb	r3, [r3, r2]
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b20      	cmp	r3, #32
 8002b14:	d000      	beq.n	8002b18 <HAL_I2C_Master_Transmit+0x2c>
 8002b16:	e10a      	b.n	8002d2e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2240      	movs	r2, #64	@ 0x40
 8002b1c:	5c9b      	ldrb	r3, [r3, r2]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d101      	bne.n	8002b26 <HAL_I2C_Master_Transmit+0x3a>
 8002b22:	2302      	movs	r3, #2
 8002b24:	e104      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x244>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2240      	movs	r2, #64	@ 0x40
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b2e:	f7ff fc61 	bl	80023f4 <HAL_GetTick>
 8002b32:	0003      	movs	r3, r0
 8002b34:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b36:	2380      	movs	r3, #128	@ 0x80
 8002b38:	0219      	lsls	r1, r3, #8
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	2319      	movs	r3, #25
 8002b42:	2201      	movs	r2, #1
 8002b44:	f000 fa26 	bl	8002f94 <I2C_WaitOnFlagUntilTimeout>
 8002b48:	1e03      	subs	r3, r0, #0
 8002b4a:	d001      	beq.n	8002b50 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0ef      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2241      	movs	r2, #65	@ 0x41
 8002b54:	2121      	movs	r1, #33	@ 0x21
 8002b56:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2242      	movs	r2, #66	@ 0x42
 8002b5c:	2110      	movs	r1, #16
 8002b5e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2208      	movs	r2, #8
 8002b70:	18ba      	adds	r2, r7, r2
 8002b72:	8812      	ldrh	r2, [r2, #0]
 8002b74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2bff      	cmp	r3, #255	@ 0xff
 8002b84:	d906      	bls.n	8002b94 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	22ff      	movs	r2, #255	@ 0xff
 8002b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002b8c:	2380      	movs	r3, #128	@ 0x80
 8002b8e:	045b      	lsls	r3, r3, #17
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	e007      	b.n	8002ba4 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002b9e:	2380      	movs	r3, #128	@ 0x80
 8002ba0:	049b      	lsls	r3, r3, #18
 8002ba2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d027      	beq.n	8002bfc <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb0:	781a      	ldrb	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	3301      	adds	r3, #1
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	697c      	ldr	r4, [r7, #20]
 8002be8:	230a      	movs	r3, #10
 8002bea:	18fb      	adds	r3, r7, r3
 8002bec:	8819      	ldrh	r1, [r3, #0]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	4b51      	ldr	r3, [pc, #324]	@ (8002d38 <HAL_I2C_Master_Transmit+0x24c>)
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	0023      	movs	r3, r4
 8002bf6:	f000 fc45 	bl	8003484 <I2C_TransferConfig>
 8002bfa:	e06f      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	697c      	ldr	r4, [r7, #20]
 8002c04:	230a      	movs	r3, #10
 8002c06:	18fb      	adds	r3, r7, r3
 8002c08:	8819      	ldrh	r1, [r3, #0]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	4b4a      	ldr	r3, [pc, #296]	@ (8002d38 <HAL_I2C_Master_Transmit+0x24c>)
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	0023      	movs	r3, r4
 8002c12:	f000 fc37 	bl	8003484 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002c16:	e061      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 fa10 	bl	8003044 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c24:	1e03      	subs	r3, r0, #0
 8002c26:	d001      	beq.n	8002c2c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e081      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c30:	781a      	ldrb	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d03a      	beq.n	8002cdc <HAL_I2C_Master_Transmit+0x1f0>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d136      	bne.n	8002cdc <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	0013      	movs	r3, r2
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2180      	movs	r1, #128	@ 0x80
 8002c7c:	f000 f98a 	bl	8002f94 <I2C_WaitOnFlagUntilTimeout>
 8002c80:	1e03      	subs	r3, r0, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e053      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	2bff      	cmp	r3, #255	@ 0xff
 8002c90:	d911      	bls.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	22ff      	movs	r2, #255	@ 0xff
 8002c96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	2380      	movs	r3, #128	@ 0x80
 8002ca0:	045c      	lsls	r4, r3, #17
 8002ca2:	230a      	movs	r3, #10
 8002ca4:	18fb      	adds	r3, r7, r3
 8002ca6:	8819      	ldrh	r1, [r3, #0]
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	2300      	movs	r3, #0
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	0023      	movs	r3, r4
 8002cb0:	f000 fbe8 	bl	8003484 <I2C_TransferConfig>
 8002cb4:	e012      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	2380      	movs	r3, #128	@ 0x80
 8002cc8:	049c      	lsls	r4, r3, #18
 8002cca:	230a      	movs	r3, #10
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	8819      	ldrh	r1, [r3, #0]
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	0023      	movs	r3, r4
 8002cd8:	f000 fbd4 	bl	8003484 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d198      	bne.n	8002c18 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f000 f9ef 	bl	80030d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e01a      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	490b      	ldr	r1, [pc, #44]	@ (8002d3c <HAL_I2C_Master_Transmit+0x250>)
 8002d0e:	400a      	ands	r2, r1
 8002d10:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2241      	movs	r2, #65	@ 0x41
 8002d16:	2120      	movs	r1, #32
 8002d18:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2242      	movs	r2, #66	@ 0x42
 8002d1e:	2100      	movs	r1, #0
 8002d20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2240      	movs	r2, #64	@ 0x40
 8002d26:	2100      	movs	r1, #0
 8002d28:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e000      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
  }
}
 8002d30:	0018      	movs	r0, r3
 8002d32:	46bd      	mov	sp, r7
 8002d34:	b007      	add	sp, #28
 8002d36:	bd90      	pop	{r4, r7, pc}
 8002d38:	80002000 	.word	0x80002000
 8002d3c:	fe00e800 	.word	0xfe00e800

08002d40 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b089      	sub	sp, #36	@ 0x24
 8002d44:	af02      	add	r7, sp, #8
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	0008      	movs	r0, r1
 8002d4a:	607a      	str	r2, [r7, #4]
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	230a      	movs	r3, #10
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	1c02      	adds	r2, r0, #0
 8002d54:	801a      	strh	r2, [r3, #0]
 8002d56:	2308      	movs	r3, #8
 8002d58:	18fb      	adds	r3, r7, r3
 8002d5a:	1c0a      	adds	r2, r1, #0
 8002d5c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2241      	movs	r2, #65	@ 0x41
 8002d62:	5c9b      	ldrb	r3, [r3, r2]
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d000      	beq.n	8002d6c <HAL_I2C_Master_Receive+0x2c>
 8002d6a:	e0e8      	b.n	8002f3e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2240      	movs	r2, #64	@ 0x40
 8002d70:	5c9b      	ldrb	r3, [r3, r2]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_I2C_Master_Receive+0x3a>
 8002d76:	2302      	movs	r3, #2
 8002d78:	e0e2      	b.n	8002f40 <HAL_I2C_Master_Receive+0x200>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2240      	movs	r2, #64	@ 0x40
 8002d7e:	2101      	movs	r1, #1
 8002d80:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d82:	f7ff fb37 	bl	80023f4 <HAL_GetTick>
 8002d86:	0003      	movs	r3, r0
 8002d88:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d8a:	2380      	movs	r3, #128	@ 0x80
 8002d8c:	0219      	lsls	r1, r3, #8
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	2319      	movs	r3, #25
 8002d96:	2201      	movs	r2, #1
 8002d98:	f000 f8fc 	bl	8002f94 <I2C_WaitOnFlagUntilTimeout>
 8002d9c:	1e03      	subs	r3, r0, #0
 8002d9e:	d001      	beq.n	8002da4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e0cd      	b.n	8002f40 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2241      	movs	r2, #65	@ 0x41
 8002da8:	2122      	movs	r1, #34	@ 0x22
 8002daa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2242      	movs	r2, #66	@ 0x42
 8002db0:	2110      	movs	r1, #16
 8002db2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2208      	movs	r2, #8
 8002dc4:	18ba      	adds	r2, r7, r2
 8002dc6:	8812      	ldrh	r2, [r2, #0]
 8002dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	2bff      	cmp	r3, #255	@ 0xff
 8002dd8:	d911      	bls.n	8002dfe <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	22ff      	movs	r2, #255	@ 0xff
 8002dde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	2380      	movs	r3, #128	@ 0x80
 8002de8:	045c      	lsls	r4, r3, #17
 8002dea:	230a      	movs	r3, #10
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	8819      	ldrh	r1, [r3, #0]
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	4b55      	ldr	r3, [pc, #340]	@ (8002f48 <HAL_I2C_Master_Receive+0x208>)
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	0023      	movs	r3, r4
 8002df8:	f000 fb44 	bl	8003484 <I2C_TransferConfig>
 8002dfc:	e076      	b.n	8002eec <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0c:	b2da      	uxtb	r2, r3
 8002e0e:	2380      	movs	r3, #128	@ 0x80
 8002e10:	049c      	lsls	r4, r3, #18
 8002e12:	230a      	movs	r3, #10
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	8819      	ldrh	r1, [r3, #0]
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002f48 <HAL_I2C_Master_Receive+0x208>)
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	0023      	movs	r3, r4
 8002e20:	f000 fb30 	bl	8003484 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002e24:	e062      	b.n	8002eec <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f993 	bl	8003158 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e32:	1e03      	subs	r3, r0, #0
 8002e34:	d001      	beq.n	8002e3a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e082      	b.n	8002f40 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d03a      	beq.n	8002eec <HAL_I2C_Master_Receive+0x1ac>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d136      	bne.n	8002eec <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	0013      	movs	r3, r2
 8002e88:	2200      	movs	r2, #0
 8002e8a:	2180      	movs	r1, #128	@ 0x80
 8002e8c:	f000 f882 	bl	8002f94 <I2C_WaitOnFlagUntilTimeout>
 8002e90:	1e03      	subs	r3, r0, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e053      	b.n	8002f40 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2bff      	cmp	r3, #255	@ 0xff
 8002ea0:	d911      	bls.n	8002ec6 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	22ff      	movs	r2, #255	@ 0xff
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	2380      	movs	r3, #128	@ 0x80
 8002eb0:	045c      	lsls	r4, r3, #17
 8002eb2:	230a      	movs	r3, #10
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	8819      	ldrh	r1, [r3, #0]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	0023      	movs	r3, r4
 8002ec0:	f000 fae0 	bl	8003484 <I2C_TransferConfig>
 8002ec4:	e012      	b.n	8002eec <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	2380      	movs	r3, #128	@ 0x80
 8002ed8:	049c      	lsls	r4, r3, #18
 8002eda:	230a      	movs	r3, #10
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	8819      	ldrh	r1, [r3, #0]
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	9300      	str	r3, [sp, #0]
 8002ee6:	0023      	movs	r3, r4
 8002ee8:	f000 facc 	bl	8003484 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d197      	bne.n	8002e26 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	0018      	movs	r0, r3
 8002efe:	f000 f8e7 	bl	80030d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f02:	1e03      	subs	r3, r0, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e01a      	b.n	8002f40 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	490b      	ldr	r1, [pc, #44]	@ (8002f4c <HAL_I2C_Master_Receive+0x20c>)
 8002f1e:	400a      	ands	r2, r1
 8002f20:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2241      	movs	r2, #65	@ 0x41
 8002f26:	2120      	movs	r1, #32
 8002f28:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2242      	movs	r2, #66	@ 0x42
 8002f2e:	2100      	movs	r1, #0
 8002f30:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2240      	movs	r2, #64	@ 0x40
 8002f36:	2100      	movs	r1, #0
 8002f38:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	e000      	b.n	8002f40 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002f3e:	2302      	movs	r3, #2
  }
}
 8002f40:	0018      	movs	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b007      	add	sp, #28
 8002f46:	bd90      	pop	{r4, r7, pc}
 8002f48:	80002400 	.word	0x80002400
 8002f4c:	fe00e800 	.word	0xfe00e800

08002f50 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d103      	bne.n	8002f6e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	2201      	movs	r2, #1
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d007      	beq.n	8002f8c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	699a      	ldr	r2, [r3, #24]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2101      	movs	r1, #1
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	619a      	str	r2, [r3, #24]
  }
}
 8002f8c:	46c0      	nop			@ (mov r8, r8)
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b002      	add	sp, #8
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	1dfb      	adds	r3, r7, #7
 8002fa2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fa4:	e03a      	b.n	800301c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	6839      	ldr	r1, [r7, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	0018      	movs	r0, r3
 8002fae:	f000 f971 	bl	8003294 <I2C_IsErrorOccurred>
 8002fb2:	1e03      	subs	r3, r0, #0
 8002fb4:	d001      	beq.n	8002fba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e040      	b.n	800303c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	d02d      	beq.n	800301c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc0:	f7ff fa18 	bl	80023f4 <HAL_GetTick>
 8002fc4:	0002      	movs	r2, r0
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d302      	bcc.n	8002fd6 <I2C_WaitOnFlagUntilTimeout+0x42>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d122      	bne.n	800301c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	425a      	negs	r2, r3
 8002fe6:	4153      	adcs	r3, r2
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	001a      	movs	r2, r3
 8002fec:	1dfb      	adds	r3, r7, #7
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d113      	bne.n	800301c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2241      	movs	r2, #65	@ 0x41
 8003004:	2120      	movs	r1, #32
 8003006:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2242      	movs	r2, #66	@ 0x42
 800300c:	2100      	movs	r1, #0
 800300e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2240      	movs	r2, #64	@ 0x40
 8003014:	2100      	movs	r1, #0
 8003016:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e00f      	b.n	800303c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	4013      	ands	r3, r2
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	425a      	negs	r2, r3
 800302c:	4153      	adcs	r3, r2
 800302e:	b2db      	uxtb	r3, r3
 8003030:	001a      	movs	r2, r3
 8003032:	1dfb      	adds	r3, r7, #7
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d0b5      	beq.n	8002fa6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b004      	add	sp, #16
 8003042:	bd80      	pop	{r7, pc}

08003044 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003050:	e032      	b.n	80030b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	68b9      	ldr	r1, [r7, #8]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	0018      	movs	r0, r3
 800305a:	f000 f91b 	bl	8003294 <I2C_IsErrorOccurred>
 800305e:	1e03      	subs	r3, r0, #0
 8003060:	d001      	beq.n	8003066 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e030      	b.n	80030c8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	3301      	adds	r3, #1
 800306a:	d025      	beq.n	80030b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306c:	f7ff f9c2 	bl	80023f4 <HAL_GetTick>
 8003070:	0002      	movs	r2, r0
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	429a      	cmp	r2, r3
 800307a:	d302      	bcc.n	8003082 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d11a      	bne.n	80030b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	2202      	movs	r2, #2
 800308a:	4013      	ands	r3, r2
 800308c:	2b02      	cmp	r3, #2
 800308e:	d013      	beq.n	80030b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003094:	2220      	movs	r2, #32
 8003096:	431a      	orrs	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2241      	movs	r2, #65	@ 0x41
 80030a0:	2120      	movs	r1, #32
 80030a2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2242      	movs	r2, #66	@ 0x42
 80030a8:	2100      	movs	r1, #0
 80030aa:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2240      	movs	r2, #64	@ 0x40
 80030b0:	2100      	movs	r1, #0
 80030b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e007      	b.n	80030c8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	2202      	movs	r2, #2
 80030c0:	4013      	ands	r3, r2
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d1c5      	bne.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	0018      	movs	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b004      	add	sp, #16
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030dc:	e02f      	b.n	800313e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 f8d5 	bl	8003294 <I2C_IsErrorOccurred>
 80030ea:	1e03      	subs	r3, r0, #0
 80030ec:	d001      	beq.n	80030f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e02d      	b.n	800314e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f2:	f7ff f97f 	bl	80023f4 <HAL_GetTick>
 80030f6:	0002      	movs	r2, r0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	68ba      	ldr	r2, [r7, #8]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d302      	bcc.n	8003108 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d11a      	bne.n	800313e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	2220      	movs	r2, #32
 8003110:	4013      	ands	r3, r2
 8003112:	2b20      	cmp	r3, #32
 8003114:	d013      	beq.n	800313e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	2220      	movs	r2, #32
 800311c:	431a      	orrs	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2241      	movs	r2, #65	@ 0x41
 8003126:	2120      	movs	r1, #32
 8003128:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2242      	movs	r2, #66	@ 0x42
 800312e:	2100      	movs	r1, #0
 8003130:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2240      	movs	r2, #64	@ 0x40
 8003136:	2100      	movs	r1, #0
 8003138:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e007      	b.n	800314e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	2220      	movs	r2, #32
 8003146:	4013      	ands	r3, r2
 8003148:	2b20      	cmp	r3, #32
 800314a:	d1c8      	bne.n	80030de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	0018      	movs	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	b004      	add	sp, #16
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003164:	2317      	movs	r3, #23
 8003166:	18fb      	adds	r3, r7, r3
 8003168:	2200      	movs	r2, #0
 800316a:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800316c:	e07b      	b.n	8003266 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	68b9      	ldr	r1, [r7, #8]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	0018      	movs	r0, r3
 8003176:	f000 f88d 	bl	8003294 <I2C_IsErrorOccurred>
 800317a:	1e03      	subs	r3, r0, #0
 800317c:	d003      	beq.n	8003186 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800317e:	2317      	movs	r3, #23
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2201      	movs	r2, #1
 8003184:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	2220      	movs	r2, #32
 800318e:	4013      	ands	r3, r2
 8003190:	2b20      	cmp	r3, #32
 8003192:	d140      	bne.n	8003216 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003194:	2117      	movs	r1, #23
 8003196:	187b      	adds	r3, r7, r1
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d13b      	bne.n	8003216 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	2204      	movs	r2, #4
 80031a6:	4013      	ands	r3, r2
 80031a8:	2b04      	cmp	r3, #4
 80031aa:	d106      	bne.n	80031ba <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80031b4:	187b      	adds	r3, r7, r1
 80031b6:	2200      	movs	r2, #0
 80031b8:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	2210      	movs	r2, #16
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d123      	bne.n	8003210 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2210      	movs	r2, #16
 80031ce:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2204      	movs	r2, #4
 80031d4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2220      	movs	r2, #32
 80031dc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4929      	ldr	r1, [pc, #164]	@ (8003290 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80031ea:	400a      	ands	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2241      	movs	r2, #65	@ 0x41
 80031f2:	2120      	movs	r1, #32
 80031f4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2242      	movs	r2, #66	@ 0x42
 80031fa:	2100      	movs	r1, #0
 80031fc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2240      	movs	r2, #64	@ 0x40
 8003202:	2100      	movs	r1, #0
 8003204:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003206:	2317      	movs	r3, #23
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	2201      	movs	r2, #1
 800320c:	701a      	strb	r2, [r3, #0]
 800320e:	e002      	b.n	8003216 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003216:	f7ff f8ed 	bl	80023f4 <HAL_GetTick>
 800321a:	0002      	movs	r2, r0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	429a      	cmp	r2, r3
 8003224:	d302      	bcc.n	800322c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d11c      	bne.n	8003266 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 800322c:	2017      	movs	r0, #23
 800322e:	183b      	adds	r3, r7, r0
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d117      	bne.n	8003266 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	2204      	movs	r2, #4
 800323e:	4013      	ands	r3, r2
 8003240:	2b04      	cmp	r3, #4
 8003242:	d010      	beq.n	8003266 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003248:	2220      	movs	r2, #32
 800324a:	431a      	orrs	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2241      	movs	r2, #65	@ 0x41
 8003254:	2120      	movs	r1, #32
 8003256:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2240      	movs	r2, #64	@ 0x40
 800325c:	2100      	movs	r1, #0
 800325e:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003260:	183b      	adds	r3, r7, r0
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2204      	movs	r2, #4
 800326e:	4013      	ands	r3, r2
 8003270:	2b04      	cmp	r3, #4
 8003272:	d005      	beq.n	8003280 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003274:	2317      	movs	r3, #23
 8003276:	18fb      	adds	r3, r7, r3
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d100      	bne.n	8003280 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800327e:	e776      	b.n	800316e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003280:	2317      	movs	r3, #23
 8003282:	18fb      	adds	r3, r7, r3
 8003284:	781b      	ldrb	r3, [r3, #0]
}
 8003286:	0018      	movs	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	b006      	add	sp, #24
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			@ (mov r8, r8)
 8003290:	fe00e800 	.word	0xfe00e800

08003294 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08a      	sub	sp, #40	@ 0x28
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032a0:	2327      	movs	r3, #39	@ 0x27
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	2200      	movs	r2, #0
 80032a6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	2210      	movs	r2, #16
 80032bc:	4013      	ands	r3, r2
 80032be:	d100      	bne.n	80032c2 <I2C_IsErrorOccurred+0x2e>
 80032c0:	e079      	b.n	80033b6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2210      	movs	r2, #16
 80032c8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80032ca:	e057      	b.n	800337c <I2C_IsErrorOccurred+0xe8>
 80032cc:	2227      	movs	r2, #39	@ 0x27
 80032ce:	18bb      	adds	r3, r7, r2
 80032d0:	18ba      	adds	r2, r7, r2
 80032d2:	7812      	ldrb	r2, [r2, #0]
 80032d4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3301      	adds	r3, #1
 80032da:	d04f      	beq.n	800337c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032dc:	f7ff f88a 	bl	80023f4 <HAL_GetTick>
 80032e0:	0002      	movs	r2, r0
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d302      	bcc.n	80032f2 <I2C_IsErrorOccurred+0x5e>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d144      	bne.n	800337c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	2380      	movs	r3, #128	@ 0x80
 80032fa:	01db      	lsls	r3, r3, #7
 80032fc:	4013      	ands	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003300:	2013      	movs	r0, #19
 8003302:	183b      	adds	r3, r7, r0
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	2142      	movs	r1, #66	@ 0x42
 8003308:	5c52      	ldrb	r2, [r2, r1]
 800330a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	699a      	ldr	r2, [r3, #24]
 8003312:	2380      	movs	r3, #128	@ 0x80
 8003314:	021b      	lsls	r3, r3, #8
 8003316:	401a      	ands	r2, r3
 8003318:	2380      	movs	r3, #128	@ 0x80
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	429a      	cmp	r2, r3
 800331e:	d126      	bne.n	800336e <I2C_IsErrorOccurred+0xda>
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	2380      	movs	r3, #128	@ 0x80
 8003324:	01db      	lsls	r3, r3, #7
 8003326:	429a      	cmp	r2, r3
 8003328:	d021      	beq.n	800336e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800332a:	183b      	adds	r3, r7, r0
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b20      	cmp	r3, #32
 8003330:	d01d      	beq.n	800336e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2180      	movs	r1, #128	@ 0x80
 800333e:	01c9      	lsls	r1, r1, #7
 8003340:	430a      	orrs	r2, r1
 8003342:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003344:	f7ff f856 	bl	80023f4 <HAL_GetTick>
 8003348:	0003      	movs	r3, r0
 800334a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800334c:	e00f      	b.n	800336e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800334e:	f7ff f851 	bl	80023f4 <HAL_GetTick>
 8003352:	0002      	movs	r2, r0
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b19      	cmp	r3, #25
 800335a:	d908      	bls.n	800336e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800335c:	6a3b      	ldr	r3, [r7, #32]
 800335e:	2220      	movs	r2, #32
 8003360:	4313      	orrs	r3, r2
 8003362:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003364:	2327      	movs	r3, #39	@ 0x27
 8003366:	18fb      	adds	r3, r7, r3
 8003368:	2201      	movs	r2, #1
 800336a:	701a      	strb	r2, [r3, #0]

              break;
 800336c:	e006      	b.n	800337c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	2220      	movs	r2, #32
 8003376:	4013      	ands	r3, r2
 8003378:	2b20      	cmp	r3, #32
 800337a:	d1e8      	bne.n	800334e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	2220      	movs	r2, #32
 8003384:	4013      	ands	r3, r2
 8003386:	2b20      	cmp	r3, #32
 8003388:	d004      	beq.n	8003394 <I2C_IsErrorOccurred+0x100>
 800338a:	2327      	movs	r3, #39	@ 0x27
 800338c:	18fb      	adds	r3, r7, r3
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d09b      	beq.n	80032cc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003394:	2327      	movs	r3, #39	@ 0x27
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d103      	bne.n	80033a6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2220      	movs	r2, #32
 80033a4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	2204      	movs	r2, #4
 80033aa:	4313      	orrs	r3, r2
 80033ac:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80033ae:	2327      	movs	r3, #39	@ 0x27
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	2380      	movs	r3, #128	@ 0x80
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4013      	ands	r3, r2
 80033c6:	d00c      	beq.n	80033e2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	2201      	movs	r2, #1
 80033cc:	4313      	orrs	r3, r2
 80033ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2280      	movs	r2, #128	@ 0x80
 80033d6:	0052      	lsls	r2, r2, #1
 80033d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033da:	2327      	movs	r3, #39	@ 0x27
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	2380      	movs	r3, #128	@ 0x80
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4013      	ands	r3, r2
 80033ea:	d00c      	beq.n	8003406 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80033ec:	6a3b      	ldr	r3, [r7, #32]
 80033ee:	2208      	movs	r2, #8
 80033f0:	4313      	orrs	r3, r2
 80033f2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2280      	movs	r2, #128	@ 0x80
 80033fa:	00d2      	lsls	r2, r2, #3
 80033fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033fe:	2327      	movs	r3, #39	@ 0x27
 8003400:	18fb      	adds	r3, r7, r3
 8003402:	2201      	movs	r2, #1
 8003404:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	2380      	movs	r3, #128	@ 0x80
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4013      	ands	r3, r2
 800340e:	d00c      	beq.n	800342a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	2202      	movs	r2, #2
 8003414:	4313      	orrs	r3, r2
 8003416:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2280      	movs	r2, #128	@ 0x80
 800341e:	0092      	lsls	r2, r2, #2
 8003420:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003422:	2327      	movs	r3, #39	@ 0x27
 8003424:	18fb      	adds	r3, r7, r3
 8003426:	2201      	movs	r2, #1
 8003428:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800342a:	2327      	movs	r3, #39	@ 0x27
 800342c:	18fb      	adds	r3, r7, r3
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01d      	beq.n	8003470 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	0018      	movs	r0, r3
 8003438:	f7ff fd8a 	bl	8002f50 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	490e      	ldr	r1, [pc, #56]	@ (8003480 <I2C_IsErrorOccurred+0x1ec>)
 8003448:	400a      	ands	r2, r1
 800344a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	431a      	orrs	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2241      	movs	r2, #65	@ 0x41
 800345c:	2120      	movs	r1, #32
 800345e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2242      	movs	r2, #66	@ 0x42
 8003464:	2100      	movs	r1, #0
 8003466:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2240      	movs	r2, #64	@ 0x40
 800346c:	2100      	movs	r1, #0
 800346e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003470:	2327      	movs	r3, #39	@ 0x27
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	781b      	ldrb	r3, [r3, #0]
}
 8003476:	0018      	movs	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	b00a      	add	sp, #40	@ 0x28
 800347c:	bd80      	pop	{r7, pc}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	fe00e800 	.word	0xfe00e800

08003484 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003484:	b590      	push	{r4, r7, lr}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	0008      	movs	r0, r1
 800348e:	0011      	movs	r1, r2
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	240a      	movs	r4, #10
 8003494:	193b      	adds	r3, r7, r4
 8003496:	1c02      	adds	r2, r0, #0
 8003498:	801a      	strh	r2, [r3, #0]
 800349a:	2009      	movs	r0, #9
 800349c:	183b      	adds	r3, r7, r0
 800349e:	1c0a      	adds	r2, r1, #0
 80034a0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034a2:	193b      	adds	r3, r7, r4
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	059b      	lsls	r3, r3, #22
 80034a8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034aa:	183b      	adds	r3, r7, r0
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	0419      	lsls	r1, r3, #16
 80034b0:	23ff      	movs	r3, #255	@ 0xff
 80034b2:	041b      	lsls	r3, r3, #16
 80034b4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034b6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034be:	4313      	orrs	r3, r2
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	085b      	lsrs	r3, r3, #1
 80034c4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034ce:	0d51      	lsrs	r1, r2, #21
 80034d0:	2280      	movs	r2, #128	@ 0x80
 80034d2:	00d2      	lsls	r2, r2, #3
 80034d4:	400a      	ands	r2, r1
 80034d6:	4907      	ldr	r1, [pc, #28]	@ (80034f4 <I2C_TransferConfig+0x70>)
 80034d8:	430a      	orrs	r2, r1
 80034da:	43d2      	mvns	r2, r2
 80034dc:	401a      	ands	r2, r3
 80034de:	0011      	movs	r1, r2
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80034ea:	46c0      	nop			@ (mov r8, r8)
 80034ec:	46bd      	mov	sp, r7
 80034ee:	b007      	add	sp, #28
 80034f0:	bd90      	pop	{r4, r7, pc}
 80034f2:	46c0      	nop			@ (mov r8, r8)
 80034f4:	03ff63ff 	.word	0x03ff63ff

080034f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2241      	movs	r2, #65	@ 0x41
 8003506:	5c9b      	ldrb	r3, [r3, r2]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b20      	cmp	r3, #32
 800350c:	d138      	bne.n	8003580 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2240      	movs	r2, #64	@ 0x40
 8003512:	5c9b      	ldrb	r3, [r3, r2]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d101      	bne.n	800351c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003518:	2302      	movs	r3, #2
 800351a:	e032      	b.n	8003582 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2240      	movs	r2, #64	@ 0x40
 8003520:	2101      	movs	r1, #1
 8003522:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2241      	movs	r2, #65	@ 0x41
 8003528:	2124      	movs	r1, #36	@ 0x24
 800352a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2101      	movs	r1, #1
 8003538:	438a      	bics	r2, r1
 800353a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4911      	ldr	r1, [pc, #68]	@ (800358c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003548:	400a      	ands	r2, r1
 800354a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6819      	ldr	r1, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2101      	movs	r1, #1
 8003568:	430a      	orrs	r2, r1
 800356a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2241      	movs	r2, #65	@ 0x41
 8003570:	2120      	movs	r1, #32
 8003572:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2240      	movs	r2, #64	@ 0x40
 8003578:	2100      	movs	r1, #0
 800357a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800357c:	2300      	movs	r3, #0
 800357e:	e000      	b.n	8003582 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003580:	2302      	movs	r3, #2
  }
}
 8003582:	0018      	movs	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	b002      	add	sp, #8
 8003588:	bd80      	pop	{r7, pc}
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	ffffefff 	.word	0xffffefff

08003590 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2241      	movs	r2, #65	@ 0x41
 800359e:	5c9b      	ldrb	r3, [r3, r2]
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b20      	cmp	r3, #32
 80035a4:	d139      	bne.n	800361a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2240      	movs	r2, #64	@ 0x40
 80035aa:	5c9b      	ldrb	r3, [r3, r2]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d101      	bne.n	80035b4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035b0:	2302      	movs	r3, #2
 80035b2:	e033      	b.n	800361c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2240      	movs	r2, #64	@ 0x40
 80035b8:	2101      	movs	r1, #1
 80035ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2241      	movs	r2, #65	@ 0x41
 80035c0:	2124      	movs	r1, #36	@ 0x24
 80035c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2101      	movs	r1, #1
 80035d0:	438a      	bics	r2, r1
 80035d2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4a11      	ldr	r2, [pc, #68]	@ (8003624 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	021b      	lsls	r3, r3, #8
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2101      	movs	r1, #1
 8003602:	430a      	orrs	r2, r1
 8003604:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2241      	movs	r2, #65	@ 0x41
 800360a:	2120      	movs	r1, #32
 800360c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2240      	movs	r2, #64	@ 0x40
 8003612:	2100      	movs	r1, #0
 8003614:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	e000      	b.n	800361c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800361a:	2302      	movs	r3, #2
  }
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	b004      	add	sp, #16
 8003622:	bd80      	pop	{r7, pc}
 8003624:	fffff0ff 	.word	0xfffff0ff

08003628 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800362c:	4b04      	ldr	r3, [pc, #16]	@ (8003640 <HAL_PWR_EnableBkUpAccess+0x18>)
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	4b03      	ldr	r3, [pc, #12]	@ (8003640 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003632:	2180      	movs	r1, #128	@ 0x80
 8003634:	0049      	lsls	r1, r1, #1
 8003636:	430a      	orrs	r2, r1
 8003638:	601a      	str	r2, [r3, #0]
}
 800363a:	46c0      	nop			@ (mov r8, r8)
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40007000 	.word	0x40007000

08003644 <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003648:	4b04      	ldr	r3, [pc, #16]	@ (800365c <HAL_PWR_DisableBkUpAccess+0x18>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	4b03      	ldr	r3, [pc, #12]	@ (800365c <HAL_PWR_DisableBkUpAccess+0x18>)
 800364e:	4904      	ldr	r1, [pc, #16]	@ (8003660 <HAL_PWR_DisableBkUpAccess+0x1c>)
 8003650:	400a      	ands	r2, r1
 8003652:	601a      	str	r2, [r3, #0]
}
 8003654:	46c0      	nop			@ (mov r8, r8)
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	46c0      	nop			@ (mov r8, r8)
 800365c:	40007000 	.word	0x40007000
 8003660:	fffffeff 	.word	0xfffffeff

08003664 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800366c:	4b19      	ldr	r3, [pc, #100]	@ (80036d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a19      	ldr	r2, [pc, #100]	@ (80036d8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003672:	4013      	ands	r3, r2
 8003674:	0019      	movs	r1, r3
 8003676:	4b17      	ldr	r3, [pc, #92]	@ (80036d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	430a      	orrs	r2, r1
 800367c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	2380      	movs	r3, #128	@ 0x80
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	429a      	cmp	r2, r3
 8003686:	d11f      	bne.n	80036c8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003688:	4b14      	ldr	r3, [pc, #80]	@ (80036dc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	0013      	movs	r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	189b      	adds	r3, r3, r2
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	4912      	ldr	r1, [pc, #72]	@ (80036e0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003696:	0018      	movs	r0, r3
 8003698:	f7fc fd34 	bl	8000104 <__udivsi3>
 800369c:	0003      	movs	r3, r0
 800369e:	3301      	adds	r3, #1
 80036a0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036a2:	e008      	b.n	80036b6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d003      	beq.n	80036b2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	3b01      	subs	r3, #1
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	e001      	b.n	80036b6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e009      	b.n	80036ca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036b6:	4b07      	ldr	r3, [pc, #28]	@ (80036d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036b8:	695a      	ldr	r2, [r3, #20]
 80036ba:	2380      	movs	r3, #128	@ 0x80
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	401a      	ands	r2, r3
 80036c0:	2380      	movs	r3, #128	@ 0x80
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d0ed      	beq.n	80036a4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	0018      	movs	r0, r3
 80036cc:	46bd      	mov	sp, r7
 80036ce:	b004      	add	sp, #16
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	46c0      	nop			@ (mov r8, r8)
 80036d4:	40007000 	.word	0x40007000
 80036d8:	fffff9ff 	.word	0xfffff9ff
 80036dc:	20000064 	.word	0x20000064
 80036e0:	000f4240 	.word	0x000f4240

080036e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e2fe      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2201      	movs	r2, #1
 80036fc:	4013      	ands	r3, r2
 80036fe:	d100      	bne.n	8003702 <HAL_RCC_OscConfig+0x1e>
 8003700:	e07c      	b.n	80037fc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003702:	4bc3      	ldr	r3, [pc, #780]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2238      	movs	r2, #56	@ 0x38
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800370c:	4bc0      	ldr	r3, [pc, #768]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	2203      	movs	r2, #3
 8003712:	4013      	ands	r3, r2
 8003714:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	2b10      	cmp	r3, #16
 800371a:	d102      	bne.n	8003722 <HAL_RCC_OscConfig+0x3e>
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2b03      	cmp	r3, #3
 8003720:	d002      	beq.n	8003728 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	2b08      	cmp	r3, #8
 8003726:	d10b      	bne.n	8003740 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003728:	4bb9      	ldr	r3, [pc, #740]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	2380      	movs	r3, #128	@ 0x80
 800372e:	029b      	lsls	r3, r3, #10
 8003730:	4013      	ands	r3, r2
 8003732:	d062      	beq.n	80037fa <HAL_RCC_OscConfig+0x116>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d15e      	bne.n	80037fa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e2d9      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	2380      	movs	r3, #128	@ 0x80
 8003746:	025b      	lsls	r3, r3, #9
 8003748:	429a      	cmp	r2, r3
 800374a:	d107      	bne.n	800375c <HAL_RCC_OscConfig+0x78>
 800374c:	4bb0      	ldr	r3, [pc, #704]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4baf      	ldr	r3, [pc, #700]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003752:	2180      	movs	r1, #128	@ 0x80
 8003754:	0249      	lsls	r1, r1, #9
 8003756:	430a      	orrs	r2, r1
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	e020      	b.n	800379e <HAL_RCC_OscConfig+0xba>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	23a0      	movs	r3, #160	@ 0xa0
 8003762:	02db      	lsls	r3, r3, #11
 8003764:	429a      	cmp	r2, r3
 8003766:	d10e      	bne.n	8003786 <HAL_RCC_OscConfig+0xa2>
 8003768:	4ba9      	ldr	r3, [pc, #676]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	4ba8      	ldr	r3, [pc, #672]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800376e:	2180      	movs	r1, #128	@ 0x80
 8003770:	02c9      	lsls	r1, r1, #11
 8003772:	430a      	orrs	r2, r1
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	4ba6      	ldr	r3, [pc, #664]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	4ba5      	ldr	r3, [pc, #660]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800377c:	2180      	movs	r1, #128	@ 0x80
 800377e:	0249      	lsls	r1, r1, #9
 8003780:	430a      	orrs	r2, r1
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	e00b      	b.n	800379e <HAL_RCC_OscConfig+0xba>
 8003786:	4ba2      	ldr	r3, [pc, #648]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	4ba1      	ldr	r3, [pc, #644]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800378c:	49a1      	ldr	r1, [pc, #644]	@ (8003a14 <HAL_RCC_OscConfig+0x330>)
 800378e:	400a      	ands	r2, r1
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	4b9f      	ldr	r3, [pc, #636]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	4b9e      	ldr	r3, [pc, #632]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003798:	499f      	ldr	r1, [pc, #636]	@ (8003a18 <HAL_RCC_OscConfig+0x334>)
 800379a:	400a      	ands	r2, r1
 800379c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d014      	beq.n	80037d0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a6:	f7fe fe25 	bl	80023f4 <HAL_GetTick>
 80037aa:	0003      	movs	r3, r0
 80037ac:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fe fe20 	bl	80023f4 <HAL_GetTick>
 80037b4:	0002      	movs	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	@ 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e298      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037c2:	4b93      	ldr	r3, [pc, #588]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	2380      	movs	r3, #128	@ 0x80
 80037c8:	029b      	lsls	r3, r3, #10
 80037ca:	4013      	ands	r3, r2
 80037cc:	d0f0      	beq.n	80037b0 <HAL_RCC_OscConfig+0xcc>
 80037ce:	e015      	b.n	80037fc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d0:	f7fe fe10 	bl	80023f4 <HAL_GetTick>
 80037d4:	0003      	movs	r3, r0
 80037d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037d8:	e008      	b.n	80037ec <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037da:	f7fe fe0b 	bl	80023f4 <HAL_GetTick>
 80037de:	0002      	movs	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b64      	cmp	r3, #100	@ 0x64
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e283      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037ec:	4b88      	ldr	r3, [pc, #544]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	2380      	movs	r3, #128	@ 0x80
 80037f2:	029b      	lsls	r3, r3, #10
 80037f4:	4013      	ands	r3, r2
 80037f6:	d1f0      	bne.n	80037da <HAL_RCC_OscConfig+0xf6>
 80037f8:	e000      	b.n	80037fc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2202      	movs	r2, #2
 8003802:	4013      	ands	r3, r2
 8003804:	d100      	bne.n	8003808 <HAL_RCC_OscConfig+0x124>
 8003806:	e099      	b.n	800393c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003808:	4b81      	ldr	r3, [pc, #516]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	2238      	movs	r2, #56	@ 0x38
 800380e:	4013      	ands	r3, r2
 8003810:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003812:	4b7f      	ldr	r3, [pc, #508]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2203      	movs	r2, #3
 8003818:	4013      	ands	r3, r2
 800381a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	2b10      	cmp	r3, #16
 8003820:	d102      	bne.n	8003828 <HAL_RCC_OscConfig+0x144>
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2b02      	cmp	r3, #2
 8003826:	d002      	beq.n	800382e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d135      	bne.n	800389a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800382e:	4b78      	ldr	r3, [pc, #480]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	2380      	movs	r3, #128	@ 0x80
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	4013      	ands	r3, r2
 8003838:	d005      	beq.n	8003846 <HAL_RCC_OscConfig+0x162>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e256      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b72      	ldr	r3, [pc, #456]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	4a74      	ldr	r2, [pc, #464]	@ (8003a1c <HAL_RCC_OscConfig+0x338>)
 800384c:	4013      	ands	r3, r2
 800384e:	0019      	movs	r1, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	021a      	lsls	r2, r3, #8
 8003856:	4b6e      	ldr	r3, [pc, #440]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003858:	430a      	orrs	r2, r1
 800385a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d112      	bne.n	8003888 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003862:	4b6b      	ldr	r3, [pc, #428]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a6e      	ldr	r2, [pc, #440]	@ (8003a20 <HAL_RCC_OscConfig+0x33c>)
 8003868:	4013      	ands	r3, r2
 800386a:	0019      	movs	r1, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	4b67      	ldr	r3, [pc, #412]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003872:	430a      	orrs	r2, r1
 8003874:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003876:	4b66      	ldr	r3, [pc, #408]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	0adb      	lsrs	r3, r3, #11
 800387c:	2207      	movs	r2, #7
 800387e:	4013      	ands	r3, r2
 8003880:	4a68      	ldr	r2, [pc, #416]	@ (8003a24 <HAL_RCC_OscConfig+0x340>)
 8003882:	40da      	lsrs	r2, r3
 8003884:	4b68      	ldr	r3, [pc, #416]	@ (8003a28 <HAL_RCC_OscConfig+0x344>)
 8003886:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003888:	4b68      	ldr	r3, [pc, #416]	@ (8003a2c <HAL_RCC_OscConfig+0x348>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	0018      	movs	r0, r3
 800388e:	f7fe fd55 	bl	800233c <HAL_InitTick>
 8003892:	1e03      	subs	r3, r0, #0
 8003894:	d051      	beq.n	800393a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e22c      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d030      	beq.n	8003904 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80038a2:	4b5b      	ldr	r3, [pc, #364]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003a20 <HAL_RCC_OscConfig+0x33c>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	0019      	movs	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	4b57      	ldr	r3, [pc, #348]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80038b6:	4b56      	ldr	r3, [pc, #344]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	4b55      	ldr	r3, [pc, #340]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038bc:	2180      	movs	r1, #128	@ 0x80
 80038be:	0049      	lsls	r1, r1, #1
 80038c0:	430a      	orrs	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c4:	f7fe fd96 	bl	80023f4 <HAL_GetTick>
 80038c8:	0003      	movs	r3, r0
 80038ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ce:	f7fe fd91 	bl	80023f4 <HAL_GetTick>
 80038d2:	0002      	movs	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e209      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	2380      	movs	r3, #128	@ 0x80
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	4013      	ands	r3, r2
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ec:	4b48      	ldr	r3, [pc, #288]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	4a4a      	ldr	r2, [pc, #296]	@ (8003a1c <HAL_RCC_OscConfig+0x338>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	0019      	movs	r1, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	021a      	lsls	r2, r3, #8
 80038fc:	4b44      	ldr	r3, [pc, #272]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80038fe:	430a      	orrs	r2, r1
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	e01b      	b.n	800393c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003904:	4b42      	ldr	r3, [pc, #264]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	4b41      	ldr	r3, [pc, #260]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800390a:	4949      	ldr	r1, [pc, #292]	@ (8003a30 <HAL_RCC_OscConfig+0x34c>)
 800390c:	400a      	ands	r2, r1
 800390e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003910:	f7fe fd70 	bl	80023f4 <HAL_GetTick>
 8003914:	0003      	movs	r3, r0
 8003916:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003918:	e008      	b.n	800392c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800391a:	f7fe fd6b 	bl	80023f4 <HAL_GetTick>
 800391e:	0002      	movs	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e1e3      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800392c:	4b38      	ldr	r3, [pc, #224]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	2380      	movs	r3, #128	@ 0x80
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	4013      	ands	r3, r2
 8003936:	d1f0      	bne.n	800391a <HAL_RCC_OscConfig+0x236>
 8003938:	e000      	b.n	800393c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800393a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2208      	movs	r2, #8
 8003942:	4013      	ands	r3, r2
 8003944:	d047      	beq.n	80039d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003946:	4b32      	ldr	r3, [pc, #200]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2238      	movs	r2, #56	@ 0x38
 800394c:	4013      	ands	r3, r2
 800394e:	2b18      	cmp	r3, #24
 8003950:	d10a      	bne.n	8003968 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003952:	4b2f      	ldr	r3, [pc, #188]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003956:	2202      	movs	r2, #2
 8003958:	4013      	ands	r3, r2
 800395a:	d03c      	beq.n	80039d6 <HAL_RCC_OscConfig+0x2f2>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d138      	bne.n	80039d6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e1c5      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d019      	beq.n	80039a4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003970:	4b27      	ldr	r3, [pc, #156]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003972:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003974:	4b26      	ldr	r3, [pc, #152]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 8003976:	2101      	movs	r1, #1
 8003978:	430a      	orrs	r2, r1
 800397a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397c:	f7fe fd3a 	bl	80023f4 <HAL_GetTick>
 8003980:	0003      	movs	r3, r0
 8003982:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003986:	f7fe fd35 	bl	80023f4 <HAL_GetTick>
 800398a:	0002      	movs	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e1ad      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003998:	4b1d      	ldr	r3, [pc, #116]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 800399a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399c:	2202      	movs	r2, #2
 800399e:	4013      	ands	r3, r2
 80039a0:	d0f1      	beq.n	8003986 <HAL_RCC_OscConfig+0x2a2>
 80039a2:	e018      	b.n	80039d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80039a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80039a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039a8:	4b19      	ldr	r3, [pc, #100]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80039aa:	2101      	movs	r1, #1
 80039ac:	438a      	bics	r2, r1
 80039ae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b0:	f7fe fd20 	bl	80023f4 <HAL_GetTick>
 80039b4:	0003      	movs	r3, r0
 80039b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ba:	f7fe fd1b 	bl	80023f4 <HAL_GetTick>
 80039be:	0002      	movs	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e193      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039cc:	4b10      	ldr	r3, [pc, #64]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80039ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d0:	2202      	movs	r2, #2
 80039d2:	4013      	ands	r3, r2
 80039d4:	d1f1      	bne.n	80039ba <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2204      	movs	r2, #4
 80039dc:	4013      	ands	r3, r2
 80039de:	d100      	bne.n	80039e2 <HAL_RCC_OscConfig+0x2fe>
 80039e0:	e0c6      	b.n	8003b70 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039e2:	231f      	movs	r3, #31
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	2200      	movs	r2, #0
 80039e8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2238      	movs	r2, #56	@ 0x38
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b20      	cmp	r3, #32
 80039f4:	d11e      	bne.n	8003a34 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80039f6:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <HAL_RCC_OscConfig+0x32c>)
 80039f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fa:	2202      	movs	r2, #2
 80039fc:	4013      	ands	r3, r2
 80039fe:	d100      	bne.n	8003a02 <HAL_RCC_OscConfig+0x31e>
 8003a00:	e0b6      	b.n	8003b70 <HAL_RCC_OscConfig+0x48c>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d000      	beq.n	8003a0c <HAL_RCC_OscConfig+0x328>
 8003a0a:	e0b1      	b.n	8003b70 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e171      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
 8003a10:	40021000 	.word	0x40021000
 8003a14:	fffeffff 	.word	0xfffeffff
 8003a18:	fffbffff 	.word	0xfffbffff
 8003a1c:	ffff80ff 	.word	0xffff80ff
 8003a20:	ffffc7ff 	.word	0xffffc7ff
 8003a24:	00f42400 	.word	0x00f42400
 8003a28:	20000064 	.word	0x20000064
 8003a2c:	20000068 	.word	0x20000068
 8003a30:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a34:	4bb1      	ldr	r3, [pc, #708]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003a36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a38:	2380      	movs	r3, #128	@ 0x80
 8003a3a:	055b      	lsls	r3, r3, #21
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_OscConfig+0x360>
 8003a40:	2301      	movs	r3, #1
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x362>
 8003a44:	2300      	movs	r3, #0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d011      	beq.n	8003a6e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a4a:	4bac      	ldr	r3, [pc, #688]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003a4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a4e:	4bab      	ldr	r3, [pc, #684]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003a50:	2180      	movs	r1, #128	@ 0x80
 8003a52:	0549      	lsls	r1, r1, #21
 8003a54:	430a      	orrs	r2, r1
 8003a56:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a58:	4ba8      	ldr	r3, [pc, #672]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003a5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a5c:	2380      	movs	r3, #128	@ 0x80
 8003a5e:	055b      	lsls	r3, r3, #21
 8003a60:	4013      	ands	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003a66:	231f      	movs	r3, #31
 8003a68:	18fb      	adds	r3, r7, r3
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a6e:	4ba4      	ldr	r3, [pc, #656]	@ (8003d00 <HAL_RCC_OscConfig+0x61c>)
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	2380      	movs	r3, #128	@ 0x80
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4013      	ands	r3, r2
 8003a78:	d11a      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a7a:	4ba1      	ldr	r3, [pc, #644]	@ (8003d00 <HAL_RCC_OscConfig+0x61c>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	4ba0      	ldr	r3, [pc, #640]	@ (8003d00 <HAL_RCC_OscConfig+0x61c>)
 8003a80:	2180      	movs	r1, #128	@ 0x80
 8003a82:	0049      	lsls	r1, r1, #1
 8003a84:	430a      	orrs	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003a88:	f7fe fcb4 	bl	80023f4 <HAL_GetTick>
 8003a8c:	0003      	movs	r3, r0
 8003a8e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a92:	f7fe fcaf 	bl	80023f4 <HAL_GetTick>
 8003a96:	0002      	movs	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e127      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aa4:	4b96      	ldr	r3, [pc, #600]	@ (8003d00 <HAL_RCC_OscConfig+0x61c>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	2380      	movs	r3, #128	@ 0x80
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	4013      	ands	r3, r2
 8003aae:	d0f0      	beq.n	8003a92 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d106      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x3e2>
 8003ab8:	4b90      	ldr	r3, [pc, #576]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003aba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003abc:	4b8f      	ldr	r3, [pc, #572]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003abe:	2101      	movs	r1, #1
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ac4:	e01c      	b.n	8003b00 <HAL_RCC_OscConfig+0x41c>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	2b05      	cmp	r3, #5
 8003acc:	d10c      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x404>
 8003ace:	4b8b      	ldr	r3, [pc, #556]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003ad0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ad2:	4b8a      	ldr	r3, [pc, #552]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003ad4:	2104      	movs	r1, #4
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ada:	4b88      	ldr	r3, [pc, #544]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003adc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ade:	4b87      	ldr	r3, [pc, #540]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ae6:	e00b      	b.n	8003b00 <HAL_RCC_OscConfig+0x41c>
 8003ae8:	4b84      	ldr	r3, [pc, #528]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003aea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003aec:	4b83      	ldr	r3, [pc, #524]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003aee:	2101      	movs	r1, #1
 8003af0:	438a      	bics	r2, r1
 8003af2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003af4:	4b81      	ldr	r3, [pc, #516]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003af6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003af8:	4b80      	ldr	r3, [pc, #512]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003afa:	2104      	movs	r1, #4
 8003afc:	438a      	bics	r2, r1
 8003afe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d014      	beq.n	8003b32 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b08:	f7fe fc74 	bl	80023f4 <HAL_GetTick>
 8003b0c:	0003      	movs	r3, r0
 8003b0e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b10:	e009      	b.n	8003b26 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b12:	f7fe fc6f 	bl	80023f4 <HAL_GetTick>
 8003b16:	0002      	movs	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	4a79      	ldr	r2, [pc, #484]	@ (8003d04 <HAL_RCC_OscConfig+0x620>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e0e6      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b26:	4b75      	ldr	r3, [pc, #468]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	d0f0      	beq.n	8003b12 <HAL_RCC_OscConfig+0x42e>
 8003b30:	e013      	b.n	8003b5a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b32:	f7fe fc5f 	bl	80023f4 <HAL_GetTick>
 8003b36:	0003      	movs	r3, r0
 8003b38:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b3a:	e009      	b.n	8003b50 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3c:	f7fe fc5a 	bl	80023f4 <HAL_GetTick>
 8003b40:	0002      	movs	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	4a6f      	ldr	r2, [pc, #444]	@ (8003d04 <HAL_RCC_OscConfig+0x620>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e0d1      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b50:	4b6a      	ldr	r3, [pc, #424]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b54:	2202      	movs	r2, #2
 8003b56:	4013      	ands	r3, r2
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b5a:	231f      	movs	r3, #31
 8003b5c:	18fb      	adds	r3, r7, r3
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d105      	bne.n	8003b70 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003b64:	4b65      	ldr	r3, [pc, #404]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b68:	4b64      	ldr	r3, [pc, #400]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b6a:	4967      	ldr	r1, [pc, #412]	@ (8003d08 <HAL_RCC_OscConfig+0x624>)
 8003b6c:	400a      	ands	r2, r1
 8003b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d100      	bne.n	8003b7a <HAL_RCC_OscConfig+0x496>
 8003b78:	e0bb      	b.n	8003cf2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b7a:	4b60      	ldr	r3, [pc, #384]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2238      	movs	r2, #56	@ 0x38
 8003b80:	4013      	ands	r3, r2
 8003b82:	2b10      	cmp	r3, #16
 8003b84:	d100      	bne.n	8003b88 <HAL_RCC_OscConfig+0x4a4>
 8003b86:	e07b      	b.n	8003c80 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d156      	bne.n	8003c3e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b90:	4b5a      	ldr	r3, [pc, #360]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	4b59      	ldr	r3, [pc, #356]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003b96:	495d      	ldr	r1, [pc, #372]	@ (8003d0c <HAL_RCC_OscConfig+0x628>)
 8003b98:	400a      	ands	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9c:	f7fe fc2a 	bl	80023f4 <HAL_GetTick>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba6:	f7fe fc25 	bl	80023f4 <HAL_GetTick>
 8003baa:	0002      	movs	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e09d      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bb8:	4b50      	ldr	r3, [pc, #320]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	2380      	movs	r3, #128	@ 0x80
 8003bbe:	049b      	lsls	r3, r3, #18
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d1f0      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bc4:	4b4d      	ldr	r3, [pc, #308]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a51      	ldr	r2, [pc, #324]	@ (8003d10 <HAL_RCC_OscConfig+0x62c>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	0019      	movs	r1, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1a      	ldr	r2, [r3, #32]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bdc:	021b      	lsls	r3, r3, #8
 8003bde:	431a      	orrs	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be4:	431a      	orrs	r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bea:	431a      	orrs	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bf0:	431a      	orrs	r2, r3
 8003bf2:	4b42      	ldr	r3, [pc, #264]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bf8:	4b40      	ldr	r3, [pc, #256]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	4b3f      	ldr	r3, [pc, #252]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003bfe:	2180      	movs	r1, #128	@ 0x80
 8003c00:	0449      	lsls	r1, r1, #17
 8003c02:	430a      	orrs	r2, r1
 8003c04:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003c06:	4b3d      	ldr	r3, [pc, #244]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c08:	68da      	ldr	r2, [r3, #12]
 8003c0a:	4b3c      	ldr	r3, [pc, #240]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c0c:	2180      	movs	r1, #128	@ 0x80
 8003c0e:	0549      	lsls	r1, r1, #21
 8003c10:	430a      	orrs	r2, r1
 8003c12:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c14:	f7fe fbee 	bl	80023f4 <HAL_GetTick>
 8003c18:	0003      	movs	r3, r0
 8003c1a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c1e:	f7fe fbe9 	bl	80023f4 <HAL_GetTick>
 8003c22:	0002      	movs	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e061      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c30:	4b32      	ldr	r3, [pc, #200]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	2380      	movs	r3, #128	@ 0x80
 8003c36:	049b      	lsls	r3, r3, #18
 8003c38:	4013      	ands	r3, r2
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x53a>
 8003c3c:	e059      	b.n	8003cf2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	4b2e      	ldr	r3, [pc, #184]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c44:	4931      	ldr	r1, [pc, #196]	@ (8003d0c <HAL_RCC_OscConfig+0x628>)
 8003c46:	400a      	ands	r2, r1
 8003c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4a:	f7fe fbd3 	bl	80023f4 <HAL_GetTick>
 8003c4e:	0003      	movs	r3, r0
 8003c50:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c52:	e008      	b.n	8003c66 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c54:	f7fe fbce 	bl	80023f4 <HAL_GetTick>
 8003c58:	0002      	movs	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e046      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c66:	4b25      	ldr	r3, [pc, #148]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	2380      	movs	r3, #128	@ 0x80
 8003c6c:	049b      	lsls	r3, r3, #18
 8003c6e:	4013      	ands	r3, r2
 8003c70:	d1f0      	bne.n	8003c54 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003c72:	4b22      	ldr	r3, [pc, #136]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	4b21      	ldr	r3, [pc, #132]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c78:	4926      	ldr	r1, [pc, #152]	@ (8003d14 <HAL_RCC_OscConfig+0x630>)
 8003c7a:	400a      	ands	r2, r1
 8003c7c:	60da      	str	r2, [r3, #12]
 8003c7e:	e038      	b.n	8003cf2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e033      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cfc <HAL_RCC_OscConfig+0x618>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2203      	movs	r2, #3
 8003c96:	401a      	ands	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d126      	bne.n	8003cee <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2270      	movs	r2, #112	@ 0x70
 8003ca4:	401a      	ands	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d11f      	bne.n	8003cee <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	23fe      	movs	r3, #254	@ 0xfe
 8003cb2:	01db      	lsls	r3, r3, #7
 8003cb4:	401a      	ands	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cba:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d116      	bne.n	8003cee <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	23f8      	movs	r3, #248	@ 0xf8
 8003cc4:	039b      	lsls	r3, r3, #14
 8003cc6:	401a      	ands	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d10e      	bne.n	8003cee <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	23e0      	movs	r3, #224	@ 0xe0
 8003cd4:	051b      	lsls	r3, r3, #20
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d106      	bne.n	8003cee <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	0f5b      	lsrs	r3, r3, #29
 8003ce4:	075a      	lsls	r2, r3, #29
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d001      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	0018      	movs	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	b008      	add	sp, #32
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40007000 	.word	0x40007000
 8003d04:	00001388 	.word	0x00001388
 8003d08:	efffffff 	.word	0xefffffff
 8003d0c:	feffffff 	.word	0xfeffffff
 8003d10:	11c1808c 	.word	0x11c1808c
 8003d14:	eefefffc 	.word	0xeefefffc

08003d18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0e9      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d2c:	4b76      	ldr	r3, [pc, #472]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2207      	movs	r2, #7
 8003d32:	4013      	ands	r3, r2
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d91e      	bls.n	8003d78 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3a:	4b73      	ldr	r3, [pc, #460]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2207      	movs	r2, #7
 8003d40:	4393      	bics	r3, r2
 8003d42:	0019      	movs	r1, r3
 8003d44:	4b70      	ldr	r3, [pc, #448]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d4c:	f7fe fb52 	bl	80023f4 <HAL_GetTick>
 8003d50:	0003      	movs	r3, r0
 8003d52:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d54:	e009      	b.n	8003d6a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d56:	f7fe fb4d 	bl	80023f4 <HAL_GetTick>
 8003d5a:	0002      	movs	r2, r0
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	4a6a      	ldr	r2, [pc, #424]	@ (8003f0c <HAL_RCC_ClockConfig+0x1f4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e0ca      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d6a:	4b67      	ldr	r3, [pc, #412]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2207      	movs	r2, #7
 8003d70:	4013      	ands	r3, r2
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d1ee      	bne.n	8003d56 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	4013      	ands	r3, r2
 8003d80:	d015      	beq.n	8003dae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2204      	movs	r2, #4
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d006      	beq.n	8003d9a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d8c:	4b60      	ldr	r3, [pc, #384]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	4b5f      	ldr	r3, [pc, #380]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003d92:	21e0      	movs	r1, #224	@ 0xe0
 8003d94:	01c9      	lsls	r1, r1, #7
 8003d96:	430a      	orrs	r2, r1
 8003d98:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d9a:	4b5d      	ldr	r3, [pc, #372]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	4a5d      	ldr	r2, [pc, #372]	@ (8003f14 <HAL_RCC_ClockConfig+0x1fc>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	0019      	movs	r1, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	4b59      	ldr	r3, [pc, #356]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003daa:	430a      	orrs	r2, r1
 8003dac:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2201      	movs	r2, #1
 8003db4:	4013      	ands	r3, r2
 8003db6:	d057      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d107      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dc0:	4b53      	ldr	r3, [pc, #332]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	2380      	movs	r3, #128	@ 0x80
 8003dc6:	029b      	lsls	r3, r3, #10
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d12b      	bne.n	8003e24 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e097      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d107      	bne.n	8003de8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	2380      	movs	r3, #128	@ 0x80
 8003dde:	049b      	lsls	r3, r3, #18
 8003de0:	4013      	ands	r3, r2
 8003de2:	d11f      	bne.n	8003e24 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e08b      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d107      	bne.n	8003e00 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003df0:	4b47      	ldr	r3, [pc, #284]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	2380      	movs	r3, #128	@ 0x80
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4013      	ands	r3, r2
 8003dfa:	d113      	bne.n	8003e24 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e07f      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d106      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e08:	4b41      	ldr	r3, [pc, #260]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003e0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d108      	bne.n	8003e24 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e074      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e16:	4b3e      	ldr	r3, [pc, #248]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	d101      	bne.n	8003e24 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e06d      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e24:	4b3a      	ldr	r3, [pc, #232]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	2207      	movs	r2, #7
 8003e2a:	4393      	bics	r3, r2
 8003e2c:	0019      	movs	r1, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	4b37      	ldr	r3, [pc, #220]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003e34:	430a      	orrs	r2, r1
 8003e36:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e38:	f7fe fadc 	bl	80023f4 <HAL_GetTick>
 8003e3c:	0003      	movs	r3, r0
 8003e3e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e40:	e009      	b.n	8003e56 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e42:	f7fe fad7 	bl	80023f4 <HAL_GetTick>
 8003e46:	0002      	movs	r2, r0
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	4a2f      	ldr	r2, [pc, #188]	@ (8003f0c <HAL_RCC_ClockConfig+0x1f4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e054      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	4b2e      	ldr	r3, [pc, #184]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	2238      	movs	r2, #56	@ 0x38
 8003e5c:	401a      	ands	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d1ec      	bne.n	8003e42 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e68:	4b27      	ldr	r3, [pc, #156]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2207      	movs	r2, #7
 8003e6e:	4013      	ands	r3, r2
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d21e      	bcs.n	8003eb4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b24      	ldr	r3, [pc, #144]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2207      	movs	r2, #7
 8003e7c:	4393      	bics	r3, r2
 8003e7e:	0019      	movs	r1, r3
 8003e80:	4b21      	ldr	r3, [pc, #132]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	430a      	orrs	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e88:	f7fe fab4 	bl	80023f4 <HAL_GetTick>
 8003e8c:	0003      	movs	r3, r0
 8003e8e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e90:	e009      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e92:	f7fe faaf 	bl	80023f4 <HAL_GetTick>
 8003e96:	0002      	movs	r2, r0
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8003f0c <HAL_RCC_ClockConfig+0x1f4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e02c      	b.n	8003f00 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ea6:	4b18      	ldr	r3, [pc, #96]	@ (8003f08 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2207      	movs	r2, #7
 8003eac:	4013      	ands	r3, r2
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d1ee      	bne.n	8003e92 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2204      	movs	r2, #4
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d009      	beq.n	8003ed2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003ebe:	4b14      	ldr	r3, [pc, #80]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	4a15      	ldr	r2, [pc, #84]	@ (8003f18 <HAL_RCC_ClockConfig+0x200>)
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	0019      	movs	r1, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	4b10      	ldr	r3, [pc, #64]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003ed2:	f000 f829 	bl	8003f28 <HAL_RCC_GetSysClockFreq>
 8003ed6:	0001      	movs	r1, r0
 8003ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8003f10 <HAL_RCC_ClockConfig+0x1f8>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	0a1b      	lsrs	r3, r3, #8
 8003ede:	220f      	movs	r2, #15
 8003ee0:	401a      	ands	r2, r3
 8003ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8003f1c <HAL_RCC_ClockConfig+0x204>)
 8003ee4:	0092      	lsls	r2, r2, #2
 8003ee6:	58d3      	ldr	r3, [r2, r3]
 8003ee8:	221f      	movs	r2, #31
 8003eea:	4013      	ands	r3, r2
 8003eec:	000a      	movs	r2, r1
 8003eee:	40da      	lsrs	r2, r3
 8003ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f20 <HAL_RCC_ClockConfig+0x208>)
 8003ef2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_RCC_ClockConfig+0x20c>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f7fe fa1f 	bl	800233c <HAL_InitTick>
 8003efe:	0003      	movs	r3, r0
}
 8003f00:	0018      	movs	r0, r3
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b004      	add	sp, #16
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40022000 	.word	0x40022000
 8003f0c:	00001388 	.word	0x00001388
 8003f10:	40021000 	.word	0x40021000
 8003f14:	fffff0ff 	.word	0xfffff0ff
 8003f18:	ffff8fff 	.word	0xffff8fff
 8003f1c:	080062f4 	.word	0x080062f4
 8003f20:	20000064 	.word	0x20000064
 8003f24:	20000068 	.word	0x20000068

08003f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f2e:	4b3c      	ldr	r3, [pc, #240]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2238      	movs	r2, #56	@ 0x38
 8003f34:	4013      	ands	r3, r2
 8003f36:	d10f      	bne.n	8003f58 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003f38:	4b39      	ldr	r3, [pc, #228]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	0adb      	lsrs	r3, r3, #11
 8003f3e:	2207      	movs	r2, #7
 8003f40:	4013      	ands	r3, r2
 8003f42:	2201      	movs	r2, #1
 8003f44:	409a      	lsls	r2, r3
 8003f46:	0013      	movs	r3, r2
 8003f48:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003f4a:	6839      	ldr	r1, [r7, #0]
 8003f4c:	4835      	ldr	r0, [pc, #212]	@ (8004024 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f4e:	f7fc f8d9 	bl	8000104 <__udivsi3>
 8003f52:	0003      	movs	r3, r0
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	e05d      	b.n	8004014 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f58:	4b31      	ldr	r3, [pc, #196]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2238      	movs	r2, #56	@ 0x38
 8003f5e:	4013      	ands	r3, r2
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d102      	bne.n	8003f6a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f64:	4b30      	ldr	r3, [pc, #192]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f66:	613b      	str	r3, [r7, #16]
 8003f68:	e054      	b.n	8004014 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2238      	movs	r2, #56	@ 0x38
 8003f70:	4013      	ands	r3, r2
 8003f72:	2b10      	cmp	r3, #16
 8003f74:	d138      	bne.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003f76:	4b2a      	ldr	r3, [pc, #168]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	2203      	movs	r2, #3
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f80:	4b27      	ldr	r3, [pc, #156]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	091b      	lsrs	r3, r3, #4
 8003f86:	2207      	movs	r2, #7
 8003f88:	4013      	ands	r3, r2
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b03      	cmp	r3, #3
 8003f92:	d10d      	bne.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	4824      	ldr	r0, [pc, #144]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f98:	f7fc f8b4 	bl	8000104 <__udivsi3>
 8003f9c:	0003      	movs	r3, r0
 8003f9e:	0019      	movs	r1, r3
 8003fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	0a1b      	lsrs	r3, r3, #8
 8003fa6:	227f      	movs	r2, #127	@ 0x7f
 8003fa8:	4013      	ands	r3, r2
 8003faa:	434b      	muls	r3, r1
 8003fac:	617b      	str	r3, [r7, #20]
        break;
 8003fae:	e00d      	b.n	8003fcc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	481c      	ldr	r0, [pc, #112]	@ (8004024 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003fb4:	f7fc f8a6 	bl	8000104 <__udivsi3>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	0019      	movs	r1, r3
 8003fbc:	4b18      	ldr	r3, [pc, #96]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	0a1b      	lsrs	r3, r3, #8
 8003fc2:	227f      	movs	r2, #127	@ 0x7f
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	434b      	muls	r3, r1
 8003fc8:	617b      	str	r3, [r7, #20]
        break;
 8003fca:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003fcc:	4b14      	ldr	r3, [pc, #80]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	0f5b      	lsrs	r3, r3, #29
 8003fd2:	2207      	movs	r2, #7
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	6978      	ldr	r0, [r7, #20]
 8003fde:	f7fc f891 	bl	8000104 <__udivsi3>
 8003fe2:	0003      	movs	r3, r0
 8003fe4:	613b      	str	r3, [r7, #16]
 8003fe6:	e015      	b.n	8004014 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2238      	movs	r2, #56	@ 0x38
 8003fee:	4013      	ands	r3, r2
 8003ff0:	2b20      	cmp	r3, #32
 8003ff2:	d103      	bne.n	8003ffc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003ff4:	2380      	movs	r3, #128	@ 0x80
 8003ff6:	021b      	lsls	r3, r3, #8
 8003ff8:	613b      	str	r3, [r7, #16]
 8003ffa:	e00b      	b.n	8004014 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003ffc:	4b08      	ldr	r3, [pc, #32]	@ (8004020 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2238      	movs	r2, #56	@ 0x38
 8004002:	4013      	ands	r3, r2
 8004004:	2b18      	cmp	r3, #24
 8004006:	d103      	bne.n	8004010 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004008:	23fa      	movs	r3, #250	@ 0xfa
 800400a:	01db      	lsls	r3, r3, #7
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	e001      	b.n	8004014 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004014:	693b      	ldr	r3, [r7, #16]
}
 8004016:	0018      	movs	r0, r3
 8004018:	46bd      	mov	sp, r7
 800401a:	b006      	add	sp, #24
 800401c:	bd80      	pop	{r7, pc}
 800401e:	46c0      	nop			@ (mov r8, r8)
 8004020:	40021000 	.word	0x40021000
 8004024:	00f42400 	.word	0x00f42400
 8004028:	007a1200 	.word	0x007a1200

0800402c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004034:	2313      	movs	r3, #19
 8004036:	18fb      	adds	r3, r7, r3
 8004038:	2200      	movs	r2, #0
 800403a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800403c:	2312      	movs	r3, #18
 800403e:	18fb      	adds	r3, r7, r3
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	2380      	movs	r3, #128	@ 0x80
 800404a:	029b      	lsls	r3, r3, #10
 800404c:	4013      	ands	r3, r2
 800404e:	d100      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004050:	e0a3      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004052:	2011      	movs	r0, #17
 8004054:	183b      	adds	r3, r7, r0
 8004056:	2200      	movs	r2, #0
 8004058:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405a:	4ba5      	ldr	r3, [pc, #660]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800405c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800405e:	2380      	movs	r3, #128	@ 0x80
 8004060:	055b      	lsls	r3, r3, #21
 8004062:	4013      	ands	r3, r2
 8004064:	d110      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	4ba2      	ldr	r3, [pc, #648]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004068:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800406a:	4ba1      	ldr	r3, [pc, #644]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800406c:	2180      	movs	r1, #128	@ 0x80
 800406e:	0549      	lsls	r1, r1, #21
 8004070:	430a      	orrs	r2, r1
 8004072:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004074:	4b9e      	ldr	r3, [pc, #632]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004076:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004078:	2380      	movs	r3, #128	@ 0x80
 800407a:	055b      	lsls	r3, r3, #21
 800407c:	4013      	ands	r3, r2
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004082:	183b      	adds	r3, r7, r0
 8004084:	2201      	movs	r2, #1
 8004086:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004088:	4b9a      	ldr	r3, [pc, #616]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	4b99      	ldr	r3, [pc, #612]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800408e:	2180      	movs	r1, #128	@ 0x80
 8004090:	0049      	lsls	r1, r1, #1
 8004092:	430a      	orrs	r2, r1
 8004094:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004096:	f7fe f9ad 	bl	80023f4 <HAL_GetTick>
 800409a:	0003      	movs	r3, r0
 800409c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800409e:	e00b      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a0:	f7fe f9a8 	bl	80023f4 <HAL_GetTick>
 80040a4:	0002      	movs	r2, r0
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d904      	bls.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80040ae:	2313      	movs	r3, #19
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	2203      	movs	r2, #3
 80040b4:	701a      	strb	r2, [r3, #0]
        break;
 80040b6:	e005      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040b8:	4b8e      	ldr	r3, [pc, #568]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	2380      	movs	r3, #128	@ 0x80
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	4013      	ands	r3, r2
 80040c2:	d0ed      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80040c4:	2313      	movs	r3, #19
 80040c6:	18fb      	adds	r3, r7, r3
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d154      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040ce:	4b88      	ldr	r3, [pc, #544]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040d2:	23c0      	movs	r3, #192	@ 0xc0
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4013      	ands	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d019      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d014      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040ea:	4b81      	ldr	r3, [pc, #516]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ee:	4a82      	ldr	r2, [pc, #520]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80040f0:	4013      	ands	r3, r2
 80040f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040f4:	4b7e      	ldr	r3, [pc, #504]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040f8:	4b7d      	ldr	r3, [pc, #500]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80040fa:	2180      	movs	r1, #128	@ 0x80
 80040fc:	0249      	lsls	r1, r1, #9
 80040fe:	430a      	orrs	r2, r1
 8004100:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004102:	4b7b      	ldr	r3, [pc, #492]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004104:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004106:	4b7a      	ldr	r3, [pc, #488]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004108:	497c      	ldr	r1, [pc, #496]	@ (80042fc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800410a:	400a      	ands	r2, r1
 800410c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800410e:	4b78      	ldr	r3, [pc, #480]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	2201      	movs	r2, #1
 8004118:	4013      	ands	r3, r2
 800411a:	d016      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411c:	f7fe f96a 	bl	80023f4 <HAL_GetTick>
 8004120:	0003      	movs	r3, r0
 8004122:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004124:	e00c      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004126:	f7fe f965 	bl	80023f4 <HAL_GetTick>
 800412a:	0002      	movs	r2, r0
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	4a73      	ldr	r2, [pc, #460]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d904      	bls.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004136:	2313      	movs	r3, #19
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	2203      	movs	r2, #3
 800413c:	701a      	strb	r2, [r3, #0]
            break;
 800413e:	e004      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004140:	4b6b      	ldr	r3, [pc, #428]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004144:	2202      	movs	r2, #2
 8004146:	4013      	ands	r3, r2
 8004148:	d0ed      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800414a:	2313      	movs	r3, #19
 800414c:	18fb      	adds	r3, r7, r3
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10a      	bne.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004154:	4b66      	ldr	r3, [pc, #408]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	4a67      	ldr	r2, [pc, #412]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800415a:	4013      	ands	r3, r2
 800415c:	0019      	movs	r1, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004162:	4b63      	ldr	r3, [pc, #396]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004164:	430a      	orrs	r2, r1
 8004166:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004168:	e00c      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800416a:	2312      	movs	r3, #18
 800416c:	18fb      	adds	r3, r7, r3
 800416e:	2213      	movs	r2, #19
 8004170:	18ba      	adds	r2, r7, r2
 8004172:	7812      	ldrb	r2, [r2, #0]
 8004174:	701a      	strb	r2, [r3, #0]
 8004176:	e005      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004178:	2312      	movs	r3, #18
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	2213      	movs	r2, #19
 800417e:	18ba      	adds	r2, r7, r2
 8004180:	7812      	ldrb	r2, [r2, #0]
 8004182:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004184:	2311      	movs	r3, #17
 8004186:	18fb      	adds	r3, r7, r3
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d105      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800418e:	4b58      	ldr	r3, [pc, #352]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004190:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004192:	4b57      	ldr	r3, [pc, #348]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004194:	495b      	ldr	r1, [pc, #364]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004196:	400a      	ands	r2, r1
 8004198:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2201      	movs	r2, #1
 80041a0:	4013      	ands	r3, r2
 80041a2:	d009      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041a4:	4b52      	ldr	r3, [pc, #328]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a8:	2203      	movs	r2, #3
 80041aa:	4393      	bics	r3, r2
 80041ac:	0019      	movs	r1, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	4b4f      	ldr	r3, [pc, #316]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041b4:	430a      	orrs	r2, r1
 80041b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2210      	movs	r2, #16
 80041be:	4013      	ands	r3, r2
 80041c0:	d009      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041c2:	4b4b      	ldr	r3, [pc, #300]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	4a50      	ldr	r2, [pc, #320]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	0019      	movs	r1, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	4b47      	ldr	r3, [pc, #284]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041d2:	430a      	orrs	r2, r1
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	2380      	movs	r3, #128	@ 0x80
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4013      	ands	r3, r2
 80041e0:	d009      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041e2:	4b43      	ldr	r3, [pc, #268]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e6:	4a49      	ldr	r2, [pc, #292]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80041e8:	4013      	ands	r3, r2
 80041ea:	0019      	movs	r1, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695a      	ldr	r2, [r3, #20]
 80041f0:	4b3f      	ldr	r3, [pc, #252]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041f2:	430a      	orrs	r2, r1
 80041f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	2380      	movs	r3, #128	@ 0x80
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	4013      	ands	r3, r2
 8004200:	d009      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004202:	4b3b      	ldr	r3, [pc, #236]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004206:	4a42      	ldr	r2, [pc, #264]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004208:	4013      	ands	r3, r2
 800420a:	0019      	movs	r1, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	699a      	ldr	r2, [r3, #24]
 8004210:	4b37      	ldr	r3, [pc, #220]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004212:	430a      	orrs	r2, r1
 8004214:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2220      	movs	r2, #32
 800421c:	4013      	ands	r3, r2
 800421e:	d009      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004220:	4b33      	ldr	r3, [pc, #204]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004224:	4a3b      	ldr	r2, [pc, #236]	@ (8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004226:	4013      	ands	r3, r2
 8004228:	0019      	movs	r1, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	4b30      	ldr	r3, [pc, #192]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004230:	430a      	orrs	r2, r1
 8004232:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	2380      	movs	r3, #128	@ 0x80
 800423a:	01db      	lsls	r3, r3, #7
 800423c:	4013      	ands	r3, r2
 800423e:	d015      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004240:	4b2b      	ldr	r3, [pc, #172]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	0899      	lsrs	r1, r3, #2
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	69da      	ldr	r2, [r3, #28]
 800424c:	4b28      	ldr	r3, [pc, #160]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800424e:	430a      	orrs	r2, r1
 8004250:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69da      	ldr	r2, [r3, #28]
 8004256:	2380      	movs	r3, #128	@ 0x80
 8004258:	05db      	lsls	r3, r3, #23
 800425a:	429a      	cmp	r2, r3
 800425c:	d106      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800425e:	4b24      	ldr	r3, [pc, #144]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004260:	68da      	ldr	r2, [r3, #12]
 8004262:	4b23      	ldr	r3, [pc, #140]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004264:	2180      	movs	r1, #128	@ 0x80
 8004266:	0249      	lsls	r1, r1, #9
 8004268:	430a      	orrs	r2, r1
 800426a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	2380      	movs	r3, #128	@ 0x80
 8004272:	039b      	lsls	r3, r3, #14
 8004274:	4013      	ands	r3, r2
 8004276:	d016      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004278:	4b1d      	ldr	r3, [pc, #116]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800427a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427c:	4a26      	ldr	r2, [pc, #152]	@ (8004318 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800427e:	4013      	ands	r3, r2
 8004280:	0019      	movs	r1, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1a      	ldr	r2, [r3, #32]
 8004286:	4b1a      	ldr	r3, [pc, #104]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004288:	430a      	orrs	r2, r1
 800428a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1a      	ldr	r2, [r3, #32]
 8004290:	2380      	movs	r3, #128	@ 0x80
 8004292:	03db      	lsls	r3, r3, #15
 8004294:	429a      	cmp	r2, r3
 8004296:	d106      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004298:	4b15      	ldr	r3, [pc, #84]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800429a:	68da      	ldr	r2, [r3, #12]
 800429c:	4b14      	ldr	r3, [pc, #80]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800429e:	2180      	movs	r1, #128	@ 0x80
 80042a0:	0449      	lsls	r1, r1, #17
 80042a2:	430a      	orrs	r2, r1
 80042a4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	2380      	movs	r3, #128	@ 0x80
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	4013      	ands	r3, r2
 80042b0:	d016      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80042b2:	4b0f      	ldr	r3, [pc, #60]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b6:	4a19      	ldr	r2, [pc, #100]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80042b8:	4013      	ands	r3, r2
 80042ba:	0019      	movs	r1, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042c2:	430a      	orrs	r2, r1
 80042c4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	691a      	ldr	r2, [r3, #16]
 80042ca:	2380      	movs	r3, #128	@ 0x80
 80042cc:	01db      	lsls	r3, r3, #7
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d106      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80042d2:	4b07      	ldr	r3, [pc, #28]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	4b06      	ldr	r3, [pc, #24]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042d8:	2180      	movs	r1, #128	@ 0x80
 80042da:	0249      	lsls	r1, r1, #9
 80042dc:	430a      	orrs	r2, r1
 80042de:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80042e0:	2312      	movs	r3, #18
 80042e2:	18fb      	adds	r3, r7, r3
 80042e4:	781b      	ldrb	r3, [r3, #0]
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b006      	add	sp, #24
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	46c0      	nop			@ (mov r8, r8)
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40007000 	.word	0x40007000
 80042f8:	fffffcff 	.word	0xfffffcff
 80042fc:	fffeffff 	.word	0xfffeffff
 8004300:	00001388 	.word	0x00001388
 8004304:	efffffff 	.word	0xefffffff
 8004308:	fffff3ff 	.word	0xfffff3ff
 800430c:	fff3ffff 	.word	0xfff3ffff
 8004310:	ffcfffff 	.word	0xffcfffff
 8004314:	ffffcfff 	.word	0xffffcfff
 8004318:	ffbfffff 	.word	0xffbfffff
 800431c:	ffff3fff 	.word	0xffff3fff

08004320 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 8004320:	b590      	push	{r4, r7, lr}
 8004322:	b08b      	sub	sp, #44	@ 0x2c
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 8004328:	2427      	movs	r4, #39	@ 0x27
 800432a:	193b      	adds	r3, r7, r4
 800432c:	2200      	movs	r2, #0
 800432e:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 8004330:	2326      	movs	r3, #38	@ 0x26
 8004332:	18fb      	adds	r3, r7, r3
 8004334:	2200      	movs	r2, #0
 8004336:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 8004338:	4b31      	ldr	r3, [pc, #196]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 800433a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800433c:	4b30      	ldr	r3, [pc, #192]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 800433e:	2101      	movs	r1, #1
 8004340:	430a      	orrs	r2, r1
 8004342:	635a      	str	r2, [r3, #52]	@ 0x34
 8004344:	4b2e      	ldr	r3, [pc, #184]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004348:	2201      	movs	r2, #1
 800434a:	4013      	ands	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 8004350:	2110      	movs	r1, #16
 8004352:	187b      	adds	r3, r7, r1
 8004354:	2204      	movs	r2, #4
 8004356:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004358:	187b      	adds	r3, r7, r1
 800435a:	2203      	movs	r2, #3
 800435c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800435e:	187b      	adds	r3, r7, r1
 8004360:	2203      	movs	r2, #3
 8004362:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004364:	187b      	adds	r3, r7, r1
 8004366:	2200      	movs	r2, #0
 8004368:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 800436a:	187a      	adds	r2, r7, r1
 800436c:	23a0      	movs	r3, #160	@ 0xa0
 800436e:	05db      	lsls	r3, r3, #23
 8004370:	0011      	movs	r1, r2
 8004372:	0018      	movs	r0, r3
 8004374:	f7fe f926 	bl	80025c4 <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004378:	4b21      	ldr	r3, [pc, #132]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 800437a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800437c:	2380      	movs	r3, #128	@ 0x80
 800437e:	055b      	lsls	r3, r3, #21
 8004380:	4013      	ands	r3, r2
 8004382:	d110      	bne.n	80043a6 <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004384:	4b1e      	ldr	r3, [pc, #120]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004386:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004388:	4b1d      	ldr	r3, [pc, #116]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 800438a:	2180      	movs	r1, #128	@ 0x80
 800438c:	0549      	lsls	r1, r1, #21
 800438e:	430a      	orrs	r2, r1
 8004390:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004392:	4b1b      	ldr	r3, [pc, #108]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004394:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004396:	2380      	movs	r3, #128	@ 0x80
 8004398:	055b      	lsls	r3, r3, #21
 800439a:	4013      	ands	r3, r2
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 80043a0:	193b      	adds	r3, r7, r4
 80043a2:	2201      	movs	r2, #1
 80043a4:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043a6:	4b17      	ldr	r3, [pc, #92]	@ (8004404 <HAL_RCCEx_EnableLSCO+0xe4>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	2380      	movs	r3, #128	@ 0x80
 80043ac:	005b      	lsls	r3, r3, #1
 80043ae:	4013      	ands	r3, r2
 80043b0:	d105      	bne.n	80043be <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 80043b2:	f7ff f939 	bl	8003628 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 80043b6:	2326      	movs	r3, #38	@ 0x26
 80043b8:	18fb      	adds	r3, r7, r3
 80043ba:	2201      	movs	r2, #1
 80043bc:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 80043be:	4b10      	ldr	r3, [pc, #64]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 80043c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c2:	4a11      	ldr	r2, [pc, #68]	@ (8004408 <HAL_RCCEx_EnableLSCO+0xe8>)
 80043c4:	401a      	ands	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	431a      	orrs	r2, r3
 80043ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 80043cc:	2180      	movs	r1, #128	@ 0x80
 80043ce:	0449      	lsls	r1, r1, #17
 80043d0:	430a      	orrs	r2, r1
 80043d2:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 80043d4:	2326      	movs	r3, #38	@ 0x26
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d101      	bne.n	80043e2 <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 80043de:	f7ff f931 	bl	8003644 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 80043e2:	2327      	movs	r3, #39	@ 0x27
 80043e4:	18fb      	adds	r3, r7, r3
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d105      	bne.n	80043f8 <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 80043ec:	4b04      	ldr	r3, [pc, #16]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 80043ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043f0:	4b03      	ldr	r3, [pc, #12]	@ (8004400 <HAL_RCCEx_EnableLSCO+0xe0>)
 80043f2:	4906      	ldr	r1, [pc, #24]	@ (800440c <HAL_RCCEx_EnableLSCO+0xec>)
 80043f4:	400a      	ands	r2, r1
 80043f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 80043f8:	46c0      	nop			@ (mov r8, r8)
 80043fa:	46bd      	mov	sp, r7
 80043fc:	b00b      	add	sp, #44	@ 0x2c
 80043fe:	bd90      	pop	{r4, r7, pc}
 8004400:	40021000 	.word	0x40021000
 8004404:	40007000 	.word	0x40007000
 8004408:	fcffffff 	.word	0xfcffffff
 800440c:	efffffff 	.word	0xefffffff

08004410 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004410:	b5b0      	push	{r4, r5, r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004418:	230f      	movs	r3, #15
 800441a:	18fb      	adds	r3, r7, r3
 800441c:	2201      	movs	r2, #1
 800441e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d100      	bne.n	8004428 <HAL_RTC_Init+0x18>
 8004426:	e08c      	b.n	8004542 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2229      	movs	r2, #41	@ 0x29
 800442c:	5c9b      	ldrb	r3, [r3, r2]
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10b      	bne.n	800444c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2228      	movs	r2, #40	@ 0x28
 8004438:	2100      	movs	r1, #0
 800443a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2288      	movs	r2, #136	@ 0x88
 8004440:	0212      	lsls	r2, r2, #8
 8004442:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	0018      	movs	r0, r3
 8004448:	f7fd fdf4 	bl	8002034 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2229      	movs	r2, #41	@ 0x29
 8004450:	2102      	movs	r1, #2
 8004452:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	2210      	movs	r2, #16
 800445c:	4013      	ands	r3, r2
 800445e:	2b10      	cmp	r3, #16
 8004460:	d062      	beq.n	8004528 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	22ca      	movs	r2, #202	@ 0xca
 8004468:	625a      	str	r2, [r3, #36]	@ 0x24
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2253      	movs	r2, #83	@ 0x53
 8004470:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004472:	250f      	movs	r5, #15
 8004474:	197c      	adds	r4, r7, r5
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	0018      	movs	r0, r3
 800447a:	f000 fcb9 	bl	8004df0 <RTC_EnterInitMode>
 800447e:	0003      	movs	r3, r0
 8004480:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004482:	0028      	movs	r0, r5
 8004484:	183b      	adds	r3, r7, r0
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d12c      	bne.n	80044e6 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	492e      	ldr	r1, [pc, #184]	@ (8004550 <HAL_RTC_Init+0x140>)
 8004498:	400a      	ands	r2, r1
 800449a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6999      	ldr	r1, [r3, #24]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	431a      	orrs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	6912      	ldr	r2, [r2, #16]
 80044c2:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6919      	ldr	r1, [r3, #16]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	041a      	lsls	r2, r3, #16
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80044d8:	183c      	adds	r4, r7, r0
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	0018      	movs	r0, r3
 80044de:	f000 fcc9 	bl	8004e74 <RTC_ExitInitMode>
 80044e2:	0003      	movs	r3, r0
 80044e4:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80044e6:	230f      	movs	r3, #15
 80044e8:	18fb      	adds	r3, r7, r3
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d116      	bne.n	800451e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	00d2      	lsls	r2, r2, #3
 80044fc:	08d2      	lsrs	r2, r2, #3
 80044fe:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6999      	ldr	r1, [r3, #24]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	22ff      	movs	r2, #255	@ 0xff
 8004524:	625a      	str	r2, [r3, #36]	@ 0x24
 8004526:	e003      	b.n	8004530 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004528:	230f      	movs	r3, #15
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8004530:	230f      	movs	r3, #15
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2229      	movs	r2, #41	@ 0x29
 800453e:	2101      	movs	r1, #1
 8004540:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8004542:	230f      	movs	r3, #15
 8004544:	18fb      	adds	r3, r7, r3
 8004546:	781b      	ldrb	r3, [r3, #0]
}
 8004548:	0018      	movs	r0, r3
 800454a:	46bd      	mov	sp, r7
 800454c:	b004      	add	sp, #16
 800454e:	bdb0      	pop	{r4, r5, r7, pc}
 8004550:	fb8fffbf 	.word	0xfb8fffbf

08004554 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004554:	b5b0      	push	{r4, r5, r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2228      	movs	r2, #40	@ 0x28
 8004564:	5c9b      	ldrb	r3, [r3, r2]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d101      	bne.n	800456e <HAL_RTC_SetTime+0x1a>
 800456a:	2302      	movs	r3, #2
 800456c:	e092      	b.n	8004694 <HAL_RTC_SetTime+0x140>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2228      	movs	r2, #40	@ 0x28
 8004572:	2101      	movs	r1, #1
 8004574:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2229      	movs	r2, #41	@ 0x29
 800457a:	2102      	movs	r1, #2
 800457c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	22ca      	movs	r2, #202	@ 0xca
 8004584:	625a      	str	r2, [r3, #36]	@ 0x24
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2253      	movs	r2, #83	@ 0x53
 800458c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800458e:	2513      	movs	r5, #19
 8004590:	197c      	adds	r4, r7, r5
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	0018      	movs	r0, r3
 8004596:	f000 fc2b 	bl	8004df0 <RTC_EnterInitMode>
 800459a:	0003      	movs	r3, r0
 800459c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800459e:	197b      	adds	r3, r7, r5
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d162      	bne.n	800466c <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d125      	bne.n	80045f8 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	2240      	movs	r2, #64	@ 0x40
 80045b4:	4013      	ands	r3, r2
 80045b6:	d102      	bne.n	80045be <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2200      	movs	r2, #0
 80045bc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	0018      	movs	r0, r3
 80045c4:	f000 fc9a 	bl	8004efc <RTC_ByteToBcd2>
 80045c8:	0003      	movs	r3, r0
 80045ca:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	785b      	ldrb	r3, [r3, #1]
 80045d0:	0018      	movs	r0, r3
 80045d2:	f000 fc93 	bl	8004efc <RTC_ByteToBcd2>
 80045d6:	0003      	movs	r3, r0
 80045d8:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045da:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	789b      	ldrb	r3, [r3, #2]
 80045e0:	0018      	movs	r0, r3
 80045e2:	f000 fc8b 	bl	8004efc <RTC_ByteToBcd2>
 80045e6:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80045e8:	0022      	movs	r2, r4
 80045ea:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	78db      	ldrb	r3, [r3, #3]
 80045f0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]
 80045f6:	e017      	b.n	8004628 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	2240      	movs	r2, #64	@ 0x40
 8004600:	4013      	ands	r3, r2
 8004602:	d102      	bne.n	800460a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	2200      	movs	r2, #0
 8004608:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	785b      	ldrb	r3, [r3, #1]
 8004614:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004616:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800461c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	78db      	ldrb	r3, [r3, #3]
 8004622:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004624:	4313      	orrs	r3, r2
 8004626:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	491b      	ldr	r1, [pc, #108]	@ (800469c <HAL_RTC_SetTime+0x148>)
 8004630:	400a      	ands	r2, r1
 8004632:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4918      	ldr	r1, [pc, #96]	@ (80046a0 <HAL_RTC_SetTime+0x14c>)
 8004640:	400a      	ands	r2, r1
 8004642:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6999      	ldr	r1, [r3, #24]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	68da      	ldr	r2, [r3, #12]
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	431a      	orrs	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800465c:	2313      	movs	r3, #19
 800465e:	18fc      	adds	r4, r7, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	0018      	movs	r0, r3
 8004664:	f000 fc06 	bl	8004e74 <RTC_ExitInitMode>
 8004668:	0003      	movs	r3, r0
 800466a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	22ff      	movs	r2, #255	@ 0xff
 8004672:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8004674:	2313      	movs	r3, #19
 8004676:	18fb      	adds	r3, r7, r3
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d103      	bne.n	8004686 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2229      	movs	r2, #41	@ 0x29
 8004682:	2101      	movs	r1, #1
 8004684:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2228      	movs	r2, #40	@ 0x28
 800468a:	2100      	movs	r1, #0
 800468c:	5499      	strb	r1, [r3, r2]

  return status;
 800468e:	2313      	movs	r3, #19
 8004690:	18fb      	adds	r3, r7, r3
 8004692:	781b      	ldrb	r3, [r3, #0]
}
 8004694:	0018      	movs	r0, r3
 8004696:	46bd      	mov	sp, r7
 8004698:	b006      	add	sp, #24
 800469a:	bdb0      	pop	{r4, r5, r7, pc}
 800469c:	007f7f7f 	.word	0x007f7f7f
 80046a0:	fffbffff 	.word	0xfffbffff

080046a4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	045b      	lsls	r3, r3, #17
 80046c2:	0c5a      	lsrs	r2, r3, #17
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a22      	ldr	r2, [pc, #136]	@ (8004758 <HAL_RTC_GetTime+0xb4>)
 80046d0:	4013      	ands	r3, r2
 80046d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	0c1b      	lsrs	r3, r3, #16
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	223f      	movs	r2, #63	@ 0x3f
 80046dc:	4013      	ands	r3, r2
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	0a1b      	lsrs	r3, r3, #8
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	227f      	movs	r2, #127	@ 0x7f
 80046ec:	4013      	ands	r3, r2
 80046ee:	b2da      	uxtb	r2, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	227f      	movs	r2, #127	@ 0x7f
 80046fa:	4013      	ands	r3, r2
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	0d9b      	lsrs	r3, r3, #22
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2201      	movs	r2, #1
 800470a:	4013      	ands	r3, r2
 800470c:	b2da      	uxtb	r2, r3
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d11a      	bne.n	800474e <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	0018      	movs	r0, r3
 800471e:	f000 fc15 	bl	8004f4c <RTC_Bcd2ToByte>
 8004722:	0003      	movs	r3, r0
 8004724:	001a      	movs	r2, r3
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	785b      	ldrb	r3, [r3, #1]
 800472e:	0018      	movs	r0, r3
 8004730:	f000 fc0c 	bl	8004f4c <RTC_Bcd2ToByte>
 8004734:	0003      	movs	r3, r0
 8004736:	001a      	movs	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	789b      	ldrb	r3, [r3, #2]
 8004740:	0018      	movs	r0, r3
 8004742:	f000 fc03 	bl	8004f4c <RTC_Bcd2ToByte>
 8004746:	0003      	movs	r3, r0
 8004748:	001a      	movs	r2, r3
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	0018      	movs	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	b006      	add	sp, #24
 8004756:	bd80      	pop	{r7, pc}
 8004758:	007f7f7f 	.word	0x007f7f7f

0800475c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800475c:	b5b0      	push	{r4, r5, r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2228      	movs	r2, #40	@ 0x28
 800476c:	5c9b      	ldrb	r3, [r3, r2]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_RTC_SetDate+0x1a>
 8004772:	2302      	movs	r3, #2
 8004774:	e07e      	b.n	8004874 <HAL_RTC_SetDate+0x118>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2228      	movs	r2, #40	@ 0x28
 800477a:	2101      	movs	r1, #1
 800477c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2229      	movs	r2, #41	@ 0x29
 8004782:	2102      	movs	r1, #2
 8004784:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10e      	bne.n	80047aa <HAL_RTC_SetDate+0x4e>
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	785b      	ldrb	r3, [r3, #1]
 8004790:	001a      	movs	r2, r3
 8004792:	2310      	movs	r3, #16
 8004794:	4013      	ands	r3, r2
 8004796:	d008      	beq.n	80047aa <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	785b      	ldrb	r3, [r3, #1]
 800479c:	2210      	movs	r2, #16
 800479e:	4393      	bics	r3, r2
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	330a      	adds	r3, #10
 80047a4:	b2da      	uxtb	r2, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d11c      	bne.n	80047ea <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	78db      	ldrb	r3, [r3, #3]
 80047b4:	0018      	movs	r0, r3
 80047b6:	f000 fba1 	bl	8004efc <RTC_ByteToBcd2>
 80047ba:	0003      	movs	r3, r0
 80047bc:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	785b      	ldrb	r3, [r3, #1]
 80047c2:	0018      	movs	r0, r3
 80047c4:	f000 fb9a 	bl	8004efc <RTC_ByteToBcd2>
 80047c8:	0003      	movs	r3, r0
 80047ca:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80047cc:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	789b      	ldrb	r3, [r3, #2]
 80047d2:	0018      	movs	r0, r3
 80047d4:	f000 fb92 	bl	8004efc <RTC_ByteToBcd2>
 80047d8:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80047da:	0022      	movs	r2, r4
 80047dc:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]
 80047e8:	e00e      	b.n	8004808 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	78db      	ldrb	r3, [r3, #3]
 80047ee:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	785b      	ldrb	r3, [r3, #1]
 80047f4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80047f6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80047fc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004804:	4313      	orrs	r3, r2
 8004806:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	22ca      	movs	r2, #202	@ 0xca
 800480e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2253      	movs	r2, #83	@ 0x53
 8004816:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004818:	2513      	movs	r5, #19
 800481a:	197c      	adds	r4, r7, r5
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	0018      	movs	r0, r3
 8004820:	f000 fae6 	bl	8004df0 <RTC_EnterInitMode>
 8004824:	0003      	movs	r3, r0
 8004826:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004828:	0028      	movs	r0, r5
 800482a:	183b      	adds	r3, r7, r0
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10c      	bne.n	800484c <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4910      	ldr	r1, [pc, #64]	@ (800487c <HAL_RTC_SetDate+0x120>)
 800483a:	400a      	ands	r2, r1
 800483c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800483e:	183c      	adds	r4, r7, r0
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	0018      	movs	r0, r3
 8004844:	f000 fb16 	bl	8004e74 <RTC_ExitInitMode>
 8004848:	0003      	movs	r3, r0
 800484a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	22ff      	movs	r2, #255	@ 0xff
 8004852:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004854:	2313      	movs	r3, #19
 8004856:	18fb      	adds	r3, r7, r3
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d103      	bne.n	8004866 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2229      	movs	r2, #41	@ 0x29
 8004862:	2101      	movs	r1, #1
 8004864:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2228      	movs	r2, #40	@ 0x28
 800486a:	2100      	movs	r1, #0
 800486c:	5499      	strb	r1, [r3, r2]

  return status;
 800486e:	2313      	movs	r3, #19
 8004870:	18fb      	adds	r3, r7, r3
 8004872:	781b      	ldrb	r3, [r3, #0]
}
 8004874:	0018      	movs	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	b006      	add	sp, #24
 800487a:	bdb0      	pop	{r4, r5, r7, pc}
 800487c:	00ffff3f 	.word	0x00ffff3f

08004880 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	4a21      	ldr	r2, [pc, #132]	@ (8004918 <HAL_RTC_GetDate+0x98>)
 8004894:	4013      	ands	r3, r2
 8004896:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	0c1b      	lsrs	r3, r3, #16
 800489c:	b2da      	uxtb	r2, r3
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	0a1b      	lsrs	r3, r3, #8
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	221f      	movs	r2, #31
 80048aa:	4013      	ands	r3, r2
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	223f      	movs	r2, #63	@ 0x3f
 80048b8:	4013      	ands	r3, r2
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	0b5b      	lsrs	r3, r3, #13
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2207      	movs	r2, #7
 80048c8:	4013      	ands	r3, r2
 80048ca:	b2da      	uxtb	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d11a      	bne.n	800490c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	78db      	ldrb	r3, [r3, #3]
 80048da:	0018      	movs	r0, r3
 80048dc:	f000 fb36 	bl	8004f4c <RTC_Bcd2ToByte>
 80048e0:	0003      	movs	r3, r0
 80048e2:	001a      	movs	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	785b      	ldrb	r3, [r3, #1]
 80048ec:	0018      	movs	r0, r3
 80048ee:	f000 fb2d 	bl	8004f4c <RTC_Bcd2ToByte>
 80048f2:	0003      	movs	r3, r0
 80048f4:	001a      	movs	r2, r3
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	789b      	ldrb	r3, [r3, #2]
 80048fe:	0018      	movs	r0, r3
 8004900:	f000 fb24 	bl	8004f4c <RTC_Bcd2ToByte>
 8004904:	0003      	movs	r3, r0
 8004906:	001a      	movs	r2, r3
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	0018      	movs	r0, r3
 8004910:	46bd      	mov	sp, r7
 8004912:	b006      	add	sp, #24
 8004914:	bd80      	pop	{r7, pc}
 8004916:	46c0      	nop			@ (mov r8, r8)
 8004918:	00ffff3f 	.word	0x00ffff3f

0800491c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800491c:	b590      	push	{r4, r7, lr}
 800491e:	b089      	sub	sp, #36	@ 0x24
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2228      	movs	r2, #40	@ 0x28
 800492c:	5c9b      	ldrb	r3, [r3, r2]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d101      	bne.n	8004936 <HAL_RTC_SetAlarm_IT+0x1a>
 8004932:	2302      	movs	r3, #2
 8004934:	e127      	b.n	8004b86 <HAL_RTC_SetAlarm_IT+0x26a>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2228      	movs	r2, #40	@ 0x28
 800493a:	2101      	movs	r1, #1
 800493c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2229      	movs	r2, #41	@ 0x29
 8004942:	2102      	movs	r1, #2
 8004944:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d136      	bne.n	80049ba <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	2240      	movs	r2, #64	@ 0x40
 8004954:	4013      	ands	r3, r2
 8004956:	d102      	bne.n	800495e <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	2200      	movs	r2, #0
 800495c:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	0018      	movs	r0, r3
 8004964:	f000 faca 	bl	8004efc <RTC_ByteToBcd2>
 8004968:	0003      	movs	r3, r0
 800496a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	785b      	ldrb	r3, [r3, #1]
 8004970:	0018      	movs	r0, r3
 8004972:	f000 fac3 	bl	8004efc <RTC_ByteToBcd2>
 8004976:	0003      	movs	r3, r0
 8004978:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800497a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	789b      	ldrb	r3, [r3, #2]
 8004980:	0018      	movs	r0, r3
 8004982:	f000 fabb 	bl	8004efc <RTC_ByteToBcd2>
 8004986:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004988:	0022      	movs	r2, r4
 800498a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	78db      	ldrb	r3, [r3, #3]
 8004990:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004992:	431a      	orrs	r2, r3
 8004994:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2220      	movs	r2, #32
 800499a:	5c9b      	ldrb	r3, [r3, r2]
 800499c:	0018      	movs	r0, r3
 800499e:	f000 faad 	bl	8004efc <RTC_ByteToBcd2>
 80049a2:	0003      	movs	r3, r0
 80049a4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80049a6:	0022      	movs	r2, r4
 80049a8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80049ae:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80049b4:	4313      	orrs	r3, r2
 80049b6:	61fb      	str	r3, [r7, #28]
 80049b8:	e022      	b.n	8004a00 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	2240      	movs	r2, #64	@ 0x40
 80049c2:	4013      	ands	r3, r2
 80049c4:	d102      	bne.n	80049cc <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2200      	movs	r2, #0
 80049ca:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	785b      	ldrb	r3, [r3, #1]
 80049d6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80049d8:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80049de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	78db      	ldrb	r3, [r3, #3]
 80049e4:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80049e6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2120      	movs	r1, #32
 80049ec:	5c5b      	ldrb	r3, [r3, r1]
 80049ee:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80049f0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80049f6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80049fc:	4313      	orrs	r3, r2
 80049fe:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	22ca      	movs	r2, #202	@ 0xca
 8004a12:	625a      	str	r2, [r3, #36]	@ 0x24
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2253      	movs	r2, #83	@ 0x53
 8004a1a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a20:	2380      	movs	r3, #128	@ 0x80
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d14c      	bne.n	8004ac2 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	699a      	ldr	r2, [r3, #24]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4957      	ldr	r1, [pc, #348]	@ (8004b90 <HAL_RTC_SetAlarm_IT+0x274>)
 8004a34:	400a      	ands	r2, r1
 8004a36:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2101      	movs	r1, #1
 8004a44:	430a      	orrs	r2, r1
 8004a46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004a48:	f7fd fcd4 	bl	80023f4 <HAL_GetTick>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004a50:	e016      	b.n	8004a80 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004a52:	f7fd fccf 	bl	80023f4 <HAL_GetTick>
 8004a56:	0002      	movs	r2, r0
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	1ad2      	subs	r2, r2, r3
 8004a5c:	23fa      	movs	r3, #250	@ 0xfa
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d90d      	bls.n	8004a80 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	22ff      	movs	r2, #255	@ 0xff
 8004a6a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2229      	movs	r2, #41	@ 0x29
 8004a70:	2103      	movs	r1, #3
 8004a72:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2228      	movs	r2, #40	@ 0x28
 8004a78:	2100      	movs	r1, #0
 8004a7a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e082      	b.n	8004b86 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2201      	movs	r2, #1
 8004a88:	4013      	ands	r3, r2
 8004a8a:	d0e2      	beq.n	8004a52 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	69fa      	ldr	r2, [r7, #28]
 8004a92:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699a      	ldr	r2, [r3, #24]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2180      	movs	r1, #128	@ 0x80
 8004aa8:	0049      	lsls	r1, r1, #1
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	699a      	ldr	r2, [r3, #24]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2180      	movs	r1, #128	@ 0x80
 8004aba:	0149      	lsls	r1, r1, #5
 8004abc:	430a      	orrs	r2, r1
 8004abe:	619a      	str	r2, [r3, #24]
 8004ac0:	e04b      	b.n	8004b5a <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	699a      	ldr	r2, [r3, #24]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4931      	ldr	r1, [pc, #196]	@ (8004b94 <HAL_RTC_SetAlarm_IT+0x278>)
 8004ace:	400a      	ands	r2, r1
 8004ad0:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2102      	movs	r1, #2
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004ae2:	f7fd fc87 	bl	80023f4 <HAL_GetTick>
 8004ae6:	0003      	movs	r3, r0
 8004ae8:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004aea:	e016      	b.n	8004b1a <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004aec:	f7fd fc82 	bl	80023f4 <HAL_GetTick>
 8004af0:	0002      	movs	r2, r0
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	1ad2      	subs	r2, r2, r3
 8004af6:	23fa      	movs	r3, #250	@ 0xfa
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d90d      	bls.n	8004b1a <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	22ff      	movs	r2, #255	@ 0xff
 8004b04:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2229      	movs	r2, #41	@ 0x29
 8004b0a:	2103      	movs	r1, #3
 8004b0c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2228      	movs	r2, #40	@ 0x28
 8004b12:	2100      	movs	r1, #0
 8004b14:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e035      	b.n	8004b86 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	2202      	movs	r2, #2
 8004b22:	4013      	ands	r3, r2
 8004b24:	d0e2      	beq.n	8004aec <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69fa      	ldr	r2, [r7, #28]
 8004b2c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	69ba      	ldr	r2, [r7, #24]
 8004b34:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	699a      	ldr	r2, [r3, #24]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2180      	movs	r1, #128	@ 0x80
 8004b42:	0089      	lsls	r1, r1, #2
 8004b44:	430a      	orrs	r2, r1
 8004b46:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	699a      	ldr	r2, [r3, #24]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2180      	movs	r1, #128	@ 0x80
 8004b54:	0189      	lsls	r1, r1, #6
 8004b56:	430a      	orrs	r2, r1
 8004b58:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004b5a:	4a0f      	ldr	r2, [pc, #60]	@ (8004b98 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004b5c:	2380      	movs	r3, #128	@ 0x80
 8004b5e:	58d3      	ldr	r3, [r2, r3]
 8004b60:	490d      	ldr	r1, [pc, #52]	@ (8004b98 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004b62:	2280      	movs	r2, #128	@ 0x80
 8004b64:	0312      	lsls	r2, r2, #12
 8004b66:	4313      	orrs	r3, r2
 8004b68:	2280      	movs	r2, #128	@ 0x80
 8004b6a:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	22ff      	movs	r2, #255	@ 0xff
 8004b72:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2229      	movs	r2, #41	@ 0x29
 8004b78:	2101      	movs	r1, #1
 8004b7a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2228      	movs	r2, #40	@ 0x28
 8004b80:	2100      	movs	r1, #0
 8004b82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b009      	add	sp, #36	@ 0x24
 8004b8c:	bd90      	pop	{r4, r7, pc}
 8004b8e:	46c0      	nop			@ (mov r8, r8)
 8004b90:	fffffeff 	.word	0xfffffeff
 8004b94:	fffffdff 	.word	0xfffffdff
 8004b98:	40021800 	.word	0x40021800

08004b9c <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
 8004ba8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	2380      	movs	r3, #128	@ 0x80
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d144      	bne.n	8004c3e <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2280      	movs	r2, #128	@ 0x80
 8004bb8:	0052      	lsls	r2, r2, #1
 8004bba:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc2:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bca:	045b      	lsls	r3, r3, #17
 8004bcc:	0c5b      	lsrs	r3, r3, #17
 8004bce:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	0c1b      	lsrs	r3, r3, #16
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	223f      	movs	r2, #63	@ 0x3f
 8004bd8:	4013      	ands	r3, r2
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	0a1b      	lsrs	r3, r3, #8
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	227f      	movs	r2, #127	@ 0x7f
 8004be8:	4013      	ands	r3, r2
 8004bea:	b2da      	uxtb	r2, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	227f      	movs	r2, #127	@ 0x7f
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	0d9b      	lsrs	r3, r3, #22
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2201      	movs	r2, #1
 8004c06:	4013      	ands	r3, r2
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	0e1b      	lsrs	r3, r3, #24
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	223f      	movs	r2, #63	@ 0x3f
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	b2d9      	uxtb	r1, r3
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	2220      	movs	r2, #32
 8004c24:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	2380      	movs	r3, #128	@ 0x80
 8004c2a:	05db      	lsls	r3, r3, #23
 8004c2c:	401a      	ands	r2, r3
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	4a3b      	ldr	r2, [pc, #236]	@ (8004d24 <HAL_RTC_GetAlarm+0x188>)
 8004c36:	401a      	ands	r2, r3
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	615a      	str	r2, [r3, #20]
 8004c3c:	e043      	b.n	8004cc6 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	2280      	movs	r2, #128	@ 0x80
 8004c42:	0092      	lsls	r2, r2, #2
 8004c44:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c4c:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c54:	045b      	lsls	r3, r3, #17
 8004c56:	0c5b      	lsrs	r3, r3, #17
 8004c58:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	0c1b      	lsrs	r3, r3, #16
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	223f      	movs	r2, #63	@ 0x3f
 8004c62:	4013      	ands	r3, r2
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	0a1b      	lsrs	r3, r3, #8
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	227f      	movs	r2, #127	@ 0x7f
 8004c72:	4013      	ands	r3, r2
 8004c74:	b2da      	uxtb	r2, r3
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	227f      	movs	r2, #127	@ 0x7f
 8004c80:	4013      	ands	r3, r2
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	0d9b      	lsrs	r3, r3, #22
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2201      	movs	r2, #1
 8004c90:	4013      	ands	r3, r2
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	0e1b      	lsrs	r3, r3, #24
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	223f      	movs	r2, #63	@ 0x3f
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	b2d9      	uxtb	r1, r3
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	2220      	movs	r2, #32
 8004cae:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	2380      	movs	r3, #128	@ 0x80
 8004cb4:	05db      	lsls	r3, r3, #23
 8004cb6:	401a      	ands	r2, r3
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	4a19      	ldr	r2, [pc, #100]	@ (8004d24 <HAL_RTC_GetAlarm+0x188>)
 8004cc0:	401a      	ands	r2, r3
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d125      	bne.n	8004d18 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f000 f93b 	bl	8004f4c <RTC_Bcd2ToByte>
 8004cd6:	0003      	movs	r3, r0
 8004cd8:	001a      	movs	r2, r3
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	785b      	ldrb	r3, [r3, #1]
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	f000 f932 	bl	8004f4c <RTC_Bcd2ToByte>
 8004ce8:	0003      	movs	r3, r0
 8004cea:	001a      	movs	r2, r3
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	789b      	ldrb	r3, [r3, #2]
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	f000 f929 	bl	8004f4c <RTC_Bcd2ToByte>
 8004cfa:	0003      	movs	r3, r0
 8004cfc:	001a      	movs	r2, r3
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2220      	movs	r2, #32
 8004d06:	5c9b      	ldrb	r3, [r3, r2]
 8004d08:	0018      	movs	r0, r3
 8004d0a:	f000 f91f 	bl	8004f4c <RTC_Bcd2ToByte>
 8004d0e:	0003      	movs	r3, r0
 8004d10:	0019      	movs	r1, r3
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2220      	movs	r2, #32
 8004d16:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	b006      	add	sp, #24
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	46c0      	nop			@ (mov r8, r8)
 8004d24:	80808080 	.word	0x80808080

08004d28 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699a      	ldr	r2, [r3, #24]
 8004d36:	2380      	movs	r3, #128	@ 0x80
 8004d38:	015b      	lsls	r3, r3, #5
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	d011      	beq.n	8004d62 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d44:	2201      	movs	r2, #1
 8004d46:	4013      	ands	r3, r2
 8004d48:	d00b      	beq.n	8004d62 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2101      	movs	r1, #1
 8004d56:	430a      	orrs	r2, r1
 8004d58:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	f7fc fa6f 	bl	8001240 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	699a      	ldr	r2, [r3, #24]
 8004d68:	2380      	movs	r3, #128	@ 0x80
 8004d6a:	019b      	lsls	r3, r3, #6
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	d011      	beq.n	8004d94 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d76:	2202      	movs	r2, #2
 8004d78:	4013      	ands	r3, r2
 8004d7a:	d00b      	beq.n	8004d94 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2102      	movs	r1, #2
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	0018      	movs	r0, r3
 8004d90:	f000 f9a4 	bl	80050dc <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2229      	movs	r2, #41	@ 0x29
 8004d98:	2101      	movs	r1, #1
 8004d9a:	5499      	strb	r1, [r3, r2]
}
 8004d9c:	46c0      	nop			@ (mov r8, r8)
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	b002      	add	sp, #8
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a0e      	ldr	r2, [pc, #56]	@ (8004dec <HAL_RTC_WaitForSynchro+0x48>)
 8004db2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004db4:	f7fd fb1e 	bl	80023f4 <HAL_GetTick>
 8004db8:	0003      	movs	r3, r0
 8004dba:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004dbc:	e00a      	b.n	8004dd4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004dbe:	f7fd fb19 	bl	80023f4 <HAL_GetTick>
 8004dc2:	0002      	movs	r2, r0
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	1ad2      	subs	r2, r2, r3
 8004dc8:	23fa      	movs	r3, #250	@ 0xfa
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d901      	bls.n	8004dd4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e006      	b.n	8004de2 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	4013      	ands	r3, r2
 8004dde:	d0ee      	beq.n	8004dbe <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	0018      	movs	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b004      	add	sp, #16
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	46c0      	nop			@ (mov r8, r8)
 8004dec:	0001005f 	.word	0x0001005f

08004df0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004df8:	230f      	movs	r3, #15
 8004dfa:	18fb      	adds	r3, r7, r3
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	2240      	movs	r2, #64	@ 0x40
 8004e08:	4013      	ands	r3, r2
 8004e0a:	d12c      	bne.n	8004e66 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2180      	movs	r1, #128	@ 0x80
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004e1c:	f7fd faea 	bl	80023f4 <HAL_GetTick>
 8004e20:	0003      	movs	r3, r0
 8004e22:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004e24:	e014      	b.n	8004e50 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e26:	f7fd fae5 	bl	80023f4 <HAL_GetTick>
 8004e2a:	0002      	movs	r2, r0
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	1ad2      	subs	r2, r2, r3
 8004e30:	200f      	movs	r0, #15
 8004e32:	183b      	adds	r3, r7, r0
 8004e34:	1839      	adds	r1, r7, r0
 8004e36:	7809      	ldrb	r1, [r1, #0]
 8004e38:	7019      	strb	r1, [r3, #0]
 8004e3a:	23fa      	movs	r3, #250	@ 0xfa
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d906      	bls.n	8004e50 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004e42:	183b      	adds	r3, r7, r0
 8004e44:	2203      	movs	r2, #3
 8004e46:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2229      	movs	r2, #41	@ 0x29
 8004e4c:	2103      	movs	r1, #3
 8004e4e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	2240      	movs	r2, #64	@ 0x40
 8004e58:	4013      	ands	r3, r2
 8004e5a:	d104      	bne.n	8004e66 <RTC_EnterInitMode+0x76>
 8004e5c:	230f      	movs	r3, #15
 8004e5e:	18fb      	adds	r3, r7, r3
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	2b03      	cmp	r3, #3
 8004e64:	d1df      	bne.n	8004e26 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004e66:	230f      	movs	r3, #15
 8004e68:	18fb      	adds	r3, r7, r3
 8004e6a:	781b      	ldrb	r3, [r3, #0]
}
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	b004      	add	sp, #16
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004e74:	b590      	push	{r4, r7, lr}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e7c:	240f      	movs	r4, #15
 8004e7e:	193b      	adds	r3, r7, r4
 8004e80:	2200      	movs	r2, #0
 8004e82:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004e84:	4b1c      	ldr	r3, [pc, #112]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004e86:	68da      	ldr	r2, [r3, #12]
 8004e88:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004e8a:	2180      	movs	r1, #128	@ 0x80
 8004e8c:	438a      	bics	r2, r1
 8004e8e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004e90:	4b19      	ldr	r3, [pc, #100]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	2220      	movs	r2, #32
 8004e96:	4013      	ands	r3, r2
 8004e98:	d10d      	bne.n	8004eb6 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f7ff ff81 	bl	8004da4 <HAL_RTC_WaitForSynchro>
 8004ea2:	1e03      	subs	r3, r0, #0
 8004ea4:	d021      	beq.n	8004eea <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2229      	movs	r2, #41	@ 0x29
 8004eaa:	2103      	movs	r1, #3
 8004eac:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004eae:	193b      	adds	r3, r7, r4
 8004eb0:	2203      	movs	r2, #3
 8004eb2:	701a      	strb	r2, [r3, #0]
 8004eb4:	e019      	b.n	8004eea <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004eb6:	4b10      	ldr	r3, [pc, #64]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004eb8:	699a      	ldr	r2, [r3, #24]
 8004eba:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004ebc:	2120      	movs	r1, #32
 8004ebe:	438a      	bics	r2, r1
 8004ec0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	f7ff ff6d 	bl	8004da4 <HAL_RTC_WaitForSynchro>
 8004eca:	1e03      	subs	r3, r0, #0
 8004ecc:	d007      	beq.n	8004ede <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2229      	movs	r2, #41	@ 0x29
 8004ed2:	2103      	movs	r1, #3
 8004ed4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004ed6:	230f      	movs	r3, #15
 8004ed8:	18fb      	adds	r3, r7, r3
 8004eda:	2203      	movs	r2, #3
 8004edc:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004ede:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004ee0:	699a      	ldr	r2, [r3, #24]
 8004ee2:	4b05      	ldr	r3, [pc, #20]	@ (8004ef8 <RTC_ExitInitMode+0x84>)
 8004ee4:	2120      	movs	r1, #32
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004eea:	230f      	movs	r3, #15
 8004eec:	18fb      	adds	r3, r7, r3
 8004eee:	781b      	ldrb	r3, [r3, #0]
}
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	b005      	add	sp, #20
 8004ef6:	bd90      	pop	{r4, r7, pc}
 8004ef8:	40002800 	.word	0x40002800

08004efc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	0002      	movs	r2, r0
 8004f04:	1dfb      	adds	r3, r7, #7
 8004f06:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004f0c:	230b      	movs	r3, #11
 8004f0e:	18fb      	adds	r3, r7, r3
 8004f10:	1dfa      	adds	r2, r7, #7
 8004f12:	7812      	ldrb	r2, [r2, #0]
 8004f14:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004f16:	e008      	b.n	8004f2a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004f1e:	220b      	movs	r2, #11
 8004f20:	18bb      	adds	r3, r7, r2
 8004f22:	18ba      	adds	r2, r7, r2
 8004f24:	7812      	ldrb	r2, [r2, #0]
 8004f26:	3a0a      	subs	r2, #10
 8004f28:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004f2a:	210b      	movs	r1, #11
 8004f2c:	187b      	adds	r3, r7, r1
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b09      	cmp	r3, #9
 8004f32:	d8f1      	bhi.n	8004f18 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	187b      	adds	r3, r7, r1
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b2db      	uxtb	r3, r3
}
 8004f44:	0018      	movs	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	b004      	add	sp, #16
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	0002      	movs	r2, r0
 8004f54:	1dfb      	adds	r3, r7, #7
 8004f56:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004f58:	1dfb      	adds	r3, r7, #7
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	091b      	lsrs	r3, r3, #4
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	001a      	movs	r2, r3
 8004f62:	0013      	movs	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	189b      	adds	r3, r3, r2
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	b2da      	uxtb	r2, r3
 8004f70:	1dfb      	adds	r3, r7, #7
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	210f      	movs	r1, #15
 8004f76:	400b      	ands	r3, r1
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	18d3      	adds	r3, r2, r3
 8004f7c:	b2db      	uxtb	r3, r3
}
 8004f7e:	0018      	movs	r0, r3
 8004f80:	46bd      	mov	sp, r7
 8004f82:	b004      	add	sp, #16
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b086      	sub	sp, #24
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	60f8      	str	r0, [r7, #12]
 8004f8e:	60b9      	str	r1, [r7, #8]
 8004f90:	607a      	str	r2, [r7, #4]
 8004f92:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2228      	movs	r2, #40	@ 0x28
 8004f98:	5c9b      	ldrb	r3, [r3, r2]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d101      	bne.n	8004fa2 <HAL_RTCEx_SetSmoothCalib+0x1c>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	e04f      	b.n	8005042 <HAL_RTCEx_SetSmoothCalib+0xbc>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2228      	movs	r2, #40	@ 0x28
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2229      	movs	r2, #41	@ 0x29
 8004fae:	2102      	movs	r1, #2
 8004fb0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	22ca      	movs	r2, #202	@ 0xca
 8004fb8:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2253      	movs	r2, #83	@ 0x53
 8004fc0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68da      	ldr	r2, [r3, #12]
 8004fc8:	2380      	movs	r3, #128	@ 0x80
 8004fca:	025b      	lsls	r3, r3, #9
 8004fcc:	4013      	ands	r3, r2
 8004fce:	d022      	beq.n	8005016 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 8004fd0:	f7fd fa10 	bl	80023f4 <HAL_GetTick>
 8004fd4:	0003      	movs	r3, r0
 8004fd6:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004fd8:	e016      	b.n	8005008 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004fda:	f7fd fa0b 	bl	80023f4 <HAL_GetTick>
 8004fde:	0002      	movs	r2, r0
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	1ad2      	subs	r2, r2, r3
 8004fe4:	23fa      	movs	r3, #250	@ 0xfa
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d90d      	bls.n	8005008 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	22ff      	movs	r2, #255	@ 0xff
 8004ff2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2229      	movs	r2, #41	@ 0x29
 8004ff8:	2103      	movs	r1, #3
 8004ffa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2228      	movs	r2, #40	@ 0x28
 8005000:	2100      	movs	r1, #0
 8005002:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e01c      	b.n	8005042 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	2380      	movs	r3, #128	@ 0x80
 8005010:	025b      	lsls	r3, r3, #9
 8005012:	4013      	ands	r3, r2
 8005014:	d1e1      	bne.n	8004fda <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	431a      	orrs	r2, r3
 800501c:	0011      	movs	r1, r2
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	22ff      	movs	r2, #255	@ 0xff
 800502e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2229      	movs	r2, #41	@ 0x29
 8005034:	2101      	movs	r1, #1
 8005036:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2228      	movs	r2, #40	@ 0x28
 800503c:	2100      	movs	r1, #0
 800503e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	0018      	movs	r0, r3
 8005044:	46bd      	mov	sp, r7
 8005046:	b006      	add	sp, #24
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2228      	movs	r2, #40	@ 0x28
 800505a:	5c9b      	ldrb	r3, [r3, r2]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d101      	bne.n	8005064 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8005060:	2302      	movs	r3, #2
 8005062:	e035      	b.n	80050d0 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2228      	movs	r2, #40	@ 0x28
 8005068:	2101      	movs	r1, #1
 800506a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2229      	movs	r2, #41	@ 0x29
 8005070:	2102      	movs	r1, #2
 8005072:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	22ca      	movs	r2, #202	@ 0xca
 800507a:	625a      	str	r2, [r3, #36]	@ 0x24
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2253      	movs	r2, #83	@ 0x53
 8005082:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	699a      	ldr	r2, [r3, #24]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4912      	ldr	r1, [pc, #72]	@ (80050d8 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8005090:	400a      	ands	r2, r1
 8005092:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6999      	ldr	r1, [r3, #24]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	430a      	orrs	r2, r1
 80050a2:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2180      	movs	r1, #128	@ 0x80
 80050b0:	0409      	lsls	r1, r1, #16
 80050b2:	430a      	orrs	r2, r1
 80050b4:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	22ff      	movs	r2, #255	@ 0xff
 80050bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2229      	movs	r2, #41	@ 0x29
 80050c2:	2101      	movs	r1, #1
 80050c4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2228      	movs	r2, #40	@ 0x28
 80050ca:	2100      	movs	r1, #0
 80050cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	0018      	movs	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	b002      	add	sp, #8
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	fff7ffff 	.word	0xfff7ffff

080050dc <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80050e4:	46c0      	nop			@ (mov r8, r8)
 80050e6:	46bd      	mov	sp, r7
 80050e8:	b002      	add	sp, #8
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	001a      	movs	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	18d3      	adds	r3, r2, r3
 8005104:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	3301      	adds	r3, #1
 800510a:	33ff      	adds	r3, #255	@ 0xff
 800510c:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	18d3      	adds	r3, r2, r3
 8005116:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	601a      	str	r2, [r3, #0]
}
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	46bd      	mov	sp, r7
 8005122:	b006      	add	sp, #24
 8005124:	bd80      	pop	{r7, pc}

08005126 <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b084      	sub	sp, #16
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
 800512e:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	001a      	movs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	18d3      	adds	r3, r2, r3
 800513c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	3301      	adds	r3, #1
 8005142:	33ff      	adds	r3, #255	@ 0xff
 8005144:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	18d3      	adds	r3, r2, r3
 800514e:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	681b      	ldr	r3, [r3, #0]
}
 8005154:	0018      	movs	r0, r3
 8005156:	46bd      	mov	sp, r7
 8005158:	b004      	add	sp, #16
 800515a:	bd80      	pop	{r7, pc}

0800515c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e04a      	b.n	8005204 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	223d      	movs	r2, #61	@ 0x3d
 8005172:	5c9b      	ldrb	r3, [r3, r2]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d107      	bne.n	800518a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	223c      	movs	r2, #60	@ 0x3c
 800517e:	2100      	movs	r1, #0
 8005180:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	0018      	movs	r0, r3
 8005186:	f7fc ffb7 	bl	80020f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	223d      	movs	r2, #61	@ 0x3d
 800518e:	2102      	movs	r1, #2
 8005190:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	3304      	adds	r3, #4
 800519a:	0019      	movs	r1, r3
 800519c:	0010      	movs	r0, r2
 800519e:	f000 fc87 	bl	8005ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2248      	movs	r2, #72	@ 0x48
 80051a6:	2101      	movs	r1, #1
 80051a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	223e      	movs	r2, #62	@ 0x3e
 80051ae:	2101      	movs	r1, #1
 80051b0:	5499      	strb	r1, [r3, r2]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	223f      	movs	r2, #63	@ 0x3f
 80051b6:	2101      	movs	r1, #1
 80051b8:	5499      	strb	r1, [r3, r2]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2240      	movs	r2, #64	@ 0x40
 80051be:	2101      	movs	r1, #1
 80051c0:	5499      	strb	r1, [r3, r2]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2241      	movs	r2, #65	@ 0x41
 80051c6:	2101      	movs	r1, #1
 80051c8:	5499      	strb	r1, [r3, r2]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2242      	movs	r2, #66	@ 0x42
 80051ce:	2101      	movs	r1, #1
 80051d0:	5499      	strb	r1, [r3, r2]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2243      	movs	r2, #67	@ 0x43
 80051d6:	2101      	movs	r1, #1
 80051d8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2244      	movs	r2, #68	@ 0x44
 80051de:	2101      	movs	r1, #1
 80051e0:	5499      	strb	r1, [r3, r2]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2245      	movs	r2, #69	@ 0x45
 80051e6:	2101      	movs	r1, #1
 80051e8:	5499      	strb	r1, [r3, r2]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2246      	movs	r2, #70	@ 0x46
 80051ee:	2101      	movs	r1, #1
 80051f0:	5499      	strb	r1, [r3, r2]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2247      	movs	r2, #71	@ 0x47
 80051f6:	2101      	movs	r1, #1
 80051f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	223d      	movs	r2, #61	@ 0x3d
 80051fe:	2101      	movs	r1, #1
 8005200:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	0018      	movs	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	b002      	add	sp, #8
 800520a:	bd80      	pop	{r7, pc}

0800520c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	223d      	movs	r2, #61	@ 0x3d
 8005218:	5c9b      	ldrb	r3, [r3, r2]
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d001      	beq.n	8005224 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e035      	b.n	8005290 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	223d      	movs	r2, #61	@ 0x3d
 8005228:	2102      	movs	r1, #2
 800522a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a19      	ldr	r2, [pc, #100]	@ (8005298 <HAL_TIM_Base_Start+0x8c>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00a      	beq.n	800524c <HAL_TIM_Base_Start+0x40>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	2380      	movs	r3, #128	@ 0x80
 800523c:	05db      	lsls	r3, r3, #23
 800523e:	429a      	cmp	r2, r3
 8005240:	d004      	beq.n	800524c <HAL_TIM_Base_Start+0x40>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a15      	ldr	r2, [pc, #84]	@ (800529c <HAL_TIM_Base_Start+0x90>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d116      	bne.n	800527a <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	4a13      	ldr	r2, [pc, #76]	@ (80052a0 <HAL_TIM_Base_Start+0x94>)
 8005254:	4013      	ands	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b06      	cmp	r3, #6
 800525c:	d016      	beq.n	800528c <HAL_TIM_Base_Start+0x80>
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	2380      	movs	r3, #128	@ 0x80
 8005262:	025b      	lsls	r3, r3, #9
 8005264:	429a      	cmp	r2, r3
 8005266:	d011      	beq.n	800528c <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2101      	movs	r1, #1
 8005274:	430a      	orrs	r2, r1
 8005276:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005278:	e008      	b.n	800528c <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2101      	movs	r1, #1
 8005286:	430a      	orrs	r2, r1
 8005288:	601a      	str	r2, [r3, #0]
 800528a:	e000      	b.n	800528e <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	0018      	movs	r0, r3
 8005292:	46bd      	mov	sp, r7
 8005294:	b004      	add	sp, #16
 8005296:	bd80      	pop	{r7, pc}
 8005298:	40012c00 	.word	0x40012c00
 800529c:	40000400 	.word	0x40000400
 80052a0:	00010007 	.word	0x00010007

080052a4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	4a0d      	ldr	r2, [pc, #52]	@ (80052e8 <HAL_TIM_Base_Stop+0x44>)
 80052b4:	4013      	ands	r3, r2
 80052b6:	d10d      	bne.n	80052d4 <HAL_TIM_Base_Stop+0x30>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	4a0b      	ldr	r2, [pc, #44]	@ (80052ec <HAL_TIM_Base_Stop+0x48>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	d107      	bne.n	80052d4 <HAL_TIM_Base_Stop+0x30>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2101      	movs	r1, #1
 80052d0:	438a      	bics	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	223d      	movs	r2, #61	@ 0x3d
 80052d8:	2101      	movs	r1, #1
 80052da:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	0018      	movs	r0, r3
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b002      	add	sp, #8
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	00001111 	.word	0x00001111
 80052ec:	00000444 	.word	0x00000444

080052f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	223d      	movs	r2, #61	@ 0x3d
 80052fc:	5c9b      	ldrb	r3, [r3, r2]
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b01      	cmp	r3, #1
 8005302:	d001      	beq.n	8005308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e03d      	b.n	8005384 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	223d      	movs	r2, #61	@ 0x3d
 800530c:	2102      	movs	r1, #2
 800530e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68da      	ldr	r2, [r3, #12]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2101      	movs	r1, #1
 800531c:	430a      	orrs	r2, r1
 800531e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a19      	ldr	r2, [pc, #100]	@ (800538c <HAL_TIM_Base_Start_IT+0x9c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d00a      	beq.n	8005340 <HAL_TIM_Base_Start_IT+0x50>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	2380      	movs	r3, #128	@ 0x80
 8005330:	05db      	lsls	r3, r3, #23
 8005332:	429a      	cmp	r2, r3
 8005334:	d004      	beq.n	8005340 <HAL_TIM_Base_Start_IT+0x50>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a15      	ldr	r2, [pc, #84]	@ (8005390 <HAL_TIM_Base_Start_IT+0xa0>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d116      	bne.n	800536e <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	4a13      	ldr	r2, [pc, #76]	@ (8005394 <HAL_TIM_Base_Start_IT+0xa4>)
 8005348:	4013      	ands	r3, r2
 800534a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2b06      	cmp	r3, #6
 8005350:	d016      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x90>
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	2380      	movs	r3, #128	@ 0x80
 8005356:	025b      	lsls	r3, r3, #9
 8005358:	429a      	cmp	r2, r3
 800535a:	d011      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2101      	movs	r1, #1
 8005368:	430a      	orrs	r2, r1
 800536a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800536c:	e008      	b.n	8005380 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2101      	movs	r1, #1
 800537a:	430a      	orrs	r2, r1
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	e000      	b.n	8005382 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005380:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	0018      	movs	r0, r3
 8005386:	46bd      	mov	sp, r7
 8005388:	b004      	add	sp, #16
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40012c00 	.word	0x40012c00
 8005390:	40000400 	.word	0x40000400
 8005394:	00010007 	.word	0x00010007

08005398 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2101      	movs	r1, #1
 80053ac:	438a      	bics	r2, r1
 80053ae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	4a0d      	ldr	r2, [pc, #52]	@ (80053ec <HAL_TIM_Base_Stop_IT+0x54>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	d10d      	bne.n	80053d8 <HAL_TIM_Base_Stop_IT+0x40>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	4a0b      	ldr	r2, [pc, #44]	@ (80053f0 <HAL_TIM_Base_Stop_IT+0x58>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	d107      	bne.n	80053d8 <HAL_TIM_Base_Stop_IT+0x40>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2101      	movs	r1, #1
 80053d4:	438a      	bics	r2, r1
 80053d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	223d      	movs	r2, #61	@ 0x3d
 80053dc:	2101      	movs	r1, #1
 80053de:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	0018      	movs	r0, r3
 80053e4:	46bd      	mov	sp, r7
 80053e6:	b002      	add	sp, #8
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	46c0      	nop			@ (mov r8, r8)
 80053ec:	00001111 	.word	0x00001111
 80053f0:	00000444 	.word	0x00000444

080053f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e04a      	b.n	800549c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	223d      	movs	r2, #61	@ 0x3d
 800540a:	5c9b      	ldrb	r3, [r3, r2]
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d107      	bne.n	8005422 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	223c      	movs	r2, #60	@ 0x3c
 8005416:	2100      	movs	r1, #0
 8005418:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	0018      	movs	r0, r3
 800541e:	f7fc fe4f 	bl	80020c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	223d      	movs	r2, #61	@ 0x3d
 8005426:	2102      	movs	r1, #2
 8005428:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	3304      	adds	r3, #4
 8005432:	0019      	movs	r1, r3
 8005434:	0010      	movs	r0, r2
 8005436:	f000 fb3b 	bl	8005ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2248      	movs	r2, #72	@ 0x48
 800543e:	2101      	movs	r1, #1
 8005440:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	223e      	movs	r2, #62	@ 0x3e
 8005446:	2101      	movs	r1, #1
 8005448:	5499      	strb	r1, [r3, r2]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	223f      	movs	r2, #63	@ 0x3f
 800544e:	2101      	movs	r1, #1
 8005450:	5499      	strb	r1, [r3, r2]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2240      	movs	r2, #64	@ 0x40
 8005456:	2101      	movs	r1, #1
 8005458:	5499      	strb	r1, [r3, r2]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2241      	movs	r2, #65	@ 0x41
 800545e:	2101      	movs	r1, #1
 8005460:	5499      	strb	r1, [r3, r2]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2242      	movs	r2, #66	@ 0x42
 8005466:	2101      	movs	r1, #1
 8005468:	5499      	strb	r1, [r3, r2]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2243      	movs	r2, #67	@ 0x43
 800546e:	2101      	movs	r1, #1
 8005470:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2244      	movs	r2, #68	@ 0x44
 8005476:	2101      	movs	r1, #1
 8005478:	5499      	strb	r1, [r3, r2]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2245      	movs	r2, #69	@ 0x45
 800547e:	2101      	movs	r1, #1
 8005480:	5499      	strb	r1, [r3, r2]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2246      	movs	r2, #70	@ 0x46
 8005486:	2101      	movs	r1, #1
 8005488:	5499      	strb	r1, [r3, r2]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2247      	movs	r2, #71	@ 0x47
 800548e:	2101      	movs	r1, #1
 8005490:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	223d      	movs	r2, #61	@ 0x3d
 8005496:	2101      	movs	r1, #1
 8005498:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	0018      	movs	r0, r3
 800549e:	46bd      	mov	sp, r7
 80054a0:	b002      	add	sp, #8
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d108      	bne.n	80054c6 <HAL_TIM_PWM_Start+0x22>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	223e      	movs	r2, #62	@ 0x3e
 80054b8:	5c9b      	ldrb	r3, [r3, r2]
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	1e5a      	subs	r2, r3, #1
 80054c0:	4193      	sbcs	r3, r2
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	e037      	b.n	8005536 <HAL_TIM_PWM_Start+0x92>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b04      	cmp	r3, #4
 80054ca:	d108      	bne.n	80054de <HAL_TIM_PWM_Start+0x3a>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	223f      	movs	r2, #63	@ 0x3f
 80054d0:	5c9b      	ldrb	r3, [r3, r2]
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	3b01      	subs	r3, #1
 80054d6:	1e5a      	subs	r2, r3, #1
 80054d8:	4193      	sbcs	r3, r2
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	e02b      	b.n	8005536 <HAL_TIM_PWM_Start+0x92>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b08      	cmp	r3, #8
 80054e2:	d108      	bne.n	80054f6 <HAL_TIM_PWM_Start+0x52>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2240      	movs	r2, #64	@ 0x40
 80054e8:	5c9b      	ldrb	r3, [r3, r2]
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	3b01      	subs	r3, #1
 80054ee:	1e5a      	subs	r2, r3, #1
 80054f0:	4193      	sbcs	r3, r2
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	e01f      	b.n	8005536 <HAL_TIM_PWM_Start+0x92>
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b0c      	cmp	r3, #12
 80054fa:	d108      	bne.n	800550e <HAL_TIM_PWM_Start+0x6a>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2241      	movs	r2, #65	@ 0x41
 8005500:	5c9b      	ldrb	r3, [r3, r2]
 8005502:	b2db      	uxtb	r3, r3
 8005504:	3b01      	subs	r3, #1
 8005506:	1e5a      	subs	r2, r3, #1
 8005508:	4193      	sbcs	r3, r2
 800550a:	b2db      	uxtb	r3, r3
 800550c:	e013      	b.n	8005536 <HAL_TIM_PWM_Start+0x92>
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b10      	cmp	r3, #16
 8005512:	d108      	bne.n	8005526 <HAL_TIM_PWM_Start+0x82>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2242      	movs	r2, #66	@ 0x42
 8005518:	5c9b      	ldrb	r3, [r3, r2]
 800551a:	b2db      	uxtb	r3, r3
 800551c:	3b01      	subs	r3, #1
 800551e:	1e5a      	subs	r2, r3, #1
 8005520:	4193      	sbcs	r3, r2
 8005522:	b2db      	uxtb	r3, r3
 8005524:	e007      	b.n	8005536 <HAL_TIM_PWM_Start+0x92>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2243      	movs	r2, #67	@ 0x43
 800552a:	5c9b      	ldrb	r3, [r3, r2]
 800552c:	b2db      	uxtb	r3, r3
 800552e:	3b01      	subs	r3, #1
 8005530:	1e5a      	subs	r2, r3, #1
 8005532:	4193      	sbcs	r3, r2
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e081      	b.n	8005642 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d104      	bne.n	800554e <HAL_TIM_PWM_Start+0xaa>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	223e      	movs	r2, #62	@ 0x3e
 8005548:	2102      	movs	r1, #2
 800554a:	5499      	strb	r1, [r3, r2]
 800554c:	e023      	b.n	8005596 <HAL_TIM_PWM_Start+0xf2>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b04      	cmp	r3, #4
 8005552:	d104      	bne.n	800555e <HAL_TIM_PWM_Start+0xba>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	223f      	movs	r2, #63	@ 0x3f
 8005558:	2102      	movs	r1, #2
 800555a:	5499      	strb	r1, [r3, r2]
 800555c:	e01b      	b.n	8005596 <HAL_TIM_PWM_Start+0xf2>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	2b08      	cmp	r3, #8
 8005562:	d104      	bne.n	800556e <HAL_TIM_PWM_Start+0xca>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2240      	movs	r2, #64	@ 0x40
 8005568:	2102      	movs	r1, #2
 800556a:	5499      	strb	r1, [r3, r2]
 800556c:	e013      	b.n	8005596 <HAL_TIM_PWM_Start+0xf2>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	2b0c      	cmp	r3, #12
 8005572:	d104      	bne.n	800557e <HAL_TIM_PWM_Start+0xda>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2241      	movs	r2, #65	@ 0x41
 8005578:	2102      	movs	r1, #2
 800557a:	5499      	strb	r1, [r3, r2]
 800557c:	e00b      	b.n	8005596 <HAL_TIM_PWM_Start+0xf2>
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b10      	cmp	r3, #16
 8005582:	d104      	bne.n	800558e <HAL_TIM_PWM_Start+0xea>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2242      	movs	r2, #66	@ 0x42
 8005588:	2102      	movs	r1, #2
 800558a:	5499      	strb	r1, [r3, r2]
 800558c:	e003      	b.n	8005596 <HAL_TIM_PWM_Start+0xf2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2243      	movs	r2, #67	@ 0x43
 8005592:	2102      	movs	r1, #2
 8005594:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6839      	ldr	r1, [r7, #0]
 800559c:	2201      	movs	r2, #1
 800559e:	0018      	movs	r0, r3
 80055a0:	f000 fda6 	bl	80060f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a28      	ldr	r2, [pc, #160]	@ (800564c <HAL_TIM_PWM_Start+0x1a8>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d009      	beq.n	80055c2 <HAL_TIM_PWM_Start+0x11e>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a27      	ldr	r2, [pc, #156]	@ (8005650 <HAL_TIM_PWM_Start+0x1ac>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d004      	beq.n	80055c2 <HAL_TIM_PWM_Start+0x11e>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a25      	ldr	r2, [pc, #148]	@ (8005654 <HAL_TIM_PWM_Start+0x1b0>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_PWM_Start+0x122>
 80055c2:	2301      	movs	r3, #1
 80055c4:	e000      	b.n	80055c8 <HAL_TIM_PWM_Start+0x124>
 80055c6:	2300      	movs	r3, #0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d008      	beq.n	80055de <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2180      	movs	r1, #128	@ 0x80
 80055d8:	0209      	lsls	r1, r1, #8
 80055da:	430a      	orrs	r2, r1
 80055dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a1a      	ldr	r2, [pc, #104]	@ (800564c <HAL_TIM_PWM_Start+0x1a8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d00a      	beq.n	80055fe <HAL_TIM_PWM_Start+0x15a>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	2380      	movs	r3, #128	@ 0x80
 80055ee:	05db      	lsls	r3, r3, #23
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d004      	beq.n	80055fe <HAL_TIM_PWM_Start+0x15a>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a17      	ldr	r2, [pc, #92]	@ (8005658 <HAL_TIM_PWM_Start+0x1b4>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d116      	bne.n	800562c <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	4a15      	ldr	r2, [pc, #84]	@ (800565c <HAL_TIM_PWM_Start+0x1b8>)
 8005606:	4013      	ands	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2b06      	cmp	r3, #6
 800560e:	d016      	beq.n	800563e <HAL_TIM_PWM_Start+0x19a>
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	2380      	movs	r3, #128	@ 0x80
 8005614:	025b      	lsls	r3, r3, #9
 8005616:	429a      	cmp	r2, r3
 8005618:	d011      	beq.n	800563e <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2101      	movs	r1, #1
 8005626:	430a      	orrs	r2, r1
 8005628:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562a:	e008      	b.n	800563e <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2101      	movs	r1, #1
 8005638:	430a      	orrs	r2, r1
 800563a:	601a      	str	r2, [r3, #0]
 800563c:	e000      	b.n	8005640 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800563e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	0018      	movs	r0, r3
 8005644:	46bd      	mov	sp, r7
 8005646:	b004      	add	sp, #16
 8005648:	bd80      	pop	{r7, pc}
 800564a:	46c0      	nop			@ (mov r8, r8)
 800564c:	40012c00 	.word	0x40012c00
 8005650:	40014400 	.word	0x40014400
 8005654:	40014800 	.word	0x40014800
 8005658:	40000400 	.word	0x40000400
 800565c:	00010007 	.word	0x00010007

08005660 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2202      	movs	r2, #2
 800567c:	4013      	ands	r3, r2
 800567e:	d021      	beq.n	80056c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2202      	movs	r2, #2
 8005684:	4013      	ands	r3, r2
 8005686:	d01d      	beq.n	80056c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2203      	movs	r2, #3
 800568e:	4252      	negs	r2, r2
 8005690:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2201      	movs	r2, #1
 8005696:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	2203      	movs	r2, #3
 80056a0:	4013      	ands	r3, r2
 80056a2:	d004      	beq.n	80056ae <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	0018      	movs	r0, r3
 80056a8:	f000 f9ea 	bl	8005a80 <HAL_TIM_IC_CaptureCallback>
 80056ac:	e007      	b.n	80056be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f000 f9dd 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	0018      	movs	r0, r3
 80056ba:	f000 f9e9 	bl	8005a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	2204      	movs	r2, #4
 80056c8:	4013      	ands	r3, r2
 80056ca:	d022      	beq.n	8005712 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2204      	movs	r2, #4
 80056d0:	4013      	ands	r3, r2
 80056d2:	d01e      	beq.n	8005712 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2205      	movs	r2, #5
 80056da:	4252      	negs	r2, r2
 80056dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2202      	movs	r2, #2
 80056e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699a      	ldr	r2, [r3, #24]
 80056ea:	23c0      	movs	r3, #192	@ 0xc0
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4013      	ands	r3, r2
 80056f0:	d004      	beq.n	80056fc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	0018      	movs	r0, r3
 80056f6:	f000 f9c3 	bl	8005a80 <HAL_TIM_IC_CaptureCallback>
 80056fa:	e007      	b.n	800570c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	0018      	movs	r0, r3
 8005700:	f000 f9b6 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	0018      	movs	r0, r3
 8005708:	f000 f9c2 	bl	8005a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2208      	movs	r2, #8
 8005716:	4013      	ands	r3, r2
 8005718:	d021      	beq.n	800575e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2208      	movs	r2, #8
 800571e:	4013      	ands	r3, r2
 8005720:	d01d      	beq.n	800575e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2209      	movs	r2, #9
 8005728:	4252      	negs	r2, r2
 800572a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2204      	movs	r2, #4
 8005730:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	2203      	movs	r2, #3
 800573a:	4013      	ands	r3, r2
 800573c:	d004      	beq.n	8005748 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	0018      	movs	r0, r3
 8005742:	f000 f99d 	bl	8005a80 <HAL_TIM_IC_CaptureCallback>
 8005746:	e007      	b.n	8005758 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	0018      	movs	r0, r3
 800574c:	f000 f990 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	0018      	movs	r0, r3
 8005754:	f000 f99c 	bl	8005a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	2210      	movs	r2, #16
 8005762:	4013      	ands	r3, r2
 8005764:	d022      	beq.n	80057ac <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2210      	movs	r2, #16
 800576a:	4013      	ands	r3, r2
 800576c:	d01e      	beq.n	80057ac <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2211      	movs	r2, #17
 8005774:	4252      	negs	r2, r2
 8005776:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2208      	movs	r2, #8
 800577c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	23c0      	movs	r3, #192	@ 0xc0
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4013      	ands	r3, r2
 800578a:	d004      	beq.n	8005796 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	0018      	movs	r0, r3
 8005790:	f000 f976 	bl	8005a80 <HAL_TIM_IC_CaptureCallback>
 8005794:	e007      	b.n	80057a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	0018      	movs	r0, r3
 800579a:	f000 f969 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 f975 	bl	8005a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2201      	movs	r2, #1
 80057b0:	4013      	ands	r3, r2
 80057b2:	d00c      	beq.n	80057ce <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2201      	movs	r2, #1
 80057b8:	4013      	ands	r3, r2
 80057ba:	d008      	beq.n	80057ce <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2202      	movs	r2, #2
 80057c2:	4252      	negs	r2, r2
 80057c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f7fb fe91 	bl	80014f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	2280      	movs	r2, #128	@ 0x80
 80057d2:	4013      	ands	r3, r2
 80057d4:	d104      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	2380      	movs	r3, #128	@ 0x80
 80057da:	019b      	lsls	r3, r3, #6
 80057dc:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80057de:	d00b      	beq.n	80057f8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2280      	movs	r2, #128	@ 0x80
 80057e4:	4013      	ands	r3, r2
 80057e6:	d007      	beq.n	80057f8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a1e      	ldr	r2, [pc, #120]	@ (8005868 <HAL_TIM_IRQHandler+0x208>)
 80057ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	0018      	movs	r0, r3
 80057f4:	f000 fd10 	bl	8006218 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	2380      	movs	r3, #128	@ 0x80
 80057fc:	005b      	lsls	r3, r3, #1
 80057fe:	4013      	ands	r3, r2
 8005800:	d00b      	beq.n	800581a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2280      	movs	r2, #128	@ 0x80
 8005806:	4013      	ands	r3, r2
 8005808:	d007      	beq.n	800581a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a17      	ldr	r2, [pc, #92]	@ (800586c <HAL_TIM_IRQHandler+0x20c>)
 8005810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	0018      	movs	r0, r3
 8005816:	f000 fd07 	bl	8006228 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2240      	movs	r2, #64	@ 0x40
 800581e:	4013      	ands	r3, r2
 8005820:	d00c      	beq.n	800583c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2240      	movs	r2, #64	@ 0x40
 8005826:	4013      	ands	r3, r2
 8005828:	d008      	beq.n	800583c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2241      	movs	r2, #65	@ 0x41
 8005830:	4252      	negs	r2, r2
 8005832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	0018      	movs	r0, r3
 8005838:	f000 f932 	bl	8005aa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	2220      	movs	r2, #32
 8005840:	4013      	ands	r3, r2
 8005842:	d00c      	beq.n	800585e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	4013      	ands	r3, r2
 800584a:	d008      	beq.n	800585e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2221      	movs	r2, #33	@ 0x21
 8005852:	4252      	negs	r2, r2
 8005854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	0018      	movs	r0, r3
 800585a:	f000 fcd5 	bl	8006208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800585e:	46c0      	nop			@ (mov r8, r8)
 8005860:	46bd      	mov	sp, r7
 8005862:	b004      	add	sp, #16
 8005864:	bd80      	pop	{r7, pc}
 8005866:	46c0      	nop			@ (mov r8, r8)
 8005868:	ffffdf7f 	.word	0xffffdf7f
 800586c:	fffffeff 	.word	0xfffffeff

08005870 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b086      	sub	sp, #24
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800587c:	2317      	movs	r3, #23
 800587e:	18fb      	adds	r3, r7, r3
 8005880:	2200      	movs	r2, #0
 8005882:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	223c      	movs	r2, #60	@ 0x3c
 8005888:	5c9b      	ldrb	r3, [r3, r2]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d101      	bne.n	8005892 <HAL_TIM_PWM_ConfigChannel+0x22>
 800588e:	2302      	movs	r3, #2
 8005890:	e0e5      	b.n	8005a5e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	223c      	movs	r2, #60	@ 0x3c
 8005896:	2101      	movs	r1, #1
 8005898:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b14      	cmp	r3, #20
 800589e:	d900      	bls.n	80058a2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80058a0:	e0d1      	b.n	8005a46 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	009a      	lsls	r2, r3, #2
 80058a6:	4b70      	ldr	r3, [pc, #448]	@ (8005a68 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80058a8:	18d3      	adds	r3, r2, r3
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	0011      	movs	r1, r2
 80058b6:	0018      	movs	r0, r3
 80058b8:	f000 f97e 	bl	8005bb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699a      	ldr	r2, [r3, #24]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2108      	movs	r1, #8
 80058c8:	430a      	orrs	r2, r1
 80058ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699a      	ldr	r2, [r3, #24]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2104      	movs	r1, #4
 80058d8:	438a      	bics	r2, r1
 80058da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6999      	ldr	r1, [r3, #24]
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	691a      	ldr	r2, [r3, #16]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	619a      	str	r2, [r3, #24]
      break;
 80058ee:	e0af      	b.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	0011      	movs	r1, r2
 80058f8:	0018      	movs	r0, r3
 80058fa:	f000 f9dd 	bl	8005cb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	699a      	ldr	r2, [r3, #24]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2180      	movs	r1, #128	@ 0x80
 800590a:	0109      	lsls	r1, r1, #4
 800590c:	430a      	orrs	r2, r1
 800590e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	699a      	ldr	r2, [r3, #24]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4954      	ldr	r1, [pc, #336]	@ (8005a6c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800591c:	400a      	ands	r2, r1
 800591e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6999      	ldr	r1, [r3, #24]
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	021a      	lsls	r2, r3, #8
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	430a      	orrs	r2, r1
 8005932:	619a      	str	r2, [r3, #24]
      break;
 8005934:	e08c      	b.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	0011      	movs	r1, r2
 800593e:	0018      	movs	r0, r3
 8005940:	f000 fa38 	bl	8005db4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	69da      	ldr	r2, [r3, #28]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2108      	movs	r1, #8
 8005950:	430a      	orrs	r2, r1
 8005952:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	69da      	ldr	r2, [r3, #28]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2104      	movs	r1, #4
 8005960:	438a      	bics	r2, r1
 8005962:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	69d9      	ldr	r1, [r3, #28]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	691a      	ldr	r2, [r3, #16]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	61da      	str	r2, [r3, #28]
      break;
 8005976:	e06b      	b.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	0011      	movs	r1, r2
 8005980:	0018      	movs	r0, r3
 8005982:	f000 fa99 	bl	8005eb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2180      	movs	r1, #128	@ 0x80
 8005992:	0109      	lsls	r1, r1, #4
 8005994:	430a      	orrs	r2, r1
 8005996:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	69da      	ldr	r2, [r3, #28]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4932      	ldr	r1, [pc, #200]	@ (8005a6c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80059a4:	400a      	ands	r2, r1
 80059a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	69d9      	ldr	r1, [r3, #28]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	021a      	lsls	r2, r3, #8
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	430a      	orrs	r2, r1
 80059ba:	61da      	str	r2, [r3, #28]
      break;
 80059bc:	e048      	b.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	0011      	movs	r1, r2
 80059c6:	0018      	movs	r0, r3
 80059c8:	f000 fada 	bl	8005f80 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2108      	movs	r1, #8
 80059d8:	430a      	orrs	r2, r1
 80059da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2104      	movs	r1, #4
 80059e8:	438a      	bics	r2, r1
 80059ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	691a      	ldr	r2, [r3, #16]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80059fe:	e027      	b.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	0011      	movs	r1, r2
 8005a08:	0018      	movs	r0, r3
 8005a0a:	f000 fb13 	bl	8006034 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2180      	movs	r1, #128	@ 0x80
 8005a1a:	0109      	lsls	r1, r1, #4
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4910      	ldr	r1, [pc, #64]	@ (8005a6c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005a2c:	400a      	ands	r2, r1
 8005a2e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	021a      	lsls	r2, r3, #8
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005a44:	e004      	b.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005a46:	2317      	movs	r3, #23
 8005a48:	18fb      	adds	r3, r7, r3
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	701a      	strb	r2, [r3, #0]
      break;
 8005a4e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	223c      	movs	r2, #60	@ 0x3c
 8005a54:	2100      	movs	r1, #0
 8005a56:	5499      	strb	r1, [r3, r2]

  return status;
 8005a58:	2317      	movs	r3, #23
 8005a5a:	18fb      	adds	r3, r7, r3
 8005a5c:	781b      	ldrb	r3, [r3, #0]
}
 8005a5e:	0018      	movs	r0, r3
 8005a60:	46bd      	mov	sp, r7
 8005a62:	b006      	add	sp, #24
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	46c0      	nop			@ (mov r8, r8)
 8005a68:	08006334 	.word	0x08006334
 8005a6c:	fffffbff 	.word	0xfffffbff

08005a70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a78:	46c0      	nop			@ (mov r8, r8)
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	b002      	add	sp, #8
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a88:	46c0      	nop			@ (mov r8, r8)
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	b002      	add	sp, #8
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a98:	46c0      	nop			@ (mov r8, r8)
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	b002      	add	sp, #8
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005aa8:	46c0      	nop			@ (mov r8, r8)
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	b002      	add	sp, #8
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a37      	ldr	r2, [pc, #220]	@ (8005ba0 <TIM_Base_SetConfig+0xf0>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d008      	beq.n	8005ada <TIM_Base_SetConfig+0x2a>
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	2380      	movs	r3, #128	@ 0x80
 8005acc:	05db      	lsls	r3, r3, #23
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d003      	beq.n	8005ada <TIM_Base_SetConfig+0x2a>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a33      	ldr	r2, [pc, #204]	@ (8005ba4 <TIM_Base_SetConfig+0xf4>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d108      	bne.n	8005aec <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2270      	movs	r2, #112	@ 0x70
 8005ade:	4393      	bics	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a2c      	ldr	r2, [pc, #176]	@ (8005ba0 <TIM_Base_SetConfig+0xf0>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d014      	beq.n	8005b1e <TIM_Base_SetConfig+0x6e>
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	2380      	movs	r3, #128	@ 0x80
 8005af8:	05db      	lsls	r3, r3, #23
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d00f      	beq.n	8005b1e <TIM_Base_SetConfig+0x6e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a28      	ldr	r2, [pc, #160]	@ (8005ba4 <TIM_Base_SetConfig+0xf4>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00b      	beq.n	8005b1e <TIM_Base_SetConfig+0x6e>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a27      	ldr	r2, [pc, #156]	@ (8005ba8 <TIM_Base_SetConfig+0xf8>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d007      	beq.n	8005b1e <TIM_Base_SetConfig+0x6e>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a26      	ldr	r2, [pc, #152]	@ (8005bac <TIM_Base_SetConfig+0xfc>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d003      	beq.n	8005b1e <TIM_Base_SetConfig+0x6e>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a25      	ldr	r2, [pc, #148]	@ (8005bb0 <TIM_Base_SetConfig+0x100>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d108      	bne.n	8005b30 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a24      	ldr	r2, [pc, #144]	@ (8005bb4 <TIM_Base_SetConfig+0x104>)
 8005b22:	4013      	ands	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2280      	movs	r2, #128	@ 0x80
 8005b34:	4393      	bics	r3, r2
 8005b36:	001a      	movs	r2, r3
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a11      	ldr	r2, [pc, #68]	@ (8005ba0 <TIM_Base_SetConfig+0xf0>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d007      	beq.n	8005b6e <TIM_Base_SetConfig+0xbe>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a12      	ldr	r2, [pc, #72]	@ (8005bac <TIM_Base_SetConfig+0xfc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d003      	beq.n	8005b6e <TIM_Base_SetConfig+0xbe>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a11      	ldr	r2, [pc, #68]	@ (8005bb0 <TIM_Base_SetConfig+0x100>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d103      	bne.n	8005b76 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	691a      	ldr	r2, [r3, #16]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	2201      	movs	r2, #1
 8005b82:	4013      	ands	r3, r2
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d106      	bne.n	8005b96 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	4393      	bics	r3, r2
 8005b90:	001a      	movs	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	611a      	str	r2, [r3, #16]
  }
}
 8005b96:	46c0      	nop			@ (mov r8, r8)
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	b004      	add	sp, #16
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	46c0      	nop			@ (mov r8, r8)
 8005ba0:	40012c00 	.word	0x40012c00
 8005ba4:	40000400 	.word	0x40000400
 8005ba8:	40002000 	.word	0x40002000
 8005bac:	40014400 	.word	0x40014400
 8005bb0:	40014800 	.word	0x40014800
 8005bb4:	fffffcff 	.word	0xfffffcff

08005bb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a1b      	ldr	r3, [r3, #32]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	4393      	bics	r3, r2
 8005bd0:	001a      	movs	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	699b      	ldr	r3, [r3, #24]
 8005be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	4a2e      	ldr	r2, [pc, #184]	@ (8005ca0 <TIM_OC1_SetConfig+0xe8>)
 8005be6:	4013      	ands	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2203      	movs	r2, #3
 8005bee:	4393      	bics	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	4393      	bics	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a24      	ldr	r2, [pc, #144]	@ (8005ca4 <TIM_OC1_SetConfig+0xec>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d007      	beq.n	8005c26 <TIM_OC1_SetConfig+0x6e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a23      	ldr	r2, [pc, #140]	@ (8005ca8 <TIM_OC1_SetConfig+0xf0>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d003      	beq.n	8005c26 <TIM_OC1_SetConfig+0x6e>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a22      	ldr	r2, [pc, #136]	@ (8005cac <TIM_OC1_SetConfig+0xf4>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d10c      	bne.n	8005c40 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2208      	movs	r2, #8
 8005c2a:	4393      	bics	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	2204      	movs	r2, #4
 8005c3c:	4393      	bics	r3, r2
 8005c3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a18      	ldr	r2, [pc, #96]	@ (8005ca4 <TIM_OC1_SetConfig+0xec>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d007      	beq.n	8005c58 <TIM_OC1_SetConfig+0xa0>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a17      	ldr	r2, [pc, #92]	@ (8005ca8 <TIM_OC1_SetConfig+0xf0>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d003      	beq.n	8005c58 <TIM_OC1_SetConfig+0xa0>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a16      	ldr	r2, [pc, #88]	@ (8005cac <TIM_OC1_SetConfig+0xf4>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d111      	bne.n	8005c7c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	4a15      	ldr	r2, [pc, #84]	@ (8005cb0 <TIM_OC1_SetConfig+0xf8>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	4a14      	ldr	r2, [pc, #80]	@ (8005cb4 <TIM_OC1_SetConfig+0xfc>)
 8005c64:	4013      	ands	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	621a      	str	r2, [r3, #32]
}
 8005c96:	46c0      	nop			@ (mov r8, r8)
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	b006      	add	sp, #24
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	46c0      	nop			@ (mov r8, r8)
 8005ca0:	fffeff8f 	.word	0xfffeff8f
 8005ca4:	40012c00 	.word	0x40012c00
 8005ca8:	40014400 	.word	0x40014400
 8005cac:	40014800 	.word	0x40014800
 8005cb0:	fffffeff 	.word	0xfffffeff
 8005cb4:	fffffdff 	.word	0xfffffdff

08005cb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b086      	sub	sp, #24
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	2210      	movs	r2, #16
 8005cce:	4393      	bics	r3, r2
 8005cd0:	001a      	movs	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	4a2c      	ldr	r2, [pc, #176]	@ (8005d98 <TIM_OC2_SetConfig+0xe0>)
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4a2b      	ldr	r2, [pc, #172]	@ (8005d9c <TIM_OC2_SetConfig+0xe4>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	021b      	lsls	r3, r3, #8
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2220      	movs	r2, #32
 8005d02:	4393      	bics	r3, r2
 8005d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	011b      	lsls	r3, r3, #4
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a22      	ldr	r2, [pc, #136]	@ (8005da0 <TIM_OC2_SetConfig+0xe8>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d10d      	bne.n	8005d36 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	2280      	movs	r2, #128	@ 0x80
 8005d1e:	4393      	bics	r3, r2
 8005d20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	011b      	lsls	r3, r3, #4
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2240      	movs	r2, #64	@ 0x40
 8005d32:	4393      	bics	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a19      	ldr	r2, [pc, #100]	@ (8005da0 <TIM_OC2_SetConfig+0xe8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d007      	beq.n	8005d4e <TIM_OC2_SetConfig+0x96>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a18      	ldr	r2, [pc, #96]	@ (8005da4 <TIM_OC2_SetConfig+0xec>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d003      	beq.n	8005d4e <TIM_OC2_SetConfig+0x96>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a17      	ldr	r2, [pc, #92]	@ (8005da8 <TIM_OC2_SetConfig+0xf0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d113      	bne.n	8005d76 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	4a16      	ldr	r2, [pc, #88]	@ (8005dac <TIM_OC2_SetConfig+0xf4>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	4a15      	ldr	r2, [pc, #84]	@ (8005db0 <TIM_OC2_SetConfig+0xf8>)
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	621a      	str	r2, [r3, #32]
}
 8005d90:	46c0      	nop			@ (mov r8, r8)
 8005d92:	46bd      	mov	sp, r7
 8005d94:	b006      	add	sp, #24
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	feff8fff 	.word	0xfeff8fff
 8005d9c:	fffffcff 	.word	0xfffffcff
 8005da0:	40012c00 	.word	0x40012c00
 8005da4:	40014400 	.word	0x40014400
 8005da8:	40014800 	.word	0x40014800
 8005dac:	fffffbff 	.word	0xfffffbff
 8005db0:	fffff7ff 	.word	0xfffff7ff

08005db4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	4a31      	ldr	r2, [pc, #196]	@ (8005e90 <TIM_OC3_SetConfig+0xdc>)
 8005dca:	401a      	ands	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	4a2d      	ldr	r2, [pc, #180]	@ (8005e94 <TIM_OC3_SetConfig+0xe0>)
 8005de0:	4013      	ands	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2203      	movs	r2, #3
 8005de8:	4393      	bics	r3, r2
 8005dea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	4a27      	ldr	r2, [pc, #156]	@ (8005e98 <TIM_OC3_SetConfig+0xe4>)
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	021b      	lsls	r3, r3, #8
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a23      	ldr	r2, [pc, #140]	@ (8005e9c <TIM_OC3_SetConfig+0xe8>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d10d      	bne.n	8005e2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	4a22      	ldr	r2, [pc, #136]	@ (8005ea0 <TIM_OC3_SetConfig+0xec>)
 8005e16:	4013      	ands	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	021b      	lsls	r3, r3, #8
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea4 <TIM_OC3_SetConfig+0xf0>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a1a      	ldr	r2, [pc, #104]	@ (8005e9c <TIM_OC3_SetConfig+0xe8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d007      	beq.n	8005e46 <TIM_OC3_SetConfig+0x92>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a1b      	ldr	r2, [pc, #108]	@ (8005ea8 <TIM_OC3_SetConfig+0xf4>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d003      	beq.n	8005e46 <TIM_OC3_SetConfig+0x92>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a1a      	ldr	r2, [pc, #104]	@ (8005eac <TIM_OC3_SetConfig+0xf8>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d113      	bne.n	8005e6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	4a19      	ldr	r2, [pc, #100]	@ (8005eb0 <TIM_OC3_SetConfig+0xfc>)
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	4a18      	ldr	r2, [pc, #96]	@ (8005eb4 <TIM_OC3_SetConfig+0x100>)
 8005e52:	4013      	ands	r3, r2
 8005e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	621a      	str	r2, [r3, #32]
}
 8005e88:	46c0      	nop			@ (mov r8, r8)
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	b006      	add	sp, #24
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	fffffeff 	.word	0xfffffeff
 8005e94:	fffeff8f 	.word	0xfffeff8f
 8005e98:	fffffdff 	.word	0xfffffdff
 8005e9c:	40012c00 	.word	0x40012c00
 8005ea0:	fffff7ff 	.word	0xfffff7ff
 8005ea4:	fffffbff 	.word	0xfffffbff
 8005ea8:	40014400 	.word	0x40014400
 8005eac:	40014800 	.word	0x40014800
 8005eb0:	ffffefff 	.word	0xffffefff
 8005eb4:	ffffdfff 	.word	0xffffdfff

08005eb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	4a24      	ldr	r2, [pc, #144]	@ (8005f60 <TIM_OC4_SetConfig+0xa8>)
 8005ece:	401a      	ands	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	69db      	ldr	r3, [r3, #28]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4a20      	ldr	r2, [pc, #128]	@ (8005f64 <TIM_OC4_SetConfig+0xac>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	4a1f      	ldr	r2, [pc, #124]	@ (8005f68 <TIM_OC4_SetConfig+0xb0>)
 8005eec:	4013      	ands	r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	021b      	lsls	r3, r3, #8
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	4a1b      	ldr	r2, [pc, #108]	@ (8005f6c <TIM_OC4_SetConfig+0xb4>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	031b      	lsls	r3, r3, #12
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a17      	ldr	r2, [pc, #92]	@ (8005f70 <TIM_OC4_SetConfig+0xb8>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d007      	beq.n	8005f28 <TIM_OC4_SetConfig+0x70>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a16      	ldr	r2, [pc, #88]	@ (8005f74 <TIM_OC4_SetConfig+0xbc>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d003      	beq.n	8005f28 <TIM_OC4_SetConfig+0x70>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a15      	ldr	r2, [pc, #84]	@ (8005f78 <TIM_OC4_SetConfig+0xc0>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d109      	bne.n	8005f3c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	4a14      	ldr	r2, [pc, #80]	@ (8005f7c <TIM_OC4_SetConfig+0xc4>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	695b      	ldr	r3, [r3, #20]
 8005f34:	019b      	lsls	r3, r3, #6
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	621a      	str	r2, [r3, #32]
}
 8005f56:	46c0      	nop			@ (mov r8, r8)
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	b006      	add	sp, #24
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	46c0      	nop			@ (mov r8, r8)
 8005f60:	ffffefff 	.word	0xffffefff
 8005f64:	feff8fff 	.word	0xfeff8fff
 8005f68:	fffffcff 	.word	0xfffffcff
 8005f6c:	ffffdfff 	.word	0xffffdfff
 8005f70:	40012c00 	.word	0x40012c00
 8005f74:	40014400 	.word	0x40014400
 8005f78:	40014800 	.word	0x40014800
 8005f7c:	ffffbfff 	.word	0xffffbfff

08005f80 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b086      	sub	sp, #24
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a1b      	ldr	r3, [r3, #32]
 8005f94:	4a21      	ldr	r2, [pc, #132]	@ (800601c <TIM_OC5_SetConfig+0x9c>)
 8005f96:	401a      	ands	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4a1d      	ldr	r2, [pc, #116]	@ (8006020 <TIM_OC5_SetConfig+0xa0>)
 8005fac:	4013      	ands	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	4a19      	ldr	r2, [pc, #100]	@ (8006024 <TIM_OC5_SetConfig+0xa4>)
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	041b      	lsls	r3, r3, #16
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a15      	ldr	r2, [pc, #84]	@ (8006028 <TIM_OC5_SetConfig+0xa8>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d007      	beq.n	8005fe6 <TIM_OC5_SetConfig+0x66>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a14      	ldr	r2, [pc, #80]	@ (800602c <TIM_OC5_SetConfig+0xac>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d003      	beq.n	8005fe6 <TIM_OC5_SetConfig+0x66>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a13      	ldr	r2, [pc, #76]	@ (8006030 <TIM_OC5_SetConfig+0xb0>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d109      	bne.n	8005ffa <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800601c <TIM_OC5_SetConfig+0x9c>)
 8005fea:	4013      	ands	r3, r2
 8005fec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	021b      	lsls	r3, r3, #8
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	697a      	ldr	r2, [r7, #20]
 8005ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	693a      	ldr	r2, [r7, #16]
 8006012:	621a      	str	r2, [r3, #32]
}
 8006014:	46c0      	nop			@ (mov r8, r8)
 8006016:	46bd      	mov	sp, r7
 8006018:	b006      	add	sp, #24
 800601a:	bd80      	pop	{r7, pc}
 800601c:	fffeffff 	.word	0xfffeffff
 8006020:	fffeff8f 	.word	0xfffeff8f
 8006024:	fffdffff 	.word	0xfffdffff
 8006028:	40012c00 	.word	0x40012c00
 800602c:	40014400 	.word	0x40014400
 8006030:	40014800 	.word	0x40014800

08006034 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	4a22      	ldr	r2, [pc, #136]	@ (80060d4 <TIM_OC6_SetConfig+0xa0>)
 800604a:	401a      	ands	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800605a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4a1e      	ldr	r2, [pc, #120]	@ (80060d8 <TIM_OC6_SetConfig+0xa4>)
 8006060:	4013      	ands	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	021b      	lsls	r3, r3, #8
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	4313      	orrs	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	4a1a      	ldr	r2, [pc, #104]	@ (80060dc <TIM_OC6_SetConfig+0xa8>)
 8006074:	4013      	ands	r3, r2
 8006076:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	051b      	lsls	r3, r3, #20
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	4313      	orrs	r3, r2
 8006082:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a16      	ldr	r2, [pc, #88]	@ (80060e0 <TIM_OC6_SetConfig+0xac>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d007      	beq.n	800609c <TIM_OC6_SetConfig+0x68>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a15      	ldr	r2, [pc, #84]	@ (80060e4 <TIM_OC6_SetConfig+0xb0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d003      	beq.n	800609c <TIM_OC6_SetConfig+0x68>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a14      	ldr	r2, [pc, #80]	@ (80060e8 <TIM_OC6_SetConfig+0xb4>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d109      	bne.n	80060b0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	4a13      	ldr	r2, [pc, #76]	@ (80060ec <TIM_OC6_SetConfig+0xb8>)
 80060a0:	4013      	ands	r3, r2
 80060a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	695b      	ldr	r3, [r3, #20]
 80060a8:	029b      	lsls	r3, r3, #10
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	621a      	str	r2, [r3, #32]
}
 80060ca:	46c0      	nop			@ (mov r8, r8)
 80060cc:	46bd      	mov	sp, r7
 80060ce:	b006      	add	sp, #24
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	46c0      	nop			@ (mov r8, r8)
 80060d4:	ffefffff 	.word	0xffefffff
 80060d8:	feff8fff 	.word	0xfeff8fff
 80060dc:	ffdfffff 	.word	0xffdfffff
 80060e0:	40012c00 	.word	0x40012c00
 80060e4:	40014400 	.word	0x40014400
 80060e8:	40014800 	.word	0x40014800
 80060ec:	fffbffff 	.word	0xfffbffff

080060f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	221f      	movs	r2, #31
 8006100:	4013      	ands	r3, r2
 8006102:	2201      	movs	r2, #1
 8006104:	409a      	lsls	r2, r3
 8006106:	0013      	movs	r3, r2
 8006108:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	43d2      	mvns	r2, r2
 8006112:	401a      	ands	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6a1a      	ldr	r2, [r3, #32]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	211f      	movs	r1, #31
 8006120:	400b      	ands	r3, r1
 8006122:	6879      	ldr	r1, [r7, #4]
 8006124:	4099      	lsls	r1, r3
 8006126:	000b      	movs	r3, r1
 8006128:	431a      	orrs	r2, r3
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	46c0      	nop			@ (mov r8, r8)
 8006130:	46bd      	mov	sp, r7
 8006132:	b006      	add	sp, #24
 8006134:	bd80      	pop	{r7, pc}
	...

08006138 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	223c      	movs	r2, #60	@ 0x3c
 8006146:	5c9b      	ldrb	r3, [r3, r2]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d101      	bne.n	8006150 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800614c:	2302      	movs	r3, #2
 800614e:	e050      	b.n	80061f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	223c      	movs	r2, #60	@ 0x3c
 8006154:	2101      	movs	r1, #1
 8006156:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	223d      	movs	r2, #61	@ 0x3d
 800615c:	2102      	movs	r1, #2
 800615e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a21      	ldr	r2, [pc, #132]	@ (80061fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d108      	bne.n	800618c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a20      	ldr	r2, [pc, #128]	@ (8006200 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800617e:	4013      	ands	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	4313      	orrs	r3, r2
 800618a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2270      	movs	r2, #112	@ 0x70
 8006190:	4393      	bics	r3, r2
 8006192:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	4313      	orrs	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a14      	ldr	r2, [pc, #80]	@ (80061fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00a      	beq.n	80061c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	2380      	movs	r3, #128	@ 0x80
 80061b6:	05db      	lsls	r3, r3, #23
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d004      	beq.n	80061c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a10      	ldr	r2, [pc, #64]	@ (8006204 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d10c      	bne.n	80061e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2280      	movs	r2, #128	@ 0x80
 80061ca:	4393      	bics	r3, r2
 80061cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	223d      	movs	r2, #61	@ 0x3d
 80061e4:	2101      	movs	r1, #1
 80061e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	223c      	movs	r2, #60	@ 0x3c
 80061ec:	2100      	movs	r1, #0
 80061ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	0018      	movs	r0, r3
 80061f4:	46bd      	mov	sp, r7
 80061f6:	b004      	add	sp, #16
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	46c0      	nop			@ (mov r8, r8)
 80061fc:	40012c00 	.word	0x40012c00
 8006200:	ff0fffff 	.word	0xff0fffff
 8006204:	40000400 	.word	0x40000400

08006208 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006210:	46c0      	nop			@ (mov r8, r8)
 8006212:	46bd      	mov	sp, r7
 8006214:	b002      	add	sp, #8
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006220:	46c0      	nop			@ (mov r8, r8)
 8006222:	46bd      	mov	sp, r7
 8006224:	b002      	add	sp, #8
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006230:	46c0      	nop			@ (mov r8, r8)
 8006232:	46bd      	mov	sp, r7
 8006234:	b002      	add	sp, #8
 8006236:	bd80      	pop	{r7, pc}

08006238 <memset>:
 8006238:	0003      	movs	r3, r0
 800623a:	1882      	adds	r2, r0, r2
 800623c:	4293      	cmp	r3, r2
 800623e:	d100      	bne.n	8006242 <memset+0xa>
 8006240:	4770      	bx	lr
 8006242:	7019      	strb	r1, [r3, #0]
 8006244:	3301      	adds	r3, #1
 8006246:	e7f9      	b.n	800623c <memset+0x4>

08006248 <__libc_init_array>:
 8006248:	b570      	push	{r4, r5, r6, lr}
 800624a:	2600      	movs	r6, #0
 800624c:	4c0c      	ldr	r4, [pc, #48]	@ (8006280 <__libc_init_array+0x38>)
 800624e:	4d0d      	ldr	r5, [pc, #52]	@ (8006284 <__libc_init_array+0x3c>)
 8006250:	1b64      	subs	r4, r4, r5
 8006252:	10a4      	asrs	r4, r4, #2
 8006254:	42a6      	cmp	r6, r4
 8006256:	d109      	bne.n	800626c <__libc_init_array+0x24>
 8006258:	2600      	movs	r6, #0
 800625a:	f000 f823 	bl	80062a4 <_init>
 800625e:	4c0a      	ldr	r4, [pc, #40]	@ (8006288 <__libc_init_array+0x40>)
 8006260:	4d0a      	ldr	r5, [pc, #40]	@ (800628c <__libc_init_array+0x44>)
 8006262:	1b64      	subs	r4, r4, r5
 8006264:	10a4      	asrs	r4, r4, #2
 8006266:	42a6      	cmp	r6, r4
 8006268:	d105      	bne.n	8006276 <__libc_init_array+0x2e>
 800626a:	bd70      	pop	{r4, r5, r6, pc}
 800626c:	00b3      	lsls	r3, r6, #2
 800626e:	58eb      	ldr	r3, [r5, r3]
 8006270:	4798      	blx	r3
 8006272:	3601      	adds	r6, #1
 8006274:	e7ee      	b.n	8006254 <__libc_init_array+0xc>
 8006276:	00b3      	lsls	r3, r6, #2
 8006278:	58eb      	ldr	r3, [r5, r3]
 800627a:	4798      	blx	r3
 800627c:	3601      	adds	r6, #1
 800627e:	e7f2      	b.n	8006266 <__libc_init_array+0x1e>
 8006280:	08006388 	.word	0x08006388
 8006284:	08006388 	.word	0x08006388
 8006288:	0800638c 	.word	0x0800638c
 800628c:	08006388 	.word	0x08006388

08006290 <memcpy>:
 8006290:	2300      	movs	r3, #0
 8006292:	b510      	push	{r4, lr}
 8006294:	429a      	cmp	r2, r3
 8006296:	d100      	bne.n	800629a <memcpy+0xa>
 8006298:	bd10      	pop	{r4, pc}
 800629a:	5ccc      	ldrb	r4, [r1, r3]
 800629c:	54c4      	strb	r4, [r0, r3]
 800629e:	3301      	adds	r3, #1
 80062a0:	e7f8      	b.n	8006294 <memcpy+0x4>
	...

080062a4 <_init>:
 80062a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062a6:	46c0      	nop			@ (mov r8, r8)
 80062a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062aa:	bc08      	pop	{r3}
 80062ac:	469e      	mov	lr, r3
 80062ae:	4770      	bx	lr

080062b0 <_fini>:
 80062b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062b2:	46c0      	nop			@ (mov r8, r8)
 80062b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062b6:	bc08      	pop	{r3}
 80062b8:	469e      	mov	lr, r3
 80062ba:	4770      	bx	lr
