<stg><name>csr_vmul</name>


<trans_list>

<trans id="759" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="12" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="15" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="16" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="22" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="28" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="34" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="40" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="46" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="52" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="58" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="64" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="70" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="76" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="82" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="88" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="94" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="100" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="107" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="195" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %out_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_values

]]></Node>
<StgValue><ssdm name="out_values_read"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %vector_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector_values

]]></Node>
<StgValue><ssdm name="vector_values_read"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %matrix_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_values

]]></Node>
<StgValue><ssdm name="matrix_values_read"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:41 %matrix_col_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_col_indices

]]></Node>
<StgValue><ssdm name="matrix_col_indices_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %matrix_row_pointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_row_pointers

]]></Node>
<StgValue><ssdm name="matrix_row_pointers_read"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %local_vector = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_vector"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="64">
<![CDATA[
entry:44 %local_col_indices = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_col_indices"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %local_row_pointers = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_row_pointers"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %local_matrix_values = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_matrix_values"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %matrix_row_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_row_count

]]></Node>
<StgValue><ssdm name="matrix_row_count_read"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:48 %write_ln44 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %out_count, i32 %matrix_row_count_read

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %vector_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %vector_count

]]></Node>
<StgValue><ssdm name="vector_count_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %icmp_ln48 = icmp_sgt  i32 %vector_count_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="32">
<![CDATA[
entry:51 %trunc_ln48 = trunc i32 %vector_count_read

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %vector_values_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:55 %empty = select i1 %icmp_ln48, i31 %trunc_ln48, i31 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %matrix_non_zero_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_non_zero_count

]]></Node>
<StgValue><ssdm name="matrix_non_zero_count_read"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %icmp_ln56 = icmp_sgt  i32 %matrix_non_zero_count_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="32">
<![CDATA[
entry:61 %trunc_ln56 = trunc i32 %matrix_non_zero_count_read

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrix_col_indices_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:65 %empty_36 = select i1 %icmp_ln56, i31 %trunc_ln56, i31 0

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %add = add i32 %matrix_row_count_read, i32 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %icmp_ln64 = icmp_sgt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="32">
<![CDATA[
entry:71 %trunc_ln64 = trunc i32 %add

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrix_row_pointers_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:75 %empty_38 = select i1 %icmp_ln64, i31 %trunc_ln64, i31 0

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrix_values_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %icmp_ln79 = icmp_sgt  i32 %matrix_row_count_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="32">
<![CDATA[
entry:85 %trunc_ln79 = trunc i32 %matrix_row_count_read

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_values_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="62">
<![CDATA[
entry:87 %sext_ln79 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:88 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:89 %empty_41 = select i1 %icmp_ln79, i31 %trunc_ln79, i31 0

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:92 %store_ln79 = store i31 0, i31 %row

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="62">
<![CDATA[
entry:53 %sext_ln48 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:54 %BUNDLE_D_addr = getelementptr i32 %BUNDLE_D, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="BUNDLE_D_addr"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="31">
<![CDATA[
entry:56 %zext_ln48 = zext i31 %empty

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="62">
<![CDATA[
entry:63 %sext_ln56 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:64 %BUNDLE_B_addr = getelementptr i32 %BUNDLE_B, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="BUNDLE_B_addr"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="31">
<![CDATA[
entry:66 %zext_ln56 = zext i31 %empty_36

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="62">
<![CDATA[
entry:73 %sext_ln64 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:74 %BUNDLE_A_addr = getelementptr i32 %BUNDLE_A, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="BUNDLE_A_addr"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="31">
<![CDATA[
entry:76 %zext_ln64 = zext i31 %empty_38

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="62">
<![CDATA[
entry:80 %sext_ln72 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:81 %BUNDLE_C_addr = getelementptr i32 %BUNDLE_C, i64 %sext_ln72

]]></Node>
<StgValue><ssdm name="BUNDLE_C_addr"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="31">
<![CDATA[
entry:90 %zext_ln79 = zext i31 %empty_41

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:91 %empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="253" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="257" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="261" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="265" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="269" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="273" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="277" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:57 %empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_D_addr, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:67 %empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_B_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:77 %empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_A_addr, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:82 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BUNDLE_C_addr, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="281" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:58 %call_ln48 = call void @csr_vmul_Pipeline_load_vector, i32 %BUNDLE_D, i32 %vector_count_read, i62 %trunc_ln, i32 %local_vector

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="10" op_5_bw="0">
<![CDATA[
entry:68 %call_ln56 = call void @csr_vmul_Pipeline_load_col_indices, i32 %BUNDLE_B, i32 %matrix_non_zero_count_read, i62 %trunc_ln1, i10 %local_col_indices

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:78 %call_ln44 = call void @csr_vmul_Pipeline_load_row_pointers, i32 %BUNDLE_A, i32 %add, i62 %trunc_ln3, i32 %local_row_pointers

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:83 %call_ln72 = call void @csr_vmul_Pipeline_load_matrix_values, i32 %BUNDLE_C, i32 %matrix_non_zero_count_read, i62 %trunc_ln4, i32 %local_matrix_values

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 3148800, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_B, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 3148800, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_B

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 3148800, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUNDLE_D, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 1049600, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUNDLE_D

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_20, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_row_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_col_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_non_zero_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_19, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_16, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_8, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_12, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:58 %call_ln48 = call void @csr_vmul_Pipeline_load_vector, i32 %BUNDLE_D, i32 %vector_count_read, i62 %trunc_ln, i32 %local_vector

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="10" op_5_bw="0">
<![CDATA[
entry:68 %call_ln56 = call void @csr_vmul_Pipeline_load_col_indices, i32 %BUNDLE_B, i32 %matrix_non_zero_count_read, i62 %trunc_ln1, i10 %local_col_indices

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:78 %call_ln44 = call void @csr_vmul_Pipeline_load_row_pointers, i32 %BUNDLE_A, i32 %add, i62 %trunc_ln3, i32 %local_row_pointers

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:83 %call_ln72 = call void @csr_vmul_Pipeline_load_matrix_values, i32 %BUNDLE_C, i32 %matrix_non_zero_count_read, i62 %trunc_ln4, i32 %local_matrix_values

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
entry:93 %br_ln79 = br void %for.body47

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body47:0 %row_1 = load i31 %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="31">
<![CDATA[
for.body47:1 %zext_ln79_2 = zext i31 %row_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body47:2 %icmp_ln79_1 = icmp_slt  i32 %zext_ln79_2, i32 %matrix_row_count_read

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body47:3 %indvars_iv_next20 = add i31 %row_1, i31 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next20"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body47:4 %br_ln79 = br i1 %icmp_ln79_1, void %for.end99.loopexit, void %for.body47.split

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="31">
<![CDATA[
for.body47.split:0 %zext_ln79_1 = zext i31 %row_1

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body47.split:4 %local_row_pointers_addr = getelementptr i32 %local_row_pointers, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="local_row_pointers_addr"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.body47.split:5 %i = load i10 %local_row_pointers_addr

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="335" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.body47.split:5 %i = load i10 %local_row_pointers_addr

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="31">
<![CDATA[
for.body47.split:6 %indvars_iv_next20_cast = zext i31 %indvars_iv_next20

]]></Node>
<StgValue><ssdm name="indvars_iv_next20_cast"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body47.split:7 %local_row_pointers_addr_1 = getelementptr i32 %local_row_pointers, i64 0, i64 %indvars_iv_next20_cast

]]></Node>
<StgValue><ssdm name="local_row_pointers_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.body47.split:8 %local_row_pointers_load = load i10 %local_row_pointers_addr_1

]]></Node>
<StgValue><ssdm name="local_row_pointers_load"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32">
<![CDATA[
for.body47.split:14 %trunc_ln87_1 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln87_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body47.split:1 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body47.split:2 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body47.split:3 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.body47.split:8 %local_row_pointers_load = load i10 %local_row_pointers_addr_1

]]></Node>
<StgValue><ssdm name="local_row_pointers_load"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body47.split:9 %icmp_ln87 = icmp_slt  i32 %i, i32 %local_row_pointers_load

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
for.body47.split:10 %sext_ln87 = sext i32 %local_row_pointers_load

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32">
<![CDATA[
for.body47.split:11 %trunc_ln87 = trunc i32 %local_row_pointers_load

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="33" op_0_bw="32">
<![CDATA[
for.body47.split:12 %sext_ln87_2 = sext i32 %local_row_pointers_load

]]></Node>
<StgValue><ssdm name="sext_ln87_2"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
for.body47.split:13 %sext_ln87_1 = sext i32 %i

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="32">
<![CDATA[
for.body47.split:15 %sext_ln87_3 = sext i32 %i

]]></Node>
<StgValue><ssdm name="sext_ln87_3"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body47.split:16 %add_ln87 = add i33 %sext_ln87_3, i33 16

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="33">
<![CDATA[
for.body47.split:17 %trunc_ln87_2 = trunc i33 %add_ln87

]]></Node>
<StgValue><ssdm name="trunc_ln87_2"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body47.split:18 %icmp_ln87_1 = icmp_sgt  i33 %add_ln87, i33 %sext_ln87_2

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body47.split:19 %select_ln87 = select i1 %icmp_ln87_1, i10 %trunc_ln87_2, i10 %trunc_ln87

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
for.body47.split:20 %br_ln87 = br void %for.inc77

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:0 %empty_43 = phi i32 0, void %for.body47.split, i32 %empty_58, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:1 %empty_44 = phi i32 0, void %for.body47.split, i32 %empty_59, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:2 %empty_45 = phi i32 0, void %for.body47.split, i32 %empty_60, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:3 %empty_46 = phi i32 0, void %for.body47.split, i32 %empty_61, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:4 %empty_47 = phi i32 0, void %for.body47.split, i32 %empty_62, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:5 %empty_48 = phi i32 0, void %for.body47.split, i32 %empty_63, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:6 %empty_49 = phi i32 0, void %for.body47.split, i32 %empty_64, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:7 %empty_50 = phi i32 0, void %for.body47.split, i32 %empty_65, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:8 %empty_51 = phi i32 0, void %for.body47.split, i32 %empty_66, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:9 %empty_52 = phi i32 0, void %for.body47.split, i32 %empty_67, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:10 %empty_53 = phi i32 0, void %for.body47.split, i32 %empty_68, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:11 %empty_54 = phi i32 0, void %for.body47.split, i32 %empty_69, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:12 %empty_55 = phi i32 0, void %for.body47.split, i32 %empty_70, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:13 %empty_56 = phi i32 0, void %for.body47.split, i32 %empty_71, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc77:14 %empty_57 = phi i32 0, void %for.body47.split, i32 %empty_72, void %for.inc80

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc77:15 %i_4 = phi i64 %sext_ln87_1, void %for.body47.split, i64 %add_ln87_3, void %for.inc80

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77:16 %icmp_ln87_2 = icmp_slt  i64 %i_4, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln87_2"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77:17 %br_ln87 = br i1 %icmp_ln87_2, void %for.inc91.loopexit_ifconv, void %for.inc77.split

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.split:2 %add_ln91 = add i64 %i_4, i64 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:0 %xor_ln87 = xor i10 %trunc_ln87_1, i10 1023

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:1 %add_ln87_1 = add i10 %select_ln87, i10 %xor_ln87

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:2 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add_ln87_1, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc91.loopexit_ifconv:3 %and_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:4 %add_ln87_2 = add i10 %and_ln, i10 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:5 %zext_ln95 = zext i10 %add_ln87_2

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.loopexit_ifconv:6 %local_matrix_values_addr = getelementptr i32 %local_matrix_values, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:7 %local_matrix_values_load_1 = load i10 %local_matrix_values_addr

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_1"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.loopexit_ifconv:8 %local_col_indices_addr = getelementptr i10 %local_col_indices, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="local_col_indices_addr"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:9 %local_col_indices_load_1 = load i10 %local_col_indices_addr

]]></Node>
<StgValue><ssdm name="local_col_indices_load_1"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.loopexit_ifconv:33 %store_ln79 = store i31 %indvars_iv_next20, i31 %row

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc77.split:0 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc77.split:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.split:3 %icmp_ln91 = icmp_slt  i64 %add_ln91, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.split:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc80, void %for.inc77.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.1:0 %local_matrix_values_addr_1 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.1:1 %local_matrix_values_load = load i10 %local_matrix_values_addr_1

]]></Node>
<StgValue><ssdm name="local_matrix_values_load"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.1:2 %local_col_indices_addr_1 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_1"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.1:3 %local_col_indices_load = load i10 %local_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="local_col_indices_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="393" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.1:1 %local_matrix_values_load = load i10 %local_matrix_values_addr_1

]]></Node>
<StgValue><ssdm name="local_matrix_values_load"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.1:3 %local_col_indices_load = load i10 %local_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="local_col_indices_load"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.1:4 %zext_ln95_2 = zext i10 %local_col_indices_load

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.1:5 %local_vector_addr_1 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="local_vector_addr_1"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.1:6 %local_vector_load = load i10 %local_vector_addr_1

]]></Node>
<StgValue><ssdm name="local_vector_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="398" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.1:6 %local_vector_load = load i10 %local_vector_addr_1

]]></Node>
<StgValue><ssdm name="local_vector_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="399" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.1:7 %partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load

]]></Node>
<StgValue><ssdm name="partial_sums"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="400" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.1:7 %partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load

]]></Node>
<StgValue><ssdm name="partial_sums"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="401" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.1:7 %partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load

]]></Node>
<StgValue><ssdm name="partial_sums"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.1:8 %add_ln91_1 = add i64 %i_4, i64 2

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="403" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.1:7 %partial_sums = fmul i32 %local_matrix_values_load, i32 %local_vector_load

]]></Node>
<StgValue><ssdm name="partial_sums"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.1:9 %icmp_ln91_1 = icmp_slt  i64 %add_ln91_1, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.1:10 %br_ln91 = br i1 %icmp_ln91_1, void %for.inc80, void %for.inc77.2

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.2:0 %local_matrix_values_addr_2 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_1

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_2"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.2:1 %local_matrix_values_load_2 = load i10 %local_matrix_values_addr_2

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_2"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.2:2 %local_col_indices_addr_2 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_1

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_2"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.2:3 %local_col_indices_load_2 = load i10 %local_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="local_col_indices_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="410" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.2:1 %local_matrix_values_load_2 = load i10 %local_matrix_values_addr_2

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_2"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.2:3 %local_col_indices_load_2 = load i10 %local_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="local_col_indices_load_2"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.2:4 %zext_ln95_3 = zext i10 %local_col_indices_load_2

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.2:5 %local_vector_addr_2 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_3

]]></Node>
<StgValue><ssdm name="local_vector_addr_2"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.2:6 %local_vector_load_2 = load i10 %local_vector_addr_2

]]></Node>
<StgValue><ssdm name="local_vector_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="415" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.2:6 %local_vector_load_2 = load i10 %local_vector_addr_2

]]></Node>
<StgValue><ssdm name="local_vector_load_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="416" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.2:7 %partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="417" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.2:7 %partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="418" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.2:7 %partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.2:8 %add_ln91_2 = add i64 %i_4, i64 3

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="420" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.2:7 %partial_sums_1 = fmul i32 %local_matrix_values_load_2, i32 %local_vector_load_2

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.2:9 %icmp_ln91_2 = icmp_slt  i64 %add_ln91_2, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_2"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.2:10 %br_ln91 = br i1 %icmp_ln91_2, void %for.inc80, void %for.inc77.3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.3:0 %local_matrix_values_addr_3 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_2

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_3"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.3:1 %local_matrix_values_load_3 = load i10 %local_matrix_values_addr_3

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_3"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.3:2 %local_col_indices_addr_3 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_2

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_3"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.3:3 %local_col_indices_load_3 = load i10 %local_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="local_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="427" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.3:1 %local_matrix_values_load_3 = load i10 %local_matrix_values_addr_3

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_3"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.3:3 %local_col_indices_load_3 = load i10 %local_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="local_col_indices_load_3"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.3:4 %zext_ln95_4 = zext i10 %local_col_indices_load_3

]]></Node>
<StgValue><ssdm name="zext_ln95_4"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.3:5 %local_vector_addr_3 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_4

]]></Node>
<StgValue><ssdm name="local_vector_addr_3"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.3:6 %local_vector_load_3 = load i10 %local_vector_addr_3

]]></Node>
<StgValue><ssdm name="local_vector_load_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="432" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.3:6 %local_vector_load_3 = load i10 %local_vector_addr_3

]]></Node>
<StgValue><ssdm name="local_vector_load_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="433" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.3:7 %partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="434" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.3:7 %partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="435" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.3:7 %partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.3:8 %add_ln91_3 = add i64 %i_4, i64 4

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="437" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.3:7 %partial_sums_2 = fmul i32 %local_matrix_values_load_3, i32 %local_vector_load_3

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.3:9 %icmp_ln91_3 = icmp_slt  i64 %add_ln91_3, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_3"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.3:10 %br_ln91 = br i1 %icmp_ln91_3, void %for.inc80, void %for.inc77.4

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.4:0 %local_matrix_values_addr_4 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_3

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_4"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.4:1 %local_matrix_values_load_4 = load i10 %local_matrix_values_addr_4

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_4"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.4:2 %local_col_indices_addr_4 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_3

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_4"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.4:3 %local_col_indices_load_4 = load i10 %local_col_indices_addr_4

]]></Node>
<StgValue><ssdm name="local_col_indices_load_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="444" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.4:1 %local_matrix_values_load_4 = load i10 %local_matrix_values_addr_4

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_4"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.4:3 %local_col_indices_load_4 = load i10 %local_col_indices_addr_4

]]></Node>
<StgValue><ssdm name="local_col_indices_load_4"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.4:4 %zext_ln95_5 = zext i10 %local_col_indices_load_4

]]></Node>
<StgValue><ssdm name="zext_ln95_5"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.4:5 %local_vector_addr_4 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_5

]]></Node>
<StgValue><ssdm name="local_vector_addr_4"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.4:6 %local_vector_load_4 = load i10 %local_vector_addr_4

]]></Node>
<StgValue><ssdm name="local_vector_load_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="449" st_id="36" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.4:6 %local_vector_load_4 = load i10 %local_vector_addr_4

]]></Node>
<StgValue><ssdm name="local_vector_load_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="450" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.4:7 %partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4

]]></Node>
<StgValue><ssdm name="partial_sums_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="451" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.4:7 %partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4

]]></Node>
<StgValue><ssdm name="partial_sums_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="452" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.4:7 %partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4

]]></Node>
<StgValue><ssdm name="partial_sums_3"/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.4:8 %add_ln91_4 = add i64 %i_4, i64 5

]]></Node>
<StgValue><ssdm name="add_ln91_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="454" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.4:7 %partial_sums_3 = fmul i32 %local_matrix_values_load_4, i32 %local_vector_load_4

]]></Node>
<StgValue><ssdm name="partial_sums_3"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.4:9 %icmp_ln91_4 = icmp_slt  i64 %add_ln91_4, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_4"/></StgValue>
</operation>

<operation id="456" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.4:10 %br_ln91 = br i1 %icmp_ln91_4, void %for.inc80, void %for.inc77.5

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="457" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.5:0 %local_matrix_values_addr_5 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_4

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_5"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.5:1 %local_matrix_values_load_5 = load i10 %local_matrix_values_addr_5

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_5"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.5:2 %local_col_indices_addr_5 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_4

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_5"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.5:3 %local_col_indices_load_5 = load i10 %local_col_indices_addr_5

]]></Node>
<StgValue><ssdm name="local_col_indices_load_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="461" st_id="41" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.5:1 %local_matrix_values_load_5 = load i10 %local_matrix_values_addr_5

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_5"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.5:3 %local_col_indices_load_5 = load i10 %local_col_indices_addr_5

]]></Node>
<StgValue><ssdm name="local_col_indices_load_5"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.5:4 %zext_ln95_6 = zext i10 %local_col_indices_load_5

]]></Node>
<StgValue><ssdm name="zext_ln95_6"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.5:5 %local_vector_addr_5 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_6

]]></Node>
<StgValue><ssdm name="local_vector_addr_5"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.5:6 %local_vector_load_5 = load i10 %local_vector_addr_5

]]></Node>
<StgValue><ssdm name="local_vector_load_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="466" st_id="42" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.5:6 %local_vector_load_5 = load i10 %local_vector_addr_5

]]></Node>
<StgValue><ssdm name="local_vector_load_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="467" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.5:7 %partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5

]]></Node>
<StgValue><ssdm name="partial_sums_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="468" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.5:7 %partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5

]]></Node>
<StgValue><ssdm name="partial_sums_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="469" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.5:7 %partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5

]]></Node>
<StgValue><ssdm name="partial_sums_4"/></StgValue>
</operation>

<operation id="470" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.5:8 %add_ln91_5 = add i64 %i_4, i64 6

]]></Node>
<StgValue><ssdm name="add_ln91_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="471" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.5:7 %partial_sums_4 = fmul i32 %local_matrix_values_load_5, i32 %local_vector_load_5

]]></Node>
<StgValue><ssdm name="partial_sums_4"/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.5:9 %icmp_ln91_5 = icmp_slt  i64 %add_ln91_5, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_5"/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.5:10 %br_ln91 = br i1 %icmp_ln91_5, void %for.inc80, void %for.inc77.6

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.6:0 %local_matrix_values_addr_6 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_5

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_6"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.6:1 %local_matrix_values_load_6 = load i10 %local_matrix_values_addr_6

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_6"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.6:2 %local_col_indices_addr_6 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_5

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_6"/></StgValue>
</operation>

<operation id="477" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.6:3 %local_col_indices_load_6 = load i10 %local_col_indices_addr_6

]]></Node>
<StgValue><ssdm name="local_col_indices_load_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="478" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.6:1 %local_matrix_values_load_6 = load i10 %local_matrix_values_addr_6

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_6"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.6:3 %local_col_indices_load_6 = load i10 %local_col_indices_addr_6

]]></Node>
<StgValue><ssdm name="local_col_indices_load_6"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.6:4 %zext_ln95_7 = zext i10 %local_col_indices_load_6

]]></Node>
<StgValue><ssdm name="zext_ln95_7"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.6:5 %local_vector_addr_6 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_7

]]></Node>
<StgValue><ssdm name="local_vector_addr_6"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.6:6 %local_vector_load_6 = load i10 %local_vector_addr_6

]]></Node>
<StgValue><ssdm name="local_vector_load_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="483" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.6:6 %local_vector_load_6 = load i10 %local_vector_addr_6

]]></Node>
<StgValue><ssdm name="local_vector_load_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="484" st_id="49" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.6:7 %partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6

]]></Node>
<StgValue><ssdm name="partial_sums_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="485" st_id="50" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.6:7 %partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6

]]></Node>
<StgValue><ssdm name="partial_sums_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="486" st_id="51" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.6:7 %partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6

]]></Node>
<StgValue><ssdm name="partial_sums_5"/></StgValue>
</operation>

<operation id="487" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.6:8 %add_ln91_6 = add i64 %i_4, i64 7

]]></Node>
<StgValue><ssdm name="add_ln91_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="488" st_id="52" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.6:7 %partial_sums_5 = fmul i32 %local_matrix_values_load_6, i32 %local_vector_load_6

]]></Node>
<StgValue><ssdm name="partial_sums_5"/></StgValue>
</operation>

<operation id="489" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.6:9 %icmp_ln91_6 = icmp_slt  i64 %add_ln91_6, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_6"/></StgValue>
</operation>

<operation id="490" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.6:10 %br_ln91 = br i1 %icmp_ln91_6, void %for.inc80, void %for.inc77.7

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="491" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.7:0 %local_matrix_values_addr_7 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_6

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_7"/></StgValue>
</operation>

<operation id="492" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.7:1 %local_matrix_values_load_7 = load i10 %local_matrix_values_addr_7

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_7"/></StgValue>
</operation>

<operation id="493" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.7:2 %local_col_indices_addr_7 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_6

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_7"/></StgValue>
</operation>

<operation id="494" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.7:3 %local_col_indices_load_7 = load i10 %local_col_indices_addr_7

]]></Node>
<StgValue><ssdm name="local_col_indices_load_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="495" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.7:1 %local_matrix_values_load_7 = load i10 %local_matrix_values_addr_7

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_7"/></StgValue>
</operation>

<operation id="496" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.7:3 %local_col_indices_load_7 = load i10 %local_col_indices_addr_7

]]></Node>
<StgValue><ssdm name="local_col_indices_load_7"/></StgValue>
</operation>

<operation id="497" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.7:4 %zext_ln95_8 = zext i10 %local_col_indices_load_7

]]></Node>
<StgValue><ssdm name="zext_ln95_8"/></StgValue>
</operation>

<operation id="498" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.7:5 %local_vector_addr_7 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_8

]]></Node>
<StgValue><ssdm name="local_vector_addr_7"/></StgValue>
</operation>

<operation id="499" st_id="53" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.7:6 %local_vector_load_7 = load i10 %local_vector_addr_7

]]></Node>
<StgValue><ssdm name="local_vector_load_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="500" st_id="54" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.7:6 %local_vector_load_7 = load i10 %local_vector_addr_7

]]></Node>
<StgValue><ssdm name="local_vector_load_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="501" st_id="55" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.7:7 %partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7

]]></Node>
<StgValue><ssdm name="partial_sums_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="502" st_id="56" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.7:7 %partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7

]]></Node>
<StgValue><ssdm name="partial_sums_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="503" st_id="57" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.7:7 %partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7

]]></Node>
<StgValue><ssdm name="partial_sums_6"/></StgValue>
</operation>

<operation id="504" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.7:8 %add_ln91_7 = add i64 %i_4, i64 8

]]></Node>
<StgValue><ssdm name="add_ln91_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="505" st_id="58" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.7:7 %partial_sums_6 = fmul i32 %local_matrix_values_load_7, i32 %local_vector_load_7

]]></Node>
<StgValue><ssdm name="partial_sums_6"/></StgValue>
</operation>

<operation id="506" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.7:9 %icmp_ln91_7 = icmp_slt  i64 %add_ln91_7, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_7"/></StgValue>
</operation>

<operation id="507" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.7:10 %br_ln91 = br i1 %icmp_ln91_7, void %for.inc80, void %for.inc77.8

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="508" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.8:0 %local_matrix_values_addr_8 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_7

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_8"/></StgValue>
</operation>

<operation id="509" st_id="58" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.8:1 %local_matrix_values_load_8 = load i10 %local_matrix_values_addr_8

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_8"/></StgValue>
</operation>

<operation id="510" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.8:2 %local_col_indices_addr_8 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_7

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_8"/></StgValue>
</operation>

<operation id="511" st_id="58" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.8:3 %local_col_indices_load_8 = load i10 %local_col_indices_addr_8

]]></Node>
<StgValue><ssdm name="local_col_indices_load_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="512" st_id="59" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.8:1 %local_matrix_values_load_8 = load i10 %local_matrix_values_addr_8

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_8"/></StgValue>
</operation>

<operation id="513" st_id="59" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.8:3 %local_col_indices_load_8 = load i10 %local_col_indices_addr_8

]]></Node>
<StgValue><ssdm name="local_col_indices_load_8"/></StgValue>
</operation>

<operation id="514" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.8:4 %zext_ln95_9 = zext i10 %local_col_indices_load_8

]]></Node>
<StgValue><ssdm name="zext_ln95_9"/></StgValue>
</operation>

<operation id="515" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.8:5 %local_vector_addr_8 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_9

]]></Node>
<StgValue><ssdm name="local_vector_addr_8"/></StgValue>
</operation>

<operation id="516" st_id="59" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.8:6 %local_vector_load_8 = load i10 %local_vector_addr_8

]]></Node>
<StgValue><ssdm name="local_vector_load_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="517" st_id="60" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.8:6 %local_vector_load_8 = load i10 %local_vector_addr_8

]]></Node>
<StgValue><ssdm name="local_vector_load_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="518" st_id="61" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.8:7 %partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8

]]></Node>
<StgValue><ssdm name="partial_sums_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="519" st_id="62" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.8:7 %partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8

]]></Node>
<StgValue><ssdm name="partial_sums_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="520" st_id="63" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.8:7 %partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8

]]></Node>
<StgValue><ssdm name="partial_sums_7"/></StgValue>
</operation>

<operation id="521" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.8:8 %add_ln91_8 = add i64 %i_4, i64 9

]]></Node>
<StgValue><ssdm name="add_ln91_8"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="522" st_id="64" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.8:7 %partial_sums_7 = fmul i32 %local_matrix_values_load_8, i32 %local_vector_load_8

]]></Node>
<StgValue><ssdm name="partial_sums_7"/></StgValue>
</operation>

<operation id="523" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.8:9 %icmp_ln91_8 = icmp_slt  i64 %add_ln91_8, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_8"/></StgValue>
</operation>

<operation id="524" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.8:10 %br_ln91 = br i1 %icmp_ln91_8, void %for.inc80, void %for.inc77.9

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="525" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.9:0 %local_matrix_values_addr_9 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_8

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_9"/></StgValue>
</operation>

<operation id="526" st_id="64" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.9:1 %local_matrix_values_load_9 = load i10 %local_matrix_values_addr_9

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_9"/></StgValue>
</operation>

<operation id="527" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.9:2 %local_col_indices_addr_9 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_8

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_9"/></StgValue>
</operation>

<operation id="528" st_id="64" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.9:3 %local_col_indices_load_9 = load i10 %local_col_indices_addr_9

]]></Node>
<StgValue><ssdm name="local_col_indices_load_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="529" st_id="65" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.9:1 %local_matrix_values_load_9 = load i10 %local_matrix_values_addr_9

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_9"/></StgValue>
</operation>

<operation id="530" st_id="65" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.9:3 %local_col_indices_load_9 = load i10 %local_col_indices_addr_9

]]></Node>
<StgValue><ssdm name="local_col_indices_load_9"/></StgValue>
</operation>

<operation id="531" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.9:4 %zext_ln95_10 = zext i10 %local_col_indices_load_9

]]></Node>
<StgValue><ssdm name="zext_ln95_10"/></StgValue>
</operation>

<operation id="532" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.9:5 %local_vector_addr_9 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_10

]]></Node>
<StgValue><ssdm name="local_vector_addr_9"/></StgValue>
</operation>

<operation id="533" st_id="65" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.9:6 %local_vector_load_9 = load i10 %local_vector_addr_9

]]></Node>
<StgValue><ssdm name="local_vector_load_9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="534" st_id="66" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.9:6 %local_vector_load_9 = load i10 %local_vector_addr_9

]]></Node>
<StgValue><ssdm name="local_vector_load_9"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="535" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.9:7 %partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9

]]></Node>
<StgValue><ssdm name="partial_sums_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="536" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.9:7 %partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9

]]></Node>
<StgValue><ssdm name="partial_sums_8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="537" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.9:7 %partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9

]]></Node>
<StgValue><ssdm name="partial_sums_8"/></StgValue>
</operation>

<operation id="538" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.9:8 %add_ln91_9 = add i64 %i_4, i64 10

]]></Node>
<StgValue><ssdm name="add_ln91_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="539" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.9:7 %partial_sums_8 = fmul i32 %local_matrix_values_load_9, i32 %local_vector_load_9

]]></Node>
<StgValue><ssdm name="partial_sums_8"/></StgValue>
</operation>

<operation id="540" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.9:9 %icmp_ln91_9 = icmp_slt  i64 %add_ln91_9, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_9"/></StgValue>
</operation>

<operation id="541" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.9:10 %br_ln91 = br i1 %icmp_ln91_9, void %for.inc80, void %for.inc77.10

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="542" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.10:0 %local_matrix_values_addr_10 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_9

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_10"/></StgValue>
</operation>

<operation id="543" st_id="70" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.10:1 %local_matrix_values_load_10 = load i10 %local_matrix_values_addr_10

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_10"/></StgValue>
</operation>

<operation id="544" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.10:2 %local_col_indices_addr_10 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_9

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_10"/></StgValue>
</operation>

<operation id="545" st_id="70" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.10:3 %local_col_indices_load_10 = load i10 %local_col_indices_addr_10

]]></Node>
<StgValue><ssdm name="local_col_indices_load_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="546" st_id="71" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.10:1 %local_matrix_values_load_10 = load i10 %local_matrix_values_addr_10

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_10"/></StgValue>
</operation>

<operation id="547" st_id="71" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.10:3 %local_col_indices_load_10 = load i10 %local_col_indices_addr_10

]]></Node>
<StgValue><ssdm name="local_col_indices_load_10"/></StgValue>
</operation>

<operation id="548" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.10:4 %zext_ln95_11 = zext i10 %local_col_indices_load_10

]]></Node>
<StgValue><ssdm name="zext_ln95_11"/></StgValue>
</operation>

<operation id="549" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.10:5 %local_vector_addr_10 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_11

]]></Node>
<StgValue><ssdm name="local_vector_addr_10"/></StgValue>
</operation>

<operation id="550" st_id="71" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.10:6 %local_vector_load_10 = load i10 %local_vector_addr_10

]]></Node>
<StgValue><ssdm name="local_vector_load_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="551" st_id="72" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.10:6 %local_vector_load_10 = load i10 %local_vector_addr_10

]]></Node>
<StgValue><ssdm name="local_vector_load_10"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="552" st_id="73" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.10:7 %partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10

]]></Node>
<StgValue><ssdm name="partial_sums_9"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="553" st_id="74" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.10:7 %partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10

]]></Node>
<StgValue><ssdm name="partial_sums_9"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="554" st_id="75" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.10:7 %partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10

]]></Node>
<StgValue><ssdm name="partial_sums_9"/></StgValue>
</operation>

<operation id="555" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.10:8 %add_ln91_10 = add i64 %i_4, i64 11

]]></Node>
<StgValue><ssdm name="add_ln91_10"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="556" st_id="76" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.10:7 %partial_sums_9 = fmul i32 %local_matrix_values_load_10, i32 %local_vector_load_10

]]></Node>
<StgValue><ssdm name="partial_sums_9"/></StgValue>
</operation>

<operation id="557" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.10:9 %icmp_ln91_10 = icmp_slt  i64 %add_ln91_10, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_10"/></StgValue>
</operation>

<operation id="558" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.10:10 %br_ln91 = br i1 %icmp_ln91_10, void %for.inc80, void %for.inc77.11

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="559" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.11:0 %local_matrix_values_addr_11 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_10

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_11"/></StgValue>
</operation>

<operation id="560" st_id="76" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.11:1 %local_matrix_values_load_11 = load i10 %local_matrix_values_addr_11

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_11"/></StgValue>
</operation>

<operation id="561" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.11:2 %local_col_indices_addr_11 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_10

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_11"/></StgValue>
</operation>

<operation id="562" st_id="76" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.11:3 %local_col_indices_load_11 = load i10 %local_col_indices_addr_11

]]></Node>
<StgValue><ssdm name="local_col_indices_load_11"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="563" st_id="77" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.11:1 %local_matrix_values_load_11 = load i10 %local_matrix_values_addr_11

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_11"/></StgValue>
</operation>

<operation id="564" st_id="77" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.11:3 %local_col_indices_load_11 = load i10 %local_col_indices_addr_11

]]></Node>
<StgValue><ssdm name="local_col_indices_load_11"/></StgValue>
</operation>

<operation id="565" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.11:4 %zext_ln95_12 = zext i10 %local_col_indices_load_11

]]></Node>
<StgValue><ssdm name="zext_ln95_12"/></StgValue>
</operation>

<operation id="566" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.11:5 %local_vector_addr_11 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_12

]]></Node>
<StgValue><ssdm name="local_vector_addr_11"/></StgValue>
</operation>

<operation id="567" st_id="77" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.11:6 %local_vector_load_11 = load i10 %local_vector_addr_11

]]></Node>
<StgValue><ssdm name="local_vector_load_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="568" st_id="78" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.11:6 %local_vector_load_11 = load i10 %local_vector_addr_11

]]></Node>
<StgValue><ssdm name="local_vector_load_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="569" st_id="79" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.11:7 %partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11

]]></Node>
<StgValue><ssdm name="partial_sums_10"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="570" st_id="80" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.11:7 %partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11

]]></Node>
<StgValue><ssdm name="partial_sums_10"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="571" st_id="81" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.11:7 %partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11

]]></Node>
<StgValue><ssdm name="partial_sums_10"/></StgValue>
</operation>

<operation id="572" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.11:8 %add_ln91_11 = add i64 %i_4, i64 12

]]></Node>
<StgValue><ssdm name="add_ln91_11"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="573" st_id="82" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.11:7 %partial_sums_10 = fmul i32 %local_matrix_values_load_11, i32 %local_vector_load_11

]]></Node>
<StgValue><ssdm name="partial_sums_10"/></StgValue>
</operation>

<operation id="574" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.11:9 %icmp_ln91_11 = icmp_slt  i64 %add_ln91_11, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_11"/></StgValue>
</operation>

<operation id="575" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.11:10 %br_ln91 = br i1 %icmp_ln91_11, void %for.inc80, void %for.inc77.12

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="576" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.12:0 %local_matrix_values_addr_12 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_11

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_12"/></StgValue>
</operation>

<operation id="577" st_id="82" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.12:1 %local_matrix_values_load_12 = load i10 %local_matrix_values_addr_12

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_12"/></StgValue>
</operation>

<operation id="578" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.12:2 %local_col_indices_addr_12 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_11

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_12"/></StgValue>
</operation>

<operation id="579" st_id="82" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.12:3 %local_col_indices_load_12 = load i10 %local_col_indices_addr_12

]]></Node>
<StgValue><ssdm name="local_col_indices_load_12"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="580" st_id="83" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.12:1 %local_matrix_values_load_12 = load i10 %local_matrix_values_addr_12

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_12"/></StgValue>
</operation>

<operation id="581" st_id="83" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.12:3 %local_col_indices_load_12 = load i10 %local_col_indices_addr_12

]]></Node>
<StgValue><ssdm name="local_col_indices_load_12"/></StgValue>
</operation>

<operation id="582" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.12:4 %zext_ln95_13 = zext i10 %local_col_indices_load_12

]]></Node>
<StgValue><ssdm name="zext_ln95_13"/></StgValue>
</operation>

<operation id="583" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.12:5 %local_vector_addr_12 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_13

]]></Node>
<StgValue><ssdm name="local_vector_addr_12"/></StgValue>
</operation>

<operation id="584" st_id="83" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.12:6 %local_vector_load_12 = load i10 %local_vector_addr_12

]]></Node>
<StgValue><ssdm name="local_vector_load_12"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="585" st_id="84" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.12:6 %local_vector_load_12 = load i10 %local_vector_addr_12

]]></Node>
<StgValue><ssdm name="local_vector_load_12"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="586" st_id="85" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.12:7 %partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12

]]></Node>
<StgValue><ssdm name="partial_sums_11"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="587" st_id="86" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.12:7 %partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12

]]></Node>
<StgValue><ssdm name="partial_sums_11"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="588" st_id="87" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.12:7 %partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12

]]></Node>
<StgValue><ssdm name="partial_sums_11"/></StgValue>
</operation>

<operation id="589" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.12:8 %add_ln91_12 = add i64 %i_4, i64 13

]]></Node>
<StgValue><ssdm name="add_ln91_12"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="590" st_id="88" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.12:7 %partial_sums_11 = fmul i32 %local_matrix_values_load_12, i32 %local_vector_load_12

]]></Node>
<StgValue><ssdm name="partial_sums_11"/></StgValue>
</operation>

<operation id="591" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.12:9 %icmp_ln91_12 = icmp_slt  i64 %add_ln91_12, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_12"/></StgValue>
</operation>

<operation id="592" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.12:10 %br_ln91 = br i1 %icmp_ln91_12, void %for.inc80, void %for.inc77.13

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="593" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.13:0 %local_matrix_values_addr_13 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_12

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_13"/></StgValue>
</operation>

<operation id="594" st_id="88" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.13:1 %local_matrix_values_load_13 = load i10 %local_matrix_values_addr_13

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_13"/></StgValue>
</operation>

<operation id="595" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.13:2 %local_col_indices_addr_13 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_12

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_13"/></StgValue>
</operation>

<operation id="596" st_id="88" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.13:3 %local_col_indices_load_13 = load i10 %local_col_indices_addr_13

]]></Node>
<StgValue><ssdm name="local_col_indices_load_13"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="597" st_id="89" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.13:1 %local_matrix_values_load_13 = load i10 %local_matrix_values_addr_13

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_13"/></StgValue>
</operation>

<operation id="598" st_id="89" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.13:3 %local_col_indices_load_13 = load i10 %local_col_indices_addr_13

]]></Node>
<StgValue><ssdm name="local_col_indices_load_13"/></StgValue>
</operation>

<operation id="599" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.13:4 %zext_ln95_14 = zext i10 %local_col_indices_load_13

]]></Node>
<StgValue><ssdm name="zext_ln95_14"/></StgValue>
</operation>

<operation id="600" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.13:5 %local_vector_addr_13 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_14

]]></Node>
<StgValue><ssdm name="local_vector_addr_13"/></StgValue>
</operation>

<operation id="601" st_id="89" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.13:6 %local_vector_load_13 = load i10 %local_vector_addr_13

]]></Node>
<StgValue><ssdm name="local_vector_load_13"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="602" st_id="90" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.13:6 %local_vector_load_13 = load i10 %local_vector_addr_13

]]></Node>
<StgValue><ssdm name="local_vector_load_13"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="603" st_id="91" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.13:7 %partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13

]]></Node>
<StgValue><ssdm name="partial_sums_12"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="604" st_id="92" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.13:7 %partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13

]]></Node>
<StgValue><ssdm name="partial_sums_12"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="605" st_id="93" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.13:7 %partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13

]]></Node>
<StgValue><ssdm name="partial_sums_12"/></StgValue>
</operation>

<operation id="606" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.13:8 %add_ln91_13 = add i64 %i_4, i64 14

]]></Node>
<StgValue><ssdm name="add_ln91_13"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="607" st_id="94" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.13:7 %partial_sums_12 = fmul i32 %local_matrix_values_load_13, i32 %local_vector_load_13

]]></Node>
<StgValue><ssdm name="partial_sums_12"/></StgValue>
</operation>

<operation id="608" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.13:9 %icmp_ln91_13 = icmp_slt  i64 %add_ln91_13, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_13"/></StgValue>
</operation>

<operation id="609" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.13:10 %br_ln91 = br i1 %icmp_ln91_13, void %for.inc80, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="610" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.14:0 %local_matrix_values_addr_14 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_13

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_14"/></StgValue>
</operation>

<operation id="611" st_id="94" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.14:1 %local_matrix_values_load_14 = load i10 %local_matrix_values_addr_14

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_14"/></StgValue>
</operation>

<operation id="612" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.14:2 %local_col_indices_addr_14 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_13

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_14"/></StgValue>
</operation>

<operation id="613" st_id="94" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.14:3 %local_col_indices_load_14 = load i10 %local_col_indices_addr_14

]]></Node>
<StgValue><ssdm name="local_col_indices_load_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="614" st_id="95" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.14:1 %local_matrix_values_load_14 = load i10 %local_matrix_values_addr_14

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_14"/></StgValue>
</operation>

<operation id="615" st_id="95" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.14:3 %local_col_indices_load_14 = load i10 %local_col_indices_addr_14

]]></Node>
<StgValue><ssdm name="local_col_indices_load_14"/></StgValue>
</operation>

<operation id="616" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.14:4 %zext_ln95_15 = zext i10 %local_col_indices_load_14

]]></Node>
<StgValue><ssdm name="zext_ln95_15"/></StgValue>
</operation>

<operation id="617" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.14:5 %local_vector_addr_14 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_15

]]></Node>
<StgValue><ssdm name="local_vector_addr_14"/></StgValue>
</operation>

<operation id="618" st_id="95" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.14:6 %local_vector_load_14 = load i10 %local_vector_addr_14

]]></Node>
<StgValue><ssdm name="local_vector_load_14"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="619" st_id="96" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.14:6 %local_vector_load_14 = load i10 %local_vector_addr_14

]]></Node>
<StgValue><ssdm name="local_vector_load_14"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="620" st_id="97" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.14:7 %partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14

]]></Node>
<StgValue><ssdm name="partial_sums_13"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="621" st_id="98" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.14:7 %partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14

]]></Node>
<StgValue><ssdm name="partial_sums_13"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="622" st_id="99" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.14:7 %partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14

]]></Node>
<StgValue><ssdm name="partial_sums_13"/></StgValue>
</operation>

<operation id="623" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.14:8 %add_ln91_14 = add i64 %i_4, i64 15

]]></Node>
<StgValue><ssdm name="add_ln91_14"/></StgValue>
</operation>

<operation id="624" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc77.14:9 %icmp_ln91_14 = icmp_slt  i64 %add_ln91_14, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="icmp_ln91_14"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="625" st_id="100" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.14:7 %partial_sums_13 = fmul i32 %local_matrix_values_load_14, i32 %local_vector_load_14

]]></Node>
<StgValue><ssdm name="partial_sums_13"/></StgValue>
</operation>

<operation id="626" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77.14:10 %br_ln91 = br i1 %icmp_ln91_14, void %for.inc80, void %for.inc77.15

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="627" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.15:0 %local_matrix_values_addr_15 = getelementptr i32 %local_matrix_values, i64 0, i64 %add_ln91_14

]]></Node>
<StgValue><ssdm name="local_matrix_values_addr_15"/></StgValue>
</operation>

<operation id="628" st_id="100" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.15:1 %local_matrix_values_load_15 = load i10 %local_matrix_values_addr_15

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_15"/></StgValue>
</operation>

<operation id="629" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.15:2 %local_col_indices_addr_15 = getelementptr i10 %local_col_indices, i64 0, i64 %add_ln91_14

]]></Node>
<StgValue><ssdm name="local_col_indices_addr_15"/></StgValue>
</operation>

<operation id="630" st_id="100" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.15:3 %local_col_indices_load_15 = load i10 %local_col_indices_addr_15

]]></Node>
<StgValue><ssdm name="local_col_indices_load_15"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="631" st_id="101" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.15:1 %local_matrix_values_load_15 = load i10 %local_matrix_values_addr_15

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_15"/></StgValue>
</operation>

<operation id="632" st_id="101" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10">
<![CDATA[
for.inc77.15:3 %local_col_indices_load_15 = load i10 %local_col_indices_addr_15

]]></Node>
<StgValue><ssdm name="local_col_indices_load_15"/></StgValue>
</operation>

<operation id="633" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
for.inc77.15:4 %zext_ln95_16 = zext i10 %local_col_indices_load_15

]]></Node>
<StgValue><ssdm name="zext_ln95_16"/></StgValue>
</operation>

<operation id="634" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.15:5 %local_vector_addr_15 = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_16

]]></Node>
<StgValue><ssdm name="local_vector_addr_15"/></StgValue>
</operation>

<operation id="635" st_id="101" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.15:6 %local_vector_load_15 = load i10 %local_vector_addr_15

]]></Node>
<StgValue><ssdm name="local_vector_load_15"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="636" st_id="102" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
for.inc77.15:6 %local_vector_load_15 = load i10 %local_vector_addr_15

]]></Node>
<StgValue><ssdm name="local_vector_load_15"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="637" st_id="103" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.15:7 %partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15

]]></Node>
<StgValue><ssdm name="partial_sums_14"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="638" st_id="104" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.15:7 %partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15

]]></Node>
<StgValue><ssdm name="partial_sums_14"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="639" st_id="105" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.15:7 %partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15

]]></Node>
<StgValue><ssdm name="partial_sums_14"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="640" st_id="106" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc77.15:7 %partial_sums_14 = fmul i32 %local_matrix_values_load_15, i32 %local_vector_load_15

]]></Node>
<StgValue><ssdm name="partial_sums_14"/></StgValue>
</operation>

<operation id="641" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
for.inc77.15:8 %br_ln0 = br void %for.inc80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="642" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:0 %empty_58 = phi i32 %partial_sums_14, void %for.inc77.15, i32 %empty_43, void %for.inc77.split, i32 %empty_43, void %for.inc77.1, i32 %empty_43, void %for.inc77.2, i32 %empty_43, void %for.inc77.3, i32 %empty_43, void %for.inc77.4, i32 %empty_43, void %for.inc77.5, i32 %empty_43, void %for.inc77.6, i32 %empty_43, void %for.inc77.7, i32 %empty_43, void %for.inc77.8, i32 %empty_43, void %for.inc77.9, i32 %empty_43, void %for.inc77.10, i32 %empty_43, void %for.inc77.11, i32 %empty_43, void %for.inc77.12, i32 %empty_43, void %for.inc77.13, i32 %empty_43, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="643" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:1 %empty_59 = phi i32 %partial_sums_13, void %for.inc77.15, i32 %empty_44, void %for.inc77.split, i32 %empty_44, void %for.inc77.1, i32 %empty_44, void %for.inc77.2, i32 %empty_44, void %for.inc77.3, i32 %empty_44, void %for.inc77.4, i32 %empty_44, void %for.inc77.5, i32 %empty_44, void %for.inc77.6, i32 %empty_44, void %for.inc77.7, i32 %empty_44, void %for.inc77.8, i32 %empty_44, void %for.inc77.9, i32 %empty_44, void %for.inc77.10, i32 %empty_44, void %for.inc77.11, i32 %empty_44, void %for.inc77.12, i32 %empty_44, void %for.inc77.13, i32 %partial_sums_13, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="644" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:2 %empty_60 = phi i32 %partial_sums_12, void %for.inc77.15, i32 %empty_45, void %for.inc77.split, i32 %empty_45, void %for.inc77.1, i32 %empty_45, void %for.inc77.2, i32 %empty_45, void %for.inc77.3, i32 %empty_45, void %for.inc77.4, i32 %empty_45, void %for.inc77.5, i32 %empty_45, void %for.inc77.6, i32 %empty_45, void %for.inc77.7, i32 %empty_45, void %for.inc77.8, i32 %empty_45, void %for.inc77.9, i32 %empty_45, void %for.inc77.10, i32 %empty_45, void %for.inc77.11, i32 %empty_45, void %for.inc77.12, i32 %partial_sums_12, void %for.inc77.13, i32 %partial_sums_12, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="645" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:3 %empty_61 = phi i32 %partial_sums_11, void %for.inc77.15, i32 %empty_46, void %for.inc77.split, i32 %empty_46, void %for.inc77.1, i32 %empty_46, void %for.inc77.2, i32 %empty_46, void %for.inc77.3, i32 %empty_46, void %for.inc77.4, i32 %empty_46, void %for.inc77.5, i32 %empty_46, void %for.inc77.6, i32 %empty_46, void %for.inc77.7, i32 %empty_46, void %for.inc77.8, i32 %empty_46, void %for.inc77.9, i32 %empty_46, void %for.inc77.10, i32 %empty_46, void %for.inc77.11, i32 %partial_sums_11, void %for.inc77.12, i32 %partial_sums_11, void %for.inc77.13, i32 %partial_sums_11, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="646" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:4 %empty_62 = phi i32 %partial_sums_10, void %for.inc77.15, i32 %empty_47, void %for.inc77.split, i32 %empty_47, void %for.inc77.1, i32 %empty_47, void %for.inc77.2, i32 %empty_47, void %for.inc77.3, i32 %empty_47, void %for.inc77.4, i32 %empty_47, void %for.inc77.5, i32 %empty_47, void %for.inc77.6, i32 %empty_47, void %for.inc77.7, i32 %empty_47, void %for.inc77.8, i32 %empty_47, void %for.inc77.9, i32 %empty_47, void %for.inc77.10, i32 %partial_sums_10, void %for.inc77.11, i32 %partial_sums_10, void %for.inc77.12, i32 %partial_sums_10, void %for.inc77.13, i32 %partial_sums_10, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="647" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:5 %empty_63 = phi i32 %partial_sums_9, void %for.inc77.15, i32 %empty_48, void %for.inc77.split, i32 %empty_48, void %for.inc77.1, i32 %empty_48, void %for.inc77.2, i32 %empty_48, void %for.inc77.3, i32 %empty_48, void %for.inc77.4, i32 %empty_48, void %for.inc77.5, i32 %empty_48, void %for.inc77.6, i32 %empty_48, void %for.inc77.7, i32 %empty_48, void %for.inc77.8, i32 %empty_48, void %for.inc77.9, i32 %partial_sums_9, void %for.inc77.10, i32 %partial_sums_9, void %for.inc77.11, i32 %partial_sums_9, void %for.inc77.12, i32 %partial_sums_9, void %for.inc77.13, i32 %partial_sums_9, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="648" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:6 %empty_64 = phi i32 %partial_sums_8, void %for.inc77.15, i32 %empty_49, void %for.inc77.split, i32 %empty_49, void %for.inc77.1, i32 %empty_49, void %for.inc77.2, i32 %empty_49, void %for.inc77.3, i32 %empty_49, void %for.inc77.4, i32 %empty_49, void %for.inc77.5, i32 %empty_49, void %for.inc77.6, i32 %empty_49, void %for.inc77.7, i32 %empty_49, void %for.inc77.8, i32 %partial_sums_8, void %for.inc77.9, i32 %partial_sums_8, void %for.inc77.10, i32 %partial_sums_8, void %for.inc77.11, i32 %partial_sums_8, void %for.inc77.12, i32 %partial_sums_8, void %for.inc77.13, i32 %partial_sums_8, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="649" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:7 %empty_65 = phi i32 %partial_sums_7, void %for.inc77.15, i32 %empty_50, void %for.inc77.split, i32 %empty_50, void %for.inc77.1, i32 %empty_50, void %for.inc77.2, i32 %empty_50, void %for.inc77.3, i32 %empty_50, void %for.inc77.4, i32 %empty_50, void %for.inc77.5, i32 %empty_50, void %for.inc77.6, i32 %empty_50, void %for.inc77.7, i32 %partial_sums_7, void %for.inc77.8, i32 %partial_sums_7, void %for.inc77.9, i32 %partial_sums_7, void %for.inc77.10, i32 %partial_sums_7, void %for.inc77.11, i32 %partial_sums_7, void %for.inc77.12, i32 %partial_sums_7, void %for.inc77.13, i32 %partial_sums_7, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="650" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:8 %empty_66 = phi i32 %partial_sums_6, void %for.inc77.15, i32 %empty_51, void %for.inc77.split, i32 %empty_51, void %for.inc77.1, i32 %empty_51, void %for.inc77.2, i32 %empty_51, void %for.inc77.3, i32 %empty_51, void %for.inc77.4, i32 %empty_51, void %for.inc77.5, i32 %empty_51, void %for.inc77.6, i32 %partial_sums_6, void %for.inc77.7, i32 %partial_sums_6, void %for.inc77.8, i32 %partial_sums_6, void %for.inc77.9, i32 %partial_sums_6, void %for.inc77.10, i32 %partial_sums_6, void %for.inc77.11, i32 %partial_sums_6, void %for.inc77.12, i32 %partial_sums_6, void %for.inc77.13, i32 %partial_sums_6, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="651" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:9 %empty_67 = phi i32 %partial_sums_5, void %for.inc77.15, i32 %empty_52, void %for.inc77.split, i32 %empty_52, void %for.inc77.1, i32 %empty_52, void %for.inc77.2, i32 %empty_52, void %for.inc77.3, i32 %empty_52, void %for.inc77.4, i32 %empty_52, void %for.inc77.5, i32 %partial_sums_5, void %for.inc77.6, i32 %partial_sums_5, void %for.inc77.7, i32 %partial_sums_5, void %for.inc77.8, i32 %partial_sums_5, void %for.inc77.9, i32 %partial_sums_5, void %for.inc77.10, i32 %partial_sums_5, void %for.inc77.11, i32 %partial_sums_5, void %for.inc77.12, i32 %partial_sums_5, void %for.inc77.13, i32 %partial_sums_5, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="652" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:10 %empty_68 = phi i32 %partial_sums_4, void %for.inc77.15, i32 %empty_53, void %for.inc77.split, i32 %empty_53, void %for.inc77.1, i32 %empty_53, void %for.inc77.2, i32 %empty_53, void %for.inc77.3, i32 %empty_53, void %for.inc77.4, i32 %partial_sums_4, void %for.inc77.5, i32 %partial_sums_4, void %for.inc77.6, i32 %partial_sums_4, void %for.inc77.7, i32 %partial_sums_4, void %for.inc77.8, i32 %partial_sums_4, void %for.inc77.9, i32 %partial_sums_4, void %for.inc77.10, i32 %partial_sums_4, void %for.inc77.11, i32 %partial_sums_4, void %for.inc77.12, i32 %partial_sums_4, void %for.inc77.13, i32 %partial_sums_4, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="653" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:11 %empty_69 = phi i32 %partial_sums_3, void %for.inc77.15, i32 %empty_54, void %for.inc77.split, i32 %empty_54, void %for.inc77.1, i32 %empty_54, void %for.inc77.2, i32 %empty_54, void %for.inc77.3, i32 %partial_sums_3, void %for.inc77.4, i32 %partial_sums_3, void %for.inc77.5, i32 %partial_sums_3, void %for.inc77.6, i32 %partial_sums_3, void %for.inc77.7, i32 %partial_sums_3, void %for.inc77.8, i32 %partial_sums_3, void %for.inc77.9, i32 %partial_sums_3, void %for.inc77.10, i32 %partial_sums_3, void %for.inc77.11, i32 %partial_sums_3, void %for.inc77.12, i32 %partial_sums_3, void %for.inc77.13, i32 %partial_sums_3, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="654" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:12 %empty_70 = phi i32 %partial_sums_2, void %for.inc77.15, i32 %empty_55, void %for.inc77.split, i32 %empty_55, void %for.inc77.1, i32 %empty_55, void %for.inc77.2, i32 %partial_sums_2, void %for.inc77.3, i32 %partial_sums_2, void %for.inc77.4, i32 %partial_sums_2, void %for.inc77.5, i32 %partial_sums_2, void %for.inc77.6, i32 %partial_sums_2, void %for.inc77.7, i32 %partial_sums_2, void %for.inc77.8, i32 %partial_sums_2, void %for.inc77.9, i32 %partial_sums_2, void %for.inc77.10, i32 %partial_sums_2, void %for.inc77.11, i32 %partial_sums_2, void %for.inc77.12, i32 %partial_sums_2, void %for.inc77.13, i32 %partial_sums_2, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="655" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:13 %empty_71 = phi i32 %partial_sums_1, void %for.inc77.15, i32 %empty_56, void %for.inc77.split, i32 %empty_56, void %for.inc77.1, i32 %partial_sums_1, void %for.inc77.2, i32 %partial_sums_1, void %for.inc77.3, i32 %partial_sums_1, void %for.inc77.4, i32 %partial_sums_1, void %for.inc77.5, i32 %partial_sums_1, void %for.inc77.6, i32 %partial_sums_1, void %for.inc77.7, i32 %partial_sums_1, void %for.inc77.8, i32 %partial_sums_1, void %for.inc77.9, i32 %partial_sums_1, void %for.inc77.10, i32 %partial_sums_1, void %for.inc77.11, i32 %partial_sums_1, void %for.inc77.12, i32 %partial_sums_1, void %for.inc77.13, i32 %partial_sums_1, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="656" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
for.inc80:14 %empty_72 = phi i32 %partial_sums, void %for.inc77.15, i32 %empty_57, void %for.inc77.split, i32 %partial_sums, void %for.inc77.1, i32 %partial_sums, void %for.inc77.2, i32 %partial_sums, void %for.inc77.3, i32 %partial_sums, void %for.inc77.4, i32 %partial_sums, void %for.inc77.5, i32 %partial_sums, void %for.inc77.6, i32 %partial_sums, void %for.inc77.7, i32 %partial_sums, void %for.inc77.8, i32 %partial_sums, void %for.inc77.9, i32 %partial_sums, void %for.inc77.10, i32 %partial_sums, void %for.inc77.11, i32 %partial_sums, void %for.inc77.12, i32 %partial_sums, void %for.inc77.13, i32 %partial_sums, void %for.inc77.14

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="657" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc80:15 %add_ln87_3 = add i64 %i_4, i64 16

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="658" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
for.inc80:16 %br_ln87 = br void %for.inc77

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="659" st_id="108" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:7 %local_matrix_values_load_1 = load i10 %local_matrix_values_addr

]]></Node>
<StgValue><ssdm name="local_matrix_values_load_1"/></StgValue>
</operation>

<operation id="660" st_id="108" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:9 %local_col_indices_load_1 = load i10 %local_col_indices_addr

]]></Node>
<StgValue><ssdm name="local_col_indices_load_1"/></StgValue>
</operation>

<operation id="661" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:10 %zext_ln95_1 = zext i10 %local_col_indices_load_1

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="662" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.loopexit_ifconv:11 %local_vector_addr = getelementptr i32 %local_vector, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="local_vector_addr"/></StgValue>
</operation>

<operation id="663" st_id="108" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:12 %local_vector_load_1 = load i10 %local_vector_addr

]]></Node>
<StgValue><ssdm name="local_vector_load_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="664" st_id="109" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="10">
<![CDATA[
for.inc91.loopexit_ifconv:12 %local_vector_load_1 = load i10 %local_vector_addr

]]></Node>
<StgValue><ssdm name="local_vector_load_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="665" st_id="110" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:13 %mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1

]]></Node>
<StgValue><ssdm name="mul_le"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="666" st_id="111" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:13 %mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1

]]></Node>
<StgValue><ssdm name="mul_le"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="667" st_id="112" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:13 %mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1

]]></Node>
<StgValue><ssdm name="mul_le"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="668" st_id="113" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:13 %mul_le = fmul i32 %local_matrix_values_load_1, i32 %local_vector_load_1

]]></Node>
<StgValue><ssdm name="mul_le"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="669" st_id="114" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:14 %phitmp = fadd i32 %mul_le, i32 0

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="670" st_id="115" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:14 %phitmp = fadd i32 %mul_le, i32 0

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="671" st_id="116" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:14 %phitmp = fadd i32 %mul_le, i32 0

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="672" st_id="117" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:14 %phitmp = fadd i32 %mul_le, i32 0

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="673" st_id="118" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:14 %phitmp = fadd i32 %mul_le, i32 0

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="674" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:15 %true_sum = select i1 %icmp_ln87, i32 %phitmp, i32 0

]]></Node>
<StgValue><ssdm name="true_sum"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="675" st_id="120" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:16 %true_sum_1 = fadd i32 %true_sum, i32 %empty_57

]]></Node>
<StgValue><ssdm name="true_sum_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="676" st_id="121" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:16 %true_sum_1 = fadd i32 %true_sum, i32 %empty_57

]]></Node>
<StgValue><ssdm name="true_sum_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="677" st_id="122" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:16 %true_sum_1 = fadd i32 %true_sum, i32 %empty_57

]]></Node>
<StgValue><ssdm name="true_sum_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="678" st_id="123" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:16 %true_sum_1 = fadd i32 %true_sum, i32 %empty_57

]]></Node>
<StgValue><ssdm name="true_sum_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="679" st_id="124" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:16 %true_sum_1 = fadd i32 %true_sum, i32 %empty_57

]]></Node>
<StgValue><ssdm name="true_sum_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="680" st_id="125" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:17 %true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56

]]></Node>
<StgValue><ssdm name="true_sum_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="681" st_id="126" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:17 %true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56

]]></Node>
<StgValue><ssdm name="true_sum_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="682" st_id="127" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:17 %true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56

]]></Node>
<StgValue><ssdm name="true_sum_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="683" st_id="128" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:17 %true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56

]]></Node>
<StgValue><ssdm name="true_sum_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="684" st_id="129" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:17 %true_sum_2 = fadd i32 %true_sum_1, i32 %empty_56

]]></Node>
<StgValue><ssdm name="true_sum_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="685" st_id="130" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:18 %true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55

]]></Node>
<StgValue><ssdm name="true_sum_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="686" st_id="131" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:18 %true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55

]]></Node>
<StgValue><ssdm name="true_sum_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="687" st_id="132" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:18 %true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55

]]></Node>
<StgValue><ssdm name="true_sum_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="688" st_id="133" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:18 %true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55

]]></Node>
<StgValue><ssdm name="true_sum_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="689" st_id="134" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:18 %true_sum_3 = fadd i32 %true_sum_2, i32 %empty_55

]]></Node>
<StgValue><ssdm name="true_sum_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="690" st_id="135" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:19 %true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54

]]></Node>
<StgValue><ssdm name="true_sum_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="691" st_id="136" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:19 %true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54

]]></Node>
<StgValue><ssdm name="true_sum_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="692" st_id="137" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:19 %true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54

]]></Node>
<StgValue><ssdm name="true_sum_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="693" st_id="138" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:19 %true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54

]]></Node>
<StgValue><ssdm name="true_sum_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="694" st_id="139" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:19 %true_sum_4 = fadd i32 %true_sum_3, i32 %empty_54

]]></Node>
<StgValue><ssdm name="true_sum_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="695" st_id="140" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:20 %true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53

]]></Node>
<StgValue><ssdm name="true_sum_5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="696" st_id="141" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:20 %true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53

]]></Node>
<StgValue><ssdm name="true_sum_5"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="697" st_id="142" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:20 %true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53

]]></Node>
<StgValue><ssdm name="true_sum_5"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="698" st_id="143" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:20 %true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53

]]></Node>
<StgValue><ssdm name="true_sum_5"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="699" st_id="144" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:20 %true_sum_5 = fadd i32 %true_sum_4, i32 %empty_53

]]></Node>
<StgValue><ssdm name="true_sum_5"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="700" st_id="145" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:21 %true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52

]]></Node>
<StgValue><ssdm name="true_sum_6"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="701" st_id="146" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:21 %true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52

]]></Node>
<StgValue><ssdm name="true_sum_6"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="702" st_id="147" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:21 %true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52

]]></Node>
<StgValue><ssdm name="true_sum_6"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="703" st_id="148" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:21 %true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52

]]></Node>
<StgValue><ssdm name="true_sum_6"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="704" st_id="149" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:21 %true_sum_6 = fadd i32 %true_sum_5, i32 %empty_52

]]></Node>
<StgValue><ssdm name="true_sum_6"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="705" st_id="150" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:22 %true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51

]]></Node>
<StgValue><ssdm name="true_sum_7"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="706" st_id="151" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:22 %true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51

]]></Node>
<StgValue><ssdm name="true_sum_7"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="707" st_id="152" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:22 %true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51

]]></Node>
<StgValue><ssdm name="true_sum_7"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="708" st_id="153" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:22 %true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51

]]></Node>
<StgValue><ssdm name="true_sum_7"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="709" st_id="154" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:22 %true_sum_7 = fadd i32 %true_sum_6, i32 %empty_51

]]></Node>
<StgValue><ssdm name="true_sum_7"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="710" st_id="155" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:23 %true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50

]]></Node>
<StgValue><ssdm name="true_sum_8"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="711" st_id="156" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:23 %true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50

]]></Node>
<StgValue><ssdm name="true_sum_8"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="712" st_id="157" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:23 %true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50

]]></Node>
<StgValue><ssdm name="true_sum_8"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="713" st_id="158" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:23 %true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50

]]></Node>
<StgValue><ssdm name="true_sum_8"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="714" st_id="159" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:23 %true_sum_8 = fadd i32 %true_sum_7, i32 %empty_50

]]></Node>
<StgValue><ssdm name="true_sum_8"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="715" st_id="160" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:24 %true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49

]]></Node>
<StgValue><ssdm name="true_sum_9"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="716" st_id="161" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:24 %true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49

]]></Node>
<StgValue><ssdm name="true_sum_9"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="717" st_id="162" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:24 %true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49

]]></Node>
<StgValue><ssdm name="true_sum_9"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="718" st_id="163" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:24 %true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49

]]></Node>
<StgValue><ssdm name="true_sum_9"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="719" st_id="164" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:24 %true_sum_9 = fadd i32 %true_sum_8, i32 %empty_49

]]></Node>
<StgValue><ssdm name="true_sum_9"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="720" st_id="165" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:25 %true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48

]]></Node>
<StgValue><ssdm name="true_sum_10"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="721" st_id="166" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:25 %true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48

]]></Node>
<StgValue><ssdm name="true_sum_10"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="722" st_id="167" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:25 %true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48

]]></Node>
<StgValue><ssdm name="true_sum_10"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="723" st_id="168" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:25 %true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48

]]></Node>
<StgValue><ssdm name="true_sum_10"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="724" st_id="169" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:25 %true_sum_10 = fadd i32 %true_sum_9, i32 %empty_48

]]></Node>
<StgValue><ssdm name="true_sum_10"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="725" st_id="170" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:26 %true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47

]]></Node>
<StgValue><ssdm name="true_sum_11"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="726" st_id="171" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:26 %true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47

]]></Node>
<StgValue><ssdm name="true_sum_11"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="727" st_id="172" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:26 %true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47

]]></Node>
<StgValue><ssdm name="true_sum_11"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="728" st_id="173" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:26 %true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47

]]></Node>
<StgValue><ssdm name="true_sum_11"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="729" st_id="174" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:26 %true_sum_11 = fadd i32 %true_sum_10, i32 %empty_47

]]></Node>
<StgValue><ssdm name="true_sum_11"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="730" st_id="175" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:27 %true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46

]]></Node>
<StgValue><ssdm name="true_sum_12"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="731" st_id="176" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:27 %true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46

]]></Node>
<StgValue><ssdm name="true_sum_12"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="732" st_id="177" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:27 %true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46

]]></Node>
<StgValue><ssdm name="true_sum_12"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="733" st_id="178" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:27 %true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46

]]></Node>
<StgValue><ssdm name="true_sum_12"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="734" st_id="179" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:27 %true_sum_12 = fadd i32 %true_sum_11, i32 %empty_46

]]></Node>
<StgValue><ssdm name="true_sum_12"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="735" st_id="180" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:28 %true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45

]]></Node>
<StgValue><ssdm name="true_sum_13"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="736" st_id="181" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:28 %true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45

]]></Node>
<StgValue><ssdm name="true_sum_13"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="737" st_id="182" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:28 %true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45

]]></Node>
<StgValue><ssdm name="true_sum_13"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="738" st_id="183" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:28 %true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45

]]></Node>
<StgValue><ssdm name="true_sum_13"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="739" st_id="184" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:28 %true_sum_13 = fadd i32 %true_sum_12, i32 %empty_45

]]></Node>
<StgValue><ssdm name="true_sum_13"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="740" st_id="185" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:29 %true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44

]]></Node>
<StgValue><ssdm name="true_sum_14"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="741" st_id="186" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:29 %true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44

]]></Node>
<StgValue><ssdm name="true_sum_14"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="742" st_id="187" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:29 %true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44

]]></Node>
<StgValue><ssdm name="true_sum_14"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="743" st_id="188" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:29 %true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44

]]></Node>
<StgValue><ssdm name="true_sum_14"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="744" st_id="189" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:29 %true_sum_14 = fadd i32 %true_sum_13, i32 %empty_44

]]></Node>
<StgValue><ssdm name="true_sum_14"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="745" st_id="190" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:30 %true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43

]]></Node>
<StgValue><ssdm name="true_sum_15"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="746" st_id="191" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:30 %true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43

]]></Node>
<StgValue><ssdm name="true_sum_15"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="747" st_id="192" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:30 %true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43

]]></Node>
<StgValue><ssdm name="true_sum_15"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="748" st_id="193" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:30 %true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43

]]></Node>
<StgValue><ssdm name="true_sum_15"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="749" st_id="194" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:30 %true_sum_15 = fadd i32 %true_sum_14, i32 %empty_43

]]></Node>
<StgValue><ssdm name="true_sum_15"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="750" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
for.inc91.loopexit_ifconv:31 %bitcast_ln107 = bitcast i32 %true_sum_15

]]></Node>
<StgValue><ssdm name="bitcast_ln107"/></StgValue>
</operation>

<operation id="751" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc91.loopexit_ifconv:32 %write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln107, i4 15

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="752" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.loopexit_ifconv:34 %br_ln79 = br void %for.body47

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="753" st_id="196" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end99.loopexit:0 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="754" st_id="197" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end99.loopexit:0 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="755" st_id="198" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end99.loopexit:0 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="756" st_id="199" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end99.loopexit:0 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="757" st_id="200" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end99.loopexit:0 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="758" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0">
<![CDATA[
for.end99.loopexit:1 %ret_ln109 = ret

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
