{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462423889517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462423889517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 23:51:29 2016 " "Processing started: Wed May 04 23:51:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462423889517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462423889517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Micro_ARM -c Micro_ARM --generate_functional_sim_netlist " "Command: quartus_map Micro_ARM -c Micro_ARM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462423889517 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462423889887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad de control/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad de control/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890461 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria de datos/ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria de datos/ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_BLOCK-RTL " "Found design unit 1: RAM_BLOCK-RTL" {  } { { "Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890466 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_BLOCK " "Found entity 1: RAM_BLOCK" {  } { { "Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco de registros/registersbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco de registros/registersbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registersBank-RTL " "Found design unit 1: registersBank-RTL" {  } { { "Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890468 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor/xoroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/xor/xoroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORoperation-RTL " "Found design unit 1: XORoperation-RTL" {  } { { "ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890468 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORoperation " "Found entity 1: XORoperation" {  } { { "ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_carrylookahead/sumador_carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/sumador_carrylookahead/sumador_carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_CarryLookahead-RTL " "Found design unit 1: Sumador_CarryLookahead-RTL" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_CarryLookahead " "Found entity 1: Sumador_CarryLookahead" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_32b/sumador_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/sumador_32b/sumador_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_32b-RTL " "Found design unit 1: Sumador_32b-RTL" {  } { { "ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_32b " "Found entity 1: Sumador_32b" {  } { { "ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror/rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/ror/rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rotate-rtl " "Found design unit 1: Rotate-rtl" {  } { { "ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotate " "Found entity 1: Rotate" {  } { { "ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rev/rev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/rev/rev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REV-rtl " "Found design unit 1: REV-rtl" {  } { { "ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890508 ""} { "Info" "ISGN_ENTITY_NAME" "1 REV " "Found entity 1: REV" {  } { { "ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or/oroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/or/oroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORoperation-RTL " "Found design unit 1: ORoperation-RTL" {  } { { "ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890568 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORoperation " "Found entity 1: ORoperation" {  } { { "ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicacion/multiplicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/multiplicacion/multiplicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicacion-RTL " "Found design unit 1: Multiplicacion-RTL" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicacion/iter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/multiplicacion/iter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Iter-RTL " "Found design unit 1: Iter-RTL" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Iter " "Found entity 1: Iter" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicacion/gen_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/multiplicacion/gen_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen_Vectores-RTL " "Found design unit 1: Gen_Vectores-RTL" {  } { { "ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen_Vectores " "Found entity 1: Gen_Vectores" {  } { { "ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lsr/lsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lsr/lsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSR-rtl " "Found design unit 1: LSR-rtl" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890598 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lsl/lsl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lsl/lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSL-rtl " "Found design unit 1: LSL-rtl" {  } { { "ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890608 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/extension/extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/extension/extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extension-rtl " "Found design unit 1: extension-rtl" {  } { { "ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extension " "Found entity 1: Extension" {  } { { "ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/bitclear/bitclear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/bitclear/bitclear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitClear-RTL " "Found design unit 1: BitClear-RTL" {  } { { "ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890628 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitClear " "Found entity 1: BitClear" {  } { { "ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/asr/asr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/asr/asr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASR-rtl " "Found design unit 1: ASR-rtl" {  } { { "ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890628 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and/andoperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/and/andoperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDoperation-RTL " "Found design unit 1: ANDoperation-RTL" {  } { { "ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation " "Found entity 1: ANDoperation" {  } { { "ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Micro_ARM-RTL " "Found design unit 1: Micro_ARM-RTL" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Micro_ARM " "Found entity 1: Micro_ARM" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria de programa/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria de programa/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_BLOCK-Behavioral " "Found design unit 1: ROM_BLOCK-Behavioral" {  } { { "Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890666 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_BLOCK " "Found entity 1: ROM_BLOCK" {  } { { "Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423890666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423890666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Micro_ARM " "Elaborating entity \"Micro_ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462423890718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:elemento_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:elemento_ALU\"" {  } { { "Micro_ARM.vhd" "elemento_ALU" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890748 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANDout ALU.vhd(173) " "VHDL Process Statement warning at ALU.vhd(173): signal \"ANDout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(174) " "VHDL Process Statement warning at ALU.vhd(174): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(175) " "VHDL Process Statement warning at ALU.vhd(175): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORout ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"ORout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(178) " "VHDL Process Statement warning at ALU.vhd(178): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(179) " "VHDL Process Statement warning at ALU.vhd(179): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XORout ALU.vhd(181) " "VHDL Process Statement warning at ALU.vhd(181): signal \"XORout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890765 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(182) " "VHDL Process Statement warning at ALU.vhd(182): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890766 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(183) " "VHDL Process Statement warning at ALU.vhd(183): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890766 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCout ALU.vhd(185) " "VHDL Process Statement warning at ALU.vhd(185): signal \"BCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890766 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(186) " "VHDL Process Statement warning at ALU.vhd(186): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890766 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(187) " "VHDL Process Statement warning at ALU.vhd(187): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890766 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890767 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumCout ALU.vhd(190) " "VHDL Process Statement warning at ALU.vhd(190): signal \"SumCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890767 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(197) " "VHDL Process Statement warning at ALU.vhd(197): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumCout ALU.vhd(198) " "VHDL Process Statement warning at ALU.vhd(198): signal \"SumCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLout ALU.vhd(206) " "VHDL Process Statement warning at ALU.vhd(206): signal \"LSLout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLCout ALU.vhd(207) " "VHDL Process Statement warning at ALU.vhd(207): signal \"LSLCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(208) " "VHDL Process Statement warning at ALU.vhd(208): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSRout ALU.vhd(210) " "VHDL Process Statement warning at ALU.vhd(210): signal \"LSRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSRCout ALU.vhd(211) " "VHDL Process Statement warning at ALU.vhd(211): signal \"LSRCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(212) " "VHDL Process Statement warning at ALU.vhd(212): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(214) " "VHDL Process Statement warning at ALU.vhd(214): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(215) " "VHDL Process Statement warning at ALU.vhd(215): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(216) " "VHDL Process Statement warning at ALU.vhd(216): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(219) " "VHDL Process Statement warning at ALU.vhd(219): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890768 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(220) " "VHDL Process Statement warning at ALU.vhd(220): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(221) " "VHDL Process Statement warning at ALU.vhd(221): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASRout ALU.vhd(223) " "VHDL Process Statement warning at ALU.vhd(223): signal \"ASRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASRCout ALU.vhd(224) " "VHDL Process Statement warning at ALU.vhd(224): signal \"ASRCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(225) " "VHDL Process Statement warning at ALU.vhd(225): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rotateout ALU.vhd(227) " "VHDL Process Statement warning at ALU.vhd(227): signal \"Rotateout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RotateCout ALU.vhd(228) " "VHDL Process Statement warning at ALU.vhd(228): signal \"RotateCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(229) " "VHDL Process Statement warning at ALU.vhd(229): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MULout ALU.vhd(231) " "VHDL Process Statement warning at ALU.vhd(231): signal \"MULout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(232) " "VHDL Process Statement warning at ALU.vhd(232): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(233) " "VHDL Process Statement warning at ALU.vhd(233): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(235) " "VHDL Process Statement warning at ALU.vhd(235): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(236) " "VHDL Process Statement warning at ALU.vhd(236): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890778 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(237) " "VHDL Process Statement warning at ALU.vhd(237): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(239) " "VHDL Process Statement warning at ALU.vhd(239): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(241) " "VHDL Process Statement warning at ALU.vhd(241): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(248) " "VHDL Process Statement warning at ALU.vhd(248): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAGS ALU.vhd(250) " "VHDL Process Statement warning at ALU.vhd(250): signal \"FLAGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(251) " "VHDL Process Statement warning at ALU.vhd(251): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(257) " "VHDL Process Statement warning at ALU.vhd(257): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carrytemp ALU.vhd(263) " "VHDL Process Statement warning at ALU.vhd(263): signal \"Carrytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflowtemp ALU.vhd(264) " "VHDL Process Statement warning at ALU.vhd(264): signal \"Overflowtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(266) " "VHDL Process Statement warning at ALU.vhd(266): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carrytemp ALU.vhd(171) " "VHDL Process Statement warning at ALU.vhd(171): inferring latch(es) for signal or variable \"Carrytemp\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflowtemp ALU.vhd(171) " "VHDL Process Statement warning at ALU.vhd(171): inferring latch(es) for signal or variable \"Overflowtemp\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423890788 "|Micro_ARM|ALU:elemento_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflowtemp ALU.vhd(171) " "Inferred latch for \"Overflowtemp\" at ALU.vhd(171)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423890798 "|Micro_ARM|ALU:elemento_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carrytemp ALU.vhd(171) " "Inferred latch for \"Carrytemp\" at ALU.vhd(171)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423890798 "|Micro_ARM|ALU:elemento_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDoperation ALU:elemento_ALU\|ANDoperation:elemento_1 " "Elaborating entity \"ANDoperation\" for hierarchy \"ALU:elemento_ALU\|ANDoperation:elemento_1\"" {  } { { "ALU/ALU.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORoperation ALU:elemento_ALU\|ORoperation:elemento_2 " "Elaborating entity \"ORoperation\" for hierarchy \"ALU:elemento_ALU\|ORoperation:elemento_2\"" {  } { { "ALU/ALU.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORoperation ALU:elemento_ALU\|XORoperation:elemento_3 " "Elaborating entity \"XORoperation\" for hierarchy \"ALU:elemento_ALU\|XORoperation:elemento_3\"" {  } { { "ALU/ALU.vhd" "elemento_3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitClear ALU:elemento_ALU\|BitClear:elemento_4 " "Elaborating entity \"BitClear\" for hierarchy \"ALU:elemento_ALU\|BitClear:elemento_4\"" {  } { { "ALU/ALU.vhd" "elemento_4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_32b ALU:elemento_ALU\|Sumador_32b:elemento_5 " "Elaborating entity \"Sumador_32b\" for hierarchy \"ALU:elemento_ALU\|Sumador_32b:elemento_5\"" {  } { { "ALU/ALU.vhd" "elemento_5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_CarryLookahead ALU:elemento_ALU\|Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1 " "Elaborating entity \"Sumador_CarryLookahead\" for hierarchy \"ALU:elemento_ALU\|Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1\"" {  } { { "ALU/Sumador_32b/Sumador_32b.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890861 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890861 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890861 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890861 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890862 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890862 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890862 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890862 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 Sumador_CarryLookahead.vhd(41) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(41): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890863 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 Sumador_CarryLookahead.vhd(42) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(42): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890863 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 Sumador_CarryLookahead.vhd(43) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(43): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423890863 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL ALU:elemento_ALU\|LSL:elemento_6 " "Elaborating entity \"LSL\" for hierarchy \"ALU:elemento_ALU\|LSL:elemento_6\"" {  } { { "ALU/ALU.vhd" "elemento_6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR ALU:elemento_ALU\|LSR:elemento_7 " "Elaborating entity \"LSR\" for hierarchy \"ALU:elemento_ALU\|LSR:elemento_7\"" {  } { { "ALU/ALU.vhd" "elemento_7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR ALU:elemento_ALU\|ASR:elemento_8 " "Elaborating entity \"ASR\" for hierarchy \"ALU:elemento_ALU\|ASR:elemento_8\"" {  } { { "ALU/ALU.vhd" "elemento_8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotate ALU:elemento_ALU\|Rotate:elemento_9 " "Elaborating entity \"Rotate\" for hierarchy \"ALU:elemento_ALU\|Rotate:elemento_9\"" {  } { { "ALU/ALU.vhd" "elemento_9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extension ALU:elemento_ALU\|Extension:elemento_10 " "Elaborating entity \"Extension\" for hierarchy \"ALU:elemento_ALU\|Extension:elemento_10\"" {  } { { "ALU/ALU.vhd" "elemento_10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REV ALU:elemento_ALU\|REV:elemento_11 " "Elaborating entity \"REV\" for hierarchy \"ALU:elemento_ALU\|REV:elemento_11\"" {  } { { "ALU/ALU.vhd" "elemento_11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion ALU:elemento_ALU\|Multiplicacion:elemento_12 " "Elaborating entity \"Multiplicacion\" for hierarchy \"ALU:elemento_ALU\|Multiplicacion:elemento_12\"" {  } { { "ALU/ALU.vhd" "elemento_12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423890928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Av17 Multiplicacion.vhd(60) " "Verilog HDL or VHDL warning at Multiplicacion.vhd(60): object \"Av17\" assigned a value but never read" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423890938 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sv17 Multiplicacion.vhd(60) " "Verilog HDL or VHDL warning at Multiplicacion.vhd(60): object \"Sv17\" assigned a value but never read" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423890938 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Vectores ALU:elemento_ALU\|Multiplicacion:elemento_12\|Gen_Vectores:elemento_1 " "Elaborating entity \"Gen_Vectores\" for hierarchy \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Gen_Vectores:elemento_1\"" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423891068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Iter ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2 " "Elaborating entity \"Iter\" for hierarchy \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\"" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423891078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(43) " "VHDL Process Statement warning at ITER.vhd(43): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423891088 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(44) " "VHDL Process Statement warning at ITER.vhd(44): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423891088 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(45) " "VHDL Process Statement warning at ITER.vhd(45): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423891088 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(46) " "VHDL Process Statement warning at ITER.vhd(46): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423891088 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(47) " "VHDL Process Statement warning at ITER.vhd(47): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423891088 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(48) " "VHDL Process Statement warning at ITER.vhd(48): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423891088 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:elemento_RegistersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:elemento_RegistersBank\"" {  } { { "Micro_ARM.vhd" "elemento_RegistersBank" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423891138 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero RegistersBank.vhd(37) " "VHDL Signal Declaration warning at RegistersBank.vhd(37): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462423891138 "|Micro_ARM|RegistersBank:elemento_RegistersBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:elemento_UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:elemento_UC\"" {  } { { "Micro_ARM.vhd" "elemento_UC" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423891238 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WE ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RE ControlUnit.vhd(13) " "VHDL Signal Declaration warning at ControlUnit.vhd(13): used implicit default value for signal \"RE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WR ControlUnit.vhd(17) " "VHDL Signal Declaration warning at ControlUnit.vhd(17): used implicit default value for signal \"WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZLOAD_1 ControlUnit.vhd(22) " "VHDL Signal Declaration warning at ControlUnit.vhd(22): used implicit default value for signal \"ZLOAD_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZLOAD_2 ControlUnit.vhd(23) " "VHDL Signal Declaration warning at ControlUnit.vhd(23): used implicit default value for signal \"ZLOAD_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZLOAD_3 ControlUnit.vhd(24) " "VHDL Signal Declaration warning at ControlUnit.vhd(24): used implicit default value for signal \"ZLOAD_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BIFURCATION ControlUnit.vhd(36) " "Verilog HDL or VHDL warning at ControlUnit.vhd(36): object \"BIFURCATION\" assigned a value but never read" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423891238 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"MUX_SEL\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RmAdd ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"RmAdd\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RnAdd ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"RnAdd\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdAdd ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"RdAdd\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAGS ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"FLAGS\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarryEn ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"CarryEn\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarryEn ControlUnit.vhd(94) " "Inferred latch for \"CarryEn\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS ControlUnit.vhd(94) " "Inferred latch for \"FLAGS\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[0\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[1\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[2\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[3\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[0\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[1\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[2\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[3\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[0\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[1\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[2\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891248 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[3\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891258 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL ControlUnit.vhd(94) " "Inferred latch for \"MUX_SEL\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891258 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[0\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891259 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[1\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891259 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[2\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891259 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[3\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891260 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[4\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[4\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891260 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[5\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[5\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891260 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[6\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[6\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891260 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[7\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[7\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891261 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[8\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[8\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891261 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[9\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[9\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891261 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[10\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[10\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891261 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[11\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[11\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891262 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[12\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891262 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[13\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891263 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[14\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891263 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[15\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891264 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[16\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[16\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891264 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[17\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[17\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891264 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[18\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[18\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891264 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[19\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[19\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891265 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[20\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[20\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891265 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[21\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[21\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891265 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[22\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[22\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891266 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[23\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[23\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891266 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[24\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[24\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891266 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[25\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[25\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891266 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[26\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[26\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891267 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[27\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[27\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891267 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[28\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[28\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891267 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[29\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[29\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891267 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[30\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[30\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891268 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[31\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[31\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423891268 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1283 " "Inferred 1283 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux0\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux1\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux2\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux3\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux4\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux5\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux6\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux7\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux8\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux9\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux10\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux11\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux12\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux13\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux14\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux15\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux16\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux17\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux18\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux19\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux20\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux21\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux22\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux23\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux24\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux25\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux26\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux27\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux28\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux29\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux30\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux31\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux32\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux33\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux34\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux35\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux36\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux37\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux38\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux39\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux40\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux41\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux42\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux43\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux44\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux45\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux46\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux47\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux48\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux49\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux50\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux51\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux52\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux53\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux54\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux55\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux56\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux57\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux58\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux59\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux60\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux61\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux62\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux63\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux64\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux65\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux65" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux66\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux66" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux67\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux67" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux68 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux68\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux68" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux69 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux69\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux69" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux70 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux70\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux70" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux71 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux71\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux71" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux72 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux72\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux72" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux73 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux73\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux73" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux74 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux74\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux74" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux75 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux75\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux75" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 550 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux76 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux76\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux76" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 550 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux77 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux77\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux77" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 550 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux78 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux78\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux78" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 550 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux79 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux79\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux79" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux80 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux80\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux80" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux81 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux81\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux81" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux82 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux82\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux82" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux83 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux83\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux83" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux84 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux84\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux84" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux85 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux85\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux85" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux86 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux86\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux86" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux87 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux87\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux87" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux88 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux88\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux88" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux89 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux89\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux89" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux90 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux90\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux90" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux91 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux91\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux91" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux92 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux92\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux92" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux93 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux93\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux93" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux94 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux94\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux94" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux95 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux95\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux95" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux96 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux96\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux96" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux97 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux97\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux97" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux98 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux98\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux98" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux99 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux99\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux99" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux100 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux100\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux100" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux101 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux101\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux101" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux102 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux102\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux102" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux103 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux103\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux103" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux104 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux104\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux104" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux105 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux105\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux105" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux106 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux106\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux106" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux107 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux107\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux107" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux108 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux108\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux108" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux109 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux109\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux109" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux110 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux110\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux110" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux111 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux111\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux111" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux112 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux112\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux112" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux113 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux113\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux113" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux114 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux114\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux114" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux115 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux115\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux115" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux116 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux116\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux116" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux117 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux117\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux117" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux118 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux118\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux118" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux119 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux119\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux119" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux120 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux120\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux120" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux121 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux121\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux121" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux122 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux122\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux122" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux123 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux123\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux123" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux124 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux124\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux124" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux125 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux125\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux125" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux126 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux126\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux126" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux127 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux127\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux127" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux128 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux128\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux128" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux129 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux129\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux129" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux130 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux130\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux130" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux131 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux131\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux131" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux132 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux132\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux132" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux133 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux133\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux133" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux134 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux134\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux134" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux135 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux135\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux135" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux136 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux136\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux136" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux137 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux137\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux137" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux138 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux138\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux138" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux139 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux139\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux139" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux140 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux140\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux140" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux141 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux141\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux141" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux142 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux142\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux142" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux143 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux143\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux143" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux144 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux144\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux144" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux145 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux145\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux145" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux146 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux146\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux146" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux147 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux147\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux147" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux148 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux148\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux148" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux149 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux149\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux149" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux150 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux150\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux150" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux151 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux151\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux151" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux152 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux152\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux152" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux153 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux153\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux153" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux154 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux154\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux154" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux155 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux155\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux155" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux156 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux156\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux156" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux157 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux157\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux157" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux158 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux158\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux158" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux159 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux159\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux159" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux160 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux160\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux160" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux161 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux161\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux161" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux162 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux162\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux162" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux163 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux163\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux163" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux164 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux164\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux164" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux165 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux165\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux165" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux166 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux166\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux166" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux167 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux167\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux167" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux168 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux168\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux168" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux169 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux169\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux169" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux170 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux170\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux170" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux171 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux171\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux171" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux172 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux172\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux172" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux173 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux173\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux173" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux174 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux174\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux174" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux175 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux175\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux175" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux176 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux176\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux176" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux177 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux177\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux177" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux178 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux178\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux178" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux179 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux179\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux179" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux180 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux180\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux180" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux181 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux181\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux181" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux182 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux182\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux182" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux183 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux183\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux183" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux184 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux184\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux184" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux185 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux185\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux185" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux186 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux186\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux186" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux187 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux187\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux187" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux188 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux188\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux188" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux189 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux189\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux189" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux190 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux190\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux190" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux191 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux191\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux191" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux192 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux192\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux192" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux193 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux193\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux193" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux194 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux194\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux194" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux195 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux195\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux195" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux196 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux196\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux196" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux197 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux197\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux197" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux198 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux198\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux198" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux199 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux199\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux199" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux200 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux200\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux200" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux201 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux201\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux201" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux202 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux202\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux202" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux203 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux203\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux203" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux204 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux204\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux204" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux205 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux205\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux205" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux206 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux206\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux206" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux207 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux207\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux207" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux208 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux208\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux208" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux209 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux209\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux209" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux210 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux210\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux210" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux211 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux211\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux211" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux212 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux212\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux212" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ControlUnit:elemento_UC\|Mux213 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ControlUnit:elemento_UC\|Mux213\"" {  } { { "Unidad de Control/ControlUnit.vhd" "Mux213" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux0\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux1\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux2\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux3\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux4\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux5\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux6\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux7\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux8\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux9\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux10\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux11\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux12\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux13\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux14\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux15\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux16\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux17\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux18\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux19\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux20\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux21\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux22\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux23\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux24\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux25\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux26\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux27\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux28\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux29\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux30\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux31\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux32\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux33\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux34\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux35\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux36\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux37\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux38\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux39\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux40\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux41\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux42\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux43\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux44\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux45\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux46\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux47\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux48\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux49\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux50\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux51\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux52\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux53\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux54\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux55\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux56\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux57\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux58\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux59\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux60\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux61\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux62\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegistersBank:elemento_RegistersBank\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegistersBank:elemento_RegistersBank\|Mux63\"" {  } { { "Banco de registros/RegistersBank.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux0\"" {  } { { "ALU/ALU.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux1\"" {  } { { "ALU/ALU.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux3\"" {  } { { "ALU/ALU.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux4\"" {  } { { "ALU/ALU.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux5\"" {  } { { "ALU/ALU.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux6\"" {  } { { "ALU/ALU.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux7\"" {  } { { "ALU/ALU.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux8\"" {  } { { "ALU/ALU.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux9\"" {  } { { "ALU/ALU.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux10\"" {  } { { "ALU/ALU.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux11\"" {  } { { "ALU/ALU.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux12\"" {  } { { "ALU/ALU.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux13\"" {  } { { "ALU/ALU.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux14\"" {  } { { "ALU/ALU.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux15\"" {  } { { "ALU/ALU.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux16\"" {  } { { "ALU/ALU.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux17\"" {  } { { "ALU/ALU.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux18\"" {  } { { "ALU/ALU.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux19\"" {  } { { "ALU/ALU.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux20\"" {  } { { "ALU/ALU.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux21\"" {  } { { "ALU/ALU.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux22\"" {  } { { "ALU/ALU.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux23\"" {  } { { "ALU/ALU.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux24\"" {  } { { "ALU/ALU.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux25\"" {  } { { "ALU/ALU.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux26\"" {  } { { "ALU/ALU.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux27\"" {  } { { "ALU/ALU.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux28\"" {  } { { "ALU/ALU.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux29\"" {  } { { "ALU/ALU.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux30\"" {  } { { "ALU/ALU.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux31\"" {  } { { "ALU/ALU.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux32\"" {  } { { "ALU/ALU.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux33\"" {  } { { "ALU/ALU.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Mux34\"" {  } { { "ALU/ALU.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_16\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_15\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_14\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_13\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_12\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_11\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_10\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_9\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_8\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux10\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux11\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_7\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux8\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux9\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux10\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux11\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_6\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux6\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux7\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux8\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux9\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux10\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux11\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_5\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux4\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux5\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux6\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux7\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux8\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux9\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux10\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux11\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_4\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux2\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux3\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux4\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux5\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux6\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux7\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux8\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux9\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux10\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux11\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_3\|Mux64\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux64" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux0\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux1\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux2\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux3\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux4\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux5\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux6\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux7\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux8\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux9\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux10\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux11\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux12\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux13\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux14\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux15\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux16\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux17\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux18\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux19\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux20\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux21\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux22\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux23\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux24\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux25\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux26\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux27\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux28\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux29\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux33\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux33" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux34\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux34" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux35\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux35" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux36\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux36" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux37\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux37" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux38\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux38" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux39\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux39" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux40\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux40" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux41\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux41" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux42\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux42" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux43\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux43" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux44\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux44" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux45\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux45" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux46\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux46" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux47\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux47" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux48\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux48" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux49\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux49" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux50\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux50" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux51\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux51" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux52\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux52" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux53\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux53" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux54\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux54" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux55\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux55" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux56\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux56" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux57\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux57" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux58\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux58" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux59\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux59" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux60\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux60" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux61\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux61" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux62\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux62" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|Mux63\"" {  } { { "ALU/multiplicacion/ITER.vhd" "Mux63" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux0\"" {  } { { "ALU/REV/REV.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux1\"" {  } { { "ALU/REV/REV.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux2\"" {  } { { "ALU/REV/REV.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux3\"" {  } { { "ALU/REV/REV.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux4\"" {  } { { "ALU/REV/REV.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux5\"" {  } { { "ALU/REV/REV.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux6\"" {  } { { "ALU/REV/REV.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux7\"" {  } { { "ALU/REV/REV.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux8\"" {  } { { "ALU/REV/REV.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux9\"" {  } { { "ALU/REV/REV.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux10\"" {  } { { "ALU/REV/REV.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux11\"" {  } { { "ALU/REV/REV.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux12\"" {  } { { "ALU/REV/REV.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux13\"" {  } { { "ALU/REV/REV.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux14\"" {  } { { "ALU/REV/REV.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux15\"" {  } { { "ALU/REV/REV.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux16\"" {  } { { "ALU/REV/REV.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux17\"" {  } { { "ALU/REV/REV.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux18\"" {  } { { "ALU/REV/REV.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux19\"" {  } { { "ALU/REV/REV.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux20\"" {  } { { "ALU/REV/REV.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux21\"" {  } { { "ALU/REV/REV.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux22\"" {  } { { "ALU/REV/REV.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux23\"" {  } { { "ALU/REV/REV.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux24\"" {  } { { "ALU/REV/REV.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux25\"" {  } { { "ALU/REV/REV.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux26\"" {  } { { "ALU/REV/REV.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux27\"" {  } { { "ALU/REV/REV.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux28\"" {  } { { "ALU/REV/REV.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux29\"" {  } { { "ALU/REV/REV.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux30\"" {  } { { "ALU/REV/REV.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|REV:elemento_11\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|REV:elemento_11\|Mux31\"" {  } { { "ALU/REV/REV.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux0\"" {  } { { "ALU/Extension/Extension.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux1\"" {  } { { "ALU/Extension/Extension.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux2\"" {  } { { "ALU/Extension/Extension.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux3\"" {  } { { "ALU/Extension/Extension.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux4\"" {  } { { "ALU/Extension/Extension.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux5\"" {  } { { "ALU/Extension/Extension.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux6\"" {  } { { "ALU/Extension/Extension.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux7\"" {  } { { "ALU/Extension/Extension.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Extension:elemento_10\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Extension:elemento_10\|Mux8\"" {  } { { "ALU/Extension/Extension.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux0\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux1\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux2\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux3\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux4\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux5\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux6\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux7\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux8\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux9\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux10\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux11\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux12\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux13\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux14\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux15\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux16\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux17\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux18\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux19\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux20\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux21\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux22\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux23\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux24\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux25\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux26\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux27\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux28\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux29\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux30\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux31\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|Rotate:elemento_9\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|Rotate:elemento_9\|Mux32\"" {  } { { "ALU/ROR/Rotate.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux0\"" {  } { { "ALU/ASR/ASR.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux1\"" {  } { { "ALU/ASR/ASR.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux2\"" {  } { { "ALU/ASR/ASR.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux3\"" {  } { { "ALU/ASR/ASR.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux4\"" {  } { { "ALU/ASR/ASR.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux5\"" {  } { { "ALU/ASR/ASR.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux6\"" {  } { { "ALU/ASR/ASR.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux7\"" {  } { { "ALU/ASR/ASR.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux8\"" {  } { { "ALU/ASR/ASR.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux9\"" {  } { { "ALU/ASR/ASR.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux10\"" {  } { { "ALU/ASR/ASR.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux11\"" {  } { { "ALU/ASR/ASR.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux12\"" {  } { { "ALU/ASR/ASR.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux13\"" {  } { { "ALU/ASR/ASR.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux14\"" {  } { { "ALU/ASR/ASR.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux15\"" {  } { { "ALU/ASR/ASR.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux16\"" {  } { { "ALU/ASR/ASR.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux17\"" {  } { { "ALU/ASR/ASR.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux18\"" {  } { { "ALU/ASR/ASR.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux19\"" {  } { { "ALU/ASR/ASR.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux20\"" {  } { { "ALU/ASR/ASR.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux21\"" {  } { { "ALU/ASR/ASR.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux22\"" {  } { { "ALU/ASR/ASR.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux23\"" {  } { { "ALU/ASR/ASR.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux24\"" {  } { { "ALU/ASR/ASR.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux25\"" {  } { { "ALU/ASR/ASR.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux26\"" {  } { { "ALU/ASR/ASR.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux27\"" {  } { { "ALU/ASR/ASR.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux28\"" {  } { { "ALU/ASR/ASR.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux29\"" {  } { { "ALU/ASR/ASR.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux30\"" {  } { { "ALU/ASR/ASR.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|ASR:elemento_8\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|ASR:elemento_8\|Mux31\"" {  } { { "ALU/ASR/ASR.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux0\"" {  } { { "ALU/LSR/LSR.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux1\"" {  } { { "ALU/LSR/LSR.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux2\"" {  } { { "ALU/LSR/LSR.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux3\"" {  } { { "ALU/LSR/LSR.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux4\"" {  } { { "ALU/LSR/LSR.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux5\"" {  } { { "ALU/LSR/LSR.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux6\"" {  } { { "ALU/LSR/LSR.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux7\"" {  } { { "ALU/LSR/LSR.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux8\"" {  } { { "ALU/LSR/LSR.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux9\"" {  } { { "ALU/LSR/LSR.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux10\"" {  } { { "ALU/LSR/LSR.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux11\"" {  } { { "ALU/LSR/LSR.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux12\"" {  } { { "ALU/LSR/LSR.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux13\"" {  } { { "ALU/LSR/LSR.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux14\"" {  } { { "ALU/LSR/LSR.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux15\"" {  } { { "ALU/LSR/LSR.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux16\"" {  } { { "ALU/LSR/LSR.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux17\"" {  } { { "ALU/LSR/LSR.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux18\"" {  } { { "ALU/LSR/LSR.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux19\"" {  } { { "ALU/LSR/LSR.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux20\"" {  } { { "ALU/LSR/LSR.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux21\"" {  } { { "ALU/LSR/LSR.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux22\"" {  } { { "ALU/LSR/LSR.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux23\"" {  } { { "ALU/LSR/LSR.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux24\"" {  } { { "ALU/LSR/LSR.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux25\"" {  } { { "ALU/LSR/LSR.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux26\"" {  } { { "ALU/LSR/LSR.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux27\"" {  } { { "ALU/LSR/LSR.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux28\"" {  } { { "ALU/LSR/LSR.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux29\"" {  } { { "ALU/LSR/LSR.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux30\"" {  } { { "ALU/LSR/LSR.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux31\"" {  } { { "ALU/LSR/LSR.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSR:elemento_7\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSR:elemento_7\|Mux32\"" {  } { { "ALU/LSR/LSR.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux0\"" {  } { { "ALU/LSL/LSL.vhd" "Mux0" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux1\"" {  } { { "ALU/LSL/LSL.vhd" "Mux1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux2\"" {  } { { "ALU/LSL/LSL.vhd" "Mux2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux3\"" {  } { { "ALU/LSL/LSL.vhd" "Mux3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux4\"" {  } { { "ALU/LSL/LSL.vhd" "Mux4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux5\"" {  } { { "ALU/LSL/LSL.vhd" "Mux5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux6\"" {  } { { "ALU/LSL/LSL.vhd" "Mux6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux7\"" {  } { { "ALU/LSL/LSL.vhd" "Mux7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux8\"" {  } { { "ALU/LSL/LSL.vhd" "Mux8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux9\"" {  } { { "ALU/LSL/LSL.vhd" "Mux9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux10\"" {  } { { "ALU/LSL/LSL.vhd" "Mux10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux11\"" {  } { { "ALU/LSL/LSL.vhd" "Mux11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux12\"" {  } { { "ALU/LSL/LSL.vhd" "Mux12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux13\"" {  } { { "ALU/LSL/LSL.vhd" "Mux13" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux14\"" {  } { { "ALU/LSL/LSL.vhd" "Mux14" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux15\"" {  } { { "ALU/LSL/LSL.vhd" "Mux15" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux16\"" {  } { { "ALU/LSL/LSL.vhd" "Mux16" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux17\"" {  } { { "ALU/LSL/LSL.vhd" "Mux17" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux18\"" {  } { { "ALU/LSL/LSL.vhd" "Mux18" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux19\"" {  } { { "ALU/LSL/LSL.vhd" "Mux19" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux20\"" {  } { { "ALU/LSL/LSL.vhd" "Mux20" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux21\"" {  } { { "ALU/LSL/LSL.vhd" "Mux21" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux22\"" {  } { { "ALU/LSL/LSL.vhd" "Mux22" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux23\"" {  } { { "ALU/LSL/LSL.vhd" "Mux23" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux24\"" {  } { { "ALU/LSL/LSL.vhd" "Mux24" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux25\"" {  } { { "ALU/LSL/LSL.vhd" "Mux25" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux26\"" {  } { { "ALU/LSL/LSL.vhd" "Mux26" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux27\"" {  } { { "ALU/LSL/LSL.vhd" "Mux27" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux28\"" {  } { { "ALU/LSL/LSL.vhd" "Mux28" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux29\"" {  } { { "ALU/LSL/LSL.vhd" "Mux29" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux30\"" {  } { { "ALU/LSL/LSL.vhd" "Mux30" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux31\"" {  } { { "ALU/LSL/LSL.vhd" "Mux31" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:elemento_ALU\|LSL:elemento_6\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:elemento_ALU\|LSL:elemento_6\|Mux32\"" {  } { { "ALU/LSL/LSL.vhd" "Mux32" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892008 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1462423892008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux0\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux0 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892418 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423892418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423892608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423892608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux2\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux2 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892638 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423892638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux3\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux3 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892838 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423892838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux4\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux4 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892868 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423892868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423892948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423892948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux6\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux6 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892968 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423892968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux8\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423892998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux8 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423892998 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423892998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423893088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423893088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux9\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux9 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893108 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux11\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux11 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893128 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423893228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423893228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux12 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux12\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux12 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893238 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux13 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux13\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux13 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893259 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux15\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux15 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893268 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux16 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux16\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux16 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893278 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux17 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux17\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux17 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893298 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux18\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux18 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893308 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux19 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux19\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux19 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893328 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux20 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux20\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux20 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893338 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux23 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux23\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux23 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893368 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux24 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux24\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux24 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893378 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux26 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux26\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux26 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893418 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/db/mux_ooc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423893528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423893528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux29 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux29\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux29 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893579 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux34 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux34\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux34 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893619 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux35 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux35\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux35 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893639 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux37 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux37\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux37 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893661 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux38 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux38\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux38 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893669 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux39 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux39\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux39 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893689 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux40 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux40\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux40 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893699 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux44 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux44\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux44 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux44\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893729 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux49 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux49\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux49 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux49\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893778 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux50 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux50\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux50 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893788 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux51 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux51\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux51 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893808 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux52 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux52\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux52 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux52\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893828 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux59 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux59\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux59 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux59\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893888 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux60 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux60\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423893898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux60 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux60\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423893898 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 471 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423893898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux75 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux75\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 550 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux75 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux75\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894018 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 550 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux79 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux79\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux79 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux79\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894048 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 698 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux80 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux80\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux80 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux80\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894062 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux91 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux91\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux91 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux91\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894129 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux95 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux95\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux95 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894167 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux96 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux96\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux96 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux96\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894179 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 749 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux115 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux115\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux115 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux115\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894289 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux130 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux130\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux130 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux130\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894389 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux133 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux133\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux133 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux133\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894419 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux134 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux134\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux134 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux134\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894439 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 672 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux135 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux135\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux135 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux135\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894449 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux145 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux145\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux145 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux145\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894519 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux146 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux146\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux146 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux146\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894529 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux147 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux147\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux147 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux147\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894549 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux148 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux148\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux148 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux148\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894563 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux157 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux157\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux157 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux157\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894619 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux163 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux163\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux163 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux163\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894668 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux170 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux170\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux170 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux170\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894719 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux171 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux171\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux171 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux171\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894729 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux182 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux182\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux182 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux182\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894799 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux185 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux185\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux185 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux185\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894829 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux186 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux186\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux186 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux186\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894849 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux190 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux190\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux190 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux190\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894878 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux192 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux192\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux192 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux192\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894898 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux193 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux193\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux193 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux193\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894908 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux196 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux196\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux196 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux196\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894938 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux200 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux200\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux200 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux200\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894969 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux202 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux202\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423894989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux202 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux202\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423894989 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423894989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux204 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux204\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux204 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux204\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895009 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux205 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux205\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux205 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux205\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895019 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:elemento_UC\|lpm_mux:Mux213 " "Elaborated megafunction instantiation \"ControlUnit:elemento_UC\|lpm_mux:Mux213\"" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:elemento_UC\|lpm_mux:Mux213 " "Instantiated megafunction \"ControlUnit:elemento_UC\|lpm_mux:Mux213\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895079 ""}  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|lpm_mux:Mux0\"" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU:elemento_ALU\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895449 ""}  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|lpm_mux:Mux1\"" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|lpm_mux:Mux1 " "Instantiated megafunction \"ALU:elemento_ALU\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895467 ""}  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|lpm_mux:Mux3\"" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|lpm_mux:Mux3 " "Instantiated megafunction \"ALU:elemento_ALU\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895479 ""}  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux30 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux30\"" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux30 " "Instantiated megafunction \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895762 ""}  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux31 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux31 " "Instantiated megafunction \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895769 ""}  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux32 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423895789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux32 " "Instantiated megafunction \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_17\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423895799 ""}  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423895799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d3d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d3d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d3d " "Found entity 1: mux_d3d" {  } { { "db/mux_d3d.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/db/mux_d3d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423895869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423895869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux0\"" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423902750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423902750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423902750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423902750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423902750 ""}  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423902750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux31 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux31\"" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423903068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux31 " "Instantiated megafunction \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903068 ""}  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423903068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux32 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux32\"" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423903080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux32 " "Instantiated megafunction \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423903080 ""}  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423903080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux0\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904221 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux1\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux1 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904231 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux2\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux2 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904251 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux3\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux3 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904261 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux4\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux4 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904281 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux5\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux5 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904301 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux6\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux6 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904311 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux7\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux7 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904331 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux8\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux8 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904351 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux9\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux9 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904361 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux10\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux10 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904381 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux11\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux11 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904401 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux12 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux12\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux12 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904411 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux13 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux13\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux13 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904431 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux14 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux14\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux14 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904451 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux15\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux15 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904471 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux16 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux16\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux16 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904481 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux17 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux17\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux17 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904501 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux18\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux18 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904521 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux19 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux19\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux19 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904531 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux20 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux20\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux20 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904551 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux21 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux21\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux21 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904571 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux22 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux22\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux22 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904597 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux23 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux23\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux23 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904611 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux24 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux24\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux24 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904631 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux25 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux25\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux25 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904651 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux26 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux26\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux26 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904671 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux27 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux27\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux27 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904692 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux28 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux28\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux28 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904701 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux29 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux29\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux29 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904721 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux30 " "Elaborated megafunction instantiation \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux30\"" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423904751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux30 " "Instantiated megafunction \"ALU:elemento_ALU\|LSR:elemento_7\|lpm_mux:Mux30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423904751 ""}  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462423904751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462423908333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 23:51:48 2016 " "Processing ended: Wed May 04 23:51:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462423908333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462423908333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462423908333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462423908333 ""}
