library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity banco_registradores is
    generic (
        NUM : integer := 8;  -- NÃºmero de registradores
        TAM_REG : integer := 32  -- Tamanho de cada registrador
    );
    port (
        clk        : in  std_logic;
        reset      : in  std_logic;
        write_en   : in  std_logic
 --               read_addr1 : in  integer range 0 to N-1;
 --               read_addr2 : in  integer range 0 to N-1;
 --               write_addr : in  integer range 0 to N-1;
 --               write_data : in  std_logic_vector(M-1 downto 0);
 --               read_data1 : out std_logic_vector(M-1 downto 0);
 --               read_data2 : out std_logic_vector(M-1 downto 0)
    );
end banco_registradores;
