Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 15 10:26:32 2022
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pdu_cpu_timing_summary_routed.rpt -pb pdu_cpu_timing_summary_routed.pb -rpx pdu_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : pdu_cpu
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: del (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: step (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[9] (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: p1/cnt_clk_r_reg[16]/Q (HIGH)

 There are 1892 register/latch pins with no clock driven by root clock pin: p1/cnt_clk_r_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: p1/rstn_r_reg[15]/Q (HIGH)

 There are 1753 register/latch pins with no clock driven by root clock pin: p1/run_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6090 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.306       -4.283                     55                  266        0.070        0.000                      0                  266        3.000        0.000                       0                    95  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
c2/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk50  {0.000 10.000}     20.000          50.000          
  clkfbout_clk50  {0.000 5.000}      10.000          100.000         
sys_clk_pin       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c2/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk50       14.277        0.000                      0                   59        0.164        0.000                      0                   59        9.500        0.000                       0                    28  
  clkfbout_clk50                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin             4.013        0.000                      0                   35        0.198        0.000                      0                   35        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk50  sys_clk_pin          -0.306       -4.283                     55                  152        0.070        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.049        0.000                      0                   20        0.510        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c2/inst/clk_in1
  To Clock:  c2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  clk_out1_clk50

Setup :            0  Failing Endpoints,  Worst Slack       14.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.277ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.058ns (20.758%)  route 4.039ns (79.242%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.923     6.899    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X14Y20         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X14Y20         FDRE (Setup_fdre_C_R)       -0.524    21.177    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.177    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 14.277    

Slack (MET) :             14.277ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.058ns (20.758%)  route 4.039ns (79.242%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.923     6.899    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X14Y20         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X14Y20         FDRE (Setup_fdre_C_R)       -0.524    21.177    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.177    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 14.277    

Slack (MET) :             14.541ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.058ns (21.890%)  route 3.775ns (78.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.659     6.636    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  v2/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X12Y19         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    21.177    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.177    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                 14.541    

Slack (MET) :             14.541ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.058ns (21.890%)  route 3.775ns (78.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.659     6.636    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X12Y19         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    21.177    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.177    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                 14.541    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.058ns (21.711%)  route 3.815ns (78.289%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     6.676    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X13Y20         FDRE (Setup_fdre_C_R)       -0.429    21.272    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.058ns (21.711%)  route 3.815ns (78.289%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     6.676    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X13Y20         FDRE (Setup_fdre_C_R)       -0.429    21.272    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.058ns (21.711%)  route 3.815ns (78.289%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     6.676    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.678    21.681    v2/CLK
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.103    21.784    
                         clock uncertainty           -0.084    21.701    
    SLICE_X13Y20         FDRE (Setup_fdre_C_R)       -0.429    21.272    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.650ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.058ns (22.401%)  route 3.665ns (77.599%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 21.680 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.549     6.525    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.677    21.680    v2/CLK
    SLICE_X12Y21         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.103    21.783    
                         clock uncertainty           -0.084    21.700    
    SLICE_X12Y21         FDRE (Setup_fdre_C_R)       -0.524    21.176    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.176    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 14.650    

Slack (MET) :             14.745ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.058ns (22.401%)  route 3.665ns (77.599%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 21.680 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.549     6.525    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.677    21.680    v2/CLK
    SLICE_X13Y21         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.103    21.783    
                         clock uncertainty           -0.084    21.700    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.429    21.271    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.271    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 14.745    

Slack (MET) :             14.745ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.058ns (22.401%)  route 3.665ns (77.599%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 21.680 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 f  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.669     3.927    v2/h_addr__0[5]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124     4.051 f  v2/h_cnt[10]_i_4/O
                         net (fo=3, routed)           0.474     4.525    v2/h_cnt[10]_i_4_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.150     4.675 f  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.973     5.648    v2/v_cnt[10]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.328     5.976 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.549     6.525    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.677    21.680    v2/CLK
    SLICE_X13Y21         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.103    21.783    
                         clock uncertainty           -0.084    21.700    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.429    21.271    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.271    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 14.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X13Y21         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  v2/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.111     0.884    v2/v_addr[2]
    SLICE_X12Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.929 r  v2/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    v2/v_cnt[3]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  v2/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.902     0.904    v2/CLK
    SLICE_X12Y21         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism             -0.259     0.644    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120     0.764    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.648%)  route 0.167ns (47.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.167     0.937    v2/h_addr__0[5]
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  v2/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.982    v2/p_0_in__1[7]
    SLICE_X14Y22         FDRE                                         r  v2/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X14Y22         FDRE                                         r  v2/h_cnt_reg[7]/C
                         clock pessimism             -0.258     0.644    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.121     0.765    v2/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.830%)  route 0.176ns (48.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.176     0.946    v2/h_addr__0[1]
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.048     0.994 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.994    v2/p_0_in__1[4]
    SLICE_X14Y22         FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X14Y22         FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism             -0.258     0.644    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.131     0.775    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.430%)  route 0.176ns (48.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.176     0.946    v2/h_addr__0[1]
    SLICE_X14Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.991 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    v2/h_cnt[3]_i_1_n_0
    SLICE_X14Y22         FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X14Y22         FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism             -0.258     0.644    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.120     0.764    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.128     0.757 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.099     0.856    v2/C[0]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.099     0.955 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.955    v2/p_0_in__1[5]
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism             -0.271     0.629    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092     0.721    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/hs_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.535%)  route 0.182ns (49.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.182     0.954    v2/h_addr__0[8]
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.999 r  v2/hs_i_1/O
                         net (fo=1, routed)           0.000     0.999    v2/p_0_in
    SLICE_X12Y23         FDSE                                         r  v2/hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X12Y23         FDSE                                         r  v2/hs_reg/C
                         clock pessimism             -0.258     0.642    
    SLICE_X12Y23         FDSE (Hold_fdse_C_D)         0.120     0.762    v2/hs_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.630     0.632    v2/CLK
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  v2/v_cnt_reg[7]/Q
                         net (fo=10, routed)          0.146     0.919    v2/v_addr[7]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.964 r  v2/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.964    v2/v_cnt[7]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.903     0.905    v2/CLK
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism             -0.272     0.632    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.092     0.724    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.168     0.940    v2/h_addr__0[8]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.042     0.982 r  v2/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.982    v2/p_0_in__1[9]
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[9]/C
                         clock pessimism             -0.271     0.631    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.107     0.738    v2/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.168     0.940    v2/h_addr__0[8]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.985 r  v2/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.985    v2/p_0_in__1[8]
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X13Y22         FDRE                                         r  v2/h_cnt_reg[8]/C
                         clock pessimism             -0.271     0.631    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     0.722    v2/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.785%)  route 0.146ns (39.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.630     0.632    v2/CLK
    SLICE_X13Y20         FDRE                                         r  v2/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.128     0.760 f  v2/v_cnt_reg[9]/Q
                         net (fo=8, routed)           0.146     0.907    v2/v_addr[9]
    SLICE_X15Y21         LUT6 (Prop_lut6_I1_O)        0.099     1.006 r  v2/v_de_i_1/O
                         net (fo=1, routed)           0.000     1.006    v2/v_de_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  v2/v_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.902     0.904    v2/CLK
    SLICE_X15Y21         FDRE                                         r  v2/v_de_reg/C
                         clock pessimism             -0.258     0.645    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.092     0.737    v2/v_de_reg
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y23     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y22     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y23     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y23     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y22     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y22     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y23     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y22     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X12Y23     v2/hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y22     v2/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y22     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y23     v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y22     v2/h_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk50
  To Clock:  clkfbout_clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.945ns (32.232%)  route 4.089ns (67.768%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.961    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.284 r  p1/cnt_clk_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.284    p1/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[17]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y54         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.937ns (32.142%)  route 4.089ns (67.858%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.961    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.276 r  p1/cnt_clk_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.276    p1/cnt_clk_r_reg[16]_i_1_n_4
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[19]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y54         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.861ns (31.276%)  route 4.089ns (68.724%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.961    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.200 r  p1/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.200    p1/cnt_clk_r_reg[16]_i_1_n_5
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[18]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y54         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.841ns (31.044%)  route 4.089ns (68.956%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.961    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.180 r  p1/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.180    p1/cnt_clk_r_reg[16]_i_1_n_7
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[16]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y54         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 1.828ns (30.892%)  route 4.089ns (69.108%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.167 r  p1/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.167    p1/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[13]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.820ns (30.799%)  route 4.089ns (69.201%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.159 r  p1/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.159    p1/cnt_clk_r_reg[12]_i_1_n_4
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[15]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.744ns (29.897%)  route 4.089ns (70.103%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.083 r  p1/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.083    p1/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.724ns (29.656%)  route 4.089ns (70.344%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.063 r  p1/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.063    p1/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.524    14.947    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[12]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.109    15.297    p1/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.711ns (29.498%)  route 4.089ns (70.502%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.050 r  p1/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.050    p1/cnt_clk_r_reg[8]_i_1_n_6
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[9]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y52         FDCE (Setup_fdce_C_D)        0.109    15.298    p1/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.703ns (29.401%)  route 4.089ns (70.599%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.250    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.285     8.053    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.149 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.804     9.953    p1/clk_pdu
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.610 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.610    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.727    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.042 r  p1/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.042    p1/cnt_clk_r_reg[8]_i_1_n_4
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y52         FDCE (Setup_fdce_C_D)        0.109    15.298    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  p1/rstn_r_reg[0]/Q
                         net (fo=1, routed)           0.104     1.741    p1/rstn_r[0]
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[1]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X15Y52         FDPE (Hold_fdpe_C_D)         0.047     1.542    p1/rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  p1/rstn_r_reg[10]/Q
                         net (fo=1, routed)           0.104     1.740    p1/rstn_r[10]
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[11]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y53         FDPE (Hold_fdpe_C_D)         0.047     1.541    p1/rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  p1/rstn_r_reg[2]/Q
                         net (fo=1, routed)           0.112     1.749    p1/rstn_r[2]
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[3]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X15Y52         FDPE (Hold_fdpe_C_D)         0.047     1.542    p1/rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  p1/rstn_r_reg[12]/Q
                         net (fo=1, routed)           0.112     1.748    p1/rstn_r[12]
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[13]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y53         FDPE (Hold_fdpe_C_D)         0.047     1.541    p1/rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  p1/rstn_r_reg[3]/Q
                         net (fo=1, routed)           0.145     1.781    p1/rstn_r[3]
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[4]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X15Y52         FDPE (Hold_fdpe_C_D)         0.075     1.570    p1/rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.623 r  p1/rstn_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.743    p1/rstn_r[4]
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[5]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X15Y52         FDPE (Hold_fdpe_C_D)         0.017     1.512    p1/rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  p1/rstn_r_reg[13]/Q
                         net (fo=1, routed)           0.172     1.808    p1/rstn_r[13]
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[14]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y53         FDPE (Hold_fdpe_C_D)         0.075     1.569    p1/rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 p1/cnt_clk_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  p1/cnt_clk_r_reg[2]/Q
                         net (fo=1, routed)           0.114     1.774    p1/cnt_clk_r_reg_n_0_[2]
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  p1/cnt_clk_r_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    p1/cnt_clk_r_reg[0]_i_1_n_5
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[2]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.134     1.629    p1/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 p1/cnt_clk_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  p1/cnt_clk_r_reg[6]/Q
                         net (fo=1, routed)           0.114     1.774    p1/cnt_clk_r_reg_n_0_[6]
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  p1/cnt_clk_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    p1/cnt_clk_r_reg[4]_i_1_n_5
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.134     1.629    p1/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.168%)  route 0.176ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.495    p1/clk
    SLICE_X15Y52         FDPE                                         r  p1/rstn_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.623 r  p1/rstn_r_reg[7]/Q
                         net (fo=1, routed)           0.176     1.799    p1/rstn_r[7]
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[8]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X15Y53         FDPE (Hold_fdpe_C_D)         0.023     1.533    p1/rstn_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y52  p1/cnt_clk_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y52  p1/cnt_clk_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y52  p1/cnt_clk_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y52  p1/cnt_clk_r_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y50  p1/cnt_clk_r_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y51  p1/cnt_clk_r_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y51  p1/cnt_clk_r_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y51  p1/cnt_clk_r_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y51  p1/cnt_clk_r_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  sys_clk_pin

Setup :           55  Failing Endpoints,  Worst Slack       -0.306ns,  Total Violation       -4.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 5.169ns (39.702%)  route 7.851ns (60.298%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[12])
                                                      3.841    11.331 f  s1/raddr/P[12]
                         net (fo=12, routed)          2.023    13.354    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.478 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.344    14.822    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718    15.141    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.182    14.958    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.515    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -14.822    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 5.169ns (39.878%)  route 7.793ns (60.122%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      3.841    11.331 r  s1/raddr/P[13]
                         net (fo=12, routed)          1.533    12.864    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[13]
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.124    12.988 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           1.777    14.765    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.727    15.150    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.150    
                         clock uncertainty           -0.182    14.967    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.524    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -14.765    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 5.169ns (40.020%)  route 7.747ns (59.980%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841    11.331 r  s1/raddr/P[14]
                         net (fo=12, routed)          2.053    13.383    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.507 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           1.211    14.719    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.715    15.138    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.182    14.955    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.512    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.901ns  (logic 5.169ns (40.066%)  route 7.732ns (59.934%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      3.841    11.331 r  s1/raddr/P[13]
                         net (fo=12, routed)          1.977    13.308    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X46Y17         LUT4 (Prop_lut4_I1_O)        0.124    13.432 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=1, routed)           1.272    14.704    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB18_X1Y6          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.711    15.134    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X1Y6          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.134    
                         clock uncertainty           -0.182    14.951    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.508    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 -0.195    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.787ns  (logic 5.045ns (39.455%)  route 7.742ns (60.545%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 15.145 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[4])
                                                      3.841    11.331 r  s1/raddr/P[4]
                         net (fo=11, routed)          3.258    14.589    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722    15.145    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.145    
                         clock uncertainty           -0.182    14.962    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.396    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.787ns  (logic 5.045ns (39.455%)  route 7.742ns (60.545%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[4])
                                                      3.841    11.331 r  s1/raddr/P[4]
                         net (fo=11, routed)          3.258    14.589    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731    15.154    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.154    
                         clock uncertainty           -0.182    14.971    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.405    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.911ns  (logic 5.169ns (40.036%)  route 7.742ns (59.964%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841    11.331 f  s1/raddr/P[14]
                         net (fo=12, routed)          1.571    12.902    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    SLICE_X9Y15          LUT3 (Prop_lut3_I1_O)        0.124    13.026 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           1.687    14.713    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.734    15.157    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.182    14.974    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.531    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 5.169ns (40.094%)  route 7.723ns (59.906%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[12])
                                                      3.841    11.331 r  s1/raddr/P[12]
                         net (fo=12, routed)          1.568    12.899    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[12]
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124    13.023 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.672    14.695    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731    15.154    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.154    
                         clock uncertainty           -0.182    14.971    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.528    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 5.045ns (39.676%)  route 7.670ns (60.324%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841    11.331 r  s1/raddr/P[5]
                         net (fo=11, routed)          3.187    14.518    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.715    15.138    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.182    14.955    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.389    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.718ns  (logic 5.045ns (39.668%)  route 7.673ns (60.332%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     2.258 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.875     4.133    v2/h_addr__0[5]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.618     4.904    v2/raddr_i_23_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.348     5.252 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.495     5.746    v2/C[9]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.870 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.673     6.544    v2/h_cnt_reg[7]_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 r  v2/raddr_i_5/O
                         net (fo=1, routed)           0.822     7.490    s1/A[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841    11.331 r  s1/raddr/P[14]
                         net (fo=12, routed)          3.189    14.520    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[14]
    RAMB36_X0Y7          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729    15.152    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.182    14.969    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    14.403    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -14.520    
  -------------------------------------------------------------------
                         slack                                 -0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.185ns (27.040%)  route 3.197ns (72.960%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[8])
                                                      0.848     3.928 r  s1/raddr/P[8]
                         net (fo=11, routed)          2.131     6.059    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.059    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.185ns (26.609%)  route 3.268ns (73.391%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[5])
                                                      0.848     3.928 r  s1/raddr/P[5]
                         net (fo=11, routed)          2.202     6.130    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.852     5.454    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.454    
                         clock uncertainty            0.182     5.636    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.996    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.996    
                         arrival time                           6.130    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.185ns (26.527%)  route 3.282ns (73.473%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[3])
                                                      0.848     3.928 r  s1/raddr/P[3]
                         net (fo=11, routed)          2.216     6.144    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.849     5.451    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.451    
                         clock uncertainty            0.182     5.633    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.993    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.144    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.185ns (26.389%)  route 3.305ns (73.611%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[3])
                                                      0.848     3.928 r  s1/raddr/P[3]
                         net (fo=11, routed)          2.239     6.167    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.852     5.454    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.454    
                         clock uncertainty            0.182     5.636    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.996    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.996    
                         arrival time                           6.167    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.185ns (26.236%)  route 3.332ns (73.764%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[1])
                                                      0.848     3.928 r  s1/raddr/P[1]
                         net (fo=11, routed)          2.265     6.194    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.860     5.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.360     6.004    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.194    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.185ns (26.306%)  route 3.320ns (73.694%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.848     3.928 r  s1/raddr/P[2]
                         net (fo=11, routed)          2.253     6.182    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.185ns (27.150%)  route 3.180ns (72.850%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[12])
                                                      0.848     3.928 r  s1/raddr/P[12]
                         net (fo=12, routed)          2.113     6.042    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X12Y15         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.813     5.416    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y15         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000     5.416    
                         clock uncertainty            0.182     5.598    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.232     5.830    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.185ns (27.000%)  route 3.204ns (73.000%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[13])
                                                      0.848     3.928 r  s1/raddr/P[13]
                         net (fo=12, routed)          2.137     6.066    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X12Y15         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.813     5.416    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y15         FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000     5.416    
                         clock uncertainty            0.182     5.598    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.246     5.844    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.844    
                         arrival time                           6.066    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.185ns (26.012%)  route 3.371ns (73.988%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.848     3.928 r  s1/raddr/P[2]
                         net (fo=11, routed)          2.304     6.233    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.860     5.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     6.004    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.233    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.185ns (25.993%)  route 3.374ns (74.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.465ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674     1.677    v2/CLK
    SLICE_X13Y23         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.337     2.014 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           1.066     3.080    s1/C[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[0]_P[5])
                                                      0.848     3.928 r  s1/raddr/P[5]
                         net (fo=11, routed)          2.307     6.236    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.863     5.465    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.465    
                         clock uncertainty            0.182     5.647    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     6.007    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.007    
                         arrival time                           6.236    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.419ns (29.907%)  route 0.982ns (70.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.982     6.650    p1/Q[0]
    SLICE_X14Y50         FDCE                                         f  p1/cnt_clk_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[0]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.419ns (29.907%)  route 0.982ns (70.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.982     6.650    p1/Q[0]
    SLICE_X14Y50         FDCE                                         f  p1/cnt_clk_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.419ns (29.907%)  route 0.982ns (70.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.982     6.650    p1/Q[0]
    SLICE_X14Y50         FDCE                                         f  p1/cnt_clk_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[2]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.419ns (29.907%)  route 0.982ns (70.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.982     6.650    p1/Q[0]
    SLICE_X14Y50         FDCE                                         f  p1/cnt_clk_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y50         FDCE                                         r  p1/cnt_clk_r_reg[3]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.419ns (33.223%)  route 0.842ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.842     6.510    p1/Q[0]
    SLICE_X14Y51         FDCE                                         f  p1/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[4]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.419ns (33.223%)  route 0.842ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.842     6.510    p1/Q[0]
    SLICE_X14Y51         FDCE                                         f  p1/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[5]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.419ns (33.223%)  route 0.842ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.842     6.510    p1/Q[0]
    SLICE_X14Y51         FDCE                                         f  p1/cnt_clk_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[6]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.419ns (33.223%)  route 0.842ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.842     6.510    p1/Q[0]
    SLICE_X14Y51         FDCE                                         f  p1/cnt_clk_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y51         FDCE                                         r  p1/cnt_clk_r_reg[7]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.700%)  route 0.692ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.692     6.360    p1/Q[0]
    SLICE_X14Y52         FDCE                                         f  p1/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[10]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.700%)  route 0.692ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.646     5.249    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.419     5.668 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.692     6.360    p1/Q[0]
    SLICE_X14Y52         FDCE                                         f  p1/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.525    14.948    p1/clk
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.491    14.698    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  8.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.788%)  route 0.275ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.275     1.897    p1/Q[0]
    SLICE_X14Y53         FDCE                                         f  p1/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[12]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y53         FDCE (Remov_fdce_C_CLR)     -0.120     1.387    p1/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.788%)  route 0.275ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.275     1.897    p1/Q[0]
    SLICE_X14Y53         FDCE                                         f  p1/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[13]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y53         FDCE (Remov_fdce_C_CLR)     -0.120     1.387    p1/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.788%)  route 0.275ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.275     1.897    p1/Q[0]
    SLICE_X14Y53         FDCE                                         f  p1/cnt_clk_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y53         FDCE (Remov_fdce_C_CLR)     -0.120     1.387    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.788%)  route 0.275ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.275     1.897    p1/Q[0]
    SLICE_X14Y53         FDCE                                         f  p1/cnt_clk_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y53         FDCE                                         r  p1/cnt_clk_r_reg[15]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y53         FDCE (Remov_fdce_C_CLR)     -0.120     1.387    p1/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.976%)  route 0.330ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.330     1.952    p1/Q[0]
    SLICE_X14Y54         FDCE                                         f  p1/cnt_clk_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[16]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.120     1.390    p1/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.976%)  route 0.330ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.330     1.952    p1/Q[0]
    SLICE_X14Y54         FDCE                                         f  p1/cnt_clk_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[17]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.120     1.390    p1/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.976%)  route 0.330ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.330     1.952    p1/Q[0]
    SLICE_X14Y54         FDCE                                         f  p1/cnt_clk_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[18]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.120     1.390    p1/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.976%)  route 0.330ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.330     1.952    p1/Q[0]
    SLICE_X14Y54         FDCE                                         f  p1/cnt_clk_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.011    p1/clk
    SLICE_X14Y54         FDCE                                         r  p1/cnt_clk_r_reg[19]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.120     1.390    p1/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.502%)  route 0.337ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.337     1.960    p1/Q[0]
    SLICE_X14Y52         FDCE                                         f  p1/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y52         FDCE (Remov_fdce_C_CLR)     -0.120     1.391    p1/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.502%)  route 0.337ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.494    p1/clk
    SLICE_X15Y53         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  p1/rstn_r_reg[15]/Q
                         net (fo=669, routed)         0.337     1.960    p1/Q[0]
    SLICE_X14Y52         FDCE                                         f  p1/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.012    p1/clk
    SLICE_X14Y52         FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y52         FDCE (Remov_fdce_C_CLR)     -0.120     1.391    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.568    





