Parsed R instruction - opcode: add, rd: 1, rs: 2, rt: 3
Parsed R instruction - opcode: add, rd: 4, rs: 1, rt: 1
Parsed R instruction - opcode: sub, rd: 4, rs: 4, rt: 1
Parsed beq instruction - opcode: beq, rs: 4, rt: 1, immediate: -2
Parsed R instruction - opcode: add, rd: 4, rs: 1, rt: 4
Parsed I instruction - opcode: sw, rt: 4, rs: 0, immediate: 4

Cycle 1
add: IF

Cycle 2
add: ID
add: IF

Cycle 3
add: EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
add: ID
sub: IF

Cycle 4
add: MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
add: EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
sub: ID
beq: IF

Cycle 5
add: WB RegWrite=1 MemToReg=0
add: MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
sub: EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
beq: ID
add: IF

Cycle 6
add: WB RegWrite=1 MemToReg=0
sub: MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
beq: ID
add: IF

Cycle 7
sub: WB RegWrite=1 MemToReg=0
beq: EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sub: IF

Cycle 8
beq: MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
sub: ID
beq: IF

Cycle 9
beq: WB RegWrite=0 MemToReg=X
sub: EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
beq: ID
add: IF

Cycle 10
sub: MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
beq: ID
add: IF

Cycle 11
sub: WB RegWrite=1 MemToReg=0
beq: EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
add: ID
sw: IF

Cycle 12
beq: MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemToReg=X
add: EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
sw: ID

Cycle 13
beq: WB RegWrite=0 MemToReg=0
add: MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
sw: EX RegDst=X ALUSrc=1 Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X

Cycle 14
add: WB RegWrite=1 MemToReg=X
sw: MEM Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X

Cycle 15
sw: WB RegWrite=0 MemToReg=X

Final Result:

Total Cycles: 15

Final Register Values:
0 2 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 

Final Memory Values:
1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
