# do build_simulation.tcl
# RISCV_MCU
# /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Testbench/MCU_TOP_LEVEL
# /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Testbench/MCU_TOP_LEVEL/Simulation
# reading modelsim.ini
# reading /opt/intelFPGA/16.1/modelsim_ase/linuxaloem/../modelsim.ini
# reading modelsim.ini
# rtl_wrap/axi_mem_if_SP.sv rtl_wrap/axi_mem_if_MP_Hybrid_multi_bank.sv rtl_wrap/axi_buffer.sv rtl_wrap/apb_uart_sv.sv rtl_wrap/riscv_apu_disp.sv rtl_wrap/axi_r_buffer.sv rtl_wrap/dp_ram_wrap.sv rtl_wrap/axi_node_intf_wrap.sv rtl_wrap/riscv_prefetch_L0_buffer.sv rtl_wrap/dc_token_ring.v rtl_wrap/boot_rom_wrap.sv rtl_wrap/mcu_top_riscv.sv rtl_wrap/axi_BW_allocator.sv rtl_wrap/boot_code.sv rtl_wrap/riscv_int_controller.sv rtl_wrap/apu_core_package.sv rtl_wrap/riscv_ex_stage.sv rtl_wrap/axi_spi_slave_wrap.sv rtl_wrap/riscv_alu_basic.sv rtl_wrap/axi_aw_buffer.sv rtl_wrap/core2axi.sv rtl_wrap/axi_node.sv rtl_wrap/axi_address_decoder_DW.sv rtl_wrap/riscv_tracer_defines.sv rtl_wrap/dc_synchronizer.v rtl_wrap/clk_rst_gen.sv rtl_wrap/apb_mock_uart.sv rtl_wrap/axi2apb.sv rtl_wrap/dc_token_ring_fifo_din.v rtl_wrap/pulp_clock_mux2.sv rtl_wrap/uart_interrupt.sv rtl_wrap/riscv_tracer.sv rtl_wrap/riscv_hwloop_controller.sv rtl_wrap/axi_response_block.sv rtl_wrap/axi_node_wrap_with_slices.sv rtl_wrap/axi_multiplexer.sv rtl_wrap/riscv_id_stage.sv rtl_wrap/config.sv rtl_wrap/riscv_fetch_fifo.sv rtl_wrap/riscv_config.sv rtl_wrap/riscv_decoder.sv rtl_wrap/rstgen.sv rtl_wrap/axi_AW_allocator.sv rtl_wrap/pulp_clock_gating.sv rtl_wrap/axi2apb_wrap.sv rtl_wrap/periph_bus_wrap.sv rtl_wrap/riscv_core.sv rtl_wrap/axi_AR_allocator.sv rtl_wrap/axi_ArbitrationTree.sv rtl_wrap/axi_DW_allocator.sv rtl_wrap/AXI_2_APB_32.sv rtl_wrap/riscv_compressed_decoder.sv rtl_wrap/axi_w_buffer.sv rtl_wrap/sp_ram_wrap.sv rtl_wrap/axi_RR_Flag_Req.sv rtl_wrap/riscv_cs_registers.sv rtl_wrap/riscv_load_store_unit.sv rtl_wrap/apb_event_unit.sv rtl_wrap/axi_regs_top.sv rtl_wrap/dc_token_ring_fifo_dout.v rtl_wrap/axi_node_wrap.sv rtl_wrap/axi2apb32.sv rtl_wrap/cluster_clock_gating.sv rtl_wrap/riscv_register_file.sv rtl_wrap/riscv_mult.sv rtl_wrap/apb_node_wrap.sv rtl_wrap/axi_slice.sv rtl_wrap/axi_slice_wrap.sv rtl_wrap/axi_bus.sv rtl_wrap/axi_address_decoder_BW.sv rtl_wrap/ram_mux.sv rtl_wrap/axi_address_decoder_BR.sv rtl_wrap/uart_rx.sv rtl_wrap/riscv_L0_buffer.sv rtl_wrap/generic_fifo.sv rtl_wrap/de10_top.sv rtl_wrap/riscv_alu_div.sv rtl_wrap/apb_node.sv rtl_wrap/sp_ram.sv rtl_wrap/apu_defines.sv rtl_wrap/generic_service_unit.sv rtl_wrap/axi_write_only_ctrl.sv rtl_wrap/axi_mem_if_multi_bank.sv rtl_wrap/cluster_clock_mux2.sv rtl_wrap/sleep_unit.sv rtl_wrap/axi_mem_if_SP_wrap.sv rtl_wrap/axi_slice_dc_master.sv rtl_wrap/axi_address_decoder_AW.sv rtl_wrap/axi_BR_allocator.sv rtl_wrap/axi_ar_buffer.sv rtl_wrap/riscv_debug_unit.sv rtl_wrap/axi_request_block.sv rtl_wrap/uart_tx.sv rtl_wrap/axi_slice_dc_slave.sv rtl_wrap/mcu_top_level_tb.sv rtl_wrap/fpu_ff.sv rtl_wrap/debug_bus.sv rtl_wrap/axi_mem_if_DP.sv rtl_wrap/axi_read_only_ctrl.sv rtl_wrap/apu_macros.sv rtl_wrap/io_generic_fifo.sv rtl_wrap/axi_FanInPrimitive_Req.sv rtl_wrap/AXI_2_APB.sv rtl_wrap/riscv_defines.sv rtl_wrap/riscv_hwloop_regs.sv rtl_wrap/dc_full_detector.v rtl_wrap/dp_ram.sv rtl_wrap/instr_ram_wrap.sv rtl_wrap/riscv_alu.sv rtl_wrap/axi_address_decoder_AR.sv rtl_wrap/peripherals.sv rtl_wrap/defines.v rtl_wrap/apb_regs_top.sv rtl_wrap/apb_assign_bus.sv rtl_wrap/riscv_controller.sv rtl_wrap/riscv_prefetch_buffer.sv rtl_wrap/axi_mem_if_DP_hybr.sv rtl_wrap/core2axi_wrap.sv rtl_wrap/apb_bus.sv rtl_wrap/pulp_clock_inverter.sv rtl_wrap/defines_event_unit.sv rtl_wrap/cluster_clock_inverter.sv rtl_wrap/axi_b_buffer.sv rtl_wrap/riscv_if_stage.sv rtl_wrap/dc_data_buffer.v rtl_wrap/apb_gpio.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apu_core_package.sv 
# -- Compiling package apu_core_package
# 
# Top level modules:
# 	--none--
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_defines.sv 
# -- Compiling package riscv_defines
# 
# Top level modules:
# 	--none--
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_tracer_defines.sv 
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# 
# Top level modules:
# 	--none--
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_mem_if_SP.sv 
# -- Compiling module axi_mem_if_SP
# 
# Top level modules:
# 	axi_mem_if_SP
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_mem_if_MP_Hybrid_multi_bank.sv 
# -- Compiling module axi_mem_if_MP_Hybrid_multi_bank
# 
# Top level modules:
# 	axi_mem_if_MP_Hybrid_multi_bank
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_buffer.sv 
# -- Compiling module axi_buffer
# 
# Top level modules:
# 	axi_buffer
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_uart_sv.sv 
# -- Compiling module apb_uart_sv
# 
# Top level modules:
# 	apb_uart_sv
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_apu_disp.sv 
# -- Compiling package riscv_apu_disp_sv_unit
# -- Importing package apu_core_package
# -- Compiling module riscv_apu_disp
# ** Warning: rtl_wrap/riscv_apu_disp.sv(246): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_apu_disp.sv(27): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_apu_disp
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_r_buffer.sv 
# -- Compiling module axi_r_buffer
# 
# Top level modules:
# 	axi_r_buffer
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dp_ram_wrap.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling module dp_ram_wrap
# 
# Top level modules:
# 	dp_ram_wrap
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_node_intf_wrap.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# -- Compiling module axi_node_intf_wrap
# 
# Top level modules:
# 	axi_node_intf_wrap
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_prefetch_L0_buffer.sv 
# -- Compiling module riscv_prefetch_L0_buffer
# ** Warning: rtl_wrap/riscv_prefetch_L0_buffer.sv(570): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_prefetch_L0_buffer.sv(574): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_prefetch_L0_buffer.sv(576): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_prefetch_L0_buffer
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dc_token_ring.v 
# -- Compiling module dc_token_ring
# 
# Top level modules:
# 	dc_token_ring
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/boot_rom_wrap.sv 
# -- Compiling package boot_rom_wrap_sv_unit
# -- Importing package RISCV_MCU_CONFIG
# -- Compiling module boot_rom_wrap
# 
# Top level modules:
# 	boot_rom_wrap
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/mcu_top_riscv.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# -- Compiling interface APB_BUS
# -- Compiling package mcu_top_riscv_sv_unit
# -- Importing package RISCV_MCU_CONFIG
# -- Compiling module mcu_top_riscv
# 
# Top level modules:
# 	mcu_top_riscv
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_BW_allocator.sv 
# -- Compiling module axi_BW_allocator
# 
# Top level modules:
# 	axi_BW_allocator
# End time: 21:55:41 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/boot_code.sv 
# -- Compiling module boot_code
# 
# Top level modules:
# 	boot_code
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_int_controller.sv 
# -- Compiling package riscv_int_controller_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_int_controller
# 
# Top level modules:
# 	riscv_int_controller
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apu_core_package.sv 
# -- Compiling package apu_core_package
# 
# Top level modules:
# 	--none--
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_ex_stage.sv 
# -- Compiling package riscv_ex_stage_sv_unit
# -- Importing package apu_core_package
# -- Importing package riscv_defines
# -- Compiling module riscv_ex_stage
# 
# Top level modules:
# 	riscv_ex_stage
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_spi_slave_wrap.sv 
# -- Compiling module axi_spi_slave_wrap
# 
# Top level modules:
# 	axi_spi_slave_wrap
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_alu_basic.sv 
# -- Compiling package riscv_alu_basic_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_alu_basic
# 
# Top level modules:
# 	riscv_alu_basic
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_aw_buffer.sv 
# -- Compiling module axi_aw_buffer
# 
# Top level modules:
# 	axi_aw_buffer
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/core2axi.sv 
# -- Compiling module core2axi
# 
# Top level modules:
# 	core2axi
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_node.sv 
# -- Compiling module axi_node
# 
# Top level modules:
# 	axi_node
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_address_decoder_DW.sv 
# -- Compiling module axi_address_decoder_DW
# 
# Top level modules:
# 	axi_address_decoder_DW
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_tracer_defines.sv 
# -- Compiling package riscv_tracer_defines
# -- Importing package riscv_defines
# 
# Top level modules:
# 	--none--
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dc_synchronizer.v 
# -- Compiling module dc_synchronizer
# 
# Top level modules:
# 	dc_synchronizer
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/clk_rst_gen.sv 
# -- Compiling module clk_rst_gen
# 
# Top level modules:
# 	clk_rst_gen
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_mock_uart.sv 
# -- Compiling module apb_mock_uart
# 
# Top level modules:
# 	apb_mock_uart
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi2apb.sv 
# -- Compiling module axi2apb
# 
# Top level modules:
# 	axi2apb
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dc_token_ring_fifo_din.v 
# -- Compiling module dc_token_ring_fifo_din
# 
# Top level modules:
# 	dc_token_ring_fifo_din
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/pulp_clock_mux2.sv 
# -- Compiling module pulp_clock_mux2
# 
# Top level modules:
# 	pulp_clock_mux2
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/uart_interrupt.sv 
# -- Compiling module uart_interrupt
# 
# Top level modules:
# 	uart_interrupt
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_tracer.sv 
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_hwloop_controller.sv 
# -- Compiling module riscv_hwloop_controller
# 
# Top level modules:
# 	riscv_hwloop_controller
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_response_block.sv 
# -- Compiling module axi_response_block
# 
# Top level modules:
# 	axi_response_block
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_node_wrap_with_slices.sv 
# -- Compiling module axi_node_wrap_with_slices
# 
# Top level modules:
# 	axi_node_wrap_with_slices
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_multiplexer.sv 
# -- Compiling module axi_multiplexer
# 
# Top level modules:
# 	axi_multiplexer
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_id_stage.sv 
# -- Compiling package riscv_id_stage_sv_unit
# -- Importing package riscv_defines
# -- Importing package apu_core_package
# -- Compiling module riscv_id_stage
# ** Warning: rtl_wrap/riscv_id_stage.sv(1526): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_id_stage.sv(1530): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(815): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(817): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(819): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(823): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(825): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(827): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(829): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(836): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(838): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(839): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(842): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(843): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(846): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(847): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(854): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(856): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(857): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(872): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(874): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(875): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(878): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(879): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(882): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(883): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: rtl_wrap/riscv_id_stage.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_id_stage
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 55
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/config.sv 
# -- Compiling package RISCV_MCU_CONFIG
# 
# Top level modules:
# 	--none--
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:42 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_fetch_fifo.sv 
# -- Compiling module riscv_fetch_fifo
# 
# Top level modules:
# 	riscv_fetch_fifo
# End time: 21:55:42 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_config.sv 
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_decoder.sv 
# -- Compiling package riscv_decoder_sv_unit
# -- Importing package apu_core_package
# -- Importing package riscv_defines
# -- Compiling module riscv_decoder
# 
# Top level modules:
# 	riscv_decoder
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/rstgen.sv 
# -- Compiling module rstgen
# 
# Top level modules:
# 	rstgen
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_AW_allocator.sv 
# -- Compiling module axi_AW_allocator
# 
# Top level modules:
# 	axi_AW_allocator
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/pulp_clock_gating.sv 
# -- Compiling module pulp_clock_gating
# 
# Top level modules:
# 	pulp_clock_gating
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi2apb_wrap.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# -- Compiling module axi2apb_wrap
# 
# Top level modules:
# 	axi2apb_wrap
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/periph_bus_wrap.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface APB_BUS
# -- Compiling module periph_bus_wrap
# 
# Top level modules:
# 	periph_bus_wrap
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_core.sv 
# -- Compiling package riscv_core_sv_unit
# -- Importing package apu_core_package
# -- Importing package riscv_defines
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_AR_allocator.sv 
# -- Compiling module axi_AR_allocator
# 
# Top level modules:
# 	axi_AR_allocator
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_ArbitrationTree.sv 
# -- Compiling module axi_ArbitrationTree
# 
# Top level modules:
# 	axi_ArbitrationTree
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_DW_allocator.sv 
# -- Compiling module axi_DW_allocator
# 
# Top level modules:
# 	axi_DW_allocator
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/AXI_2_APB_32.sv 
# -- Compiling module AXI_2_APB_32
# 
# Top level modules:
# 	AXI_2_APB_32
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_compressed_decoder.sv 
# -- Compiling package riscv_compressed_decoder_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_compressed_decoder
# 
# Top level modules:
# 	riscv_compressed_decoder
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_w_buffer.sv 
# -- Compiling module axi_w_buffer
# 
# Top level modules:
# 	axi_w_buffer
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/sp_ram_wrap.sv 
# -- Compiling package sp_ram_wrap_sv_unit
# -- Importing package RISCV_MCU_CONFIG
# -- Compiling module sp_ram_wrap
# 
# Top level modules:
# 	sp_ram_wrap
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_RR_Flag_Req.sv 
# -- Compiling module axi_RR_Flag_Req
# 
# Top level modules:
# 	axi_RR_Flag_Req
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_cs_registers.sv 
# -- Compiling package riscv_cs_registers_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_cs_registers
# 
# Top level modules:
# 	riscv_cs_registers
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_load_store_unit.sv 
# -- Compiling module riscv_load_store_unit
# ** Warning: rtl_wrap/riscv_load_store_unit.sv(475): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_load_store_unit.sv(478): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_load_store_unit.sv(481): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_load_store_unit
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_event_unit.sv 
# -- Compiling module apb_event_unit
# 
# Top level modules:
# 	apb_event_unit
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_regs_top.sv 
# -- Compiling module axi_regs_top
# 
# Top level modules:
# 	axi_regs_top
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dc_token_ring_fifo_dout.v 
# -- Compiling module dc_token_ring_fifo_dout
# 
# Top level modules:
# 	dc_token_ring_fifo_dout
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_node_wrap.sv 
# -- Compiling module axi_node_wrap
# 
# Top level modules:
# 	axi_node_wrap
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi2apb32.sv 
# -- Compiling module axi2apb32
# 
# Top level modules:
# 	axi2apb32
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/cluster_clock_gating.sv 
# -- Compiling module cluster_clock_gating
# 
# Top level modules:
# 	cluster_clock_gating
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_register_file.sv 
# -- Compiling module riscv_register_file
# 
# Top level modules:
# 	riscv_register_file
# End time: 21:55:43 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:43 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_mult.sv 
# -- Compiling package riscv_mult_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_mult
# ** Warning: rtl_wrap/riscv_mult.sv(327): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_mult.sv(333): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_mult.sv(339): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_mult
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_node_wrap.sv 
# -- Compiling module apb_node_wrap
# 
# Top level modules:
# 	apb_node_wrap
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_slice.sv 
# -- Compiling module axi_slice
# 
# Top level modules:
# 	axi_slice
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_slice_wrap.sv 
# -- Compiling module axi_slice_wrap
# 
# Top level modules:
# 	axi_slice_wrap
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_bus.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# 
# Top level modules:
# 	--none--
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_address_decoder_BW.sv 
# -- Compiling module axi_address_decoder_BW
# 
# Top level modules:
# 	axi_address_decoder_BW
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/ram_mux.sv 
# -- Compiling module ram_mux
# 
# Top level modules:
# 	ram_mux
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_address_decoder_BR.sv 
# -- Compiling module axi_address_decoder_BR
# 
# Top level modules:
# 	axi_address_decoder_BR
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_L0_buffer.sv 
# -- Compiling module riscv_L0_buffer
# 
# Top level modules:
# 	riscv_L0_buffer
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/generic_fifo.sv 
# -- Compiling module generic_fifo
# 
# Top level modules:
# 	generic_fifo
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/de10_top.sv 
# -- Compiling module de10_top
# 
# Top level modules:
# 	de10_top
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_alu_div.sv 
# -- Compiling module riscv_alu_div
# 
# Top level modules:
# 	riscv_alu_div
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_node.sv 
# -- Compiling module apb_node
# 
# Top level modules:
# 	apb_node
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/sp_ram.sv 
# -- Compiling module sp_ram
# 
# Top level modules:
# 	sp_ram
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apu_defines.sv 
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/generic_service_unit.sv 
# -- Compiling module generic_service_unit
# 
# Top level modules:
# 	generic_service_unit
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_write_only_ctrl.sv 
# -- Compiling module axi_write_only_ctrl
# 
# Top level modules:
# 	axi_write_only_ctrl
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_mem_if_multi_bank.sv 
# -- Compiling module axi_mem_if_DP_multi_bank
# 
# Top level modules:
# 	axi_mem_if_DP_multi_bank
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/cluster_clock_mux2.sv 
# -- Compiling module cluster_clock_mux2
# 
# Top level modules:
# 	cluster_clock_mux2
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/sleep_unit.sv 
# -- Compiling module sleep_unit
# 
# Top level modules:
# 	sleep_unit
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_mem_if_SP_wrap.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# -- Compiling module axi_mem_if_SP_wrap
# 
# Top level modules:
# 	axi_mem_if_SP_wrap
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_slice_dc_master.sv 
# -- Compiling module axi_slice_dc_master
# 
# Top level modules:
# 	axi_slice_dc_master
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_address_decoder_AW.sv 
# -- Compiling module axi_address_decoder_AW
# 
# Top level modules:
# 	axi_address_decoder_AW
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_BR_allocator.sv 
# -- Compiling module axi_BR_allocator
# 
# Top level modules:
# 	axi_BR_allocator
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_ar_buffer.sv 
# -- Compiling module axi_ar_buffer
# 
# Top level modules:
# 	axi_ar_buffer
# End time: 21:55:44 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:44 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_debug_unit.sv 
# -- Compiling package riscv_debug_unit_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_debug_unit
# ** Warning: rtl_wrap/riscv_debug_unit.sv(555): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_debug_unit.sv(560): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_debug_unit.sv(25): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_debug_unit
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_request_block.sv 
# -- Compiling module axi_request_block
# 
# Top level modules:
# 	axi_request_block
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_slice_dc_slave.sv 
# -- Compiling module axi_slice_dc_slave
# 
# Top level modules:
# 	axi_slice_dc_slave
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/mcu_top_level_tb.sv 
# -- Compiling module mcu_top_level_tb
# 
# Top level modules:
# 	mcu_top_level_tb
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/fpu_ff.sv 
# -- Compiling module fpu_ff
# 
# Top level modules:
# 	fpu_ff
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/debug_bus.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface DEBUG_BUS
# 
# Top level modules:
# 	--none--
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_mem_if_DP.sv 
# -- Compiling module axi_mem_if_DP
# 
# Top level modules:
# 	axi_mem_if_DP
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_read_only_ctrl.sv 
# -- Compiling module axi_read_only_ctrl
# 
# Top level modules:
# 	axi_read_only_ctrl
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apu_macros.sv 
# 
# Top level modules:
# 	--none--
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/io_generic_fifo.sv 
# -- Compiling module io_generic_fifo
# 
# Top level modules:
# 	io_generic_fifo
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_FanInPrimitive_Req.sv 
# -- Compiling module axi_FanInPrimitive_Req
# 
# Top level modules:
# 	axi_FanInPrimitive_Req
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/AXI_2_APB.sv 
# -- Compiling module AXI_2_APB
# 
# Top level modules:
# 	AXI_2_APB
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_defines.sv 
# -- Compiling package riscv_defines
# 
# Top level modules:
# 	--none--
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_hwloop_regs.sv 
# -- Compiling module riscv_hwloop_regs
# ** Warning: rtl_wrap/riscv_hwloop_regs.sv(133): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_hwloop_regs.sv(25): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_hwloop_regs
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dc_full_detector.v 
# -- Compiling module dc_full_detector
# 
# Top level modules:
# 	dc_full_detector
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dp_ram.sv 
# -- Compiling module dp_ram
# 
# Top level modules:
# 	dp_ram
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/instr_ram_wrap.sv 
# -- Compiling package instr_ram_wrap_sv_unit
# -- Importing package RISCV_MCU_CONFIG
# -- Compiling module instr_ram_wrap
# 
# Top level modules:
# 	instr_ram_wrap
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_alu.sv 
# -- Compiling package riscv_alu_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_alu
# -- Compiling module alu_ff
# -- Compiling module alu_popcnt
# 
# Top level modules:
# 	riscv_alu
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_address_decoder_AR.sv 
# -- Compiling module axi_address_decoder_AR
# 
# Top level modules:
# 	axi_address_decoder_AR
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/peripherals.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# -- Compiling interface APB_BUS
# -- Compiling interface DEBUG_BUS
# -- Compiling module peripherals
# 
# Top level modules:
# 	peripherals
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/defines.v 
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_regs_top.sv 
# -- Compiling module apb_regs_top
# 
# Top level modules:
# 	apb_regs_top
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_assign_bus.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface APB_BUS
# -- Compiling module APB_ASSIGN_BUS
# 
# Top level modules:
# 	APB_ASSIGN_BUS
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_controller.sv 
# -- Compiling package riscv_controller_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_controller
# ** Warning: rtl_wrap/riscv_controller.sv(864): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_controller.sv(866): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_controller.sv(31): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_controller
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_prefetch_buffer.sv 
# -- Compiling module riscv_prefetch_buffer
# 
# Top level modules:
# 	riscv_prefetch_buffer
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_mem_if_DP_hybr.sv 
# -- Compiling module axi_mem_if_DP_hybr
# 
# Top level modules:
# 	axi_mem_if_DP_hybr
# End time: 21:55:45 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:45 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/core2axi_wrap.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface AXI_BUS
# -- Compiling module core2axi_wrap
# 
# Top level modules:
# 	core2axi_wrap
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_bus.sv 
# -- Compiling package RISCV_MCU_CONFIG
# -- Compiling interface APB_BUS
# 
# Top level modules:
# 	--none--
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/pulp_clock_inverter.sv 
# -- Compiling module pulp_clock_inverter
# 
# Top level modules:
# 	pulp_clock_inverter
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/defines_event_unit.sv 
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/cluster_clock_inverter.sv 
# -- Compiling module cluster_clock_inverter
# 
# Top level modules:
# 	cluster_clock_inverter
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/axi_b_buffer.sv 
# -- Compiling module axi_b_buffer
# 
# Top level modules:
# 	axi_b_buffer
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/riscv_if_stage.sv 
# -- Compiling package riscv_if_stage_sv_unit
# -- Importing package riscv_defines
# -- Compiling module riscv_if_stage
# ** Warning: rtl_wrap/riscv_if_stage.sv(401): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: rtl_wrap/riscv_if_stage.sv(31): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	riscv_if_stage
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/dc_data_buffer.v 
# -- Compiling module dc_data_buffer
# 
# Top level modules:
# 	dc_data_buffer
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:46 on Nov 12,2018
# vlog -reportprogress 300 -work RISCV_MCU rtl_wrap/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 21:55:46 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim RISCV_MCU.mcu_top_level_tb 
# Start time: 21:55:46 on Nov 12,2018
# Loading sv_std.std
# Loading RISCV_MCU.mcu_top_level_tb
# Loading RISCV_MCU.RISCV_MCU_CONFIG
# Loading RISCV_MCU.mcu_top_riscv_sv_unit
# Loading RISCV_MCU.mcu_top_riscv
# Loading RISCV_MCU.APB_BUS
# Loading RISCV_MCU.riscv_defines
# Loading RISCV_MCU.apu_core_package
# Loading RISCV_MCU.riscv_core_sv_unit
# Loading RISCV_MCU.riscv_core
# Loading RISCV_MCU.cluster_clock_gating
# Loading RISCV_MCU.riscv_if_stage_sv_unit
# Loading RISCV_MCU.riscv_if_stage
# Loading RISCV_MCU.riscv_hwloop_controller
# Loading RISCV_MCU.riscv_compressed_decoder_sv_unit
# Loading RISCV_MCU.riscv_compressed_decoder
# Loading RISCV_MCU.riscv_id_stage_sv_unit
# Loading RISCV_MCU.riscv_id_stage
# Loading RISCV_MCU.riscv_register_file
# Loading RISCV_MCU.riscv_decoder_sv_unit
# Loading RISCV_MCU.riscv_decoder
# Loading RISCV_MCU.riscv_controller_sv_unit
# Loading RISCV_MCU.riscv_controller
# Loading RISCV_MCU.riscv_int_controller_sv_unit
# Loading RISCV_MCU.riscv_int_controller
# Loading RISCV_MCU.riscv_hwloop_regs
# Loading RISCV_MCU.riscv_ex_stage_sv_unit
# Loading RISCV_MCU.riscv_ex_stage
# Loading RISCV_MCU.riscv_alu_sv_unit
# Loading RISCV_MCU.riscv_alu
# Loading RISCV_MCU.alu_popcnt
# Loading RISCV_MCU.alu_ff
# Loading RISCV_MCU.riscv_alu_div
# Loading RISCV_MCU.riscv_mult_sv_unit
# Loading RISCV_MCU.riscv_mult
# Loading RISCV_MCU.riscv_load_store_unit
# Loading RISCV_MCU.riscv_cs_registers_sv_unit
# Loading RISCV_MCU.riscv_cs_registers
# Loading RISCV_MCU.riscv_debug_unit_sv_unit
# Loading RISCV_MCU.riscv_debug_unit
# Loading RISCV_MCU.instr_ram_wrap_sv_unit
# Loading RISCV_MCU.instr_ram_wrap
# Loading RISCV_MCU.sp_ram_wrap_sv_unit
# Loading RISCV_MCU.sp_ram_wrap
# Loading RISCV_MCU.sp_ram
# Loading RISCV_MCU.boot_rom_wrap_sv_unit
# Loading RISCV_MCU.boot_rom_wrap
# Loading RISCV_MCU.boot_code
# Loading RISCV_MCU.core2axi_wrap
# Loading RISCV_MCU.core2axi
# Loading RISCV_MCU.axi_node_intf_wrap
# Loading RISCV_MCU.axi_node
# Loading RISCV_MCU.axi_mem_if_SP_wrap
# Loading RISCV_MCU.axi_mem_if_SP
# Loading RISCV_MCU.axi_aw_buffer
# Loading RISCV_MCU.generic_fifo
# Loading RISCV_MCU.axi_ar_buffer
# Loading RISCV_MCU.axi_w_buffer
# Loading RISCV_MCU.axi_r_buffer
# Loading RISCV_MCU.axi_b_buffer
# Loading RISCV_MCU.axi_write_only_ctrl
# Loading RISCV_MCU.axi_read_only_ctrl
# Loading RISCV_MCU.axi2apb_wrap
# Loading RISCV_MCU.periph_bus_wrap
# Loading RISCV_MCU.APB_ASSIGN_BUS
# Loading RISCV_MCU.apb_node_wrap
# Loading RISCV_MCU.apb_node
# Loading RISCV_MCU.apb_uart_sv
# Loading RISCV_MCU.uart_rx
# Loading RISCV_MCU.uart_tx
# Loading RISCV_MCU.io_generic_fifo
# Loading RISCV_MCU.uart_interrupt
# Loading RISCV_MCU.apb_gpio
# Loading RISCV_MCU.apb_event_unit
# Loading RISCV_MCU.generic_service_unit
# Loading RISCV_MCU.sleep_unit
# Loading RISCV_MCU.riscv_prefetch_buffer
# Loading RISCV_MCU.riscv_fetch_fifo
# Loading RISCV_MCU.AXI_BUS
# Loading RISCV_MCU.axi2apb32
# Loading RISCV_MCU.axi_request_block
# Loading RISCV_MCU.axi_AR_allocator
# Loading RISCV_MCU.axi_ArbitrationTree
# Loading RISCV_MCU.axi_RR_Flag_Req
# Loading RISCV_MCU.axi_AW_allocator
# Loading RISCV_MCU.axi_DW_allocator
# Loading RISCV_MCU.axi_multiplexer
# Loading RISCV_MCU.axi_address_decoder_BW
# Loading RISCV_MCU.axi_address_decoder_BR
# Loading RISCV_MCU.axi_response_block
# Loading RISCV_MCU.axi_BW_allocator
# Loading RISCV_MCU.axi_BR_allocator
# Loading RISCV_MCU.axi_address_decoder_AR
# Loading RISCV_MCU.axi_address_decoder_AW
# Loading RISCV_MCU.axi_address_decoder_DW
# Loading RISCV_MCU.axi_FanInPrimitive_Req
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3015) rtl_wrap/mcu_top_riscv.sv(445): [PCDPC] - Port size (32) does not match connection size (3) for port 'PADDR'. The port definition is at: rtl_wrap/apb_uart_sv.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /mcu_top_level_tb/mcu_top_inst/apb_uart_sv_instance File: rtl_wrap/apb_uart_sv.sv
# ** Warning: (vsim-3017) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Too few port connections. Expected 17, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /mcu_top_level_tb/mcu_top_inst/apb_gpio_instance File: rtl_wrap/apb_gpio.sv
# ** Warning: (vsim-3015) rtl_wrap/mcu_top_riscv.sv(475): [PCDPC] - Port size (32) does not match connection size (12) for port 'PADDR'. The port definition is at: rtl_wrap/apb_gpio.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /mcu_top_level_tb/mcu_top_inst/apb_gpio_instance File: rtl_wrap/apb_gpio.sv
# ** Warning: (vsim-3722) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Missing connection for port 'gpio_in_sync'.
# ** Warning: (vsim-3722) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Missing connection for port 'gpio_padcfg'.
# ** Warning: (vsim-3722) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Missing connection for port 'power_event'.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-8315) rtl_wrap/riscv_int_controller.sv(76): No condition is true in the unique/priority if/case statement.
#    Time: 20 ps  Iteration: 1  Instance: /mcu_top_level_tb/mcu_top_inst/riscv_core_instance/id_stage_i/int_controller_i
#                25200: Illegal instruction (core 0) at PC 0x00008102:
add wave -position insertpoint  \
sim:/mcu_top_level_tb/mcu_top_inst/apb_gpio_instance/PADDR
add wave -position insertpoint  \
sim:/mcu_top_level_tb/mcu_top_inst/apb_gpio_instance/PWDATA
restart
# ** Warning: (vsim-3015) rtl_wrap/mcu_top_riscv.sv(445): [PCDPC] - Port size (32) does not match connection size (3) for port 'PADDR'. The port definition is at: rtl_wrap/apb_uart_sv.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /mcu_top_level_tb/mcu_top_inst/apb_uart_sv_instance File: rtl_wrap/apb_uart_sv.sv
# ** Warning: (vsim-3017) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Too few port connections. Expected 17, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /mcu_top_level_tb/mcu_top_inst/apb_gpio_instance File: rtl_wrap/apb_gpio.sv
# ** Warning: (vsim-3015) rtl_wrap/mcu_top_riscv.sv(475): [PCDPC] - Port size (32) does not match connection size (12) for port 'PADDR'. The port definition is at: rtl_wrap/apb_gpio.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /mcu_top_level_tb/mcu_top_inst/apb_gpio_instance File: rtl_wrap/apb_gpio.sv
# ** Warning: (vsim-3722) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Missing connection for port 'gpio_in_sync'.
# ** Warning: (vsim-3722) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Missing connection for port 'gpio_padcfg'.
# ** Warning: (vsim-3722) rtl_wrap/mcu_top_riscv.sv(475): [TFMPC] - Missing connection for port 'power_event'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-8315) rtl_wrap/riscv_int_controller.sv(76): No condition is true in the unique/priority if/case statement.
#    Time: 20 ps  Iteration: 1  Instance: /mcu_top_level_tb/mcu_top_inst/riscv_core_instance/id_stage_i/int_controller_i
run
#                25200: Illegal instruction (core 0) at PC 0x00008102:
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Testbench/MCU_TOP_LEVEL/wave.do
# End time: 22:42:49 on Nov 12,2018, Elapsed time: 0:47:03
# Errors: 0, Warnings: 17
