{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681910753559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681910753559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:25:53 2023 " "Processing started: Wed Apr 19 09:25:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681910753559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681910753559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MotorDriving -c MotorDriving " "Command: quartus_map --read_settings_files=on --write_settings_files=off MotorDriving -c MotorDriving" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681910753559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681910753842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681910753842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motordriving.v 4 4 " "Found 4 design units, including 4 entities, in source file motordriving.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorDriving " "Found entity 1: MotorDriving" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681910760250 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulseFSM " "Found entity 2: pulseFSM" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681910760250 ""} { "Info" "ISGN_ENTITY_NAME" "3 timer " "Found entity 3: timer" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681910760250 ""} { "Info" "ISGN_ENTITY_NAME" "4 button_debouncer " "Found entity 4: button_debouncer" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681910760250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681910760250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk MotorDriving.v(22) " "Verilog HDL Implicit Net warning at MotorDriving.v(22): created implicit net for \"clk\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681910760250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MotorDriving " "Elaborating entity \"MotorDriving\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681910760273 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] MotorDriving.v(5) " "Output port \"LEDR\[8..0\]\" at MotorDriving.v(5) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 MotorDriving.v(6) " "Output port \"HEX0\" at MotorDriving.v(6) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 MotorDriving.v(6) " "Output port \"HEX1\" at MotorDriving.v(6) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 MotorDriving.v(6) " "Output port \"HEX2\" at MotorDriving.v(6) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 MotorDriving.v(6) " "Output port \"HEX3\" at MotorDriving.v(6) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 MotorDriving.v(6) " "Output port \"HEX4\" at MotorDriving.v(6) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 MotorDriving.v(6) " "Output port \"HEX5\" at MotorDriving.v(6) has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681910760274 "|MotorDriving"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:key0db " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:key0db\"" {  } { { "MotorDriving.v" "key0db" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681910760281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MotorDriving.v(138) " "Verilog HDL assignment warning at MotorDriving.v(138): truncated value with size 32 to match size of target (1)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681910760281 "|MotorDriving|button_debouncer:key0db"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MotorDriving.v(139) " "Verilog HDL assignment warning at MotorDriving.v(139): truncated value with size 32 to match size of target (21)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681910760281 "|MotorDriving|button_debouncer:key0db"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MotorDriving.v(148) " "Verilog HDL assignment warning at MotorDriving.v(148): truncated value with size 32 to match size of target (21)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681910760281 "|MotorDriving|button_debouncer:key0db"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MotorDriving.v(150) " "Verilog HDL assignment warning at MotorDriving.v(150): truncated value with size 32 to match size of target (21)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681910760282 "|MotorDriving|button_debouncer:key0db"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:mpulse " "Elaborating entity \"timer\" for hierarchy \"timer:mpulse\"" {  } { { "MotorDriving.v" "mpulse" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681910760287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseFSM pulseFSM:motor1 " "Elaborating entity \"pulseFSM\" for hierarchy \"pulseFSM:motor1\"" {  } { { "MotorDriving.v" "motor1" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681910760294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 MotorDriving.v(67) " "Verilog HDL assignment warning at MotorDriving.v(67): truncated value with size 32 to match size of target (26)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681910760295 "|MotorDriving|pulseFSM:motor1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681910760557 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_\[0\]\" and its non-tri-state driver." {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_\[2\]\" and its non-tri-state driver." {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_\[3\]\" and its non-tri-state driver." {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681910760561 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681910760561 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[4\] " "bidirectional pin \"GPIO_\[4\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[5\] " "bidirectional pin \"GPIO_\[5\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[6\] " "bidirectional pin \"GPIO_\[6\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[7\] " "bidirectional pin \"GPIO_\[7\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[8\] " "bidirectional pin \"GPIO_\[8\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[9\] " "bidirectional pin \"GPIO_\[9\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[10\] " "bidirectional pin \"GPIO_\[10\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[11\] " "bidirectional pin \"GPIO_\[11\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[12\] " "bidirectional pin \"GPIO_\[12\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[13\] " "bidirectional pin \"GPIO_\[13\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[14\] " "bidirectional pin \"GPIO_\[14\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[15\] " "bidirectional pin \"GPIO_\[15\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[16\] " "bidirectional pin \"GPIO_\[16\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[17\] " "bidirectional pin \"GPIO_\[17\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[18\] " "bidirectional pin \"GPIO_\[18\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[19\] " "bidirectional pin \"GPIO_\[19\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[20\] " "bidirectional pin \"GPIO_\[20\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[21\] " "bidirectional pin \"GPIO_\[21\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[22\] " "bidirectional pin \"GPIO_\[22\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[23\] " "bidirectional pin \"GPIO_\[23\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[24\] " "bidirectional pin \"GPIO_\[24\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[25\] " "bidirectional pin \"GPIO_\[25\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[26\] " "bidirectional pin \"GPIO_\[26\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[27\] " "bidirectional pin \"GPIO_\[27\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[28\] " "bidirectional pin \"GPIO_\[28\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[29\] " "bidirectional pin \"GPIO_\[29\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[30\] " "bidirectional pin \"GPIO_\[30\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[31\] " "bidirectional pin \"GPIO_\[31\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[32\] " "bidirectional pin \"GPIO_\[32\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[33\] " "bidirectional pin \"GPIO_\[33\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[34\] " "bidirectional pin \"GPIO_\[34\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[35\] " "bidirectional pin \"GPIO_\[35\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[0\] " "bidirectional pin \"Arduino_IO\[0\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[1\] " "bidirectional pin \"Arduino_IO\[1\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[2\] " "bidirectional pin \"Arduino_IO\[2\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[3\] " "bidirectional pin \"Arduino_IO\[3\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[4\] " "bidirectional pin \"Arduino_IO\[4\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[5\] " "bidirectional pin \"Arduino_IO\[5\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[6\] " "bidirectional pin \"Arduino_IO\[6\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[7\] " "bidirectional pin \"Arduino_IO\[7\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[8\] " "bidirectional pin \"Arduino_IO\[8\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[9\] " "bidirectional pin \"Arduino_IO\[9\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[10\] " "bidirectional pin \"Arduino_IO\[10\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[11\] " "bidirectional pin \"Arduino_IO\[11\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[12\] " "bidirectional pin \"Arduino_IO\[12\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[13\] " "bidirectional pin \"Arduino_IO\[13\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[14\] " "bidirectional pin \"Arduino_IO\[14\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[15\] " "bidirectional pin \"Arduino_IO\[15\]\" has no driver" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681910760561 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681910760561 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_\[1\] GND pin " "The pin \"GPIO_\[1\]\" is fed by GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1681910760562 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1681910760562 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_\[0\]~synth " "Node \"GPIO_\[0\]~synth\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_\[2\]~synth " "Node \"GPIO_\[2\]~synth\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760586 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_\[3\]~synth " "Node \"GPIO_\[3\]~synth\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760586 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681910760586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681910760586 "|MotorDriving|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681910760586 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681910760632 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681910760866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681910760965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681910760965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681910760998 "|MotorDriving|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681910760998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681910760999 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681910760999 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681910760999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681910760999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681910760999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681910761016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:26:01 2023 " "Processing ended: Wed Apr 19 09:26:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681910761016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681910761016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681910761016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681910761016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681910762081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681910762082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:26:01 2023 " "Processing started: Wed Apr 19 09:26:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681910762082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681910762082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MotorDriving -c MotorDriving " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MotorDriving -c MotorDriving" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681910762082 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681910762167 ""}
{ "Info" "0" "" "Project  = MotorDriving" {  } {  } 0 0 "Project  = MotorDriving" 0 0 "Fitter" 0 0 1681910762168 ""}
{ "Info" "0" "" "Revision = MotorDriving" {  } {  } 0 0 "Revision = MotorDriving" 0 0 "Fitter" 0 0 1681910762168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1681910762227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681910762227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MotorDriving 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"MotorDriving\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681910762234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681910762261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681910762261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681910762406 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681910762411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681910762509 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1681910762509 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681910762513 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1681910762513 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1681910762513 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1681910762513 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1681910762513 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1681910762513 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681910762514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MotorDriving.sdc " "Synopsys Design Constraints File file not found: 'MotorDriving.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1681910763365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681910763366 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681910763368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681910763368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1681910763369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1681910763388 ""}  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681910763388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:mpulse\|tc  " "Automatically promoted node timer:mpulse\|tc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1681910763388 ""}  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681910763388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681910763754 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681910763754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681910763755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681910763755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681910763756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681910763757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681910763757 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681910763757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681910763772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1681910763773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681910763773 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[0\] " "Node \"DisplayGround\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[1\] " "Node \"DisplayGround\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[2\] " "Node \"DisplayGround\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[3\] " "Node \"DisplayGround\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[4\] " "Node \"DisplayGround\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE1_B " "Node \"RE1_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE1_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE2_B " "Node \"RE2_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE2_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_1A " "Node \"RE_1A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_1A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_1B " "Node \"RE_1B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_1B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_2A " "Node \"RE_2A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_2B " "Node \"RE_2B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[0\] " "Node \"inputDisplay\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[1\] " "Node \"inputDisplay\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[2\] " "Node \"inputDisplay\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[3\] " "Node \"inputDisplay\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[4\] " "Node \"inputDisplay\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[5\] " "Node \"inputDisplay\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[6\] " "Node \"inputDisplay\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681910764010 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1681910764010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681910764011 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1681910764014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681910765070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681910765142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681910765162 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681910766931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681910766932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681910767496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681910768618 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681910768618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681910768968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681910768968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681910768972 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681910769123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681910769133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681910769437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681910769437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681910769972 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681910770599 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681910770992 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[4\] a permanently disabled " "Pin GPIO_\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[4\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[5\] a permanently disabled " "Pin GPIO_\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[5\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[6\] a permanently disabled " "Pin GPIO_\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[6\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[7\] a permanently disabled " "Pin GPIO_\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[7\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[8\] a permanently disabled " "Pin GPIO_\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[8\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[9\] a permanently disabled " "Pin GPIO_\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[9\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[10\] a permanently disabled " "Pin GPIO_\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[10\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[11\] a permanently disabled " "Pin GPIO_\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[11\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[12\] a permanently disabled " "Pin GPIO_\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[12\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[13\] a permanently disabled " "Pin GPIO_\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[13\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[14\] a permanently disabled " "Pin GPIO_\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[14\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[15\] a permanently disabled " "Pin GPIO_\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[15\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[16\] a permanently disabled " "Pin GPIO_\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[16] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[16\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[17\] a permanently disabled " "Pin GPIO_\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[17] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[17\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[18\] a permanently disabled " "Pin GPIO_\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[18] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[18\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[19\] a permanently disabled " "Pin GPIO_\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[19] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[19\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[20\] a permanently disabled " "Pin GPIO_\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[20] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[20\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[21\] a permanently disabled " "Pin GPIO_\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[21] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[21\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[22\] a permanently disabled " "Pin GPIO_\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[22] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[22\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[23\] a permanently disabled " "Pin GPIO_\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[23] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[23\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[24\] a permanently disabled " "Pin GPIO_\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[24] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[24\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[25\] a permanently disabled " "Pin GPIO_\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[25] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[25\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[26\] a permanently disabled " "Pin GPIO_\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[26] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[26\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[27\] a permanently disabled " "Pin GPIO_\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[27] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[27\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[28\] a permanently disabled " "Pin GPIO_\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[28] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[28\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[29\] a permanently disabled " "Pin GPIO_\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[29] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[29\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[30\] a permanently disabled " "Pin GPIO_\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[30] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[30\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[31\] a permanently disabled " "Pin GPIO_\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[31] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[31\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[32\] a permanently disabled " "Pin GPIO_\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[32] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[32\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[33\] a permanently disabled " "Pin GPIO_\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[33] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[33\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[34\] a permanently disabled " "Pin GPIO_\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[34] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[34\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[35\] a permanently disabled " "Pin GPIO_\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[35] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[35\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[0\] a permanently disabled " "Pin Arduino_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[0\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[1\] a permanently disabled " "Pin Arduino_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[1\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[2\] a permanently disabled " "Pin Arduino_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[2\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[3\] a permanently disabled " "Pin Arduino_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[3\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[4\] a permanently disabled " "Pin Arduino_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[4\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[5\] a permanently disabled " "Pin Arduino_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[5\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[6\] a permanently disabled " "Pin Arduino_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[6\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[7\] a permanently disabled " "Pin Arduino_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[7\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[8\] a permanently disabled " "Pin Arduino_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[8\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[9\] a permanently disabled " "Pin Arduino_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[9\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[10\] a permanently disabled " "Pin Arduino_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[10\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[11\] a permanently disabled " "Pin Arduino_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[11\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[12\] a permanently disabled " "Pin Arduino_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[12\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[13\] a permanently disabled " "Pin Arduino_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[13\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[14\] a permanently disabled " "Pin Arduino_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[14\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[15\] a permanently disabled " "Pin Arduino_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[15\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[0\] a permanently enabled " "Pin GPIO_\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[0\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[1\] a permanently enabled " "Pin GPIO_\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[1\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[2\] a permanently enabled " "Pin GPIO_\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[2\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[3\] a permanently enabled " "Pin GPIO_\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[3\]" } } } } { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/MotorDriving.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681910771024 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1681910771024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/output_files/MotorDriving.fit.smsg " "Generated suppressed messages file C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/MotorDriving/output_files/MotorDriving.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681910771080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5781 " "Peak virtual memory: 5781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681910771424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:26:11 2023 " "Processing ended: Wed Apr 19 09:26:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681910771424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681910771424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681910771424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681910771424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681910772311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681910772311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:26:12 2023 " "Processing started: Wed Apr 19 09:26:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681910772311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681910772311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MotorDriving -c MotorDriving " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MotorDriving -c MotorDriving" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681910772311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1681910772537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1681910773712 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681910773808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681910774539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:26:14 2023 " "Processing ended: Wed Apr 19 09:26:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681910774539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681910774539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681910774539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681910774539 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681910775126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681910775571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681910775571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:26:15 2023 " "Processing started: Wed Apr 19 09:26:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681910775571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681910775571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MotorDriving -c MotorDriving " "Command: quartus_sta MotorDriving -c MotorDriving" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681910775571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681910775660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1681910775787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1681910775787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910775815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910775815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MotorDriving.sdc " "Synopsys Design Constraints File file not found: 'MotorDriving.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1681910776000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:mpulse\|tc timer:mpulse\|tc " "create_clock -period 1.000 -name timer:mpulse\|tc timer:mpulse\|tc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681910776001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681910776001 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776003 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681910776003 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681910776010 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1681910776014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681910776015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.220 " "Worst-case setup slack is -3.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220             -87.360 timer:mpulse\|tc  " "   -3.220             -87.360 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.800             -94.346 MAX10_CLK1_50  " "   -2.800             -94.346 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 MAX10_CLK1_50  " "    0.342               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 timer:mpulse\|tc  " "    0.344               0.000 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681910776022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681910776024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.359 MAX10_CLK1_50  " "   -3.000             -77.359 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -42.090 timer:mpulse\|tc  " "   -1.403             -42.090 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776026 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681910776033 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681910776036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681910776053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681910776600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681910776655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.878 " "Worst-case setup slack is -2.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.878             -77.332 timer:mpulse\|tc  " "   -2.878             -77.332 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -81.399 MAX10_CLK1_50  " "   -2.511             -81.399 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 MAX10_CLK1_50  " "    0.308               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 timer:mpulse\|tc  " "    0.308               0.000 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681910776663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681910776666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.359 MAX10_CLK1_50  " "   -3.000             -77.359 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -42.090 timer:mpulse\|tc  " "   -1.403             -42.090 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776667 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681910776673 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776673 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681910776676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681910776808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.808 " "Worst-case setup slack is -0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808             -19.611 timer:mpulse\|tc  " "   -0.808             -19.611 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594             -11.579 MAX10_CLK1_50  " "   -0.594             -11.579 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 MAX10_CLK1_50  " "    0.149               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 timer:mpulse\|tc  " "    0.150               0.000 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681910776816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681910776818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.687 MAX10_CLK1_50  " "   -3.000             -57.687 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 timer:mpulse\|tc  " "   -1.000             -30.000 timer:mpulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681910776820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681910776820 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681910776826 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681910776826 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681910777650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681910777650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681910777696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:26:17 2023 " "Processing ended: Wed Apr 19 09:26:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681910777696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681910777696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681910777696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681910777696 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 174 s " "Quartus Prime Full Compilation was successful. 0 errors, 174 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681910778313 ""}
