<!doctype html>
<head>
<meta charset="utf-8">
<title>Common and Type 0 templates</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="dml-template-reference.html">DML template reference</a>
<a href="bridge.html">Bridge and Type 1 templates</a>
</div>
<div class="path">
<a href="index.html">PCIe Modeling Library</a>
&nbsp;/&nbsp;
<a href="dml-template-reference.html">DML template reference</a>
&nbsp;/&nbsp;</div>
<h1>Common and Type 0 templates</h1>
<h2 id="pcie_endpoint"><a href="#pcie_endpoint">pcie_endpoint</a></h2>
<p>Used by devices that simulate a single PCIe function with a Type 0
header. Implements the <code>pcie_device</code> interface, defines a <code>pcie_config</code> bank
of type <code>type_0_bank</code>, and an <code>upstream_target</code> connect.
Also defines a <code>phy</code> port that handles transactions related to
the PCIe physical layer.</p>
<p>Inherits templates: <code>pcie_phy</code>, <code>pcie_hreset</code>, <code>pcie_hot_reset</code>, <code>pcie_device</code>.</p>
<h2 id="pcie_multifunction_endpoint"><a href="#pcie_multifunction_endpoint">pcie_multifunction_endpoint</a></h2>
<p>Similar to <code>pcie_endpoint</code> but doesn't define a <code>pcie_config</code> bank. Can be
used by devices that simulate multiple functions. A device using this
template must define at least one bank that is an instance of the
<code>physical_config_bank</code> template. Also defines a <code>phy</code> port that handles
transactions related to the PCIe physical layer.</p>
<p>Inherits templates: <code>pcie_phy</code>, <code>pcie_hreset</code>, <code>pcie_hot_reset</code>, <code>pcie_device</code>.</p>
<h2 id="pcie_device"><a href="#pcie_device">pcie_device</a></h2>
<p>Implements the <code>pcie_device</code> interface, with default methods for connect and
disconnect that finds all instances of <code>physical_config_bank</code> in this device
and lets them map/demap themselves and their resources in the upstream
target.</p>
<p>Assumes that there is a connect <code>upstream_target</code> which it sets/clears
when the device is connected/disconnected.</p>
<h2 id="config_bank"><a href="#config_bank">config_bank</a></h2>
<p>Base template for register banks that implement a PCIe configuration
header. Defines the registers that are common to both Type 0 and Type 1
headers, as well as many utility methods. Typically not used
directly. Inherit one of the derived templates, e.g. <code>type_0_bank</code> or
<code>type_1_bank</code> instead.</p>
<p>Uses the following parameters</p>
<ul>
<li><code>function</code>: The PCIe function number that this bank will use, default 0</li>
<li><code>is_physical</code>: Whether this bank is a physical function, default true</li>
</ul>
<h3 id="common-methods"><a href="#common-methods">Common methods</a></h3>
<h4 id="update_function-uint16-device_id"><a href="#update_function-uint16-device_id"><code>update_function(uint16 device_id)</code></a></h4>
<p>Updates the mapping of this function's configuration header in the
upstream target, using the parameter <strong>device_id</strong>.</p>
<h4 id="del_function"><a href="#del_function"><code>del_function()</code></a></h4>
<p>Deletes the function from the PCIe hierarchy. The configuration header
is no longer accessible over PCIe wire. Additional resources like BARs
are still mapped and must be unmapped separately by the user.</p>
<h4 id="disable_function"><a href="#disable_function">`disable_function()</a></h4>
<p>Temporarily disables the function from the PCIe hierarchy.
The configuration header, BAR resources, expansion ROM
and downstream traffic are no longer accessible over PCIe wire.</p>
<h4 id="enable_function"><a href="#enable_function">`enable_function()</a></h4>
<p>Enables the function into the PCIe hierarchy.
The configuration header, BAR resources, expansion ROM
and downstream traffic are now accessible over PCIe wire.</p>
<p>A function must be added to the PCIe hierarchy for the enablement
to take effect.</p>
<h4 id="get_device_id-uint16"><a href="#get_device_id-uint16"><code>get_device_id() -&gt; (uint16)</code></a></h4>
<p>Returns the Device ID of this function, as known by the upstream target.
Uses the parameter <strong>pcie_obj</strong> which defaults to <strong>obj</strong>.</p>
<h4 id="verify_pasid-pcie_pasid_info_t-pasid-bool"><a href="#verify_pasid-pcie_pasid_info_t-pasid-bool"><code>verify_pasid(pcie_pasid_info_t pasid) -&gt; (bool)</code></a></h4>
<p>Verifies the function is correctly configured to support the contents of
the <code>pasid</code> argument. If the check fails it is considered a modelling error.
Returns true on success.</p>
<h4 id="verify_pasid_with_at-pcie_pasid_info_t-pasid-pcie_at_t-at-bool"><a href="#verify_pasid_with_at-pcie_pasid_info_t-pasid-pcie_at_t-at-bool"><code>verify_pasid_with_at(pcie_pasid_info_t pasid, pcie_at_t at) -&gt; (bool)</code></a></h4>
<p>Verifies the function is correctly configured to support the contents of the <code>pasid</code>
argument and the type of argument <code>at</code>.
If the check fails it is considered a modelling error.
Returns true on success.</p>
<h4 id="del_mappings-pcie_type_t-type"><a href="#del_mappings-pcie_type_t-type"><code>del_mappings(pcie_type_t type)</code></a></h4>
<p>Deletes all BAR mappings of type <strong>type</strong>, that this function has added.</p>
<h4 id="update_mappings-pcie_type_t-type"><a href="#update_mappings-pcie_type_t-type"><code>update_mappings(pcie_type_t type)</code></a></h4>
<p>Updates all BAR mappings of type <strong>type</strong>, that this function has added.</p>
<h4 id="lock_hwinit_registers"><a href="#lock_hwinit_registers"><code>lock_hwinit_registers()</code></a></h4>
<p>Locks all registers that use the template <code>hwinit</code></p>
<h4 id="unlock_hwinit_registers"><a href="#unlock_hwinit_registers"><code>unlock_hwinit_registers()</code></a></h4>
<p>Unlocks all registers that use the template <code>hwinit</code></p>
<h4 id="raise_legacy_interrupt"><a href="#raise_legacy_interrupt"><code>raise_legacy_interrupt()</code></a></h4>
<p>Raises the PCIe Legacy Interrupt pin INTx, as configured in the
<code>interrupt_pin</code> register and if enabled in the <code>status.ins</code> register
field.</p>
<h4 id="lower_legacy_interrupt"><a href="#lower_legacy_interrupt"><code>lower_legacy_interrupt()</code></a></h4>
<p>Lowers the PCIe Legacy Interrupt pin INTx, as configured in the
<code>interrupt_pin</code> register</p>
<h4 id="issue_transaction-transaction_t-t-uint64-addr-pcie_error_t"><a href="#issue_transaction-transaction_t-t-uint64-addr-pcie_error_t"><code>issue_transaction(transaction_t *t, uint64 addr) -&gt; (pcie_error_t)</code></a></h4>
<p>Low-level method for issuing a transaction into some PCIe address space.
Prepends required PCIe atoms to a transaction before issuing it to
<code>upstream_target</code>.</p>
<h3 id="memory-methods"><a href="#memory-methods">Memory methods</a></h3>
<p>Utility methods for reading and writing PCIe Memory data. Reads or
writes PCIe Memory data in <code>upstream_target.map_target</code>.</p>
<h4 id="memory-read-uint64-addr-uint64-size-pcie_error_t-uint64"><a href="#memory-read-uint64-addr-uint64-size-pcie_error_t-uint64"><code>memory.read(uint64 addr, uint64 size) -&gt; (pcie_error_t, uint64)</code></a></h4>
<h4 id="memory-read_bytes-uint64-addr-buffer_t-buf-pcie_error_t"><a href="#memory-read_bytes-uint64-addr-buffer_t-buf-pcie_error_t"><code>memory.read_bytes(uint64 addr, buffer_t buf) -&gt; (pcie_error_t)</code></a></h4>
<h4 id="memory-write-uint64-addr-uint64-value-uint64-size-pcie_error_t"><a href="#memory-write-uint64-addr-uint64-value-uint64-size-pcie_error_t"><code>memory.write(uint64 addr, uint64 value, uint64 size) -&gt; (pcie_error_t)</code></a></h4>
<h4 id="memory-write_bytes-uint64-addr-bytes_t-bytes-pcie_error_t"><a href="#memory-write_bytes-uint64-addr-bytes_t-bytes-pcie_error_t"><code>memory.write_bytes(uint64 addr, bytes_t bytes) -&gt; (pcie_error_t)</code></a></h4>
<h3 id="message-methods-receiving"><a href="#message-methods-receiving">Message methods - receiving</a></h3>
<p>The following methods handle receiving messages. Their default
implementations are meant to be overridden by devices that wish to
handle the particular type of message. Unless otherwise noted, the
default implementation logs an <strong>unimpl</strong> message and returns
<code>false</code>, which indicates a 'Completer Abort'.</p>
<h4 id="message-operation-transaction_t-t-uint64-addr-bool"><a href="#message-operation-transaction_t-t-uint64-addr-bool"><code>message.operation(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<p>Main method for receiving messages. Inspects the message type and
redirects to the appropriate method for handling that specific
message.</p>
<h4 id="message-ats_invalidate-transaction_t-t-uint64-addr-bool"><a href="#message-ats_invalidate-transaction_t-t-uint64-addr-bool"><code>message.ats_invalidate(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-prs_request-transaction_t-t-uint64-addr-bool"><a href="#message-prs_request-transaction_t-t-uint64-addr-bool"><code>message.prs_request(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-prs_response-transaction_t-t-uint64-addr-bool"><a href="#message-prs_response-transaction_t-t-uint64-addr-bool"><code>message.prs_response(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<p>These three methods redirect to their <code>*_received</code> counterparts in
the <code>ats_capability</code> group, if present.</p>
<h4 id="message-vendor_defined_type_1-transaction_t-t-uint64-addr-bool"><a href="#message-vendor_defined_type_1-transaction_t-t-uint64-addr-bool"><code>message.vendor_defined_type_1(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<p>PCIe demands that Vendor Defined Type 1 messages are silently
ignored, if not implemented. This method logs <strong>unimpl</strong> on level 2
and returns <code>true</code>, by default.</p>
<h4 id="message-pm_active_state_nak-transaction_t-t-uint64-addr-bool"><a href="#message-pm_active_state_nak-transaction_t-t-uint64-addr-bool"><code>message.pm_active_state_nak(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-pm_turn_off-transaction_t-t-uint64-addr-bool"><a href="#message-pm_turn_off-transaction_t-t-uint64-addr-bool"><code>message.pm_turn_off(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-unlock-transaction_t-t-uint64-addr-bool"><a href="#message-unlock-transaction_t-t-uint64-addr-bool"><code>message.unlock(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-set_slot_power_limit-transaction_t-t-uint64-addr-bool"><a href="#message-set_slot_power_limit-transaction_t-t-uint64-addr-bool"><code>message.set_slot_power_limit(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-vendor_defined_type_0-transaction_t-t-uint64-addr-bool"><a href="#message-vendor_defined_type_0-transaction_t-t-uint64-addr-bool"><code>message.vendor_defined_type_0(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<h4 id="message-hot_plug-transaction_t-t-uint64-addr-bool"><a href="#message-hot_plug-transaction_t-t-uint64-addr-bool"><code>message.hot_plug(transaction_t *t, uint64 addr) -&gt; (bool)</code></a></h4>
<p>Hot Plug messages are obsolete, according to PCIe, but must be
silently ignored.  This method logs <strong>unimpl</strong> on level 2 and
returns 2, by default.</p>
<h4 id="message-unknown-transaction_t-t-uint64-addr-pcie_message_type_t-code-bool"><a href="#message-unknown-transaction_t-t-uint64-addr-pcie_message_type_t-code-bool"><code>message.unknown(transaction_t *t, uint64 addr, pcie_message_type_t code) -&gt; (bool)</code></a></h4>
<p>This method handles message types that are unknown to
<code>message.operation</code>, and gets the message type as a parameter.</p>
<h3 id="message-methods-sending"><a href="#message-methods-sending">Message methods - sending</a></h3>
<p>The following methods can be used to send PCIe messages.
The <strong>addr</strong> parameter contains the 8-byte address-field of the message.
As in a real world TLP, the Device ID is the upper bits (63 through 48) of
the address, while the lower bits may hold other message-specific
information. The <strong>type</strong> and <strong>route</strong> parameters indicate the
message type and the routing information.</p>
<p>For <code>message.send_bytes</code> the additional parameter <strong>bytes</strong> is used
for sending data in the message payload.</p>
<p>For <code>message.send_custom</code> the additional parameter <strong>extra_atoms</strong> is used
for devices to append additional required atoms that are not added automatically
by the library. These could be vendor specific atoms,
the destination segment atom (Sim_Atom_Id_pcie_destination_segment), etc.</p>
<h4 id="message-send-uint64-addr-pcie_message_type_t-type-pcie_msg_route_t-route-pcie_error_t"><a href="#message-send-uint64-addr-pcie_message_type_t-type-pcie_msg_route_t-route-pcie_error_t"><code>message.send(uint64 addr, pcie_message_type_t type, pcie_msg_route_t route) -&gt; (pcie_error_t)</code></a></h4>
<h4 id="message-send_bytes-uint64-addr-pcie_message_type_t-type-pcie_msg_route_t-route-bytes_t-bytes"><a href="#message-send_bytes-uint64-addr-pcie_message_type_t-type-pcie_msg_route_t-route-bytes_t-bytes"><code>message.send_bytes(uint64 addr, pcie_message_type_t type, pcie_msg_route_t route, bytes_t bytes</code></a></h4>
<h4 id="message-send_custom-uint64-addr-pcie_message_type_t-type-pcie_msg_route_t-route-bytes_t-bytes-atom_t-extra_atoms"><a href="#message-send_custom-uint64-addr-pcie_message_type_t-type-pcie_msg_route_t-route-bytes_t-bytes-atom_t-extra_atoms"><code>message.send_custom(uint64 addr, pcie_message_type_t type, pcie_msg_route_t route, bytes_t bytes, atom_t extra_atoms[]</code></a></h4>
<h4 id="transaction_access-transaction_t-t-uint64-offset-void-aux-exception_type_t"><a href="#transaction_access-transaction_t-t-uint64-offset-void-aux-exception_type_t"><code>transaction_access(transaction_t *t, uint64 offset, void *aux) -&gt; (exception_type_t)</code></a></h4>
<p>Entrypoint for access into the bank. Redirects to message or default
bank operation, depending on the type of the transaction. The pointer to
the transaction is passed as <code>aux</code> to the default operation, allowing
lower level methods to inspect and set atoms. Sets the <code>pcie_error_ret</code>
atom if present, and not set by lower level methods.</p>
<h2 id="physical_config_bank"><a href="#physical_config_bank">physical_config_bank</a></h2>
<p>Base-template for physical functions, type 0 and 1.
Inherits <strong>config_bank</strong>.</p>
<h2 id="type_0_bank"><a href="#type_0_bank">type_0_bank</a></h2>
<p>Inherits <strong>physical_config_bank</strong> and adds Type 0 specific registers.</p>
<h2 id="pcie_no_function_level_reset"><a href="#pcie_no_function_level_reset">pcie_no_function_level_reset</a></h2>
<p>Applied directly to registers and fields that are not explicitly <code>sticky</code> or
<code>hwinit</code> in the specification but shall still according to specification
not be affected by an FLR (Function Level Reset) of the PCIe function.</p>
<p>Inherits template <code>pcie_function_level_reset</code> and blocks default
pcie_function_level_reset functionality
and prevent propagation of <code>pcie_function_level_reset</code> to DML child
objects underneath the DML object.</p>
<h2 id="pcie_sticky"><a href="#pcie_sticky">pcie_sticky</a></h2>
<p>Applied directly to <code>registers</code> and <code>fields</code> that are explicitly <code>sticky</code>
in the specification. The template causes FLR and Hot-Reset to have no
effect on these <code>registers</code> and <code>fields</code>.</p>
<p>Inherits templates <code>soft_reset</code> and <code>pcie_no_function_level_reset</code>.
It blocks default soft_reset functionality by overriding method <code>soft_reset</code>,
and prevents propagation of <code>soft_reset</code> to DML child objects underneath
the DML object. The PCIe library models Hot Reset with the <code>soft_reset</code>
templates defined in DML utilities.</p>
<h2 id="hwinit"><a href="#hwinit">hwinit</a></h2>
<p>Implements the HwInit access restrictions, as described in the PCIe
specification. Inherits templates <code>init_val</code>, <code>write</code>,
<code>hard_reset</code>, <code>soft_reset</code> and <code>pcie_sticky</code>.</p>
<p>Uses the following parameters:</p>
<ul>
<li><code>writable_after_hreset</code>: Is the register or field writable after hard reset, default false</li>
<li><code>writable_once_only</code>: Is the register or field writable once only, default true</li>
</ul>
<h2 id="pcie_desc"><a href="#pcie_desc">pcie_desc</a></h2>
<p>Inherits the <code>desc</code> template"</p>
<h2 id="pcie_write"><a href="#pcie_write">pcie_write</a></h2>
<p>Inherits the <code>write</code> template and requires the <code>register</code> or <code>field</code> to
implement method <code>pcie_write(uint64 val)</code>. The method is invoked upon a
write access.</p>
<h2 id="pcie_read"><a href="#pcie_read">pcie_read</a></h2>
<p>Inherits the <code>read</code> template and requires the <code>register</code> or <code>field</code> to
implement method <code>pcie_read() -&gt; (uint64)</code>. The method is invoked upon a
read access.</p>
<h2 id="pcie_register_write_action"><a href="#pcie_register_write_action">pcie_register_write_action</a></h2>
<p>Inherits the <code>register</code> template and declares method <code>pcie_write_action(uint64 value)</code>
which is invoked after the field write dispatching has taken place.</p>
<h2 id="pcie_register_read_action"><a href="#pcie_register_read_action">pcie_register_read_action</a></h2>
<p>Inherits the <code>register</code> template and declares method <code>pcie_read_action()</code>
which is invoked after the field read dispatching has taken place.</p>
<h2 id="pcie_write_1_clears"><a href="#pcie_write_1_clears">pcie_write_1_clears</a></h2>
<p>Inherits the <code>write</code> template and clears the bits with 1´s written to.</p>
<h2 id="pcie_init"><a href="#pcie_init">pcie_init</a></h2>
<p>Inherits the <code>init_val</code> template and requires the <code>register</code> or <code>field</code> to
implement method <code>pcie_init()</code>. The method is invoked upon object creation
and device reset.</p>
<h2 id="abstract_base_address"><a href="#abstract_base_address">abstract_base_address</a></h2>
<p>Can be used to implement an object that is similar to the Base Address
Registers in the PCIe configuration header.</p>
<p>The parameter <strong>type</strong> indicates in which upstream address space the resource
should be mapped. If the type is <code>PCIE_Type_Memory</code> or <code>PCIE_Type_IO</code> the
register will be called to update its resources when <code>command.mem</code> and
<code>command.io</code>, respectively, is written. If this is not desired, <strong>type</strong> can
be set to <code>PCIE_Type_Other</code> and the parameter <strong>map_type</strong> can be used to
indicate in which address space the resource should be mapped.</p>
<p>The parameter <strong>map_obj</strong> indicates which object will be mapped.</p>
<p>Users of this template must:</p>
<ul>
<li>Define the method <code>get_map_info() -&gt; (map_info_t)</code></li>
<li>Define the method <code>enabled() -&gt; (bool)</code></li>
<li>Assign the parameter map_type;</li>
<li>Assign the parameter map_obj;</li>
</ul>
<h2 id="pcie_base_address"><a href="#pcie_base_address">pcie_base_address</a></h2>
<p>Implements the common functionality for Memory and I/O Base Address Registers
as specified in PCIe. It has a single unsized field <strong>address</strong>.</p>
<p>The parameter <strong>map_obj</strong> indicates which object will be mapped.</p>
<p>The parameter <strong>size_bits</strong> defaults to 12 and defines the number of address
bits that this base address register uses. If a Resizable BAR
capability is present and indicates that it controls the size of this BAR the
size from the relevant RBAR Control register will be used instead.</p>
<p>Users of this template must:</p>
<ul>
<li>Define the bit-range for the field <strong>address</strong></li>
<li>Define the method <code>enabled() -&gt; (bool)</code></li>
<li>Assign the parameters map_type and map_obj;</li>
<li>Assign the parameter size_bits, if different from the default '12'.</li>
</ul>
<h2 id="memory_base_address"><a href="#memory_base_address">memory_base_address</a></h2>
<p>Implements a Memory Base Address Register as specified in PCIe.</p>
<p>The parameter <strong>map_obj</strong> indicates which object will be mapped.</p>
<p>The parameter <strong>size_bits</strong> defaults to 12 and defines the number of address
bits that this base address register uses. If a Resizable BAR
capability is present and indicates that it controls the size of this BAR the
size from the relevant RBAR Control register will be used instead.</p>
<p>64-bit BARs are by default <code>prefetchable</code> and 32-bit BARs are by
default <strong>not</strong> <code>prefetchable</code>.</p>
<p>Users of this template must:</p>
<ul>
<li>Assign the parameter map_obj;</li>
<li>Assign the parameter size_bits, if different from the default '12'.</li>
</ul>
<h2 id="memory_base_address_32"><a href="#memory_base_address_32">memory_base_address_32</a></h2>
<p>Inherits the <code>memory_base_address</code> template. Used to model
32-bit BAR registers.</p>
<h2 id="memory_base_address_64"><a href="#memory_base_address_64">memory_base_address_64</a></h2>
<p>Inherits the <code>memory_base_address</code> template. Used to model
64-bit BAR registers.</p>
<h2 id="io_base_address"><a href="#io_base_address">io_base_address</a></h2>
<p>Implements an I/O Base Address Register as specified in PCIe.</p>
<p>The parameter <strong>map_obj</strong> indicates which object will be mapped.</p>
<p>The parameter <strong>size_bits</strong> defaults to 12 and defines the number of address
bits that this base address register uses. If a Resizable BAR
capability is present and indicates that it controls the size of this BAR the
size from the relevant RBAR Control register will be used instead.</p>
<p>Users of this template must:</p>
<ul>
<li>Assign the parameter map_obj;</li>
<li>Assign the parameter size_bits, if different from the default '12'.</li>
</ul>
<h2 id="defining_expansion_rom"><a href="#defining_expansion_rom">defining_expansion_rom</a></h2>
<p>Defines a register <code>expansion_rom_base</code>, as defined in PCIe. Additionally,
creates a group <code>expansion</code> which holds sub objects for a ROM and an image,
sized according to the parameter <strong>size_bits</strong>, which defaults to 11. The ROM
will be mapped in PCIe Memory Space, when enabled. Group <code>expansion</code> will inherit
the <code>rom_subobj</code> template. This template will set all necessary parameters for
group <code>expansion</code>.</p>
<p>Users of this template must:</p>
<ul>
<li>Assign the parameter size_bits, if different from the default '11'.</li>
</ul>
<h2 id="rom_subobj"><a href="#rom_subobj">rom_subobj</a></h2>
<p>Defines two subobjects in order to create a ROM:</p>
<ul>
<li><code>rom</code></li>
<li><code>image</code></li>
</ul>
<p>Users of this template must:</p>
<ul>
<li>Assign the parameter <code>size</code>.</li>
</ul>
<h2 id="upstream_target"><a href="#upstream_target">upstream_target</a></h2>
<p>Defines a pseudo-connect <code>upstream_target</code>, used by many other PCIe
templates.</p>
<h2 id="pcie_hreset"><a href="#pcie_hreset">pcie_hreset</a></h2>
<p>Inherits the <code>hreset</code> template from DML utilities.
Invokes <code>hard_reset()</code> on the object instantiating this template.
For instance if the object instantiating this template is a DML <code>subdevice</code>
the <code>soft_reset</code> will be isolated to only affect the <code>subdevice</code> and not the entire
DML device.</p>
<h2 id="pcie_hot_reset"><a href="#pcie_hot_reset">pcie_hot_reset</a></h2>
<p>Inherits template <code>soft_reset</code> and applies the <code>soft_reset</code> template
to all registers and fields below the DML object. The <code>soft_reset</code>
template is used to model a <code>hot</code> reset in PCIe.</p>
<h2 id="pcie_function_level_reset-function-level-reset"><a href="#pcie_function_level_reset-function-level-reset">pcie_function_level_reset (Function Level Reset)</a></h2>
<p>PCIe Type 0 config banks will inherit this template. An is FLR triggered
by invoking method <code>pcie_function_level_reset</code> on the PCIe config bank
resetting the state of all relevant registers for FLR.</p>
<h2 id="pcie_phy"><a href="#pcie_phy">pcie_phy</a></h2>
<p>Adds a port <code>phy</code> that implements the <code>transaction_interface_t</code>. Only applicable
for PCIe endpoints and switch upstream ports.
Port <code>phy</code> is used for low level PCIe physical link exchanges. The library
implements link training through this port. A root port or a switch downstream port
initiates a link training transaction that ends up in this port.</p>
<p>The <code>transaction_interface_t</code> method <code>issue(transaction_t *t, uint64 addr) -&gt; (exception_type_t)</code>
in port <code>phy</code> can be overridden to extend the <code>phy</code> with additional physical link exchanges.
To modify the link training functionality one can override method
<code>handle_link_training(pcie_link_negotiation_t *lg) -&gt; (bool)</code> in port <code>phy</code>.</p>

<div class="chain">
<a href="dml-template-reference.html">DML template reference</a>
<a href="bridge.html">Bridge and Type 1 templates</a>
</div>