/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mbdma_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:48p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:14:59 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_mbdma_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:48p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MBDMA_0_H__
#define BCHP_MBDMA_0_H__

/***************************************************************************
 *MBDMA_0 - MBDMA Registers 0
 ***************************************************************************/
#define BCHP_MBDMA_0_STATUS                      0x02030000 /* MBDMA Status */
#define BCHP_MBDMA_0_TOKENCACHECTL               0x02030004 /* Token Allocation and Free Cache Control */
#define BCHP_MBDMA_0_TOKENADDRESS                0x02030008 /* Free Pool Manager Token allocation/free address */
#define BCHP_MBDMA_0_GLOBALCTL                   0x0203000c /* LAN MsgID and token allocation limit */
#define BCHP_MBDMA_0_BUFFERBASE                  0x02030010 /* Free pool buffer base address */
#define BCHP_MBDMA_0_BUFFERSIZE                  0x02030014 /* Free pool buffer size */
#define BCHP_MBDMA_0_RXCHANERR                   0x02030018 /* Rxdma channel error indicators */
#define BCHP_MBDMA_0_RXCHANERRMASK               0x0203001c /* Interrupt mask for rxdma channel error */
#define BCHP_MBDMA_0_BACKPRESSCTL                0x02030020 /* Token allocation low and not low thresholds */
#define BCHP_MBDMA_0_DIAGOUT                     0x02030024 /* Current diag output value */
#define BCHP_MBDMA_0_DIAGCOMPARE                 0x02030028 /* Compare value for Diag interrupt */
#define BCHP_MBDMA_0_DIAGMASK                    0x0203002c /* Diag compare mask for Diag interrupt */
#define BCHP_MBDMA_0_CAPTURESTATUS               0x02030030 /* Capture status flags for ubus capture trigger */
#define BCHP_MBDMA_0_CAPTUREMASK                 0x02030034 /* Capture mask for ubus capture trigger */
#define BCHP_MBDMA_0_INTERRUPTSTATUS             0x02030038 /* Combined MBDMA and Unimac interrupt status */
#define BCHP_MBDMA_0_EPHYTESTCTL                 0x0203003c /* Test controls for Ephy */
#define BCHP_MBDMA_0_CHANCONTROL_00              0x02030040 /* Channel 0 Rx control */
#define BCHP_MBDMA_0_LANMSGADDRESS0              0x02030044 /* Target for LAN RX message for channel 0 */
#define BCHP_MBDMA_0_CHANCONTROL_01              0x02030060 /* Channel 1 Tx control */
#define BCHP_MBDMA_0_LANMSGADDRESS1              0x02030064 /* Target address for TX STATUS message for channel 1 */
#define BCHP_MBDMA_0_CHANCONTROL2_01             0x02030068 /* Channel 1 Tx control register 2 */
#define BCHP_MBDMA_0_LANTXMSGFIFO01              0x02030500 /* LAN TX message FIFO for channel 01 */
#define BCHP_MBDMA_0_LANTXMSGFIFO02              0x02030508 /* LAN TX message FIFO for channel 02 */

/***************************************************************************
 *STATUS - MBDMA Status
 ***************************************************************************/
/* MBDMA_0 :: STATUS :: GBL_INTR_MASK [31:31] */
#define BCHP_MBDMA_0_STATUS_GBL_INTR_MASK_MASK                     0x80000000
#define BCHP_MBDMA_0_STATUS_GBL_INTR_MASK_SHIFT                    31

/* MBDMA_0 :: STATUS :: reserved0 [30:26] */
#define BCHP_MBDMA_0_STATUS_reserved0_MASK                         0x7c000000
#define BCHP_MBDMA_0_STATUS_reserved0_SHIFT                        26

/* MBDMA_0 :: STATUS :: INTR_MASK [25:16] */
#define BCHP_MBDMA_0_STATUS_INTR_MASK_MASK                         0x03ff0000
#define BCHP_MBDMA_0_STATUS_INTR_MASK_SHIFT                        16

/* MBDMA_0 :: STATUS :: reserved1 [15:10] */
#define BCHP_MBDMA_0_STATUS_reserved1_MASK                         0x0000fc00
#define BCHP_MBDMA_0_STATUS_reserved1_SHIFT                        10

/* MBDMA_0 :: STATUS :: TX_MSGQ_OVERFLOW [09:09] */
#define BCHP_MBDMA_0_STATUS_TX_MSGQ_OVERFLOW_MASK                  0x00000200
#define BCHP_MBDMA_0_STATUS_TX_MSGQ_OVERFLOW_SHIFT                 9

/* MBDMA_0 :: STATUS :: INVALID_TX_MSG_INTR [08:08] */
#define BCHP_MBDMA_0_STATUS_INVALID_TX_MSG_INTR_MASK               0x00000100
#define BCHP_MBDMA_0_STATUS_INVALID_TX_MSG_INTR_SHIFT              8

/* MBDMA_0 :: STATUS :: DIAG_INTR [07:07] */
#define BCHP_MBDMA_0_STATUS_DIAG_INTR_MASK                         0x00000080
#define BCHP_MBDMA_0_STATUS_DIAG_INTR_SHIFT                        7

/* MBDMA_0 :: STATUS :: UBUS_ERROR [06:06] */
#define BCHP_MBDMA_0_STATUS_UBUS_ERROR_MASK                        0x00000040
#define BCHP_MBDMA_0_STATUS_UBUS_ERROR_SHIFT                       6

/* MBDMA_0 :: STATUS :: TOKEN_RD_ERROR [05:05] */
#define BCHP_MBDMA_0_STATUS_TOKEN_RD_ERROR_MASK                    0x00000020
#define BCHP_MBDMA_0_STATUS_TOKEN_RD_ERROR_SHIFT                   5

/* MBDMA_0 :: STATUS :: INVALID_TOKEN [04:04] */
#define BCHP_MBDMA_0_STATUS_INVALID_TOKEN_MASK                     0x00000010
#define BCHP_MBDMA_0_STATUS_INVALID_TOKEN_SHIFT                    4

/* MBDMA_0 :: STATUS :: ALLOC_FIFO_EMPTY [03:03] */
#define BCHP_MBDMA_0_STATUS_ALLOC_FIFO_EMPTY_MASK                  0x00000008
#define BCHP_MBDMA_0_STATUS_ALLOC_FIFO_EMPTY_SHIFT                 3

/* MBDMA_0 :: STATUS :: ALLOC_FIFO_FULL [02:02] */
#define BCHP_MBDMA_0_STATUS_ALLOC_FIFO_FULL_MASK                   0x00000004
#define BCHP_MBDMA_0_STATUS_ALLOC_FIFO_FULL_SHIFT                  2

/* MBDMA_0 :: STATUS :: FREE_FIFO_EMPTY [01:01] */
#define BCHP_MBDMA_0_STATUS_FREE_FIFO_EMPTY_MASK                   0x00000002
#define BCHP_MBDMA_0_STATUS_FREE_FIFO_EMPTY_SHIFT                  1

/* MBDMA_0 :: STATUS :: FREE_FIFO_FULL [00:00] */
#define BCHP_MBDMA_0_STATUS_FREE_FIFO_FULL_MASK                    0x00000001
#define BCHP_MBDMA_0_STATUS_FREE_FIFO_FULL_SHIFT                   0

/***************************************************************************
 *TOKENCACHECTL - Token Allocation and Free Cache Control
 ***************************************************************************/
/* MBDMA_0 :: TOKENCACHECTL :: ALLOC_ENABLE [31:31] */
#define BCHP_MBDMA_0_TOKENCACHECTL_ALLOC_ENABLE_MASK               0x80000000
#define BCHP_MBDMA_0_TOKENCACHECTL_ALLOC_ENABLE_SHIFT              31

/* MBDMA_0 :: TOKENCACHECTL :: reserved0 [30:29] */
#define BCHP_MBDMA_0_TOKENCACHECTL_reserved0_MASK                  0x60000000
#define BCHP_MBDMA_0_TOKENCACHECTL_reserved0_SHIFT                 29

/* MBDMA_0 :: TOKENCACHECTL :: ALLOC_MAX_BURST [28:24] */
#define BCHP_MBDMA_0_TOKENCACHECTL_ALLOC_MAX_BURST_MASK            0x1f000000
#define BCHP_MBDMA_0_TOKENCACHECTL_ALLOC_MAX_BURST_SHIFT           24

/* MBDMA_0 :: TOKENCACHECTL :: ALLOC_THRESH [23:16] */
#define BCHP_MBDMA_0_TOKENCACHECTL_ALLOC_THRESH_MASK               0x00ff0000
#define BCHP_MBDMA_0_TOKENCACHECTL_ALLOC_THRESH_SHIFT              16

/* MBDMA_0 :: TOKENCACHECTL :: FREE_ENABLE [15:15] */
#define BCHP_MBDMA_0_TOKENCACHECTL_FREE_ENABLE_MASK                0x00008000
#define BCHP_MBDMA_0_TOKENCACHECTL_FREE_ENABLE_SHIFT               15

/* MBDMA_0 :: TOKENCACHECTL :: reserved1 [14:13] */
#define BCHP_MBDMA_0_TOKENCACHECTL_reserved1_MASK                  0x00006000
#define BCHP_MBDMA_0_TOKENCACHECTL_reserved1_SHIFT                 13

/* MBDMA_0 :: TOKENCACHECTL :: FREE_MAX_BURST [12:08] */
#define BCHP_MBDMA_0_TOKENCACHECTL_FREE_MAX_BURST_MASK             0x00001f00
#define BCHP_MBDMA_0_TOKENCACHECTL_FREE_MAX_BURST_SHIFT            8

/* MBDMA_0 :: TOKENCACHECTL :: FREE_THRESH [07:00] */
#define BCHP_MBDMA_0_TOKENCACHECTL_FREE_THRESH_MASK                0x000000ff
#define BCHP_MBDMA_0_TOKENCACHECTL_FREE_THRESH_SHIFT               0

/***************************************************************************
 *TOKENADDRESS - Free Pool Manager Token allocation/free address
 ***************************************************************************/
/* MBDMA_0 :: TOKENADDRESS :: ADDRESS [31:00] */
#define BCHP_MBDMA_0_TOKENADDRESS_ADDRESS_MASK                     0xffffffff
#define BCHP_MBDMA_0_TOKENADDRESS_ADDRESS_SHIFT                    0

/***************************************************************************
 *GLOBALCTL - LAN MsgID and token allocation limit
 ***************************************************************************/
/* MBDMA_0 :: GLOBALCTL :: ALLOC_LIMIT [31:24] */
#define BCHP_MBDMA_0_GLOBALCTL_ALLOC_LIMIT_MASK                    0xff000000
#define BCHP_MBDMA_0_GLOBALCTL_ALLOC_LIMIT_SHIFT                   24

/* MBDMA_0 :: GLOBALCTL :: FLUSH_CACHE [23:23] */
#define BCHP_MBDMA_0_GLOBALCTL_FLUSH_CACHE_MASK                    0x00800000
#define BCHP_MBDMA_0_GLOBALCTL_FLUSH_CACHE_SHIFT                   23

/* MBDMA_0 :: GLOBALCTL :: reserved0 [22:22] */
#define BCHP_MBDMA_0_GLOBALCTL_reserved0_MASK                      0x00400000
#define BCHP_MBDMA_0_GLOBALCTL_reserved0_SHIFT                     22

/* MBDMA_0 :: GLOBALCTL :: TOP_ARB_CTL [21:20] */
#define BCHP_MBDMA_0_GLOBALCTL_TOP_ARB_CTL_MASK                    0x00300000
#define BCHP_MBDMA_0_GLOBALCTL_TOP_ARB_CTL_SHIFT                   20

/* MBDMA_0 :: GLOBALCTL :: RX_ARB_CTL [19:18] */
#define BCHP_MBDMA_0_GLOBALCTL_RX_ARB_CTL_MASK                     0x000c0000
#define BCHP_MBDMA_0_GLOBALCTL_RX_ARB_CTL_SHIFT                    18

/* MBDMA_0 :: GLOBALCTL :: TX_ARB_CTL [17:16] */
#define BCHP_MBDMA_0_GLOBALCTL_TX_ARB_CTL_MASK                     0x00030000
#define BCHP_MBDMA_0_GLOBALCTL_TX_ARB_CTL_SHIFT                    16

/* MBDMA_0 :: GLOBALCTL :: reserved1 [15:12] */
#define BCHP_MBDMA_0_GLOBALCTL_reserved1_MASK                      0x0000f000
#define BCHP_MBDMA_0_GLOBALCTL_reserved1_SHIFT                     12

/* MBDMA_0 :: GLOBALCTL :: LAN_TX_MSG_ID_3W [11:06] */
#define BCHP_MBDMA_0_GLOBALCTL_LAN_TX_MSG_ID_3W_MASK               0x00000fc0
#define BCHP_MBDMA_0_GLOBALCTL_LAN_TX_MSG_ID_3W_SHIFT              6

/* MBDMA_0 :: GLOBALCTL :: LAN_TX_MSG_ID_2W [05:00] */
#define BCHP_MBDMA_0_GLOBALCTL_LAN_TX_MSG_ID_2W_MASK               0x0000003f
#define BCHP_MBDMA_0_GLOBALCTL_LAN_TX_MSG_ID_2W_SHIFT              0

/***************************************************************************
 *BUFFERBASE - Free pool buffer base address
 ***************************************************************************/
/* MBDMA_0 :: BUFFERBASE :: BUFF_BASE [31:00] */
#define BCHP_MBDMA_0_BUFFERBASE_BUFF_BASE_MASK                     0xffffffff
#define BCHP_MBDMA_0_BUFFERBASE_BUFF_BASE_SHIFT                    0

/***************************************************************************
 *BUFFERSIZE - Free pool buffer size
 ***************************************************************************/
/* MBDMA_0 :: BUFFERSIZE :: reserved0 [31:03] */
#define BCHP_MBDMA_0_BUFFERSIZE_reserved0_MASK                     0xfffffff8
#define BCHP_MBDMA_0_BUFFERSIZE_reserved0_SHIFT                    3

/* MBDMA_0 :: BUFFERSIZE :: BUFF_SIZE [02:00] */
#define BCHP_MBDMA_0_BUFFERSIZE_BUFF_SIZE_MASK                     0x00000007
#define BCHP_MBDMA_0_BUFFERSIZE_BUFF_SIZE_SHIFT                    0

/***************************************************************************
 *RXCHANERR - Rxdma channel error indicators
 ***************************************************************************/
/* MBDMA_0 :: RXCHANERR :: reserved0 [31:01] */
#define BCHP_MBDMA_0_RXCHANERR_reserved0_MASK                      0xfffffffe
#define BCHP_MBDMA_0_RXCHANERR_reserved0_SHIFT                     1

/* MBDMA_0 :: RXCHANERR :: RXCHANERR [00:00] */
#define BCHP_MBDMA_0_RXCHANERR_RXCHANERR_MASK                      0x00000001
#define BCHP_MBDMA_0_RXCHANERR_RXCHANERR_SHIFT                     0

/***************************************************************************
 *RXCHANERRMASK - Interrupt mask for rxdma channel error
 ***************************************************************************/
/* MBDMA_0 :: RXCHANERRMASK :: reserved0 [31:01] */
#define BCHP_MBDMA_0_RXCHANERRMASK_reserved0_MASK                  0xfffffffe
#define BCHP_MBDMA_0_RXCHANERRMASK_reserved0_SHIFT                 1

/* MBDMA_0 :: RXCHANERRMASK :: RXCHANERRMASK [00:00] */
#define BCHP_MBDMA_0_RXCHANERRMASK_RXCHANERRMASK_MASK              0x00000001
#define BCHP_MBDMA_0_RXCHANERRMASK_RXCHANERRMASK_SHIFT             0

/***************************************************************************
 *BACKPRESSCTL - Token allocation low and not low thresholds
 ***************************************************************************/
/* MBDMA_0 :: BACKPRESSCTL :: reserved0 [31:16] */
#define BCHP_MBDMA_0_BACKPRESSCTL_reserved0_MASK                   0xffff0000
#define BCHP_MBDMA_0_BACKPRESSCTL_reserved0_SHIFT                  16

/* MBDMA_0 :: BACKPRESSCTL :: ALLOCNOTLOW [15:08] */
#define BCHP_MBDMA_0_BACKPRESSCTL_ALLOCNOTLOW_MASK                 0x0000ff00
#define BCHP_MBDMA_0_BACKPRESSCTL_ALLOCNOTLOW_SHIFT                8

/* MBDMA_0 :: BACKPRESSCTL :: ALLOCLOW [07:00] */
#define BCHP_MBDMA_0_BACKPRESSCTL_ALLOCLOW_MASK                    0x000000ff
#define BCHP_MBDMA_0_BACKPRESSCTL_ALLOCLOW_SHIFT                   0

/***************************************************************************
 *DIAGOUT - Current diag output value
 ***************************************************************************/
/* MBDMA_0 :: DIAGOUT :: DIAGOUT [31:00] */
#define BCHP_MBDMA_0_DIAGOUT_DIAGOUT_MASK                          0xffffffff
#define BCHP_MBDMA_0_DIAGOUT_DIAGOUT_SHIFT                         0

/***************************************************************************
 *DIAGCOMPARE - Compare value for Diag interrupt
 ***************************************************************************/
/* MBDMA_0 :: DIAGCOMPARE :: DIAGCOMPARE [31:00] */
#define BCHP_MBDMA_0_DIAGCOMPARE_DIAGCOMPARE_MASK                  0xffffffff
#define BCHP_MBDMA_0_DIAGCOMPARE_DIAGCOMPARE_SHIFT                 0

/***************************************************************************
 *DIAGMASK - Diag compare mask for Diag interrupt
 ***************************************************************************/
/* MBDMA_0 :: DIAGMASK :: DIAGMASK [31:00] */
#define BCHP_MBDMA_0_DIAGMASK_DIAGMASK_MASK                        0xffffffff
#define BCHP_MBDMA_0_DIAGMASK_DIAGMASK_SHIFT                       0

/***************************************************************************
 *CAPTURESTATUS - Capture status flags for ubus capture trigger
 ***************************************************************************/
/* MBDMA_0 :: CAPTURESTATUS :: reserved0 [31:05] */
#define BCHP_MBDMA_0_CAPTURESTATUS_reserved0_MASK                  0xffffffe0
#define BCHP_MBDMA_0_CAPTURESTATUS_reserved0_SHIFT                 5

/* MBDMA_0 :: CAPTURESTATUS :: DIAG_MATCH [04:04] */
#define BCHP_MBDMA_0_CAPTURESTATUS_DIAG_MATCH_MASK                 0x00000010
#define BCHP_MBDMA_0_CAPTURESTATUS_DIAG_MATCH_SHIFT                4

/* MBDMA_0 :: CAPTURESTATUS :: INVALID_MSG [03:03] */
#define BCHP_MBDMA_0_CAPTURESTATUS_INVALID_MSG_MASK                0x00000008
#define BCHP_MBDMA_0_CAPTURESTATUS_INVALID_MSG_SHIFT               3

/* MBDMA_0 :: CAPTURESTATUS :: MSGQ_OVERFLOW [02:02] */
#define BCHP_MBDMA_0_CAPTURESTATUS_MSGQ_OVERFLOW_MASK              0x00000004
#define BCHP_MBDMA_0_CAPTURESTATUS_MSGQ_OVERFLOW_SHIFT             2

/* MBDMA_0 :: CAPTURESTATUS :: TOKEN_RD_ERROR [01:01] */
#define BCHP_MBDMA_0_CAPTURESTATUS_TOKEN_RD_ERROR_MASK             0x00000002
#define BCHP_MBDMA_0_CAPTURESTATUS_TOKEN_RD_ERROR_SHIFT            1

/* MBDMA_0 :: CAPTURESTATUS :: INVALID_TOKEN [00:00] */
#define BCHP_MBDMA_0_CAPTURESTATUS_INVALID_TOKEN_MASK              0x00000001
#define BCHP_MBDMA_0_CAPTURESTATUS_INVALID_TOKEN_SHIFT             0

/***************************************************************************
 *CAPTUREMASK - Capture mask for ubus capture trigger
 ***************************************************************************/
/* MBDMA_0 :: CAPTUREMASK :: reserved0 [31:05] */
#define BCHP_MBDMA_0_CAPTUREMASK_reserved0_MASK                    0xffffffe0
#define BCHP_MBDMA_0_CAPTUREMASK_reserved0_SHIFT                   5

/* MBDMA_0 :: CAPTUREMASK :: DIAG_MATCH_MASK [04:04] */
#define BCHP_MBDMA_0_CAPTUREMASK_DIAG_MATCH_MASK_MASK              0x00000010
#define BCHP_MBDMA_0_CAPTUREMASK_DIAG_MATCH_MASK_SHIFT             4

/* MBDMA_0 :: CAPTUREMASK :: INVALID_MSG_MASK [03:03] */
#define BCHP_MBDMA_0_CAPTUREMASK_INVALID_MSG_MASK_MASK             0x00000008
#define BCHP_MBDMA_0_CAPTUREMASK_INVALID_MSG_MASK_SHIFT            3

/* MBDMA_0 :: CAPTUREMASK :: MSGQ_OVERFLOW_MASK [02:02] */
#define BCHP_MBDMA_0_CAPTUREMASK_MSGQ_OVERFLOW_MASK_MASK           0x00000004
#define BCHP_MBDMA_0_CAPTUREMASK_MSGQ_OVERFLOW_MASK_SHIFT          2

/* MBDMA_0 :: CAPTUREMASK :: TOKEN_RD_ERROR_MASK [01:01] */
#define BCHP_MBDMA_0_CAPTUREMASK_TOKEN_RD_ERROR_MASK_MASK          0x00000002
#define BCHP_MBDMA_0_CAPTUREMASK_TOKEN_RD_ERROR_MASK_SHIFT         1

/* MBDMA_0 :: CAPTUREMASK :: INVALID_TOKEN_MASK [00:00] */
#define BCHP_MBDMA_0_CAPTUREMASK_INVALID_TOKEN_MASK_MASK           0x00000001
#define BCHP_MBDMA_0_CAPTUREMASK_INVALID_TOKEN_MASK_SHIFT          0

/***************************************************************************
 *INTERRUPTSTATUS - Combined MBDMA and Unimac interrupt status
 ***************************************************************************/
/* MBDMA_0 :: INTERRUPTSTATUS :: UNIMAC_INTERRUPT [31:16] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_UNIMAC_INTERRUPT_MASK         0xffff0000
#define BCHP_MBDMA_0_INTERRUPTSTATUS_UNIMAC_INTERRUPT_SHIFT        16

/* MBDMA_0 :: INTERRUPTSTATUS :: reserved0 [15:10] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_reserved0_MASK                0x0000fc00
#define BCHP_MBDMA_0_INTERRUPTSTATUS_reserved0_SHIFT               10

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_MSQ_OVF [09:09] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_MSQ_OVF_MASK       0x00000200
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_MSQ_OVF_SHIFT      9

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_INVALID_TX_MSG [08:08] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_INVALID_TX_MSG_MASK 0x00000100
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_INVALID_TX_MSG_SHIFT 8

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_DIAG [07:07] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_DIAG_MASK          0x00000080
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_DIAG_SHIFT         7

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_UBUS_ERR [06:06] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_UBUS_ERR_MASK      0x00000040
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_UBUS_ERR_SHIFT     6

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_TOKEN_RD_ERR [05:05] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_TOKEN_RD_ERR_MASK  0x00000020
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_TOKEN_RD_ERR_SHIFT 5

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_INVALID_TOKEN [04:04] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_INVALID_TOKEN_MASK 0x00000010
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_INVALID_TOKEN_SHIFT 4

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_ALLOC_EMPTY [03:03] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_ALLOC_EMPTY_MASK   0x00000008
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_ALLOC_EMPTY_SHIFT  3

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_ALLOC_FULL [02:02] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_ALLOC_FULL_MASK    0x00000004
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_ALLOC_FULL_SHIFT   2

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_FREE_EMPTY [01:01] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_FREE_EMPTY_MASK    0x00000002
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_FREE_EMPTY_SHIFT   1

/* MBDMA_0 :: INTERRUPTSTATUS :: MBDMA_INTR_FREE_FULL [00:00] */
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_FREE_FULL_MASK     0x00000001
#define BCHP_MBDMA_0_INTERRUPTSTATUS_MBDMA_INTR_FREE_FULL_SHIFT    0

/***************************************************************************
 *EPHYTESTCTL - Test controls for Ephy
 ***************************************************************************/
/* MBDMA_0 :: EPHYTESTCTL :: reserved0 [31:12] */
#define BCHP_MBDMA_0_EPHYTESTCTL_reserved0_MASK                    0xfffff000
#define BCHP_MBDMA_0_EPHYTESTCTL_reserved0_SHIFT                   12

/* MBDMA_0 :: EPHYTESTCTL :: SCAN_MODE_EN [11:11] */
#define BCHP_MBDMA_0_EPHYTESTCTL_SCAN_MODE_EN_MASK                 0x00000800
#define BCHP_MBDMA_0_EPHYTESTCTL_SCAN_MODE_EN_SHIFT                11

/* MBDMA_0 :: EPHYTESTCTL :: TEST_MODE_EN [10:10] */
#define BCHP_MBDMA_0_EPHYTESTCTL_TEST_MODE_EN_MASK                 0x00000400
#define BCHP_MBDMA_0_EPHYTESTCTL_TEST_MODE_EN_SHIFT                10

/* MBDMA_0 :: EPHYTESTCTL :: STANDALONE_MODE_EN [09:09] */
#define BCHP_MBDMA_0_EPHYTESTCTL_STANDALONE_MODE_EN_MASK           0x00000200
#define BCHP_MBDMA_0_EPHYTESTCTL_STANDALONE_MODE_EN_SHIFT          9

/* MBDMA_0 :: EPHYTESTCTL :: DLLBYP_PIN_F [08:08] */
#define BCHP_MBDMA_0_EPHYTESTCTL_DLLBYP_PIN_F_MASK                 0x00000100
#define BCHP_MBDMA_0_EPHYTESTCTL_DLLBYP_PIN_F_SHIFT                8

/* MBDMA_0 :: EPHYTESTCTL :: reserved1 [07:07] */
#define BCHP_MBDMA_0_EPHYTESTCTL_reserved1_MASK                    0x00000080
#define BCHP_MBDMA_0_EPHYTESTCTL_reserved1_SHIFT                   7

/* MBDMA_0 :: EPHYTESTCTL :: TESTEN [06:06] */
#define BCHP_MBDMA_0_EPHYTESTCTL_TESTEN_MASK                       0x00000040
#define BCHP_MBDMA_0_EPHYTESTCTL_TESTEN_SHIFT                      6

/* MBDMA_0 :: EPHYTESTCTL :: EXT_TEST_MODE [05:01] */
#define BCHP_MBDMA_0_EPHYTESTCTL_EXT_TEST_MODE_MASK                0x0000003e
#define BCHP_MBDMA_0_EPHYTESTCTL_EXT_TEST_MODE_SHIFT               1

/* MBDMA_0 :: EPHYTESTCTL :: EPHY_RESET [00:00] */
#define BCHP_MBDMA_0_EPHYTESTCTL_EPHY_RESET_MASK                   0x00000001
#define BCHP_MBDMA_0_EPHYTESTCTL_EPHY_RESET_SHIFT                  0

/***************************************************************************
 *CHANCONTROL_00 - Channel 0 Rx control
 ***************************************************************************/
/* MBDMA_0 :: CHANCONTROL_00 :: START_STOP_FLUSH [31:30] */
#define BCHP_MBDMA_0_CHANCONTROL_00_START_STOP_FLUSH_MASK          0xc0000000
#define BCHP_MBDMA_0_CHANCONTROL_00_START_STOP_FLUSH_SHIFT         30

/* MBDMA_0 :: CHANCONTROL_00 :: EAV_MODE [29:29] */
#define BCHP_MBDMA_0_CHANCONTROL_00_EAV_MODE_MASK                  0x20000000
#define BCHP_MBDMA_0_CHANCONTROL_00_EAV_MODE_SHIFT                 29

/* MBDMA_0 :: CHANCONTROL_00 :: MAX_BURST [28:20] */
#define BCHP_MBDMA_0_CHANCONTROL_00_MAX_BURST_MASK                 0x1ff00000
#define BCHP_MBDMA_0_CHANCONTROL_00_MAX_BURST_SHIFT                20

/* MBDMA_0 :: CHANCONTROL_00 :: ADDR_FORWARD [19:19] */
#define BCHP_MBDMA_0_CHANCONTROL_00_ADDR_FORWARD_MASK              0x00080000
#define BCHP_MBDMA_0_CHANCONTROL_00_ADDR_FORWARD_SHIFT             19

/* MBDMA_0 :: CHANCONTROL_00 :: ERR_FORWARD [18:18] */
#define BCHP_MBDMA_0_CHANCONTROL_00_ERR_FORWARD_MASK               0x00040000
#define BCHP_MBDMA_0_CHANCONTROL_00_ERR_FORWARD_SHIFT              18

/* MBDMA_0 :: CHANCONTROL_00 :: MSG_ID [17:12] */
#define BCHP_MBDMA_0_CHANCONTROL_00_MSG_ID_MASK                    0x0003f000
#define BCHP_MBDMA_0_CHANCONTROL_00_MSG_ID_SHIFT                   12

/* MBDMA_0 :: CHANCONTROL_00 :: MAC_ID [11:08] */
#define BCHP_MBDMA_0_CHANCONTROL_00_MAC_ID_MASK                    0x00000f00
#define BCHP_MBDMA_0_CHANCONTROL_00_MAC_ID_SHIFT                   8

/* MBDMA_0 :: CHANCONTROL_00 :: QOS [07:04] */
#define BCHP_MBDMA_0_CHANCONTROL_00_QOS_MASK                       0x000000f0
#define BCHP_MBDMA_0_CHANCONTROL_00_QOS_SHIFT                      4

/* MBDMA_0 :: CHANCONTROL_00 :: reserved0 [03:00] */
#define BCHP_MBDMA_0_CHANCONTROL_00_reserved0_MASK                 0x0000000f
#define BCHP_MBDMA_0_CHANCONTROL_00_reserved0_SHIFT                0

/***************************************************************************
 *LANMSGADDRESS0 - Target for LAN RX message for channel 0
 ***************************************************************************/
/* MBDMA_0 :: LANMSGADDRESS0 :: ADDRESS [31:00] */
#define BCHP_MBDMA_0_LANMSGADDRESS0_ADDRESS_MASK                   0xffffffff
#define BCHP_MBDMA_0_LANMSGADDRESS0_ADDRESS_SHIFT                  0

/***************************************************************************
 *CHANCONTROL_01 - Channel 1 Tx control
 ***************************************************************************/
/* MBDMA_0 :: CHANCONTROL_01 :: START_STOP_FLUSH [31:30] */
#define BCHP_MBDMA_0_CHANCONTROL_01_START_STOP_FLUSH_MASK          0xc0000000
#define BCHP_MBDMA_0_CHANCONTROL_01_START_STOP_FLUSH_SHIFT         30

/* MBDMA_0 :: CHANCONTROL_01 :: EAV_MODE [29:29] */
#define BCHP_MBDMA_0_CHANCONTROL_01_EAV_MODE_MASK                  0x20000000
#define BCHP_MBDMA_0_CHANCONTROL_01_EAV_MODE_SHIFT                 29

/* MBDMA_0 :: CHANCONTROL_01 :: MAX_BURST [28:20] */
#define BCHP_MBDMA_0_CHANCONTROL_01_MAX_BURST_MASK                 0x1ff00000
#define BCHP_MBDMA_0_CHANCONTROL_01_MAX_BURST_SHIFT                20

/* MBDMA_0 :: CHANCONTROL_01 :: reserved0 [19:15] */
#define BCHP_MBDMA_0_CHANCONTROL_01_reserved0_MASK                 0x000f8000
#define BCHP_MBDMA_0_CHANCONTROL_01_reserved0_SHIFT                15

/* MBDMA_0 :: CHANCONTROL_01 :: TX_STAT_ON_ERROR [14:14] */
#define BCHP_MBDMA_0_CHANCONTROL_01_TX_STAT_ON_ERROR_MASK          0x00004000
#define BCHP_MBDMA_0_CHANCONTROL_01_TX_STAT_ON_ERROR_SHIFT         14

/* MBDMA_0 :: CHANCONTROL_01 :: MSG_ID [13:08] */
#define BCHP_MBDMA_0_CHANCONTROL_01_MSG_ID_MASK                    0x00003f00
#define BCHP_MBDMA_0_CHANCONTROL_01_MSG_ID_SHIFT                   8

/* MBDMA_0 :: CHANCONTROL_01 :: MAC_ID [07:04] */
#define BCHP_MBDMA_0_CHANCONTROL_01_MAC_ID_MASK                    0x000000f0
#define BCHP_MBDMA_0_CHANCONTROL_01_MAC_ID_SHIFT                   4

/* MBDMA_0 :: CHANCONTROL_01 :: MAX_REQS [03:00] */
#define BCHP_MBDMA_0_CHANCONTROL_01_MAX_REQS_MASK                  0x0000000f
#define BCHP_MBDMA_0_CHANCONTROL_01_MAX_REQS_SHIFT                 0

/***************************************************************************
 *LANMSGADDRESS1 - Target address for TX STATUS message for channel 1
 ***************************************************************************/
/* MBDMA_0 :: LANMSGADDRESS1 :: ADDRESS [31:00] */
#define BCHP_MBDMA_0_LANMSGADDRESS1_ADDRESS_MASK                   0xffffffff
#define BCHP_MBDMA_0_LANMSGADDRESS1_ADDRESS_SHIFT                  0

/***************************************************************************
 *CHANCONTROL2_01 - Channel 1 Tx control register 2
 ***************************************************************************/
/* MBDMA_0 :: CHANCONTROL2_01 :: reserved0 [31:17] */
#define BCHP_MBDMA_0_CHANCONTROL2_01_reserved0_MASK                0xfffe0000
#define BCHP_MBDMA_0_CHANCONTROL2_01_reserved0_SHIFT               17

/* MBDMA_0 :: CHANCONTROL2_01 :: TX_MSGQ_OVERFLOW [16:16] */
#define BCHP_MBDMA_0_CHANCONTROL2_01_TX_MSGQ_OVERFLOW_MASK         0x00010000
#define BCHP_MBDMA_0_CHANCONTROL2_01_TX_MSGQ_OVERFLOW_SHIFT        16

/* MBDMA_0 :: CHANCONTROL2_01 :: TX_MSGQ_DEPTH [15:08] */
#define BCHP_MBDMA_0_CHANCONTROL2_01_TX_MSGQ_DEPTH_MASK            0x0000ff00
#define BCHP_MBDMA_0_CHANCONTROL2_01_TX_MSGQ_DEPTH_SHIFT           8

/* MBDMA_0 :: CHANCONTROL2_01 :: TX_MSGQ_NEAR_FULL_LEVEL [07:00] */
#define BCHP_MBDMA_0_CHANCONTROL2_01_TX_MSGQ_NEAR_FULL_LEVEL_MASK  0x000000ff
#define BCHP_MBDMA_0_CHANCONTROL2_01_TX_MSGQ_NEAR_FULL_LEVEL_SHIFT 0

/***************************************************************************
 *LANTXMSGFIFO01 - LAN TX message FIFO for channel 01
 ***************************************************************************/
/* MBDMA_0 :: LANTXMSGFIFO01 :: LANTXFIFOMSG [31:00] */
#define BCHP_MBDMA_0_LANTXMSGFIFO01_LANTXFIFOMSG_MASK              0xffffffff
#define BCHP_MBDMA_0_LANTXMSGFIFO01_LANTXFIFOMSG_SHIFT             0

/***************************************************************************
 *LANTXMSGFIFO02 - LAN TX message FIFO for channel 02
 ***************************************************************************/
/* MBDMA_0 :: LANTXMSGFIFO02 :: LANTXFIFOMSG [31:00] */
#define BCHP_MBDMA_0_LANTXMSGFIFO02_LANTXFIFOMSG_MASK              0xffffffff
#define BCHP_MBDMA_0_LANTXMSGFIFO02_LANTXFIFOMSG_SHIFT             0

#endif /* #ifndef BCHP_MBDMA_0_H__ */

/* End of File */
