

================================================================
== Vivado HLS Report for 'layer2'
================================================================
* Date:           Fri Dec 15 20:47:58 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.088|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  19967233|  19967233|  19967233|  19967233|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  19967232|  19967232|    311988|          -|          -|    64|    no    |
        | + Loop 1.1          |       792|       792|        66|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.2          |      3752|      3752|        67|          -|          -|    56|    no    |
        |  ++ Loop 1.2.1      |        64|        64|         2|          1|          1|    64|    yes   |
        |  ++ Loop 1.2.2      |        64|        64|         2|          1|          1|    64|    yes   |
        | + Loop 1.3          |    307440|    307440|     25620|          -|          -|    12|    no    |
        |  ++ Loop 1.3.1      |     25424|     25424|       454|          -|          -|    56|    no    |
        |   +++ Loop 1.3.1.1  |        64|        64|         2|          1|          1|    64|    yes   |
        |   +++ Loop 1.3.1.2  |       256|       256|         4|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.3  |       128|       128|         2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2      |       192|       192|         3|          -|          -|    64|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    564|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       16|      -|      30|     25|    0|
|Multiplexer      |        -|      -|       -|    629|    -|
|Register         |        -|      -|     341|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       16|      1|     371|   1218|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |FSRCNN_mul_mul_12Bew_U32  |FSRCNN_mul_mul_12Bew  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |correlate_img_V_assi_U  |layer1_correlate_fYi  |        0|  24|  12|    0|    64|   12|     1|          768|
    |biases_layer2_V_U       |layer2_biases_layqcK  |        0|   4|   1|    0|    12|    4|     1|           48|
    |channel_from_prev_ou_U  |layer2_channel_fryd2  |        6|   0|   0|    0|  5508|   12|     1|        66096|
    |img_channel_0_data_s_U  |layer2_img_channesc4  |        3|   0|   0|    0|  3584|   12|     1|        43008|
    |img_channel_0_keep_s_U  |layer2_img_channetde  |        1|   0|   0|    0|  3584|    4|     1|        14336|
    |img_channel_0_user_s_U  |layer2_img_channeudo  |        1|   0|   0|    0|  3584|    1|     1|         3584|
    |img_channel_0_last_s_U  |layer2_img_channeudo  |        1|   0|   0|    0|  3584|    1|     1|         3584|
    |img_channel_0_id_V_U    |layer2_img_channeudo  |        1|   0|   0|    0|  3584|    1|     1|         3584|
    |img_channel_0_dest_s_U  |layer2_img_channeudo  |        1|   0|   0|    0|  3584|    1|     1|         3584|
    |out_layer_data_V_U      |layer2_out_layer_Aem  |        1|   0|   0|    0|   768|   12|     1|         9216|
    |out_layer_valid_V_U     |layer2_out_layer_zec  |        0|   2|  12|    0|   768|    1|     1|          768|
    |weights_layer2_V_0_U    |layer2_weights_lapcA  |        1|   0|   0|    0|   672|    6|     1|         4032|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |       16|  30|  25|    0| 29296|   67|    12|       152608|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1265_fu_1136_p2              |     +    |      0|  0|  13|          11|          11|
    |add_ln162_fu_1177_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln203_50_fu_862_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln203_51_fu_942_p2             |     +    |      0|  0|  17|          13|          13|
    |add_ln203_52_fu_912_p2             |     +    |      0|  0|  17|          13|          13|
    |add_ln203_53_fu_1030_p2            |     +    |      0|  0|   8|          11|          11|
    |add_ln203_54_fu_1068_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln203_fu_1206_p2               |     +    |      0|  0|  13|          11|          11|
    |add_ln397_fu_1058_p2               |     +    |      0|  0|  15|           7|           1|
    |add_ln703_fu_1146_p2               |     +    |      0|  0|  12|          12|          12|
    |aux_sum_V_fu_1201_p2               |     +    |      0|  0|  12|          12|          12|
    |current_filter_fu_962_p2           |     +    |      0|  0|  13|           4|           1|
    |current_input_channe_12_fu_878_p2  |     +    |      0|  0|  15|           6|           1|
    |current_input_channe_13_fu_994_p2  |     +    |      0|  0|  15|           6|           1|
    |i_fu_822_p2                        |     +    |      0|  0|  13|           4|           1|
    |index_fu_1092_p2                   |     +    |      0|  0|  15|           7|           1|
    |index_input_element_35_fu_902_p2   |     +    |      0|  0|  15|           7|           1|
    |index_input_element_36_fu_1167_p2  |     +    |      0|  0|  15|           7|           1|
    |index_input_element_37_fu_1121_p2  |     +    |      0|  0|  15|           7|           1|
    |index_input_element_fu_932_p2      |     +    |      0|  0|  15|           7|           1|
    |j_fu_852_p2                        |     +    |      0|  0|  15|           7|           1|
    |r_V_2_fu_1246_p2                   |     +    |      0|  0|  21|          15|          15|
    |ret_V_fu_1275_p2                   |     +    |      0|  0|  23|          16|          16|
    |row_idx_fu_810_p2                  |     +    |      0|  0|  15|           7|           1|
    |sub_ln203_fu_1024_p2               |     -    |      0|  0|   8|          11|          11|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op108          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op295          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_1219_p2             |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln300_fu_804_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln303_fu_816_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln304_fu_846_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln308_fu_872_p2               |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln323_fu_840_p2               |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln326_fu_926_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln348_fu_896_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln387_fu_956_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln389_fu_988_p2               |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln397_fu_1052_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln404_fu_1115_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln409_fu_1161_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln46_fu_1086_p2               |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln14_fu_1252_p3             |  select  |      0|  0|  11|           1|          11|
    |select_ln7_fu_1224_p3              |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 564|         349|         295|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  113|         24|    1|         24|
    |ap_done                                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                           |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                           |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                           |   15|          3|    1|          3|
    |ap_phi_mux_index_input_element2_24_phi_fu_732_p4  |    9|          2|    7|         14|
    |channel_from_prev_ou_address0                     |   15|          3|   13|         39|
    |corr1_out_V_data_V_blk_n                          |    9|          2|    1|          2|
    |corr1_out_V_dest_V_blk_n                          |    9|          2|    1|          2|
    |corr1_out_V_id_V_blk_n                            |    9|          2|    1|          2|
    |corr1_out_V_keep_V_blk_n                          |    9|          2|    1|          2|
    |corr1_out_V_last_V_blk_n                          |    9|          2|    1|          2|
    |corr1_out_V_user_V_blk_n                          |    9|          2|    1|          2|
    |corr1_out_V_valid_V_blk_n                         |    9|          2|    1|          2|
    |corr2_out_V_data_V_blk_n                          |    9|          2|    1|          2|
    |corr2_out_V_dest_V_blk_n                          |    9|          2|    1|          2|
    |corr2_out_V_id_V_blk_n                            |    9|          2|    1|          2|
    |corr2_out_V_keep_V_blk_n                          |    9|          2|    1|          2|
    |corr2_out_V_last_V_blk_n                          |    9|          2|    1|          2|
    |corr2_out_V_user_V_blk_n                          |    9|          2|    1|          2|
    |corr2_out_V_valid_V_blk_n                         |    9|          2|    1|          2|
    |correlate_img_V_assi_address0                     |   15|          3|    6|         18|
    |current_filter_0_reg_705                          |    9|          2|    4|          8|
    |current_input_channe_19_reg_716                   |    9|          2|    6|         12|
    |current_input_channe_reg_672                      |    9|          2|    6|         12|
    |i_0_reg_650                                       |    9|          2|    4|          8|
    |img_channel_0_data_s_address0                     |   21|          4|   12|         48|
    |img_channel_0_dest_s_address0                     |   21|          4|   12|         48|
    |img_channel_0_id_V_address0                       |   21|          4|   12|         48|
    |img_channel_0_keep_s_address0                     |   21|          4|   12|         48|
    |img_channel_0_last_s_address0                     |   21|          4|   12|         48|
    |img_channel_0_user_s_address0                     |   21|          4|   12|         48|
    |index_0_i_reg_740                                 |    9|          2|    7|         14|
    |index_input_element1_reg_694                      |    9|          2|    7|         14|
    |index_input_element2_24_reg_728                   |    9|          2|    7|         14|
    |index_input_element2_25_reg_751                   |    9|          2|    7|         14|
    |index_input_element2_26_reg_762                   |    9|          2|    7|         14|
    |index_input_element2_reg_683                      |    9|          2|    7|         14|
    |j_0_reg_661                                       |    9|          2|    7|         14|
    |out_layer_data_V_address0                         |   33|          6|   10|         60|
    |out_layer_data_V_d0                               |   21|          4|   12|         48|
    |real_start                                        |    9|          2|    1|          2|
    |row_idx_0_reg_638                                 |    9|          2|    7|         14|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |  629|        131|  216|        684|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln203_51_reg_1370             |  13|   0|   13|          0|
    |add_ln203_52_reg_1356             |  13|   0|   13|          0|
    |add_ln203_reg_1551                |  11|   0|   11|          0|
    |add_ln397_reg_1431                |   7|   0|    7|          0|
    |ap_CS_fsm                         |  23|   0|   23|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |aux_sum_V_reg_1545                |  12|   0|   12|          0|
    |channel_from_prev_ou_10_reg_1464  |  12|   0|   12|          0|
    |current_filter_0_reg_705          |   4|   0|    4|          0|
    |current_filter_reg_1378           |   4|   0|    4|          0|
    |current_input_channe_12_reg_1336  |   6|   0|    6|          0|
    |current_input_channe_13_reg_1402  |   6|   0|    6|          0|
    |current_input_channe_19_reg_716   |   6|   0|    6|          0|
    |current_input_channe_reg_672      |   6|   0|    6|          0|
    |i_0_reg_650                       |   4|   0|    4|          0|
    |i_reg_1310                        |   4|   0|    4|          0|
    |icmp_ln323_reg_1320               |   1|   0|    1|          0|
    |icmp_ln326_reg_1361               |   1|   0|    1|          0|
    |icmp_ln348_reg_1347               |   1|   0|    1|          0|
    |icmp_ln397_reg_1427               |   1|   0|    1|          0|
    |index_0_i_reg_740                 |   7|   0|    7|          0|
    |index_input_element1_reg_694      |   7|   0|    7|          0|
    |index_input_element2_24_reg_728   |   7|   0|    7|          0|
    |index_input_element2_25_reg_751   |   7|   0|    7|          0|
    |index_input_element2_26_reg_762   |   7|   0|    7|          0|
    |index_input_element2_reg_683      |   7|   0|    7|          0|
    |index_input_element_36_reg_1505   |   7|   0|    7|          0|
    |index_input_element_37_reg_1477   |   7|   0|    7|          0|
    |index_reg_1449                    |   7|   0|    7|          0|
    |j_0_reg_661                       |   7|   0|    7|          0|
    |out_layer_data_V_add_10_reg_1515  |  10|   0|   10|          0|
    |out_layer_data_V_add_9_reg_1482   |  10|   0|   10|          0|
    |row_idx_0_reg_638                 |   7|   0|    7|          0|
    |row_idx_reg_1302                  |   7|   0|    7|          0|
    |sext_ln1265_reg_1492              |  12|   0|   12|          0|
    |sext_ln46_reg_1441                |  16|   0|   16|          0|
    |sext_ln703_reg_1497               |  11|   0|   11|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |subfilter_layer_0_V_reg_1422      |   6|   0|    6|          0|
    |sum_V_reg_1469                    |  12|   0|   12|          0|
    |tmp_63_reg_1556                   |   1|   0|    1|          0|
    |tmp_valid_V_reg_1561              |   1|   0|    1|          0|
    |zext_ln162_reg_1388               |   4|   0|   11|          7|
    |zext_ln203_89_reg_1417            |   6|   0|   13|          7|
    |zext_ln304_reg_1315               |   4|   0|   11|          7|
    |zext_ln323_reg_1341               |   6|   0|   13|          7|
    |zext_ln389_reg_1393               |   4|   0|   11|          7|
    |zext_ln393_reg_1383               |   4|   0|   64|         60|
    |zext_ln62_reg_1454                |   7|   0|   64|         57|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 341|   0|  493|        152|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        layer2       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        layer2       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        layer2       | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |        layer2       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        layer2       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        layer2       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        layer2       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        layer2       | return value |
|start_out                    | out |    1| ap_ctrl_hs |        layer2       | return value |
|start_write                  | out |    1| ap_ctrl_hs |        layer2       | return value |
|corr1_out_V_valid_V_dout     |  in |    1|   ap_fifo  | corr1_out_V_valid_V |    pointer   |
|corr1_out_V_valid_V_empty_n  |  in |    1|   ap_fifo  | corr1_out_V_valid_V |    pointer   |
|corr1_out_V_valid_V_read     | out |    1|   ap_fifo  | corr1_out_V_valid_V |    pointer   |
|corr1_out_V_data_V_dout      |  in |   12|   ap_fifo  |  corr1_out_V_data_V |    pointer   |
|corr1_out_V_data_V_empty_n   |  in |    1|   ap_fifo  |  corr1_out_V_data_V |    pointer   |
|corr1_out_V_data_V_read      | out |    1|   ap_fifo  |  corr1_out_V_data_V |    pointer   |
|corr1_out_V_keep_V_dout      |  in |    4|   ap_fifo  |  corr1_out_V_keep_V |    pointer   |
|corr1_out_V_keep_V_empty_n   |  in |    1|   ap_fifo  |  corr1_out_V_keep_V |    pointer   |
|corr1_out_V_keep_V_read      | out |    1|   ap_fifo  |  corr1_out_V_keep_V |    pointer   |
|corr1_out_V_user_V_dout      |  in |    1|   ap_fifo  |  corr1_out_V_user_V |    pointer   |
|corr1_out_V_user_V_empty_n   |  in |    1|   ap_fifo  |  corr1_out_V_user_V |    pointer   |
|corr1_out_V_user_V_read      | out |    1|   ap_fifo  |  corr1_out_V_user_V |    pointer   |
|corr1_out_V_last_V_dout      |  in |    1|   ap_fifo  |  corr1_out_V_last_V |    pointer   |
|corr1_out_V_last_V_empty_n   |  in |    1|   ap_fifo  |  corr1_out_V_last_V |    pointer   |
|corr1_out_V_last_V_read      | out |    1|   ap_fifo  |  corr1_out_V_last_V |    pointer   |
|corr1_out_V_id_V_dout        |  in |    1|   ap_fifo  |   corr1_out_V_id_V  |    pointer   |
|corr1_out_V_id_V_empty_n     |  in |    1|   ap_fifo  |   corr1_out_V_id_V  |    pointer   |
|corr1_out_V_id_V_read        | out |    1|   ap_fifo  |   corr1_out_V_id_V  |    pointer   |
|corr1_out_V_dest_V_dout      |  in |    1|   ap_fifo  |  corr1_out_V_dest_V |    pointer   |
|corr1_out_V_dest_V_empty_n   |  in |    1|   ap_fifo  |  corr1_out_V_dest_V |    pointer   |
|corr1_out_V_dest_V_read      | out |    1|   ap_fifo  |  corr1_out_V_dest_V |    pointer   |
|corr2_out_V_valid_V_din      | out |    1|   ap_fifo  | corr2_out_V_valid_V |    pointer   |
|corr2_out_V_valid_V_full_n   |  in |    1|   ap_fifo  | corr2_out_V_valid_V |    pointer   |
|corr2_out_V_valid_V_write    | out |    1|   ap_fifo  | corr2_out_V_valid_V |    pointer   |
|corr2_out_V_data_V_din       | out |   12|   ap_fifo  |  corr2_out_V_data_V |    pointer   |
|corr2_out_V_data_V_full_n    |  in |    1|   ap_fifo  |  corr2_out_V_data_V |    pointer   |
|corr2_out_V_data_V_write     | out |    1|   ap_fifo  |  corr2_out_V_data_V |    pointer   |
|corr2_out_V_keep_V_din       | out |    4|   ap_fifo  |  corr2_out_V_keep_V |    pointer   |
|corr2_out_V_keep_V_full_n    |  in |    1|   ap_fifo  |  corr2_out_V_keep_V |    pointer   |
|corr2_out_V_keep_V_write     | out |    1|   ap_fifo  |  corr2_out_V_keep_V |    pointer   |
|corr2_out_V_user_V_din       | out |    1|   ap_fifo  |  corr2_out_V_user_V |    pointer   |
|corr2_out_V_user_V_full_n    |  in |    1|   ap_fifo  |  corr2_out_V_user_V |    pointer   |
|corr2_out_V_user_V_write     | out |    1|   ap_fifo  |  corr2_out_V_user_V |    pointer   |
|corr2_out_V_last_V_din       | out |    1|   ap_fifo  |  corr2_out_V_last_V |    pointer   |
|corr2_out_V_last_V_full_n    |  in |    1|   ap_fifo  |  corr2_out_V_last_V |    pointer   |
|corr2_out_V_last_V_write     | out |    1|   ap_fifo  |  corr2_out_V_last_V |    pointer   |
|corr2_out_V_id_V_din         | out |    1|   ap_fifo  |   corr2_out_V_id_V  |    pointer   |
|corr2_out_V_id_V_full_n      |  in |    1|   ap_fifo  |   corr2_out_V_id_V  |    pointer   |
|corr2_out_V_id_V_write       | out |    1|   ap_fifo  |   corr2_out_V_id_V  |    pointer   |
|corr2_out_V_dest_V_din       | out |    1|   ap_fifo  |  corr2_out_V_dest_V |    pointer   |
|corr2_out_V_dest_V_full_n    |  in |    1|   ap_fifo  |  corr2_out_V_dest_V |    pointer   |
|corr2_out_V_dest_V_write     | out |    1|   ap_fifo  |  corr2_out_V_dest_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 9 11 
6 --> 8 7 
7 --> 6 
8 --> 5 
9 --> 8 10 
10 --> 9 
11 --> 12 2 
12 --> 13 23 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 18 21 
18 --> 19 
19 --> 20 
20 --> 17 
21 --> 22 12 
22 --> 21 
23 --> 24 
24 --> 25 11 
25 --> 26 
26 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str315, [1 x i8]* @p_str316, [1 x i8]* @p_str317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str318, [1 x i8]* @p_str319)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str307, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str309, [1 x i8]* @p_str310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str311, [1 x i8]* @p_str312)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str293, i32 0, i32 0, [1 x i8]* @p_str294, [1 x i8]* @p_str295, [1 x i8]* @p_str296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str297, [1 x i8]* @p_str298)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr2_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str286, i32 0, i32 0, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str290, [1 x i8]* @p_str291)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr2_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str272, i32 0, i32 0, [1 x i8]* @p_str273, [1 x i8]* @p_str274, [1 x i8]* @p_str275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str276, [1 x i8]* @p_str277)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr1_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr1_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%correlate_img_V_assi = alloca [64 x i12], align 2"   --->   Operation 41 'alloca' 'correlate_img_V_assi' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%img_channel_0_data_s = alloca [3584 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 42 'alloca' 'img_channel_0_data_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%img_channel_0_keep_s = alloca [3584 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 43 'alloca' 'img_channel_0_keep_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%img_channel_0_user_s = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 44 'alloca' 'img_channel_0_user_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%img_channel_0_last_s = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 45 'alloca' 'img_channel_0_last_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%img_channel_0_id_V = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 46 'alloca' 'img_channel_0_id_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%img_channel_0_dest_s = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 47 'alloca' 'img_channel_0_dest_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:299]   --->   Operation 48 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 49 [1/1] (2.56ns)   --->   "%out_layer_valid_V = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:302]   --->   Operation 49 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%out_layer_data_V = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:302]   --->   Operation 50 'alloca' 'out_layer_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader369" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %row_idx, %.preheader369.loopexit ]"   --->   Operation 52 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%icmp_ln300 = icmp eq i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 53 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 54 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 55 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %1, label %.preheader368.preheader" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 57 'br' <Predicate = (!icmp_ln300)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:423]   --->   Operation 58 'ret' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %.preheader368.loopexit ], [ 0, %.preheader368.preheader ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln303 = icmp eq i4 %i_0, -4" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 60 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader366.preheader, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_112 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 64 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i10 %tmp_112 to i11" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 65 'zext' 'zext_ln304' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 66 'br' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (1.48ns)   --->   "%icmp_ln323 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:323]   --->   Operation 67 'icmp' 'icmp_ln323' <Predicate = (icmp_ln303)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 68 'br' <Predicate = (icmp_ln303)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader367.preheader ]"   --->   Operation 69 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.48ns)   --->   "%icmp_ln304 = icmp eq i7 %j_0, -64" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 70 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %.preheader368.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i11" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 74 'zext' 'zext_ln203' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln203_50 = add i11 %zext_ln304, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 75 'add' 'add_ln203_50' <Predicate = (!icmp_ln304)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_82 = zext i11 %add_ln203_50 to i64" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 76 'zext' 'zext_ln203_82' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%out_layer_data_V_add = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_82" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 77 'getelementptr' 'out_layer_data_V_add' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_data_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 78 'store' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 79 'br' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 80 'br' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.40>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%current_input_channe = phi i6 [ %current_input_channe_12, %.loopexit353 ], [ 0, %.preheader366.preheader ]"   --->   Operation 81 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.42ns)   --->   "%icmp_ln308 = icmp eq i6 %current_input_channe, -8" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 82 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.82ns)   --->   "%current_input_channe_12 = add i6 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 84 'add' 'current_input_channe_12' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln308, label %.preheader351.preheader, label %.loopexit365" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_113 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 86 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i12 %tmp_113 to i13" [FSRCNN_V1/FSRCNN.cpp:323]   --->   Operation 87 'zext' 'zext_ln323' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %.preheader1.preheader, label %.preheader359.preheader" [FSRCNN_V1/FSRCNN.cpp:323]   --->   Operation 88 'br' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader359" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 89 'br' <Predicate = (!icmp_ln308 & !icmp_ln323)> <Delay = 1.76>
ST_5 : Operation 90 [1/1] (1.76ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 90 'br' <Predicate = (!icmp_ln308 & icmp_ln323)> <Delay = 1.76>
ST_5 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 91 'br' <Predicate = (icmp_ln308)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 2.46>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_35, %hls_label_14 ], [ 0, %.preheader359.preheader ]"   --->   Operation 92 'phi' 'index_input_element2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.48ns)   --->   "%icmp_ln348 = icmp eq i7 %index_input_element2, -64" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 93 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 94 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.87ns)   --->   "%index_input_element_35 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 95 'add' 'index_input_element_35' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln348, label %.loopexit353.loopexit, label %hls_label_14" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln203_85 = zext i7 %index_input_element2 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 97 'zext' 'zext_ln203_85' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.54ns)   --->   "%add_ln203_52 = add i13 %zext_ln323, %zext_ln203_85" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 98 'add' 'add_ln203_52' <Predicate = (!icmp_ln348)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.88>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [FSRCNN_V1/FSRCNN.cpp:349]   --->   Operation 99 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:350]   --->   Operation 100 'specpipeline' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln203_86 = zext i13 %add_ln203_52 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 101 'zext' 'zext_ln203_86' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%img_channel_0_data_6 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 102 'getelementptr' 'img_channel_0_data_6' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%img_channel_0_keep_5 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 103 'getelementptr' 'img_channel_0_keep_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%img_channel_0_user_5 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 104 'getelementptr' 'img_channel_0_user_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%img_channel_0_last_5 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 105 'getelementptr' 'img_channel_0_last_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_3 = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 106 'getelementptr' 'img_channel_0_id_V_3' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%img_channel_0_dest_5 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 107 'getelementptr' 'img_channel_0_dest_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.63ns)   --->   "%empty_89 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 108 'read' 'empty_89' <Predicate = (!icmp_ln348)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 1" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 109 'extractvalue' 'tmp_data_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_keep_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 2" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 110 'extractvalue' 'tmp_keep_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_user_V_13 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 3" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 111 'extractvalue' 'tmp_user_V_13' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_last_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 4" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 112 'extractvalue' 'tmp_last_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_id_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 5" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 113 'extractvalue' 'tmp_id_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_dest_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 6" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 114 'extractvalue' 'tmp_dest_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_14, i12* %img_channel_0_data_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 115 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_14, i4* %img_channel_0_keep_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 116 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_13, i1* %img_channel_0_user_5, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 117 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_7 : Operation 118 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_14, i1* %img_channel_0_last_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 118 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_7 : Operation 119 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_14, i1* %img_channel_0_id_V_3, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 119 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_14, i1* %img_channel_0_dest_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 120 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_s)" [FSRCNN_V1/FSRCNN.cpp:352]   --->   Operation 121 'specregionend' 'empty_90' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader359" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 122 'br' <Predicate = (!icmp_ln348)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit353"   --->   Operation 123 'br' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %.loopexit353"   --->   Operation 124 'br' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.46>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element, %hls_label_11 ], [ 0, %.preheader1.preheader ]"   --->   Operation 126 'phi' 'index_input_element1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.48ns)   --->   "%icmp_ln326 = icmp eq i7 %index_input_element1, -64" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 127 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 128 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 129 'add' 'index_input_element' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln326, label %.loopexit353.loopexit341, label %hls_label_11" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln203_83 = zext i7 %index_input_element1 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 131 'zext' 'zext_ln203_83' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.54ns)   --->   "%add_ln203_51 = add i13 %zext_ln323, %zext_ln203_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 132 'add' 'add_ln203_51' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.88>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [FSRCNN_V1/FSRCNN.cpp:327]   --->   Operation 133 'specregionbegin' 'tmp' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:328]   --->   Operation 134 'specpipeline' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln203_84 = zext i13 %add_ln203_51 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 135 'zext' 'zext_ln203_84' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%img_channel_0_data_5 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 136 'getelementptr' 'img_channel_0_data_5' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%img_channel_0_keep_4 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 137 'getelementptr' 'img_channel_0_keep_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%img_channel_0_user_4 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 138 'getelementptr' 'img_channel_0_user_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%img_channel_0_last_4 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 139 'getelementptr' 'img_channel_0_last_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_s = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 140 'getelementptr' 'img_channel_0_id_V_s' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%img_channel_0_dest_4 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 141 'getelementptr' 'img_channel_0_dest_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 142 'read' 'empty' <Predicate = (!icmp_ln326)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 143 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 144 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 145 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 146 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 147 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 148 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %img_channel_0_data_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 149 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_10 : Operation 150 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %img_channel_0_keep_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 150 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_10 : Operation 151 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V, i1* %img_channel_0_user_4, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 151 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_10 : Operation 152 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V, i1* %img_channel_0_last_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 152 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_10 : Operation 153 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V, i1* %img_channel_0_id_V_s, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 153 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_10 : Operation 154 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V, i1* %img_channel_0_dest_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 154 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:330]   --->   Operation 155 'specregionend' 'empty_88' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 156 'br' <Predicate = (!icmp_ln326)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.28>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i4 [ %current_filter, %.preheader351.loopexit ], [ 0, %.preheader351.preheader ]"   --->   Operation 157 'phi' 'current_filter_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.30ns)   --->   "%icmp_ln387 = icmp eq i4 %current_filter_0, -4" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 158 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 159 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (1.73ns)   --->   "%current_filter = add i4 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 160 'add' 'current_filter' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %.preheader369.loopexit, label %.preheader350.preheader" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i4 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 162 'zext' 'zext_ln393' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %current_filter_0 to i11" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 163 'zext' 'zext_ln162' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 164 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i10 %tmp_114 to i11" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 165 'zext' 'zext_ln389' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.76ns)   --->   "br label %.preheader350" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 166 'br' <Predicate = (!icmp_ln387)> <Delay = 1.76>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader369"   --->   Operation 167 'br' <Predicate = (icmp_ln387)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 7.01>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%current_input_channe_19 = phi i6 [ 0, %.preheader350.preheader ], [ %current_input_channe_13, %.preheader350.loopexit ]"   --->   Operation 168 'phi' 'current_input_channe_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.42ns)   --->   "%icmp_ln389 = icmp eq i6 %current_input_channe_19, -8" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 169 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 170 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (1.82ns)   --->   "%current_input_channe_13 = add i6 %current_input_channe_19, 1" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 171 'add' 'current_input_channe_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln389, label %.preheader.preheader, label %.preheader349.preheader" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %current_input_channe_19, i4 0)" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 173 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln203_87 = zext i10 %tmp_115 to i11" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 174 'zext' 'zext_ln203_87' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %current_input_channe_19, i2 0)" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 175 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln203_88 = zext i8 %tmp_116 to i11" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 176 'zext' 'zext_ln203_88' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %zext_ln203_87, %zext_ln203_88" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 177 'sub' 'sub_ln203' <Predicate = (!icmp_ln389)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 178 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_53 = add i11 %sub_ln203, %zext_ln162" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 178 'add' 'add_ln203_53' <Predicate = (!icmp_ln389)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_53 to i64" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 179 'sext' 'sext_ln203' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%weights_layer2_V_0_a = getelementptr [672 x i6]* @weights_layer2_V_0, i64 0, i64 %sext_ln203" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 180 'getelementptr' 'weights_layer2_V_0_a' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i6* %weights_layer2_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 181 'load' 'subfilter_layer_0_V' <Predicate = (!icmp_ln389)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%biases_layer2_V_addr = getelementptr [12 x i4]* @biases_layer2_V, i64 0, i64 %zext_ln393" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 182 'getelementptr' 'biases_layer2_V_addr' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 183 [2/2] (3.25ns)   --->   "%p_Val2_27 = load i4* %biases_layer2_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 183 'load' 'p_Val2_27' <Predicate = (icmp_ln389)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>

State 13 <SV = 6> <Delay = 3.25>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_117 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe_19, i6 0)" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 184 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln203_89 = zext i12 %tmp_117 to i13" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 185 'zext' 'zext_ln203_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i6* %weights_layer2_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 186 'load' 'subfilter_layer_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_13 : Operation 187 [1/1] (1.76ns)   --->   "br label %.preheader347.0" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 187 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 7> <Delay = 4.80>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%index_input_element2_24 = phi i7 [ %add_ln397, %hls_label_18 ], [ 0, %.preheader349.preheader ]" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 188 'phi' 'index_input_element2_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (1.48ns)   --->   "%icmp_ln397 = icmp eq i7 %index_input_element2_24, -64" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 189 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 190 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.87ns)   --->   "%add_ln397 = add i7 %index_input_element2_24, 1" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 191 'add' 'add_ln397' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln397, label %.preheader348.1, label %hls_label_18" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln203_90 = zext i7 %index_input_element2_24 to i13" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 193 'zext' 'zext_ln203_90' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (1.54ns)   --->   "%add_ln203_54 = add i13 %zext_ln203_89, %zext_ln203_90" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 194 'add' 'add_ln203_54' <Predicate = (!icmp_ln397)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln203_91 = zext i13 %add_ln203_54 to i64" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 195 'zext' 'zext_ln203_91' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%img_channel_0_data_7 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_91" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 196 'getelementptr' 'img_channel_0_data_7' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_14 : Operation 197 [2/2] (3.25ns)   --->   "%img_channel_0_data_8 = load i12* %img_channel_0_data_7, align 2" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 197 'load' 'img_channel_0_data_8' <Predicate = (!icmp_ln397)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>

State 15 <SV = 8> <Delay = 6.50>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [FSRCNN_V1/FSRCNN.cpp:398]   --->   Operation 198 'specregionbegin' 'tmp_36' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:399]   --->   Operation 199 'specpipeline' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i7 %index_input_element2_24 to i64" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 200 'zext' 'zext_ln400' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_8 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln400" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 201 'getelementptr' 'channel_from_prev_ou_8' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 202 [1/2] (3.25ns)   --->   "%img_channel_0_data_8 = load i12* %img_channel_0_data_7, align 2" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 202 'load' 'img_channel_0_data_8' <Predicate = (!icmp_ln397)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_15 : Operation 203 [1/1] (3.25ns)   --->   "store i12 %img_channel_0_data_8, i12* %channel_from_prev_ou_8, align 2" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 203 'store' <Predicate = (!icmp_ln397)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_36)" [FSRCNN_V1/FSRCNN.cpp:401]   --->   Operation 204 'specregionend' 'empty_91' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader347.0" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 205 'br' <Predicate = (!icmp_ln397)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 1.76>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i6 %subfilter_layer_0_V to i16" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 206 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.76ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 9> <Delay = 3.25>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%index_0_i = phi i7 [ 0, %.preheader348.1 ], [ %index, %hls_label_0 ]"   --->   Operation 208 'phi' 'index_0_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (1.48ns)   --->   "%icmp_ln46 = icmp eq i7 %index_0_i, -64" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 209 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 210 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (1.87ns)   --->   "%index = add i7 %index_0_i, 1" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 211 'add' 'index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %CORRELATE.exit.preheader, label %hls_label_0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i7 %index_0_i to i64" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 213 'zext' 'zext_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_9 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 214 'getelementptr' 'channel_from_prev_ou_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 215 [2/2] (3.25ns)   --->   "%channel_from_prev_ou_10 = load i12* %channel_from_prev_ou_9, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 215 'load' 'channel_from_prev_ou_10' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_17 : Operation 216 [1/1] (1.76ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 216 'br' <Predicate = (icmp_ln46)> <Delay = 1.76>

State 18 <SV = 10> <Delay = 3.25>
ST_18 : Operation 217 [1/2] (3.25ns)   --->   "%channel_from_prev_ou_10 = load i12* %channel_from_prev_ou_9, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 217 'load' 'channel_from_prev_ou_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>

State 19 <SV = 11> <Delay = 6.38>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %channel_from_prev_ou_10 to i16" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 218 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i16 %sext_ln1118_3, %sext_ln46" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 219 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%sum_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %r_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 220 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>

State 20 <SV = 12> <Delay = 2.32>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_3 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 221 'getelementptr' 'correlate_img_V_assi_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (2.32ns)   --->   "store i12 %sum_V, i12* %correlate_img_V_assi_3, align 2" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 4.98>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%index_input_element2_25 = phi i7 [ %index_input_element_37, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ], [ 0, %CORRELATE.exit.preheader ]"   --->   Operation 224 'phi' 'index_input_element2_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (1.48ns)   --->   "%icmp_ln404 = icmp eq i7 %index_input_element2_25, -64" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 225 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 226 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (1.87ns)   --->   "%index_input_element_37 = add i7 %index_input_element2_25, 1" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 227 'add' 'index_input_element_37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %.preheader350.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i7 %index_input_element2_25 to i64" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 229 'zext' 'zext_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %index_input_element2_25 to i11" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 230 'zext' 'zext_ln1265' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (1.73ns)   --->   "%add_ln1265 = add i11 %zext_ln389, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 231 'add' 'add_ln1265' <Predicate = (!icmp_ln404)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i11 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 232 'zext' 'zext_ln1265_8' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_9 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_8" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 233 'getelementptr' 'out_layer_data_V_add_9' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 234 [2/2] (3.25ns)   --->   "%p_Val2_31 = load i12* %out_layer_data_V_add_9, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 234 'load' 'p_Val2_31' <Predicate = (!icmp_ln404)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_4 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln406" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 235 'getelementptr' 'correlate_img_V_assi_4' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 236 [2/2] (2.32ns)   --->   "%p_Val2_32 = load i12* %correlate_img_V_assi_4, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 236 'load' 'p_Val2_32' <Predicate = (!icmp_ln404)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader350"   --->   Operation 237 'br' <Predicate = (icmp_ln404)> <Delay = 0.00>

State 22 <SV = 11> <Delay = 8.05>
ST_22 : Operation 238 [1/2] (3.25ns)   --->   "%p_Val2_31 = load i12* %out_layer_data_V_add_9, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 238 'load' 'p_Val2_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_22 : Operation 239 [1/2] (2.32ns)   --->   "%p_Val2_32 = load i12* %correlate_img_V_assi_4, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 239 'load' 'p_Val2_32' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_22 : Operation 240 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_32, %p_Val2_31" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 240 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_data_V_add_9, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 243 [1/2] (3.25ns)   --->   "%p_Val2_27 = load i4* %biases_layer2_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 243 'load' 'p_Val2_27' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i4 %p_Val2_27 to i12" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 244 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %p_Val2_27 to i11" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 245 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 246 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 7> <Delay = 4.98>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%index_input_element2_26 = phi i7 [ %index_input_element_36, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 247 'phi' 'index_input_element2_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (1.48ns)   --->   "%icmp_ln409 = icmp eq i7 %index_input_element2_26, -64" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 248 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 249 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (1.87ns)   --->   "%index_input_element_36 = add i7 %index_input_element2_26, 1" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 250 'add' 'index_input_element_36' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln409, label %.preheader351.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i7 %index_input_element2_26 to i11" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 252 'zext' 'zext_ln321' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (1.73ns)   --->   "%add_ln162 = add i11 %zext_ln389, %zext_ln321" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 253 'add' 'add_ln162' <Predicate = (!icmp_ln409)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln162_8 = zext i11 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 254 'zext' 'zext_ln162_8' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [768 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_8" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 255 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_10 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_8" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 256 'getelementptr' 'out_layer_data_V_add_10' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 257 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_10, align 2" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 257 'load' 'p_Val2_s' <Predicate = (!icmp_ln409)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_24 : Operation 258 [2/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 258 'load' 'tmp_valid_V' <Predicate = (!icmp_ln409)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "br label %.preheader351"   --->   Operation 259 'br' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 4.89>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i7 %index_input_element2_26 to i64" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 260 'zext' 'zext_ln411' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%img_channel_0_keep_6 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 261 'getelementptr' 'img_channel_0_keep_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%img_channel_0_user_6 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:414]   --->   Operation 262 'getelementptr' 'img_channel_0_user_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%img_channel_0_last_6 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:415]   --->   Operation 263 'getelementptr' 'img_channel_0_last_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_4 = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:416]   --->   Operation 264 'getelementptr' 'img_channel_0_id_V_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%img_channel_0_dest_6 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:417]   --->   Operation 265 'getelementptr' 'img_channel_0_dest_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_10, align 2" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 266 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 267 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %sext_ln1265, %p_Val2_s" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 268 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sext_ln703, %trunc_ln703" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 269 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 270 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [2/2] (3.25ns)   --->   "%tmp_keep_V_15 = load i4* %img_channel_0_keep_6, align 2" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 271 'load' 'tmp_keep_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_25 : Operation 272 [2/2] (3.25ns)   --->   "%tmp_user_V_14 = load i1* %img_channel_0_user_6, align 1" [FSRCNN_V1/FSRCNN.cpp:414]   --->   Operation 272 'load' 'tmp_user_V_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_25 : Operation 273 [2/2] (3.25ns)   --->   "%tmp_last_V_15 = load i1* %img_channel_0_last_6, align 2" [FSRCNN_V1/FSRCNN.cpp:415]   --->   Operation 273 'load' 'tmp_last_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_25 : Operation 274 [2/2] (3.25ns)   --->   "%tmp_id_V_15 = load i1* %img_channel_0_id_V_4, align 1" [FSRCNN_V1/FSRCNN.cpp:416]   --->   Operation 274 'load' 'tmp_id_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_25 : Operation 275 [2/2] (3.25ns)   --->   "%tmp_dest_V_15 = load i1* %img_channel_0_dest_6, align 2" [FSRCNN_V1/FSRCNN.cpp:417]   --->   Operation 275 'load' 'tmp_dest_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_25 : Operation 276 [1/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 276 'load' 'tmp_valid_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>

State 26 <SV = 9> <Delay = 8.08>
ST_26 : Operation 277 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 277 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_63, i12 %aux_sum_V, i12 0" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 278 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %select_ln7 to i15" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 279 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 280 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %shl_ln to i15" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 281 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (1.81ns)   --->   "%r_V_2 = add i15 %sext_ln1118, %sext_ln1118_2" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 282 'add' 'r_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 283 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 284 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i15 %lhs_V to i16" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 285 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln1192 = sext i15 %r_V_2 to i16" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 286 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (1.94ns) (out node of the LUT)   --->   "%ret_V = add i16 %zext_ln728, %sext_ln1192" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 287 'add' 'ret_V' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 288 'partselect' 'tmp_data_V_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_15, i12* %out_layer_data_V_add_10, align 2" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_26 : Operation 290 [1/2] (3.25ns)   --->   "%tmp_keep_V_15 = load i4* %img_channel_0_keep_6, align 2" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 290 'load' 'tmp_keep_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_26 : Operation 291 [1/2] (3.25ns)   --->   "%tmp_user_V_14 = load i1* %img_channel_0_user_6, align 1" [FSRCNN_V1/FSRCNN.cpp:414]   --->   Operation 291 'load' 'tmp_user_V_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_26 : Operation 292 [1/2] (3.25ns)   --->   "%tmp_last_V_15 = load i1* %img_channel_0_last_6, align 2" [FSRCNN_V1/FSRCNN.cpp:415]   --->   Operation 292 'load' 'tmp_last_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_26 : Operation 293 [1/2] (3.25ns)   --->   "%tmp_id_V_15 = load i1* %img_channel_0_id_V_4, align 1" [FSRCNN_V1/FSRCNN.cpp:416]   --->   Operation 293 'load' 'tmp_id_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_26 : Operation 294 [1/2] (3.25ns)   --->   "%tmp_dest_V_15 = load i1* %img_channel_0_dest_6, align 2" [FSRCNN_V1/FSRCNN.cpp:417]   --->   Operation 294 'load' 'tmp_dest_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_26 : Operation 295 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V_15, i4 %tmp_keep_V_15, i1 %tmp_user_V_14, i1 %tmp_last_V_15, i1 %tmp_id_V_15, i1 %tmp_dest_V_15)" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 295 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ corr1_out_V_valid_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr1_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr1_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr1_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr1_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr1_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr1_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_valid_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr2_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_layer2_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ biases_layer2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
correlate_img_V_assi    (alloca           ) [ 001111111111111111111111111]
img_channel_0_data_s    (alloca           ) [ 001111111111111111111111111]
img_channel_0_keep_s    (alloca           ) [ 001111111111111111111111111]
img_channel_0_user_s    (alloca           ) [ 001111111111111111111111111]
img_channel_0_last_s    (alloca           ) [ 001111111111111111111111111]
img_channel_0_id_V      (alloca           ) [ 001111111111111111111111111]
img_channel_0_dest_s    (alloca           ) [ 001111111111111111111111111]
channel_from_prev_ou    (alloca           ) [ 001111111111111111111111111]
out_layer_valid_V       (alloca           ) [ 001111111111111111111111111]
out_layer_data_V        (alloca           ) [ 001111111111111111111111111]
br_ln300                (br               ) [ 011111111111111111111111111]
row_idx_0               (phi              ) [ 001110000000000000000000000]
icmp_ln300              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
row_idx                 (add              ) [ 011111111111111111111111111]
br_ln300                (br               ) [ 000000000000000000000000000]
br_ln303                (br               ) [ 001111111111111111111111111]
ret_ln423               (ret              ) [ 000000000000000000000000000]
i_0                     (phi              ) [ 000100000000000000000000000]
icmp_ln303              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
i                       (add              ) [ 001111111111111111111111111]
br_ln303                (br               ) [ 000000000000000000000000000]
tmp_112                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln304              (zext             ) [ 000010000000000000000000000]
br_ln304                (br               ) [ 001111111111111111111111111]
icmp_ln323              (icmp             ) [ 000001111110000000000000000]
br_ln308                (br               ) [ 001111111111111111111111111]
j_0                     (phi              ) [ 000010000000000000000000000]
icmp_ln304              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
j                       (add              ) [ 001111111111111111111111111]
br_ln304                (br               ) [ 000000000000000000000000000]
zext_ln203              (zext             ) [ 000000000000000000000000000]
add_ln203_50            (add              ) [ 000000000000000000000000000]
zext_ln203_82           (zext             ) [ 000000000000000000000000000]
out_layer_data_V_add    (getelementptr    ) [ 000000000000000000000000000]
store_ln305             (store            ) [ 000000000000000000000000000]
br_ln304                (br               ) [ 001111111111111111111111111]
br_ln0                  (br               ) [ 001111111111111111111111111]
current_input_channe    (phi              ) [ 000001000000000000000000000]
icmp_ln308              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
current_input_channe_12 (add              ) [ 001111111111111111111111111]
br_ln308                (br               ) [ 000000000000000000000000000]
tmp_113                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln323              (zext             ) [ 000000110110000000000000000]
br_ln323                (br               ) [ 000000000000000000000000000]
br_ln348                (br               ) [ 001111111111111111111111111]
br_ln326                (br               ) [ 001111111111111111111111111]
br_ln387                (br               ) [ 001111111111111111111111111]
index_input_element2    (phi              ) [ 000000100000000000000000000]
icmp_ln348              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
index_input_element_35  (add              ) [ 001111111111111111111111111]
br_ln348                (br               ) [ 000000000000000000000000000]
zext_ln203_85           (zext             ) [ 000000000000000000000000000]
add_ln203_52            (add              ) [ 000000110000000000000000000]
tmp_s                   (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln350      (specpipeline     ) [ 000000000000000000000000000]
zext_ln203_86           (zext             ) [ 000000000000000000000000000]
img_channel_0_data_6    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_keep_5    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_user_5    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_last_5    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_id_V_3    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_dest_5    (getelementptr    ) [ 000000000000000000000000000]
empty_89                (read             ) [ 000000000000000000000000000]
tmp_data_V_14           (extractvalue     ) [ 000000000000000000000000000]
tmp_keep_V_14           (extractvalue     ) [ 000000000000000000000000000]
tmp_user_V_13           (extractvalue     ) [ 000000000000000000000000000]
tmp_last_V_14           (extractvalue     ) [ 000000000000000000000000000]
tmp_id_V_14             (extractvalue     ) [ 000000000000000000000000000]
tmp_dest_V_14           (extractvalue     ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
empty_90                (specregionend    ) [ 000000000000000000000000000]
br_ln348                (br               ) [ 001111111111111111111111111]
br_ln0                  (br               ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000]
br_ln308                (br               ) [ 001111111111111111111111111]
index_input_element1    (phi              ) [ 000000000100000000000000000]
icmp_ln326              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
index_input_element     (add              ) [ 001111111111111111111111111]
br_ln326                (br               ) [ 000000000000000000000000000]
zext_ln203_83           (zext             ) [ 000000000000000000000000000]
add_ln203_51            (add              ) [ 000000000110000000000000000]
tmp                     (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln328      (specpipeline     ) [ 000000000000000000000000000]
zext_ln203_84           (zext             ) [ 000000000000000000000000000]
img_channel_0_data_5    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_keep_4    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_user_4    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_last_4    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_id_V_s    (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_dest_4    (getelementptr    ) [ 000000000000000000000000000]
empty                   (read             ) [ 000000000000000000000000000]
tmp_data_V              (extractvalue     ) [ 000000000000000000000000000]
tmp_keep_V              (extractvalue     ) [ 000000000000000000000000000]
tmp_user_V              (extractvalue     ) [ 000000000000000000000000000]
tmp_last_V              (extractvalue     ) [ 000000000000000000000000000]
tmp_id_V                (extractvalue     ) [ 000000000000000000000000000]
tmp_dest_V              (extractvalue     ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
store_ln199             (store            ) [ 000000000000000000000000000]
empty_88                (specregionend    ) [ 000000000000000000000000000]
br_ln326                (br               ) [ 001111111111111111111111111]
current_filter_0        (phi              ) [ 000000000001000000000000000]
icmp_ln387              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
current_filter          (add              ) [ 001111111111111111111111111]
br_ln387                (br               ) [ 000000000000000000000000000]
zext_ln393              (zext             ) [ 000000000000111111111110000]
zext_ln162              (zext             ) [ 000000000000111111111110000]
tmp_114                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln389              (zext             ) [ 000000000000111111111111111]
br_ln389                (br               ) [ 001111111111111111111111111]
br_ln0                  (br               ) [ 011111111111111111111111111]
current_input_channe_19 (phi              ) [ 000000000000110000000000000]
icmp_ln389              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
current_input_channe_13 (add              ) [ 001111111111111111111111111]
br_ln389                (br               ) [ 000000000000000000000000000]
tmp_115                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln203_87           (zext             ) [ 000000000000000000000000000]
tmp_116                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln203_88           (zext             ) [ 000000000000000000000000000]
sub_ln203               (sub              ) [ 000000000000000000000000000]
add_ln203_53            (add              ) [ 000000000000000000000000000]
sext_ln203              (sext             ) [ 000000000000000000000000000]
weights_layer2_V_0_a    (getelementptr    ) [ 000000000000010000000000000]
biases_layer2_V_addr    (getelementptr    ) [ 000000000000000000000001000]
tmp_117                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln203_89           (zext             ) [ 000000000000001100000000000]
subfilter_layer_0_V     (load             ) [ 000000000000001110000000000]
br_ln397                (br               ) [ 001111111111111111111111111]
index_input_element2_24 (phi              ) [ 000000000000001100000000000]
icmp_ln397              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
add_ln397               (add              ) [ 001111111111111111111111111]
br_ln397                (br               ) [ 000000000000000000000000000]
zext_ln203_90           (zext             ) [ 000000000000000000000000000]
add_ln203_54            (add              ) [ 000000000000000000000000000]
zext_ln203_91           (zext             ) [ 000000000000000000000000000]
img_channel_0_data_7    (getelementptr    ) [ 000000000000001100000000000]
tmp_36                  (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln399      (specpipeline     ) [ 000000000000000000000000000]
zext_ln400              (zext             ) [ 000000000000000000000000000]
channel_from_prev_ou_8  (getelementptr    ) [ 000000000000000000000000000]
img_channel_0_data_8    (load             ) [ 000000000000000000000000000]
store_ln400             (store            ) [ 000000000000000000000000000]
empty_91                (specregionend    ) [ 000000000000000000000000000]
br_ln397                (br               ) [ 001111111111111111111111111]
sext_ln46               (sext             ) [ 000000000000000001111000000]
br_ln46                 (br               ) [ 001111111111111111111111111]
index_0_i               (phi              ) [ 000000000000000001000000000]
icmp_ln46               (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
index                   (add              ) [ 001111111111111111111111111]
br_ln46                 (br               ) [ 000000000000000000000000000]
zext_ln62               (zext             ) [ 000000000000000000111000000]
channel_from_prev_ou_9  (getelementptr    ) [ 000000000000000000100000000]
br_ln404                (br               ) [ 001111111111111111111111111]
channel_from_prev_ou_10 (load             ) [ 000000000000000000010000000]
sext_ln1118_3           (sext             ) [ 000000000000000000000000000]
r_V                     (mul              ) [ 000000000000000000000000000]
sum_V                   (partselect       ) [ 000000000000000000001000000]
correlate_img_V_assi_3  (getelementptr    ) [ 000000000000000000000000000]
store_ln68              (store            ) [ 000000000000000000000000000]
br_ln46                 (br               ) [ 001111111111111111111111111]
index_input_element2_25 (phi              ) [ 000000000000000000000100000]
icmp_ln404              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
index_input_element_37  (add              ) [ 001111111111111111111111111]
br_ln404                (br               ) [ 000000000000000000000000000]
zext_ln406              (zext             ) [ 000000000000000000000000000]
zext_ln1265             (zext             ) [ 000000000000000000000000000]
add_ln1265              (add              ) [ 000000000000000000000000000]
zext_ln1265_8           (zext             ) [ 000000000000000000000000000]
out_layer_data_V_add_9  (getelementptr    ) [ 000000000000000000000010000]
correlate_img_V_assi_4  (getelementptr    ) [ 000000000000000000000010000]
br_ln0                  (br               ) [ 001111111111111111111111111]
p_Val2_31               (load             ) [ 000000000000000000000000000]
p_Val2_32               (load             ) [ 000000000000000000000000000]
add_ln703               (add              ) [ 000000000000000000000000000]
store_ln406             (store            ) [ 000000000000000000000000000]
br_ln404                (br               ) [ 001111111111111111111111111]
p_Val2_27               (load             ) [ 000000000000000000000000000]
sext_ln1265             (sext             ) [ 000000000000000000000000111]
sext_ln703              (sext             ) [ 000000000000000000000000111]
br_ln409                (br               ) [ 001111111111111111111111111]
index_input_element2_26 (phi              ) [ 000000000000000000000000110]
icmp_ln409              (icmp             ) [ 001111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
index_input_element_36  (add              ) [ 001111111111111111111111111]
br_ln409                (br               ) [ 000000000000000000000000000]
zext_ln321              (zext             ) [ 000000000000000000000000000]
add_ln162               (add              ) [ 000000000000000000000000000]
zext_ln162_8            (zext             ) [ 000000000000000000000000000]
out_layer_valid_V_ad    (getelementptr    ) [ 000000000000000000000000010]
out_layer_data_V_add_10 (getelementptr    ) [ 000000000000000000000000011]
br_ln0                  (br               ) [ 001111111111111111111111111]
zext_ln411              (zext             ) [ 000000000000000000000000000]
img_channel_0_keep_6    (getelementptr    ) [ 000000000000000000000000001]
img_channel_0_user_6    (getelementptr    ) [ 000000000000000000000000001]
img_channel_0_last_6    (getelementptr    ) [ 000000000000000000000000001]
img_channel_0_id_V_4    (getelementptr    ) [ 000000000000000000000000001]
img_channel_0_dest_6    (getelementptr    ) [ 000000000000000000000000001]
p_Val2_s                (load             ) [ 000000000000000000000000000]
trunc_ln703             (trunc            ) [ 000000000000000000000000000]
aux_sum_V               (add              ) [ 000000000000000000000000001]
add_ln203               (add              ) [ 000000000000000000000000001]
tmp_63                  (bitselect        ) [ 000000000000000000000000001]
tmp_valid_V             (load             ) [ 000000000000000000000000001]
icmp_ln1494             (icmp             ) [ 000000000000000000000000000]
select_ln7              (select           ) [ 000000000000000000000000000]
sext_ln1118             (sext             ) [ 000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000000]
sext_ln1118_2           (sext             ) [ 000000000000000000000000000]
r_V_2                   (add              ) [ 000000000000000000000000000]
select_ln14             (select           ) [ 000000000000000000000000000]
lhs_V                   (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln728              (zext             ) [ 000000000000000000000000000]
sext_ln1192             (sext             ) [ 000000000000000000000000000]
ret_V                   (add              ) [ 000000000000000000000000000]
tmp_data_V_15           (partselect       ) [ 000000000000000000000000000]
store_ln412             (store            ) [ 000000000000000000000000000]
tmp_keep_V_15           (load             ) [ 000000000000000000000000000]
tmp_user_V_14           (load             ) [ 000000000000000000000000000]
tmp_last_V_15           (load             ) [ 000000000000000000000000000]
tmp_id_V_15             (load             ) [ 000000000000000000000000000]
tmp_dest_V_15           (load             ) [ 000000000000000000000000000]
write_ln418             (write            ) [ 000000000000000000000000000]
br_ln409                (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="corr1_out_V_valid_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_valid_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="corr1_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="corr1_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="corr1_out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="corr1_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="corr1_out_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="corr1_out_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr1_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="corr2_out_V_valid_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_valid_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="corr2_out_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="corr2_out_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="corr2_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="corr2_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="corr2_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="corr2_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr2_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_layer2_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer2_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="biases_layer2_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_layer2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str272"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str273"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str260"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str261"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str262"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str263"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="290" class="1004" name="correlate_img_V_assi_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="correlate_img_V_assi/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="img_channel_0_data_s_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_data_s/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="img_channel_0_keep_s_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_keep_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="img_channel_0_user_s_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_user_s/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="img_channel_0_last_s_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_last_s/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="img_channel_0_id_V_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_id_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="img_channel_0_dest_s_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_dest_s/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="channel_from_prev_ou_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="channel_from_prev_ou/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="out_layer_valid_V_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_layer_valid_V/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="out_layer_data_V_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_layer_data_V/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="21" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="12" slack="0"/>
<pin id="334" dir="0" index="3" bw="4" slack="0"/>
<pin id="335" dir="0" index="4" bw="1" slack="0"/>
<pin id="336" dir="0" index="5" bw="1" slack="0"/>
<pin id="337" dir="0" index="6" bw="1" slack="0"/>
<pin id="338" dir="0" index="7" bw="1" slack="0"/>
<pin id="339" dir="1" index="8" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_89/7 empty/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_ln418_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="12" slack="0"/>
<pin id="352" dir="0" index="3" bw="4" slack="0"/>
<pin id="353" dir="0" index="4" bw="1" slack="0"/>
<pin id="354" dir="0" index="5" bw="1" slack="0"/>
<pin id="355" dir="0" index="6" bw="1" slack="0"/>
<pin id="356" dir="0" index="7" bw="1" slack="0"/>
<pin id="357" dir="0" index="8" bw="1" slack="1"/>
<pin id="358" dir="0" index="9" bw="12" slack="0"/>
<pin id="359" dir="0" index="10" bw="4" slack="0"/>
<pin id="360" dir="0" index="11" bw="1" slack="0"/>
<pin id="361" dir="0" index="12" bw="1" slack="0"/>
<pin id="362" dir="0" index="13" bw="1" slack="0"/>
<pin id="363" dir="0" index="14" bw="1" slack="0"/>
<pin id="364" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln418/26 "/>
</bind>
</comp>

<comp id="373" class="1004" name="out_layer_data_V_add_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="11" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_data_V_add/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="12" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln305/4 p_Val2_31/21 store_ln406/22 p_Val2_s/24 store_ln412/26 "/>
</bind>
</comp>

<comp id="386" class="1004" name="img_channel_0_data_6_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="13" slack="0"/>
<pin id="390" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_data_6/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="img_channel_0_keep_5_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="13" slack="0"/>
<pin id="396" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_keep_5/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="img_channel_0_user_5_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="13" slack="0"/>
<pin id="402" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_user_5/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="img_channel_0_last_5_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="13" slack="0"/>
<pin id="408" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_last_5/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="img_channel_0_id_V_3_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="13" slack="0"/>
<pin id="414" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_id_V_3/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="img_channel_0_dest_5_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="13" slack="0"/>
<pin id="420" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_dest_5/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/7 store_ln199/10 img_channel_0_data_8/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/7 store_ln199/10 tmp_keep_V_15/25 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/7 store_ln199/10 tmp_user_V_14/25 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/7 store_ln199/10 tmp_last_V_15/25 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/7 store_ln199/10 tmp_id_V_15/25 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/7 store_ln199/10 tmp_dest_V_15/25 "/>
</bind>
</comp>

<comp id="458" class="1004" name="img_channel_0_data_5_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="13" slack="0"/>
<pin id="462" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_data_5/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="img_channel_0_keep_4_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="13" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_keep_4/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="img_channel_0_user_4_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="13" slack="0"/>
<pin id="474" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_user_4/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="img_channel_0_last_4_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="13" slack="0"/>
<pin id="480" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_last_4/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="img_channel_0_id_V_s_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="13" slack="0"/>
<pin id="486" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_id_V_s/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="img_channel_0_dest_4_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="13" slack="0"/>
<pin id="492" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_dest_4/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="weights_layer2_V_0_a_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="11" slack="0"/>
<pin id="504" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer2_V_0_a/12 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subfilter_layer_0_V/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="biases_layer2_V_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="4" slack="1"/>
<pin id="517" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases_layer2_V_addr/12 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_27/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="img_channel_0_data_7_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="13" slack="0"/>
<pin id="530" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_data_7/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="channel_from_prev_ou_8_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="7" slack="0"/>
<pin id="537" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="channel_from_prev_ou_8/15 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="13" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln400/15 channel_from_prev_ou_10/17 "/>
</bind>
</comp>

<comp id="546" class="1004" name="channel_from_prev_ou_9_gep_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="channel_from_prev_ou_9/17 "/>
</bind>
</comp>

<comp id="553" class="1004" name="correlate_img_V_assi_3_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="7" slack="3"/>
<pin id="557" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlate_img_V_assi_3/20 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_access_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="12" slack="1"/>
<pin id="562" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln68/20 p_Val2_32/21 "/>
</bind>
</comp>

<comp id="565" class="1004" name="out_layer_data_V_add_9_gep_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="11" slack="0"/>
<pin id="569" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_data_V_add_9/21 "/>
</bind>
</comp>

<comp id="572" class="1004" name="correlate_img_V_assi_4_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlate_img_V_assi_4/21 "/>
</bind>
</comp>

<comp id="579" class="1004" name="out_layer_valid_V_ad_gep_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="11" slack="0"/>
<pin id="583" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_valid_V_ad/24 "/>
</bind>
</comp>

<comp id="585" class="1004" name="out_layer_data_V_add_10_gep_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="11" slack="0"/>
<pin id="589" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_data_V_add_10/24 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_valid_V/24 "/>
</bind>
</comp>

<comp id="598" class="1004" name="img_channel_0_keep_6_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_keep_6/25 "/>
</bind>
</comp>

<comp id="604" class="1004" name="img_channel_0_user_6_gep_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_user_6/25 "/>
</bind>
</comp>

<comp id="610" class="1004" name="img_channel_0_last_6_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="7" slack="0"/>
<pin id="614" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_last_6/25 "/>
</bind>
</comp>

<comp id="616" class="1004" name="img_channel_0_id_V_4_gep_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="7" slack="0"/>
<pin id="620" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_id_V_4/25 "/>
</bind>
</comp>

<comp id="622" class="1004" name="img_channel_0_dest_6_gep_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="7" slack="0"/>
<pin id="626" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_dest_6/25 "/>
</bind>
</comp>

<comp id="638" class="1005" name="row_idx_0_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="1"/>
<pin id="640" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="row_idx_0 (phireg) "/>
</bind>
</comp>

<comp id="642" class="1004" name="row_idx_0_phi_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="7" slack="0"/>
<pin id="646" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_idx_0/2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="i_0_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="1"/>
<pin id="652" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="654" class="1004" name="i_0_phi_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="1" slack="1"/>
<pin id="658" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="659" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="j_0_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="1"/>
<pin id="663" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="665" class="1004" name="j_0_phi_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="2" bw="1" slack="1"/>
<pin id="669" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="670" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="672" class="1005" name="current_input_channe_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="1"/>
<pin id="674" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_input_channe (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="current_input_channe_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="1" slack="1"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_input_channe/5 "/>
</bind>
</comp>

<comp id="683" class="1005" name="index_input_element2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="1"/>
<pin id="685" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2 (phireg) "/>
</bind>
</comp>

<comp id="687" class="1004" name="index_input_element2_phi_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="690" dir="0" index="2" bw="1" slack="1"/>
<pin id="691" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="692" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2/6 "/>
</bind>
</comp>

<comp id="694" class="1005" name="index_input_element1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="1"/>
<pin id="696" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element1 (phireg) "/>
</bind>
</comp>

<comp id="698" class="1004" name="index_input_element1_phi_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="1" slack="1"/>
<pin id="702" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="703" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element1/9 "/>
</bind>
</comp>

<comp id="705" class="1005" name="current_filter_0_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="1"/>
<pin id="707" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="current_filter_0 (phireg) "/>
</bind>
</comp>

<comp id="709" class="1004" name="current_filter_0_phi_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="712" dir="0" index="2" bw="1" slack="1"/>
<pin id="713" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_filter_0/11 "/>
</bind>
</comp>

<comp id="716" class="1005" name="current_input_channe_19_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="1"/>
<pin id="718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_input_channe_19 (phireg) "/>
</bind>
</comp>

<comp id="720" class="1004" name="current_input_channe_19_phi_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="725" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_input_channe_19/12 "/>
</bind>
</comp>

<comp id="728" class="1005" name="index_input_element2_24_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="1"/>
<pin id="730" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2_24 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="index_input_element2_24_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="1" slack="1"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2_24/14 "/>
</bind>
</comp>

<comp id="740" class="1005" name="index_0_i_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="1"/>
<pin id="742" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_0_i (phireg) "/>
</bind>
</comp>

<comp id="744" class="1004" name="index_0_i_phi_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="747" dir="0" index="2" bw="7" slack="0"/>
<pin id="748" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_0_i/17 "/>
</bind>
</comp>

<comp id="751" class="1005" name="index_input_element2_25_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="1"/>
<pin id="753" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2_25 (phireg) "/>
</bind>
</comp>

<comp id="755" class="1004" name="index_input_element2_25_phi_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="758" dir="0" index="2" bw="1" slack="1"/>
<pin id="759" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="760" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2_25/21 "/>
</bind>
</comp>

<comp id="762" class="1005" name="index_input_element2_26_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="1"/>
<pin id="764" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2_26 (phireg) "/>
</bind>
</comp>

<comp id="766" class="1004" name="index_input_element2_26_phi_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="7" slack="0"/>
<pin id="768" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="2" bw="1" slack="1"/>
<pin id="770" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="771" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2_26/24 "/>
</bind>
</comp>

<comp id="774" class="1004" name="grp_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="21" slack="0"/>
<pin id="776" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_14/7 tmp_data_V/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="21" slack="0"/>
<pin id="781" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_14/7 tmp_keep_V/10 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="21" slack="0"/>
<pin id="786" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_13/7 tmp_user_V/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="grp_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="21" slack="0"/>
<pin id="791" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_14/7 tmp_last_V/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="21" slack="0"/>
<pin id="796" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_14/7 tmp_id_V/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="21" slack="0"/>
<pin id="801" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_14/7 tmp_dest_V/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln300_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="7" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="row_idx_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_idx/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="icmp_ln303_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="0"/>
<pin id="818" dir="0" index="1" bw="4" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="i_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_112_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="0" index="1" bw="4" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln304_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="0"/>
<pin id="838" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln323_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="1"/>
<pin id="842" dir="0" index="1" bw="7" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln304_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="7" slack="0"/>
<pin id="848" dir="0" index="1" bw="7" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln304/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="j_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="7" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln203_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="0"/>
<pin id="860" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln203_50_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="1"/>
<pin id="864" dir="0" index="1" bw="7" slack="0"/>
<pin id="865" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_50/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln203_82_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="11" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_82/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="icmp_ln308_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="0"/>
<pin id="874" dir="0" index="1" bw="6" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="current_input_channe_12_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="6" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_input_channe_12/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_113_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="0"/>
<pin id="886" dir="0" index="1" bw="6" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln323_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="0"/>
<pin id="894" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln323/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln348_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="7" slack="0"/>
<pin id="898" dir="0" index="1" bw="7" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln348/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="index_input_element_35_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element_35/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln203_85_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="0"/>
<pin id="910" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_85/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln203_52_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="12" slack="1"/>
<pin id="914" dir="0" index="1" bw="7" slack="0"/>
<pin id="915" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_52/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln203_86_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="13" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_86/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln326_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="0"/>
<pin id="928" dir="0" index="1" bw="7" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/9 "/>
</bind>
</comp>

<comp id="932" class="1004" name="index_input_element_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element/9 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln203_83_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_83/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln203_51_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="12" slack="1"/>
<pin id="944" dir="0" index="1" bw="7" slack="0"/>
<pin id="945" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_51/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln203_84_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="1"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_84/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln387_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="4" slack="0"/>
<pin id="958" dir="0" index="1" bw="4" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln387/11 "/>
</bind>
</comp>

<comp id="962" class="1004" name="current_filter_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="4" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_filter/11 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln393_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="4" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln393/11 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln162_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="0"/>
<pin id="974" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/11 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_114_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="0"/>
<pin id="978" dir="0" index="1" bw="4" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114/11 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln389_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="0"/>
<pin id="986" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/11 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln389_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="0"/>
<pin id="990" dir="0" index="1" bw="6" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln389/12 "/>
</bind>
</comp>

<comp id="994" class="1004" name="current_input_channe_13_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_input_channe_13/12 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_115_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="10" slack="0"/>
<pin id="1002" dir="0" index="1" bw="6" slack="0"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln203_87_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="0"/>
<pin id="1010" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_87/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_116_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="0" index="1" bw="6" slack="0"/>
<pin id="1015" dir="0" index="2" bw="1" slack="0"/>
<pin id="1016" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_116/12 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln203_88_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_88/12 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sub_ln203_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="0"/>
<pin id="1026" dir="0" index="1" bw="8" slack="0"/>
<pin id="1027" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln203_53_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="0"/>
<pin id="1032" dir="0" index="1" bw="4" slack="1"/>
<pin id="1033" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_53/12 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sext_ln203_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="0"/>
<pin id="1037" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_117_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="12" slack="0"/>
<pin id="1042" dir="0" index="1" bw="6" slack="1"/>
<pin id="1043" dir="0" index="2" bw="1" slack="0"/>
<pin id="1044" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/13 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln203_89_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="12" slack="0"/>
<pin id="1050" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_89/13 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="icmp_ln397_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="7" slack="0"/>
<pin id="1054" dir="0" index="1" bw="7" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln397/14 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln397_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="7" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln397/14 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln203_90_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="7" slack="0"/>
<pin id="1066" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_90/14 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln203_54_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="1"/>
<pin id="1070" dir="0" index="1" bw="7" slack="0"/>
<pin id="1071" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_54/14 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln203_91_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="13" slack="0"/>
<pin id="1075" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_91/14 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="zext_ln400_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="7" slack="1"/>
<pin id="1080" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln400/15 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln46_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="2"/>
<pin id="1085" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/16 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln46_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="0"/>
<pin id="1088" dir="0" index="1" bw="7" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/17 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="index_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="7" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/17 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln62_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="7" slack="0"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/17 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sext_ln1118_3_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="12" slack="1"/>
<pin id="1105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/19 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sum_V_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="0" index="2" bw="4" slack="0"/>
<pin id="1110" dir="0" index="3" bw="5" slack="0"/>
<pin id="1111" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="icmp_ln404_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="7" slack="0"/>
<pin id="1117" dir="0" index="1" bw="7" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/21 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="index_input_element_37_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="7" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element_37/21 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="zext_ln406_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="7" slack="0"/>
<pin id="1129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406/21 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln1265_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="7" slack="0"/>
<pin id="1134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/21 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="add_ln1265_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="10" slack="6"/>
<pin id="1138" dir="0" index="1" bw="7" slack="0"/>
<pin id="1139" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/21 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="zext_ln1265_8_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="11" slack="0"/>
<pin id="1143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_8/21 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln703_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="12" slack="0"/>
<pin id="1148" dir="0" index="1" bw="12" slack="0"/>
<pin id="1149" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/22 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln1265_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="4" slack="0"/>
<pin id="1155" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/23 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln703_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="4" slack="0"/>
<pin id="1159" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/23 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="icmp_ln409_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="7" slack="0"/>
<pin id="1163" dir="0" index="1" bw="7" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/24 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="index_input_element_36_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="7" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element_36/24 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln321_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="7" slack="0"/>
<pin id="1175" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/24 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="add_ln162_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="3"/>
<pin id="1179" dir="0" index="1" bw="7" slack="0"/>
<pin id="1180" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/24 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="zext_ln162_8_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="11" slack="0"/>
<pin id="1184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162_8/24 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="zext_ln411_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="7" slack="1"/>
<pin id="1190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411/25 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="trunc_ln703_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="12" slack="0"/>
<pin id="1199" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/25 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="aux_sum_V_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="4" slack="2"/>
<pin id="1203" dir="0" index="1" bw="12" slack="0"/>
<pin id="1204" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aux_sum_V/25 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln203_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="4" slack="2"/>
<pin id="1208" dir="0" index="1" bw="11" slack="0"/>
<pin id="1209" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/25 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_63_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="12" slack="0"/>
<pin id="1214" dir="0" index="2" bw="5" slack="0"/>
<pin id="1215" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/25 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="icmp_ln1494_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="12" slack="1"/>
<pin id="1221" dir="0" index="1" bw="12" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/26 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="select_ln7_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="1"/>
<pin id="1226" dir="0" index="1" bw="12" slack="1"/>
<pin id="1227" dir="0" index="2" bw="12" slack="0"/>
<pin id="1228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/26 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln1118_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="12" slack="0"/>
<pin id="1232" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/26 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="shl_ln_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="14" slack="0"/>
<pin id="1236" dir="0" index="1" bw="12" slack="0"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/26 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln1118_2_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="14" slack="0"/>
<pin id="1244" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/26 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="r_V_2_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="12" slack="0"/>
<pin id="1248" dir="0" index="1" bw="14" slack="0"/>
<pin id="1249" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/26 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln14_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="11" slack="1"/>
<pin id="1255" dir="0" index="2" bw="11" slack="0"/>
<pin id="1256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/26 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="lhs_V_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="15" slack="0"/>
<pin id="1261" dir="0" index="1" bw="11" slack="0"/>
<pin id="1262" dir="0" index="2" bw="1" slack="0"/>
<pin id="1263" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/26 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="zext_ln728_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="15" slack="0"/>
<pin id="1269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/26 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="sext_ln1192_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="15" slack="0"/>
<pin id="1273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/26 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="ret_V_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="15" slack="0"/>
<pin id="1277" dir="0" index="1" bw="15" slack="0"/>
<pin id="1278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/26 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_data_V_15_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="12" slack="0"/>
<pin id="1283" dir="0" index="1" bw="16" slack="0"/>
<pin id="1284" dir="0" index="2" bw="4" slack="0"/>
<pin id="1285" dir="0" index="3" bw="5" slack="0"/>
<pin id="1286" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_V_15/26 "/>
</bind>
</comp>

<comp id="1293" class="1007" name="r_V_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="12" slack="0"/>
<pin id="1295" dir="0" index="1" bw="6" slack="3"/>
<pin id="1296" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/19 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="row_idx_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="7" slack="0"/>
<pin id="1304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="row_idx "/>
</bind>
</comp>

<comp id="1310" class="1005" name="i_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="4" slack="0"/>
<pin id="1312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1315" class="1005" name="zext_ln304_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="11" slack="1"/>
<pin id="1317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln304 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="icmp_ln323_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="1"/>
<pin id="1322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="j_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="7" slack="0"/>
<pin id="1329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1332" class="1005" name="icmp_ln308_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln308 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="current_input_channe_12_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="6" slack="0"/>
<pin id="1338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="current_input_channe_12 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="zext_ln323_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="13" slack="1"/>
<pin id="1343" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln323 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="icmp_ln348_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln348 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="index_input_element_35_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="7" slack="0"/>
<pin id="1353" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element_35 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="add_ln203_52_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="13" slack="1"/>
<pin id="1358" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_52 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="icmp_ln326_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="1"/>
<pin id="1363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln326 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="index_input_element_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="7" slack="0"/>
<pin id="1367" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element "/>
</bind>
</comp>

<comp id="1370" class="1005" name="add_ln203_51_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="13" slack="1"/>
<pin id="1372" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_51 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="current_filter_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="4" slack="0"/>
<pin id="1380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="current_filter "/>
</bind>
</comp>

<comp id="1383" class="1005" name="zext_ln393_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="64" slack="1"/>
<pin id="1385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln393 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="zext_ln162_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="1"/>
<pin id="1390" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln162 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="zext_ln389_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="11" slack="3"/>
<pin id="1395" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln389 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="current_input_channe_13_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="6" slack="0"/>
<pin id="1404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="current_input_channe_13 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="weights_layer2_V_0_a_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="10" slack="1"/>
<pin id="1409" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer2_V_0_a "/>
</bind>
</comp>

<comp id="1412" class="1005" name="biases_layer2_V_addr_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="4" slack="1"/>
<pin id="1414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="biases_layer2_V_addr "/>
</bind>
</comp>

<comp id="1417" class="1005" name="zext_ln203_89_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="13" slack="1"/>
<pin id="1419" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_89 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="subfilter_layer_0_V_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="6" slack="2"/>
<pin id="1424" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="subfilter_layer_0_V "/>
</bind>
</comp>

<comp id="1427" class="1005" name="icmp_ln397_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="1"/>
<pin id="1429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln397 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="add_ln397_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="7" slack="0"/>
<pin id="1433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln397 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="img_channel_0_data_7_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="12" slack="1"/>
<pin id="1438" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_data_7 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="sext_ln46_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="16" slack="3"/>
<pin id="1443" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="index_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="7" slack="0"/>
<pin id="1451" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="1454" class="1005" name="zext_ln62_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="64" slack="3"/>
<pin id="1456" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="channel_from_prev_ou_9_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="13" slack="1"/>
<pin id="1461" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="channel_from_prev_ou_9 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="channel_from_prev_ou_10_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="12" slack="1"/>
<pin id="1466" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="channel_from_prev_ou_10 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="sum_V_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="12" slack="1"/>
<pin id="1471" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1477" class="1005" name="index_input_element_37_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="7" slack="0"/>
<pin id="1479" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element_37 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="out_layer_data_V_add_9_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="10" slack="1"/>
<pin id="1484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_layer_data_V_add_9 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="correlate_img_V_assi_4_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="6" slack="1"/>
<pin id="1489" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="correlate_img_V_assi_4 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="sext_ln1265_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="12" slack="2"/>
<pin id="1494" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1265 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="sext_ln703_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="11" slack="2"/>
<pin id="1499" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="index_input_element_36_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="7" slack="0"/>
<pin id="1507" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element_36 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="out_layer_valid_V_ad_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="10" slack="1"/>
<pin id="1512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_layer_valid_V_ad "/>
</bind>
</comp>

<comp id="1515" class="1005" name="out_layer_data_V_add_10_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="10" slack="1"/>
<pin id="1517" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_layer_data_V_add_10 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="img_channel_0_keep_6_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="12" slack="1"/>
<pin id="1522" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_keep_6 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="img_channel_0_user_6_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="12" slack="1"/>
<pin id="1527" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_user_6 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="img_channel_0_last_6_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="12" slack="1"/>
<pin id="1532" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_last_6 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="img_channel_0_id_V_4_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="12" slack="1"/>
<pin id="1537" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_id_V_4 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="img_channel_0_dest_6_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="12" slack="1"/>
<pin id="1542" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_dest_6 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="aux_sum_V_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="12" slack="1"/>
<pin id="1547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_sum_V "/>
</bind>
</comp>

<comp id="1551" class="1005" name="add_ln203_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="11" slack="1"/>
<pin id="1553" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_63_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="tmp_valid_V_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="1"/>
<pin id="1563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_valid_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="293"><net_src comp="210" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="210" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="210" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="210" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="210" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="210" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="210" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="210" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="210" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="210" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="340"><net_src comp="258" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="2" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="344"><net_src comp="6" pin="0"/><net_sink comp="330" pin=4"/></net>

<net id="345"><net_src comp="8" pin="0"/><net_sink comp="330" pin=5"/></net>

<net id="346"><net_src comp="10" pin="0"/><net_sink comp="330" pin=6"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="330" pin=7"/></net>

<net id="365"><net_src comp="288" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="368"><net_src comp="18" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="348" pin=5"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="348" pin=6"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="348" pin=7"/></net>

<net id="378"><net_src comp="234" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="236" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="234" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="234" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="234" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="234" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="234" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="234" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="386" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="392" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="398" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="404" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="410" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="416" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="234" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="234" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="234" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="234" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="234" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="234" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="458" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="495"><net_src comp="464" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="496"><net_src comp="470" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="497"><net_src comp="476" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="498"><net_src comp="482" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="505"><net_src comp="28" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="234" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="234" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="234" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="538"><net_src comp="234" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="422" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="551"><net_src comp="234" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="546" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="558"><net_src comp="234" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="234" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="565" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="577"><net_src comp="234" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="572" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="584"><net_src comp="234" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="234" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="585" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="597"><net_src comp="579" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="234" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="234" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="234" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="234" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="234" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="428" pin="3"/><net_sink comp="348" pin=10"/></net>

<net id="629"><net_src comp="598" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="630"><net_src comp="434" pin="3"/><net_sink comp="348" pin=11"/></net>

<net id="631"><net_src comp="604" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="632"><net_src comp="440" pin="3"/><net_sink comp="348" pin=12"/></net>

<net id="633"><net_src comp="610" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="634"><net_src comp="446" pin="3"/><net_sink comp="348" pin=13"/></net>

<net id="635"><net_src comp="616" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="636"><net_src comp="452" pin="3"/><net_sink comp="348" pin=14"/></net>

<net id="637"><net_src comp="622" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="641"><net_src comp="212" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="642" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="653"><net_src comp="222" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="664"><net_src comp="212" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="675"><net_src comp="232" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="672" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="212" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="683" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="697"><net_src comp="212" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="708"><net_src comp="222" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="715"><net_src comp="705" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="232" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="720" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="731"><net_src comp="212" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="739"><net_src comp="732" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="743"><net_src comp="212" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="754"><net_src comp="212" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="761"><net_src comp="751" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="765"><net_src comp="212" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="762" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="773"><net_src comp="766" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="777"><net_src comp="330" pin="8"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="782"><net_src comp="330" pin="8"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="787"><net_src comp="330" pin="8"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="792"><net_src comp="330" pin="8"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="797"><net_src comp="330" pin="8"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="802"><net_src comp="330" pin="8"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="808"><net_src comp="642" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="214" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="642" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="220" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="654" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="224" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="654" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="228" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="230" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="654" pin="4"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="232" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="638" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="212" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="665" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="214" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="665" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="220" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="665" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="876"><net_src comp="676" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="238" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="676" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="242" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="244" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="676" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="232" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="884" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="687" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="214" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="687" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="220" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="687" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="917" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="930"><net_src comp="698" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="214" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="698" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="220" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="698" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="947" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="960"><net_src comp="709" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="224" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="709" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="228" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="709" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="709" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="230" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="709" pin="4"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="232" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="720" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="238" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="720" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="242" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1005"><net_src comp="264" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="720" pin="4"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="222" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1011"><net_src comp="1000" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="266" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="720" pin="4"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="268" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1023"><net_src comp="1012" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="1008" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1045"><net_src comp="244" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="716" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="232" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="1040" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="732" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="214" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="732" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="220" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="732" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1064" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1081"><net_src comp="728" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1090"><net_src comp="744" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="214" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="744" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="220" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="744" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1112"><net_src comp="272" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="274" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1114"><net_src comp="276" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1119"><net_src comp="755" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="214" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="755" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="220" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="755" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1135"><net_src comp="755" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="1136" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1150"><net_src comp="559" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="379" pin="3"/><net_sink comp="1146" pin=1"/></net>

<net id="1152"><net_src comp="1146" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="1156"><net_src comp="520" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="520" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="766" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="214" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="766" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="220" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="766" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="1173" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1185"><net_src comp="1177" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1191"><net_src comp="762" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="1200"><net_src comp="379" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="379" pin="3"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1197" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="278" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="1201" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="280" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1223"><net_src comp="236" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="236" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="1224" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="282" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1224" pin="3"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="268" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1245"><net_src comp="1234" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1230" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1257"><net_src comp="1219" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="284" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1264"><net_src comp="286" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="1252" pin="3"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="222" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1270"><net_src comp="1259" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="1246" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1279"><net_src comp="1267" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="1271" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1287"><net_src comp="272" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="1275" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="274" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1290"><net_src comp="276" pin="0"/><net_sink comp="1281" pin=3"/></net>

<net id="1291"><net_src comp="1281" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="1292"><net_src comp="1281" pin="4"/><net_sink comp="348" pin=9"/></net>

<net id="1297"><net_src comp="1103" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1305"><net_src comp="810" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="1313"><net_src comp="822" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1318"><net_src comp="836" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1323"><net_src comp="840" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1330"><net_src comp="852" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1335"><net_src comp="872" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="878" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1344"><net_src comp="892" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1350"><net_src comp="896" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="902" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1359"><net_src comp="912" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1364"><net_src comp="926" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="932" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1373"><net_src comp="942" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1381"><net_src comp="962" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1386"><net_src comp="968" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1391"><net_src comp="972" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1396"><net_src comp="984" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1405"><net_src comp="994" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1410"><net_src comp="500" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1415"><net_src comp="513" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1420"><net_src comp="1048" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1425"><net_src comp="507" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1430"><net_src comp="1052" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="1058" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1439"><net_src comp="526" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1444"><net_src comp="1083" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1452"><net_src comp="1092" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="1457"><net_src comp="1098" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1462"><net_src comp="546" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1467"><net_src comp="539" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1472"><net_src comp="1106" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1480"><net_src comp="1121" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1485"><net_src comp="565" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1490"><net_src comp="572" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1495"><net_src comp="1153" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1500"><net_src comp="1157" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1508"><net_src comp="1167" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1513"><net_src comp="579" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1518"><net_src comp="585" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1523"><net_src comp="598" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1528"><net_src comp="604" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1533"><net_src comp="610" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1538"><net_src comp="616" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1543"><net_src comp="622" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1548"><net_src comp="1201" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1554"><net_src comp="1206" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1559"><net_src comp="1211" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1564"><net_src comp="592" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="348" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: corr2_out_V_valid_V | {26 }
	Port: corr2_out_V_data_V | {26 }
	Port: corr2_out_V_keep_V | {26 }
	Port: corr2_out_V_user_V | {26 }
	Port: corr2_out_V_last_V | {26 }
	Port: corr2_out_V_id_V | {26 }
	Port: corr2_out_V_dest_V | {26 }
	Port: weights_layer2_V_0 | {}
	Port: biases_layer2_V | {}
 - Input state : 
	Port: layer2 : corr1_out_V_valid_V | {7 10 }
	Port: layer2 : corr1_out_V_data_V | {7 10 }
	Port: layer2 : corr1_out_V_keep_V | {7 10 }
	Port: layer2 : corr1_out_V_user_V | {7 10 }
	Port: layer2 : corr1_out_V_last_V | {7 10 }
	Port: layer2 : corr1_out_V_id_V | {7 10 }
	Port: layer2 : corr1_out_V_dest_V | {7 10 }
	Port: layer2 : weights_layer2_V_0 | {12 13 }
	Port: layer2 : biases_layer2_V | {12 23 }
  - Chain level:
	State 1
	State 2
		icmp_ln300 : 1
		row_idx : 1
		br_ln300 : 2
	State 3
		icmp_ln303 : 1
		i : 1
		br_ln303 : 2
		tmp_112 : 1
		zext_ln304 : 2
	State 4
		icmp_ln304 : 1
		j : 1
		br_ln304 : 2
		zext_ln203 : 1
		add_ln203_50 : 2
		zext_ln203_82 : 3
		out_layer_data_V_add : 4
		store_ln305 : 5
	State 5
		icmp_ln308 : 1
		current_input_channe_12 : 1
		br_ln308 : 2
		tmp_113 : 1
		zext_ln323 : 2
	State 6
		icmp_ln348 : 1
		index_input_element_35 : 1
		br_ln348 : 2
		zext_ln203_85 : 1
		add_ln203_52 : 2
	State 7
		img_channel_0_data_6 : 1
		img_channel_0_keep_5 : 1
		img_channel_0_user_5 : 1
		img_channel_0_last_5 : 1
		img_channel_0_id_V_3 : 1
		img_channel_0_dest_5 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		empty_90 : 1
	State 8
	State 9
		icmp_ln326 : 1
		index_input_element : 1
		br_ln326 : 2
		zext_ln203_83 : 1
		add_ln203_51 : 2
	State 10
		img_channel_0_data_5 : 1
		img_channel_0_keep_4 : 1
		img_channel_0_user_4 : 1
		img_channel_0_last_4 : 1
		img_channel_0_id_V_s : 1
		img_channel_0_dest_4 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		store_ln199 : 1
		empty_88 : 1
	State 11
		icmp_ln387 : 1
		current_filter : 1
		br_ln387 : 2
		zext_ln393 : 1
		zext_ln162 : 1
		tmp_114 : 1
		zext_ln389 : 2
	State 12
		icmp_ln389 : 1
		current_input_channe_13 : 1
		br_ln389 : 2
		tmp_115 : 1
		zext_ln203_87 : 2
		tmp_116 : 1
		zext_ln203_88 : 2
		sub_ln203 : 3
		add_ln203_53 : 4
		sext_ln203 : 5
		weights_layer2_V_0_a : 6
		subfilter_layer_0_V : 7
		p_Val2_27 : 1
	State 13
		zext_ln203_89 : 1
	State 14
		icmp_ln397 : 1
		add_ln397 : 1
		br_ln397 : 2
		zext_ln203_90 : 1
		add_ln203_54 : 2
		zext_ln203_91 : 3
		img_channel_0_data_7 : 4
		img_channel_0_data_8 : 5
	State 15
		channel_from_prev_ou_8 : 1
		store_ln400 : 2
		empty_91 : 1
	State 16
	State 17
		icmp_ln46 : 1
		index : 1
		br_ln46 : 2
		zext_ln62 : 1
		channel_from_prev_ou_9 : 2
		channel_from_prev_ou_10 : 3
	State 18
	State 19
		r_V : 1
		sum_V : 2
	State 20
		store_ln68 : 1
	State 21
		icmp_ln404 : 1
		index_input_element_37 : 1
		br_ln404 : 2
		zext_ln406 : 1
		zext_ln1265 : 1
		add_ln1265 : 2
		zext_ln1265_8 : 3
		out_layer_data_V_add_9 : 4
		p_Val2_31 : 5
		correlate_img_V_assi_4 : 2
		p_Val2_32 : 3
	State 22
		add_ln703 : 1
		store_ln406 : 2
	State 23
		sext_ln1265 : 1
		sext_ln703 : 1
	State 24
		icmp_ln409 : 1
		index_input_element_36 : 1
		br_ln409 : 2
		zext_ln321 : 1
		add_ln162 : 2
		zext_ln162_8 : 3
		out_layer_valid_V_ad : 4
		out_layer_data_V_add_10 : 4
		p_Val2_s : 5
		tmp_valid_V : 5
	State 25
		img_channel_0_keep_6 : 1
		img_channel_0_user_6 : 1
		img_channel_0_last_6 : 1
		img_channel_0_id_V_4 : 1
		img_channel_0_dest_6 : 1
		trunc_ln703 : 1
		aux_sum_V : 1
		add_ln203 : 2
		tmp_63 : 2
		tmp_keep_V_15 : 2
		tmp_user_V_14 : 2
		tmp_last_V_15 : 2
		tmp_id_V_15 : 2
		tmp_dest_V_15 : 2
	State 26
		sext_ln1118 : 1
		shl_ln : 1
		sext_ln1118_2 : 2
		r_V_2 : 3
		select_ln14 : 1
		lhs_V : 2
		zext_ln728 : 3
		sext_ln1192 : 4
		ret_V : 5
		tmp_data_V_15 : 6
		store_ln412 : 7
		write_ln418 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         row_idx_fu_810         |    0    |    0    |    15   |
|          |            i_fu_822            |    0    |    0    |    13   |
|          |            j_fu_852            |    0    |    0    |    15   |
|          |       add_ln203_50_fu_862      |    0    |    0    |    14   |
|          | current_input_channe_12_fu_878 |    0    |    0    |    15   |
|          |  index_input_element_35_fu_902 |    0    |    0    |    15   |
|          |       add_ln203_52_fu_912      |    0    |    0    |    12   |
|          |   index_input_element_fu_932   |    0    |    0    |    15   |
|          |       add_ln203_51_fu_942      |    0    |    0    |    12   |
|          |      current_filter_fu_962     |    0    |    0    |    13   |
|          | current_input_channe_13_fu_994 |    0    |    0    |    15   |
|    add   |      add_ln203_53_fu_1030      |    0    |    0    |    8    |
|          |        add_ln397_fu_1058       |    0    |    0    |    15   |
|          |      add_ln203_54_fu_1068      |    0    |    0    |    12   |
|          |          index_fu_1092         |    0    |    0    |    15   |
|          | index_input_element_37_fu_1121 |    0    |    0    |    15   |
|          |       add_ln1265_fu_1136       |    0    |    0    |    14   |
|          |        add_ln703_fu_1146       |    0    |    0    |    12   |
|          | index_input_element_36_fu_1167 |    0    |    0    |    15   |
|          |        add_ln162_fu_1177       |    0    |    0    |    14   |
|          |        aux_sum_V_fu_1201       |    0    |    0    |    12   |
|          |        add_ln203_fu_1206       |    0    |    0    |    13   |
|          |          r_V_2_fu_1246         |    0    |    0    |    19   |
|          |          ret_V_fu_1275         |    0    |    0    |    21   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln300_fu_804       |    0    |    0    |    11   |
|          |        icmp_ln303_fu_816       |    0    |    0    |    9    |
|          |        icmp_ln323_fu_840       |    0    |    0    |    11   |
|          |        icmp_ln304_fu_846       |    0    |    0    |    11   |
|          |        icmp_ln308_fu_872       |    0    |    0    |    11   |
|          |        icmp_ln348_fu_896       |    0    |    0    |    11   |
|   icmp   |        icmp_ln326_fu_926       |    0    |    0    |    11   |
|          |        icmp_ln387_fu_956       |    0    |    0    |    9    |
|          |        icmp_ln389_fu_988       |    0    |    0    |    11   |
|          |       icmp_ln397_fu_1052       |    0    |    0    |    11   |
|          |        icmp_ln46_fu_1086       |    0    |    0    |    11   |
|          |       icmp_ln404_fu_1115       |    0    |    0    |    11   |
|          |       icmp_ln409_fu_1161       |    0    |    0    |    11   |
|          |       icmp_ln1494_fu_1219      |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln7_fu_1224       |    0    |    0    |    12   |
|          |       select_ln14_fu_1252      |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln203_fu_1024       |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           r_V_fu_1293          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   read   |         grp_read_fu_330        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln418_write_fu_348    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_774           |    0    |    0    |    0    |
|          |           grp_fu_779           |    0    |    0    |    0    |
|extractvalue|           grp_fu_784           |    0    |    0    |    0    |
|          |           grp_fu_789           |    0    |    0    |    0    |
|          |           grp_fu_794           |    0    |    0    |    0    |
|          |           grp_fu_799           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_112_fu_828         |    0    |    0    |    0    |
|          |         tmp_113_fu_884         |    0    |    0    |    0    |
|          |         tmp_114_fu_976         |    0    |    0    |    0    |
|bitconcatenate|         tmp_115_fu_1000        |    0    |    0    |    0    |
|          |         tmp_116_fu_1012        |    0    |    0    |    0    |
|          |         tmp_117_fu_1040        |    0    |    0    |    0    |
|          |         shl_ln_fu_1234         |    0    |    0    |    0    |
|          |          lhs_V_fu_1259         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln304_fu_836       |    0    |    0    |    0    |
|          |        zext_ln203_fu_858       |    0    |    0    |    0    |
|          |      zext_ln203_82_fu_867      |    0    |    0    |    0    |
|          |        zext_ln323_fu_892       |    0    |    0    |    0    |
|          |      zext_ln203_85_fu_908      |    0    |    0    |    0    |
|          |      zext_ln203_86_fu_917      |    0    |    0    |    0    |
|          |      zext_ln203_83_fu_938      |    0    |    0    |    0    |
|          |      zext_ln203_84_fu_947      |    0    |    0    |    0    |
|          |        zext_ln393_fu_968       |    0    |    0    |    0    |
|          |        zext_ln162_fu_972       |    0    |    0    |    0    |
|          |        zext_ln389_fu_984       |    0    |    0    |    0    |
|          |      zext_ln203_87_fu_1008     |    0    |    0    |    0    |
|   zext   |      zext_ln203_88_fu_1020     |    0    |    0    |    0    |
|          |      zext_ln203_89_fu_1048     |    0    |    0    |    0    |
|          |      zext_ln203_90_fu_1064     |    0    |    0    |    0    |
|          |      zext_ln203_91_fu_1073     |    0    |    0    |    0    |
|          |       zext_ln400_fu_1078       |    0    |    0    |    0    |
|          |        zext_ln62_fu_1098       |    0    |    0    |    0    |
|          |       zext_ln406_fu_1127       |    0    |    0    |    0    |
|          |       zext_ln1265_fu_1132      |    0    |    0    |    0    |
|          |      zext_ln1265_8_fu_1141     |    0    |    0    |    0    |
|          |       zext_ln321_fu_1173       |    0    |    0    |    0    |
|          |      zext_ln162_8_fu_1182      |    0    |    0    |    0    |
|          |       zext_ln411_fu_1188       |    0    |    0    |    0    |
|          |       zext_ln728_fu_1267       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln203_fu_1035       |    0    |    0    |    0    |
|          |        sext_ln46_fu_1083       |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_1103     |    0    |    0    |    0    |
|   sext   |       sext_ln1265_fu_1153      |    0    |    0    |    0    |
|          |       sext_ln703_fu_1157       |    0    |    0    |    0    |
|          |       sext_ln1118_fu_1230      |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_1242     |    0    |    0    |    0    |
|          |       sext_ln1192_fu_1271      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          sum_V_fu_1106         |    0    |    0    |    0    |
|          |      tmp_data_V_15_fu_1281     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln703_fu_1197      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|         tmp_63_fu_1211         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    1    |    0    |   522   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|channel_from_prev_ou|    6   |    0   |    0   |    0   |
|correlate_img_V_assi|    0   |   24   |   12   |    0   |
|img_channel_0_data_s|    3   |    0   |    0   |    0   |
|img_channel_0_dest_s|    1   |    0   |    0   |    0   |
| img_channel_0_id_V |    1   |    0   |    0   |    0   |
|img_channel_0_keep_s|    1   |    0   |    0   |    0   |
|img_channel_0_last_s|    1   |    0   |    0   |    0   |
|img_channel_0_user_s|    1   |    0   |    0   |    0   |
|  out_layer_data_V  |    1   |    0   |    0   |    0   |
|  out_layer_valid_V |    0   |    2   |   12   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   15   |   26   |   24   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln203_51_reg_1370     |   13   |
|      add_ln203_52_reg_1356     |   13   |
|       add_ln203_reg_1551       |   11   |
|       add_ln397_reg_1431       |    7   |
|       aux_sum_V_reg_1545       |   12   |
|  biases_layer2_V_addr_reg_1412 |    4   |
|channel_from_prev_ou_10_reg_1464|   12   |
| channel_from_prev_ou_9_reg_1459|   13   |
| correlate_img_V_assi_4_reg_1487|    6   |
|    current_filter_0_reg_705    |    4   |
|     current_filter_reg_1378    |    4   |
|current_input_channe_12_reg_1336|    6   |
|current_input_channe_13_reg_1402|    6   |
| current_input_channe_19_reg_716|    6   |
|  current_input_channe_reg_672  |    6   |
|           i_0_reg_650          |    4   |
|           i_reg_1310           |    4   |
|       icmp_ln308_reg_1332      |    1   |
|       icmp_ln323_reg_1320      |    1   |
|       icmp_ln326_reg_1361      |    1   |
|       icmp_ln348_reg_1347      |    1   |
|       icmp_ln397_reg_1427      |    1   |
|  img_channel_0_data_7_reg_1436 |   12   |
|  img_channel_0_dest_6_reg_1540 |   12   |
|  img_channel_0_id_V_4_reg_1535 |   12   |
|  img_channel_0_keep_6_reg_1520 |   12   |
|  img_channel_0_last_6_reg_1530 |   12   |
|  img_channel_0_user_6_reg_1525 |   12   |
|        index_0_i_reg_740       |    7   |
|  index_input_element1_reg_694  |    7   |
| index_input_element2_24_reg_728|    7   |
| index_input_element2_25_reg_751|    7   |
| index_input_element2_26_reg_762|    7   |
|  index_input_element2_reg_683  |    7   |
| index_input_element_35_reg_1351|    7   |
| index_input_element_36_reg_1505|    7   |
| index_input_element_37_reg_1477|    7   |
|  index_input_element_reg_1365  |    7   |
|         index_reg_1449         |    7   |
|           j_0_reg_661          |    7   |
|           j_reg_1327           |    7   |
|out_layer_data_V_add_10_reg_1515|   10   |
| out_layer_data_V_add_9_reg_1482|   10   |
|  out_layer_valid_V_ad_reg_1510 |   10   |
|        row_idx_0_reg_638       |    7   |
|        row_idx_reg_1302        |    7   |
|      sext_ln1265_reg_1492      |   12   |
|       sext_ln46_reg_1441       |   16   |
|       sext_ln703_reg_1497      |   11   |
|  subfilter_layer_0_V_reg_1422  |    6   |
|         sum_V_reg_1469         |   12   |
|         tmp_63_reg_1556        |    1   |
|      tmp_valid_V_reg_1561      |    1   |
|  weights_layer2_V_0_a_reg_1407 |   10   |
|       zext_ln162_reg_1388      |   11   |
|     zext_ln203_89_reg_1417     |   13   |
|       zext_ln304_reg_1315      |   11   |
|       zext_ln323_reg_1341      |   13   |
|       zext_ln389_reg_1393      |   11   |
|       zext_ln393_reg_1383      |   64   |
|       zext_ln62_reg_1454       |   64   |
+--------------------------------+--------+
|              Total             |   599  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_379        |  p0  |   5  |  10  |   50   ||    27   |
|        grp_access_fu_379        |  p1  |   3  |  12  |   36   ||    15   |
|        grp_access_fu_422        |  p0  |   4  |  12  |   48   ||    21   |
|        grp_access_fu_428        |  p0  |   4  |  12  |   48   ||    21   |
|        grp_access_fu_434        |  p0  |   4  |  12  |   48   ||    21   |
|        grp_access_fu_440        |  p0  |   4  |  12  |   48   ||    21   |
|        grp_access_fu_446        |  p0  |   4  |  12  |   48   ||    21   |
|        grp_access_fu_452        |  p0  |   4  |  12  |   48   ||    21   |
|        grp_access_fu_507        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_520        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_539        |  p0  |   3  |  13  |   39   ||    15   |
|        grp_access_fu_559        |  p0  |   3  |   6  |   18   ||    15   |
|        grp_access_fu_592        |  p0  |   2  |  10  |   20   ||    9    |
|        row_idx_0_reg_638        |  p0  |   2  |   7  |   14   ||    9    |
| current_input_channe_19_reg_716 |  p0  |   2  |   6  |   12   ||    9    |
| index_input_element2_24_reg_728 |  p0  |   2  |   7  |   14   ||    9    |
| index_input_element2_26_reg_762 |  p0  |   2  |   7  |   14   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   533  || 30.8965 ||   261   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   522  |    -   |
|   Memory  |   15   |    -   |    -   |   26   |   24   |    0   |
|Multiplexer|    -   |    -   |   30   |    -   |   261  |    -   |
|  Register |    -   |    -   |    -   |   599  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   15   |    1   |   30   |   625  |   807  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
