[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_0",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_1",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_2",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_3",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_4",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_5",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_6",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TLRAMStandalone.TLRAM.mem_7",
    "address_width":6,
    "name":"mem",
    "data_width":64,
    "depth":64,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/TLRAMStandalone_should_be_testable_via_TLFuzzer"
  }
]