

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:09:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2060|     2060|  41.200 us|  41.200 us|  2061|  2061|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_loc = alloca i64 1"   --->   Operation 10 'alloca' 'sum_s8_24fixp_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%D_s6_26fixp = alloca i64 1"   --->   Operation 11 'alloca' 'D_s6_26fixp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6, i30 %D_s6_26fixp"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6, i30 %D_s6_26fixp"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.46>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 14 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i30 %D_s6_26fixp, i32 %sum_s8_24fixp_14_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [2/2] (8.46ns)   --->   "%tmp = fmul i32 %gamma_read, i32 1.67772e+07"   --->   Operation 16 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 14.5>
ST_4 : Operation 17 [1/2] (1.82ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i30 %D_s6_26fixp, i32 %sum_s8_24fixp_14_loc"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/2] (8.46ns)   --->   "%tmp = fmul i32 %gamma_read, i32 1.67772e+07"   --->   Operation 18 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [2/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp"   --->   Operation 19 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.5>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_loc_load = load i32 %sum_s8_24fixp_14_loc"   --->   Operation 20 'load' 'sum_s8_24fixp_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp"   --->   Operation 21 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_cast = sext i32 %sum_s8_24fixp_14_loc_load"   --->   Operation 22 'sext' 'sum_s8_24fixp_06_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast = sext i32 %empty"   --->   Operation 23 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (5.48ns)   --->   "%empty_14 = mul i56 %sum_s8_24fixp_06_cast, i56 %p_cast"   --->   Operation 24 'mul' 'empty_14' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%mul139_s8_24fixp = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %empty_14, i32 24, i32 55"   --->   Operation 25 'partselect' 'mul139_s8_24fixp' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.54>
ST_6 : Operation 26 [2/2] (9.54ns)   --->   "%tmp_1 = sitofp i32 %mul139_s8_24fixp"   --->   Operation 26 'sitofp' 'tmp_1' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.54>
ST_7 : Operation 27 [1/2] (9.54ns)   --->   "%tmp_1 = sitofp i32 %mul139_s8_24fixp"   --->   Operation 27 'sitofp' 'tmp_1' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 28 [2/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 5.96046e-08"   --->   Operation 28 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.46>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 30 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 5.96046e-08"   --->   Operation 33 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %tmp_2"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 8.46ns
The critical path consists of the following:
	wire read operation ('gamma_read') on port 'gamma' [2]  (0 ns)
	'fmul' operation ('tmp') [12]  (8.46 ns)

 <State 4>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp') [12]  (8.46 ns)
	'fptosi' operation ('empty') [13]  (6.08 ns)

 <State 5>: 11.6ns
The critical path consists of the following:
	'fptosi' operation ('empty') [13]  (6.08 ns)
	'mul' operation ('empty_14') [16]  (5.48 ns)

 <State 6>: 9.55ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1') [18]  (9.55 ns)

 <State 7>: 9.55ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1') [18]  (9.55 ns)

 <State 8>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_2') [19]  (8.46 ns)

 <State 9>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_2') [19]  (8.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
