Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'riscv'.
Information: Building the design 'Controller'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALUController'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Load_Use_Detection'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Forward_Control'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Datapath'. (HDL-193)

Inferred memory devices in process
	in routine Datapath line 82 in file
		'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/Datapath.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        A_reg        | Flip-flop |  50   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Datapath line 120 in file
		'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/Datapath.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        B_reg        | Flip-flop |  159  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Datapath line 191 in file
		'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/Datapath.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        C_reg        | Flip-flop |  92   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Datapath line 242 in file
		'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/Datapath.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        D_reg        | Flip-flop |  87   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flopr' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine flopr_WIDTH9 line 29 in file
		'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/flopr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'instructionmemory'. (HDL-193)
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| instructionmemory/37 |  128   |    1    |      7       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile'. (HDL-193)

Inferred memory devices in process
	in routine RegFile line 36 in file
		'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/RegFile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/51    |   32   |   32    |      5       | N  |
|    RegFile/52    |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'imm_Gen'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/imm_Gen.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux3' instantiated from design 'Datapath' with
	the parameters "32". (HDL-193)

Statistics for case statements in always block at line 29 in file
	'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/mux3.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'Datapath' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Warning:  /users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/alu.sv:47: signed to unsigned assignment occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/alu.sv:57: signed to unsigned assignment occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/alu.sv:79: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 34 in file
	'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'datamemory'. (HDL-193)

Statistics for case statements in always block at line 64 in file
	'/users/ugrad/2017/fall/vkrishn2/EECS112L/Lab_Files/design/datamemory.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
