<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6633187 - Method and apparatus for enabling a stand alone integrated circuit - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method and apparatus for enabling a stand alone integrated circuit"><meta name="DC.contributor" content="Michael R. May" scheme="inventor"><meta name="DC.contributor" content="Marcus W. May" scheme="inventor"><meta name="DC.contributor" content="Sigmatel, Inc." scheme="assignee"><meta name="DC.date" content="2000-11-20" scheme="dateSubmitted"><meta name="DC.description" content="A method and apparatus for enabling a stand-alone integrated circuit (IC) includes processing that begins by establishing an idle state that holds at least a portion of the stand-alone integrated circuit in a reset condition when a power source is operably coupled to the stand-alone integrated circuit. A stand-alone integrated circuit includes generally an on-chip power converter, a reset circuit and some functional circuitry, which may be a microprocessor, digital signal processor digital circuitry, state machine, logic circuitry, analog circuitry, and/or any type of components and/or circuits that perform a desired electrical function. When a power enable signal is received, the on-chip power converter is enabled to generate at least 1 supply from the power source. The processing continues by enabling functionality of the stand-alone integrated circuit when the at least one supply has substantially reached a steady state condition."><meta name="DC.date" content="2003-10-14" scheme="issued"><meta name="DC.relation" content="US:5073874" scheme="references"><meta name="DC.relation" content="US:5483187" scheme="references"><meta name="DC.relation" content="US:5696461" scheme="references"><meta name="DC.relation" content="US:5917255" scheme="references"><meta name="DC.relation" content="US:5991887" scheme="references"><meta name="citation_patent_number" content="US:6633187"><meta name="citation_patent_application_number" content="US:09/716,731"><link rel="canonical" href="http://www.google.com/patents/US6633187"/><meta property="og:url" content="http://www.google.com/patents/US6633187"/><meta name="title" content="Patent US6633187 - Method and apparatus for enabling a stand alone integrated circuit"/><meta name="description" content="A method and apparatus for enabling a stand-alone integrated circuit (IC) includes processing that begins by establishing an idle state that holds at least a portion of the stand-alone integrated circuit in a reset condition when a power source is operably coupled to the stand-alone integrated circuit. A stand-alone integrated circuit includes generally an on-chip power converter, a reset circuit and some functional circuitry, which may be a microprocessor, digital signal processor digital circuitry, state machine, logic circuitry, analog circuitry, and/or any type of components and/or circuits that perform a desired electrical function. When a power enable signal is received, the on-chip power converter is enabled to generate at least 1 supply from the power source. The processing continues by enabling functionality of the stand-alone integrated circuit when the at least one supply has substantially reached a steady state condition."/><meta property="og:title" content="Patent US6633187 - Method and apparatus for enabling a stand alone integrated circuit"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("wZbtU6DcDrHjsATCpIEI"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("ITA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("wZbtU6DcDrHjsATCpIEI"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("ITA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6633187?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6633187"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=I8FiBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6633187&amp;usg=AFQjCNFi9vBIW0u6nnnfQdQFnOS8-l-NCw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6633187.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6633187.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6633187" style="display:none"><span itemprop="description">A method and apparatus for enabling a stand-alone integrated circuit (IC) includes processing that begins by establishing an idle state that holds at least a portion of the stand-alone integrated circuit in a reset condition when a power source is operably coupled to the stand-alone integrated circuit....</span><span itemprop="url">http://www.google.com/patents/US6633187?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6633187 - Method and apparatus for enabling a stand alone integrated circuit</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6633187 - Method and apparatus for enabling a stand alone integrated circuit" title="Patent US6633187 - Method and apparatus for enabling a stand alone integrated circuit"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6633187 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/716,731</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 14, 2003</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 20, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 20, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09716731, </span><span class="patent-bibdata-value">716731, </span><span class="patent-bibdata-value">US 6633187 B1, </span><span class="patent-bibdata-value">US 6633187B1, </span><span class="patent-bibdata-value">US-B1-6633187, </span><span class="patent-bibdata-value">US6633187 B1, </span><span class="patent-bibdata-value">US6633187B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Michael+R.+May%22">Michael R. May</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marcus+W.+May%22">Marcus W. May</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Sigmatel,+Inc.%22">Sigmatel, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6633187.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6633187.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6633187.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (5),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (10),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (11)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6633187&usg=AFQjCNEg9ICE5vRk5MM4HHYFX49q-6gtMA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6633187&usg=AFQjCNH0MsWWpeVcsxS0uEzzagY2yqNzYw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6633187B1%26KC%3DB1%26FT%3DD&usg=AFQjCNGDztP5fMNQR7u6qc7yb99TORsouA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55168783" lang="EN" load-source="patent-office">Method and apparatus for enabling a stand alone integrated circuit</invention-title></span><br><span class="patent-number">US 6633187 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50563226" lang="EN" load-source="patent-office"> <div class="abstract">A method and apparatus for enabling a stand-alone integrated circuit (IC) includes processing that begins by establishing an idle state that holds at least a portion of the stand-alone integrated circuit in a reset condition when a power source is operably coupled to the stand-alone integrated circuit. A stand-alone integrated circuit includes generally an on-chip power converter, a reset circuit and some functional circuitry, which may be a microprocessor, digital signal processor digital circuitry, state machine, logic circuitry, analog circuitry, and/or any type of components and/or circuits that perform a desired electrical function. When a power enable signal is received, the on-chip power converter is enabled to generate at least 1 supply from the power source. The processing continues by enabling functionality of the stand-alone integrated circuit when the at least one supply has substantially reached a steady state condition.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6633187B1/US06633187-20031014-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6633187B1/US06633187-20031014-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6633187B1/US06633187-20031014-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6633187B1/US06633187-20031014-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6633187B1/US06633187-20031014-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6633187B1/US06633187-20031014-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6633187B1/US06633187-20031014-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6633187B1/US06633187-20031014-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6633187B1/US06633187-20031014-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6633187B1/US06633187-20031014-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(20)</span></span></div><div class="patent-text"><div mxw-id="PCLM8559815" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6633187-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A method for enabling a stand-alone integrated circuit (IC), the method comprises the steps of:</div>
      <div class="claim-text">a) establishing an idle state that holds at least a portion of the stand-alone IC in a reset condition when a power source is operably coupled to the stand-alone IC; </div>
      <div class="claim-text">b) receiving a power enable signal; </div>
      <div class="claim-text">c) enabling, in response to the power enable signal, an on-chip power converter of the stand-alone IC to generate at least one supply from the power source, wherein the enabling includes: </div>
      <div class="claim-text">generating a clock signal; </div>
      <div class="claim-text">generating power converter regulation signals based on the clock signal; </div>
      <div class="claim-text">enabling a band-gap reference that is used in generating the power converter regulation signals; and </div>
      <div class="claim-text">d) when the at least one supply has substantially reached a steady-state condition, enabling functionality of the stand-alone IC. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6633187-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The method of <claim-ref idref="US-6633187-B1-CLM-00001">claim 1</claim-ref>, wherein the establishing the idle state further comprises enabling a reset signal for the at least a portion of the stand-alone IC.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6633187-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The method of <claim-ref idref="US-6633187-B1-CLM-00002">claim 2</claim-ref>, wherein the establishing the idle state further comprises generating a clock signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6633187-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The method of <claim-ref idref="US-6633187-B1-CLM-00003">claim 3</claim-ref>, wherein the enabling of the functionality of the stand-alone IC further comprises providing the clock signal to components of the stand-alone IC and de-asserting the reset signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6633187-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The method of <claim-ref idref="US-6633187-B1-CLM-00002">claim 2</claim-ref>, wherein the establishing the idle state further comprises generating a clock signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6633187-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The method of <claim-ref idref="US-6633187-B1-CLM-00001">claim 1</claim-ref>, wherein the enabling the on-chip converter further comprises:</div>
      <div class="claim-text">generating a first supply from the power source; and </div>
      <div class="claim-text">generating a second supply from the power source, wherein the first and second supplies are produced by regulating energy transfer from a single inductor. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6633187-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The method of <claim-ref idref="US-6633187-B1-CLM-00001">claim 1</claim-ref> further comprises generating a clock lock signal when the clock has substantially reached a substantially steady-state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6633187-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The method of <claim-ref idref="US-6633187-B1-CLM-00007">claim 7</claim-ref>, wherein the enabling functionality of the stand-alone IC further comprises:</div>
      <div class="claim-text">detecting the clock lock signal; and </div>
      <div class="claim-text">detecting a supply lock signal; and </div>
      <div class="claim-text">de-asserting a reset signal upon detection of the clock lock signal and the power supply lock signal. </div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6633187-B1-CLM-00009" class="claim">
      <div class="claim-text">9. A stand-alone integrated circuit (IC) comprises:</div>
      <div class="claim-text">a reset circuit operable to place the stand-alone IC in an idle state until a supply lock signal is enabled; </div>
      <div class="claim-text">an on-chip power converter that generates a supply from an external power source upon assertion of a power enable signal; and </div>
      <div class="claim-text">supply lock circuit operably coupled to enable the supply lock signal when the supply substantially reaches a steady-state condition. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6633187-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00009">claim 9</claim-ref>, wherein the on-chip power converter further comprises:</div>
      <div class="claim-text">switching transistors operably coupled to produce a first supply and a second supply from the external power source and a single inductor, and </div>
      <div class="claim-text">regulation module operably coupled to the switching transistors, wherein the regulation module produces control signals that enable and disable transistors of the switching transistors to regulate the first and second supplies. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6633187-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00009">claim 9</claim-ref>, wherein the reset circuit further comprises:</div>
      <div class="claim-text">clock generator operably coupled to produce a clock signal when the external power source is coupled to the standalone IC, wherein the clock signal is provided to the on-chip power converter such that the on-chip power converter generates the supply; </div>
      <div class="claim-text">clock lock module operably coupled to generate a clock lock signal when the clock signal has substantially reached a steady-state condition; </div>
      <div class="claim-text">reset module operably coupled to assert a reset signal when the external power source is coupled to the stand-alone IC, wherein the reset module de-asserts the reset signal when the clock lock signal and the supply lock signal are asserted such that functionality of the stand-alone IC is enabled. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6633187-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00009">claim 9</claim-ref>, wherein the on-chip power converter further comprises:</div>
      <div class="claim-text">a band-gap reference that produces a reference voltage upon assertion of the power enable signal. </div>
    </div>
    </div> <div class="claim"> <div num="13" id="US-6633187-B1-CLM-00013" class="claim">
      <div class="claim-text">13. A stand-alone IC comprises:</div>
      <div class="claim-text">on-chip power converter; </div>
      <div class="claim-text">processing module; and </div>
      <div class="claim-text">memory operably coupled to the processing module, wherein the memory includes operational instructions that cause the processing module to: </div>
      <div class="claim-text">establish an idle state that holds at least a portion of the stand-alone IC in a reset condition when a power source is operably coupled to the stand-alone IC; </div>
      <div class="claim-text">receive a power enable signal; </div>
      <div class="claim-text">enable, in response to the power enable signal, the on-chip power converter of the stand-alone IC to generate at least one supply from the power source; and </div>
      <div class="claim-text">when the at least one supply has substantially reached a steady-state condition, enable functionality of the stand-alone IC. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6633187-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00013">claim 13</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to enable the on-chip converter further comprises:</div>
      <div class="claim-text">generate a first supply from the power source; and </div>
      <div class="claim-text">generate a second supply from the power source, wherein the first and second supplies are produced by regulating energy transfer from a single inductor. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6633187-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00013">claim 13</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to establish the idle state by enabling a reset signal for the at least a portion of the stand-alone IC.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6633187-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00015">claim 15</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to enable the functionality of the stand-alone IC by providing the clock signal to components of the stand-alone IC and de-asserting the reset signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6633187-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00013">claim 13</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to enable the on-chip power converter by:</div>
      <div class="claim-text">generating a clock signal; and </div>
      <div class="claim-text">generating power converter regulation signals based on the clock signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6633187-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00017">claim 17</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to enable the on-chip power converter by enabling a band-gap reference that is used in generating the power converter regulation signals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6633187-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00017">claim 17</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to generate a clock lock signal when the clock has substantially reached a substantially steady-state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6633187-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The stand-alone IC of <claim-ref idref="US-6633187-B1-CLM-00019">claim 19</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to enable functionality of the stand-alone IC further comprises:</div>
      <div class="claim-text">detect the clock lock signal; and </div>
      <div class="claim-text">detect a supply lock signal; and </div>
      <div class="claim-text">de-assert a reset signal upon detection of the clock lock signal and the power supply lock signal.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54000637" lang="EN" load-source="patent-office" class="description">
    <heading>TECHNICAL FIELD OF THE INVENTION</heading> <p>This invention relates generally to integrated circuits and more particularly to enabling a stand-alone integrated circuit.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Integrated circuits are known to include a large amount of circuitry in a very small area. The circuitry may perform a wide variety of functions such as a microprocessor, digital signal processor, operational amplifier, integrator, audio encoder, audio decoder, video encoder, video decoder, et cetera. To power such integrated circuits, the integrated circuits include power pins for a power input (typically V<sub>dd</sub>) and a return pin (typically V<sub>ss</sub>). The power is typically provided by a regulated external power supply. As such, once the external power supply is up and running, the integrated circuit may be activated in a known state.</p>
    <p>For most digital circuits on an integrated circuit, a clock signal is needed. The clock is typically generated once an external power supply is producing a regulated supply voltage to the integrated circuit (IC) and the IC has been activated. To ensure that the digital circuitry begins functioning in a known state, it is important to delay activation of the digital circuit until the power supply is producing a stable supply voltage and the clock is operating properly. Once these operating parameters are ensured, the digital circuitry may be activated.</p>
    <p>Insuring the proper enablement of an IC is relatively straightforward when the power supply is external to the IC. If, however, the power converter is on-chip with the digital circuitry and the power converter requires a clock signal to produce a supply voltage, a difficulty arises in enabling such a stand-alone integrated circuit.</p>
    <p>Therefore, a need exists for a method and apparatus for enabling a stand-alone integrated circuit that includes an on-chip power converter.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 illustrates a schematic block diagram of a stand-alone integrated circuit in accordance with the present invention;</p>
    <p>FIG. 2 illustrates a schematic block diagram of an alternate stand-alone integrated circuit in accordance with the present invention;</p>
    <p>FIG. 3 illustrates a logic diagram of a method for enabling a stand-alone integrated circuit in accordance with the present invention; and</p>
    <p>FIG. 4 illustrates a schematic block diagram of an embodiment of the reset circuit of FIG. <b>1</b>.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p>Generally, the present invention provides a method and apparatus for enabling a stand-alone integrated circuit (IC). Such a method and apparatus includes processing that begins by establishing an idle state that holds at least a portion of the stand-alone integrated circuit in a reset condition when a power source is operably coupled to the stand-alone integrated circuit. A stand-alone integrated circuit includes generally an on-chip power converter, a reset circuit and some functional circuitry which may be a microprocessor, digital signal processor, digital circuitry, state machine, logic circuitry, analog circuitry, and/or any type of components and/or circuits that perform a desired electrical function. When a power enable signal is received, the on-chip power converter is enabled to generate at least 1 supply (e.g. a voltage supply or current supply) from the power source (e.g. a battery). The processing continues by enabling functionality of the stand-alone integrated circuit when the at least one supply has substantially reached a steady state condition. With such a method and apparatus, a stand-alone integrated circuit may be properly enabled such that when the functional circuitry of a stand-alone integrated circuit is enabled it is enabled in a known state to ensure proper operation of the integrated circuit.</p>
    <p>The present invention can be more fully described with reference to FIGS. 1 through 4. FIG. 1 illustrates a schematic block diagram of a stand-alone integrated circuit <b>10</b> that includes a reset circuit <b>16</b>, an on-chip power converter <b>18</b>, functional circuitry <b>22</b>, and a supply lock circuit <b>20</b>. The stand-alone integrated circuit <b>10</b> is operably coupled to an external power source <b>12</b>, which may be a battery, solar power generator, or other power source that produces a voltage that is not the proper voltage for powering at least a portion of the stand-alone integrated circuit <b>10</b>. The stand-alone integrated circuit <b>10</b> is also operably coupled to an external crystal <b>14</b> that provides an oscillation to the reset circuit <b>16</b>.</p>
    <p>The reset circuit <b>16</b> includes a reset module <b>24</b>, a clock lock module <b>26</b>, and a clock generator <b>28</b>. When the power source <b>12</b> and the crystal <b>14</b> are coupled to the stand-alone integrated circuit <b>10</b>, the clock generator <b>28</b> produces a clock signal <b>32</b>. The clock lock module <b>26</b> monitors the clock signal <b>32</b> to determine when it has reached a steady state condition. The clock signal <b>32</b> has reached a steady state condition typically when it is producing a clock signal at approximately 10% of the ideal frequency of the desired clock signal. Note that the reset circuit <b>16</b> will hold the power converter enable signal <b>31</b> in an inactive state until the clock lock signal <b>34</b> is asserted.</p>
    <p>The reset module <b>24</b> holds the reset signal <b>30</b> low such that the functional circuitry <b>22</b> is held in an idle condition until the supply lock signal <b>44</b> is asserted as well as the clock lock signal <b>34</b>. The function of circuitry <b>22</b> may be a microprocessor, digital signal processor, state machine, logic circuitry, analog circuitry, and/or any combination of electrical components to perform a desired electrical response given an electrical stimulus.</p>
    <p>The on-chip power converter <b>18</b> includes a band-gap reference <b>36</b>, switching transistors <b>38</b> and a regulation module <b>40</b>. The on-chip power converter <b>18</b> remains inactive until a power enable signal is asserted. Once asserted, the band-gap reference <b>36</b> generates a reference voltage that is supplied to the regulation module <b>40</b>. The regulation module <b>40</b> receives the clock signal <b>32</b> and generates control signals that are provided to the switching transistors <b>38</b>. Based on the control signals, the switching transistors <b>38</b> produce a regulated supply <b>42</b>. The supply lock signal <b>20</b> and the functional circuitry <b>22</b> receive the regulated supply <b>42</b>. For a more detailed discussion of the on-chip power converter <b>18</b>, refer to co-pending patent application having a docket number of SIG000010, entitled METHOD AND APPARATUS FOR REGULATING A DC OUTPUT VOLTAGE, having a Ser. No. of 09/551,123, and a filing date of Apr. 18, 2000.</p>
    <p>The supply lock circuit <b>20</b> receives the supply <b>42</b> and determines when it has reached a steady state. The supply lock circuit <b>20</b> determines that the supply <b>42</b> reaches a steady state when the supply reaches at least 90% of its desired value. When this occurs, the supply lock circuit <b>20</b> generates a supply lock signal <b>44</b>.</p>
    <p>The reset module <b>24</b> receives the supply lock signal <b>44</b> and, if the clock lock signal <b>34</b> is enabled, the reset module <b>24</b> clears the reset signal <b>30</b> thus removing the functional circuitry <b>22</b> from the idle state. Once removed from the idle state, the functional circuitry <b>22</b> may perform its desired function(s). As one of average skill in the art will appreciate, multiple functional circuits may be included on the stand-alone integrated circuit where each functional circuit may be controlled by the reset circuit <b>16</b> or may each have its own corresponding reset circuit <b>16</b>. The on-chip power converter <b>18</b> may produce multiple supply voltages for powering different types of functional circuitries. For example, analog circuitry may require a 5 volt supply while digital circuitry may require a 3 volt supply. As one of average skill in the art may further appreciate, the clock signal <b>32</b> may be delayed from generation until the power enable signal is activated as opposed to being generated upon application of power source <b>12</b>.</p>
    <p>FIG. 2 illustrates a schematic block diagram of an alternate stand-alone integrated circuit <b>50</b>. The stand-alone integrated circuit <b>50</b> includes the on-chip power converter <b>18</b>, the functional circuitry <b>22</b>, a processing module <b>52</b>, and memory <b>54</b>. The processing module <b>52</b> may be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, microcomputer, digital signal processor, state machine, logic circuitry, and/or any device that manipulates signals (analog or digital) based on operational instructions. The memory <b>54</b> may be a single memory device or a plurality of memory devices. Such a memory device may be read only memory, random access memory, system memory, and/or any device that stores digital information. Note that when the processing module <b>52</b> implements one or more of its functions via a state machine or logic circuit, the memory storing the corresponding operational instruction is embedded within the circuitry comprising the state machine and/or logic circuit.</p>
    <p>In general, the processing module <b>52</b> receives a power enable signal <b>56</b>. Based on the power enable signal, the processing module performs a plurality of processing steps, which are discussed in greater detail with reference to FIG. 3, to produce an enable signal <b>58</b>. The enable signal <b>58</b> causes the on-chip power converter <b>18</b> to produce supply <b>42</b>. Once the supply <b>42</b> reaches a steady state, the processing module <b>52</b> clears the reset signal <b>30</b> such that the functional circuit <b>22</b> may become active.</p>
    <p>FIG. 3 illustrates a logic diagram of a method for enabling a stand-alone integrated circuit. The process begins at Step <b>60</b> where an idle state is established. The idle state holds at least a portion of the stand-alone integrated circuit in a reset condition when a power source is operably coupled to the stand-alone integrated circuit. For example, when a battery is coupled to the stand-alone integrated circuit the functional circuitry is held in an idle, or inactive state. The process then proceeds to Step <b>62</b> where a power enable signal is received. The process then proceeds to Step <b>64</b> where, in response to the power enable signal, an on-chip power converter of the stand-alone integrated circuit is enabled to generate at least one supply from the power source. The on-chip power converter may produce one or more supplies, which may be a voltage supply, or a current supply, for powering different functional circuits of the stand-alone integrated circuit. The process then proceeds to Step <b>56</b> where the functional circuitry of the stand-alone circuit is enabled when the at least one supply has substantially reached a steady state condition.</p>
    <p>Processing Steps <b>64</b> and <b>66</b> may be described in further detail with reference to Steps <b>64</b>-<b>1</b> through <b>64</b>-<b>4</b> and Steps <b>66</b>-<b>1</b> through <b>66</b>-<b>3</b>. At Step <b>64</b>-<b>1</b>, a clock signal is generated. The processing then proceeds to Step <b>64</b>-<b>2</b> and Step <b>64</b>-<b>4</b>. At Step <b>64</b>-<b>4</b>, a clock lock signal is generated when the clock has substantially reached a steady state condition. At Step <b>64</b>-<b>2</b>, power converter regulation signals are generated based on the clock signal. The process then proceeds to Step <b>64</b>-<b>3</b> where a band-gap reference is enabled. The band-gap reference is used to generate the power converter regulation signals. The process then proceeds to Step <b>66</b>-<b>1</b> where the clock lock signal is detected. The process then proceeds to Step <b>66</b>-<b>2</b> where a supply lock signal is detected. The process then proceeds to Step <b>66</b>-<b>3</b> where the reset signal is de-asserted upon detection of the clock lock signal and the power supply lock signal.</p>
    <p>The processing of Step <b>60</b> may further be described with reference to Steps <b>60</b>-A to Step <b>60</b>-B and Step <b>66</b>-A. At Step <b>60</b>-A, a reset signal is enabled for at least a portion of the stand-alone integrated circuit. The portion of the stand-alone integrated circuit may be for a corresponding functional circuitry where each functional circuitry has its own reset signal or the reset signal may be applicable for the entire integrated circuit. The process then proceeds to Step <b>60</b>-B where a clock signal is generated. The process then proceeds to Step <b>66</b>-A where the clock signal is provided to the components of the stand-alone integrated circuit and the reset signal is de-asserted.</p>
    <p>FIG. 4 illustrates a schematic block diagram of an embodiment of the reset circuit <b>16</b>. The reset circuit <b>16</b> includes P-channel transistors <b>70</b> and <b>76</b>, N-channel transistors <b>78</b> and <b>104</b>, and logic elements <b>72</b>, <b>80</b>, <b>86</b>, <b>88</b>, <b>84</b>, and <b>90</b>. Also shown in FIG. 4 are the regulation module <b>40</b>, a transistor <b>92</b> of the switching transistors <b>38</b>, and the clock lock module <b>26</b>.</p>
    <p>When the power source <b>12</b> is coupled to the stand-alone integrated circuit and the power enable, or power-up signal <b>94</b>, has not been activated, resistor <b>82</b> holds the output of OR gate <b>80</b> low such that the power converter enable signal <b>31</b> is low. The regulation module <b>40</b> then pulls the gate of transistor <b>92</b> low, making the power source <b>12</b> substantially equal to the power supply <b>42</b>. By enabling the power source to be coupled to the supply <b>42</b> in this manner, power can be provided to limited portions of the stand-alone integrated circuit including portions of the reset circuit <b>16</b> and the clock generator <b>28</b>. With the power source connected to the stand-alone integrated circuit and the crystal <b>14</b> connected to the stand-alone integrated circuit, a crystal input <b>98</b> is provided to an input of a NAND gate <b>86</b> and to an input of the clock lock module <b>26</b>. The other input of NAND gate <b>86</b> is received from the non-inverting output of D flip-flop <b>84</b>. The output of NAND gate <b>86</b> is coupled to inverter <b>88</b> wherein the output of inverter <b>88</b> is the clock signal <b>32</b>. The inverting output of D flip-flop <b>84</b> is coupled to inverter <b>90</b> wherein the output of inverter <b>90</b> corresponds to the power converter enable signal <b>31</b>. The other input of the clock lock module <b>26</b> is the output of the logic gate <b>38</b>. The output of the clock lock module <b>26</b> is connected to the RB and D inputs of the D-flip-flop <b>84</b>.</p>
    <p>When the power-up signal <b>94</b> is enabled, the output of OR gate <b>80</b> goes high thereby enabling the clock lock module <b>26</b>. Once the output of the clock lock module <b>26</b> goes high, the power converter enable signal <b>31</b> is activated. This causes the regulation module <b>40</b> to provide a control signal to transistor <b>92</b> such that the supply <b>42</b> is generated at the desired output level. Once the supply has reached a steady state condition, the converter lock signal <b>96</b> is generated thereby holding the output of OR gate <b>80</b> high. Note that the reset signal <b>30</b> could be generates as a signal equivalent to the converter lock signal <b>96</b> or as a logic AND of the converter lock signal <b>96</b> and the output of the clock lock module <b>26</b>.</p>
    <p>When the on-chip converter is turned off, the converter off signal <b>102</b> is activated high thereby enabling transistor <b>104</b>. This actively pulls down on the output of logic gate <b>80</b> causing the clock lock module <b>26</b> to be disabled. This, in turn, resets the D flip-flop <b>84</b> and returns the regulation module <b>40</b> to a reset condition.</p>
    <p>The preceding discussion has presented a method and apparatus for enabling a stand-alone integrated circuit. A stand-alone integrated circuit includes its own on-chip power converter such that an appropriate sequence of enabling the circuitry is performed to conserve power and to insure accurate startup of the integrated circuit. As one of average skill in the art will appreciate, other embodiments may be derived from the teaching of the present invention without deviating from the scope of the claims or spirit of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5073874">US5073874</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 4, 1989</td><td class="patent-data-table-td patent-date-value">Dec 17, 1991</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Method of and apparatus for reducing current of semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5483187">US5483187</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 15, 1994</td><td class="patent-data-table-td patent-date-value">Jan 9, 1996</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">Power-on reset circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5696461">US5696461</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 1995</td><td class="patent-data-table-td patent-date-value">Dec 9, 1997</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.R.L.</td><td class="patent-data-table-td ">Power-on reset circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5917255">US5917255</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 20, 1998</td><td class="patent-data-table-td patent-date-value">Jun 29, 1999</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Power-on-reset circuit having reduced size charging capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5991887">US5991887</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 19, 1998</td><td class="patent-data-table-td patent-date-value">Nov 23, 1999</td><td class="patent-data-table-td ">Dallas Semiconductor Corporation</td><td class="patent-data-table-td ">Low power wake up circuitry, with internal power down of the wake up circuitry itself</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7100995">US7100995</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">Sep 5, 2006</td><td class="patent-data-table-td ">Gls Wheels, L.L.C.</td><td class="patent-data-table-td ">Wheel spinner assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7391347">US7391347</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td patent-date-value">Jun 24, 2008</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Radio receiver, system on a chip integrated circuit and methods for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7474887">US7474887</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 2005</td><td class="patent-data-table-td patent-date-value">Jan 6, 2009</td><td class="patent-data-table-td ">Interdigital Technology Corporation</td><td class="patent-data-table-td ">Method and system for reducing battery consumption in wireless transmit/receive units (WTRUs) employed in a wireless local area network/wireless wide area network (WLAN/WWAN)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7620131">US7620131</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td patent-date-value">Nov 17, 2009</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Digital clock controller, radio receiver, and methods for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7656968">US7656968</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td patent-date-value">Feb 2, 2010</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Radio receiver, system on a chip integrated circuit and methods for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7672403">US7672403</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td patent-date-value">Mar 2, 2010</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Radio receiver, system on a chip integrated circuit and methods for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7684515">US7684515</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Radio receiver, system on a chip integrated circuit and methods for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8054112">US8054112</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 2008</td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Reset control method and apparatus in power management integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8130871">US8130871</a></td><td class="patent-data-table-td patent-date-value">Jan 9, 2006</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Integrated circuit having radio receiver and methods for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8487674">US8487674</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 2012</td><td class="patent-data-table-td patent-date-value">Jul 16, 2013</td><td class="patent-data-table-td ">Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd.</td><td class="patent-data-table-td ">Reset circuit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S198000">327/198</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S544000">327/544</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03K0017220000">H03K17/22</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001240000">G06F1/24</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K17/223">H03K17/223</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=I8FiBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/24">G06F1/24</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F1/24</span>, <span class="nested-value">H03K17/22B</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20131101</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:031626/0218</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 17, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:030628/0636</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130521</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 23, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 2, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-5, 12, 13 AND 15-18 IS CONFIRMED. CLAIM 9 IS CANCELLED. CLAIMS 6-8, 10, 11, 14, 19 AND 20 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 10, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100413</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024358/0439</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 16, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100219</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100317;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024079/0406</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., NEW YORK</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 9, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:021212/0372</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080605</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:21212/372</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 12, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 6, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061122</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 8, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICON VALLEY BANK, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:015074/0385</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030306</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICON VALLEY BANK LOAN DOCUMENTATION HA155 3003</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC. /AR;REEL/FRAME:015074/0385</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 20, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SIGMATEL, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAY, MICHAEL R.;MAY, MARCUS W.;REEL/FRAME:011337/0038</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20001113</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SIGMATEL, INC. 2700 VIA FORTUNA, SUITE 500AUSTIN,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAY, MICHAEL R. /AR;REEL/FRAME:011337/0038</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3LUgghBk8YiK_A5CUF-zDHU4ahiA\u0026id=I8FiBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3uq_BqFS0B_jR8nhv0k-9P1kue6g\u0026id=I8FiBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U11cOKc_OytxEni_SCYQKNFrX8lkQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_and_apparatus_for_enabling_a_stan.pdf?id=I8FiBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1nIdcirHXVQstKbj-R2q3a7jGK2w"},"sample_url":"http://www.google.com/patents/reader?id=I8FiBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>