<h1 align="center" style="color: #0077b5;">Engr. Muhammad Ijaz</h1>

<h3 align="center"> RISC-V | FPGA | Digital System Design | Embedded Systems | IoT | Smart Healthcare </h3>

---

### About Me 
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Electrical Engineering student passionate about **RISC-V Architecture**, **FPGA Design**, and **Embedded Systems**.<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Currently working on my **Final Year Project â€“ Smart Healthcare Monitoring using RISC-V Core on FPGA (Basys 3 Artix-7)**.<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;My focus is on integrating biomedical sensors with custom RISC-V cores for real-time health analysis and monitoring.<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Skilled in Verilog, SystemVerilog, Embedded C, Python, and RISC-V Assembly for hardware-software co-design.<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Experienced with FPGA tools like Vivado, QuestaSim, and ModelSim for design and simulation.<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ðŸ“© Reach me at: **muhammadijaz.ee@gmail.com** for collaboration opportunities in FPGA, RISC-V, and IoT projects.

---

## Programming Languages  
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-0A192F?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/SystemVerilog-3C873A?style=for-the-badge&logo=systemverilog&logoColor=white" />
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=cplusplus&logoColor=white" />
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/RISC--V%20Assembly-283593?style=for-the-badge&logo=riscv&logoColor=white" />
  <img src="https://img.shields.io/badge/Embedded%20C-FF5722?style=for-the-badge&logo=arm&logoColor=white" />
</p>  

---

## Tools & Technologies  
<p align="center">
  <img src="https://img.shields.io/badge/QuestaSim-006699?style=for-the-badge&logo=mentor&logoColor=white" />
  <img src="https://img.shields.io/badge/ModelSim-008080?style=for-the-badge&logo=mentor&logoColor=white" />
  <img src="https://img.shields.io/badge/Xilinx%20Vivado-7CFC00?style=for-the-badge&logo=xilinx&logoColor=black" />
  <img src="https://img.shields.io/badge/FPGA-3333FF?style=for-the-badge&logo=amd&logoColor=white" />
  <img src="https://img.shields.io/badge/RISC--V-FF9800?style=for-the-badge&logo=riscv&logoColor=white" />
  <img src="https://img.shields.io/badge/MATLAB%20%26%20Simulink-FF0000?style=for-the-badge&logo=mathworks&logoColor=white" />
  <img src="https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white" />
  <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" />
</p>  

<p align="center">
  <img src="https://img.shields.io/badge/iVerilog-FF4500?style=for-the-badge&logo=opensourceinitiative&logoColor=white" />
  <img src="https://img.shields.io/badge/Verilator-00BFFF?style=for-the-badge&logo=openaccess&logoColor=white" />
  <img src="https://img.shields.io/badge/ESP32-FF5722?style=for-the-badge&logo=espressif&logoColor=white" />
  <img src="https://img.shields.io/badge/Raspberry%20Pi-A22846?style=for-the-badge&logo=raspberrypi&logoColor=white" />
  <img src="https://img.shields.io/badge/KiCad-314CB6?style=for-the-badge&logo=kicad&logoColor=white" />
  <img src="https://img.shields.io/badge/Proteus-006699?style=for-the-badge&logo=proteus&logoColor=white" />
</p>  

---

### Connect with Me
<p align="center">
  <a href="https://www.linkedin.com/in/muhammadijaz-ee" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="LinkedIn" height="35" width="35" />
  </a>&nbsp;&nbsp;&nbsp;
  <a href="https://www.youtube.com/@ijaz-engineering" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/youtube.svg" alt="YouTube" height="40" width="40" />
  </a>&nbsp;&nbsp;&nbsp;
  <a href="mailto:muhammadijaz.ee@gmail.com" target="blank">
    <img align="center" src="https://upload.wikimedia.org/wikipedia/commons/7/7e/Gmail_icon_%282020%29.svg" alt="Gmail" height="35" width="35" />
  </a>&nbsp;&nbsp;&nbsp;
  <a href="https://discord.com/temp-link" target="blank">
    <img align="center" src="https://cdn.worldvectorlogo.com/logos/discord-6.svg" alt="Discord" height="35" width="35" />
  </a>&nbsp;&nbsp;&nbsp;
  <a href="https://reddit.com/temp-link" target="blank">
    <img align="center" src="https://cdn.worldvectorlogo.com/logos/reddit-4.svg" alt="Reddit" height="35" width="35" />
  </a>
</p>

---

### Featured Projects  
<p align="center">

ðŸ”¹ **[Smart Healthcare Monitoring using RISC-V Core on FPGA](https://github.com/ijaz-smarthealth-riscv)**  
Real-time health monitoring system integrating biomedical sensors with a **custom RISC-V core** implemented on **Basys 3 FPGA**.  
Includes signal processing, UART communication, and real-time health analytics.

ðŸ”¹ **[RISC-V Single Cycle Processor](https://github.com/ijaz-riscv-singlecycle)**  
Design and simulation of a single-cycle RISC-V processor in Verilog, implementing ALU, Control Unit, and Data Path.

ðŸ”¹ **[Solar Power System with MPPT (MATLAB/Simulink)](https://github.com/ijaz-mppt-solar)**  
Simulation of a residential solar system with MPPT control and inverter system for efficient power management.

</p>

---

### GitHub Achievements
![GitHub Trophies](https://github-profile-trophy.vercel.app/?username=ijaz-engineer&theme=gruvbox&no-frame=true&no-bg=true&margin-w=4)

---

   *Always open to collaborations on hardware design, RISC-V development, and FPGA-based projects!*  
---
