// Seed: 740959164
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_3 = 32'd11
) (
    output wire id_0,
    input  wire _id_1,
    output wor  id_2,
    input  wand _id_3
);
  logic [id_3 : id_1  ==  1] id_5;
  buf primCall (id_2, id_5);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2;
  id_1 :
  assert property (@(negedge id_1) id_1)
  else begin : LABEL_0
    id_1 = 1'd0;
  end
endmodule
