REMOTE_PATH := tmp/
#CLOCK_PERIOD := 5 # 5ns
SYNTH_LIB := /homes/abf149/pdk/ncsu-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
CHISEL_PATH := hw/chisel/
HW_PATH := hw/
ACCELERGY_DATA_PATH := accelergy/data/
VERILOG_OUTPUT_PATH := $(CHISEL_PATH)src/verilog/
VERILOG_DEST_PATH := $(HW_PATH)rtl_out/
SIM_DATA_OUTPUT_PATH := $(CHISEL_PATH)test_run_dir/
SIM_DATA_DEST_PATH := $(HW_PATH)sim_data/

STARTDIR:=$(shell pwd)

EEMS_SERVER := peeta

all:
	cat $(wildcard $(SIM_DATA_DEST_PATH)*.summary) >> $(SIM_DATA_DEST_PATH)primitives_table_global.csv

.PHONY: all