{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09934,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09972,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000659802,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00330522,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00110265,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00330522,
	"finish__design__instance__count__class:buffer": 41,
	"finish__design__instance__area__class:buffer": 50.806,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 47,
	"finish__design__instance__area__class:timing_repair_buffer": 40.964,
	"finish__design__instance__count__class:inverter": 12,
	"finish__design__instance__area__class:inverter": 7.714,
	"finish__design__instance__count__class:sequential_cell": 23,
	"finish__design__instance__area__class:sequential_cell": 104.538,
	"finish__design__instance__count__class:multi_input_combinational_cell": 251,
	"finish__design__instance__area__class:multi_input_combinational_cell": 321.86,
	"finish__design__instance__count": 378,
	"finish__design__instance__area": 530.67,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.382738,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.74085,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.823347,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000279933,
	"finish__power__switching__total": 0.00015466,
	"finish__power__leakage__total": 1.26739e-05,
	"finish__power__total": 0.000447267,
	"finish__design__io": 52,
	"finish__design__die__area": 2469.1,
	"finish__design__core__area": 2194.5,
	"finish__design__instance__count": 444,
	"finish__design__instance__area": 548.226,
	"finish__design__instance__count__stdcell": 444,
	"finish__design__instance__area__stdcell": 548.226,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.249818,
	"finish__design__instance__utilization__stdcell": 0.249818,
	"finish__design__rows": 33,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 33,
	"finish__design__sites": 8250,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 8250,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}