<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_dacc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_dacc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="same70_2component_2component__dacc_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_DACC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_DACC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a48b4e673b7ee90e09f94a9fce1ba2990">   42</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a48b4e673b7ee90e09f94a9fce1ba2990">DACC_CR</a>;       </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a45307b0cc8da9f0aaccf3d1f1a368ef3">   43</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_dacc.xhtml#a45307b0cc8da9f0aaccf3d1f1a368ef3">DACC_MR</a>;       </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_dacc.xhtml#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">DACC_TRIGR</a>;    </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#ac624164a8dccf31cc456281b2e5ae225">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[1];</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a0548f522857f9bfe33e0ebf6abaedcb7">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a0548f522857f9bfe33e0ebf6abaedcb7">DACC_CHER</a>;     </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#aeffc0a6a58c0954b5ef80d34958981a4">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_dacc.xhtml#aeffc0a6a58c0954b5ef80d34958981a4">DACC_CHDR</a>;     </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a4b296351c32f8be2a39872d3f8a96da7">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a4b296351c32f8be2a39872d3f8a96da7">DACC_CHSR</a>;     </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#acf86a2246a427ac5e9e9f774d117e2ec">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DACC_CDR[2];   </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#afae3036f4a7fb6730c8194904f898a93">   50</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_dacc.xhtml#afae3036f4a7fb6730c8194904f898a93">DACC_IER</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a167106a9f9219c19702012e03f1d4b61">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a167106a9f9219c19702012e03f1d4b61">DACC_IDR</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a145af762db0fefcca94c7cf37aed98a1">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a145af762db0fefcca94c7cf37aed98a1">DACC_IMR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a9412cfef25e8248b3a160e83072cc513">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a9412cfef25e8248b3a160e83072cc513">DACC_ISR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a12884ef7ae3d81e08993fcb4dbb6203e">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[24];</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a723e7b1c3acf89bfd9e92ed169c7fdf5">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_dacc.xhtml#a723e7b1c3acf89bfd9e92ed169c7fdf5">DACC_ACR</a>;      </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a46bb361938bcfc7f8527b9e6e30e7423">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[19];</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#ae5deaa688b44a8ad9d11524ca4e6a560">   57</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_dacc.xhtml#ae5deaa688b44a8ad9d11524ca4e6a560">DACC_WPMR</a>;     </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_dacc.xhtml#a238d3925d9af596e25cd6810cd2357df">   58</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_dacc.xhtml#a238d3925d9af596e25cd6810cd2357df">DACC_WPSR</a>;     </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;} <a class="code" href="struct_dacc.xhtml">Dacc</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa8176bc1ae37b9ba55f9033d46d79fa5">   62</a></span>&#160;<span class="preprocessor">#define DACC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga29e0dc592ac888f4abe448adf2722c98">   64</a></span>&#160;<span class="preprocessor">#define DACC_MR_MAXS0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga6547b6ad84ec78fce2c1d4b67899c833">   65</a></span>&#160;<span class="preprocessor">#define   DACC_MR_MAXS0_TRIG_EVENT (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga67994dbe57e33a2389edaf96e304df4d">   66</a></span>&#160;<span class="preprocessor">#define   DACC_MR_MAXS0_MAXIMUM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga0989c8a554aacac0763f13927f55eb32">   67</a></span>&#160;<span class="preprocessor">#define DACC_MR_MAXS1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gacb927c4acd659bb4acde789366f0e025">   68</a></span>&#160;<span class="preprocessor">#define   DACC_MR_MAXS1_TRIG_EVENT (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5f8f03d32cd8f4d2a03f641f0dce1270">   69</a></span>&#160;<span class="preprocessor">#define   DACC_MR_MAXS1_MAXIMUM (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gae6ede753603ae1989dc7a498acb3edb7">   70</a></span>&#160;<span class="preprocessor">#define DACC_MR_WORD (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5107a7f4c65f4c0c2ad77f01b029e4fe">   71</a></span>&#160;<span class="preprocessor">#define   DACC_MR_WORD_DISABLED (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga416fcd77d77d340014b65077170639bc">   72</a></span>&#160;<span class="preprocessor">#define   DACC_MR_WORD_ENABLED (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaed5aefb254ed11244cc75f207b5f85c0">   73</a></span>&#160;<span class="preprocessor">#define DACC_MR_ZERO (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga30577d02692cf4ae0dab9f92ba3fdabd">   74</a></span>&#160;<span class="preprocessor">#define DACC_MR_DIFF (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaaa1fa4715ef606a2521fac0a4dbee870">   75</a></span>&#160;<span class="preprocessor">#define   DACC_MR_DIFF_DISABLED (0x0u &lt;&lt; 23) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga6d3853c9fbd7e70d4b809e639dfa5bf0">   76</a></span>&#160;<span class="preprocessor">#define   DACC_MR_DIFF_ENABLED (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga8d00257a3de59e0833c290e86a32bb14">   77</a></span>&#160;<span class="preprocessor">#define DACC_MR_PRESCALER_Pos 24</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga523fbe5f7c7c46fad299fc2cfa3d4fed">   78</a></span>&#160;<span class="preprocessor">#define DACC_MR_PRESCALER_Msk (0xfu &lt;&lt; DACC_MR_PRESCALER_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga97ffaa0fb2ccea457d0a368b114d6c5a">   79</a></span>&#160;<span class="preprocessor">#define DACC_MR_PRESCALER(value) ((DACC_MR_PRESCALER_Msk &amp; ((value) &lt;&lt; DACC_MR_PRESCALER_Pos)))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* -------- DACC_TRIGR : (DACC Offset: 0x08) Trigger Register -------- */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa79895370f44865a7afc726e44e6e14d">   81</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga3874eed634ccda2d837c06c53abcb8f1">   82</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGEN0_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaffe993f252c53ea5e322bb60b71da1b4">   83</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGEN0_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga93446d83d08d50a7c935cc72dc65f0b5">   84</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga0b63b712cfe1f4b10b351d86b62541ec">   85</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGEN1_DIS (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf68d3abaf933a0ebb5a92a6aed86d75d">   86</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGEN1_EN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga84d20bea0e90280f19d750c962f5d604">   87</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGSEL0_Pos 4</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga7f7c4181078b0adc1bb6aad1d7230558">   88</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGSEL0_Msk (0x7u &lt;&lt; DACC_TRIGR_TRGSEL0_Pos) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5b0962b70802bb163e45c6264610b233">   89</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGSEL0(value) ((DACC_TRIGR_TRGSEL0_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_TRGSEL0_Pos)))</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga2efb8a501fd81fee1171579b04a96a4a">   90</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL0 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga55bbde54d19f2204fe8b9f984226b784">   91</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL1 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gab6559428590109974fc4fb7d4fbeeffc">   92</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL2 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gad0294c89fa2d2696e306854254ee6607">   93</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL3 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf4de29e722a6090d1edc4f3d0a076d74">   94</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL4 (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa2a1e70f6a4c33057e99ed6f8f815d09">   95</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL5 (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga12e3a8862ce80f4acfc810740c680986">   96</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL6 (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gad6ec0ba23e54244b06a8916d71d395aa">   97</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGSEL1_Pos 8</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga01e2d4d98cefc826211334d24cbe7e85">   98</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGSEL1_Msk (0x7u &lt;&lt; DACC_TRIGR_TRGSEL1_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga24a5e57a586938ccba18dbe2b6e8f783">   99</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_TRGSEL1(value) ((DACC_TRIGR_TRGSEL1_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_TRGSEL1_Pos)))</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga87b5af4bfaf0f112fe41c6d64e3c1c47">  100</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL0 (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaefff45f11b89390b32bd1c4126727ed0">  101</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL1 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga85f645003294af7b03bfbc2a00ea8d34">  102</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL2 (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga073b607d5c7b21c7dc9141f688252648">  103</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL3 (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga94ed4cd3f7eb672caedf1e3350ed9503">  104</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL4 (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga17777281fec926766b1cb82c38e9ee66">  105</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL5 (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga52ab49c99643b988c99db880b89d04e7">  106</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL6 (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaae5dfbbcbaa0296b25da85d705c5a76c">  107</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_OSR0_Pos 16</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga78e1a872c12bb5f465383f8cf25cb1b9">  108</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_OSR0_Msk (0x7u &lt;&lt; DACC_TRIGR_OSR0_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaadece747b7f2565d790542d6007ae899">  109</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_OSR0(value) ((DACC_TRIGR_OSR0_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_OSR0_Pos)))</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga297975ae5e5cfbca2744210c7e13d4a9">  110</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_1 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gafb7f6e00468a1226c93b1fad86f20b96">  111</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_2 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gafd48fbecca40768f20e2ebd74890d269">  112</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_4 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa86ab4cac4679abe9d428323258ffca3">  113</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_8 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaeb95b834b918f9b402304186aa4784d4">  114</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_16 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga02d71159fb787296396f6554a6ecd6e4">  115</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_32 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga44b23f16fd84a14b3d2c4cc740d3f73e">  116</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_OSR1_Pos 20</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf21a132f2cfb19c0c3dc63f4dee3b822">  117</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_OSR1_Msk (0x7u &lt;&lt; DACC_TRIGR_OSR1_Pos) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga57c6269eb910acd15bf0ea5a6db69fcf">  118</a></span>&#160;<span class="preprocessor">#define DACC_TRIGR_OSR1(value) ((DACC_TRIGR_OSR1_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_OSR1_Pos)))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga216203466a5c930231b9775c0ea9ecca">  119</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_1 (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gae9df1ca57ea3b312d852f427e4323439">  120</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_2 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf37b32a599d7034b7c95bba85e9ea06d">  121</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_4 (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gac5fd772559468a983d4522a0501f7d55">  122</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_8 (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga1ba754609718180ed6295007f27b2c78">  123</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_16 (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaafc5f4d81ff0fbd172437334aa59421d">  124</a></span>&#160;<span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_32 (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CHER : (DACC Offset: 0x10) Channel Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gac8b3985c81918d521e2583f52b68e3ef">  126</a></span>&#160;<span class="preprocessor">#define DACC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gac9f00c5d99a192fecaaadc2f446f72cf">  127</a></span>&#160;<span class="preprocessor">#define DACC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CHDR : (DACC Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga77429d91a0aeb4be5583e5fa77397390">  129</a></span>&#160;<span class="preprocessor">#define DACC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gad4462a62f59410e234273f245528978c">  130</a></span>&#160;<span class="preprocessor">#define DACC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CHSR : (DACC Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf295ca5d00d52f32a4d5f1eb2cde392a">  132</a></span>&#160;<span class="preprocessor">#define DACC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">  133</a></span>&#160;<span class="preprocessor">#define DACC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gae61689d9ba2c0254853d4065b3aa0cd5">  134</a></span>&#160;<span class="preprocessor">#define DACC_CHSR_DACRDY0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga4b1ab7b9cc5f5cb249259e605feb1669">  135</a></span>&#160;<span class="preprocessor">#define DACC_CHSR_DACRDY1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_CDR[2] : (DACC Offset: 0x1C) Conversion Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga49c4f334e85dbb7487721bf133f0ff3a">  137</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA0_Pos 0</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga6acbacc00d4d5356b572f9da4c6c302d">  138</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA0_Msk (0xffffu &lt;&lt; DACC_CDR_DATA0_Pos) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gafae3a707b206afe164645285f3997ab6">  139</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA0(value) ((DACC_CDR_DATA0_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA0_Pos)))</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga54ea5e00e4aa198112f56ae5bfdaf197">  140</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA1_Pos 16</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga1bab1ab6c2b9e5612a5df6688a2eb562">  141</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA1_Msk (0xffffu &lt;&lt; DACC_CDR_DATA1_Pos) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga350bd86b38fd9a7d71e7ffc221cb8d98">  142</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA1(value) ((DACC_CDR_DATA1_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA1_Pos)))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* -------- DACC_IER : (DACC Offset: 0x24) Interrupt Enable Register -------- */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga489d6cc8d1ff6e937994af44316c22b7">  144</a></span>&#160;<span class="preprocessor">#define DACC_IER_TXRDY0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gac31d31dfc3e3589383030bea306fc828">  145</a></span>&#160;<span class="preprocessor">#define DACC_IER_TXRDY1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga38938fa16b5c772eb19e018fd951e197">  146</a></span>&#160;<span class="preprocessor">#define DACC_IER_EOC0 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga87d5c817b6057244a87d9a5d45e7238b">  147</a></span>&#160;<span class="preprocessor">#define DACC_IER_EOC1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_IDR : (DACC Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga1a8a67f0f11e9829efde8e5863945e9a">  149</a></span>&#160;<span class="preprocessor">#define DACC_IDR_TXRDY0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gafaba419443c6e6a0c043cb138e95e642">  150</a></span>&#160;<span class="preprocessor">#define DACC_IDR_TXRDY1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga57a90df130dbd8eafc2b82ba7df20f60">  151</a></span>&#160;<span class="preprocessor">#define DACC_IDR_EOC0 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga9ef86fbe14c8d33916818b752312b3da">  152</a></span>&#160;<span class="preprocessor">#define DACC_IDR_EOC1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_IMR : (DACC Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga7ffdcd7043e838f493bc71fc9ea94284">  154</a></span>&#160;<span class="preprocessor">#define DACC_IMR_TXRDY0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga93aa8db846aa0f193e2dccbbf8bd02a8">  155</a></span>&#160;<span class="preprocessor">#define DACC_IMR_TXRDY1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gad020f8bb8b179ef316c4570f3d9095d8">  156</a></span>&#160;<span class="preprocessor">#define DACC_IMR_EOC0 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga41100b531d6ec298c52cd3d88e9e477e">  157</a></span>&#160;<span class="preprocessor">#define DACC_IMR_EOC1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_ISR : (DACC Offset: 0x30) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga225e20ca565a57a55017d44cb0cfba64">  159</a></span>&#160;<span class="preprocessor">#define DACC_ISR_TXRDY0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gacdcc771d83c743c6e1b4e7190f3c7bd9">  160</a></span>&#160;<span class="preprocessor">#define DACC_ISR_TXRDY1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga472045e786f9773b4d0ab594984eae8a">  161</a></span>&#160;<span class="preprocessor">#define DACC_ISR_EOC0 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga95e6abde3c8f55549c9479a1e6c325e6">  162</a></span>&#160;<span class="preprocessor">#define DACC_ISR_EOC1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_ACR : (DACC Offset: 0x94) Analog Current Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga15244e96a409f2e3236db301829c846c">  164</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH0_Pos 0</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gac0141f6aecaf89513c65406a80d7508e">  165</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH0_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gacd5aafd573d2340fc0526306ae41a85b">  166</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH0_Pos)))</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga9b0cbe8f1d207666b3b5cd6237862fff">  167</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH1_Pos 2</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga00133890f47c9a405b760dcbf5890770">  168</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH1_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5974c767ffaaddbc8bfcaf88778b150a">  169</a></span>&#160;<span class="preprocessor">#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH1_Pos)))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protection Mode Register -------- */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gad0c6e53d0e18a3eb85089900bcdb5858">  171</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gab2a6bcb14b54d6e9bf4cda35534df062">  172</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga2fc886a375d5f556ca61dc734837691d">  173</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga8974c1eff32dc170d9f428fce8b4141b">  174</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DACC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga9641d65dcf5bd61f91298b1079c07ab3">  175</a></span>&#160;<span class="preprocessor">#define   DACC_WPMR_WPKEY_PASSWD (0x444143u &lt;&lt; 8) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5ae2d17379a2528900c8084440ee66a3">  177</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#ga4ef4dcc3bf2e023b9638d70b2c13e727">  178</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___d_a_c_c.xhtml#gaec9589b916ff63d79b578e7b3d8f2af9">  179</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPVSRC_Msk (0xffu &lt;&lt; DACC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_DACC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_dacc_xhtml_af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><div class="ttname"><a href="struct_dacc.xhtml#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">Dacc::DACC_TRIGR</a></div><div class="ttdeci">__IO uint32_t DACC_TRIGR</div><div class="ttdoc">(Dacc Offset: 0x08) Trigger Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:44</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="struct_dacc_xhtml"><div class="ttname"><a href="struct_dacc.xhtml">Dacc</a></div><div class="ttdoc">Dacc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_dacc.h:41</div></div>
<div class="ttc" id="struct_dacc_xhtml_a48b4e673b7ee90e09f94a9fce1ba2990"><div class="ttname"><a href="struct_dacc.xhtml#a48b4e673b7ee90e09f94a9fce1ba2990">Dacc::DACC_CR</a></div><div class="ttdeci">__O uint32_t DACC_CR</div><div class="ttdoc">(Dacc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:42</div></div>
<div class="ttc" id="struct_dacc_xhtml_a238d3925d9af596e25cd6810cd2357df"><div class="ttname"><a href="struct_dacc.xhtml#a238d3925d9af596e25cd6810cd2357df">Dacc::DACC_WPSR</a></div><div class="ttdeci">__I uint32_t DACC_WPSR</div><div class="ttdoc">(Dacc Offset: 0xE8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:58</div></div>
<div class="ttc" id="struct_dacc_xhtml_aeffc0a6a58c0954b5ef80d34958981a4"><div class="ttname"><a href="struct_dacc.xhtml#aeffc0a6a58c0954b5ef80d34958981a4">Dacc::DACC_CHDR</a></div><div class="ttdeci">__O uint32_t DACC_CHDR</div><div class="ttdoc">(Dacc Offset: 0x14) Channel Disable Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:47</div></div>
<div class="ttc" id="struct_dacc_xhtml_a167106a9f9219c19702012e03f1d4b61"><div class="ttname"><a href="struct_dacc.xhtml#a167106a9f9219c19702012e03f1d4b61">Dacc::DACC_IDR</a></div><div class="ttdeci">__O uint32_t DACC_IDR</div><div class="ttdoc">(Dacc Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:51</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="struct_dacc_xhtml_a145af762db0fefcca94c7cf37aed98a1"><div class="ttname"><a href="struct_dacc.xhtml#a145af762db0fefcca94c7cf37aed98a1">Dacc::DACC_IMR</a></div><div class="ttdeci">__I uint32_t DACC_IMR</div><div class="ttdoc">(Dacc Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:52</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="struct_dacc_xhtml_a9412cfef25e8248b3a160e83072cc513"><div class="ttname"><a href="struct_dacc.xhtml#a9412cfef25e8248b3a160e83072cc513">Dacc::DACC_ISR</a></div><div class="ttdeci">__I uint32_t DACC_ISR</div><div class="ttdoc">(Dacc Offset: 0x30) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:53</div></div>
<div class="ttc" id="struct_dacc_xhtml_a723e7b1c3acf89bfd9e92ed169c7fdf5"><div class="ttname"><a href="struct_dacc.xhtml#a723e7b1c3acf89bfd9e92ed169c7fdf5">Dacc::DACC_ACR</a></div><div class="ttdeci">__IO uint32_t DACC_ACR</div><div class="ttdoc">(Dacc Offset: 0x94) Analog Current Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:55</div></div>
<div class="ttc" id="struct_dacc_xhtml_afae3036f4a7fb6730c8194904f898a93"><div class="ttname"><a href="struct_dacc.xhtml#afae3036f4a7fb6730c8194904f898a93">Dacc::DACC_IER</a></div><div class="ttdeci">__O uint32_t DACC_IER</div><div class="ttdoc">(Dacc Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:50</div></div>
<div class="ttc" id="struct_dacc_xhtml_ae5deaa688b44a8ad9d11524ca4e6a560"><div class="ttname"><a href="struct_dacc.xhtml#ae5deaa688b44a8ad9d11524ca4e6a560">Dacc::DACC_WPMR</a></div><div class="ttdeci">__IO uint32_t DACC_WPMR</div><div class="ttdoc">(Dacc Offset: 0xE4) Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:57</div></div>
<div class="ttc" id="struct_dacc_xhtml_a0548f522857f9bfe33e0ebf6abaedcb7"><div class="ttname"><a href="struct_dacc.xhtml#a0548f522857f9bfe33e0ebf6abaedcb7">Dacc::DACC_CHER</a></div><div class="ttdeci">__O uint32_t DACC_CHER</div><div class="ttdoc">(Dacc Offset: 0x10) Channel Enable Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:46</div></div>
<div class="ttc" id="struct_dacc_xhtml_a45307b0cc8da9f0aaccf3d1f1a368ef3"><div class="ttname"><a href="struct_dacc.xhtml#a45307b0cc8da9f0aaccf3d1f1a368ef3">Dacc::DACC_MR</a></div><div class="ttdeci">__IO uint32_t DACC_MR</div><div class="ttdoc">(Dacc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:43</div></div>
<div class="ttc" id="struct_dacc_xhtml_a4b296351c32f8be2a39872d3f8a96da7"><div class="ttname"><a href="struct_dacc.xhtml#a4b296351c32f8be2a39872d3f8a96da7">Dacc::DACC_CHSR</a></div><div class="ttdeci">__I uint32_t DACC_CHSR</div><div class="ttdoc">(Dacc Offset: 0x18) Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:48</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
