set_device -family {SmartFusion2} -die {M2S010} -speed {STD}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\RAM_BLOCK_ECC.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\RAM_BLOCK.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\Bin2Gray.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_rdCtrl.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_wrCtrl.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\pulse_cdc_sync.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\pulse_cdc.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\pulse_gen_sync.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\pulse_gen.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CoreSync_pulse_cdc.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_32dq.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_single.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\CORESDR_AHB_C1\CORESDR_AHB_C1_0\rtl\vlog\core\coresdrahb_coresdr_ahb.v}
read_verilog -mode system_verilog {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\CORESDR_AHB_C1\CORESDR_AHB_C1.v}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\hdl\SID_BRIDGE.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\CCC_0\SID_PLAYER_sb_CCC_0_FCCC.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd}
read_vhdl -mode vhdl_2008 -lib COREAHBLITE_LIB {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\SID_PLAYER_sb.vhd}
read_vhdl -mode vhdl_2008 {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER\SID_PLAYER.vhd}
set_top_level {SID_PLAYER}
map_netlist
read_sdc {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\constraint\SID_PLAYER_derived_constraints.sdc}
check_constraints {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\constraint\synthesis_sdc_errors.log}
write_fdc {D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\designer\SID_PLAYER\synthesis.fdc}
