{"filename": "verilator-5.040-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.040-1", "desc": "The fastest free Verilog HDL simulator", "csize": "6936402", "isize": "29826744", "md5sum": "abbe495fb3636738fda15c8aaee3aa5e", "sha256sum": "cdb278b86c18c0a33d7d8e95c71aa57273a511c61b73c1398467e7a478dd4b1e", "pgpsig": "iQIzBAABCgAdFiEExdKm4O0tEcZrn6KjBjE5EQV91agFAmjtCIYACgkQBjE5EQV91aicsg//YEcg3x/rfhqSswOhZYcp+zV4YIWtHfwHIERYwFQkwDOudHkqQoE+MwRxfeDzkXVopFtX7FOwnL+QU9ovpBOXMPVsct37ET606naaRhLkMNEkWoJRdykgXcF6njzEDhOEXjOoVxUNCTyYF99FEsWkT63iyHH9Tyh5vgEmfsP/yk0Ocpo3B5PXFyA4ZwnMNUgd7052b7yg2+uPcwFdY+ySRzS1rRLvSxdsWPo6ynXyKoynW/TwXOfmW0A6vnxvmIKiZie9r5582dYIQ/rt9T3vCtf91ygGCV5EsjqMiTQTf4sz7kFZggpyQe83mQq7BMkB4f4ipVPhX5jbpW/9Lt+tYc73vgP/7jM7XPrX6srkUmRfqqQuqAEHqIgMqqjZUEBz85jr8VF6TsXfvNlqzQNrkQnhPWURs+F5E09eLS+V+LMFYp8tcSZ/967z+5dLc9xdCFgyXlU4wOSrEF5fiLHs3ONpEUV3VJYgFIEGDQOu3GHVz3VHrSTA3ZAJOFJiMUMU71ln1aR88nDDUtNntKNK33RylY5Sd/9+JEwZxegh8TnosJaYxQ3/u8iG5J0ylW68ULd0A44hyXhy2qo8RcSttPbvihp0JENlTb9xWHbKky5F/xBkj43lG5fgIcVYAD7OBx4E/V24BLPrV5Ws+YRauvBd6F3dnCilSCCaHsg5b7k=", "url": "https://www.veripool.org/verilator/", "license": "LGPL-3.0-or-later", "arch": "x86_64", "builddate": "1760364344", "packager": "George Hu <integral@archlinux.org>", "depends": ["perl", "python"], "optdepends": "systemc", "makedepends": ["git", "help2man", "systemc"], "checkdepends": ["python-distro"]}