
---------- Begin Simulation Statistics ----------
final_tick                                83409860500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274213                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726784                       # Number of bytes of host memory used
host_op_rate                                   274760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.68                       # Real time elapsed on the host
host_tick_rate                              228720678                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083410                       # Number of seconds simulated
sim_ticks                                 83409860500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.668197                       # CPI: cycles per instruction
system.cpu.discardedOps                        197515                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33939990                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.599450                       # IPC: instructions per cycle
system.cpu.numCycles                        166819721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132879731                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       636622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1274707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            476                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397365                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642726                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112893                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895877                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66040                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51461295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51461295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51461800                       # number of overall hits
system.cpu.dcache.overall_hits::total        51461800                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       690037                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         690037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       697951                       # number of overall misses
system.cpu.dcache.overall_misses::total        697951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24083877500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24083877500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24083877500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24083877500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151332                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151332                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013231                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013381                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34902.298717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34902.298717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34506.544872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34506.544872                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       214319                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.188697                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       560990                       # number of writebacks
system.cpu.dcache.writebacks::total            560990                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       629409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       629409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       637316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       637316                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21860023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21860023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22556518499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22556518499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34731.030220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34731.030220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35392.989504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35392.989504                       # average overall mshr miss latency
system.cpu.dcache.replacements                 636295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40818382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40818382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       355895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        355895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8572825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8572825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24088.075135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24088.075135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       355336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       355336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8193489000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8193489000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23058.426391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23058.426391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10642913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10642913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       334142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       334142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15511052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15511052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46420.539771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46420.539771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60069                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60069                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       274073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       274073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13666534000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13666534000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49864.576226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49864.576226                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    696495499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    696495499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88085.936385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88085.936385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.639092                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52099191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            637319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.747431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.639092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209276627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209276627                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703692                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555097                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235483                       # number of overall hits
system.cpu.icache.overall_hits::total        10235483                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54617000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54617000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54617000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54617000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71208.604954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71208.604954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71208.604954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71208.604954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53850000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53850000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70208.604954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70208.604954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70208.604954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70208.604954                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235483                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54617000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54617000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71208.604954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71208.604954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70208.604954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70208.604954                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.733809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.827901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.733809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473267                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473267                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83409860500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               435971                       # number of demand (read+write) hits
system.l2.demand_hits::total                   436069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data              435971                       # number of overall hits
system.l2.overall_hits::total                  436069                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201349                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202018                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            201349                       # number of overall misses
system.l2.overall_misses::total                202018                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17020206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17071857000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51651000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17020206000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17071857000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           637320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               638087                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          637320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              638087                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.315931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.316599                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.315931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.316599                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77206.278027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84530.869287                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84506.613272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77206.278027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84530.869287                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84506.613272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111216                       # number of writebacks
system.l2.writebacks::total                    111216                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202013                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15006344000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15051305000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15006344000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15051305000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.315923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.316592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.315923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.316592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67206.278027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74530.872537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74506.615911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67206.278027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74530.872537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74506.615911                       # average overall mshr miss latency
system.l2.replacements                         169373                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            137820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                137820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11807122000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11807122000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        274073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            274073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.497141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86655.868128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86655.868128                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10444602000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10444602000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.497141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76655.941521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76655.941521                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51651000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51651000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77206.278027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77206.278027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67206.278027                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67206.278027                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        298151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            298151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5213084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5213084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       363247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        363247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80083.015854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80083.015854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4561742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4561742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70082.530611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70082.530611                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31889.606458                       # Cycle average of tags in use
system.l2.tags.total_refs                     1274638                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.305688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.523095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.282991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31763.800372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973194                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10399293                       # Number of tag accesses
system.l2.tags.data_accesses                 10399293                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003571156500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104671                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111216                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202012                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111216                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.335386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.837336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.328845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6496     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.48%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4394     66.00%     66.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      0.74%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2033     30.53%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.63%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83409586000                       # Total gap between requests
system.mem_ctrls.avgGap                     266290.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7116608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 513320.604342696373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 154460395.003298193216                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85320943.559185072780                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111216                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17555750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6712641250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1966073747500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26241.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33339.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17677975.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7117824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7117824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202012                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111216                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111216                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       513321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154489552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155002873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       513321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       513321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85335522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85335522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85335522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       513321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154489552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       240338395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201974                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111197                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7090                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2943184500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009870000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6730197000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14572.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33322.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138940                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70042                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.378411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.303182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.998185                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68419     65.67%     65.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14301     13.73%     79.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2575      2.47%     81.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1585      1.52%     83.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9670      9.28%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1193      1.15%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          455      0.44%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          342      0.33%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5643      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12926336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7116608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.973716                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.320944                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       370808760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       197078145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714685440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288921780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6584023680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21121277610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14243047680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43519843095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.758972                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36813213500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2785120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43811527000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       373100700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       198296340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727408920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291526560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6584023680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21912560730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13576704000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43663620930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.482723                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35071686250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2785120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45553054250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111216                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57681                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572921                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572921                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20046592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20046592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202012                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           847081000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087814750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            364014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       672206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           274073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          274072                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       363247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1910934                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1912793                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     76691776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76761664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169373                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807460                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000670                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806919     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    541      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807460                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83409860500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1198668500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955980995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
