info x 112 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 core_cmd_decode
term mark 31 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 1 0 164 12 15 257 100 0 0 0 0 0 50 50 0 cmdinstd_logic_vectorRISING_EDGENone
var add 2 3 0 164 13 16 257 100 0 0 0 0 0 50 50 0 addrinstd_logic_vectorRISING_EDGENone
var add 3 3 0 164 14 12 257 100 0 0 0 0 0 50 50 0 idinstd_logic_vectorRISING_EDGENone
var add 4 31 0 34 15 13 257 0 0 0 0 0 0 0 0 0 clkinstd_logicRISING_EDGENone
var add 5 0 1 162 15 23 257 100 0 0 0 0 0 50 50 0 status_readoutstd_logicRISING_EDGENone
var add 6 0 1 162 16 23 257 100 0 0 0 0 0 50 50 0 keygen_readoutstd_logicRISING_EDGENone
var add 7 0 1 162 17 24 257 100 0 0 0 0 0 50 50 0 keygen_writeoutstd_logicRISING_EDGENone
var add 8 0 1 162 20 22 257 100 0 0 0 0 0 50 50 0 latch_readoutstd_logicRISING_EDGENone
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 111 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 1 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 1 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 1 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 1 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 1 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 1 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 1 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 1 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 1 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 1 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 1 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 1 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0001
cell fill 2 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000
cell fill 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 8 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 2 2 5 5 0 1 0 0 0 0 0 0 0 0 ns
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 901801814 29583091 0 0 0 0 0 0 0 0 0 0 0 0 0 core_cmd_decode.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 0 50 229 11 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 5.1i
Source = core_cmd_decode.vhd
Sat Aug 02 11:08:25 2003
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
