{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1583435597785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1583435597789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 14:13:17 2020 " "Processing started: Thu Mar  5 14:13:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1583435597789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1583435597789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off abstractChipInterface -c abstractChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off abstractChipInterface -c abstractChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1583435597789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1583435598967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abstractChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file abstractChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 abstractChipInterface " "Found entity 1: abstractChipInterface" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435599058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583435599058 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "abstractFSM.sv(18) " "Verilog HDL information at abstractFSM.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "abstractFSM.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractFSM.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1583435599065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abstractFSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file abstractFSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myAbstractFSM " "Found entity 1: myAbstractFSM" {  } { { "abstractFSM.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractFSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435599065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583435599065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435599073 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtester " "Found entity 2: BCDtester" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435599073 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegtester " "Found entity 3: SevenSegtester" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435599073 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDigit " "Found entity 4: SevenSegmentDigit" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1583435599073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1583435599073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "abstractChipInterface " "Elaborating entity \"abstractChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1583435599152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAbstractFSM myAbstractFSM:dut " "Elaborating entity \"myAbstractFSM\" for hierarchy \"myAbstractFSM:dut\"" {  } { { "abstractChipInterface.sv" "dut" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583435599155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment BCDtoSevenSegment:muah " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"BCDtoSevenSegment:muah\"" {  } { { "abstractChipInterface.sv" "muah" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1583435599157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BCDtoSevenSegment.sv(50) " "Verilog HDL assignment warning at BCDtoSevenSegment.sv(50): truncated value with size 32 to match size of target (7)" {  } { { "../../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1583435599157 "|abstractChipInterface|BCDtoSevenSegment:muah"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1583435599743 "|abstractChipInterface|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1583435599743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1583435599800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1583435599905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/output_files/abstractChipInterface.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/output_files/abstractChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1583435599956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1583435601717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1583435601717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "abstractChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/abstract/abstractChipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1583435601839 "|abstractChipInterface|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1583435601839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1583435601840 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1583435601840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1583435601840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1583435601840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1583435601927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 14:13:21 2020 " "Processing ended: Thu Mar  5 14:13:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1583435601927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1583435601927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1583435601927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1583435601927 ""}
