
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_make-temp-file_5460df27_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b48b5f8 	blmi	0x122d7e8
   4:	681c447b 	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   8:	4620b10c 	strtmi	fp, [r0], -ip, lsl #2
   c:	4846bdf8 	stmdami	r6, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
  10:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  14:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  18:	d06e2800 	rsble	r2, lr, r0, lsl #16
  1c:	f7ff2107 			; <UNDEFINED> instruction: 0xf7ff2107
  20:	b9e0fffe 	stmiblt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  24:	44784841 	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
  28:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  2c:	44784840 	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
  30:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  34:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  38:	4606fffe 			; <UNDEFINED> instruction: 0x4606fffe
  3c:	30021c77 	andcc	r1, r2, r7, ror ip
  40:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  44:	46044629 	strmi	r4, [r4], -r9, lsr #12
  48:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  4c:	222f4b39 	eorcs	r4, pc, #58368	; 0xe400
  50:	447b4620 	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
  54:	220055a2 	andcs	r5, r0, #679477248	; 0x28800000
  58:	601c55e2 	andsvs	r5, ip, r2, ror #11
  5c:	4836bdf8 	ldmdami	r6!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
  60:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  64:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  68:	2c004605 	stccs	6, cr4, [r0], {5}
  6c:	2107d052 	qaddcs	sp, r2, r7
  70:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  74:	b950fffe 	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  78:	44784830 	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
  7c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  80:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  84:	4606fffe 			; <UNDEFINED> instruction: 0x4606fffe
  88:	30021c77 	andcc	r1, r2, r7, ror ip
  8c:	482ce7d8 	stmdami	ip!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
  90:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  94:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  98:	b1634603 	cmnlt	r3, r3, lsl #12
  9c:	46282107 	strtmi	r2, [r8], -r7, lsl #2
  a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a4:	f080fab0 			; <UNDEFINED> instruction: 0xf080fab0
  a8:	ea4f2d00 	b	0x13cb4b0
  ac:	bf081050 	svclt	0x00081050
  b0:	28002000 	stmdacs	r0, {sp}
  b4:	4d23d1be 	stfmid	f5, [r3, #-760]!	; 0xfffffd08
  b8:	447d2107 	ldrbtmi	r2, [sp], #-263	; 0xfffffef9
  bc:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  c0:	b918fffe 	ldmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  c4:	20062705 	andcs	r2, r6, r5, lsl #14
  c8:	e7b92604 	ldr	r2, [r9, r4, lsl #12]!
  cc:	21074c1e 	tstcs	r7, lr, lsl ip
  d0:	f104447c 			; <UNDEFINED> instruction: 0xf104447c
  d4:	46280508 	strtmi	r0, [r8], -r8, lsl #10
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	2709b918 	smladcs	r9, r8, r9, fp
  e0:	2608200a 	strcs	r2, [r8], -sl
  e4:	2107e7ac 	smlatbcs	r7, ip, r7, lr
  e8:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  ec:	b958fffe 	ldmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  f0:	20062705 	andcs	r2, r6, r5, lsl #14
  f4:	46252604 	strtmi	r2, [r5], -r4, lsl #12
  f8:	4814e7a2 	ldmdami	r4, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
  fc:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 100:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 104:	e7b04605 	ldr	r4, [r0, r5, lsl #12]!
 108:	27024d11 	smladcs	r2, r1, sp, r4
 10c:	26012003 	strcs	r2, [r1], -r3
 110:	e795447d 			; <UNDEFINED> instruction: 0xe795447d
 114:	4478480f 	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
 118:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 11c:	46034605 	strmi	r4, [r3], -r5, lsl #12
 120:	bf00e7bb 	svclt	0x0000e7bb
 124:	0000011c 	andeq	r0, r0, ip, lsl r1
 128:	00000114 	andeq	r0, r0, r4, lsl r1
 12c:	00000102 	andeq	r0, r0, r2, lsl #2
 130:	000000fe 	strdeq	r0, [r0], -lr
 134:	000000de 	ldrdeq	r0, [r0], -lr
 138:	000000d4 	ldrdeq	r0, [r0], -r4
 13c:	000000be 	strheq	r0, [r0], -lr
 140:	000000ac 	andeq	r0, r0, ip, lsr #1
 144:	00000086 	andeq	r0, r0, r6, lsl #1
 148:	00000074 	andeq	r0, r0, r4, ror r0
 14c:	0000004c 	andeq	r0, r0, ip, asr #32
 150:	0000003c 	andeq	r0, r0, ip, lsr r0
 154:	0000003a 	andeq	r0, r0, sl, lsr r0
 158:	4ff0e92d 	svcmi	0x00f0e92d
 15c:	460d4607 	strmi	r4, [sp], -r7, lsl #12
 160:	f7ffb085 			; <UNDEFINED> instruction: 0xf7ffb085
 164:	4b31fffe 	blmi	0xc80164
 168:	447b4680 	ldrbtmi	r4, [fp], #-1664	; 0xfffff980
 16c:	2f009303 	svccs	0x00009303
 170:	4638d03b 			; <UNDEFINED> instruction: 0x4638d03b
 174:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 178:	2d004681 	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
 17c:	4628d03b 			; <UNDEFINED> instruction: 0x4628d03b
 180:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 184:	46824606 	strmi	r4, [r2], r6, lsl #12
 188:	36074640 	strcc	r4, [r7], -r0, asr #12
 18c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 190:	46834481 	strmi	r4, [r3], r1, lsl #9
 194:	0009eb06 	andeq	lr, r9, r6, lsl #22
 198:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 19c:	46044641 	strmi	r4, [r4], -r1, asr #12
 1a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a4:	eb044639 	bl	0x111a90
 1a8:	f7ff000b 			; <UNDEFINED> instruction: 0xf7ff000b
 1ac:	4b20fffe 	blmi	0x8401ac
 1b0:	eb044629 	bl	0x111a5c
 1b4:	447b0509 	ldrbtmi	r0, [fp], #-1289	; 0xfffffaf7
 1b8:	0606f109 	streq	pc, [r6], -r9, lsl #2
 1bc:	889a6818 	ldmhi	sl, {r3, r4, fp, sp, lr}
 1c0:	f844799b 			; <UNDEFINED> instruction: 0xf844799b
 1c4:	19a00009 	stmibne	r0!, {r0, r3}
 1c8:	80aa71ab 	adchi	r7, sl, fp, lsr #3
 1cc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d0:	46204651 			; <UNDEFINED> instruction: 0x46204651
 1d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d8:	d0111c43 	andsle	r1, r1, r3, asr #24
 1dc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1e0:	4620bb10 			; <UNDEFINED> instruction: 0x4620bb10
 1e4:	e8bdb005 	pop	{r0, r2, ip, sp, pc}
 1e8:	4f128ff0 	svcmi	0x00128ff0
 1ec:	0902f04f 	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 1f0:	2d00447f 	cfstrscs	mvf4, [r0, #-508]	; 0xfffffe04
 1f4:	46aad1c3 	strtmi	sp, [sl], r3, asr #3
 1f8:	4d0f462e 	stcmi	6, cr4, [pc, #-184]	; 0x148
 1fc:	e7c3447d 			; <UNDEFINED> instruction: 0xe7c3447d
 200:	9a034b0e 	bls	0xd2e40
 204:	681d58d3 	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
 208:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 20c:	f7ff6800 			; <UNDEFINED> instruction: 0xf7ff6800
 210:	4a0bfffe 	bmi	0x300210
 214:	46434604 	strbmi	r4, [r3], -r4, lsl #12
 218:	2101447a 	tstcs	r1, sl, ror r4
 21c:	94004628 	strls	r4, [r0], #-1576	; 0xfffff9d8
 220:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 224:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 228:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 22c:	000000be 	strheq	r0, [r0], -lr
 230:	00000076 	andeq	r0, r0, r6, ror r0
 234:	00000040 	andeq	r0, r0, r0, asr #32
 238:	00000038 	andeq	r0, r0, r8, lsr r0
 23c:	00000000 	andeq	r0, r0, r0
 240:	00000024 	andeq	r0, r0, r4, lsr #32
 244:	20004601 	andcs	r4, r0, r1, lsl #12
 248:	bffef7ff 	svclt	0x00fef7ff
