# Core Enhancements and Upgrades

The following table lists core enhancements and upgrades in Libero SoC v2025.1. For more information about updating a core version, see section [Updating a Core Version](GUID-A9BB8BC5-D3C8-41DC-B6DD-EA6632F14029.md).

|Core|2025.1 Version|Status|Comments|
|----|--------------|------|--------|
|CORESMARTBERT|2.11.100|Production|Core update to use the latest XCVR core version.|
|PF\_DDR3|2.4.131|Production|Core update for ZQCS command, Reinitialization, ODT Removal, CK/CA additive offset value<br /> correction and cleaning up simulation warnings. See section PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC.|
|PF\_DDR4|2.5.120|Production|<br /> Core update for ZQCS command, Reinitialization, ODT Removal, CK/CA<br /> additive offset value correction and cleaning up simulation<br /> warnings. See section PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC.<br />|
|PF\_INIT\_MONITOR|2.0.308|Production|New FC1509 package added for RTPF500ZT/ZTS/ZTL/ZTLS RT PolarFire devices and<br /> for RTPFS460ZT/ZTS/ZTL/ZTLS RT PolarFire SoC devices.|
|PF\_IO|2.0.105|Production|Core update for the clock edge selection for the RX/TX/OE register.|
|PF\_IOD\_TX\_CCC|1.0.131|Production|Core update to produce TX\_CLK\_G output in 3.5 clock ratio.|
|PF\_LPDDR3|2.3.125|Production|<br /> Core update for ZQCS command, Reinitialization, ODT Removal, CK/CA<br /> additive offset value correction and cleaning up simulation<br /> warnings. See section PolarFire, PolarFire SoC, RT PolarFire, and RT PolarFire SoC.<br />|
|PF\_XCVR\_ERM|3.1.206|Production|Core updates for XCVR SDI presets - SD, HD and 3G.|
|PFSOC\_INIT\_MONITOR|1.0.309|Production|VDDI and calibration status enabled in PFSOC\_INIT\_MONITOR IP.|
|RTG4FCCCECALIB|2.2.100|Production|Allowed High-VCO frequency selected by the<br /> RTG4FCCCECALIB core is limited to the reduced range of 1.25x to 1.5x of<br /> the actual-VCO frequency. See section [RTG4](GUID-631C5460-FE0D-4ABF-98C8-A80D2141964D.md).|
|RTG4FDDRC|Â |Production|Fix for DDR x16/x8 w/ ECC issue, FDDR FPLL<br /> calibration sequence update. See section [RTG4](GUID-631C5460-FE0D-4ABF-98C8-A80D2141964D.md).|
|RTG4FDDRC\_INIT|2.0.200|Production|Fix for DDR x16/x8 w/ ECC issue, FDDR FPLL<br /> calibration sequence update. See section [RTG4](GUID-631C5460-FE0D-4ABF-98C8-A80D2141964D.md).|
|RTG4 PCIE\_SERDES\_IF|2.0.200|Production|Updated the enhanced PLL calibration to reduce the<br /> High-VCO frequency limit and to reduce the high-VCO dwell time from 150<br /> us to 100 us in the RTG4 SerDes PCIe/XAUI SPLL calibration sequence. See<br /> section [RTG4](GUID-631C5460-FE0D-4ABF-98C8-A80D2141964D.md).|
|RTG4 PCIE\_SERDES\_IF\_INIT|2.0.200|Production|Same as above.|
|RTG4 NPSS\_SERDES\_IF|2.0.200|Production|Same as above.|
|RTG4 NPSS\_SERDES\_IF\_INIT|2.0.200|Production|Same as above.|

**Parent topic:**[Migrating Designs to Libero SoC](GUID-DB080ED8-B7CB-4D0A-A9E4-76504DFDFF09.md)

