// Seed: 253922622
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd97
) (
    output supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output tri0 _id_3,
    output supply1 id_4
);
  wire id_6;
  logic [id_3  &  -1 'h0 : (  1  )] id_7;
  ;
  assign id_2 = id_7[-1 : 1];
  parameter id_8 = -1;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire [-1 : 1 'h0] id_10;
  wire [1 : -1  ==  -1  -  1 'b0] id_11;
  assign id_9[1] = 1;
  logic id_12;
endmodule
