# sv-hermes
This repo is an effort to convert the old VHDL Hermes into a fresh new SystemVerilog project. The goal is to to get rid of VHDL, SystemC, OVP and other clumsy technologies.
