{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 11:52:30 2017 " "Info: Processing started: Fri Jun 09 11:52:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file final_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Final_Project-sample " "Info: Found design unit 1: Final_Project-sample" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Info: Found entity 1: Final_Project" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Info: Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rsf_led2 Final_Project.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at Final_Project.vhd(8): used implicit default value for signal \"rsf_led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "winner Final_Project.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at Final_Project.vhd(12): used implicit default value for signal \"winner\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rsf_1.vhd 2 1 " "Warning: Using design file rsf_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSF_1-sample " "Info: Found design unit 1: RSF_1-sample" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RSF_1 " "Info: Found entity 1: RSF_1" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSF_1 RSF_1:u1 " "Info: Elaborating entity \"RSF_1\" for hierarchy \"RSF_1:u1\"" {  } { { "Final_Project.vhd" "u1" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rsf1_start rsf_1.vhd(34) " "Warning (10492): VHDL Process Statement warning at rsf_1.vhd(34): signal \"rsf1_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rsf_1.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/rsf_1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "rsf_led1 GND " "Warning (13410): Pin \"rsf_led1\" is stuck at GND" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rsf_led2 GND " "Warning (13410): Pin \"rsf_led2\" is stuck at GND" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "smcount GND " "Warning (13410): Pin \"smcount\" is stuck at GND" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "winflag GND " "Warning (13410): Pin \"winflag\" is stuck at GND" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "winner GND " "Warning (13410): Pin \"winner\" is stuck at GND" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button1 " "Warning (15610): No output dependent on input pin \"button1\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "play1\[2\] " "Warning (15610): No output dependent on input pin \"play1\[2\]\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "play1\[1\] " "Warning (15610): No output dependent on input pin \"play1\[1\]\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "play1\[0\] " "Warning (15610): No output dependent on input pin \"play1\[0\]\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "play2\[0\] " "Warning (15610): No output dependent on input pin \"play2\[0\]\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "play2\[1\] " "Warning (15610): No output dependent on input pin \"play2\[1\]\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "play2\[2\] " "Warning (15610): No output dependent on input pin \"play2\[2\]\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button0 " "Warning (15610): No output dependent on input pin \"button0\"" {  } { { "Final_Project.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/Final_Project.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 11:52:32 2017 " "Info: Processing ended: Fri Jun 09 11:52:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
