// common cases - 5
lbi r1, 10     // load 1 in r1 - every other bit is asserted
lbi r3, 7      // load 7 in r3
rol r2, r1, r3 // rotate left 7 bits
halt // added by Karu
