// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VectorBackend(	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
  input          clock,	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
  input          reset,	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
  output         io_dis_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_dis_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [31:0]  io_dis_bits_bits,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [8:0]   io_dis_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [2:0]   io_dis_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_dis_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [1:0]   io_dis_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [7:0]   io_dis_bits_vstart,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [2:0]   io_dis_bits_segstart,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [2:0]   io_dis_bits_segend,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [63:0]  io_dis_bits_rs1_data,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [4:0]   io_dis_bits_vat,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [2:0]   io_dis_bits_rm,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [1:0]   io_dis_bits_emul,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [15:0]  io_dis_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [1:0]   io_dis_bits_mop,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vmu_lresp_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_vmu_lresp_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [127:0] io_vmu_lresp_bits_data,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [15:0]  io_vmu_lresp_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_vmu_sdata_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vmu_sdata_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [127:0] io_vmu_sdata_bits_stdata,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [15:0]  io_vmu_sdata_bits_stmask,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [15:0]  io_vmu_sdata_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vmu_mask_pop_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_vmu_mask_pop_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vmu_mask_data_0,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vmu_index_pop_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_vmu_index_pop_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [3:0]   io_vmu_index_pop_bits_tail,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_0,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_1,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_2,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_3,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_4,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_5,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_6,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_7,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_8,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_9,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_10,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_11,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_12,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_13,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_14,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [7:0]   io_vmu_index_data_15,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_busy,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_index_access_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_index_access_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [4:0]   io_index_access_vrs,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [8:0]   io_index_access_eidx,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [1:0]   io_index_access_eew,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [63:0]  io_index_access_idx,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_mask_access_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_mask_access_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [8:0]   io_mask_access_eidx,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_mask_access_mask,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input          io_scalar_resp_ready,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_scalar_resp_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [63:0]  io_scalar_resp_bits_data,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_scalar_resp_bits_fp,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [1:0]   io_scalar_resp_bits_size,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [4:0]   io_scalar_resp_bits_rd,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_set_vxsat,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_set_fflags_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [4:0]   io_set_fflags_bits,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [4:0]   io_vat_tail,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  input  [4:0]   io_vat_head,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vat_release_0_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [4:0]   io_vat_release_0_bits,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vat_release_1_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [4:0]   io_vat_release_1_bits,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vat_release_2_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [4:0]   io_vat_release_2_bits,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output         io_vat_release_3_valid,	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
  output [4:0]   io_vat_release_3_bits	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14]
);

  wire            vm_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:436:31]
  wire            inflight_hazards_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:257:22]
  wire            issq_stall_4;	// @[generators/saturn/src/main/scala/backend/Backend.scala:223:47]
  wire            issq_stall_3;	// @[generators/saturn/src/main/scala/backend/Backend.scala:223:47]
  wire            issq_stall_2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:223:47]
  wire            issq_stall_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:223:47]
  wire            issq_stall_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:223:47]
  wire [3:0]      _decode_orMatrixOutputs_T_28;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [1:0]      _decode_orMatrixOutputs_T_26;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [4:0]      _decode_orMatrixOutputs_T_24;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [3:0]      _decode_orMatrixOutputs_T_22;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [1:0]      _decode_orMatrixOutputs_T_20;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [2:0]      _decode_orMatrixOutputs_T_18;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [9:0]      _decode_orMatrixOutputs_T_16;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [17:0]     _decode_orMatrixOutputs_T_14;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [2:0]      _decode_orMatrixOutputs_T_12;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire [1:0]      decode_orMatrixOutputs_lo_lo_1;	// @[src/main/scala/chisel3/util/pla.scala:114:19]
  wire            _scalar_write_arb_io_in_0_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:443:32]
  wire            _perm_q_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire            _perm_q_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire [127:0]    _perm_q_io_deq_bits_rvs2_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire [7:0]      _perm_q_io_deq_bits_eidx;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire [1:0]      _perm_q_io_deq_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire [8:0]      _perm_q_io_deq_bits_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire            _perm_q_io_deq_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
  wire            _vmu_mask_q_io_push_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:369:26]
  wire            _vmu_index_q_io_push_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:368:27]
  wire            _vrf_io_read_2_0_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_2_0_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_2_1_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_2_1_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_2_2_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_2_2_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_1_0_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_1_0_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_1_1_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_1_1_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_0_0_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_0_0_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_0_1_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_0_1_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_0_2_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_0_2_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_read_0_3_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_read_0_3_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_mask_read_0_0_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_mask_read_0_0_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_mask_read_0_1_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_mask_read_0_1_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_mask_read_0_2_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_mask_read_0_2_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_mask_read_0_3_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_mask_read_0_3_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_mask_read_0_4_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_mask_read_0_4_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_mask_read_0_5_req_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire [127:0]    _vrf_io_mask_read_0_5_resp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_ll_writes_0_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_ll_writes_2_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vrf_io_ll_writes_3_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
  wire            _vxufp_io_iss_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_iter_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_iter_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_iter_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_iter_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxufp_io_iter_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxufp_io_iter_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_pipe_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_pipe_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxufp_io_pipe_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxufp_io_pipe_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_acc_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxufp_io_acc_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxufp_io_acc_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_pipe_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxufp_io_pipe_hazards_0_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_pipe_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_pipe_hazards_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxufp_io_pipe_hazards_1_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_pipe_hazards_1_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_pipe_hazards_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxufp_io_pipe_hazards_2_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_pipe_hazards_2_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_pipe_hazards_3_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxufp_io_pipe_hazards_3_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxufp_io_pipe_hazards_3_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [2:0]      _vxufp_io_issue_pipe_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_set_fflags_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [4:0]      _vxufp_io_set_fflags_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxufp_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_iss_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_iter_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxuint_io_iter_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_iter_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxuint_io_iter_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxuint_io_iter_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxuint_io_iter_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_pipe_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxuint_io_pipe_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxuint_io_pipe_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxuint_io_pipe_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_acc_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxuint_io_acc_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [127:0]    _vxuint_io_acc_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_scalar_write_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [63:0]     _vxuint_io_scalar_write_bits_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_scalar_write_bits_fp;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxuint_io_scalar_write_bits_size;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [4:0]      _vxuint_io_scalar_write_bits_rd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_pipe_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxuint_io_pipe_hazards_0_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxuint_io_pipe_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_pipe_hazards_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxuint_io_pipe_hazards_1_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxuint_io_pipe_hazards_1_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_pipe_hazards_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [1:0]      _vxuint_io_pipe_hazards_2_bits_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [5:0]      _vxuint_io_pipe_hazards_2_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire [2:0]      _vxuint_io_issue_pipe_latency;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxuint_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  wire            _vxsfp_io_dis_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_seq_hazard_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsfp_io_seq_hazard_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsfp_io_seq_hazard_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsfp_io_seq_hazard_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvs1_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsfp_io_rvs1_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvs1_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvs2_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsfp_io_rvs2_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvs2_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvd_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsfp_io_rvd_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvd_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvm_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsfp_io_rvm_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_rvm_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_iss_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [7:0]      _vxsfp_io_iss_bits_eidx;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsfp_io_iss_bits_rvs1_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsfp_io_iss_bits_rvs2_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsfp_io_iss_bits_rvd_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsfp_io_iss_bits_rvs1_elem;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsfp_io_iss_bits_rvs2_elem;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsfp_io_iss_bits_rvs1_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsfp_io_iss_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsfp_io_iss_bits_rvd_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsfp_io_iss_bits_vd_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [15:0]     _vxsfp_io_iss_bits_wmask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsfp_io_iss_bits_wvd_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [2:0]      _vxsfp_io_iss_bits_funct3;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsfp_io_iss_bits_funct6;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsfp_io_iss_bits_rs1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsfp_io_iss_bits_rs2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsfp_io_iss_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsfp_io_iss_bits_acc;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [2:0]      _vxsfp_io_iss_bits_rm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_dis_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_seq_hazard_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsint_io_seq_hazard_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsint_io_seq_hazard_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsint_io_seq_hazard_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvs1_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsint_io_rvs1_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvs1_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvs2_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsint_io_rvs2_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvs2_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvd_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsint_io_rvd_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvd_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvm_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsint_io_rvm_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_rvm_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_perm_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [3:0]      _vxsint_io_perm_req_bits_head;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [3:0]      _vxsint_io_perm_req_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_iss_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [7:0]      _vxsint_io_iss_bits_eidx;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [8:0]      _vxsint_io_iss_bits_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsint_io_iss_bits_rvs1_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsint_io_iss_bits_rvs2_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsint_io_iss_bits_rvd_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsint_io_iss_bits_rvm_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsint_io_iss_bits_rvs1_elem;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [63:0]     _vxsint_io_iss_bits_rvs2_elem;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsint_io_iss_bits_rvs1_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsint_io_iss_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsint_io_iss_bits_rvd_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [1:0]      _vxsint_io_iss_bits_vd_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [15:0]     _vxsint_io_iss_bits_rmask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [15:0]     _vxsint_io_iss_bits_wmask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [127:0]    _vxsint_io_iss_bits_full_tail_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsint_io_iss_bits_wvd_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [2:0]      _vxsint_io_iss_bits_funct3;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [5:0]      _vxsint_io_iss_bits_funct6;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsint_io_iss_bits_rs1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsint_io_iss_bits_rs2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsint_io_iss_bits_rd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_iss_bits_vm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_iss_bits_head;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [4:0]      _vxsint_io_iss_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vxsint_io_iss_bits_acc;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire [2:0]      _vxsint_io_iss_bits_rm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
  wire            _vps_io_dis_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_seq_hazard_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [4:0]      _vps_io_seq_hazard_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [63:0]     _vps_io_seq_hazard_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [4:0]      _vps_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_rvs2_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [5:0]      _vps_io_rvs2_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_rvs2_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_rvm_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [5:0]      _vps_io_rvm_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_rvm_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_iss_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_iss_bits_renv2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_iss_bits_renvm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [127:0]    _vps_io_iss_bits_rvs2_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [7:0]      _vps_io_iss_bits_eidx;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [1:0]      _vps_io_iss_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [127:0]    _vps_io_iss_bits_rvm_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_iss_bits_vmu;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire [8:0]      _vps_io_iss_bits_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vps_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
  wire            _vss_io_dis_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_seq_hazard_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire [4:0]      _vss_io_seq_hazard_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire [63:0]     _vss_io_seq_hazard_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire [4:0]      _vss_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_rvd_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire [5:0]      _vss_io_rvd_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_rvd_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_rvm_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire [5:0]      _vss_io_rvm_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_rvm_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_iss_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vss_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
  wire            _vls_io_dis_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vls_io_seq_hazard_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [4:0]      _vls_io_seq_hazard_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [63:0]     _vls_io_seq_hazard_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [63:0]     _vls_io_seq_hazard_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [4:0]      _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vls_io_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vls_io_rvm_req_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [5:0]      _vls_io_rvm_req_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vls_io_rvm_req_bits_oldest;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vls_io_iss_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [5:0]      _vls_io_iss_bits_wvd_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [15:0]     _vls_io_iss_bits_wmask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vls_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire [15:0]     _vls_io_iss_bits_debug_id;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
  wire            _vxissq_fp_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_deq_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [8:0]      _vxissq_fp_io_deq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [2:0]      _vxissq_fp_io_deq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [1:0]      _vxissq_fp_io_deq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [7:0]      _vxissq_fp_io_deq_bits_vstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [63:0]     _vxissq_fp_io_deq_bits_rs1_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_fp_io_deq_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [2:0]      _vxissq_fp_io_deq_bits_rm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [1:0]      _vxissq_fp_io_deq_bits_emul;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_reduction;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_wide_vd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_wide_vs2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_writes_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_renv1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_renv2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_renvd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_renvm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_wvd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_deq_bits_seq;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_fp_io_hazards_0_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_hazards_0_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_hazards_0_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_hazards_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_fp_io_hazards_1_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_hazards_1_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_hazards_1_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_fp_io_hazards_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_fp_io_hazards_2_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_hazards_2_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_fp_io_hazards_2_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_deq_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [8:0]      _vxissq_int_io_deq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [2:0]      _vxissq_int_io_deq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [1:0]      _vxissq_int_io_deq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [7:0]      _vxissq_int_io_deq_bits_vstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [63:0]     _vxissq_int_io_deq_bits_rs1_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_int_io_deq_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [2:0]      _vxissq_int_io_deq_bits_rm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [1:0]      _vxissq_int_io_deq_bits_emul;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_reduction;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_wide_vd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_wide_vs2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_writes_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_renv1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_renv2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_renvd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_renvm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_wvd;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_deq_bits_seq;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_int_io_hazards_0_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_hazards_0_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_hazards_0_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_hazards_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_int_io_hazards_1_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_hazards_1_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_hazards_1_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vxissq_int_io_hazards_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [4:0]      _vxissq_int_io_hazards_2_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_hazards_2_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire [31:0]     _vxissq_int_io_hazards_2_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
  wire            _vpissq_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vpissq_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [31:0]     _vpissq_io_deq_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [8:0]      _vpissq_io_deq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [2:0]      _vpissq_io_deq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vpissq_io_deq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [1:0]      _vpissq_io_deq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [7:0]      _vpissq_io_deq_bits_vstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [63:0]     _vpissq_io_deq_bits_rs1_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [4:0]      _vpissq_io_deq_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire [1:0]      _vpissq_io_deq_bits_emul;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vpissq_io_deq_bits_rs1_is_rs2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vpissq_io_deq_bits_renv2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vpissq_io_deq_bits_renvm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vpissq_io_deq_bits_seq;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
  wire            _vsissq_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire            _vsissq_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_deq_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [8:0]      _vsissq_io_deq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [2:0]      _vsissq_io_deq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [7:0]      _vsissq_io_deq_bits_vstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [4:0]      _vsissq_io_deq_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [1:0]      _vsissq_io_deq_bits_emul;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [15:0]     _vsissq_io_deq_bits_debug_id;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [1:0]      _vsissq_io_deq_bits_mop;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire            _vsissq_io_deq_bits_seq;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire            _vsissq_io_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [4:0]      _vsissq_io_hazards_0_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_hazards_0_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_hazards_0_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire            _vsissq_io_hazards_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [4:0]      _vsissq_io_hazards_1_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_hazards_1_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_hazards_1_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire            _vsissq_io_hazards_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [4:0]      _vsissq_io_hazards_2_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_hazards_2_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire [31:0]     _vsissq_io_hazards_2_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
  wire            _vlissq_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire            _vlissq_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_deq_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [8:0]      _vlissq_io_deq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [2:0]      _vlissq_io_deq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [7:0]      _vlissq_io_deq_bits_vstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [2:0]      _vlissq_io_deq_bits_segstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [2:0]      _vlissq_io_deq_bits_segend;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [4:0]      _vlissq_io_deq_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [1:0]      _vlissq_io_deq_bits_emul;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [15:0]     _vlissq_io_deq_bits_debug_id;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [1:0]      _vlissq_io_deq_bits_mop;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire            _vlissq_io_deq_bits_seq;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire            _vlissq_io_hazards_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [4:0]      _vlissq_io_hazards_0_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_hazards_0_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_hazards_0_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire            _vlissq_io_hazards_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [4:0]      _vlissq_io_hazards_1_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_hazards_1_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_hazards_1_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire            _vlissq_io_hazards_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [4:0]      _vlissq_io_hazards_2_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_hazards_2_bits_rintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire [31:0]     _vlissq_io_hazards_2_bits_wintent;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
  wire            _perm_buffer_io_push_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire            _perm_buffer_io_pop_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_2;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_3;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_4;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_5;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_6;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_7;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_8;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_9;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_10;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_11;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_12;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_13;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_14;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire [7:0]      _perm_buffer_io_pop_data_15;	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
  wire            _vdq_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire            _vdq_io_deq_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [31:0]     _vdq_io_deq_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [8:0]      _vdq_io_deq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [2:0]      _vdq_io_deq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire            _vdq_io_deq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [1:0]      _vdq_io_deq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [7:0]      _vdq_io_deq_bits_vstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [2:0]      _vdq_io_deq_bits_segstart;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [2:0]      _vdq_io_deq_bits_segend;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [63:0]     _vdq_io_deq_bits_rs1_data;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [4:0]      _vdq_io_deq_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [2:0]      _vdq_io_deq_bits_rm;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [1:0]      _vdq_io_deq_bits_emul;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [15:0]     _vdq_io_deq_bits_debug_id;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [1:0]      _vdq_io_deq_bits_mop;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire            _vdq_io_peek_0_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [31:0]     _vdq_io_peek_0_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire            _vdq_io_peek_1_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [31:0]     _vdq_io_peek_1_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire            _vdq_io_peek_2_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [31:0]     _vdq_io_peek_2_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire            _vdq_io_peek_3_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [31:0]     _vdq_io_peek_3_bits_bits;	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
  wire [7:0][1:0] _GEN = {2'h3, 2'h3, 2'h3, 2'h3, 2'h2, 2'h2, 2'h1, 2'h0};	// @[generators/saturn/src/main/scala/backend/Backend.scala:103:30]
  wire [1:0]      _GEN_0 = _GEN[_vdq_io_deq_bits_bits[31:29]];	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, :103:30, generators/saturn/src/main/scala/common/Bundles.scala:63:16]
  wire [6:0]      _vpissq_io_enq_bits_rs1_is_rs2_WIRE_3 = {1'h0, _vdq_io_deq_bits_bits[31:26]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :46:19, generators/saturn/src/main/scala/common/Bundles.scala:75:20, :84:35]
  wire [18:0]     decode_invInputs = ~{_vdq_io_deq_bits_bits[19:15], _vdq_io_deq_bits_bits[24:20], _vdq_io_deq_bits_bits[14:12], _vdq_io_deq_bits_bits[31:26]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :69:17, :72:20, :75:20, generators/saturn/src/main/scala/insns/Decode.scala:19:18, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [1:0]      _decode_andMatrixOutputs_T = {decode_invInputs[3], decode_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [2:0]      _decode_andMatrixOutputs_T_2 = {decode_invInputs[1], decode_invInputs[6], decode_invInputs[7]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [1:0]      _decode_andMatrixOutputs_T_20 = {decode_invInputs[1], _vdq_io_deq_bits_bits[29]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]      _decode_andMatrixOutputs_T_31 = {_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], decode_invInputs[3], _vdq_io_deq_bits_bits[30], decode_invInputs[7]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]      _decode_andMatrixOutputs_T_32 = {_vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], decode_invInputs[5]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_41 = {_vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[31], decode_invInputs[6], decode_invInputs[7]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]      _decode_andMatrixOutputs_T_42 = {_vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [6:0]      _decode_andMatrixOutputs_T_50 = {decode_invInputs[1], decode_invInputs[3], _vdq_io_deq_bits_bits[30], decode_invInputs[5], _vdq_io_deq_bits_bits[12], decode_invInputs[7], decode_invInputs[8]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_52 = {_vdq_io_deq_bits_bits[29], decode_invInputs[4], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], decode_invInputs[7]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_56 = {decode_invInputs[3], decode_invInputs[4], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]      _decode_andMatrixOutputs_T_61 = {decode_invInputs[1], decode_invInputs[2], decode_invInputs[3], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13], decode_invInputs[8]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]      _decode_andMatrixOutputs_T_63 = {decode_invInputs[0], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]      _decode_andMatrixOutputs_T_64 = {decode_invInputs[0], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13], decode_invInputs[18]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_66 = {_vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_73 = {_vdq_io_deq_bits_bits[29], decode_invInputs[4], _vdq_io_deq_bits_bits[31], decode_invInputs[6], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]      _decode_andMatrixOutputs_T_76 = {decode_invInputs[1], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_80 = {_vdq_io_deq_bits_bits[27], decode_invInputs[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]      _decode_andMatrixOutputs_T_82 = {_vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [6:0]      _decode_andMatrixOutputs_T_101 = {decode_invInputs[2], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13], decode_invInputs[8], _vdq_io_deq_bits_bits[19]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  assign decode_orMatrixOutputs_lo_lo_1 = {&{decode_invInputs[0], decode_invInputs[3], _vdq_io_deq_bits_bits[30], decode_invInputs[5], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[14]}, &{decode_invInputs[3], decode_invInputs[5], _vdq_io_deq_bits_bits[13], _vdq_io_deq_bits_bits[14]}};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [1:0]      _decode_orMatrixOutputs_T_4 = {&_decode_andMatrixOutputs_T_50, &_decode_andMatrixOutputs_T_61};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [1:0]      _decode_orMatrixOutputs_T_8 = {&_decode_andMatrixOutputs_T_31, &_decode_andMatrixOutputs_T_80};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [7:0]      _decode_orMatrixOutputs_T_10 = {&_decode_andMatrixOutputs_T, &_decode_andMatrixOutputs_T_2, _vdq_io_deq_bits_bits[27], &_decode_andMatrixOutputs_T_20, &_decode_andMatrixOutputs_T_42, &_decode_andMatrixOutputs_T_63, &_decode_andMatrixOutputs_T_76, &_decode_andMatrixOutputs_T_101};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_12 = {&{_vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31]}, &_decode_andMatrixOutputs_T_52, &_decode_andMatrixOutputs_T_73};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_14 = {&_decode_andMatrixOutputs_T, &_decode_andMatrixOutputs_T_2, &{_vdq_io_deq_bits_bits[27], decode_invInputs[2]}, &{_vdq_io_deq_bits_bits[27], decode_invInputs[6], decode_invInputs[8]}, &{decode_invInputs[1], _vdq_io_deq_bits_bits[28], decode_invInputs[14]}, &_decode_andMatrixOutputs_T_20, &_decode_andMatrixOutputs_T_31, &_decode_andMatrixOutputs_T_32, &_decode_andMatrixOutputs_T_41, &_decode_andMatrixOutputs_T_42, &_decode_andMatrixOutputs_T_50, &_decode_andMatrixOutputs_T_52, &_decode_andMatrixOutputs_T_61, &_decode_andMatrixOutputs_T_64, &_decode_andMatrixOutputs_T_73, &_decode_andMatrixOutputs_T_76, &_decode_andMatrixOutputs_T_80, &_decode_andMatrixOutputs_T_82};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_16 = {&{decode_invInputs[2], decode_invInputs[4], decode_invInputs[7], decode_invInputs[8]}, &{decode_invInputs[2], decode_invInputs[6], decode_invInputs[7], decode_invInputs[8]}, &{_vdq_io_deq_bits_bits[28], decode_invInputs[3], decode_invInputs[7], decode_invInputs[8]}, &{decode_invInputs[2], _vdq_io_deq_bits_bits[29], decode_invInputs[6], decode_invInputs[8]}, &{_vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], decode_invInputs[7], decode_invInputs[8]}, &{_vdq_io_deq_bits_bits[31], decode_invInputs[6], decode_invInputs[8]}, &{_vdq_io_deq_bits_bits[31], decode_invInputs[7], decode_invInputs[8]}, &_decode_andMatrixOutputs_T_56, &{_vdq_io_deq_bits_bits[27], decode_invInputs[6], _vdq_io_deq_bits_bits[13], decode_invInputs[8]}, &_decode_andMatrixOutputs_T_66};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_18 = {&_decode_andMatrixOutputs_T_63, &_decode_andMatrixOutputs_T_66, &_decode_andMatrixOutputs_T_101};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_20 = {&{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6], _vdq_io_deq_bits_bits[13]}, &_decode_andMatrixOutputs_T_66};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_22 = {&{_vdq_io_deq_bits_bits[26], decode_invInputs[1], decode_invInputs[2], _vdq_io_deq_bits_bits[30], decode_invInputs[5]}, &{_vdq_io_deq_bits_bits[26], decode_invInputs[2], _vdq_io_deq_bits_bits[30], decode_invInputs[5], decode_invInputs[6]}, &_decode_andMatrixOutputs_T_32, &_decode_andMatrixOutputs_T_64};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_24 = {&_decode_andMatrixOutputs_T_41, &{decode_invInputs[0], _vdq_io_deq_bits_bits[28], decode_invInputs[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31]}, &{_vdq_io_deq_bits_bits[28], decode_invInputs[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31], decode_invInputs[6], _vdq_io_deq_bits_bits[13]}, &_decode_andMatrixOutputs_T_82, &{decode_invInputs[0], _vdq_io_deq_bits_bits[27], decode_invInputs[2], _vdq_io_deq_bits_bits[30], decode_invInputs[5], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[19]}};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_26 = {&_decode_andMatrixOutputs_T_42, &{decode_invInputs[0], _vdq_io_deq_bits_bits[27], decode_invInputs[2], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[18]}};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign _decode_orMatrixOutputs_T_28 = {&{decode_invInputs[0], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31], decode_invInputs[6], decode_invInputs[7]}, &{_vdq_io_deq_bits_bits[26], decode_invInputs[2], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31], decode_invInputs[7]}, &{_vdq_io_deq_bits_bits[26], decode_invInputs[3], decode_invInputs[4], decode_invInputs[5], _vdq_io_deq_bits_bits[12], decode_invInputs[7]}, &_decode_andMatrixOutputs_T_56};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire            _vxissq_fp_io_enq_valid_T = issq_stall_0 | issq_stall_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:223:47]
  wire            _older_issq_rintents_T = _vsissq_io_hazards_0_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_590 = _vsissq_io_hazards_0_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_seq_rintents_T_24 = _vls_io_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:79]
  wire            _older_issq_rintents_T_7 = _vsissq_io_hazards_1_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_597 = _vsissq_io_hazards_1_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_14 = _vsissq_io_hazards_2_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_604 = _vsissq_io_hazards_2_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_21 = _vxissq_int_io_hazards_0_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_611 = _vxissq_int_io_hazards_0_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_28 = _vxissq_int_io_hazards_1_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_618 = _vxissq_int_io_hazards_1_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_35 = _vxissq_int_io_hazards_2_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_625 = _vxissq_int_io_hazards_2_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_42 = _vxissq_fp_io_hazards_0_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_475 = _vxissq_fp_io_hazards_0_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_49 = _vxissq_fp_io_hazards_1_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_482 = _vxissq_fp_io_hazards_1_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_56 = _vxissq_fp_io_hazards_2_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_489 = _vxissq_fp_io_hazards_2_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire [31:0]     _older_issq_wintents_T_71 = ((_older_issq_rintents_T ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_24) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_7 ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_24) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_14 ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_24) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_wintent : 32'h0) | ((_older_issq_rintents_T_21 ^ _older_issq_rintents_T_611 ^ _older_seq_rintents_T_24) & _vxissq_int_io_hazards_0_valid ? _vxissq_int_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_28 ^ _older_issq_rintents_T_618 ^ _older_seq_rintents_T_24) & _vxissq_int_io_hazards_1_valid ? _vxissq_int_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_35 ^ _older_issq_rintents_T_625 ^ _older_seq_rintents_T_24) & _vxissq_int_io_hazards_2_valid ? _vxissq_int_io_hazards_2_bits_wintent : 32'h0) | ((_older_issq_rintents_T_42 ^ _older_issq_rintents_T_475 ^ _older_seq_rintents_T_24) & _vxissq_fp_io_hazards_0_valid ? _vxissq_fp_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_49 ^ _older_issq_rintents_T_482 ^ _older_seq_rintents_T_24) & _vxissq_fp_io_hazards_1_valid ? _vxissq_fp_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_56 ^ _older_issq_rintents_T_489 ^ _older_seq_rintents_T_24) & _vxissq_fp_io_hazards_2_valid ? _vxissq_fp_io_hazards_2_bits_wintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :57:43, :186:{34,61}, :187:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire            _older_seq_rintents_T_128 = _vss_io_seq_hazard_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_seq_rintents_T_135 = _vps_io_seq_hazard_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_seq_rintents_T_14 = _vxsint_io_seq_hazard_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_seq_rintents_T_142 = _vxsint_io_seq_hazard_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_seq_rintents_T_21 = _vxsfp_io_seq_hazard_bits_vat < _vls_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_seq_rintents_T_112 = _vxsfp_io_seq_hazard_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire [31:0]     _older_issq_rintents_T_71 = ((_older_issq_rintents_T ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_24) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_7 ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_24) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_14 ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_24) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_rintent : 32'h0) | ((_older_issq_rintents_T_21 ^ _older_issq_rintents_T_611 ^ _older_seq_rintents_T_24) & _vxissq_int_io_hazards_0_valid ? _vxissq_int_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_28 ^ _older_issq_rintents_T_618 ^ _older_seq_rintents_T_24) & _vxissq_int_io_hazards_1_valid ? _vxissq_int_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_35 ^ _older_issq_rintents_T_625 ^ _older_seq_rintents_T_24) & _vxissq_int_io_hazards_2_valid ? _vxissq_int_io_hazards_2_bits_rintent : 32'h0) | ((_older_issq_rintents_T_42 ^ _older_issq_rintents_T_475 ^ _older_seq_rintents_T_24) & _vxissq_fp_io_hazards_0_valid ? _vxissq_fp_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_49 ^ _older_issq_rintents_T_482 ^ _older_seq_rintents_T_24) & _vxissq_fp_io_hazards_1_valid ? _vxissq_fp_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_56 ^ _older_issq_rintents_T_489 ^ _older_seq_rintents_T_24) & _vxissq_fp_io_hazards_2_valid ? _vxissq_fp_io_hazards_2_bits_rintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :57:43, :186:34, :194:{34,61}, :195:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire [63:0]     _older_pipe_writes_T_76 = 64'h1 << _vxuint_io_pipe_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_pipe_writes_T_78 = 64'h1 << _vxuint_io_pipe_hazards_1_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_pipe_writes_T_80 = 64'h1 << _vxuint_io_pipe_hazards_2_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_pipe_writes_T_82 = 64'h1 << _vxufp_io_pipe_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_pipe_writes_T_84 = 64'h1 << _vxufp_io_pipe_hazards_1_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_pipe_writes_T_86 = 64'h1 << _vxufp_io_pipe_hazards_2_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_pipe_writes_T_88 = 64'h1 << _vxufp_io_pipe_hazards_3_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_iter_writes_T_16 = 64'h1 << _vxuint_io_iter_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]     _older_iter_writes_T_18 = 64'h1 << _vxufp_io_iter_hazards_0_bits_eg;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire            _vlissq_io_enq_bits_seq_WIRE_0 = (_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & ~(_vdq_io_deq_bits_bits[5]);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/backend/LoadSequencer.scala:9:{49,52,64}, generators/saturn/src/main/scala/common/Bundles.scala:56:20]
  assign issq_stall_0 = ~_vlissq_io_enq_ready & _vlissq_io_enq_bits_seq_WIRE_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :223:{22,47}, generators/saturn/src/main/scala/backend/LoadSequencer.scala:9:49]
  wire            _older_issq_rintents_T_569 = _vlissq_io_hazards_0_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_seq_rintents_T_54 = _vss_io_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19, generators/saturn/src/main/scala/common/Parameters.scala:356:79]
  wire            _older_issq_rintents_T_576 = _vlissq_io_hazards_1_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _older_issq_rintents_T_583 = _vlissq_io_hazards_2_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire [31:0]     _older_issq_wintents_T_207 = ((_vlissq_io_hazards_0_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_569 ^ _older_seq_rintents_T_54) & _vlissq_io_hazards_0_valid ? _vlissq_io_hazards_0_bits_wintent : 32'h0) | ((_vlissq_io_hazards_1_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_576 ^ _older_seq_rintents_T_54) & _vlissq_io_hazards_1_valid ? _vlissq_io_hazards_1_bits_wintent : 32'h0) | ((_vlissq_io_hazards_2_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_583 ^ _older_seq_rintents_T_54) & _vlissq_io_hazards_2_valid ? _vlissq_io_hazards_2_bits_wintent : 32'h0) | ((_vxissq_int_io_hazards_0_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_611 ^ _older_seq_rintents_T_54) & _vxissq_int_io_hazards_0_valid ? _vxissq_int_io_hazards_0_bits_wintent : 32'h0) | ((_vxissq_int_io_hazards_1_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_618 ^ _older_seq_rintents_T_54) & _vxissq_int_io_hazards_1_valid ? _vxissq_int_io_hazards_1_bits_wintent : 32'h0) | ((_vxissq_int_io_hazards_2_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_625 ^ _older_seq_rintents_T_54) & _vxissq_int_io_hazards_2_valid ? _vxissq_int_io_hazards_2_bits_wintent : 32'h0) | ((_vxissq_fp_io_hazards_0_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_475 ^ _older_seq_rintents_T_54) & _vxissq_fp_io_hazards_0_valid ? _vxissq_fp_io_hazards_0_bits_wintent : 32'h0) | ((_vxissq_fp_io_hazards_1_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_482 ^ _older_seq_rintents_T_54) & _vxissq_fp_io_hazards_1_valid ? _vxissq_fp_io_hazards_1_bits_wintent : 32'h0) | ((_vxissq_fp_io_hazards_2_bits_vat < _vss_io_vat ^ _older_issq_rintents_T_489 ^ _older_seq_rintents_T_54) & _vxissq_fp_io_hazards_2_valid ? _vxissq_fp_io_hazards_2_bits_wintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :57:43, :60:19, :186:{34,61}, :187:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire            _older_seq_rintents_T_121 = _vls_io_seq_hazard_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _vsissq_io_enq_bits_seq_WIRE_0 = (_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & _vdq_io_deq_bits_bits[5];	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/backend/StoreSequencer.scala:9:{49,63}, generators/saturn/src/main/scala/common/Bundles.scala:56:20]
  assign issq_stall_1 = ~_vsissq_io_enq_ready & _vsissq_io_enq_bits_seq_WIRE_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :223:{22,47}, generators/saturn/src/main/scala/backend/StoreSequencer.scala:9:49]
  wire            _older_seq_rintents_T_84 = _vps_io_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, generators/saturn/src/main/scala/common/Parameters.scala:356:79]
  wire [31:0]     _older_issq_wintents_T_367 =
    ((_vlissq_io_hazards_0_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_569 ^ _older_seq_rintents_T_84) & _vlissq_io_hazards_0_valid ? _vlissq_io_hazards_0_bits_wintent : 32'h0) | ((_vlissq_io_hazards_1_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_576 ^ _older_seq_rintents_T_84) & _vlissq_io_hazards_1_valid ? _vlissq_io_hazards_1_bits_wintent : 32'h0) | ((_vlissq_io_hazards_2_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_583 ^ _older_seq_rintents_T_84) & _vlissq_io_hazards_2_valid ? _vlissq_io_hazards_2_bits_wintent : 32'h0) | ((_vsissq_io_hazards_0_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_84) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_wintent : 32'h0) | ((_vsissq_io_hazards_1_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_84) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_wintent : 32'h0) | ((_vsissq_io_hazards_2_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_84) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_wintent : 32'h0) | ((_vxissq_int_io_hazards_0_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_611 ^ _older_seq_rintents_T_84) & _vxissq_int_io_hazards_0_valid ? _vxissq_int_io_hazards_0_bits_wintent : 32'h0) | ((_vxissq_int_io_hazards_1_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_618 ^ _older_seq_rintents_T_84) & _vxissq_int_io_hazards_1_valid ? _vxissq_int_io_hazards_1_bits_wintent : 32'h0) | ((_vxissq_int_io_hazards_2_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_625 ^ _older_seq_rintents_T_84) & _vxissq_int_io_hazards_2_valid ? _vxissq_int_io_hazards_2_bits_wintent : 32'h0) | ((_vxissq_fp_io_hazards_0_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_475 ^ _older_seq_rintents_T_84) & _vxissq_fp_io_hazards_0_valid ? _vxissq_fp_io_hazards_0_bits_wintent : 32'h0) | ((_vxissq_fp_io_hazards_1_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_482 ^ _older_seq_rintents_T_84) & _vxissq_fp_io_hazards_1_valid ? _vxissq_fp_io_hazards_1_bits_wintent : 32'h0)
    | ((_vxissq_fp_io_hazards_2_bits_vat < _vps_io_vat ^ _older_issq_rintents_T_489 ^ _older_seq_rintents_T_84) & _vxissq_fp_io_hazards_2_valid ? _vxissq_fp_io_hazards_2_bits_wintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :55:22, :57:43, :61:19, :186:{34,61}, :187:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire [8:0]      accepts_arith_decode_invInputs = ~{_vdq_io_deq_bits_bits[14:12], _vdq_io_deq_bits_bits[31:26]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :75:20, generators/saturn/src/main/scala/insns/Decode.scala:19:18, src/main/scala/chisel3/util/pla.scala:78:21]
  wire            _vpissq_io_enq_bits_seq_WIRE_0 = (_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & ~(_vdq_io_deq_bits_bits[25]) & (|_vdq_io_deq_bits_mop) | (_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & _vdq_io_deq_bits_mop[0] | ~(_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & (|{&{accepts_arith_decode_invInputs[0], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_arith_decode_invInputs[4], accepts_arith_decode_invInputs[5], accepts_arith_decode_invInputs[6], accepts_arith_decode_invInputs[7], accepts_arith_decode_invInputs[8]}, &{_vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_arith_decode_invInputs[4], accepts_arith_decode_invInputs[5], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13], accepts_arith_decode_invInputs[8]}, &{_vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_arith_decode_invInputs[4], accepts_arith_decode_invInputs[5], accepts_arith_decode_invInputs[6], _vdq_io_deq_bits_bits[14]}, &{_vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_arith_decode_invInputs[4], accepts_arith_decode_invInputs[5], accepts_arith_decode_invInputs[7], _vdq_io_deq_bits_bits[14]}});	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :135:50, :137:74, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:11:{31,35}, :12:32, :13:{17,27}, :14:31, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :60:16, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign issq_stall_2 = ~_vpissq_io_enq_ready & _vpissq_io_enq_bits_seq_WIRE_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22, :223:{22,47}, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:14:31]
  wire            _older_issq_rintents_T_432 = _vlissq_io_hazards_0_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_seq_rintents_T_114 = _vxsint_io_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:79]
  wire            _older_issq_rintents_T_439 = _vlissq_io_hazards_1_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_446 = _vlissq_io_hazards_2_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_453 = _vsissq_io_hazards_0_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_460 = _vsissq_io_hazards_1_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_467 = _vsissq_io_hazards_2_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_474 = _vxissq_fp_io_hazards_0_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_481 = _vxissq_fp_io_hazards_1_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_488 = _vxissq_fp_io_hazards_2_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire [31:0]     _older_issq_wintents_T_503 = ((_older_issq_rintents_T_432 ^ _older_issq_rintents_T_569 ^ _older_seq_rintents_T_114) & _vlissq_io_hazards_0_valid ? _vlissq_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_439 ^ _older_issq_rintents_T_576 ^ _older_seq_rintents_T_114) & _vlissq_io_hazards_1_valid ? _vlissq_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_446 ^ _older_issq_rintents_T_583 ^ _older_seq_rintents_T_114) & _vlissq_io_hazards_2_valid ? _vlissq_io_hazards_2_bits_wintent : 32'h0) | ((_older_issq_rintents_T_453 ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_114) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_460 ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_114) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_467 ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_114) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_wintent : 32'h0) | ((_older_issq_rintents_T_474 ^ _older_issq_rintents_T_475 ^ _older_seq_rintents_T_114) & _vxissq_fp_io_hazards_0_valid ? _vxissq_fp_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_481 ^ _older_issq_rintents_T_482 ^ _older_seq_rintents_T_114) & _vxissq_fp_io_hazards_1_valid ? _vxissq_fp_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_488 ^ _older_issq_rintents_T_489 ^ _older_seq_rintents_T_114) & _vxissq_fp_io_hazards_2_valid ? _vxissq_fp_io_hazards_2_bits_wintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :55:22, :57:43, :186:{34,61}, :187:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire            _older_seq_rintents_T_90 = _vls_io_seq_hazard_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_seq_rintents_T_111 = _vxsfp_io_seq_hazard_bits_vat < _vxsint_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire [31:0]     _older_issq_rintents_T_503 = ((_older_issq_rintents_T_432 ^ _older_issq_rintents_T_569 ^ _older_seq_rintents_T_114) & _vlissq_io_hazards_0_valid ? _vlissq_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_439 ^ _older_issq_rintents_T_576 ^ _older_seq_rintents_T_114) & _vlissq_io_hazards_1_valid ? _vlissq_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_446 ^ _older_issq_rintents_T_583 ^ _older_seq_rintents_T_114) & _vlissq_io_hazards_2_valid ? _vlissq_io_hazards_2_bits_rintent : 32'h0) | ((_older_issq_rintents_T_453 ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_114) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_460 ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_114) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_467 ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_114) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_rintent : 32'h0) | ((_older_issq_rintents_T_474 ^ _older_issq_rintents_T_475 ^ _older_seq_rintents_T_114) & _vxissq_fp_io_hazards_0_valid ? _vxissq_fp_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_481 ^ _older_issq_rintents_T_482 ^ _older_seq_rintents_T_114) & _vxissq_fp_io_hazards_1_valid ? _vxissq_fp_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_488 ^ _older_issq_rintents_T_489 ^ _older_seq_rintents_T_114) & _vxissq_fp_io_hazards_2_valid ? _vxissq_fp_io_hazards_2_bits_rintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :55:22, :57:43, :186:34, :194:{34,61}, :195:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire [18:0]     accepts_decode_invInputs = ~{_vdq_io_deq_bits_bits[19:15], _vdq_io_deq_bits_bits[24:20], _vdq_io_deq_bits_bits[14:12], _vdq_io_deq_bits_bits[31:26]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :69:17, :72:20, :75:20, generators/saturn/src/main/scala/insns/Decode.scala:19:18, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [42:0]     _accepts_decode_orMatrixOutputs_T =
    {&{accepts_decode_invInputs[1], accepts_decode_invInputs[3], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[7]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[3], accepts_decode_invInputs[4], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[0], _vdq_io_deq_bits_bits[27], accepts_decode_invInputs[2], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8], accepts_decode_invInputs[14], accepts_decode_invInputs[18]},
     &{accepts_decode_invInputs[0], _vdq_io_deq_bits_bits[27], accepts_decode_invInputs[2], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8], accepts_decode_invInputs[15], accepts_decode_invInputs[18]},
     &{accepts_decode_invInputs[0], _vdq_io_deq_bits_bits[27], accepts_decode_invInputs[2], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8], accepts_decode_invInputs[17], accepts_decode_invInputs[18]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], accepts_decode_invInputs[3], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[26], accepts_decode_invInputs[2], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], accepts_decode_invInputs[6]},
     &{_vdq_io_deq_bits_bits[27], accepts_decode_invInputs[2], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[0], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], accepts_decode_invInputs[6], accepts_decode_invInputs[7]},
     &{accepts_decode_invInputs[2], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[7]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], accepts_decode_invInputs[2], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[8], accepts_decode_invInputs[14], accepts_decode_invInputs[15], accepts_decode_invInputs[16], accepts_decode_invInputs[17], accepts_decode_invInputs[18]},
     &{accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[2], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6], accepts_decode_invInputs[7]},
     &{accepts_decode_invInputs[1], accepts_decode_invInputs[2], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[26], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6]},
     &{_vdq_io_deq_bits_bits[26], accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[28], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], accepts_decode_invInputs[2], accepts_decode_invInputs[3], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[3], accepts_decode_invInputs[4], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], accepts_decode_invInputs[2], accepts_decode_invInputs[4], accepts_decode_invInputs[5], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[2], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], accepts_decode_invInputs[5], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[13]},
     &{_vdq_io_deq_bits_bits[26], accepts_decode_invInputs[2], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[13]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[13]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[13]},
     &{_vdq_io_deq_bits_bits[26], accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[28], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[28], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[0], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[13]},
     &{_vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[0], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{accepts_decode_invInputs[1], accepts_decode_invInputs[2], accepts_decode_invInputs[4], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], _vdq_io_deq_bits_bits[13], accepts_decode_invInputs[8]},
     &{_vdq_io_deq_bits_bits[27], accepts_decode_invInputs[4], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[7], _vdq_io_deq_bits_bits[14]},
     &{_vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], accepts_decode_invInputs[5], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[14]},
     &{_vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs[4], accepts_decode_invInputs[5], accepts_decode_invInputs[7], _vdq_io_deq_bits_bits[14]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], accepts_decode_invInputs[2], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], _vdq_io_deq_bits_bits[14], accepts_decode_invInputs[9], accepts_decode_invInputs[10], accepts_decode_invInputs[11], accepts_decode_invInputs[12], accepts_decode_invInputs[13]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], accepts_decode_invInputs[2], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[7], _vdq_io_deq_bits_bits[14], accepts_decode_invInputs[9], accepts_decode_invInputs[10], accepts_decode_invInputs[11], accepts_decode_invInputs[12], accepts_decode_invInputs[13]},
     &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], accepts_decode_invInputs[3], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[7], _vdq_io_deq_bits_bits[14]},
     &{_vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[7], _vdq_io_deq_bits_bits[14]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8], _vdq_io_deq_bits_bits[15], accepts_decode_invInputs[15], accepts_decode_invInputs[16], accepts_decode_invInputs[17]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8], _vdq_io_deq_bits_bits[16], accepts_decode_invInputs[16], accepts_decode_invInputs[17], accepts_decode_invInputs[18]},
     &{accepts_decode_invInputs[0], accepts_decode_invInputs[1], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs[5], accepts_decode_invInputs[6], accepts_decode_invInputs[8], accepts_decode_invInputs[15], accepts_decode_invInputs[16], accepts_decode_invInputs[17], _vdq_io_deq_bits_bits[19]}};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire            _vxissq_int_io_enq_bits_seq_WIRE_0 = ~(_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & (|_accepts_decode_orMatrixOutputs_T);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:{40,50}, generators/saturn/src/main/scala/common/Bundles.scala:56:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  assign issq_stall_3 = ~_vxissq_int_io_enq_ready & _vxissq_int_io_enq_bits_seq_WIRE_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :223:{22,47}, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:50]
  wire            _older_issq_rintents_T_568 = _vlissq_io_hazards_0_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_seq_rintents_T_144 = _vxsfp_io_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:79]
  wire            _older_issq_rintents_T_575 = _vlissq_io_hazards_1_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_582 = _vlissq_io_hazards_2_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_589 = _vsissq_io_hazards_0_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_596 = _vsissq_io_hazards_1_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_603 = _vsissq_io_hazards_2_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_610 = _vxissq_int_io_hazards_0_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_617 = _vxissq_int_io_hazards_1_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_issq_rintents_T_624 = _vxissq_int_io_hazards_2_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire [31:0]     _older_issq_wintents_T_639 = ((_older_issq_rintents_T_568 ^ _older_issq_rintents_T_569 ^ _older_seq_rintents_T_144) & _vlissq_io_hazards_0_valid ? _vlissq_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_575 ^ _older_issq_rintents_T_576 ^ _older_seq_rintents_T_144) & _vlissq_io_hazards_1_valid ? _vlissq_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_582 ^ _older_issq_rintents_T_583 ^ _older_seq_rintents_T_144) & _vlissq_io_hazards_2_valid ? _vlissq_io_hazards_2_bits_wintent : 32'h0) | ((_older_issq_rintents_T_589 ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_144) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_596 ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_144) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_603 ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_144) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_wintent : 32'h0) | ((_older_issq_rintents_T_610 ^ _older_issq_rintents_T_611 ^ _older_seq_rintents_T_144) & _vxissq_int_io_hazards_0_valid ? _vxissq_int_io_hazards_0_bits_wintent : 32'h0) | ((_older_issq_rintents_T_617 ^ _older_issq_rintents_T_618 ^ _older_seq_rintents_T_144) & _vxissq_int_io_hazards_1_valid ? _vxissq_int_io_hazards_1_bits_wintent : 32'h0) | ((_older_issq_rintents_T_624 ^ _older_issq_rintents_T_625 ^ _older_seq_rintents_T_144) & _vxissq_int_io_hazards_2_valid ? _vxissq_int_io_hazards_2_bits_wintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :55:22, :57:43, :186:{34,61}, :187:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire            _older_seq_rintents_T_120 = _vls_io_seq_hazard_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire            _older_seq_rintents_T_141 = _vxsint_io_seq_hazard_bits_vat < _vxsfp_io_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:53]
  wire [31:0]     _older_issq_rintents_T_639 = ((_older_issq_rintents_T_568 ^ _older_issq_rintents_T_569 ^ _older_seq_rintents_T_144) & _vlissq_io_hazards_0_valid ? _vlissq_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_575 ^ _older_issq_rintents_T_576 ^ _older_seq_rintents_T_144) & _vlissq_io_hazards_1_valid ? _vlissq_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_582 ^ _older_issq_rintents_T_583 ^ _older_seq_rintents_T_144) & _vlissq_io_hazards_2_valid ? _vlissq_io_hazards_2_bits_rintent : 32'h0) | ((_older_issq_rintents_T_589 ^ _older_issq_rintents_T_590 ^ _older_seq_rintents_T_144) & _vsissq_io_hazards_0_valid ? _vsissq_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_596 ^ _older_issq_rintents_T_597 ^ _older_seq_rintents_T_144) & _vsissq_io_hazards_1_valid ? _vsissq_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_603 ^ _older_issq_rintents_T_604 ^ _older_seq_rintents_T_144) & _vsissq_io_hazards_2_valid ? _vsissq_io_hazards_2_bits_rintent : 32'h0) | ((_older_issq_rintents_T_610 ^ _older_issq_rintents_T_611 ^ _older_seq_rintents_T_144) & _vxissq_int_io_hazards_0_valid ? _vxissq_int_io_hazards_0_bits_rintent : 32'h0) | ((_older_issq_rintents_T_617 ^ _older_issq_rintents_T_618 ^ _older_seq_rintents_T_144) & _vxissq_int_io_hazards_1_valid ? _vxissq_int_io_hazards_1_bits_rintent : 32'h0) | ((_older_issq_rintents_T_624 ^ _older_issq_rintents_T_625 ^ _older_seq_rintents_T_144) & _vxissq_int_io_hazards_2_valid ? _vxissq_int_io_hazards_2_bits_rintent : 32'h0);	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :55:22, :57:43, :186:34, :194:{34,61}, :195:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire [18:0]     accepts_decode_invInputs_1 = ~{_vdq_io_deq_bits_bits[19:15], _vdq_io_deq_bits_bits[24:20], _vdq_io_deq_bits_bits[14:12], _vdq_io_deq_bits_bits[31:26]};	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :69:17, :72:20, :75:20, generators/saturn/src/main/scala/insns/Decode.scala:19:18, src/main/scala/chisel3/util/pla.scala:78:21]
  wire            _vxissq_fp_io_enq_bits_seq_WIRE_0 =
    ~(_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27)
    & (|{&{accepts_decode_invInputs_1[0], accepts_decode_invInputs_1[3], accepts_decode_invInputs_1[4], accepts_decode_invInputs_1[5], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{accepts_decode_invInputs_1[3], accepts_decode_invInputs_1[4], accepts_decode_invInputs_1[5], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], accepts_decode_invInputs_1[8]},
         &{accepts_decode_invInputs_1[0], accepts_decode_invInputs_1[2], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs_1[4], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{accepts_decode_invInputs_1[1], accepts_decode_invInputs_1[2], _vdq_io_deq_bits_bits[29], accepts_decode_invInputs_1[4], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{accepts_decode_invInputs_1[0], _vdq_io_deq_bits_bits[27], accepts_decode_invInputs_1[2], accepts_decode_invInputs_1[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], accepts_decode_invInputs_1[8], accepts_decode_invInputs_1[17]},
         &{_vdq_io_deq_bits_bits[27], accepts_decode_invInputs_1[2], accepts_decode_invInputs_1[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], accepts_decode_invInputs_1[8], accepts_decode_invInputs_1[14], accepts_decode_invInputs_1[15], accepts_decode_invInputs_1[16], accepts_decode_invInputs_1[17]},
         &{accepts_decode_invInputs_1[0], _vdq_io_deq_bits_bits[27], accepts_decode_invInputs_1[2], accepts_decode_invInputs_1[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], accepts_decode_invInputs_1[8], accepts_decode_invInputs_1[18]},
         &{accepts_decode_invInputs_1[0], accepts_decode_invInputs_1[1], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{_vdq_io_deq_bits_bits[26], accepts_decode_invInputs_1[2], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], accepts_decode_invInputs_1[5], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{accepts_decode_invInputs_1[0], accepts_decode_invInputs_1[1], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{_vdq_io_deq_bits_bits[29], accepts_decode_invInputs_1[4], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{_vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{accepts_decode_invInputs_1[0], accepts_decode_invInputs_1[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7]},
         &{accepts_decode_invInputs_1[2], accepts_decode_invInputs_1[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], accepts_decode_invInputs_1[8]},
         &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[28], _vdq_io_deq_bits_bits[29], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], _vdq_io_deq_bits_bits[14]},
         &{accepts_decode_invInputs_1[1], accepts_decode_invInputs_1[2], accepts_decode_invInputs_1[4], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], _vdq_io_deq_bits_bits[14]},
         &{_vdq_io_deq_bits_bits[26], _vdq_io_deq_bits_bits[27], _vdq_io_deq_bits_bits[28], accepts_decode_invInputs_1[4], _vdq_io_deq_bits_bits[31], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], _vdq_io_deq_bits_bits[14]},
         &{_vdq_io_deq_bits_bits[27], accepts_decode_invInputs_1[2], accepts_decode_invInputs_1[3], _vdq_io_deq_bits_bits[30], _vdq_io_deq_bits_bits[12], accepts_decode_invInputs_1[7], accepts_decode_invInputs_1[8], accepts_decode_invInputs_1[15], _vdq_io_deq_bits_bits[17], accepts_decode_invInputs_1[17], accepts_decode_invInputs_1[18]}});	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:{40,50}, generators/saturn/src/main/scala/common/Bundles.scala:56:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign issq_stall_4 = ~_vxissq_fp_io_enq_ready & _vxissq_fp_io_enq_bits_seq_WIRE_0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :223:{22,47}, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:50]
  wire            inflight_hazards_0 = _vxufp_io_pipe_hazards_0_valid & {1'h0, _vxufp_io_pipe_hazards_0_bits_latency} == _vxuint_io_issue_pipe_latency & _vxufp_io_pipe_hazards_0_bits_eg[1:0] == _vxsint_io_iss_bits_wvd_eg[1:0] | _vxufp_io_pipe_hazards_1_valid & {1'h0, _vxufp_io_pipe_hazards_1_bits_latency} == _vxuint_io_issue_pipe_latency & _vxufp_io_pipe_hazards_1_bits_eg[1:0] == _vxsint_io_iss_bits_wvd_eg[1:0] | _vxufp_io_pipe_hazards_2_valid & {1'h0, _vxufp_io_pipe_hazards_2_bits_latency} == _vxuint_io_issue_pipe_latency & _vxufp_io_pipe_hazards_2_bits_eg[1:0] == _vxsint_io_iss_bits_wvd_eg[1:0] | _vxufp_io_pipe_hazards_3_valid & {1'h0, _vxufp_io_pipe_hazards_3_bits_latency} == _vxuint_io_issue_pipe_latency & _vxufp_io_pipe_hazards_3_bits_eg[1:0] == _vxsint_io_iss_bits_wvd_eg[1:0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :63:11, :69:51, :255:{28,68}, :256:{22,40,74}, :257:22]
  wire            _issue_hazard_T_22 = _vxsfp_io_iss_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:65]
  wire            _issue_hazard_T_20 = _vxsint_io_iss_bits_vat < io_vat_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, generators/saturn/src/main/scala/common/Parameters.scala:356:79]
  wire            issue_hazard = _vxufp_io_issue_pipe_latency == _vxuint_io_issue_pipe_latency & _vxsfp_io_iss_bits_wvd_eg[1:0] == _vxsint_io_iss_bits_wvd_eg[1:0] & (_vxsfp_io_iss_bits_vat < _vxsint_io_iss_bits_vat ^ _issue_hazard_T_22 ^ _issue_hazard_T_20) & ~inflight_hazards_1 & _vxsfp_io_iss_valid & _vxufp_io_iss_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, :69:51, :256:74, :257:22, :262:51, :263:{46,64}, :265:7, :266:40, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire            _vxsint_io_iss_ready_T_3 = _vxuint_io_iss_ready & ~inflight_hazards_0 & ~issue_hazard;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, :257:22, :266:40, :270:{62,82}, :271:79]
  assign inflight_hazards_1 = _vxuint_io_pipe_hazards_0_valid & {1'h0, _vxuint_io_pipe_hazards_0_bits_latency} == _vxufp_io_issue_pipe_latency & _vxuint_io_pipe_hazards_0_bits_eg[1:0] == _vxsfp_io_iss_bits_wvd_eg[1:0] | _vxuint_io_pipe_hazards_1_valid & {1'h0, _vxuint_io_pipe_hazards_1_bits_latency} == _vxufp_io_issue_pipe_latency & _vxuint_io_pipe_hazards_1_bits_eg[1:0] == _vxsfp_io_iss_bits_wvd_eg[1:0] | _vxuint_io_pipe_hazards_2_valid & {1'h0, _vxuint_io_pipe_hazards_2_bits_latency} == _vxufp_io_issue_pipe_latency & _vxuint_io_pipe_hazards_2_bits_eg[1:0] == _vxsfp_io_iss_bits_wvd_eg[1:0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :63:11, :69:51, :255:{28,68}, :256:{22,40}, :257:22, :263:46]
  wire            issue_hazard_1 = _vxuint_io_issue_pipe_latency == _vxufp_io_issue_pipe_latency & _vxsint_io_iss_bits_wvd_eg[1:0] == _vxsfp_io_iss_bits_wvd_eg[1:0] & (_vxsint_io_iss_bits_vat < _vxsfp_io_iss_bits_vat ^ _issue_hazard_T_20 ^ _issue_hazard_T_22) & ~inflight_hazards_0 & _vxsint_io_iss_valid & _vxuint_io_iss_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, :69:51, :256:74, :257:22, :262:51, :263:{46,64}, :265:7, :266:40, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
  wire            _vxsfp_io_iss_ready_T_3 = _vxufp_io_iss_ready & ~inflight_hazards_1 & ~issue_hazard_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51, :257:22, :266:40, :270:{62,82}, :271:79]
  wire            _io_vmu_lresp_ready_output = _vls_io_iss_valid & _vrf_io_ll_writes_0_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :283:19, :291:42]
  wire            _vls_io_iss_ready_T = io_vmu_lresp_valid & _vrf_io_ll_writes_0_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19, :292:42]
  `ifndef SYNTHESIS	// @[generators/saturn/src/main/scala/backend/Backend.scala:298:11]
    always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/Backend.scala:298:11]
      if (_io_vmu_lresp_ready_output & io_vmu_lresp_valid & ~reset & io_vmu_lresp_bits_debug_id != _vls_io_iss_bits_debug_id) begin	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :291:42, :298:{11,39}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/backend/Backend.scala:298:11]
          $error("Assertion failed\n    at Backend.scala:298 assert(io.vmu.lresp.bits.debug_id === vls.io.iss.bits.debug_id)\n");	// @[generators/saturn/src/main/scala/backend/Backend.scala:298:11]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/backend/Backend.scala:298:11]
          $fatal;	// @[generators/saturn/src/main/scala/backend/Backend.scala:298:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg             resetting;	// @[generators/saturn/src/main/scala/backend/Backend.scala:301:26]
  reg  [5:0]      reset_ctr;	// @[generators/saturn/src/main/scala/backend/Backend.scala:302:26]
  wire [9:0]      index_access_eg = {4'h0, io_index_access_vrs, 1'h0} + {1'h0, io_index_access_eidx >> 3'h4 - {1'h0, io_index_access_eew}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:14:7, :15:14, :59:19, :60:19, :61:19, :368:27, :369:26, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,73}, :344:10]
  wire [1023:0]   index_access_eg_oh = 1024'h1 << index_access_eg;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]     _GEN_1 = {27'h0, io_index_access_vrs};	// @[generators/saturn/src/main/scala/backend/Backend.scala:338:30]
  wire [31:0]     _index_access_hazard_T_15 = _vlissq_io_hazards_0_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :338:30]
  wire [31:0]     _index_access_hazard_T_18 = _vlissq_io_hazards_1_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :338:30]
  wire [31:0]     _index_access_hazard_T_21 = _vlissq_io_hazards_2_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :338:30]
  wire [31:0]     _index_access_hazard_T_24 = _vsissq_io_hazards_0_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :338:30]
  wire [31:0]     _index_access_hazard_T_27 = _vsissq_io_hazards_1_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :338:30]
  wire [31:0]     _index_access_hazard_T_30 = _vsissq_io_hazards_2_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :338:30]
  wire [31:0]     _index_access_hazard_T_33 = _vxissq_int_io_hazards_0_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :338:30]
  wire [31:0]     _index_access_hazard_T_36 = _vxissq_int_io_hazards_1_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :338:30]
  wire [31:0]     _index_access_hazard_T_39 = _vxissq_int_io_hazards_2_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :338:30]
  wire [31:0]     _index_access_hazard_T_42 = _vxissq_fp_io_hazards_0_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :338:30]
  wire [31:0]     _index_access_hazard_T_45 = _vxissq_fp_io_hazards_1_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :338:30]
  wire [31:0]     _index_access_hazard_T_48 = _vxissq_fp_io_hazards_2_bits_wintent >> _GEN_1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :338:30]
  wire            index_access_hazard =
    _vls_io_seq_hazard_valid & (|(index_access_eg_oh[63:0] & _vls_io_seq_hazard_bits_wintent)) | _vxsint_io_seq_hazard_valid & (|(index_access_eg_oh[63:0] & _vxsint_io_seq_hazard_bits_wintent)) | _vxsfp_io_seq_hazard_valid & (|(index_access_eg_oh[63:0] & _vxsfp_io_seq_hazard_bits_wintent)) | _vlissq_io_hazards_0_valid & _index_access_hazard_T_15[0] | _vlissq_io_hazards_1_valid & _index_access_hazard_T_18[0] | _vlissq_io_hazards_2_valid & _index_access_hazard_T_21[0] | _vsissq_io_hazards_0_valid & _index_access_hazard_T_24[0] | _vsissq_io_hazards_1_valid & _index_access_hazard_T_27[0] | _vsissq_io_hazards_2_valid & _index_access_hazard_T_30[0] | _vxissq_int_io_hazards_0_valid & _index_access_hazard_T_33[0] | _vxissq_int_io_hazards_1_valid & _index_access_hazard_T_36[0] | _vxissq_int_io_hazards_2_valid & _index_access_hazard_T_39[0] | _vxissq_fp_io_hazards_0_valid & _index_access_hazard_T_42[0] | _vxissq_fp_io_hazards_1_valid & _index_access_hazard_T_45[0] | _vxissq_fp_io_hazards_2_valid & _index_access_hazard_T_48[0] | _vxuint_io_pipe_hazards_0_valid & {4'h0, _vxuint_io_pipe_hazards_0_bits_eg} == index_access_eg | _vxuint_io_pipe_hazards_1_valid & {4'h0, _vxuint_io_pipe_hazards_1_bits_eg} == index_access_eg | _vxuint_io_pipe_hazards_2_valid & {4'h0, _vxuint_io_pipe_hazards_2_bits_eg} == index_access_eg | _vxufp_io_pipe_hazards_0_valid & {4'h0, _vxufp_io_pipe_hazards_0_bits_eg} == index_access_eg | _vxufp_io_pipe_hazards_1_valid & {4'h0, _vxufp_io_pipe_hazards_1_bits_eg} == index_access_eg | _vxufp_io_pipe_hazards_2_valid & {4'h0, _vxufp_io_pipe_hazards_2_bits_eg} == index_access_eg | _vxufp_io_pipe_hazards_3_valid & {4'h0, _vxufp_io_pipe_hazards_3_bits_eg} == index_access_eg | _vxuint_io_iter_hazards_0_valid & {4'h0, _vxuint_io_iter_hazards_0_bits_eg} == index_access_eg | _vxufp_io_iter_hazards_0_valid & {4'h0, _vxufp_io_iter_hazards_0_bits_eg} == index_access_eg | _vdq_io_peek_0_valid & ~((_vdq_io_peek_0_bits_bits[6:0] == 7'h7 | _vdq_io_peek_0_bits_bits[6:0] == 7'h27) & _vdq_io_peek_0_bits_bits[5])
    | _vdq_io_peek_1_valid & ~((_vdq_io_peek_1_bits_bits[6:0] == 7'h7 | _vdq_io_peek_1_bits_bits[6:0] == 7'h27) & _vdq_io_peek_1_bits_bits[5]) | _vdq_io_peek_2_valid & ~((_vdq_io_peek_2_bits_bits[6:0] == 7'h7 | _vdq_io_peek_2_bits_bits[6:0] == 7'h27) & _vdq_io_peek_2_bits_bits[5]) | _vdq_io_peek_3_valid & ~((_vdq_io_peek_3_bits_bits[6:0] == 7'h7 | _vdq_io_peek_3_bits_bits[6:0] == 7'h27) & _vdq_io_peek_3_bits_bits[5]);	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:15:14, :46:19, :54:22, :55:22, :57:43, :59:19, :60:19, :61:19, :63:11, :69:51, :336:{13,33,55}, :338:{13,30}, :340:{13,26}, :342:{13,26}, :343:{10,42,45,58}, :368:27, :369:26, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :57:21, generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [11:0]     _io_index_access_idx_T = {3'h0, io_index_access_eidx} << io_index_access_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:350:91]
  wire [127:0]    _io_index_access_idx_T_3 = _vrf_io_read_0_3_resp >> {121'h0, _io_index_access_idx_T[3:0], 3'h0};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:283:19, :350:{65,91,114}]
  wire [7:0]      _io_index_access_idx_T_15 = {4'h0, {2'h0, {1'h0, io_index_access_eew == 2'h0} | {2{io_index_access_eew == 2'h1}}} | {4{io_index_access_eew == 2'h2}}} | {8{&io_index_access_eew}};	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :15:14, :56:22, :57:43, :59:19, :60:19, :61:19, :69:51, :368:27, :369:26, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:351:{8,13}, :352:13, :396:57]
  wire [127:0]    _io_mask_access_mask_T_1 = _vrf_io_mask_read_0_5_resp >> io_mask_access_eidx[6:0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19, :365:{72,94}]
  wire [10:0]     _vmu_index_q_io_push_bits_head_T = {3'h0, _vps_io_iss_bits_eidx} << _vps_io_iss_bits_rvs2_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:61:19, :373:57]
  wire [11:0]     _vmu_index_q_io_push_bits_tail_T = {3'h0, _vps_io_iss_bits_vl} << _vps_io_iss_bits_rvs2_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:61:19, :375:24]
  wire [127:0]    _GEN_2 = _vps_io_iss_bits_rvm_data >> _vps_io_iss_bits_eidx[6:0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :378:{62,85}]
  wire            _vps_io_iss_ready_T_1 = _vps_io_iss_bits_vmu ? _vmu_index_q_io_push_ready & _vmu_mask_q_io_push_ready : _perm_q_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :368:27, :369:26, :370:22, :383:26, :384:31]
  wire            _vmu_mask_q_io_push_valid_T = _vps_io_iss_valid & _vps_io_iss_bits_vmu;	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :387:49]
  wire [10:0]     _perm_buffer_io_push_bits_head_T = {3'h0, _perm_q_io_deq_bits_eidx} << _perm_q_io_deq_bits_rvs2_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:370:22, :400:60]
  wire [11:0]     _perm_buffer_io_push_bits_tail_T = {3'h0, _perm_q_io_deq_bits_vl} << _perm_q_io_deq_bits_rvs2_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:370:22, :402:27]
  assign vm_busy =
    _vls_io_seq_hazard_valid & (|(_vls_io_seq_hazard_bits_wintent[1:0])) | _vxsint_io_seq_hazard_valid & (|(_vxsint_io_seq_hazard_bits_wintent[1:0])) | _vxsfp_io_seq_hazard_valid & (|(_vxsfp_io_seq_hazard_bits_wintent[1:0])) | _vlissq_io_hazards_0_valid & _vlissq_io_hazards_0_bits_wintent[0] | _vlissq_io_hazards_1_valid & _vlissq_io_hazards_1_bits_wintent[0] | _vlissq_io_hazards_2_valid & _vlissq_io_hazards_2_bits_wintent[0] | _vsissq_io_hazards_0_valid & _vsissq_io_hazards_0_bits_wintent[0] | _vsissq_io_hazards_1_valid & _vsissq_io_hazards_1_bits_wintent[0] | _vsissq_io_hazards_2_valid & _vsissq_io_hazards_2_bits_wintent[0] | _vxissq_int_io_hazards_0_valid & _vxissq_int_io_hazards_0_bits_wintent[0] | _vxissq_int_io_hazards_1_valid & _vxissq_int_io_hazards_1_bits_wintent[0] | _vxissq_int_io_hazards_2_valid & _vxissq_int_io_hazards_2_bits_wintent[0] | _vxissq_fp_io_hazards_0_valid & _vxissq_fp_io_hazards_0_bits_wintent[0] | _vxissq_fp_io_hazards_1_valid & _vxissq_fp_io_hazards_1_bits_wintent[0] | _vxissq_fp_io_hazards_2_valid & _vxissq_fp_io_hazards_2_bits_wintent[0] | _vxuint_io_pipe_hazards_0_valid & _vxuint_io_pipe_hazards_0_bits_eg < 6'h2 | _vxuint_io_pipe_hazards_1_valid & _vxuint_io_pipe_hazards_1_bits_eg < 6'h2 | _vxuint_io_pipe_hazards_2_valid & _vxuint_io_pipe_hazards_2_bits_eg < 6'h2 | _vxufp_io_pipe_hazards_0_valid & _vxufp_io_pipe_hazards_0_bits_eg < 6'h2 | _vxufp_io_pipe_hazards_1_valid & _vxufp_io_pipe_hazards_1_bits_eg < 6'h2 | _vxufp_io_pipe_hazards_2_valid & _vxufp_io_pipe_hazards_2_bits_eg < 6'h2 | _vxufp_io_pipe_hazards_3_valid & _vxufp_io_pipe_hazards_3_bits_eg < 6'h2 | _vxuint_io_iter_hazards_0_valid & _vxuint_io_iter_hazards_0_bits_eg < 6'h2 | _vxufp_io_iter_hazards_0_valid & _vxufp_io_iter_hazards_0_bits_eg < 6'h2 | _vdq_io_peek_0_valid & _vdq_io_peek_0_bits_bits[11:7] == 5'h0 & _vdq_io_peek_0_bits_bits[6:0] != 7'h27 | _vdq_io_peek_1_valid & _vdq_io_peek_1_bits_bits[11:7] == 5'h0 & _vdq_io_peek_1_bits_bits[6:0] != 7'h27 | _vdq_io_peek_2_valid & _vdq_io_peek_2_bits_bits[11:7] == 5'h0
    & _vdq_io_peek_2_bits_bits[6:0] != 7'h27 | _vdq_io_peek_3_valid & _vdq_io_peek_3_bits_bits[11:7] == 5'h0 & _vdq_io_peek_3_bits_bits[6:0] != 7'h27;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:15:14, :46:19, :54:22, :55:22, :57:43, :59:19, :63:11, :69:51, :424:{13,33,57}, :426:{13,30}, :428:{13,27}, :430:{13,27}, :433:13, :436:31, :440:53, :443:32, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :70:17, :71:{25,43}]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    if (reset) begin	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
      resetting <= 1'h1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :301:26]
      reset_ctr <= 6'h0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:182:23, :302:26]
    end
    else begin	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
      resetting <= reset_ctr != 6'h3F & resetting;	// @[generators/saturn/src/main/scala/backend/Backend.scala:301:26, :302:26, :307:{20,29,41}, src/main/scala/chisel3/util/pla.scala:98:70]
      if (resetting)	// @[generators/saturn/src/main/scala/backend/Backend.scala:301:26]
        reset_ctr <= reset_ctr + 6'h1;	// @[generators/saturn/src/main/scala/backend/Backend.scala:302:26, :304:28]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    initial begin	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
        resetting = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :301:26]
        reset_ctr = _RANDOM[/*Zero width*/ 1'b0][6:1];	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :301:26, :302:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DCEQueue vdq (	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_ready                         (_vdq_io_enq_ready),
    .io_enq_valid                         (io_dis_valid),
    .io_enq_bits_bits                     (io_dis_bits_bits),
    .io_enq_bits_vconfig_vl               (io_dis_bits_vconfig_vl),
    .io_enq_bits_vconfig_vtype_vsew       (io_dis_bits_vconfig_vtype_vsew),
    .io_enq_bits_vconfig_vtype_vlmul_sign (io_dis_bits_vconfig_vtype_vlmul_sign),
    .io_enq_bits_vconfig_vtype_vlmul_mag  (io_dis_bits_vconfig_vtype_vlmul_mag),
    .io_enq_bits_vstart                   (io_dis_bits_vstart),
    .io_enq_bits_segstart                 (io_dis_bits_segstart),
    .io_enq_bits_segend                   (io_dis_bits_segend),
    .io_enq_bits_rs1_data                 (io_dis_bits_rs1_data),
    .io_enq_bits_vat                      (io_dis_bits_vat),
    .io_enq_bits_rm                       (io_dis_bits_rm),
    .io_enq_bits_emul                     (io_dis_bits_emul),
    .io_enq_bits_debug_id                 (io_dis_bits_debug_id),
    .io_enq_bits_mop                      (io_dis_bits_mop),
    .io_deq_ready                         (~(_vxissq_fp_io_enq_valid_T | issq_stall_2 | issq_stall_3 | issq_stall_4)),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:163:23, :223:47]
    .io_deq_valid                         (_vdq_io_deq_valid),
    .io_deq_bits_bits                     (_vdq_io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (_vdq_io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (_vdq_io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (_vdq_io_deq_bits_vconfig_vtype_vlmul_sign),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (_vdq_io_deq_bits_vconfig_vtype_vlmul_mag),
    .io_deq_bits_vstart                   (_vdq_io_deq_bits_vstart),
    .io_deq_bits_segstart                 (_vdq_io_deq_bits_segstart),
    .io_deq_bits_segend                   (_vdq_io_deq_bits_segend),
    .io_deq_bits_rs1_data                 (_vdq_io_deq_bits_rs1_data),
    .io_deq_bits_vat                      (_vdq_io_deq_bits_vat),
    .io_deq_bits_rm                       (_vdq_io_deq_bits_rm),
    .io_deq_bits_emul                     (_vdq_io_deq_bits_emul),
    .io_deq_bits_debug_id                 (_vdq_io_deq_bits_debug_id),
    .io_deq_bits_mop                      (_vdq_io_deq_bits_mop),
    .io_peek_0_valid                      (_vdq_io_peek_0_valid),
    .io_peek_0_bits_bits                  (_vdq_io_peek_0_bits_bits),
    .io_peek_1_valid                      (_vdq_io_peek_1_valid),
    .io_peek_1_bits_bits                  (_vdq_io_peek_1_bits_bits),
    .io_peek_2_valid                      (_vdq_io_peek_2_valid),
    .io_peek_2_bits_bits                  (_vdq_io_peek_2_bits_bits),
    .io_peek_3_valid                      (_vdq_io_peek_3_valid),
    .io_peek_3_bits_bits                  (_vdq_io_peek_3_bits_bits)
  );
  Compactor perm_buffer (	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
    .clock             (clock),
    .reset             (reset),
    .io_push_ready     (_perm_buffer_io_push_ready),
    .io_push_valid     (_perm_q_io_deq_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
    .io_push_bits_head (_perm_buffer_io_push_bits_head_T[3:0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:400:{33,60}]
    .io_push_bits_tail (_perm_q_io_deq_bits_tail ? _perm_buffer_io_push_bits_tail_T[3:0] : 4'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :59:19, :60:19, :61:19, :368:27, :369:26, :370:22, :401:39, :402:27]
    .io_push_data_0    (_perm_q_io_deq_bits_rvs2_data[7:0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_1    (_perm_q_io_deq_bits_rvs2_data[15:8]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_2    (_perm_q_io_deq_bits_rvs2_data[23:16]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_3    (_perm_q_io_deq_bits_rvs2_data[31:24]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_4    (_perm_q_io_deq_bits_rvs2_data[39:32]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_5    (_perm_q_io_deq_bits_rvs2_data[47:40]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_6    (_perm_q_io_deq_bits_rvs2_data[55:48]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_7    (_perm_q_io_deq_bits_rvs2_data[63:56]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_8    (_perm_q_io_deq_bits_rvs2_data[71:64]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_9    (_perm_q_io_deq_bits_rvs2_data[79:72]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_10   (_perm_q_io_deq_bits_rvs2_data[87:80]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_11   (_perm_q_io_deq_bits_rvs2_data[95:88]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_12   (_perm_q_io_deq_bits_rvs2_data[103:96]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_13   (_perm_q_io_deq_bits_rvs2_data[111:104]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_14   (_perm_q_io_deq_bits_rvs2_data[119:112]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_push_data_15   (_perm_q_io_deq_bits_rvs2_data[127:120]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22, :404:68]
    .io_pop_ready      (_perm_buffer_io_pop_ready),
    .io_pop_valid      (_vxsint_io_perm_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_pop_bits_head  (_vxsint_io_perm_req_bits_head),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_pop_bits_tail  (_vxsint_io_perm_req_bits_tail),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_pop_data_0     (_perm_buffer_io_pop_data_0),
    .io_pop_data_1     (_perm_buffer_io_pop_data_1),
    .io_pop_data_2     (_perm_buffer_io_pop_data_2),
    .io_pop_data_3     (_perm_buffer_io_pop_data_3),
    .io_pop_data_4     (_perm_buffer_io_pop_data_4),
    .io_pop_data_5     (_perm_buffer_io_pop_data_5),
    .io_pop_data_6     (_perm_buffer_io_pop_data_6),
    .io_pop_data_7     (_perm_buffer_io_pop_data_7),
    .io_pop_data_8     (_perm_buffer_io_pop_data_8),
    .io_pop_data_9     (_perm_buffer_io_pop_data_9),
    .io_pop_data_10    (_perm_buffer_io_pop_data_10),
    .io_pop_data_11    (_perm_buffer_io_pop_data_11),
    .io_pop_data_12    (_perm_buffer_io_pop_data_12),
    .io_pop_data_13    (_perm_buffer_io_pop_data_13),
    .io_pop_data_14    (_perm_buffer_io_pop_data_14),
    .io_pop_data_15    (_perm_buffer_io_pop_data_15)
  );
  IssueQueue vlissq (	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_ready                         (_vlissq_io_enq_ready),
    .io_enq_valid                         (_vdq_io_deq_valid & ~(_vxissq_fp_io_enq_valid_T | issq_stall_2 | issq_stall_3 | issq_stall_4) & _vlissq_io_enq_bits_seq_WIRE_0),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :223:47, :225:{52,68}, generators/saturn/src/main/scala/backend/LoadSequencer.scala:9:49]
    .io_enq_bits_bits                     (_vdq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vl               (_vdq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vsew       (_vdq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_sign (_vdq_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_mag  (_vdq_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vstart                   (_vdq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segstart                 (_vdq_io_deq_bits_segstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segend                   (_vdq_io_deq_bits_segend),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rs1_data                 (_vdq_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vat                      (_vdq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rm                       (_vdq_io_deq_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_emul                     (_vdq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_debug_id                 (_vdq_io_deq_bits_debug_id),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_mop                      (_vdq_io_deq_bits_mop),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_reduction                (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_scalar_to_vd0            (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_wide_vd                  (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_wide_vs2                 (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_writes_mask              (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_reads_vs1_mask           (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_reads_vs2_mask           (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_nf_log2                  (_GEN_0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:103:30]
    .io_enq_bits_renv1                    (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_renv2                    (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_renvd                    (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_renvm                    (~(_vdq_io_deq_bits_bits[25])),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, :107:31, generators/saturn/src/main/scala/common/Bundles.scala:60:16]
    .io_enq_bits_wvd                      (1'h1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_seq                      (_vlissq_io_enq_bits_seq_WIRE_0),	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:9:49]
    .io_deq_ready                         (_vlissq_io_deq_bits_seq & _vls_io_dis_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22, :59:19, :232:49]
    .io_deq_valid                         (_vlissq_io_deq_valid),
    .io_deq_bits_bits                     (_vlissq_io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (_vlissq_io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (_vlissq_io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (/* unused */),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (/* unused */),
    .io_deq_bits_vstart                   (_vlissq_io_deq_bits_vstart),
    .io_deq_bits_segstart                 (_vlissq_io_deq_bits_segstart),
    .io_deq_bits_segend                   (_vlissq_io_deq_bits_segend),
    .io_deq_bits_rs1_data                 (/* unused */),
    .io_deq_bits_vat                      (_vlissq_io_deq_bits_vat),
    .io_deq_bits_rm                       (/* unused */),
    .io_deq_bits_emul                     (_vlissq_io_deq_bits_emul),
    .io_deq_bits_debug_id                 (_vlissq_io_deq_bits_debug_id),
    .io_deq_bits_mop                      (_vlissq_io_deq_bits_mop),
    .io_deq_bits_reduction                (/* unused */),
    .io_deq_bits_scalar_to_vd0            (/* unused */),
    .io_deq_bits_wide_vd                  (/* unused */),
    .io_deq_bits_wide_vs2                 (/* unused */),
    .io_deq_bits_writes_mask              (/* unused */),
    .io_deq_bits_reads_vs1_mask           (/* unused */),
    .io_deq_bits_reads_vs2_mask           (/* unused */),
    .io_deq_bits_renv1                    (/* unused */),
    .io_deq_bits_renv2                    (/* unused */),
    .io_deq_bits_renvd                    (/* unused */),
    .io_deq_bits_renvm                    (/* unused */),
    .io_deq_bits_wvd                      (/* unused */),
    .io_deq_bits_seq                      (_vlissq_io_deq_bits_seq),
    .io_hazards_0_valid                   (_vlissq_io_hazards_0_valid),
    .io_hazards_0_bits_vat                (_vlissq_io_hazards_0_bits_vat),
    .io_hazards_0_bits_rintent            (_vlissq_io_hazards_0_bits_rintent),
    .io_hazards_0_bits_wintent            (_vlissq_io_hazards_0_bits_wintent),
    .io_hazards_1_valid                   (_vlissq_io_hazards_1_valid),
    .io_hazards_1_bits_vat                (_vlissq_io_hazards_1_bits_vat),
    .io_hazards_1_bits_rintent            (_vlissq_io_hazards_1_bits_rintent),
    .io_hazards_1_bits_wintent            (_vlissq_io_hazards_1_bits_wintent),
    .io_hazards_2_valid                   (_vlissq_io_hazards_2_valid),
    .io_hazards_2_bits_vat                (_vlissq_io_hazards_2_bits_vat),
    .io_hazards_2_bits_rintent            (_vlissq_io_hazards_2_bits_rintent),
    .io_hazards_2_bits_wintent            (_vlissq_io_hazards_2_bits_wintent)
  );
  IssueQueue vsissq (	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_ready                         (_vsissq_io_enq_ready),
    .io_enq_valid                         (_vdq_io_deq_valid & ~(_vxissq_fp_io_enq_valid_T | issq_stall_2 | issq_stall_3 | issq_stall_4) & _vsissq_io_enq_bits_seq_WIRE_0),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :223:47, :225:{52,68}, generators/saturn/src/main/scala/backend/StoreSequencer.scala:9:49]
    .io_enq_bits_bits                     (_vdq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vl               (_vdq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vsew       (_vdq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_sign (_vdq_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_mag  (_vdq_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vstart                   (_vdq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segstart                 (_vdq_io_deq_bits_segstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segend                   (_vdq_io_deq_bits_segend),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rs1_data                 (_vdq_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vat                      (_vdq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rm                       (_vdq_io_deq_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_emul                     (_vdq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_debug_id                 (_vdq_io_deq_bits_debug_id),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_mop                      (_vdq_io_deq_bits_mop),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_reduction                (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_scalar_to_vd0            (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_wide_vd                  (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_wide_vs2                 (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_writes_mask              (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_reads_vs1_mask           (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_reads_vs2_mask           (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_nf_log2                  (_GEN_0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:103:30]
    .io_enq_bits_renv1                    (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_renv2                    (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_renvd                    (1'h1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_renvm                    (~(_vdq_io_deq_bits_bits[25]) & _vdq_io_deq_bits_mop == 2'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :46:19, :56:22, :57:43, :61:19, :69:51, :122:{31,51,74}, :443:32, generators/saturn/src/main/scala/common/Bundles.scala:60:16]
    .io_enq_bits_wvd                      (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_enq_bits_seq                      (_vsissq_io_enq_bits_seq_WIRE_0),	// @[generators/saturn/src/main/scala/backend/StoreSequencer.scala:9:49]
    .io_deq_ready                         (_vsissq_io_deq_bits_seq & _vss_io_dis_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22, :60:19, :232:49]
    .io_deq_valid                         (_vsissq_io_deq_valid),
    .io_deq_bits_bits                     (_vsissq_io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (_vsissq_io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (_vsissq_io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (/* unused */),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (/* unused */),
    .io_deq_bits_vstart                   (_vsissq_io_deq_bits_vstart),
    .io_deq_bits_segstart                 (/* unused */),
    .io_deq_bits_segend                   (/* unused */),
    .io_deq_bits_rs1_data                 (/* unused */),
    .io_deq_bits_vat                      (_vsissq_io_deq_bits_vat),
    .io_deq_bits_rm                       (/* unused */),
    .io_deq_bits_emul                     (_vsissq_io_deq_bits_emul),
    .io_deq_bits_debug_id                 (_vsissq_io_deq_bits_debug_id),
    .io_deq_bits_mop                      (_vsissq_io_deq_bits_mop),
    .io_deq_bits_reduction                (/* unused */),
    .io_deq_bits_scalar_to_vd0            (/* unused */),
    .io_deq_bits_wide_vd                  (/* unused */),
    .io_deq_bits_wide_vs2                 (/* unused */),
    .io_deq_bits_writes_mask              (/* unused */),
    .io_deq_bits_reads_vs1_mask           (/* unused */),
    .io_deq_bits_reads_vs2_mask           (/* unused */),
    .io_deq_bits_renv1                    (/* unused */),
    .io_deq_bits_renv2                    (/* unused */),
    .io_deq_bits_renvd                    (/* unused */),
    .io_deq_bits_renvm                    (/* unused */),
    .io_deq_bits_wvd                      (/* unused */),
    .io_deq_bits_seq                      (_vsissq_io_deq_bits_seq),
    .io_hazards_0_valid                   (_vsissq_io_hazards_0_valid),
    .io_hazards_0_bits_vat                (_vsissq_io_hazards_0_bits_vat),
    .io_hazards_0_bits_rintent            (_vsissq_io_hazards_0_bits_rintent),
    .io_hazards_0_bits_wintent            (_vsissq_io_hazards_0_bits_wintent),
    .io_hazards_1_valid                   (_vsissq_io_hazards_1_valid),
    .io_hazards_1_bits_vat                (_vsissq_io_hazards_1_bits_vat),
    .io_hazards_1_bits_rintent            (_vsissq_io_hazards_1_bits_rintent),
    .io_hazards_1_bits_wintent            (_vsissq_io_hazards_1_bits_wintent),
    .io_hazards_2_valid                   (_vsissq_io_hazards_2_valid),
    .io_hazards_2_bits_vat                (_vsissq_io_hazards_2_bits_vat),
    .io_hazards_2_bits_rintent            (_vsissq_io_hazards_2_bits_rintent),
    .io_hazards_2_bits_wintent            (_vsissq_io_hazards_2_bits_wintent)
  );
  IssueQueue_2 vpissq (	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_enq_ready                         (_vpissq_io_enq_ready),
    .io_enq_valid                         (_vdq_io_deq_valid & ~(_vxissq_fp_io_enq_valid_T | issq_stall_2 | issq_stall_3 | issq_stall_4) & _vpissq_io_enq_bits_seq_WIRE_0),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :223:47, :225:{52,68}, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:14:31]
    .io_enq_bits_bits                     (_vdq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vl               (_vdq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vsew       (_vdq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_sign (_vdq_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_mag  (_vdq_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vstart                   (_vdq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rs1_data                 (_vdq_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vat                      (_vdq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_emul                     (_vdq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rs1_is_rs2               (~(_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27) & ((~(|(_vdq_io_deq_bits_bits[14:12])) | _vdq_io_deq_bits_bits[14:12] == 3'h3 | _vdq_io_deq_bits_bits[14:12] == 3'h4 ? _vpissq_io_enq_bits_rs1_is_rs2_WIRE_3 : 7'h40) == 7'hC | ~(|(_vdq_io_deq_bits_bits[14:12])) & (~(|(_vdq_io_deq_bits_bits[14:12])) | _vdq_io_deq_bits_bits[14:12] == 3'h3 | _vdq_io_deq_bits_bits[14:12] == 3'h4 ? _vpissq_io_enq_bits_rs1_is_rs2_WIRE_3 : 7'h40) == 7'hE)),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :140:{36,57,83,105,132,142,167}, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :72:20, :84:{18,35}]
    .io_enq_bits_renv2                    (_vdq_io_deq_bits_mop[0] | ~(_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27)),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :135:{50,54,57}, generators/saturn/src/main/scala/common/Bundles.scala:56:20]
    .io_enq_bits_renvm                    (~(_vdq_io_deq_bits_bits[25]) & (|_vdq_io_deq_bits_mop) & (_vdq_io_deq_bits_bits[6:0] == 7'h7 | _vdq_io_deq_bits_bits[6:0] == 7'h27)),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :137:{31,74,86}, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :60:16]
    .io_enq_bits_seq                      (_vpissq_io_enq_bits_seq_WIRE_0),	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:14:31]
    .io_deq_ready                         (_vpissq_io_deq_bits_seq & _vps_io_dis_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22, :61:19, :232:49]
    .io_deq_valid                         (_vpissq_io_deq_valid),
    .io_deq_bits_bits                     (_vpissq_io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (_vpissq_io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (_vpissq_io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (_vpissq_io_deq_bits_vconfig_vtype_vlmul_sign),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (_vpissq_io_deq_bits_vconfig_vtype_vlmul_mag),
    .io_deq_bits_vstart                   (_vpissq_io_deq_bits_vstart),
    .io_deq_bits_rs1_data                 (_vpissq_io_deq_bits_rs1_data),
    .io_deq_bits_vat                      (_vpissq_io_deq_bits_vat),
    .io_deq_bits_emul                     (_vpissq_io_deq_bits_emul),
    .io_deq_bits_rs1_is_rs2               (_vpissq_io_deq_bits_rs1_is_rs2),
    .io_deq_bits_renv2                    (_vpissq_io_deq_bits_renv2),
    .io_deq_bits_renvm                    (_vpissq_io_deq_bits_renvm),
    .io_deq_bits_seq                      (_vpissq_io_deq_bits_seq)
  );
  IssueQueue vxissq_int (	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_ready                         (_vxissq_int_io_enq_ready),
    .io_enq_valid                         (_vdq_io_deq_valid & ~(_vxissq_fp_io_enq_valid_T | issq_stall_2 | issq_stall_3 | issq_stall_4) & _vxissq_int_io_enq_bits_seq_WIRE_0),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :223:47, :225:{52,68}, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:50]
    .io_enq_bits_bits                     (_vdq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vl               (_vdq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vsew       (_vdq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_sign (_vdq_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_mag  (_vdq_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vstart                   (_vdq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segstart                 (_vdq_io_deq_bits_segstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segend                   (_vdq_io_deq_bits_segend),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rs1_data                 (_vdq_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vat                      (_vdq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rm                       (_vdq_io_deq_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_emul                     (_vdq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_debug_id                 (_vdq_io_deq_bits_debug_id),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_mop                      (_vdq_io_deq_bits_mop),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_reduction                (|_decode_orMatrixOutputs_T_28),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_scalar_to_vd0            (|decode_orMatrixOutputs_lo_lo_1),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_wide_vd                  (|_decode_orMatrixOutputs_T_26),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_wide_vs2                 (|_decode_orMatrixOutputs_T_24),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_writes_mask              (|_decode_orMatrixOutputs_T_22),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_reads_vs1_mask           (|_decode_orMatrixOutputs_T_20),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_reads_vs2_mask           (|_decode_orMatrixOutputs_T_18),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_nf_log2                  (2'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :56:22, :57:43, :61:19, :69:51, :443:32]
    .io_enq_bits_renv1                    (|_decode_orMatrixOutputs_T_16),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_renv2                    (|_decode_orMatrixOutputs_T_14),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_renvd                    (|_decode_orMatrixOutputs_T_12),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_renvm                    (~(_vdq_io_deq_bits_bits[25]) & (|_decode_orMatrixOutputs_T_10) | (|_decode_orMatrixOutputs_T_8)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, :155:{34,54,87}, generators/saturn/src/main/scala/common/Bundles.scala:60:16, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_wvd                      (~(|_decode_orMatrixOutputs_T_4)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:156:31, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_seq                      (_vxissq_int_io_enq_bits_seq_WIRE_0),	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:50]
    .io_deq_ready                         (_vxissq_int_io_deq_bits_seq & _vxsint_io_dis_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, :232:49]
    .io_deq_valid                         (_vxissq_int_io_deq_valid),
    .io_deq_bits_bits                     (_vxissq_int_io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (_vxissq_int_io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (_vxissq_int_io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (_vxissq_int_io_deq_bits_vconfig_vtype_vlmul_sign),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (_vxissq_int_io_deq_bits_vconfig_vtype_vlmul_mag),
    .io_deq_bits_vstart                   (_vxissq_int_io_deq_bits_vstart),
    .io_deq_bits_segstart                 (/* unused */),
    .io_deq_bits_segend                   (/* unused */),
    .io_deq_bits_rs1_data                 (_vxissq_int_io_deq_bits_rs1_data),
    .io_deq_bits_vat                      (_vxissq_int_io_deq_bits_vat),
    .io_deq_bits_rm                       (_vxissq_int_io_deq_bits_rm),
    .io_deq_bits_emul                     (_vxissq_int_io_deq_bits_emul),
    .io_deq_bits_debug_id                 (/* unused */),
    .io_deq_bits_mop                      (/* unused */),
    .io_deq_bits_reduction                (_vxissq_int_io_deq_bits_reduction),
    .io_deq_bits_scalar_to_vd0            (_vxissq_int_io_deq_bits_scalar_to_vd0),
    .io_deq_bits_wide_vd                  (_vxissq_int_io_deq_bits_wide_vd),
    .io_deq_bits_wide_vs2                 (_vxissq_int_io_deq_bits_wide_vs2),
    .io_deq_bits_writes_mask              (_vxissq_int_io_deq_bits_writes_mask),
    .io_deq_bits_reads_vs1_mask           (_vxissq_int_io_deq_bits_reads_vs1_mask),
    .io_deq_bits_reads_vs2_mask           (_vxissq_int_io_deq_bits_reads_vs2_mask),
    .io_deq_bits_renv1                    (_vxissq_int_io_deq_bits_renv1),
    .io_deq_bits_renv2                    (_vxissq_int_io_deq_bits_renv2),
    .io_deq_bits_renvd                    (_vxissq_int_io_deq_bits_renvd),
    .io_deq_bits_renvm                    (_vxissq_int_io_deq_bits_renvm),
    .io_deq_bits_wvd                      (_vxissq_int_io_deq_bits_wvd),
    .io_deq_bits_seq                      (_vxissq_int_io_deq_bits_seq),
    .io_hazards_0_valid                   (_vxissq_int_io_hazards_0_valid),
    .io_hazards_0_bits_vat                (_vxissq_int_io_hazards_0_bits_vat),
    .io_hazards_0_bits_rintent            (_vxissq_int_io_hazards_0_bits_rintent),
    .io_hazards_0_bits_wintent            (_vxissq_int_io_hazards_0_bits_wintent),
    .io_hazards_1_valid                   (_vxissq_int_io_hazards_1_valid),
    .io_hazards_1_bits_vat                (_vxissq_int_io_hazards_1_bits_vat),
    .io_hazards_1_bits_rintent            (_vxissq_int_io_hazards_1_bits_rintent),
    .io_hazards_1_bits_wintent            (_vxissq_int_io_hazards_1_bits_wintent),
    .io_hazards_2_valid                   (_vxissq_int_io_hazards_2_valid),
    .io_hazards_2_bits_vat                (_vxissq_int_io_hazards_2_bits_vat),
    .io_hazards_2_bits_rintent            (_vxissq_int_io_hazards_2_bits_rintent),
    .io_hazards_2_bits_wintent            (_vxissq_int_io_hazards_2_bits_wintent)
  );
  IssueQueue vxissq_fp (	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_ready                         (_vxissq_fp_io_enq_ready),
    .io_enq_valid                         (_vdq_io_deq_valid & ~(_vxissq_fp_io_enq_valid_T | issq_stall_2 | issq_stall_3 | issq_stall_4) & _vxissq_fp_io_enq_bits_seq_WIRE_0),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/backend/Backend.scala:46:19, :223:47, :225:{52,68}, generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:50]
    .io_enq_bits_bits                     (_vdq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vl               (_vdq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vsew       (_vdq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_sign (_vdq_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vconfig_vtype_vlmul_mag  (_vdq_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vstart                   (_vdq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segstart                 (_vdq_io_deq_bits_segstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_segend                   (_vdq_io_deq_bits_segend),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rs1_data                 (_vdq_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_vat                      (_vdq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_rm                       (_vdq_io_deq_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_emul                     (_vdq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_debug_id                 (_vdq_io_deq_bits_debug_id),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_mop                      (_vdq_io_deq_bits_mop),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19]
    .io_enq_bits_reduction                (|_decode_orMatrixOutputs_T_28),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_scalar_to_vd0            (|decode_orMatrixOutputs_lo_lo_1),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_wide_vd                  (|_decode_orMatrixOutputs_T_26),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_wide_vs2                 (|_decode_orMatrixOutputs_T_24),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_writes_mask              (|_decode_orMatrixOutputs_T_22),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_reads_vs1_mask           (|_decode_orMatrixOutputs_T_20),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_reads_vs2_mask           (|_decode_orMatrixOutputs_T_18),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_nf_log2                  (2'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :56:22, :57:43, :61:19, :69:51, :443:32]
    .io_enq_bits_renv1                    (|_decode_orMatrixOutputs_T_16),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_renv2                    (|_decode_orMatrixOutputs_T_14),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_renvd                    (|_decode_orMatrixOutputs_T_12),	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_renvm                    (~(_vdq_io_deq_bits_bits[25]) & (|_decode_orMatrixOutputs_T_10) | (|_decode_orMatrixOutputs_T_8)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:46:19, :155:{34,54,87}, generators/saturn/src/main/scala/common/Bundles.scala:60:16, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_wvd                      (~(|_decode_orMatrixOutputs_T_4)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:156:31, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
    .io_enq_bits_seq                      (_vxissq_fp_io_enq_bits_seq_WIRE_0),	// @[generators/saturn/src/main/scala/backend/ExecuteSequencer.scala:14:50]
    .io_deq_ready                         (_vxissq_fp_io_deq_bits_seq & _vxsfp_io_dis_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43, :63:11, :232:49]
    .io_deq_valid                         (_vxissq_fp_io_deq_valid),
    .io_deq_bits_bits                     (_vxissq_fp_io_deq_bits_bits),
    .io_deq_bits_vconfig_vl               (_vxissq_fp_io_deq_bits_vconfig_vl),
    .io_deq_bits_vconfig_vtype_vsew       (_vxissq_fp_io_deq_bits_vconfig_vtype_vsew),
    .io_deq_bits_vconfig_vtype_vlmul_sign (_vxissq_fp_io_deq_bits_vconfig_vtype_vlmul_sign),
    .io_deq_bits_vconfig_vtype_vlmul_mag  (_vxissq_fp_io_deq_bits_vconfig_vtype_vlmul_mag),
    .io_deq_bits_vstart                   (_vxissq_fp_io_deq_bits_vstart),
    .io_deq_bits_segstart                 (/* unused */),
    .io_deq_bits_segend                   (/* unused */),
    .io_deq_bits_rs1_data                 (_vxissq_fp_io_deq_bits_rs1_data),
    .io_deq_bits_vat                      (_vxissq_fp_io_deq_bits_vat),
    .io_deq_bits_rm                       (_vxissq_fp_io_deq_bits_rm),
    .io_deq_bits_emul                     (_vxissq_fp_io_deq_bits_emul),
    .io_deq_bits_debug_id                 (/* unused */),
    .io_deq_bits_mop                      (/* unused */),
    .io_deq_bits_reduction                (_vxissq_fp_io_deq_bits_reduction),
    .io_deq_bits_scalar_to_vd0            (_vxissq_fp_io_deq_bits_scalar_to_vd0),
    .io_deq_bits_wide_vd                  (_vxissq_fp_io_deq_bits_wide_vd),
    .io_deq_bits_wide_vs2                 (_vxissq_fp_io_deq_bits_wide_vs2),
    .io_deq_bits_writes_mask              (_vxissq_fp_io_deq_bits_writes_mask),
    .io_deq_bits_reads_vs1_mask           (_vxissq_fp_io_deq_bits_reads_vs1_mask),
    .io_deq_bits_reads_vs2_mask           (_vxissq_fp_io_deq_bits_reads_vs2_mask),
    .io_deq_bits_renv1                    (_vxissq_fp_io_deq_bits_renv1),
    .io_deq_bits_renv2                    (_vxissq_fp_io_deq_bits_renv2),
    .io_deq_bits_renvd                    (_vxissq_fp_io_deq_bits_renvd),
    .io_deq_bits_renvm                    (_vxissq_fp_io_deq_bits_renvm),
    .io_deq_bits_wvd                      (_vxissq_fp_io_deq_bits_wvd),
    .io_deq_bits_seq                      (_vxissq_fp_io_deq_bits_seq),
    .io_hazards_0_valid                   (_vxissq_fp_io_hazards_0_valid),
    .io_hazards_0_bits_vat                (_vxissq_fp_io_hazards_0_bits_vat),
    .io_hazards_0_bits_rintent            (_vxissq_fp_io_hazards_0_bits_rintent),
    .io_hazards_0_bits_wintent            (_vxissq_fp_io_hazards_0_bits_wintent),
    .io_hazards_1_valid                   (_vxissq_fp_io_hazards_1_valid),
    .io_hazards_1_bits_vat                (_vxissq_fp_io_hazards_1_bits_vat),
    .io_hazards_1_bits_rintent            (_vxissq_fp_io_hazards_1_bits_rintent),
    .io_hazards_1_bits_wintent            (_vxissq_fp_io_hazards_1_bits_wintent),
    .io_hazards_2_valid                   (_vxissq_fp_io_hazards_2_valid),
    .io_hazards_2_bits_vat                (_vxissq_fp_io_hazards_2_bits_vat),
    .io_hazards_2_bits_rintent            (_vxissq_fp_io_hazards_2_bits_rintent),
    .io_hazards_2_bits_wintent            (_vxissq_fp_io_hazards_2_bits_wintent)
  );
  LoadSequencer vls (	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
    .clock                          (clock),
    .reset                          (reset),
    .io_dis_ready                   (_vls_io_dis_ready),
    .io_dis_valid                   (_vlissq_io_deq_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_bits               (_vlissq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_vconfig_vl         (_vlissq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_vconfig_vtype_vsew (_vlissq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_vstart             (_vlissq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_segstart           (_vlissq_io_deq_bits_segstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_segend             (_vlissq_io_deq_bits_segend),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_vat                (_vlissq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_emul               (_vlissq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_debug_id           (_vlissq_io_deq_bits_debug_id),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_dis_bits_mop                (_vlissq_io_deq_bits_mop),	// @[generators/saturn/src/main/scala/backend/Backend.scala:54:22]
    .io_seq_hazard_valid            (_vls_io_seq_hazard_valid),
    .io_seq_hazard_bits_vat         (_vls_io_seq_hazard_bits_vat),
    .io_seq_hazard_bits_rintent     (_vls_io_seq_hazard_bits_rintent),
    .io_seq_hazard_bits_wintent     (_vls_io_seq_hazard_bits_wintent),
    .io_vat                         (_vls_io_vat),
    .io_vat_head                    (io_vat_head),
    .io_older_writes
      ((_vxuint_io_pipe_hazards_0_valid ? _older_pipe_writes_T_76 : 64'h0) | (_vxuint_io_pipe_hazards_1_valid ? _older_pipe_writes_T_78 : 64'h0) | (_vxuint_io_pipe_hazards_2_valid ? _older_pipe_writes_T_80 : 64'h0) | (_vxufp_io_pipe_hazards_0_valid ? _older_pipe_writes_T_82 : 64'h0) | (_vxufp_io_pipe_hazards_1_valid ? _older_pipe_writes_T_84 : 64'h0) | (_vxufp_io_pipe_hazards_2_valid ? _older_pipe_writes_T_86 : 64'h0) | (_vxufp_io_pipe_hazards_3_valid ? _older_pipe_writes_T_88 : 64'h0) | (_vxuint_io_iter_hazards_0_valid ? _older_iter_writes_T_16 : 64'h0) | (_vxufp_io_iter_hazards_0_valid ? _older_iter_writes_T_18 : 64'h0) | {{2{_older_issq_wintents_T_71[31]}}, {2{_older_issq_wintents_T_71[30]}}, {2{_older_issq_wintents_T_71[29]}}, {2{_older_issq_wintents_T_71[28]}}, {2{_older_issq_wintents_T_71[27]}}, {2{_older_issq_wintents_T_71[26]}}, {2{_older_issq_wintents_T_71[25]}}, {2{_older_issq_wintents_T_71[24]}}, {2{_older_issq_wintents_T_71[23]}}, {2{_older_issq_wintents_T_71[22]}}, {2{_older_issq_wintents_T_71[21]}}, {2{_older_issq_wintents_T_71[20]}}, {2{_older_issq_wintents_T_71[19]}}, {2{_older_issq_wintents_T_71[18]}}, {2{_older_issq_wintents_T_71[17]}}, {2{_older_issq_wintents_T_71[16]}}, {2{_older_issq_wintents_T_71[15]}}, {2{_older_issq_wintents_T_71[14]}}, {2{_older_issq_wintents_T_71[13]}}, {2{_older_issq_wintents_T_71[12]}}, {2{_older_issq_wintents_T_71[11]}}, {2{_older_issq_wintents_T_71[10]}}, {2{_older_issq_wintents_T_71[9]}}, {2{_older_issq_wintents_T_71[8]}}, {2{_older_issq_wintents_T_71[7]}}, {2{_older_issq_wintents_T_71[6]}}, {2{_older_issq_wintents_T_71[5]}}, {2{_older_issq_wintents_T_71[4]}}, {2{_older_issq_wintents_T_71[3]}}, {2{_older_issq_wintents_T_71[2]}}, {2{_older_issq_wintents_T_71[1]}}, {2{_older_issq_wintents_T_71[0]}}} | ((_older_seq_rintents_T_14 ^ _older_seq_rintents_T_142 ^ _older_seq_rintents_T_24) & _vxsint_io_seq_hazard_valid ? _vxsint_io_seq_hazard_bits_wintent : 64'h0)
       | ((_older_seq_rintents_T_21 ^ _older_seq_rintents_T_112 ^ _older_seq_rintents_T_24) & _vxsfp_io_seq_hazard_valid ? _vxsfp_io_seq_hazard_bits_wintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19, :61:19, :63:11, :69:51, :185:48, :187:32, :189:{12,53}, :190:17, :202:12, :206:12, :209:68, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_older_reads                 ({{2{_older_issq_rintents_T_71[31]}}, {2{_older_issq_rintents_T_71[30]}}, {2{_older_issq_rintents_T_71[29]}}, {2{_older_issq_rintents_T_71[28]}}, {2{_older_issq_rintents_T_71[27]}}, {2{_older_issq_rintents_T_71[26]}}, {2{_older_issq_rintents_T_71[25]}}, {2{_older_issq_rintents_T_71[24]}}, {2{_older_issq_rintents_T_71[23]}}, {2{_older_issq_rintents_T_71[22]}}, {2{_older_issq_rintents_T_71[21]}}, {2{_older_issq_rintents_T_71[20]}}, {2{_older_issq_rintents_T_71[19]}}, {2{_older_issq_rintents_T_71[18]}}, {2{_older_issq_rintents_T_71[17]}}, {2{_older_issq_rintents_T_71[16]}}, {2{_older_issq_rintents_T_71[15]}}, {2{_older_issq_rintents_T_71[14]}}, {2{_older_issq_rintents_T_71[13]}}, {2{_older_issq_rintents_T_71[12]}}, {2{_older_issq_rintents_T_71[11]}}, {2{_older_issq_rintents_T_71[10]}}, {2{_older_issq_rintents_T_71[9]}}, {2{_older_issq_rintents_T_71[8]}}, {2{_older_issq_rintents_T_71[7]}}, {2{_older_issq_rintents_T_71[6]}}, {2{_older_issq_rintents_T_71[5]}}, {2{_older_issq_rintents_T_71[4]}}, {2{_older_issq_rintents_T_71[3]}}, {2{_older_issq_rintents_T_71[2]}}, {2{_older_issq_rintents_T_71[1]}}, {2{_older_issq_rintents_T_71[0]}}} | ((_vss_io_seq_hazard_bits_vat < _vls_io_vat ^ _older_seq_rintents_T_128 ^ _older_seq_rintents_T_24) & _vss_io_seq_hazard_valid ? _vss_io_seq_hazard_bits_rintent : 64'h0) | ((_vps_io_seq_hazard_bits_vat < _vls_io_vat ^ _older_seq_rintents_T_135 ^ _older_seq_rintents_T_24) & _vps_io_seq_hazard_valid ? _vps_io_seq_hazard_bits_rintent : 64'h0) | ((_older_seq_rintents_T_14 ^ _older_seq_rintents_T_142 ^ _older_seq_rintents_T_24) & _vxsint_io_seq_hazard_valid ? _vxsint_io_seq_hazard_bits_rintent : 64'h0) | ((_older_seq_rintents_T_21 ^ _older_seq_rintents_T_112 ^ _older_seq_rintents_T_24) & _vxsfp_io_seq_hazard_valid ? _vxsfp_io_seq_hazard_bits_rintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :189:12, :190:17, :193:48, :195:32, :197:{12,53}, :199:48, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
    .io_busy                        (_vls_io_busy),
    .io_rvm_req_ready               (_vrf_io_mask_read_0_2_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_valid               (_vls_io_rvm_req_valid),
    .io_rvm_req_bits_eg             (_vls_io_rvm_req_bits_eg),
    .io_rvm_req_bits_oldest         (_vls_io_rvm_req_bits_oldest),
    .io_rvm_resp                    (_vrf_io_mask_read_0_2_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_iss_ready                   (_vls_io_iss_ready_T),	// @[generators/saturn/src/main/scala/backend/Backend.scala:292:42]
    .io_iss_valid                   (_vls_io_iss_valid),
    .io_iss_bits_wvd_eg             (_vls_io_iss_bits_wvd_eg),
    .io_iss_bits_wmask              (_vls_io_iss_bits_wmask),
    .io_iss_bits_tail               (_vls_io_iss_bits_tail),
    .io_iss_bits_debug_id           (_vls_io_iss_bits_debug_id),
    .io_iss_bits_vat                (io_vat_release_0_bits)
  );
  StoreSequencer vss (	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .clock                          (clock),
    .reset                          (reset),
    .io_dis_ready                   (_vss_io_dis_ready),
    .io_dis_valid                   (_vsissq_io_deq_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_bits               (_vsissq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_vconfig_vl         (_vsissq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_vconfig_vtype_vsew (_vsissq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_vstart             (_vsissq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_vat                (_vsissq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_emul               (_vsissq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_debug_id           (_vsissq_io_deq_bits_debug_id),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_dis_bits_mop                (_vsissq_io_deq_bits_mop),	// @[generators/saturn/src/main/scala/backend/Backend.scala:55:22]
    .io_seq_hazard_valid            (_vss_io_seq_hazard_valid),
    .io_seq_hazard_bits_vat         (_vss_io_seq_hazard_bits_vat),
    .io_seq_hazard_bits_rintent     (_vss_io_seq_hazard_bits_rintent),
    .io_vat                         (_vss_io_vat),
    .io_vat_head                    (io_vat_head),
    .io_older_writes
      ((_vxuint_io_pipe_hazards_0_valid ? _older_pipe_writes_T_76 : 64'h0) | (_vxuint_io_pipe_hazards_1_valid ? _older_pipe_writes_T_78 : 64'h0) | (_vxuint_io_pipe_hazards_2_valid ? _older_pipe_writes_T_80 : 64'h0) | (_vxufp_io_pipe_hazards_0_valid ? _older_pipe_writes_T_82 : 64'h0) | (_vxufp_io_pipe_hazards_1_valid ? _older_pipe_writes_T_84 : 64'h0) | (_vxufp_io_pipe_hazards_2_valid ? _older_pipe_writes_T_86 : 64'h0) | (_vxufp_io_pipe_hazards_3_valid ? _older_pipe_writes_T_88 : 64'h0) | (_vxuint_io_iter_hazards_0_valid ? _older_iter_writes_T_16 : 64'h0) | (_vxufp_io_iter_hazards_0_valid ? _older_iter_writes_T_18 : 64'h0) | {{2{_older_issq_wintents_T_207[31]}}, {2{_older_issq_wintents_T_207[30]}}, {2{_older_issq_wintents_T_207[29]}}, {2{_older_issq_wintents_T_207[28]}}, {2{_older_issq_wintents_T_207[27]}}, {2{_older_issq_wintents_T_207[26]}}, {2{_older_issq_wintents_T_207[25]}}, {2{_older_issq_wintents_T_207[24]}}, {2{_older_issq_wintents_T_207[23]}}, {2{_older_issq_wintents_T_207[22]}}, {2{_older_issq_wintents_T_207[21]}}, {2{_older_issq_wintents_T_207[20]}}, {2{_older_issq_wintents_T_207[19]}}, {2{_older_issq_wintents_T_207[18]}}, {2{_older_issq_wintents_T_207[17]}}, {2{_older_issq_wintents_T_207[16]}}, {2{_older_issq_wintents_T_207[15]}}, {2{_older_issq_wintents_T_207[14]}}, {2{_older_issq_wintents_T_207[13]}}, {2{_older_issq_wintents_T_207[12]}}, {2{_older_issq_wintents_T_207[11]}}, {2{_older_issq_wintents_T_207[10]}}, {2{_older_issq_wintents_T_207[9]}}, {2{_older_issq_wintents_T_207[8]}}, {2{_older_issq_wintents_T_207[7]}}, {2{_older_issq_wintents_T_207[6]}}, {2{_older_issq_wintents_T_207[5]}}, {2{_older_issq_wintents_T_207[4]}}, {2{_older_issq_wintents_T_207[3]}}, {2{_older_issq_wintents_T_207[2]}}, {2{_older_issq_wintents_T_207[1]}}, {2{_older_issq_wintents_T_207[0]}}} | ((_vls_io_seq_hazard_bits_vat < _vss_io_vat ^ _older_seq_rintents_T_121 ^ _older_seq_rintents_T_54) & _vls_io_seq_hazard_valid ? _vls_io_seq_hazard_bits_wintent : 64'h0)
       | ((_vxsint_io_seq_hazard_bits_vat < _vss_io_vat ^ _older_seq_rintents_T_142 ^ _older_seq_rintents_T_54) & _vxsint_io_seq_hazard_valid ? _vxsint_io_seq_hazard_bits_wintent : 64'h0) | ((_vxsfp_io_seq_hazard_bits_vat < _vss_io_vat ^ _older_seq_rintents_T_112 ^ _older_seq_rintents_T_54) & _vxsfp_io_seq_hazard_valid ? _vxsfp_io_seq_hazard_bits_wintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :185:48, :187:32, :189:{12,53}, :190:17, :202:12, :206:12, :209:68, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_busy                        (_vss_io_busy),
    .io_rvd_req_ready               (_vrf_io_read_2_2_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvd_req_valid               (_vss_io_rvd_req_valid),
    .io_rvd_req_bits_eg             (_vss_io_rvd_req_bits_eg),
    .io_rvd_req_bits_oldest         (_vss_io_rvd_req_bits_oldest),
    .io_rvd_resp                    (_vrf_io_read_2_2_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_ready               (_vrf_io_mask_read_0_3_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_valid               (_vss_io_rvm_req_valid),
    .io_rvm_req_bits_eg             (_vss_io_rvm_req_bits_eg),
    .io_rvm_req_bits_oldest         (_vss_io_rvm_req_bits_oldest),
    .io_rvm_resp                    (_vrf_io_mask_read_0_3_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_iss_ready                   (io_vmu_sdata_ready),
    .io_iss_valid                   (_vss_io_iss_valid),
    .io_iss_bits_stdata             (io_vmu_sdata_bits_stdata),
    .io_iss_bits_stmask             (io_vmu_sdata_bits_stmask),
    .io_iss_bits_debug_id           (io_vmu_sdata_bits_debug_id),
    .io_iss_bits_tail               (_vss_io_iss_bits_tail),
    .io_iss_bits_vat                (io_vat_release_1_bits)
  );
  PermuteSequencer vps (	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .clock                                (clock),
    .reset                                (reset),
    .io_dis_ready                         (_vps_io_dis_ready),
    .io_dis_valid                         (_vpissq_io_deq_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_bits                     (_vpissq_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_vconfig_vl               (_vpissq_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_vconfig_vtype_vsew       (_vpissq_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_vconfig_vtype_vlmul_sign (_vpissq_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_vconfig_vtype_vlmul_mag  (_vpissq_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_vstart                   (_vpissq_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_rs1_data                 (_vpissq_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_vat                      (_vpissq_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_emul                     (_vpissq_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_rs1_is_rs2               (_vpissq_io_deq_bits_rs1_is_rs2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_renv2                    (_vpissq_io_deq_bits_renv2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_dis_bits_renvm                    (_vpissq_io_deq_bits_renvm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:56:22]
    .io_seq_hazard_valid                  (_vps_io_seq_hazard_valid),
    .io_seq_hazard_bits_vat               (_vps_io_seq_hazard_bits_vat),
    .io_seq_hazard_bits_rintent           (_vps_io_seq_hazard_bits_rintent),
    .io_vat                               (_vps_io_vat),
    .io_vat_head                          (io_vat_head),
    .io_older_writes
      ((_vxuint_io_pipe_hazards_0_valid ? _older_pipe_writes_T_76 : 64'h0) | (_vxuint_io_pipe_hazards_1_valid ? _older_pipe_writes_T_78 : 64'h0) | (_vxuint_io_pipe_hazards_2_valid ? _older_pipe_writes_T_80 : 64'h0) | (_vxufp_io_pipe_hazards_0_valid ? _older_pipe_writes_T_82 : 64'h0) | (_vxufp_io_pipe_hazards_1_valid ? _older_pipe_writes_T_84 : 64'h0) | (_vxufp_io_pipe_hazards_2_valid ? _older_pipe_writes_T_86 : 64'h0) | (_vxufp_io_pipe_hazards_3_valid ? _older_pipe_writes_T_88 : 64'h0) | (_vxuint_io_iter_hazards_0_valid ? _older_iter_writes_T_16 : 64'h0) | (_vxufp_io_iter_hazards_0_valid ? _older_iter_writes_T_18 : 64'h0) | {{2{_older_issq_wintents_T_367[31]}}, {2{_older_issq_wintents_T_367[30]}}, {2{_older_issq_wintents_T_367[29]}}, {2{_older_issq_wintents_T_367[28]}}, {2{_older_issq_wintents_T_367[27]}}, {2{_older_issq_wintents_T_367[26]}}, {2{_older_issq_wintents_T_367[25]}}, {2{_older_issq_wintents_T_367[24]}}, {2{_older_issq_wintents_T_367[23]}}, {2{_older_issq_wintents_T_367[22]}}, {2{_older_issq_wintents_T_367[21]}}, {2{_older_issq_wintents_T_367[20]}}, {2{_older_issq_wintents_T_367[19]}}, {2{_older_issq_wintents_T_367[18]}}, {2{_older_issq_wintents_T_367[17]}}, {2{_older_issq_wintents_T_367[16]}}, {2{_older_issq_wintents_T_367[15]}}, {2{_older_issq_wintents_T_367[14]}}, {2{_older_issq_wintents_T_367[13]}}, {2{_older_issq_wintents_T_367[12]}}, {2{_older_issq_wintents_T_367[11]}}, {2{_older_issq_wintents_T_367[10]}}, {2{_older_issq_wintents_T_367[9]}}, {2{_older_issq_wintents_T_367[8]}}, {2{_older_issq_wintents_T_367[7]}}, {2{_older_issq_wintents_T_367[6]}}, {2{_older_issq_wintents_T_367[5]}}, {2{_older_issq_wintents_T_367[4]}}, {2{_older_issq_wintents_T_367[3]}}, {2{_older_issq_wintents_T_367[2]}}, {2{_older_issq_wintents_T_367[1]}}, {2{_older_issq_wintents_T_367[0]}}} | ((_vls_io_seq_hazard_bits_vat < _vps_io_vat ^ _older_seq_rintents_T_121 ^ _older_seq_rintents_T_84) & _vls_io_seq_hazard_valid ? _vls_io_seq_hazard_bits_wintent : 64'h0)
       | ((_vxsint_io_seq_hazard_bits_vat < _vps_io_vat ^ _older_seq_rintents_T_142 ^ _older_seq_rintents_T_84) & _vxsint_io_seq_hazard_valid ? _vxsint_io_seq_hazard_bits_wintent : 64'h0) | ((_vxsfp_io_seq_hazard_bits_vat < _vps_io_vat ^ _older_seq_rintents_T_112 ^ _older_seq_rintents_T_84) & _vxsfp_io_seq_hazard_valid ? _vxsfp_io_seq_hazard_bits_wintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :185:48, :187:32, :189:{12,53}, :190:17, :202:12, :206:12, :209:68, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_busy                              (_vps_io_busy),
    .io_rvs2_req_ready                    (_vrf_io_read_0_2_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs2_req_valid                    (_vps_io_rvs2_req_valid),
    .io_rvs2_req_bits_eg                  (_vps_io_rvs2_req_bits_eg),
    .io_rvs2_req_bits_oldest              (_vps_io_rvs2_req_bits_oldest),
    .io_rvs2_resp                         (_vrf_io_read_0_2_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_ready                     (_vrf_io_mask_read_0_4_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_valid                     (_vps_io_rvm_req_valid),
    .io_rvm_req_bits_eg                   (_vps_io_rvm_req_bits_eg),
    .io_rvm_req_bits_oldest               (_vps_io_rvm_req_bits_oldest),
    .io_rvm_resp                          (_vrf_io_mask_read_0_4_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_iss_ready                         (_vps_io_iss_ready_T_1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:383:26]
    .io_iss_valid                         (_vps_io_iss_valid),
    .io_iss_bits_renv2                    (_vps_io_iss_bits_renv2),
    .io_iss_bits_renvm                    (_vps_io_iss_bits_renvm),
    .io_iss_bits_rvs2_data                (_vps_io_iss_bits_rvs2_data),
    .io_iss_bits_eidx                     (_vps_io_iss_bits_eidx),
    .io_iss_bits_rvs2_eew                 (_vps_io_iss_bits_rvs2_eew),
    .io_iss_bits_rvm_data                 (_vps_io_iss_bits_rvm_data),
    .io_iss_bits_vmu                      (_vps_io_iss_bits_vmu),
    .io_iss_bits_vl                       (_vps_io_iss_bits_vl),
    .io_iss_bits_tail                     (_vps_io_iss_bits_tail)
  );
  ExecuteSequencer vxsint (	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .clock                                (clock),
    .reset                                (reset),
    .io_dis_ready                         (_vxsint_io_dis_ready),
    .io_dis_valid                         (_vxissq_int_io_deq_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_bits                     (_vxissq_int_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vl               (_vxissq_int_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vtype_vsew       (_vxissq_int_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vtype_vlmul_sign (_vxissq_int_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vtype_vlmul_mag  (_vxissq_int_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vstart                   (_vxissq_int_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_rs1_data                 (_vxissq_int_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vat                      (_vxissq_int_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_rm                       (_vxissq_int_io_deq_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_emul                     (_vxissq_int_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_reduction                (_vxissq_int_io_deq_bits_reduction),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_scalar_to_vd0            (_vxissq_int_io_deq_bits_scalar_to_vd0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_wide_vd                  (_vxissq_int_io_deq_bits_wide_vd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_wide_vs2                 (_vxissq_int_io_deq_bits_wide_vs2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_writes_mask              (_vxissq_int_io_deq_bits_writes_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_reads_vs1_mask           (_vxissq_int_io_deq_bits_reads_vs1_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_reads_vs2_mask           (_vxissq_int_io_deq_bits_reads_vs2_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renv1                    (_vxissq_int_io_deq_bits_renv1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renv2                    (_vxissq_int_io_deq_bits_renv2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renvd                    (_vxissq_int_io_deq_bits_renvd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renvm                    (_vxissq_int_io_deq_bits_renvm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_wvd                      (_vxissq_int_io_deq_bits_wvd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_seq_hazard_valid                  (_vxsint_io_seq_hazard_valid),
    .io_seq_hazard_bits_vat               (_vxsint_io_seq_hazard_bits_vat),
    .io_seq_hazard_bits_rintent           (_vxsint_io_seq_hazard_bits_rintent),
    .io_seq_hazard_bits_wintent           (_vxsint_io_seq_hazard_bits_wintent),
    .io_vat                               (_vxsint_io_vat),
    .io_vat_head                          (io_vat_head),
    .io_older_writes
      ((_vxuint_io_pipe_hazards_0_valid ? _older_pipe_writes_T_76 : 64'h0) | (_vxuint_io_pipe_hazards_1_valid ? _older_pipe_writes_T_78 : 64'h0) | (_vxuint_io_pipe_hazards_2_valid ? _older_pipe_writes_T_80 : 64'h0) | (_vxufp_io_pipe_hazards_0_valid ? _older_pipe_writes_T_82 : 64'h0) | (_vxufp_io_pipe_hazards_1_valid ? _older_pipe_writes_T_84 : 64'h0) | (_vxufp_io_pipe_hazards_2_valid ? _older_pipe_writes_T_86 : 64'h0) | (_vxufp_io_pipe_hazards_3_valid ? _older_pipe_writes_T_88 : 64'h0) | (_vxuint_io_iter_hazards_0_valid ? _older_iter_writes_T_16 : 64'h0) | (_vxufp_io_iter_hazards_0_valid ? _older_iter_writes_T_18 : 64'h0) | {{2{_older_issq_wintents_T_503[31]}}, {2{_older_issq_wintents_T_503[30]}}, {2{_older_issq_wintents_T_503[29]}}, {2{_older_issq_wintents_T_503[28]}}, {2{_older_issq_wintents_T_503[27]}}, {2{_older_issq_wintents_T_503[26]}}, {2{_older_issq_wintents_T_503[25]}}, {2{_older_issq_wintents_T_503[24]}}, {2{_older_issq_wintents_T_503[23]}}, {2{_older_issq_wintents_T_503[22]}}, {2{_older_issq_wintents_T_503[21]}}, {2{_older_issq_wintents_T_503[20]}}, {2{_older_issq_wintents_T_503[19]}}, {2{_older_issq_wintents_T_503[18]}}, {2{_older_issq_wintents_T_503[17]}}, {2{_older_issq_wintents_T_503[16]}}, {2{_older_issq_wintents_T_503[15]}}, {2{_older_issq_wintents_T_503[14]}}, {2{_older_issq_wintents_T_503[13]}}, {2{_older_issq_wintents_T_503[12]}}, {2{_older_issq_wintents_T_503[11]}}, {2{_older_issq_wintents_T_503[10]}}, {2{_older_issq_wintents_T_503[9]}}, {2{_older_issq_wintents_T_503[8]}}, {2{_older_issq_wintents_T_503[7]}}, {2{_older_issq_wintents_T_503[6]}}, {2{_older_issq_wintents_T_503[5]}}, {2{_older_issq_wintents_T_503[4]}}, {2{_older_issq_wintents_T_503[3]}}, {2{_older_issq_wintents_T_503[2]}}, {2{_older_issq_wintents_T_503[1]}}, {2{_older_issq_wintents_T_503[0]}}} | ((_older_seq_rintents_T_90 ^ _older_seq_rintents_T_121 ^ _older_seq_rintents_T_114) & _vls_io_seq_hazard_valid ? _vls_io_seq_hazard_bits_wintent : 64'h0)
       | ((_older_seq_rintents_T_111 ^ _older_seq_rintents_T_112 ^ _older_seq_rintents_T_114) & _vxsfp_io_seq_hazard_valid ? _vxsfp_io_seq_hazard_bits_wintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :185:48, :187:32, :189:{12,53}, :190:17, :202:12, :206:12, :209:68, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_older_reads                       ({{2{_older_issq_rintents_T_503[31]}}, {2{_older_issq_rintents_T_503[30]}}, {2{_older_issq_rintents_T_503[29]}}, {2{_older_issq_rintents_T_503[28]}}, {2{_older_issq_rintents_T_503[27]}}, {2{_older_issq_rintents_T_503[26]}}, {2{_older_issq_rintents_T_503[25]}}, {2{_older_issq_rintents_T_503[24]}}, {2{_older_issq_rintents_T_503[23]}}, {2{_older_issq_rintents_T_503[22]}}, {2{_older_issq_rintents_T_503[21]}}, {2{_older_issq_rintents_T_503[20]}}, {2{_older_issq_rintents_T_503[19]}}, {2{_older_issq_rintents_T_503[18]}}, {2{_older_issq_rintents_T_503[17]}}, {2{_older_issq_rintents_T_503[16]}}, {2{_older_issq_rintents_T_503[15]}}, {2{_older_issq_rintents_T_503[14]}}, {2{_older_issq_rintents_T_503[13]}}, {2{_older_issq_rintents_T_503[12]}}, {2{_older_issq_rintents_T_503[11]}}, {2{_older_issq_rintents_T_503[10]}}, {2{_older_issq_rintents_T_503[9]}}, {2{_older_issq_rintents_T_503[8]}}, {2{_older_issq_rintents_T_503[7]}}, {2{_older_issq_rintents_T_503[6]}}, {2{_older_issq_rintents_T_503[5]}}, {2{_older_issq_rintents_T_503[4]}}, {2{_older_issq_rintents_T_503[3]}}, {2{_older_issq_rintents_T_503[2]}}, {2{_older_issq_rintents_T_503[1]}}, {2{_older_issq_rintents_T_503[0]}}} | ((_older_seq_rintents_T_90 ^ _older_seq_rintents_T_121 ^ _older_seq_rintents_T_114) & _vls_io_seq_hazard_valid ? _vls_io_seq_hazard_bits_rintent : 64'h0) | ((_vss_io_seq_hazard_bits_vat < _vxsint_io_vat ^ _older_seq_rintents_T_128 ^ _older_seq_rintents_T_114) & _vss_io_seq_hazard_valid ? _vss_io_seq_hazard_bits_rintent : 64'h0) | ((_vps_io_seq_hazard_bits_vat < _vxsint_io_vat ^ _older_seq_rintents_T_135 ^ _older_seq_rintents_T_114) & _vps_io_seq_hazard_valid ? _vps_io_seq_hazard_bits_rintent : 64'h0) | ((_older_seq_rintents_T_111 ^ _older_seq_rintents_T_112 ^ _older_seq_rintents_T_114) & _vxsfp_io_seq_hazard_valid ? _vxsfp_io_seq_hazard_bits_rintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :189:12, :190:17, :193:48, :195:32, :197:{12,53}, :199:48, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
    .io_busy                              (_vxsint_io_busy),
    .io_rvs1_req_ready                    (_vrf_io_read_0_0_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs1_req_valid                    (_vxsint_io_rvs1_req_valid),
    .io_rvs1_req_bits_eg                  (_vxsint_io_rvs1_req_bits_eg),
    .io_rvs1_req_bits_oldest              (_vxsint_io_rvs1_req_bits_oldest),
    .io_rvs1_resp                         (_vrf_io_read_0_0_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs2_req_ready                    (_vrf_io_read_1_0_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs2_req_valid                    (_vxsint_io_rvs2_req_valid),
    .io_rvs2_req_bits_eg                  (_vxsint_io_rvs2_req_bits_eg),
    .io_rvs2_req_bits_oldest              (_vxsint_io_rvs2_req_bits_oldest),
    .io_rvs2_resp                         (_vrf_io_read_1_0_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvd_req_ready                     (_vrf_io_read_2_0_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvd_req_valid                     (_vxsint_io_rvd_req_valid),
    .io_rvd_req_bits_eg                   (_vxsint_io_rvd_req_bits_eg),
    .io_rvd_req_bits_oldest               (_vxsint_io_rvd_req_bits_oldest),
    .io_rvd_resp                          (_vrf_io_read_2_0_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_ready                     (_vrf_io_mask_read_0_0_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_valid                     (_vxsint_io_rvm_req_valid),
    .io_rvm_req_bits_eg                   (_vxsint_io_rvm_req_bits_eg),
    .io_rvm_req_bits_oldest               (_vxsint_io_rvm_req_bits_oldest),
    .io_rvm_resp                          (_vrf_io_mask_read_0_0_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_perm_req_ready                    (_perm_buffer_io_pop_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
    .io_perm_req_valid                    (_vxsint_io_perm_req_valid),
    .io_perm_req_bits_head                (_vxsint_io_perm_req_bits_head),
    .io_perm_req_bits_tail                (_vxsint_io_perm_req_bits_tail),
    .io_perm_data                         ({_perm_buffer_io_pop_data_15, _perm_buffer_io_pop_data_14, _perm_buffer_io_pop_data_13, _perm_buffer_io_pop_data_12, _perm_buffer_io_pop_data_11, _perm_buffer_io_pop_data_10, _perm_buffer_io_pop_data_9, _perm_buffer_io_pop_data_8, _perm_buffer_io_pop_data_7, _perm_buffer_io_pop_data_6, _perm_buffer_io_pop_data_5, _perm_buffer_io_pop_data_4, _perm_buffer_io_pop_data_3, _perm_buffer_io_pop_data_2, _perm_buffer_io_pop_data_1, _perm_buffer_io_pop_data_0}),	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27, :407:57]
    .io_iss_ready                         (_vxsint_io_iss_ready_T_3),	// @[generators/saturn/src/main/scala/backend/Backend.scala:271:79]
    .io_iss_valid                         (_vxsint_io_iss_valid),
    .io_iss_bits_eidx                     (_vxsint_io_iss_bits_eidx),
    .io_iss_bits_vl                       (_vxsint_io_iss_bits_vl),
    .io_iss_bits_rvs1_data                (_vxsint_io_iss_bits_rvs1_data),
    .io_iss_bits_rvs2_data                (_vxsint_io_iss_bits_rvs2_data),
    .io_iss_bits_rvd_data                 (_vxsint_io_iss_bits_rvd_data),
    .io_iss_bits_rvm_data                 (_vxsint_io_iss_bits_rvm_data),
    .io_iss_bits_rvs1_elem                (_vxsint_io_iss_bits_rvs1_elem),
    .io_iss_bits_rvs2_elem                (_vxsint_io_iss_bits_rvs2_elem),
    .io_iss_bits_rvs1_eew                 (_vxsint_io_iss_bits_rvs1_eew),
    .io_iss_bits_rvs2_eew                 (_vxsint_io_iss_bits_rvs2_eew),
    .io_iss_bits_rvd_eew                  (_vxsint_io_iss_bits_rvd_eew),
    .io_iss_bits_vd_eew                   (_vxsint_io_iss_bits_vd_eew),
    .io_iss_bits_rmask                    (_vxsint_io_iss_bits_rmask),
    .io_iss_bits_wmask                    (_vxsint_io_iss_bits_wmask),
    .io_iss_bits_full_tail_mask           (_vxsint_io_iss_bits_full_tail_mask),
    .io_iss_bits_wvd_eg                   (_vxsint_io_iss_bits_wvd_eg),
    .io_iss_bits_funct3                   (_vxsint_io_iss_bits_funct3),
    .io_iss_bits_funct6                   (_vxsint_io_iss_bits_funct6),
    .io_iss_bits_rs1                      (_vxsint_io_iss_bits_rs1),
    .io_iss_bits_rs2                      (_vxsint_io_iss_bits_rs2),
    .io_iss_bits_rd                       (_vxsint_io_iss_bits_rd),
    .io_iss_bits_vm                       (_vxsint_io_iss_bits_vm),
    .io_iss_bits_head                     (_vxsint_io_iss_bits_head),
    .io_iss_bits_tail                     (_vxsint_io_iss_bits_tail),
    .io_iss_bits_vat                      (_vxsint_io_iss_bits_vat),
    .io_iss_bits_acc                      (_vxsint_io_iss_bits_acc),
    .io_iss_bits_rm                       (_vxsint_io_iss_bits_rm),
    .io_acc_valid                         (_vxuint_io_acc_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_acc_bits_data                     (_vxuint_io_acc_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_acc_bits_mask                     (_vxuint_io_acc_write_bits_mask)	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  );
  ExecuteSequencer_1 vxsfp (	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .clock                                (clock),
    .reset                                (reset),
    .io_dis_ready                         (_vxsfp_io_dis_ready),
    .io_dis_valid                         (_vxissq_fp_io_deq_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_bits                     (_vxissq_fp_io_deq_bits_bits),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vl               (_vxissq_fp_io_deq_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vtype_vsew       (_vxissq_fp_io_deq_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vtype_vlmul_sign (_vxissq_fp_io_deq_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vconfig_vtype_vlmul_mag  (_vxissq_fp_io_deq_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vstart                   (_vxissq_fp_io_deq_bits_vstart),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_rs1_data                 (_vxissq_fp_io_deq_bits_rs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_vat                      (_vxissq_fp_io_deq_bits_vat),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_rm                       (_vxissq_fp_io_deq_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_emul                     (_vxissq_fp_io_deq_bits_emul),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_reduction                (_vxissq_fp_io_deq_bits_reduction),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_scalar_to_vd0            (_vxissq_fp_io_deq_bits_scalar_to_vd0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_wide_vd                  (_vxissq_fp_io_deq_bits_wide_vd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_wide_vs2                 (_vxissq_fp_io_deq_bits_wide_vs2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_writes_mask              (_vxissq_fp_io_deq_bits_writes_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_reads_vs1_mask           (_vxissq_fp_io_deq_bits_reads_vs1_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_reads_vs2_mask           (_vxissq_fp_io_deq_bits_reads_vs2_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renv1                    (_vxissq_fp_io_deq_bits_renv1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renv2                    (_vxissq_fp_io_deq_bits_renv2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renvd                    (_vxissq_fp_io_deq_bits_renvd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_renvm                    (_vxissq_fp_io_deq_bits_renvm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_dis_bits_wvd                      (_vxissq_fp_io_deq_bits_wvd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:57:43]
    .io_seq_hazard_valid                  (_vxsfp_io_seq_hazard_valid),
    .io_seq_hazard_bits_vat               (_vxsfp_io_seq_hazard_bits_vat),
    .io_seq_hazard_bits_rintent           (_vxsfp_io_seq_hazard_bits_rintent),
    .io_seq_hazard_bits_wintent           (_vxsfp_io_seq_hazard_bits_wintent),
    .io_vat                               (_vxsfp_io_vat),
    .io_vat_head                          (io_vat_head),
    .io_older_writes
      ((_vxuint_io_pipe_hazards_0_valid ? _older_pipe_writes_T_76 : 64'h0) | (_vxuint_io_pipe_hazards_1_valid ? _older_pipe_writes_T_78 : 64'h0) | (_vxuint_io_pipe_hazards_2_valid ? _older_pipe_writes_T_80 : 64'h0) | (_vxufp_io_pipe_hazards_0_valid ? _older_pipe_writes_T_82 : 64'h0) | (_vxufp_io_pipe_hazards_1_valid ? _older_pipe_writes_T_84 : 64'h0) | (_vxufp_io_pipe_hazards_2_valid ? _older_pipe_writes_T_86 : 64'h0) | (_vxufp_io_pipe_hazards_3_valid ? _older_pipe_writes_T_88 : 64'h0) | (_vxuint_io_iter_hazards_0_valid ? _older_iter_writes_T_16 : 64'h0) | (_vxufp_io_iter_hazards_0_valid ? _older_iter_writes_T_18 : 64'h0) | {{2{_older_issq_wintents_T_639[31]}}, {2{_older_issq_wintents_T_639[30]}}, {2{_older_issq_wintents_T_639[29]}}, {2{_older_issq_wintents_T_639[28]}}, {2{_older_issq_wintents_T_639[27]}}, {2{_older_issq_wintents_T_639[26]}}, {2{_older_issq_wintents_T_639[25]}}, {2{_older_issq_wintents_T_639[24]}}, {2{_older_issq_wintents_T_639[23]}}, {2{_older_issq_wintents_T_639[22]}}, {2{_older_issq_wintents_T_639[21]}}, {2{_older_issq_wintents_T_639[20]}}, {2{_older_issq_wintents_T_639[19]}}, {2{_older_issq_wintents_T_639[18]}}, {2{_older_issq_wintents_T_639[17]}}, {2{_older_issq_wintents_T_639[16]}}, {2{_older_issq_wintents_T_639[15]}}, {2{_older_issq_wintents_T_639[14]}}, {2{_older_issq_wintents_T_639[13]}}, {2{_older_issq_wintents_T_639[12]}}, {2{_older_issq_wintents_T_639[11]}}, {2{_older_issq_wintents_T_639[10]}}, {2{_older_issq_wintents_T_639[9]}}, {2{_older_issq_wintents_T_639[8]}}, {2{_older_issq_wintents_T_639[7]}}, {2{_older_issq_wintents_T_639[6]}}, {2{_older_issq_wintents_T_639[5]}}, {2{_older_issq_wintents_T_639[4]}}, {2{_older_issq_wintents_T_639[3]}}, {2{_older_issq_wintents_T_639[2]}}, {2{_older_issq_wintents_T_639[1]}}, {2{_older_issq_wintents_T_639[0]}}} | ((_older_seq_rintents_T_120 ^ _older_seq_rintents_T_121 ^ _older_seq_rintents_T_144) & _vls_io_seq_hazard_valid ? _vls_io_seq_hazard_bits_wintent : 64'h0)
       | ((_older_seq_rintents_T_141 ^ _older_seq_rintents_T_142 ^ _older_seq_rintents_T_144) & _vxsint_io_seq_hazard_valid ? _vxsint_io_seq_hazard_bits_wintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :185:48, :187:32, :189:{12,53}, :190:17, :202:12, :206:12, :209:68, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_older_reads                       ({{2{_older_issq_rintents_T_639[31]}}, {2{_older_issq_rintents_T_639[30]}}, {2{_older_issq_rintents_T_639[29]}}, {2{_older_issq_rintents_T_639[28]}}, {2{_older_issq_rintents_T_639[27]}}, {2{_older_issq_rintents_T_639[26]}}, {2{_older_issq_rintents_T_639[25]}}, {2{_older_issq_rintents_T_639[24]}}, {2{_older_issq_rintents_T_639[23]}}, {2{_older_issq_rintents_T_639[22]}}, {2{_older_issq_rintents_T_639[21]}}, {2{_older_issq_rintents_T_639[20]}}, {2{_older_issq_rintents_T_639[19]}}, {2{_older_issq_rintents_T_639[18]}}, {2{_older_issq_rintents_T_639[17]}}, {2{_older_issq_rintents_T_639[16]}}, {2{_older_issq_rintents_T_639[15]}}, {2{_older_issq_rintents_T_639[14]}}, {2{_older_issq_rintents_T_639[13]}}, {2{_older_issq_rintents_T_639[12]}}, {2{_older_issq_rintents_T_639[11]}}, {2{_older_issq_rintents_T_639[10]}}, {2{_older_issq_rintents_T_639[9]}}, {2{_older_issq_rintents_T_639[8]}}, {2{_older_issq_rintents_T_639[7]}}, {2{_older_issq_rintents_T_639[6]}}, {2{_older_issq_rintents_T_639[5]}}, {2{_older_issq_rintents_T_639[4]}}, {2{_older_issq_rintents_T_639[3]}}, {2{_older_issq_rintents_T_639[2]}}, {2{_older_issq_rintents_T_639[1]}}, {2{_older_issq_rintents_T_639[0]}}} | ((_older_seq_rintents_T_120 ^ _older_seq_rintents_T_121 ^ _older_seq_rintents_T_144) & _vls_io_seq_hazard_valid ? _vls_io_seq_hazard_bits_rintent : 64'h0) | ((_vss_io_seq_hazard_bits_vat < _vxsfp_io_vat ^ _older_seq_rintents_T_128 ^ _older_seq_rintents_T_144) & _vss_io_seq_hazard_valid ? _vss_io_seq_hazard_bits_rintent : 64'h0) | ((_vps_io_seq_hazard_bits_vat < _vxsfp_io_vat ^ _older_seq_rintents_T_135 ^ _older_seq_rintents_T_144) & _vps_io_seq_hazard_valid ? _vps_io_seq_hazard_bits_rintent : 64'h0) | ((_older_seq_rintents_T_141 ^ _older_seq_rintents_T_142 ^ _older_seq_rintents_T_144) & _vxsint_io_seq_hazard_valid ? _vxsint_io_seq_hazard_bits_rintent : 64'h0)),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :60:19, :61:19, :63:11, :69:51, :189:12, :190:17, :193:48, :195:32, :197:{12,53}, :199:48, :443:32, generators/saturn/src/main/scala/common/Parameters.scala:356:{53,65,73,79}]
    .io_busy                              (_vxsfp_io_busy),
    .io_rvs1_req_ready                    (_vrf_io_read_0_1_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs1_req_valid                    (_vxsfp_io_rvs1_req_valid),
    .io_rvs1_req_bits_eg                  (_vxsfp_io_rvs1_req_bits_eg),
    .io_rvs1_req_bits_oldest              (_vxsfp_io_rvs1_req_bits_oldest),
    .io_rvs1_resp                         (_vrf_io_read_0_1_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs2_req_ready                    (_vrf_io_read_1_1_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvs2_req_valid                    (_vxsfp_io_rvs2_req_valid),
    .io_rvs2_req_bits_eg                  (_vxsfp_io_rvs2_req_bits_eg),
    .io_rvs2_req_bits_oldest              (_vxsfp_io_rvs2_req_bits_oldest),
    .io_rvs2_resp                         (_vrf_io_read_1_1_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvd_req_ready                     (_vrf_io_read_2_1_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvd_req_valid                     (_vxsfp_io_rvd_req_valid),
    .io_rvd_req_bits_eg                   (_vxsfp_io_rvd_req_bits_eg),
    .io_rvd_req_bits_oldest               (_vxsfp_io_rvd_req_bits_oldest),
    .io_rvd_resp                          (_vrf_io_read_2_1_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_ready                     (_vrf_io_mask_read_0_1_req_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_rvm_req_valid                     (_vxsfp_io_rvm_req_valid),
    .io_rvm_req_bits_eg                   (_vxsfp_io_rvm_req_bits_eg),
    .io_rvm_req_bits_oldest               (_vxsfp_io_rvm_req_bits_oldest),
    .io_rvm_resp                          (_vrf_io_mask_read_0_1_resp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_iss_ready                         (_vxsfp_io_iss_ready_T_3),	// @[generators/saturn/src/main/scala/backend/Backend.scala:271:79]
    .io_iss_valid                         (_vxsfp_io_iss_valid),
    .io_iss_bits_eidx                     (_vxsfp_io_iss_bits_eidx),
    .io_iss_bits_rvs1_data                (_vxsfp_io_iss_bits_rvs1_data),
    .io_iss_bits_rvs2_data                (_vxsfp_io_iss_bits_rvs2_data),
    .io_iss_bits_rvd_data                 (_vxsfp_io_iss_bits_rvd_data),
    .io_iss_bits_rvs1_elem                (_vxsfp_io_iss_bits_rvs1_elem),
    .io_iss_bits_rvs2_elem                (_vxsfp_io_iss_bits_rvs2_elem),
    .io_iss_bits_rvs1_eew                 (_vxsfp_io_iss_bits_rvs1_eew),
    .io_iss_bits_rvs2_eew                 (_vxsfp_io_iss_bits_rvs2_eew),
    .io_iss_bits_rvd_eew                  (_vxsfp_io_iss_bits_rvd_eew),
    .io_iss_bits_vd_eew                   (_vxsfp_io_iss_bits_vd_eew),
    .io_iss_bits_wmask                    (_vxsfp_io_iss_bits_wmask),
    .io_iss_bits_wvd_eg                   (_vxsfp_io_iss_bits_wvd_eg),
    .io_iss_bits_funct3                   (_vxsfp_io_iss_bits_funct3),
    .io_iss_bits_funct6                   (_vxsfp_io_iss_bits_funct6),
    .io_iss_bits_rs1                      (_vxsfp_io_iss_bits_rs1),
    .io_iss_bits_rs2                      (_vxsfp_io_iss_bits_rs2),
    .io_iss_bits_tail                     (_vxsfp_io_iss_bits_tail),
    .io_iss_bits_vat                      (_vxsfp_io_iss_bits_vat),
    .io_iss_bits_acc                      (_vxsfp_io_iss_bits_acc),
    .io_iss_bits_rm                       (_vxsfp_io_iss_bits_rm),
    .io_acc_valid                         (_vxufp_io_acc_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_acc_bits_data                     (_vxufp_io_acc_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_acc_bits_mask                     (_vxufp_io_acc_write_bits_mask)	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  );
  ExecutionUnit vxuint (	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .clock                          (clock),
    .reset                          (reset),
    .io_iss_ready                   (_vxuint_io_iss_ready),
    .io_iss_valid                   (_vxsint_io_iss_valid & ~inflight_hazards_0 & ~issue_hazard),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, :257:22, :266:40, :270:{62,79,82}]
    .io_iss_bits_eidx               (_vxsint_io_iss_bits_eidx),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_vl                 (_vxsint_io_iss_bits_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs1_data          (_vxsint_io_iss_bits_rvs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs2_data          (_vxsint_io_iss_bits_rvs2_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvd_data           (_vxsint_io_iss_bits_rvd_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvm_data           (_vxsint_io_iss_bits_rvm_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs1_elem          (_vxsint_io_iss_bits_rvs1_elem),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs2_elem          (_vxsint_io_iss_bits_rvs2_elem),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs1_eew           (_vxsint_io_iss_bits_rvs1_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs2_eew           (_vxsint_io_iss_bits_rvs2_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvd_eew            (_vxsint_io_iss_bits_rvd_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_vd_eew             (_vxsint_io_iss_bits_vd_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rmask              (_vxsint_io_iss_bits_rmask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_wmask              (_vxsint_io_iss_bits_wmask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_full_tail_mask     (_vxsint_io_iss_bits_full_tail_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_wvd_eg             (_vxsint_io_iss_bits_wvd_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_funct3             (_vxsint_io_iss_bits_funct3),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_funct6             (_vxsint_io_iss_bits_funct6),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rs1                (_vxsint_io_iss_bits_rs1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rs2                (_vxsint_io_iss_bits_rs2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rd                 (_vxsint_io_iss_bits_rd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_vm                 (_vxsint_io_iss_bits_vm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_head               (_vxsint_io_iss_bits_head),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_tail               (_vxsint_io_iss_bits_tail),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_acc                (_vxsint_io_iss_bits_acc),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rm                 (_vxsint_io_iss_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iter_hazards_0_valid        (_vxuint_io_iter_hazards_0_valid),
    .io_iter_hazards_0_bits_eg      (_vxuint_io_iter_hazards_0_bits_eg),
    .io_iter_write_ready            (_vrf_io_ll_writes_2_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_iter_write_valid            (_vxuint_io_iter_write_valid),
    .io_iter_write_bits_eg          (_vxuint_io_iter_write_bits_eg),
    .io_iter_write_bits_data        (_vxuint_io_iter_write_bits_data),
    .io_iter_write_bits_mask        (_vxuint_io_iter_write_bits_mask),
    .io_pipe_write_valid            (_vxuint_io_pipe_write_valid),
    .io_pipe_write_bits_eg          (_vxuint_io_pipe_write_bits_eg),
    .io_pipe_write_bits_data        (_vxuint_io_pipe_write_bits_data),
    .io_pipe_write_bits_mask        (_vxuint_io_pipe_write_bits_mask),
    .io_acc_write_valid             (_vxuint_io_acc_write_valid),
    .io_acc_write_bits_data         (_vxuint_io_acc_write_bits_data),
    .io_acc_write_bits_mask         (_vxuint_io_acc_write_bits_mask),
    .io_scalar_write_ready          (_scalar_write_arb_io_in_0_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:443:32]
    .io_scalar_write_valid          (_vxuint_io_scalar_write_valid),
    .io_scalar_write_bits_data      (_vxuint_io_scalar_write_bits_data),
    .io_scalar_write_bits_fp        (_vxuint_io_scalar_write_bits_fp),
    .io_scalar_write_bits_size      (_vxuint_io_scalar_write_bits_size),
    .io_scalar_write_bits_rd        (_vxuint_io_scalar_write_bits_rd),
    .io_pipe_hazards_0_valid        (_vxuint_io_pipe_hazards_0_valid),
    .io_pipe_hazards_0_bits_latency (_vxuint_io_pipe_hazards_0_bits_latency),
    .io_pipe_hazards_0_bits_eg      (_vxuint_io_pipe_hazards_0_bits_eg),
    .io_pipe_hazards_1_valid        (_vxuint_io_pipe_hazards_1_valid),
    .io_pipe_hazards_1_bits_latency (_vxuint_io_pipe_hazards_1_bits_latency),
    .io_pipe_hazards_1_bits_eg      (_vxuint_io_pipe_hazards_1_bits_eg),
    .io_pipe_hazards_2_valid        (_vxuint_io_pipe_hazards_2_valid),
    .io_pipe_hazards_2_bits_latency (_vxuint_io_pipe_hazards_2_bits_latency),
    .io_pipe_hazards_2_bits_eg      (_vxuint_io_pipe_hazards_2_bits_eg),
    .io_issue_pipe_latency          (_vxuint_io_issue_pipe_latency),
    .io_set_vxsat                   (io_set_vxsat),
    .io_busy                        (_vxuint_io_busy)
  );
  ExecutionUnit_1 vxufp (	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .clock                          (clock),
    .reset                          (reset),
    .io_iss_ready                   (_vxufp_io_iss_ready),
    .io_iss_valid                   (_vxsfp_io_iss_valid & ~inflight_hazards_1 & ~issue_hazard_1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11, :257:22, :266:40, :270:{62,79,82}]
    .io_iss_bits_eidx               (_vxsfp_io_iss_bits_eidx),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs1_data          (_vxsfp_io_iss_bits_rvs1_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs2_data          (_vxsfp_io_iss_bits_rvs2_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvd_data           (_vxsfp_io_iss_bits_rvd_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs1_elem          (_vxsfp_io_iss_bits_rvs1_elem),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs2_elem          (_vxsfp_io_iss_bits_rvs2_elem),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs1_eew           (_vxsfp_io_iss_bits_rvs1_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvs2_eew           (_vxsfp_io_iss_bits_rvs2_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rvd_eew            (_vxsfp_io_iss_bits_rvd_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_vd_eew             (_vxsfp_io_iss_bits_vd_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_wmask              (_vxsfp_io_iss_bits_wmask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_wvd_eg             (_vxsfp_io_iss_bits_wvd_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_funct3             (_vxsfp_io_iss_bits_funct3),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_funct6             (_vxsfp_io_iss_bits_funct6),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rs1                (_vxsfp_io_iss_bits_rs1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rs2                (_vxsfp_io_iss_bits_rs2),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_tail               (_vxsfp_io_iss_bits_tail),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_acc                (_vxsfp_io_iss_bits_acc),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iss_bits_rm                 (_vxsfp_io_iss_bits_rm),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_iter_hazards_0_valid        (_vxufp_io_iter_hazards_0_valid),
    .io_iter_hazards_0_bits_eg      (_vxufp_io_iter_hazards_0_bits_eg),
    .io_iter_write_ready            (_vrf_io_ll_writes_3_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .io_iter_write_valid            (_vxufp_io_iter_write_valid),
    .io_iter_write_bits_eg          (_vxufp_io_iter_write_bits_eg),
    .io_iter_write_bits_data        (_vxufp_io_iter_write_bits_data),
    .io_iter_write_bits_mask        (_vxufp_io_iter_write_bits_mask),
    .io_pipe_write_valid            (_vxufp_io_pipe_write_valid),
    .io_pipe_write_bits_eg          (_vxufp_io_pipe_write_bits_eg),
    .io_pipe_write_bits_data        (_vxufp_io_pipe_write_bits_data),
    .io_pipe_write_bits_mask        (_vxufp_io_pipe_write_bits_mask),
    .io_acc_write_valid             (_vxufp_io_acc_write_valid),
    .io_acc_write_bits_data         (_vxufp_io_acc_write_bits_data),
    .io_acc_write_bits_mask         (_vxufp_io_acc_write_bits_mask),
    .io_pipe_hazards_0_valid        (_vxufp_io_pipe_hazards_0_valid),
    .io_pipe_hazards_0_bits_latency (_vxufp_io_pipe_hazards_0_bits_latency),
    .io_pipe_hazards_0_bits_eg      (_vxufp_io_pipe_hazards_0_bits_eg),
    .io_pipe_hazards_1_valid        (_vxufp_io_pipe_hazards_1_valid),
    .io_pipe_hazards_1_bits_latency (_vxufp_io_pipe_hazards_1_bits_latency),
    .io_pipe_hazards_1_bits_eg      (_vxufp_io_pipe_hazards_1_bits_eg),
    .io_pipe_hazards_2_valid        (_vxufp_io_pipe_hazards_2_valid),
    .io_pipe_hazards_2_bits_latency (_vxufp_io_pipe_hazards_2_bits_latency),
    .io_pipe_hazards_2_bits_eg      (_vxufp_io_pipe_hazards_2_bits_eg),
    .io_pipe_hazards_3_valid        (_vxufp_io_pipe_hazards_3_valid),
    .io_pipe_hazards_3_bits_latency (_vxufp_io_pipe_hazards_3_bits_latency),
    .io_pipe_hazards_3_bits_eg      (_vxufp_io_pipe_hazards_3_bits_eg),
    .io_issue_pipe_latency          (_vxufp_io_issue_pipe_latency),
    .io_set_fflags_valid            (_vxufp_io_set_fflags_valid),
    .io_set_fflags_bits             (_vxufp_io_set_fflags_bits),
    .io_busy                        (_vxufp_io_busy)
  );
  RegisterFile vrf (	// @[generators/saturn/src/main/scala/backend/Backend.scala:283:19]
    .clock                            (clock),
    .reset                            (reset),
    .io_read_2_0_req_ready            (_vrf_io_read_2_0_req_ready),
    .io_read_2_0_req_valid            (_vxsint_io_rvd_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_2_0_req_bits_eg          (_vxsint_io_rvd_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_2_0_req_bits_oldest      (_vxsint_io_rvd_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_2_0_resp                 (_vrf_io_read_2_0_resp),
    .io_read_2_1_req_ready            (_vrf_io_read_2_1_req_ready),
    .io_read_2_1_req_valid            (_vxsfp_io_rvd_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_2_1_req_bits_eg          (_vxsfp_io_rvd_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_2_1_req_bits_oldest      (_vxsfp_io_rvd_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_2_1_resp                 (_vrf_io_read_2_1_resp),
    .io_read_2_2_req_ready            (_vrf_io_read_2_2_req_ready),
    .io_read_2_2_req_valid            (_vss_io_rvd_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .io_read_2_2_req_bits_eg          (_vss_io_rvd_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .io_read_2_2_req_bits_oldest      (_vss_io_rvd_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .io_read_2_2_resp                 (_vrf_io_read_2_2_resp),
    .io_read_1_0_req_ready            (_vrf_io_read_1_0_req_ready),
    .io_read_1_0_req_valid            (_vxsint_io_rvs2_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_1_0_req_bits_eg          (_vxsint_io_rvs2_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_1_0_req_bits_oldest      (_vxsint_io_rvs2_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_1_0_resp                 (_vrf_io_read_1_0_resp),
    .io_read_1_1_req_ready            (_vrf_io_read_1_1_req_ready),
    .io_read_1_1_req_valid            (_vxsfp_io_rvs2_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_1_1_req_bits_eg          (_vxsfp_io_rvs2_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_1_1_req_bits_oldest      (_vxsfp_io_rvs2_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_1_1_resp                 (_vrf_io_read_1_1_resp),
    .io_read_0_0_req_ready            (_vrf_io_read_0_0_req_ready),
    .io_read_0_0_req_valid            (_vxsint_io_rvs1_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_0_0_req_bits_eg          (_vxsint_io_rvs1_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_0_0_req_bits_oldest      (_vxsint_io_rvs1_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_0_0_resp                 (_vrf_io_read_0_0_resp),
    .io_read_0_1_req_ready            (_vrf_io_read_0_1_req_ready),
    .io_read_0_1_req_valid            (_vxsfp_io_rvs1_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_0_1_req_bits_eg          (_vxsfp_io_rvs1_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_0_1_req_bits_oldest      (_vxsfp_io_rvs1_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_read_0_1_resp                 (_vrf_io_read_0_1_resp),
    .io_read_0_2_req_ready            (_vrf_io_read_0_2_req_ready),
    .io_read_0_2_req_valid            (_vps_io_rvs2_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_read_0_2_req_bits_eg          (_vps_io_rvs2_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_read_0_2_req_bits_oldest      (_vps_io_rvs2_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_read_0_2_resp                 (_vrf_io_read_0_2_resp),
    .io_read_0_3_req_ready            (_vrf_io_read_0_3_req_ready),
    .io_read_0_3_req_valid            (io_index_access_valid & ~index_access_hazard),	// @[generators/saturn/src/main/scala/backend/Backend.scala:343:10, :346:{70,73}]
    .io_read_0_3_req_bits_eg          (index_access_eg[5:0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:348:48, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
    .io_read_0_3_resp                 (_vrf_io_read_0_3_resp),
    .io_mask_read_0_0_req_ready       (_vrf_io_mask_read_0_0_req_ready),
    .io_mask_read_0_0_req_valid       (_vxsint_io_rvm_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_mask_read_0_0_req_bits_eg     (_vxsint_io_rvm_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_mask_read_0_0_req_bits_oldest (_vxsint_io_rvm_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_mask_read_0_0_resp            (_vrf_io_mask_read_0_0_resp),
    .io_mask_read_0_1_req_ready       (_vrf_io_mask_read_0_1_req_ready),
    .io_mask_read_0_1_req_valid       (_vxsfp_io_rvm_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_mask_read_0_1_req_bits_eg     (_vxsfp_io_rvm_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_mask_read_0_1_req_bits_oldest (_vxsfp_io_rvm_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:63:11]
    .io_mask_read_0_1_resp            (_vrf_io_mask_read_0_1_resp),
    .io_mask_read_0_2_req_ready       (_vrf_io_mask_read_0_2_req_ready),
    .io_mask_read_0_2_req_valid       (_vls_io_rvm_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
    .io_mask_read_0_2_req_bits_eg     (_vls_io_rvm_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
    .io_mask_read_0_2_req_bits_oldest (_vls_io_rvm_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
    .io_mask_read_0_2_resp            (_vrf_io_mask_read_0_2_resp),
    .io_mask_read_0_3_req_ready       (_vrf_io_mask_read_0_3_req_ready),
    .io_mask_read_0_3_req_valid       (_vss_io_rvm_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .io_mask_read_0_3_req_bits_eg     (_vss_io_rvm_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .io_mask_read_0_3_req_bits_oldest (_vss_io_rvm_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19]
    .io_mask_read_0_3_resp            (_vrf_io_mask_read_0_3_resp),
    .io_mask_read_0_4_req_ready       (_vrf_io_mask_read_0_4_req_ready),
    .io_mask_read_0_4_req_valid       (_vps_io_rvm_req_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_mask_read_0_4_req_bits_eg     (_vps_io_rvm_req_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_mask_read_0_4_req_bits_oldest (_vps_io_rvm_req_bits_oldest),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_mask_read_0_4_resp            (_vrf_io_mask_read_0_4_resp),
    .io_mask_read_0_5_req_ready       (_vrf_io_mask_read_0_5_req_ready),
    .io_mask_read_0_5_req_valid       (io_mask_access_valid & ~vm_busy),	// @[generators/saturn/src/main/scala/backend/Backend.scala:361:{79,82}, :436:31]
    .io_mask_read_0_5_req_bits_eg     ({4'h0, io_mask_access_eidx[8:7]}),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/Backend.scala:15:14, :59:19, :60:19, :61:19, :362:55, :368:27, :369:26, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
    .io_mask_read_0_5_resp            (_vrf_io_mask_read_0_5_resp),
    .io_pipe_writes_0_valid           (_vxuint_io_pipe_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_0_bits_eg         (_vxuint_io_pipe_write_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_0_bits_data       (_vxuint_io_pipe_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_0_bits_mask       (_vxuint_io_pipe_write_bits_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_1_valid           (_vxufp_io_pipe_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_1_bits_eg         (_vxufp_io_pipe_write_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_1_bits_data       (_vxufp_io_pipe_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_pipe_writes_1_bits_mask       (_vxufp_io_pipe_write_bits_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_0_ready             (_vrf_io_ll_writes_0_ready),
    .io_ll_writes_0_valid             (_vls_io_iss_valid & io_vmu_lresp_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :293:40]
    .io_ll_writes_0_bits_eg           (_vls_io_iss_bits_wvd_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19]
    .io_ll_writes_0_bits_data         (io_vmu_lresp_bits_data),
    .io_ll_writes_0_bits_mask         ({{8{_vls_io_iss_bits_wmask[15]}}, {8{_vls_io_iss_bits_wmask[14]}}, {8{_vls_io_iss_bits_wmask[13]}}, {8{_vls_io_iss_bits_wmask[12]}}, {8{_vls_io_iss_bits_wmask[11]}}, {8{_vls_io_iss_bits_wmask[10]}}, {8{_vls_io_iss_bits_wmask[9]}}, {8{_vls_io_iss_bits_wmask[8]}}, {8{_vls_io_iss_bits_wmask[7]}}, {8{_vls_io_iss_bits_wmask[6]}}, {8{_vls_io_iss_bits_wmask[5]}}, {8{_vls_io_iss_bits_wmask[4]}}, {8{_vls_io_iss_bits_wmask[3]}}, {8{_vls_io_iss_bits_wmask[2]}}, {8{_vls_io_iss_bits_wmask[1]}}, {8{_vls_io_iss_bits_wmask[0]}}}),	// @[generators/saturn/src/main/scala/backend/Backend.scala:59:19, :296:42]
    .io_ll_writes_1_valid             (resetting),	// @[generators/saturn/src/main/scala/backend/Backend.scala:301:26]
    .io_ll_writes_1_bits_eg           (reset_ctr),	// @[generators/saturn/src/main/scala/backend/Backend.scala:302:26]
    .io_ll_writes_2_ready             (_vrf_io_ll_writes_2_ready),
    .io_ll_writes_2_valid             (_vxuint_io_iter_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_2_bits_eg           (_vxuint_io_iter_write_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_2_bits_data         (_vxuint_io_iter_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_2_bits_mask         (_vxuint_io_iter_write_bits_mask),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_3_ready             (_vrf_io_ll_writes_3_ready),
    .io_ll_writes_3_valid             (_vxufp_io_iter_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_3_bits_eg           (_vxufp_io_iter_write_bits_eg),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_3_bits_data         (_vxufp_io_iter_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_ll_writes_3_bits_mask         (_vxufp_io_iter_write_bits_mask)	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
  );
  Compactor vmu_index_q (	// @[generators/saturn/src/main/scala/backend/Backend.scala:368:27]
    .clock             (clock),
    .reset             (reset),
    .io_push_ready     (_vmu_index_q_io_push_ready),
    .io_push_valid     (_vmu_mask_q_io_push_valid_T & _vps_io_iss_bits_renv2 & _vps_io_iss_ready_T_1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :383:26, :387:{49,97}]
    .io_push_bits_head (_vmu_index_q_io_push_bits_head_T[3:0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:373:{33,57}]
    .io_push_bits_tail (_vps_io_iss_bits_tail ? _vmu_index_q_io_push_bits_tail_T[3:0] : 4'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :59:19, :60:19, :61:19, :368:27, :369:26, :374:39, :375:24]
    .io_push_data_0    (_vps_io_iss_bits_rvs2_data[7:0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_1    (_vps_io_iss_bits_rvs2_data[15:8]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_2    (_vps_io_iss_bits_rvs2_data[23:16]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_3    (_vps_io_iss_bits_rvs2_data[31:24]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_4    (_vps_io_iss_bits_rvs2_data[39:32]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_5    (_vps_io_iss_bits_rvs2_data[47:40]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_6    (_vps_io_iss_bits_rvs2_data[55:48]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_7    (_vps_io_iss_bits_rvs2_data[63:56]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_8    (_vps_io_iss_bits_rvs2_data[71:64]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_9    (_vps_io_iss_bits_rvs2_data[79:72]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_10   (_vps_io_iss_bits_rvs2_data[87:80]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_11   (_vps_io_iss_bits_rvs2_data[95:88]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_12   (_vps_io_iss_bits_rvs2_data[103:96]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_13   (_vps_io_iss_bits_rvs2_data[111:104]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_14   (_vps_io_iss_bits_rvs2_data[119:112]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_push_data_15   (_vps_io_iss_bits_rvs2_data[127:120]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :372:70]
    .io_pop_ready      (io_vmu_index_pop_ready),
    .io_pop_valid      (io_vmu_index_pop_valid),
    .io_pop_bits_head  (4'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :59:19, :60:19, :61:19, :368:27, :369:26]
    .io_pop_bits_tail  (io_vmu_index_pop_bits_tail),
    .io_pop_data_0     (io_vmu_index_data_0),
    .io_pop_data_1     (io_vmu_index_data_1),
    .io_pop_data_2     (io_vmu_index_data_2),
    .io_pop_data_3     (io_vmu_index_data_3),
    .io_pop_data_4     (io_vmu_index_data_4),
    .io_pop_data_5     (io_vmu_index_data_5),
    .io_pop_data_6     (io_vmu_index_data_6),
    .io_pop_data_7     (io_vmu_index_data_7),
    .io_pop_data_8     (io_vmu_index_data_8),
    .io_pop_data_9     (io_vmu_index_data_9),
    .io_pop_data_10    (io_vmu_index_data_10),
    .io_pop_data_11    (io_vmu_index_data_11),
    .io_pop_data_12    (io_vmu_index_data_12),
    .io_pop_data_13    (io_vmu_index_data_13),
    .io_pop_data_14    (io_vmu_index_data_14),
    .io_pop_data_15    (io_vmu_index_data_15)
  );
  Compactor_2 vmu_mask_q (	// @[generators/saturn/src/main/scala/backend/Backend.scala:369:26]
    .clock             (clock),
    .reset             (reset),
    .io_push_ready     (_vmu_mask_q_io_push_ready),
    .io_push_valid     (_vmu_mask_q_io_push_valid_T & _vps_io_iss_bits_renvm & _vps_io_iss_ready_T_1),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :383:26, :387:49, :388:97]
    .io_push_bits_tail ((_vps_io_iss_bits_tail ? _vps_io_iss_bits_vl[3:0] : 4'h0) - _vps_io_iss_bits_eidx[3:0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :59:19, :60:19, :61:19, :368:27, :369:26, :380:{39,87}]
    .io_push_data_0    (_GEN_2[0]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_1    (_GEN_2[1]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_2    (_GEN_2[2]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_3    (_GEN_2[3]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_4    (_GEN_2[4]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_5    (_GEN_2[5]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_6    (_GEN_2[6]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_7    (_GEN_2[7]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_8    (_GEN_2[8]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_9    (_GEN_2[9]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_10   (_GEN_2[10]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_11   (_GEN_2[11]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_12   (_GEN_2[12]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_13   (_GEN_2[13]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_14   (_GEN_2[14]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_push_data_15   (_GEN_2[15]),	// @[generators/saturn/src/main/scala/backend/Backend.scala:378:{62,106,118}]
    .io_pop_ready      (io_vmu_mask_pop_ready),
    .io_pop_valid      (io_vmu_mask_pop_valid),
    .io_pop_data_0     (io_vmu_mask_data_0)
  );
  DCEQueue_5 perm_q (	// @[generators/saturn/src/main/scala/backend/Backend.scala:370:22]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_perm_q_io_enq_ready),
    .io_enq_valid          (_vps_io_iss_valid & ~_vps_io_iss_bits_vmu),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19, :395:{43,46}]
    .io_enq_bits_rvs2_data (_vps_io_iss_bits_rvs2_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_enq_bits_eidx      (_vps_io_iss_bits_eidx),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_enq_bits_rvs2_eew  (_vps_io_iss_bits_rvs2_eew),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_enq_bits_vl        (_vps_io_iss_bits_vl),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_enq_bits_tail      (_vps_io_iss_bits_tail),	// @[generators/saturn/src/main/scala/backend/Backend.scala:61:19]
    .io_deq_ready          (_perm_buffer_io_push_ready),	// @[generators/saturn/src/main/scala/backend/Backend.scala:49:27]
    .io_deq_valid          (_perm_q_io_deq_valid),
    .io_deq_bits_rvs2_data (_perm_q_io_deq_bits_rvs2_data),
    .io_deq_bits_eidx      (_perm_q_io_deq_bits_eidx),
    .io_deq_bits_rvs2_eew  (_perm_q_io_deq_bits_rvs2_eew),
    .io_deq_bits_vl        (_perm_q_io_deq_bits_vl),
    .io_deq_bits_tail      (_perm_q_io_deq_bits_tail)
  );
  Arbiter2_ScalarWrite scalar_write_arb (	// @[generators/saturn/src/main/scala/backend/Backend.scala:443:32]
    .io_in_0_ready     (_scalar_write_arb_io_in_0_ready),
    .io_in_0_valid     (_vxuint_io_scalar_write_valid),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_in_0_bits_data (_vxuint_io_scalar_write_bits_data),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_in_0_bits_fp   (_vxuint_io_scalar_write_bits_fp),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_in_0_bits_size (_vxuint_io_scalar_write_bits_size),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_in_0_bits_rd   (_vxuint_io_scalar_write_bits_rd),	// @[generators/saturn/src/main/scala/backend/Backend.scala:69:51]
    .io_in_1_ready     (/* unused */),
    .io_in_1_valid     (1'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7]
    .io_in_1_bits_data (64'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:60:19, :61:19, :69:51, :189:12, :190:17, :443:32]
    .io_in_1_bits_size (2'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :56:22, :57:43, :61:19, :69:51, :443:32]
    .io_in_1_bits_rd   (5'h0),	// @[generators/saturn/src/main/scala/backend/Backend.scala:15:14, :69:51, :440:53, :443:32]
    .io_out_ready      (io_scalar_resp_ready),
    .io_out_valid      (io_scalar_resp_valid),
    .io_out_bits_data  (io_scalar_resp_bits_data),
    .io_out_bits_fp    (io_scalar_resp_bits_fp),
    .io_out_bits_size  (io_scalar_resp_bits_size),
    .io_out_bits_rd    (io_scalar_resp_bits_rd)
  );
  assign io_dis_ready = ~resetting & _vdq_io_enq_ready;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :46:19, :47:14, :301:26, :303:20, :305:18]
  assign io_vmu_lresp_ready = _io_vmu_lresp_ready_output;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :291:42]
  assign io_vmu_sdata_valid = _vss_io_iss_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :60:19]
  assign io_busy = _vdq_io_deq_valid | _vls_io_busy | _vss_io_busy | _vps_io_busy | _vxsint_io_busy | _vxsfp_io_busy | (|{_vxufp_io_busy, _vxuint_io_busy}) | resetting;	// @[generators/rocket-chip/src/main/scala/util/package.scala:45:27, generators/saturn/src/main/scala/backend/Backend.scala:14:7, :46:19, :59:19, :60:19, :61:19, :63:11, :69:51, :301:26, :437:{99,103}]
  assign io_index_access_ready = _vrf_io_read_0_3_req_ready & ~index_access_hazard;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :283:19, :343:10, :346:73, :347:70]
  assign io_index_access_idx = _io_index_access_idx_T_3[63:0] & {{8{_io_index_access_idx_T_15[7]}}, {8{_io_index_access_idx_T_15[6]}}, {8{_io_index_access_idx_T_15[5]}}, {8{_io_index_access_idx_T_15[4]}}, {8{_io_index_access_idx_T_15[3]}}, {8{_io_index_access_idx_T_15[2]}}, {8{_io_index_access_idx_T_15[1]}}, {8{_io_index_access_idx_T_15[0]}}};	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :350:{65,138}, generators/saturn/src/main/scala/common/Parameters.scala:352:13, :353:46]
  assign io_mask_access_ready = _vrf_io_mask_read_0_5_req_ready & ~vm_busy;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :283:19, :361:82, :364:77, :436:31]
  assign io_mask_access_mask = _io_mask_access_mask_T_1[0];	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :365:{25,72}]
  assign io_set_fflags_valid = _vxufp_io_set_fflags_valid;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :69:51]
  assign io_set_fflags_bits = _vxufp_io_set_fflags_valid ? _vxufp_io_set_fflags_bits : 5'h0;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :15:14, :69:51, :440:53, :443:32]
  assign io_vat_release_0_valid = _vls_io_iss_ready_T & _vls_io_iss_valid & _vls_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :59:19, :292:42, :418:28]
  assign io_vat_release_1_valid = io_vmu_sdata_ready & _vss_io_iss_valid & _vss_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :60:19, :419:28]
  assign io_vat_release_2_valid = _vxsint_io_iss_ready_T_3 & _vxsint_io_iss_valid & _vxsint_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :63:11, :271:79, :420:53]
  assign io_vat_release_2_bits = _vxsint_io_iss_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :63:11]
  assign io_vat_release_3_valid = _vxsfp_io_iss_ready_T_3 & _vxsfp_io_iss_valid & _vxsfp_io_iss_bits_tail;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :63:11, :271:79, :420:53]
  assign io_vat_release_3_bits = _vxsfp_io_iss_bits_vat;	// @[generators/saturn/src/main/scala/backend/Backend.scala:14:7, :63:11]
endmodule

