library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity serialout is
port (
		carga : in std_logic;
		data_in : in std_logic_vector [7 downto 0];
		data_out : out std_logic;
		clk : in std_logic
)
end serialout;

architecture arch of serialout is 

process(clk)
variable data : std_logic_vector[7 downto 0];
begin
	if carga = '1' then
	data<=data_in;
	else
		for data_in'range loop
		data_out<=data(i);
		end loop;
	end if;
	data_out<= 'Z';
end process;
end arch;