$date
	Fri Oct  1 10:11:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 13 ! result [12:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 4 $ sel [3:0] $end
$scope module A1 $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 4 ' sel [3:0] $end
$var reg 13 ( result [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
b1000 !
b1000 (
b0 $
b0 '
b10 #
b10 &
b110 "
b110 %
#10
b100 !
b100 (
b1 $
b1 '
#15
b1100 !
b1100 (
b10 $
b10 '
#20
b11 !
b11 (
b11 $
b11 '
#25
b0 !
b0 (
b100 $
b100 '
#30
b10 !
b10 (
b101 $
b101 '
#35
b110 !
b110 (
b110 $
b110 '
#40
b100 !
b100 (
b111 $
b111 '
#45
b1111111111001 !
b1111111111001 (
b1000 $
b1000 '
#50
b1111111111101 !
b1111111111101 (
b1001 $
b1001 '
#55
b1100 !
b1100 (
b1010 $
b1010 '
#60
b11 !
b11 (
b1011 $
b1011 '
#65
b111 !
b111 (
b1100 $
b1100 '
#70
b101 !
b101 (
b1101 $
b1101 '
#75
