<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Logic_Sniffer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM32to100.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM32to100_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Logic_Sniffer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Logic_Sniffer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Logic_Sniffer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Logic_Sniffer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Logic_Sniffer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Logic_Sniffer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Logic_Sniffer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Logic_Sniffer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Logic_Sniffer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Logic_Sniffer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Logic_Sniffer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Logic_Sniffer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Logic_Sniffer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Logic_Sniffer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Logic_Sniffer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Logic_Sniffer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Logic_Sniffer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Logic_Sniffer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Logic_Sniffer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Logic_Sniffer.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Logic_Sniffer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Logic_Sniffer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Logic_Sniffer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Logic_Sniffer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Logic_Sniffer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logic_Sniffer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logic_Sniffer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Logic_Sniffer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Logic_Sniffer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logic_Sniffer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Logic_Sniffer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Logic_Sniffer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Logic_Sniffer_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Logic_Sniffer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Logic_Sniffer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logic_sniffer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logic_sniffer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logic_sniffer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1296771332" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-620182435855480257" xil_pn:start_ts="1296771331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1296771332" xil_pn:in_ck="-6180941599341635729" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1461422049036485699" xil_pn:start_ts="1296771332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1296771332" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1296771332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1296771333" xil_pn:in_ck="-2401537918198201911" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-717706907682316739" xil_pn:start_ts="1296771332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM32to100.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1296771333" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1296771333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1296771333" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8867150808910886777" xil_pn:start_ts="1296771333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1296771519" xil_pn:in_ck="924731044571694477" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7627838020665165649" xil_pn:start_ts="1296771333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Logic_Sniffer.lso"/>
      <outfile xil_pn:name="Logic_Sniffer.ngc"/>
      <outfile xil_pn:name="Logic_Sniffer.ngr"/>
      <outfile xil_pn:name="Logic_Sniffer.prj"/>
      <outfile xil_pn:name="Logic_Sniffer.stx"/>
      <outfile xil_pn:name="Logic_Sniffer.syr"/>
      <outfile xil_pn:name="Logic_Sniffer.xst"/>
      <outfile xil_pn:name="Logic_Sniffer_vhdl.prj"/>
      <outfile xil_pn:name="Logic_Sniffer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1296771519" xil_pn:in_ck="-1296419792941372325" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1251680517456112686" xil_pn:start_ts="1296771519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1296771531" xil_pn:in_ck="7012597547757242619" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4489824156633565910" xil_pn:start_ts="1296771519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logic_Sniffer.bld"/>
      <outfile xil_pn:name="Logic_Sniffer.ngd"/>
      <outfile xil_pn:name="Logic_Sniffer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1296771863" xil_pn:in_ck="-5960143142864965924" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1235656267774126392" xil_pn:start_ts="1296771531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Logic_Sniffer.pcf"/>
      <outfile xil_pn:name="Logic_Sniffer_map.map"/>
      <outfile xil_pn:name="Logic_Sniffer_map.mrp"/>
      <outfile xil_pn:name="Logic_Sniffer_map.ncd"/>
      <outfile xil_pn:name="Logic_Sniffer_map.ngm"/>
      <outfile xil_pn:name="Logic_Sniffer_map.xrpt"/>
      <outfile xil_pn:name="Logic_Sniffer_summary.xml"/>
      <outfile xil_pn:name="Logic_Sniffer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1296772090" xil_pn:in_ck="6878615079114418517" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-2541126328741798527" xil_pn:start_ts="1296771863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logic_Sniffer.ncd"/>
      <outfile xil_pn:name="Logic_Sniffer.pad"/>
      <outfile xil_pn:name="Logic_Sniffer.par"/>
      <outfile xil_pn:name="Logic_Sniffer.ptwx"/>
      <outfile xil_pn:name="Logic_Sniffer.unroutes"/>
      <outfile xil_pn:name="Logic_Sniffer.xpi"/>
      <outfile xil_pn:name="Logic_Sniffer_pad.csv"/>
      <outfile xil_pn:name="Logic_Sniffer_pad.txt"/>
      <outfile xil_pn:name="Logic_Sniffer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1296772114" xil_pn:in_ck="8020061354255003677" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1296772090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logic_Sniffer.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logic_sniffer.bgn"/>
      <outfile xil_pn:name="logic_sniffer.bit"/>
      <outfile xil_pn:name="logic_sniffer.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1296772090" xil_pn:in_ck="-9105570835721738536" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969895" xil_pn:start_ts="1296772075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Logic_Sniffer.twr"/>
      <outfile xil_pn:name="Logic_Sniffer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
