[10/30 10:14:00      0s] 
[10/30 10:14:00      0s] Cadence Innovus(TM) Implementation System.
[10/30 10:14:00      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/30 10:14:00      0s] 
[10/30 10:14:00      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[10/30 10:14:00      0s] Options:	-nowin -common_ui -files /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/par.tcl 
[10/30 10:14:00      0s] Date:		Mon Oct 30 10:14:00 2023
[10/30 10:14:00      0s] Host:		c111-15.EECS.Berkeley.EDU (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (24cores*32cpus*13th Gen Intel(R) Core(TM) i9-13900 36864KB)
[10/30 10:14:00      0s] OS:		Red Hat Enterprise Linux release 8.8 (Ootpa)
[10/30 10:14:00      0s] 
[10/30 10:14:00      0s] License:
[10/30 10:14:00      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[10/30 10:14:00      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[10/30 10:14:03      2s] 
[10/30 10:14:03      2s] ***************************************************************************************
[10/30 10:14:03      2s] ***************************************************************************************
[10/30 10:14:03      2s] 
[10/30 10:14:10      6s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[10/30 10:14:10      6s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[10/30 10:14:10      6s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[10/30 10:14:10      6s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[10/30 10:14:10      6s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[10/30 10:14:10      6s] @(#)CDS: CPE v18.10-p005
[10/30 10:14:10      6s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[10/30 10:14:10      6s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[10/30 10:14:10      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/30 10:14:10      6s] @(#)CDS: RCDB 11.13
[10/30 10:14:10      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3.

[10/30 10:14:10      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3.
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] **INFO:  MMMC transition support version v31-84 
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] #@ Processing -files option
[10/30 10:14:10      6s] @innovus 1> source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/par.tcl
[10/30 10:14:10      6s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/par.tcl
[10/30 10:14:10      6s] @file(par.tcl) 8: puts "set_db design_process_node 130" 
[10/30 10:14:10      6s] set_db design_process_node 130
[10/30 10:14:10      6s] @file(par.tcl) 9: set_db design_process_node 130
[10/30 10:14:10      6s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/30 10:14:10      6s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/30 10:14:10      6s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/30 10:14:10      6s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/30 10:14:10      6s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/30 10:14:10      6s] Updating process node dependent CCOpt properties for the 130nm process node.
[10/30 10:14:10      6s] @file(par.tcl) 10: puts "set_multi_cpu_usage -local_cpu 4" 
[10/30 10:14:10      6s] set_multi_cpu_usage -local_cpu 4
[10/30 10:14:10      6s] @file(par.tcl) 11: set_multi_cpu_usage -local_cpu 4
[10/30 10:14:10      6s] @file(par.tcl) 12: puts "set_db timing_analysis_cppr both" 
[10/30 10:14:10      6s] set_db timing_analysis_cppr both
[10/30 10:14:10      6s] @file(par.tcl) 13: set_db timing_analysis_cppr both
[10/30 10:14:10      6s] @file(par.tcl) 14: puts "set_db timing_analysis_type ocv" 
[10/30 10:14:10      6s] set_db timing_analysis_type ocv
[10/30 10:14:10      6s] @file(par.tcl) 15: set_db timing_analysis_type ocv
[10/30 10:14:10      6s] @file(par.tcl) 16: puts "set_library_unit -time 1ns" 
[10/30 10:14:10      6s] set_library_unit -time 1ns
[10/30 10:14:10      6s] @file(par.tcl) 17: set_library_unit -time 1ns
[10/30 10:14:10      6s] @file(par.tcl) 18: puts "read_physical -lef { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }" 
[10/30 10:14:10      6s] read_physical -lef { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }
[10/30 10:14:10      6s] @file(par.tcl) 19: read_physical -lef { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] Loading LEF file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef ...
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] Loading LEF file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
[10/30 10:14:10      6s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[10/30 10:14:10      6s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
[10/30 10:14:10      6s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[10/30 10:14:10      6s] so you are unable to create rectilinear partition in a hierarchical flow.
[10/30 10:14:10      6s] Set DBUPerIGU to M1 pitch 460.
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] Loading LEF file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_ef_io.lef ...
[10/30 10:14:10      6s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[10/30 10:14:10      6s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/tech-sky130-cache/sky130_ef_io.lef at line 2.
[10/30 10:14:10      6s] **ERROR: (IMPLF-24):	Pin 'VSSIO' defined multiple times in same cell 'sky130_ef_io__vssa_hvc_clamped_pad', pin geometry that defined after first occurrence will be skipped.
[10/30 10:14:10      6s] **ERROR: (IMPLF-24):	Pin 'VSSIO' defined multiple times in same cell 'sky130_ef_io__vssa_hvc_pad', pin geometry that defined after first occurrence will be skipped.
[10/30 10:14:10      6s] 
[10/30 10:14:10      6s] Loading LEF file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef ...
[10/30 10:14:10      6s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[10/30 10:14:10      6s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef at line 2.
[10/30 10:14:11      6s] 
[10/30 10:14:11      6s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef ...
[10/30 10:14:11      6s] 
[10/30 10:14:11      6s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef ...
[10/30 10:14:11      6s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef at line 1.
[10/30 10:14:11      6s] 
[10/30 10:14:11      6s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef ...
[10/30 10:14:11      7s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef at line 1.
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef ...
[10/30 10:14:11      7s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef at line 1.
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef ...
[10/30 10:14:11      7s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef at line 1.
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef ...
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef ...
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[0]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[1]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[2]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[3]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[4]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[5]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[6]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[7]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'addr[8]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'clk' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[0]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[10]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[11]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[12]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[13]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[14]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[15]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[16]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[17]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-200):	Pin 'din[18]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-200' for more detail.
[10/30 10:14:11      7s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/30 10:14:11      7s] To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[0]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[10]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[11]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[12]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[13]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[14]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[15]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[16]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[17]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[18]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[19]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[1]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[20]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[21]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[22]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[23]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[24]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[25]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[26]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (IMPLF-201):	Pin 'dout[27]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/30 10:14:11      7s] Type 'man IMPLF-201' for more detail.
[10/30 10:14:11      7s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[10/30 10:14:11      7s] To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:11      7s] 
[10/30 10:14:11      7s] viaInitial starts at Mon Oct 30 10:14:11 2023
[10/30 10:14:11      7s] viaInitial ends at Mon Oct 30 10:14:11 2023
[10/30 10:14:11      7s] @file(par.tcl) 20: puts "read_mmmc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/mmmc.tcl" 
[10/30 10:14:11      7s] read_mmmc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/mmmc.tcl
[10/30 10:14:11      7s] @file(par.tcl) 21: read_mmmc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/mmmc.tcl
[10/30 10:14:11      7s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/mmmc.tcl
[10/30 10:14:11      7s] @file(mmmc.tcl) 8: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc]" 
[10/30 10:14:11      7s] create_constraint_mode -name my_constraint_mode -sdc_files /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc
[10/30 10:14:11      7s] @file(mmmc.tcl) 9: create_constraint_mode -name my_constraint_mode -sdc_files [list /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc]
[10/30 10:14:11      7s] @file(mmmc.tcl) 10: puts "create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
[10/30 10:14:11      7s] create_library_set -name ss_100C_1v60.setup_set -timing /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
[10/30 10:14:11      7s] @file(mmmc.tcl) 11: create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
[10/30 10:14:11      7s] @file(mmmc.tcl) 12: puts "create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]" 
[10/30 10:14:11      7s] create_timing_condition -name ss_100C_1v60.setup_cond -library_sets ss_100C_1v60.setup_set
[10/30 10:14:11      7s] @file(mmmc.tcl) 13: create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]
[10/30 10:14:11      7s] @file(mmmc.tcl) 14: puts "create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 " 
[10/30 10:14:11      7s] create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
[10/30 10:14:11      7s] @file(mmmc.tcl) 15: create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
[10/30 10:14:11      7s] @file(mmmc.tcl) 16: puts "create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc" 
[10/30 10:14:11      7s] create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
[10/30 10:14:11      7s] @file(mmmc.tcl) 17: create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
[10/30 10:14:11      7s] @file(mmmc.tcl) 18: puts "create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode" 
[10/30 10:14:11      7s] create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
[10/30 10:14:11      7s] @file(mmmc.tcl) 19: create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
[10/30 10:14:11      7s] @file(mmmc.tcl) 20: puts "create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
[10/30 10:14:11      7s] create_library_set -name ff_n40C_1v95.hold_set -timing /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
[10/30 10:14:11      7s] @file(mmmc.tcl) 21: create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
[10/30 10:14:11      7s] @file(mmmc.tcl) 22: puts "create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]" 
[10/30 10:14:11      7s] create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets ff_n40C_1v95.hold_set
[10/30 10:14:11      7s] @file(mmmc.tcl) 23: create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]
[10/30 10:14:11      7s] @file(mmmc.tcl) 24: puts "create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 " 
[10/30 10:14:11      7s] create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
[10/30 10:14:11      7s] @file(mmmc.tcl) 25: create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
[10/30 10:14:11      7s] @file(mmmc.tcl) 26: puts "create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc" 
[10/30 10:14:11      7s] create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
[10/30 10:14:11      7s] @file(mmmc.tcl) 27: create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
[10/30 10:14:11      7s] @file(mmmc.tcl) 28: puts "create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode" 
[10/30 10:14:11      7s] create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
[10/30 10:14:11      7s] @file(mmmc.tcl) 29: create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
[10/30 10:14:11      7s] @file(mmmc.tcl) 30: puts "set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }" 
[10/30 10:14:11      7s] set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
[10/30 10:14:11      7s] @file(mmmc.tcl) 31: set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
[10/30 10:14:11      7s] #@ End verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/mmmc.tcl
[10/30 10:14:12      7s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[10/30 10:14:12      7s] 
[10/30 10:14:12      7s] Threads Configured:4
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_1' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_2' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_4' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_0' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_1' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_2' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_4' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82150)
[10/30 10:14:12      8s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82284)
[10/30 10:14:12      8s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82418)
[10/30 10:14:12      8s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82695)
[10/30 10:14:12      8s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82829)
[10/30 10:14:12      8s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82963)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] Read 428 cells in library sky130_fd_sc_hd__ss_100C_1v60.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD_A_NOESD_H' of cell 'sky130_ef_io__gpiov2_pad_wrapped' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib, Line 167)
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib, Line 156)
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] Read 1 cells in library sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib, Line 191)
[10/30 10:14:12      8s] Read 1 cells in library sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[10/30 10:14:12      8s] Read 1 cells in library sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib.
[10/30 10:14:12      8s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 869 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'XRES_H_N' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_xres4v2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
[10/30 10:14:12      8s] Read 1 cells in library sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_1024x32m8w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_64x32m4w32.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_1024x32m8w32.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_512x32m4w32.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_2048x32m8w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_512x32m4w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_4096x32m8w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_64x4m4w2.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_256x32m4w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_4096x8m8w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_64x32m4w8.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_64x24m4w24.
[10/30 10:14:12      8s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib.
[10/30 10:14:12      8s] Read 1 cells in library sram22_512x64m4w8.
[10/30 10:14:12      8s] Library reading multithread flow ended. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/30 10:14:12      8s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[10/30 10:14:12      8s] 
[10/30 10:14:12      8s] Threads Configured:4
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib.
[10/30 10:14:12      9s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 294922)
[10/30 10:14:12      9s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 295592)
[10/30 10:14:12      9s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 296262)
[10/30 10:14:12      9s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 297611)
[10/30 10:14:12      9s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 298281)
[10/30 10:14:12      9s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 298951)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/30 10:14:12      9s] Read 428 cells in library sky130_fd_sc_hd__ff_n40C_1v95.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib.
[10/30 10:14:12      9s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 8827 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'ENABLE_INP_H' on cell 'sky130_ef_io__gpiov2_pad_wrapped'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 2134)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'HLD_H_N' on cell 'sky130_ef_io__gpiov2_pad_wrapped'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 3338)
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.
[10/30 10:14:12      9s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 18)
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib.
[10/30 10:14:12      9s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib, Line 167)
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib.
[10/30 10:14:12      9s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib, Line 156)
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib.
[10/30 10:14:12      9s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 8827 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'ENABLE_INP_H' on cell 'sky130_fd_io__top_gpiov2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 2134)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'HLD_H_N' on cell 'sky130_fd_io__top_gpiov2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 3338)
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] Read 1 cells in library sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.
[10/30 10:14:12      9s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 18)
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib.
[10/30 10:14:12      9s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib, Line 191)
[10/30 10:14:12      9s] Read 1 cells in library sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[10/30 10:14:12      9s] Read 1 cells in library sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.
[10/30 10:14:12      9s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib.
[10/30 10:14:12      9s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 2506 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2362)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2362)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2365)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2365)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2390)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2390)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2393)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2393)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_LO_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2405)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_LO_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2405)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_HI_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2417)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_HI_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2417)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2442)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2442)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2445)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2445)
[10/30 10:14:12      9s] Message <TECHLIB-1334> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/30 10:14:12      9s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'XRES_H_N' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_xres4v2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib)
[10/30 10:14:12      9s] Read 1 cells in library sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.
[10/30 10:14:12      9s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 18)
[10/30 10:14:12      9s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 1)
[10/30 10:14:12      9s] Library reading multithread flow ended. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/30 10:14:12      9s] @file(par.tcl) 22: puts "read_netlist { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.v } -top dot_product" 
[10/30 10:14:12      9s] read_netlist { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.v } -top dot_product
[10/30 10:14:12      9s] @file(par.tcl) 23: read_netlist { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.v } -top dot_product
[10/30 10:14:12      9s] #% Begin Load netlist data ... (date=10/30 10:14:12, mem=556.9M)
[10/30 10:14:12      9s] *** Begin netlist parsing (mem=665.6M) ***
[10/30 10:14:12      9s] Pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VDDA_PAD' of cell 'sky130_ef_io__vdda_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VDDIO_PAD' of cell 'sky130_ef_io__vddio_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VSSA_PAD' of cell 'sky130_ef_io__vssa_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VSSD_PAD' of cell 'sky130_ef_io__vssd_lvc_clamped3_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VSSD_PAD' of cell 'sky130_ef_io__vssd_lvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Pin 'VSSIO_PAD' of cell 'sky130_ef_io__vssio_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/30 10:14:12      9s] Created 456 new cells from 45 timing libraries.
[10/30 10:14:12      9s] Reading netlist ...
[10/30 10:14:12      9s] Backslashed names will retain backslash and a trailing blank character.
[10/30 10:14:12      9s] Reading verilog netlist '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.v'
[10/30 10:14:12      9s] 
[10/30 10:14:12      9s] *** Memory Usage v#1 (Current mem = 665.570M, initial mem = 274.547M) ***
[10/30 10:14:12      9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=665.6M) ***
[10/30 10:14:12      9s] #% End Load netlist data ... (date=10/30 10:14:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=572.9M, current mem=572.9M)
[10/30 10:14:12      9s] Set top cell to dot_product.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxbp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxbp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfsbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/30 10:14:12      9s] **WARN: (EMS-27):	Message (IMPTS-419) has exceeded the current message display limit of 20.
[10/30 10:14:12      9s] To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:12      9s] Hooked 899 DB cells to tlib cells.
[10/30 10:14:12      9s] ** Removed 4 unused lib cells.
[10/30 10:14:12      9s] Starting recursive module instantiation check.
[10/30 10:14:12      9s] No recursion found.
[10/30 10:14:12      9s] Building hierarchical netlist for Cell dot_product ...
[10/30 10:14:12      9s] *** Netlist is unique.
[10/30 10:14:12      9s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[10/30 10:14:12      9s] ** info: there are 953 modules.
[10/30 10:14:12      9s] ** info: there are 1520 stdCell insts.
[10/30 10:14:12      9s] ** info: there are 1 macros.
[10/30 10:14:12      9s] 
[10/30 10:14:12      9s] *** Memory Usage v#1 (Current mem = 677.984M, initial mem = 274.547M) ***
[10/30 10:14:12      9s] @file(par.tcl) 24: puts "init_design" 
[10/30 10:14:12      9s] init_design
[10/30 10:14:12      9s] @file(par.tcl) 25: init_design
[10/30 10:14:12      9s] Set Default Net Delay as 1000 ps.
[10/30 10:14:12      9s] Set Default Net Load as 0.5 pF. 
[10/30 10:14:12      9s] Set Default Input Pin Transition as 0.1 ps.
[10/30 10:14:12      9s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/30 10:14:12      9s] Type 'man IMPFP-3961' for more detail.
[10/30 10:14:12      9s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[10/30 10:14:12      9s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[10/30 10:14:12      9s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[10/30 10:14:12      9s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[10/30 10:14:12      9s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[10/30 10:14:12      9s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[10/30 10:14:12      9s] Extraction setup Started 
[10/30 10:14:12      9s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/30 10:14:12      9s] Type 'man IMPEXT-2773' for more detail.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/30 10:14:12      9s] Summary of Active RC-Corners : 
[10/30 10:14:12      9s]  
[10/30 10:14:12      9s]  Analysis View: ss_100C_1v60.setup_view
[10/30 10:14:12      9s]     RC-Corner Name        : ss_100C_1v60.setup_rc
[10/30 10:14:12      9s]     RC-Corner Index       : 0
[10/30 10:14:12      9s]     RC-Corner Temperature : 100 Celsius
[10/30 10:14:12      9s]     RC-Corner Cap Table   : ''
[10/30 10:14:12      9s]     RC-Corner PreRoute Res Factor         : 1
[10/30 10:14:12      9s]     RC-Corner PreRoute Cap Factor         : 1
[10/30 10:14:12      9s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/30 10:14:12      9s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/30 10:14:12      9s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/30 10:14:12      9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/30 10:14:12      9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/30 10:14:12      9s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/30 10:14:12      9s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/30 10:14:12      9s]  
[10/30 10:14:12      9s]  Analysis View: ff_n40C_1v95.hold_view
[10/30 10:14:12      9s]     RC-Corner Name        : ff_n40C_1v95.hold_rc
[10/30 10:14:12      9s]     RC-Corner Index       : 1
[10/30 10:14:12      9s]     RC-Corner Temperature : -40 Celsius
[10/30 10:14:12      9s]     RC-Corner Cap Table   : ''
[10/30 10:14:12      9s]     RC-Corner PreRoute Res Factor         : 1
[10/30 10:14:12      9s]     RC-Corner PreRoute Cap Factor         : 1
[10/30 10:14:12      9s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/30 10:14:12      9s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/30 10:14:12      9s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/30 10:14:12      9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/30 10:14:12      9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/30 10:14:12      9s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/30 10:14:12      9s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/30 10:14:12      9s] Updating RC grid for preRoute extraction ...
[10/30 10:14:12      9s] Initializing multi-corner resistance tables ...
[10/30 10:14:12      9s] *Info: initialize multi-corner CTS.
[10/30 10:14:13      9s] Reading timing constraints file '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/clock_constraints_fragment.sdc' ...
[10/30 10:14:13      9s] Current (total cpu=0:00:09.4, real=0:00:13.0, peak res=728.3M, current mem=728.0M)
[10/30 10:14:13      9s] INFO (CTE): Constraints read successfully.
[10/30 10:14:13      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=743.6M, current mem=743.6M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.5, real=0:00:13.0, peak res=743.6M, current mem=743.6M)
[10/30 10:14:13      9s] Reading timing constraints file '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/pin_constraints_fragment.sdc' ...
[10/30 10:14:13      9s] Current (total cpu=0:00:09.5, real=0:00:13.0, peak res=743.6M, current mem=743.6M)
[10/30 10:14:13      9s] INFO (CTE): Constraints read successfully.
[10/30 10:14:13      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=743.9M, current mem=743.9M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.5, real=0:00:13.0, peak res=743.9M, current mem=743.9M)
[10/30 10:14:13      9s] Reading timing constraints file '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc' ...
[10/30 10:14:13      9s] Current (total cpu=0:00:09.5, real=0:00:13.0, peak res=744.0M, current mem=744.0M)
[10/30 10:14:13      9s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc, Line 9).
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc, Line 10).
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] dot_product
[10/30 10:14:13      9s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc, Line 15).
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc, Line 15).
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc, Line 51).
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc, Line 51).
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] INFO (CTE): Reading of timing constraints file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/syn-rundir/dot_product.mapped.sdc completed, with 6 WARNING
[10/30 10:14:13      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=745.9M, current mem=745.9M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.5, real=0:00:13.0, peak res=745.9M, current mem=745.9M)
[10/30 10:14:13      9s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[10/30 10:14:13      9s] Creating Cell Server ...(0, 1, 1, 1)
[10/30 10:14:13      9s] Summary for sequential cells identification: 
[10/30 10:14:13      9s]   Identified SBFF number: 45
[10/30 10:14:13      9s]   Identified MBFF number: 0
[10/30 10:14:13      9s]   Identified SB Latch number: 0
[10/30 10:14:13      9s]   Identified MB Latch number: 0
[10/30 10:14:13      9s]   Not identified SBFF number: 0
[10/30 10:14:13      9s]   Not identified MBFF number: 0
[10/30 10:14:13      9s]   Not identified SB Latch number: 0
[10/30 10:14:13      9s]   Not identified MB Latch number: 0
[10/30 10:14:13      9s]   Number of sequential cells which are not FFs: 23
[10/30 10:14:13      9s] Total number of combinational cells: 329
[10/30 10:14:13      9s] Total number of sequential cells: 68
[10/30 10:14:13      9s] Total number of tristate cells: 13
[10/30 10:14:13      9s] Total number of level shifter cells: 7
[10/30 10:14:13      9s] Total number of power gating cells: 0
[10/30 10:14:13      9s] Total number of isolation cells: 11
[10/30 10:14:13      9s] Total number of power switch cells: 0
[10/30 10:14:13      9s] Total number of pulse generator cells: 0
[10/30 10:14:13      9s] Total number of always on buffers: 0
[10/30 10:14:13      9s] Total number of retention cells: 0
[10/30 10:14:13      9s] List of usable buffers:[10/30 10:14:13      9s] Creating Cell Server, finished. 
[10/30 10:14:13      9s] 
 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1
[10/30 10:14:13      9s] Total number of usable buffers: 13
[10/30 10:14:13      9s] List of unusable buffers: sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[10/30 10:14:13      9s] Total number of unusable buffers: 2
[10/30 10:14:13      9s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[10/30 10:14:13      9s] Total number of usable inverters: 16
[10/30 10:14:13      9s] List of unusable inverters:
[10/30 10:14:13      9s] Total number of unusable inverters: 0
[10/30 10:14:13      9s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[10/30 10:14:13      9s] Total number of identified usable delay cells: 15
[10/30 10:14:13      9s] List of identified unusable delay cells:
[10/30 10:14:13      9s] Total number of identified unusable delay cells: 0
[10/30 10:14:13      9s] Deleting Cell Server ...
[10/30 10:14:13      9s] @file(par.tcl) 26: puts "read_power_intent -cpf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_spec.cpf" 
[10/30 10:14:13      9s] read_power_intent -cpf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_spec.cpf
[10/30 10:14:13      9s] @file(par.tcl) 27: read_power_intent -cpf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_spec.cpf
[10/30 10:14:13      9s] Loading CPF file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_spec.cpf ...
[10/30 10:14:13      9s] INFO: processed 18 CPF commands in 25 lines from file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_spec.cpf, with 0 errors
[10/30 10:14:13      9s] Checking CPF file ...
[10/30 10:14:13      9s] INFO: The CPF has only one domain defined.
[10/30 10:14:13      9s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[10/30 10:14:13      9s] @file(par.tcl) 28: puts "commit_power_intent" 
[10/30 10:14:13      9s] commit_power_intent
[10/30 10:14:13      9s] @file(par.tcl) 29: commit_power_intent
[10/30 10:14:13      9s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[10/30 10:14:13      9s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.01 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.01 real=0:00:00.00
[10/30 10:14:13      9s] **ERROR: (IMPMSMV-3502):	Power net VPWR is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[10/30 10:14:13      9s] Type 'man IMPMSMV-3502' for more detail.
[10/30 10:14:13      9s] INFO: Power domain of power net VPWR is set to AO.
[10/30 10:14:13      9s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[10/30 10:14:13      9s] **ERROR: (IMPMSMV-3502):	Power net VPB is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[10/30 10:14:13      9s] Type 'man IMPMSMV-3502' for more detail.
[10/30 10:14:13      9s] INFO: Power domain of power net VPB is set to AO.
[10/30 10:14:13      9s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[10/30 10:14:13      9s] **ERROR: (IMPMSMV-3502):	Power net vdd is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[10/30 10:14:13      9s] Type 'man IMPMSMV-3502' for more detail.
[10/30 10:14:13      9s] INFO: Power domain of power net vdd is set to AO.
[10/30 10:14:13      9s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[10/30 10:14:13      9s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.03 real=0:00:00.00
[10/30 10:14:13      9s] Current (total cpu=0:00:09.6, real=0:00:13.0, peak res=778.9M, current mem=770.1M)
[10/30 10:14:13      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=777.4M, current mem=777.4M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.7, real=0:00:13.0, peak res=778.9M, current mem=777.4M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.7, real=0:00:13.0, peak res=778.9M, current mem=777.4M)
[10/30 10:14:13      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=777.7M, current mem=777.7M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.7, real=0:00:13.0, peak res=778.9M, current mem=777.7M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.7, real=0:00:13.0, peak res=778.9M, current mem=777.7M)
[10/30 10:14:13      9s] dot_product
[10/30 10:14:13      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=778.0M, current mem=778.0M)
[10/30 10:14:13      9s] Current (total cpu=0:00:09.7, real=0:00:13.0, peak res=778.9M, current mem=778.0M)
[10/30 10:14:13      9s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.09 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] Checking existing shifter/isolation cell for global net connection ...
[10/30 10:14:13      9s] CPF_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[10/30 10:14:13      9s] Creating Cell Server ...(0, 1, 1, 1)
[10/30 10:14:13      9s] Summary for sequential cells identification: 
[10/30 10:14:13      9s]   Identified SBFF number: 45
[10/30 10:14:13      9s]   Identified MBFF number: 0
[10/30 10:14:13      9s]   Identified SB Latch number: 0
[10/30 10:14:13      9s]   Identified MB Latch number: 0
[10/30 10:14:13      9s]   Not identified SBFF number: 0
[10/30 10:14:13      9s]   Not identified MBFF number: 0
[10/30 10:14:13      9s]   Not identified SB Latch number: 0
[10/30 10:14:13      9s]   Not identified MB Latch number: 0
[10/30 10:14:13      9s]   Number of sequential cells which are not FFs: 23
[10/30 10:14:13      9s] Total number of combinational cells: 319
[10/30 10:14:13      9s] Total number of sequential cells: 68
[10/30 10:14:13      9s] Total number of tristate cells: 13
[10/30 10:14:13      9s] Total number of level shifter cells: 7
[10/30 10:14:13      9s] Total number of power gating cells: 0
[10/30 10:14:13      9s] Total number of isolation cells: 0
[10/30 10:14:13      9s] Total number of power switch cells: 0
[10/30 10:14:13      9s] Total number of pulse generator cells: 0
[10/30 10:14:13      9s] Total number of always on buffers: 10
[10/30 10:14:13      9s] Total number of retention cells: 0
[10/30 10:14:13      9s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1
[10/30 10:14:13      9s] Total number of usable buffers: 13
[10/30 10:14:13      9s] List of unusable buffers: sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[10/30 10:14:13      9s] Total number of unusable buffers: 2
[10/30 10:14:13      9s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[10/30 10:14:13      9s] Total number of usable inverters: 16
[10/30 10:14:13      9s] List of unusable inverters:[10/30 10:14:13      9s] Creating Cell Server, finished. 
[10/30 10:14:13      9s] 

[10/30 10:14:13      9s] Total number of unusable inverters: 0
[10/30 10:14:13      9s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[10/30 10:14:13      9s] Total number of identified usable delay cells: 15
[10/30 10:14:13      9s] List of identified unusable delay cells:
[10/30 10:14:13      9s] Total number of identified unusable delay cells: 0
[10/30 10:14:13      9s] Deleting Cell Server ...
[10/30 10:14:13      9s] -noImplicitRules false                     # bool, default=false, private
[10/30 10:14:13      9s] No isolation cell in libraries.
[10/30 10:14:13      9s] No level shifter cell in libraries.
[10/30 10:14:13      9s] @file(par.tcl) 30: puts "set_db design_flow_effort standard" 
[10/30 10:14:13      9s] set_db design_flow_effort standard
[10/30 10:14:13      9s] @file(par.tcl) 31: set_db design_flow_effort standard
[10/30 10:14:13      9s] 
[10/30 10:14:13      9s] @file(par.tcl) 33: puts "set_dont_use \[get_db lib_cells */*sdf*\]"
[10/30 10:14:13      9s] set_dont_use [get_db lib_cells */*sdf*]
[10/30 10:14:13      9s] @file(par.tcl) 34: if { [get_db lib_cells */*sdf*] ne "" } {
[10/30 10:14:13      9s]     set_dont_use [get_db lib_cells */*sdf*]
[10/30 10:14:13      9s] } else {
[10/30 10:14:13      9s]     puts "WARNING: cell */*sdf* was not found for set_dont_use"
[10/30 10:14:13      9s] }
[10/30 10:14:13      9s] @file(par.tcl) 41: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probe_p_*\]"
[10/30 10:14:13      9s] set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
[10/30 10:14:13      9s] @file(par.tcl) 42: if { [get_db lib_cells */sky130_fd_sc_hd__probe_p_*] ne "" } {
[10/30 10:14:13      9s]     set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
[10/30 10:14:13      9s] } else {
[10/30 10:14:13      9s]     puts "WARNING: cell */sky130_fd_sc_hd__probe_p_* was not found for set_dont_use"
[10/30 10:14:13      9s] }
[10/30 10:14:13      9s] @file(par.tcl) 49: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probec_p_*\]"
[10/30 10:14:13      9s] set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
[10/30 10:14:13      9s] @file(par.tcl) 50: if { [get_db lib_cells */sky130_fd_sc_hd__probec_p_*] ne "" } {
[10/30 10:14:13      9s]     set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
[10/30 10:14:13      9s] } else {
[10/30 10:14:13      9s]     puts "WARNING: cell */sky130_fd_sc_hd__probec_p_* was not found for set_dont_use"
[10/30 10:14:13      9s] }
[10/30 10:14:13      9s] @file(par.tcl) 56: puts "write_db pre_sky130_innovus_settings" 
[10/30 10:14:13      9s] write_db pre_sky130_innovus_settings
[10/30 10:14:13      9s] @file(par.tcl) 57: write_db pre_sky130_innovus_settings
[10/30 10:14:13      9s] #% Begin write_db save design ... (date=10/30 10:14:13, mem=779.0M)
[10/30 10:14:13      9s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:13      9s] % Begin Save ccopt configuration ... (date=10/30 10:14:13, mem=779.9M)
[10/30 10:14:13      9s] % End Save ccopt configuration ... (date=10/30 10:14:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=780.2M, current mem=780.2M)
[10/30 10:14:13      9s] % Begin Save netlist data ... (date=10/30 10:14:13, mem=780.2M)
[10/30 10:14:13      9s] Writing Binary DB to pre_sky130_innovus_settings/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:13      9s] % End Save netlist data ... (date=10/30 10:14:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.7M, current mem=788.7M)
[10/30 10:14:13      9s] Saving symbol-table file in separate thread ...
[10/30 10:14:13      9s] Saving congestion map file in separate thread ...
[10/30 10:14:13      9s] % Begin Save AAE data ... (date=10/30 10:14:13, mem=789.7M)
[10/30 10:14:13      9s] Saving AAE Data ...
[10/30 10:14:13      9s] Saving congestion map file pre_sky130_innovus_settings/dot_product.route.congmap.gz ...
[10/30 10:14:13      9s] % End Save AAE data ... (date=10/30 10:14:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.7M, current mem=789.7M)
[10/30 10:14:13      9s] % Begin Save clock tree data ... (date=10/30 10:14:13, mem=789.7M)
[10/30 10:14:13      9s] % End Save clock tree data ... (date=10/30 10:14:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.7M, current mem=789.7M)
[10/30 10:14:13      9s] Saving preference file pre_sky130_innovus_settings/gui.pref.tcl ...
[10/30 10:14:13      9s] Saving mode setting ...
[10/30 10:14:13      9s] 2023/10/30 10:14:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:13      9s] 2023/10/30 10:14:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:13      9s] 2023/10/30 10:14:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:13      9s] 2023/10/30 10:14:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:13      9s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:13      9s] Saving global file ...
[10/30 10:14:13      9s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:13      9s] 2023/10/30 10:14:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:13      9s] 2023/10/30 10:14:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:13      9s] Saving Drc markers ...
[10/30 10:14:13      9s] ... No Drc file written since there is no markers found.
[10/30 10:14:13      9s] % Begin Save routing data ... (date=10/30 10:14:13, mem=791.5M)
[10/30 10:14:13      9s] Saving route file ...
[10/30 10:14:13      9s] 2023/10/30 10:14:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:13      9s] 2023/10/30 10:14:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:13      9s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=884.4M) ***
[10/30 10:14:13      9s] % End Save routing data ... (date=10/30 10:14:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=792.9M, current mem=792.9M)
[10/30 10:14:13      9s] Saving floorplan file in separate thread ...
[10/30 10:14:13      9s] Saving PG Conn file in separate thread ...
[10/30 10:14:13      9s] Saving placement file in separate thread ...
[10/30 10:14:13      9s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:13      9s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=892.4M) ***
[10/30 10:14:13      9s] 2023/10/30 10:14:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:13      9s] 2023/10/30 10:14:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:14      9s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/30 10:14:14      9s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:14      9s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:14      9s] Saving property file pre_sky130_innovus_settings/dot_product.prop
[10/30 10:14:14      9s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=892.4M) ***
[10/30 10:14:14      9s] % Begin Save power constraints data ... (date=10/30 10:14:14, mem=797.2M)
[10/30 10:14:14      9s] % End Save power constraints data ... (date=10/30 10:14:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=797.2M, current mem=797.2M)
[10/30 10:14:14      9s] Saving CPF database ...
[10/30 10:14:14      9s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:15     10s] Generated self-contained design pre_sky130_innovus_settings
[10/30 10:14:15     10s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:15     10s] #% End write_db save design ... (date=10/30 10:14:15, total cpu=0:00:00.6, real=0:00:02.0, peak res=798.6M, current mem=792.2M)
[10/30 10:14:15     10s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:15     10s] 
[10/30 10:14:15     10s] @file(par.tcl) 58: puts "ln -sfn pre_sky130_innovus_settings latest" 
[10/30 10:14:15     10s] ln -sfn pre_sky130_innovus_settings latest
[10/30 10:14:15     10s] @file(par.tcl) 59: ln -sfn pre_sky130_innovus_settings latest
[10/30 10:14:15     10s] @file(par.tcl) 66: set_db place_global_place_io_pins  true
[10/30 10:14:15     10s] @file(par.tcl) 68: set_db opt_honor_fences true
[10/30 10:14:15     10s] @file(par.tcl) 69: set_db place_detail_dpt_flow true
[10/30 10:14:15     10s] **WARN: (IMPSP-510):	There is no SAMEMASK rule defined in the libraries. The option '-place_detail_dpt_flow' is set to false 
[10/30 10:14:15     10s] @file(par.tcl) 70: set_db place_detail_color_aware_legal true
[10/30 10:14:15     10s] **WARN: (IMPSP-510):	There is no SAMEMASK rule defined in the libraries. The option '-place_detail_color_aware_legal' is set to false 
[10/30 10:14:15     10s] @file(par.tcl) 71: set_db place_global_solver_effort high
[10/30 10:14:15     10s] @file(par.tcl) 72: set_db place_detail_check_cut_spacing true
[10/30 10:14:15     10s] @file(par.tcl) 73: set_db place_global_cong_effort high
[10/30 10:14:15     10s] @file(par.tcl) 80: set_db opt_fix_fanout_load true
[10/30 10:14:15     10s] @file(par.tcl) 81: set_db opt_clock_gate_aware false
[10/30 10:14:15     10s] @file(par.tcl) 82: set_db opt_area_recovery true
[10/30 10:14:15     10s] @file(par.tcl) 83: set_db opt_post_route_area_reclaim setup_aware
[10/30 10:14:15     10s] @file(par.tcl) 84: set_db opt_fix_hold_verbose true
[10/30 10:14:15     10s] @file(par.tcl) 90: set_db cts_target_skew 0.03
[10/30 10:14:15     10s] @file(par.tcl) 91: set_db cts_max_fanout 10
[10/30 10:14:15     10s] @file(par.tcl) 93: set_db opt_setup_target_slack 0.10
[10/30 10:14:15     10s] @file(par.tcl) 94: set_db opt_hold_target_slack 0.10
[10/30 10:14:15     10s] @file(par.tcl) 100: set_db route_design_antenna_diode_insertion 1
[10/30 10:14:15     10s] @file(par.tcl) 101: set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/30 10:14:15     10s] @file(par.tcl) 103: set_db route_design_high_freq_search_repair true
[10/30 10:14:15     10s] @file(par.tcl) 104: set_db route_design_detail_post_route_spread_wire true
[10/30 10:14:15     10s] @file(par.tcl) 105: set_db route_design_with_si_driven true
[10/30 10:14:15     10s] @file(par.tcl) 106: set_db route_design_with_timing_driven true
[10/30 10:14:15     10s] @file(par.tcl) 107: set_db route_design_concurrent_minimize_via_count_effort high
[10/30 10:14:15     10s] @file(par.tcl) 108: set_db opt_consider_routing_congestion true
[10/30 10:14:15     10s] @file(par.tcl) 109: set_db route_design_detail_use_multi_cut_via_effort medium
[10/30 10:14:15     10s] @file(par.tcl) 113: set_db floorplan_snap_die_grid manufacturing
[10/30 10:14:15     10s] @file(par.tcl) 115: puts "write_db pre_floorplan_design" 
[10/30 10:14:15     10s] write_db pre_floorplan_design
[10/30 10:14:15     10s] @file(par.tcl) 116: write_db pre_floorplan_design
[10/30 10:14:15     10s] #% Begin write_db save design ... (date=10/30 10:14:15, mem=793.1M)
[10/30 10:14:15     10s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:15     10s] % Begin Save ccopt configuration ... (date=10/30 10:14:15, mem=793.1M)
[10/30 10:14:15     10s] % End Save ccopt configuration ... (date=10/30 10:14:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.6M, current mem=793.6M)
[10/30 10:14:15     10s] % Begin Save netlist data ... (date=10/30 10:14:15, mem=793.6M)
[10/30 10:14:15     10s] Writing Binary DB to pre_floorplan_design/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:15     10s] % End Save netlist data ... (date=10/30 10:14:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.6M, current mem=802.6M)
[10/30 10:14:15     10s] Saving symbol-table file in separate thread ...
[10/30 10:14:15     10s] Saving congestion map file in separate thread ...
[10/30 10:14:15     10s] % Begin Save AAE data ... (date=10/30 10:14:15, mem=802.9M)
[10/30 10:14:15     10s] Saving AAE Data ...
[10/30 10:14:15     10s] Saving congestion map file pre_floorplan_design/dot_product.route.congmap.gz ...
[10/30 10:14:15     10s] % End Save AAE data ... (date=10/30 10:14:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.9M, current mem=802.9M)
[10/30 10:14:15     10s] % Begin Save clock tree data ... (date=10/30 10:14:15, mem=802.9M)
[10/30 10:14:15     10s] % End Save clock tree data ... (date=10/30 10:14:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.9M, current mem=802.9M)
[10/30 10:14:15     10s] Saving preference file pre_floorplan_design/gui.pref.tcl ...
[10/30 10:14:15     10s] Saving mode setting ...
[10/30 10:14:15     10s] 2023/10/30 10:14:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:15     10s] 2023/10/30 10:14:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:15     10s] 2023/10/30 10:14:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:15     10s] 2023/10/30 10:14:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:15     10s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:15     10s] Saving global file ...
[10/30 10:14:15     10s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:16     10s] 2023/10/30 10:14:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:16     10s] 2023/10/30 10:14:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:16     10s] Saving Drc markers ...
[10/30 10:14:16     10s] ... No Drc file written since there is no markers found.
[10/30 10:14:16     10s] % Begin Save routing data ... (date=10/30 10:14:16, mem=803.3M)
[10/30 10:14:16     10s] Saving route file ...
[10/30 10:14:16     10s] 2023/10/30 10:14:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:16     10s] 2023/10/30 10:14:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:16     10s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=921.6M) ***
[10/30 10:14:16     10s] % End Save routing data ... (date=10/30 10:14:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.6M, current mem=805.6M)
[10/30 10:14:16     10s] Saving floorplan file in separate thread ...
[10/30 10:14:16     10s] Saving PG Conn file in separate thread ...
[10/30 10:14:16     10s] Saving placement file in separate thread ...
[10/30 10:14:16     10s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:16     10s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=929.6M) ***
[10/30 10:14:16     10s] 2023/10/30 10:14:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:16     10s] 2023/10/30 10:14:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:16     10s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:16     10s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:16     10s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:16     10s] Saving property file pre_floorplan_design/dot_product.prop
[10/30 10:14:16     10s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=929.6M) ***
[10/30 10:14:16     10s] % Begin Save power constraints data ... (date=10/30 10:14:16, mem=805.9M)
[10/30 10:14:16     10s] % End Save power constraints data ... (date=10/30 10:14:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.9M, current mem=805.9M)
[10/30 10:14:16     10s] Saving CPF database ...
[10/30 10:14:16     10s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:17     10s] Generated self-contained design pre_floorplan_design
[10/30 10:14:17     10s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:17     10s] #% End write_db save design ... (date=10/30 10:14:17, total cpu=0:00:00.6, real=0:00:02.0, peak res=806.1M, current mem=796.8M)
[10/30 10:14:17     10s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:17     10s] 
[10/30 10:14:17     10s] @file(par.tcl) 117: puts "ln -sfn pre_floorplan_design latest" 
[10/30 10:14:17     10s] ln -sfn pre_floorplan_design latest
[10/30 10:14:17     10s] @file(par.tcl) 118: ln -sfn pre_floorplan_design latest
[10/30 10:14:17     10s] @file(par.tcl) 119: puts "source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/floorplan.tcl" 
[10/30 10:14:17     10s] source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/floorplan.tcl
[10/30 10:14:17     10s] @file(par.tcl) 120: source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/floorplan.tcl
[10/30 10:14:17     10s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/floorplan.tcl
[10/30 10:14:17     10s] @file(floorplan.tcl) 8: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site unithd -die_size { 600 600 0 0 0 0 }
[10/30 10:14:17     10s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[10/30 10:14:17     10s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[10/30 10:14:17     10s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[10/30 10:14:17     10s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[10/30 10:14:17     10s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[10/30 10:14:17     10s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[10/30 10:14:17     10s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/30 10:14:17     10s] @file(floorplan.tcl) 10: place_inst sram 50 50 my90
[10/30 10:14:17     10s] @file(floorplan.tcl) 11: create_place_halo -insts sram -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[10/30 10:14:17     10s] @file(floorplan.tcl) 12: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst sram
[10/30 10:14:17     10s] @file(floorplan.tcl) 13: create_place_blockage -area {0 0 100 1.08}
[10/30 10:14:17     10s] #@ End verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/floorplan.tcl
[10/30 10:14:17     10s] @file(par.tcl) 121: puts "write_db pre_place_bumps" 
[10/30 10:14:17     10s] write_db pre_place_bumps
[10/30 10:14:17     10s] @file(par.tcl) 122: write_db pre_place_bumps
[10/30 10:14:17     10s] #% Begin write_db save design ... (date=10/30 10:14:17, mem=797.7M)
[10/30 10:14:17     10s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:17     10s] % Begin Save ccopt configuration ... (date=10/30 10:14:17, mem=797.7M)
[10/30 10:14:17     10s] % End Save ccopt configuration ... (date=10/30 10:14:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=797.7M, current mem=797.7M)
[10/30 10:14:17     10s] % Begin Save netlist data ... (date=10/30 10:14:17, mem=797.7M)
[10/30 10:14:17     10s] Writing Binary DB to pre_place_bumps/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:17     10s] % End Save netlist data ... (date=10/30 10:14:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.0M, current mem=805.0M)
[10/30 10:14:17     10s] Saving symbol-table file in separate thread ...
[10/30 10:14:17     10s] Saving congestion map file in separate thread ...
[10/30 10:14:17     10s] % Begin Save AAE data ... (date=10/30 10:14:17, mem=805.0M)
[10/30 10:14:17     10s] Saving AAE Data ...
[10/30 10:14:17     10s] Saving congestion map file pre_place_bumps/dot_product.route.congmap.gz ...
[10/30 10:14:17     10s] % End Save AAE data ... (date=10/30 10:14:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.0M, current mem=805.0M)
[10/30 10:14:17     11s] % Begin Save clock tree data ... (date=10/30 10:14:17, mem=805.0M)
[10/30 10:14:17     11s] % End Save clock tree data ... (date=10/30 10:14:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.0M, current mem=805.0M)
[10/30 10:14:17     11s] Saving preference file pre_place_bumps/gui.pref.tcl ...
[10/30 10:14:17     11s] Saving mode setting ...
[10/30 10:14:17     11s] 2023/10/30 10:14:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:17     11s] 2023/10/30 10:14:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:17     11s] 2023/10/30 10:14:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:17     11s] 2023/10/30 10:14:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:17     11s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:18     11s] Saving global file ...
[10/30 10:14:18     11s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:18     11s] 2023/10/30 10:14:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:18     11s] 2023/10/30 10:14:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:18     11s] Saving Drc markers ...
[10/30 10:14:18     11s] ... No Drc file written since there is no markers found.
[10/30 10:14:18     11s] % Begin Save routing data ... (date=10/30 10:14:18, mem=805.0M)
[10/30 10:14:18     11s] Saving route file ...
[10/30 10:14:18     11s] 2023/10/30 10:14:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:18     11s] 2023/10/30 10:14:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:18     11s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=942.2M) ***
[10/30 10:14:18     11s] % End Save routing data ... (date=10/30 10:14:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.3M, current mem=805.3M)
[10/30 10:14:18     11s] Saving floorplan file in separate thread ...
[10/30 10:14:18     11s] Saving PG Conn file in separate thread ...
[10/30 10:14:18     11s] Saving placement file in separate thread ...
[10/30 10:14:18     11s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:18     11s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=950.2M) ***
[10/30 10:14:18     11s] 2023/10/30 10:14:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:18     11s] 2023/10/30 10:14:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:18     11s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:18     11s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:18     11s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:18     11s] Saving property file pre_place_bumps/dot_product.prop
[10/30 10:14:18     11s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=950.2M) ***
[10/30 10:14:18     11s] % Begin Save power constraints data ... (date=10/30 10:14:18, mem=806.3M)
[10/30 10:14:18     11s] % End Save power constraints data ... (date=10/30 10:14:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.3M, current mem=806.3M)
[10/30 10:14:18     11s] Saving CPF database ...
[10/30 10:14:18     11s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:19     11s] Generated self-contained design pre_place_bumps
[10/30 10:14:19     11s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:19     11s] #% End write_db save design ... (date=10/30 10:14:19, total cpu=0:00:00.5, real=0:00:02.0, peak res=806.5M, current mem=800.2M)
[10/30 10:14:19     11s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:19     11s] 
[10/30 10:14:19     11s] @file(par.tcl) 123: puts "ln -sfn pre_place_bumps latest" 
[10/30 10:14:19     11s] ln -sfn pre_place_bumps latest
[10/30 10:14:19     11s] @file(par.tcl) 124: ln -sfn pre_place_bumps latest
[10/30 10:14:19     11s] @file(par.tcl) 125: puts "write_db pre_sky130_add_endcaps" 
[10/30 10:14:19     11s] write_db pre_sky130_add_endcaps
[10/30 10:14:19     11s] @file(par.tcl) 126: write_db pre_sky130_add_endcaps
[10/30 10:14:19     11s] #% Begin write_db save design ... (date=10/30 10:14:19, mem=800.2M)
[10/30 10:14:19     11s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:19     11s] % Begin Save ccopt configuration ... (date=10/30 10:14:19, mem=800.2M)
[10/30 10:14:19     11s] % End Save ccopt configuration ... (date=10/30 10:14:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=800.2M, current mem=800.2M)
[10/30 10:14:19     11s] % Begin Save netlist data ... (date=10/30 10:14:19, mem=800.2M)
[10/30 10:14:19     11s] Writing Binary DB to pre_sky130_add_endcaps/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:19     11s] % End Save netlist data ... (date=10/30 10:14:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.4M, current mem=801.4M)
[10/30 10:14:19     11s] Saving symbol-table file in separate thread ...
[10/30 10:14:19     11s] Saving congestion map file in separate thread ...
[10/30 10:14:19     11s] Saving congestion map file pre_sky130_add_endcaps/dot_product.route.congmap.gz ...
[10/30 10:14:19     11s] % Begin Save AAE data ... (date=10/30 10:14:19, mem=801.4M)
[10/30 10:14:19     11s] Saving AAE Data ...
[10/30 10:14:19     11s] % End Save AAE data ... (date=10/30 10:14:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.4M, current mem=801.4M)
[10/30 10:14:19     11s] % Begin Save clock tree data ... (date=10/30 10:14:19, mem=801.4M)
[10/30 10:14:19     11s] % End Save clock tree data ... (date=10/30 10:14:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.4M, current mem=801.4M)
[10/30 10:14:19     11s] Saving preference file pre_sky130_add_endcaps/gui.pref.tcl ...
[10/30 10:14:19     11s] Saving mode setting ...
[10/30 10:14:19     11s] 2023/10/30 10:14:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:19     11s] 2023/10/30 10:14:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:19     11s] 2023/10/30 10:14:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:19     11s] 2023/10/30 10:14:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:19     11s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:19     11s] Saving global file ...
[10/30 10:14:19     11s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:20     11s] 2023/10/30 10:14:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:20     11s] 2023/10/30 10:14:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:20     11s] Saving Drc markers ...
[10/30 10:14:20     11s] ... No Drc file written since there is no markers found.
[10/30 10:14:20     11s] % Begin Save routing data ... (date=10/30 10:14:20, mem=801.4M)
[10/30 10:14:20     11s] Saving route file ...
[10/30 10:14:20     11s] 2023/10/30 10:14:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:20     11s] 2023/10/30 10:14:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:20     11s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=960.1M) ***
[10/30 10:14:20     11s] % End Save routing data ... (date=10/30 10:14:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.4M, current mem=802.4M)
[10/30 10:14:20     11s] Saving floorplan file in separate thread ...
[10/30 10:14:20     11s] Saving PG Conn file in separate thread ...
[10/30 10:14:20     11s] Saving placement file in separate thread ...
[10/30 10:14:20     11s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:20     11s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=968.1M) ***
[10/30 10:14:20     11s] 2023/10/30 10:14:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:20     11s] 2023/10/30 10:14:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:20     11s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:20     11s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:20     11s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:20     11s] Saving property file pre_sky130_add_endcaps/dot_product.prop
[10/30 10:14:20     11s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=968.1M) ***
[10/30 10:14:20     11s] % Begin Save power constraints data ... (date=10/30 10:14:20, mem=803.4M)
[10/30 10:14:20     11s] % End Save power constraints data ... (date=10/30 10:14:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.4M, current mem=803.4M)
[10/30 10:14:20     11s] Saving CPF database ...
[10/30 10:14:20     11s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:21     12s] Generated self-contained design pre_sky130_add_endcaps
[10/30 10:14:21     12s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:21     12s] #% End write_db save design ... (date=10/30 10:14:21, total cpu=0:00:00.5, real=0:00:02.0, peak res=803.4M, current mem=802.3M)
[10/30 10:14:21     12s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:21     12s] 
[10/30 10:14:21     12s] @file(par.tcl) 127: puts "ln -sfn pre_sky130_add_endcaps latest" 
[10/30 10:14:21     12s] ln -sfn pre_sky130_add_endcaps latest
[10/30 10:14:21     12s] @file(par.tcl) 128: ln -sfn pre_sky130_add_endcaps latest
[10/30 10:14:21     12s] @file(par.tcl) 130: set_db add_endcaps_boundary_tap     true
[10/30 10:14:21     12s] @file(par.tcl) 131: set_db add_endcaps_left_edge        sky130_fd_sc_hd__tap_1
[10/30 10:14:21     12s] @file(par.tcl) 132: set_db add_endcaps_right_edge       sky130_fd_sc_hd__tap_1
[10/30 10:14:21     12s] @file(par.tcl) 133: add_endcaps
[10/30 10:14:21     12s] OPERPROF: Starting DPlace-Init at level 1, MEM:946.3M
[10/30 10:14:21     12s] #spOpts: N=130 VtWidth cut2cut 
[10/30 10:14:21     12s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:950.3M
[10/30 10:14:21     12s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:950.3M
[10/30 10:14:21     12s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:950.3M
[10/30 10:14:21     12s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:950.3M
[10/30 10:14:21     12s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:951.3M
[10/30 10:14:21     12s] Core basic site is unithd
[10/30 10:14:21     12s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:954.9M
[10/30 10:14:21     12s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:21     12s] SiteArray: use 1,147,520 bytes
[10/30 10:14:21     12s] SiteArray: current memory after site array memory allocatiion 954.9M
[10/30 10:14:21     12s] SiteArray: FP blocked sites are writable
[10/30 10:14:21     12s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:954.9M
[10/30 10:14:21     12s] Estimated cell power/ground rail width = 0.340 um
[10/30 10:14:21     12s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:21     12s] Mark StBox On SiteArr starts
[10/30 10:14:21     12s] Mark StBox On SiteArr ends
[10/30 10:14:21     12s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.001, MEM:954.9M
[10/30 10:14:21     12s] spiAuditVddOnBottomForRows for llg="default" starts
[10/30 10:14:21     12s] spiAuditVddOnBottomForRows ends
[10/30 10:14:21     12s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.002, REAL:0.003, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.023, REAL:0.026, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.051, REAL:0.056, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.051, REAL:0.056, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:962.9M
[10/30 10:14:21     12s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=962.9MB).
[10/30 10:14:21     12s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.055, REAL:0.060, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:962.9M
[10/30 10:14:21     12s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.003, REAL:0.003, MEM:962.9M
[10/30 10:14:21     12s] Minimum row-size in sites for endcap insertion = 3.
[10/30 10:14:21     12s] Minimum number of sites for row blockage       = 1.
[10/30 10:14:21     12s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:962.9M
[10/30 10:14:21     12s] Inserted 325 pre-endcap <sky130_fd_sc_hd__tap_1> cells (prefix ENDCAP_AO).
[10/30 10:14:21     12s] Inserted 325 post-endcap <sky130_fd_sc_hd__tap_1> cells (prefix ENDCAP_AO).
[10/30 10:14:21     12s] For 650 new insts, [10/30 10:14:21     12s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.001, MEM:962.9M
*** Applied 8 GNC rules (cpu = 0:00:00.0)
[10/30 10:14:21     12s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:954.9M
[10/30 10:14:21     12s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.001, MEM:954.9M
[10/30 10:14:21     12s] @file(par.tcl) 135: puts "write_db pre_place_tap_cells" 
[10/30 10:14:21     12s] write_db pre_place_tap_cells
[10/30 10:14:21     12s] @file(par.tcl) 136: write_db pre_place_tap_cells
[10/30 10:14:21     12s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:21     12s] #% Begin write_db save design ... (date=10/30 10:14:21, mem=814.0M)
[10/30 10:14:21     12s] % Begin Save ccopt configuration ... (date=10/30 10:14:21, mem=814.0M)
[10/30 10:14:21     12s] % End Save ccopt configuration ... (date=10/30 10:14:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.0M, current mem=814.0M)
[10/30 10:14:21     12s] % Begin Save netlist data ... (date=10/30 10:14:21, mem=814.0M)
[10/30 10:14:21     12s] Writing Binary DB to pre_place_tap_cells/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:21     12s] % End Save netlist data ... (date=10/30 10:14:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.4M, current mem=828.4M)
[10/30 10:14:21     12s] Saving symbol-table file in separate thread ...
[10/30 10:14:21     12s] Saving congestion map file in separate thread ...
[10/30 10:14:21     12s] % Begin Save AAE data ... (date=10/30 10:14:21, mem=828.4M)
[10/30 10:14:21     12s] Saving AAE Data ...
[10/30 10:14:21     12s] Saving congestion map file pre_place_tap_cells/dot_product.route.congmap.gz ...
[10/30 10:14:21     12s] % End Save AAE data ... (date=10/30 10:14:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.4M, current mem=828.4M)
[10/30 10:14:21     12s] % Begin Save clock tree data ... (date=10/30 10:14:21, mem=828.4M)
[10/30 10:14:21     12s] % End Save clock tree data ... (date=10/30 10:14:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.4M, current mem=828.4M)
[10/30 10:14:21     12s] Saving preference file pre_place_tap_cells/gui.pref.tcl ...
[10/30 10:14:21     12s] 2023/10/30 10:14:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:21     12s] 2023/10/30 10:14:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:21     12s] 2023/10/30 10:14:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:21     12s] 2023/10/30 10:14:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:21     12s] Saving mode setting ...
[10/30 10:14:21     12s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:21     12s] Saving global file ...
[10/30 10:14:21     12s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:22     12s] 2023/10/30 10:14:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:22     12s] 2023/10/30 10:14:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:22     12s] Saving Drc markers ...
[10/30 10:14:22     12s] ... No Drc file written since there is no markers found.
[10/30 10:14:22     12s] % Begin Save routing data ... (date=10/30 10:14:22, mem=828.6M)
[10/30 10:14:22     12s] Saving route file ...
[10/30 10:14:22     12s] 2023/10/30 10:14:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:22     12s] 2023/10/30 10:14:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:22     12s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=985.9M) ***
[10/30 10:14:22     12s] % End Save routing data ... (date=10/30 10:14:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.4M, current mem=829.4M)
[10/30 10:14:22     12s] Saving floorplan file in separate thread ...
[10/30 10:14:22     12s] Saving PG Conn file in separate thread ...
[10/30 10:14:22     12s] Saving placement file in separate thread ...
[10/30 10:14:22     12s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:22     12s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1001.9M) ***
[10/30 10:14:22     12s] 2023/10/30 10:14:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:22     12s] 2023/10/30 10:14:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:22     12s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:22     12s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:22     12s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:22     12s] Saving property file pre_place_tap_cells/dot_product.prop
[10/30 10:14:22     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1001.9M) ***
[10/30 10:14:22     12s] % Begin Save power constraints data ... (date=10/30 10:14:22, mem=831.0M)
[10/30 10:14:22     12s] % End Save power constraints data ... (date=10/30 10:14:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.0M, current mem=831.0M)
[10/30 10:14:22     12s] Saving CPF database ...
[10/30 10:14:22     12s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:23     12s] Generated self-contained design pre_place_tap_cells
[10/30 10:14:23     12s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:23     12s] #% End write_db save design ... (date=10/30 10:14:23, total cpu=0:00:00.6, real=0:00:02.0, peak res=834.0M, current mem=812.6M)
[10/30 10:14:23     12s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:23     12s] 
[10/30 10:14:23     12s] @file(par.tcl) 137: puts "ln -sfn pre_place_tap_cells latest" 
[10/30 10:14:23     12s] ln -sfn pre_place_tap_cells latest
[10/30 10:14:23     12s] @file(par.tcl) 138: ln -sfn pre_place_tap_cells latest
[10/30 10:14:23     12s] @file(par.tcl) 139: set_db add_well_taps_cell sky130_fd_sc_hd__tapvpwrvgnd_1
[10/30 10:14:23     12s] @file(par.tcl) 140: add_well_taps -cell_interval 15.0 -in_row_offset 5.0
[10/30 10:14:23     12s] OPERPROF: Starting DPlace-Init at level 1, MEM:978.4M
[10/30 10:14:23     12s] #spOpts: N=130 VtWidth mergeVia=F cut2cut 
[10/30 10:14:23     12s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:979.4M
[10/30 10:14:23     12s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:979.4M
[10/30 10:14:23     12s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:979.4M
[10/30 10:14:23     12s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:979.4M
[10/30 10:14:23     12s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:979.4M
[10/30 10:14:23     12s] Core basic site is unithd
[10/30 10:14:23     12s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:982.9M
[10/30 10:14:23     12s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:23     12s] SiteArray: use 1,147,520 bytes
[10/30 10:14:23     12s] SiteArray: current memory after site array memory allocatiion 982.9M
[10/30 10:14:23     12s] SiteArray: FP blocked sites are writable
[10/30 10:14:23     12s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.002, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:982.9M
[10/30 10:14:23     12s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:23     12s] Mark StBox On SiteArr starts
[10/30 10:14:23     12s] Mark StBox On SiteArr ends
[10/30 10:14:23     12s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.022, REAL:0.023, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.001, REAL:0.001, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.024, REAL:0.025, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.024, REAL:0.025, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:982.9M
[10/30 10:14:23     12s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:982.9M
[10/30 10:14:23     12s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=982.9MB).
[10/30 10:14:23     12s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.029, MEM:982.9M
[10/30 10:14:23     12s] **WARN: (IMPSP-5134):	Setting cellInterval to 14.720 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'unithd' width of 0.460 microns
[10/30 10:14:23     12s] Type 'man IMPSP-5134' for more detail.
[10/30 10:14:23     12s] **WARN: (IMPSP-5134):	Setting inRowOffset to 4.600 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'unithd' width of 0.460 microns
[10/30 10:14:23     12s] Type 'man IMPSP-5134' for more detail.
[10/30 10:14:23     12s] For 7124 new insts, *** Applied 8 GNC rules (cpu = 0:00:00.0)
[10/30 10:14:23     12s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:985.9M
[10/30 10:14:23     12s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:985.9M
[10/30 10:14:23     12s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:985.9M
[10/30 10:14:23     12s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:985.9M
[10/30 10:14:23     12s] Inserted 7124 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP_AO).
[10/30 10:14:23     12s] @file(par.tcl) 141: puts "write_db pre_sky130_connect_nets" 
[10/30 10:14:23     12s] write_db pre_sky130_connect_nets
[10/30 10:14:23     12s] @file(par.tcl) 142: write_db pre_sky130_connect_nets
[10/30 10:14:23     12s] #% Begin write_db save design ... (date=10/30 10:14:23, mem=820.9M)
[10/30 10:14:23     12s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:23     12s] % Begin Save ccopt configuration ... (date=10/30 10:14:23, mem=820.9M)
[10/30 10:14:23     12s] % End Save ccopt configuration ... (date=10/30 10:14:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=820.9M, current mem=820.9M)
[10/30 10:14:23     12s] % Begin Save netlist data ... (date=10/30 10:14:23, mem=820.9M)
[10/30 10:14:23     12s] Writing Binary DB to pre_sky130_connect_nets/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:23     12s] % End Save netlist data ... (date=10/30 10:14:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.4M, current mem=823.4M)
[10/30 10:14:23     12s] Saving symbol-table file in separate thread ...
[10/30 10:14:23     12s] Saving congestion map file in separate thread ...
[10/30 10:14:23     12s] % Begin Save AAE data ... (date=10/30 10:14:23, mem=823.4M)
[10/30 10:14:23     12s] Saving AAE Data ...
[10/30 10:14:23     12s] Saving congestion map file pre_sky130_connect_nets/dot_product.route.congmap.gz ...
[10/30 10:14:23     12s] % End Save AAE data ... (date=10/30 10:14:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.4M, current mem=823.4M)
[10/30 10:14:24     12s] % Begin Save clock tree data ... (date=10/30 10:14:23, mem=823.4M)
[10/30 10:14:24     12s] % End Save clock tree data ... (date=10/30 10:14:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.4M, current mem=823.4M)
[10/30 10:14:24     12s] Saving preference file pre_sky130_connect_nets/gui.pref.tcl ...
[10/30 10:14:24     12s] 2023/10/30 10:14:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:24     12s] 2023/10/30 10:14:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:24     12s] 2023/10/30 10:14:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:24     12s] 2023/10/30 10:14:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:24     12s] Saving mode setting ...
[10/30 10:14:24     12s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:24     12s] Saving global file ...
[10/30 10:14:24     12s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:24     12s] 2023/10/30 10:14:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:24     12s] 2023/10/30 10:14:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:24     12s] Saving Drc markers ...
[10/30 10:14:24     12s] ... No Drc file written since there is no markers found.
[10/30 10:14:24     12s] % Begin Save routing data ... (date=10/30 10:14:24, mem=823.4M)
[10/30 10:14:24     12s] Saving route file ...
[10/30 10:14:24     12s] 2023/10/30 10:14:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:24     12s] 2023/10/30 10:14:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:24     12s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1004.9M) ***
[10/30 10:14:24     12s] % End Save routing data ... (date=10/30 10:14:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=824.1M, current mem=824.1M)
[10/30 10:14:24     12s] Saving floorplan file in separate thread ...
[10/30 10:14:24     12s] Saving PG Conn file in separate thread ...
[10/30 10:14:24     12s] Saving placement file in separate thread ...
[10/30 10:14:24     12s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:24     12s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1020.9M) ***
[10/30 10:14:24     12s] 2023/10/30 10:14:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:24     12s] 2023/10/30 10:14:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:24     12s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:24     12s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:24     12s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:24     12s] Saving property file pre_sky130_connect_nets/dot_product.prop
[10/30 10:14:24     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1020.9M) ***
[10/30 10:14:24     12s] % Begin Save power constraints data ... (date=10/30 10:14:24, mem=825.5M)
[10/30 10:14:24     12s] % End Save power constraints data ... (date=10/30 10:14:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.5M, current mem=825.5M)
[10/30 10:14:24     12s] Saving CPF database ...
[10/30 10:14:24     12s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:25     13s] Generated self-contained design pre_sky130_connect_nets
[10/30 10:14:25     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:25     13s] #% End write_db save design ... (date=10/30 10:14:25, total cpu=0:00:00.5, real=0:00:02.0, peak res=825.5M, current mem=819.5M)
[10/30 10:14:25     13s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:25     13s] 
[10/30 10:14:25     13s] @file(par.tcl) 143: puts "ln -sfn pre_sky130_connect_nets latest" 
[10/30 10:14:25     13s] ln -sfn pre_sky130_connect_nets latest
[10/30 10:14:25     13s] @file(par.tcl) 144: ln -sfn pre_sky130_connect_nets latest
[10/30 10:14:25     13s] @file(par.tcl) 145: connect_global_net VDD -type pg_pin -pin_base_name VPWR -all -auto_tie -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 146: connect_global_net VDD -type net    -net_base_name VPWR -all -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 147: connect_global_net VDD -type pg_pin -pin_base_name VPB -all -auto_tie -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 148: connect_global_net VDD -type net    -net_base_name VPB -all -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 149: connect_global_net VDD -type pg_pin -pin_base_name vdd -all -auto_tie -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 150: connect_global_net VDD -type net    -net_base_name vdd -all -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 151: connect_global_net VSS -type pg_pin -pin_base_name VGND -all -auto_tie -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 152: connect_global_net VSS -type net    -net_base_name VGND -all -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 153: connect_global_net VSS -type pg_pin -pin_base_name VNB -all -auto_tie -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 154: connect_global_net VSS -type net    -net_base_name VNB -all -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 155: connect_global_net VSS -type pg_pin -pin_base_name vss -all -auto_tie -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 156: connect_global_net VSS -type net    -net_base_name vss -all -netlist_override
[10/30 10:14:25     13s] @file(par.tcl) 157: puts "write_db pre_power_straps" 
[10/30 10:14:25     13s] write_db pre_power_straps
[10/30 10:14:25     13s] @file(par.tcl) 158: write_db pre_power_straps
[10/30 10:14:26     13s] #% Begin write_db save design ... (date=10/30 10:14:25, mem=819.5M)
[10/30 10:14:26     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:26     13s] % Begin Save ccopt configuration ... (date=10/30 10:14:26, mem=819.5M)
[10/30 10:14:26     13s] % End Save ccopt configuration ... (date=10/30 10:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=819.5M, current mem=819.5M)
[10/30 10:14:26     13s] % Begin Save netlist data ... (date=10/30 10:14:26, mem=819.5M)
[10/30 10:14:26     13s] Writing Binary DB to pre_power_straps/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:26     13s] % End Save netlist data ... (date=10/30 10:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.8M, current mem=825.8M)
[10/30 10:14:26     13s] Saving symbol-table file in separate thread ...
[10/30 10:14:26     13s] Saving congestion map file in separate thread ...
[10/30 10:14:26     13s] % Begin Save AAE data ... (date=10/30 10:14:26, mem=825.8M)
[10/30 10:14:26     13s] Saving AAE Data ...
[10/30 10:14:26     13s] Saving congestion map file pre_power_straps/dot_product.route.congmap.gz ...
[10/30 10:14:26     13s] % End Save AAE data ... (date=10/30 10:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.8M, current mem=825.8M)
[10/30 10:14:26     13s] % Begin Save clock tree data ... (date=10/30 10:14:26, mem=825.8M)
[10/30 10:14:26     13s] % End Save clock tree data ... (date=10/30 10:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.8M, current mem=825.8M)
[10/30 10:14:26     13s] Saving preference file pre_power_straps/gui.pref.tcl ...
[10/30 10:14:26     13s] 2023/10/30 10:14:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:26     13s] 2023/10/30 10:14:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:26     13s] 2023/10/30 10:14:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:26     13s] 2023/10/30 10:14:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:26     13s] Saving mode setting ...
[10/30 10:14:26     13s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:26     13s] Saving global file ...
[10/30 10:14:26     13s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:26     13s] 2023/10/30 10:14:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:26     13s] 2023/10/30 10:14:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:26     13s] Saving Drc markers ...
[10/30 10:14:26     13s] ... No Drc file written since there is no markers found.
[10/30 10:14:26     13s] % Begin Save routing data ... (date=10/30 10:14:26, mem=825.8M)
[10/30 10:14:26     13s] Saving route file ...
[10/30 10:14:26     13s] 2023/10/30 10:14:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:26     13s] 2023/10/30 10:14:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:26     13s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1025.9M) ***
[10/30 10:14:26     13s] % End Save routing data ... (date=10/30 10:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.5M, current mem=826.5M)
[10/30 10:14:26     13s] Saving floorplan file in separate thread ...
[10/30 10:14:26     13s] Saving PG Conn file in separate thread ...
[10/30 10:14:26     13s] Saving placement file in separate thread ...
[10/30 10:14:26     13s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:26     13s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1041.9M) ***
[10/30 10:14:26     13s] 2023/10/30 10:14:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:26     13s] 2023/10/30 10:14:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:26     13s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:26     13s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:26     13s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:26     13s] Saving property file pre_power_straps/dot_product.prop
[10/30 10:14:26     13s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1041.9M) ***
[10/30 10:14:26     13s] % Begin Save power constraints data ... (date=10/30 10:14:26, mem=828.0M)
[10/30 10:14:26     13s] % End Save power constraints data ... (date=10/30 10:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.0M, current mem=828.0M)
[10/30 10:14:26     13s] Saving CPF database ...
[10/30 10:14:26     13s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:28     13s] Generated self-contained design pre_power_straps
[10/30 10:14:28     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:28     13s] #% End write_db save design ... (date=10/30 10:14:28, total cpu=0:00:00.6, real=0:00:02.0, peak res=828.0M, current mem=820.1M)
[10/30 10:14:28     13s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:28     13s] 
[10/30 10:14:28     13s] @file(par.tcl) 159: puts "ln -sfn pre_power_straps latest" 
[10/30 10:14:28     13s] ln -sfn pre_power_straps latest
[10/30 10:14:28     13s] @file(par.tcl) 160: ln -sfn pre_power_straps latest
[10/30 10:14:28     13s] @file(par.tcl) 161: puts "source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_straps.tcl" 
[10/30 10:14:28     13s] source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_straps.tcl
[10/30 10:14:28     13s] @file(par.tcl) 162: source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_straps.tcl
[10/30 10:14:28     13s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_straps.tcl
[10/30 10:14:28     13s] @file(power_straps.tcl) 10: reset_db -category add_stripes
[10/30 10:14:28     13s] @file(power_straps.tcl) 11: set_db add_stripes_stacked_via_bottom_layer met1
[10/30 10:14:28     13s] @file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer met1
[10/30 10:14:28     13s] @file(power_straps.tcl) 13: set_db add_stripes_spacing_from_block 2.000
[10/30 10:14:28     13s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/30 10:14:28     13s] @file(power_straps.tcl) 14: add_stripes -pin_layer met1 -layer met1 -over_pins 1 -master "sky130_fd_sc_hd__tapvpwrvgnd_1" -block_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met1 -pad_core_ring_bottom_layer_limit met1 -pad_core_ring_top_layer_limit met1 -direction horizontal -width pin_width -nets { VSS VDD }
[10/30 10:14:28     13s] #% Begin add_stripes (date=10/30 10:14:28, mem=820.2M)
[10/30 10:14:28     13s] 
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (100.740 0.000) (101.200 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (107.640 0.000) (108.100 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (122.360 0.000) (122.820 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (137.080 0.000) (137.540 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (151.800 0.000) (152.260 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (166.520 0.000) (166.980 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (181.240 0.000) (181.700 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (195.960 0.000) (196.420 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (210.680 0.000) (211.140 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (225.400 0.000) (225.860 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (240.120 0.000) (240.580 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (254.840 0.000) (255.300 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (269.560 0.000) (270.020 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (284.280 0.000) (284.740 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (299.000 0.000) (299.460 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (313.720 0.000) (314.180 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (328.440 0.000) (328.900 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (343.160 0.000) (343.620 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (357.880 0.000) (358.340 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (372.600 0.000) (373.060 2.960) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     13s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/30 10:14:28     13s] To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:28     13s] Starting stripe generation ...
[10/30 10:14:28     13s] Non-Default Mode Option Settings :
[10/30 10:14:28     13s]   -spacing_from_block  2.00 
[10/30 10:14:28     13s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/30 10:14:28     13s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/30 10:14:28     14s] Stripe generation is complete.
[10/30 10:14:28     14s] add_stripes created 324 wires.
[10/30 10:14:28     14s] ViaGen created 0 via, deleted 0 via to avoid violation.
[10/30 10:14:28     14s] +--------+----------------+----------------+
[10/30 10:14:28     14s] |  Layer |     Created    |     Deleted    |
[10/30 10:14:28     14s] +--------+----------------+----------------+
[10/30 10:14:28     14s] |  met1  |       324      |       NA       |
[10/30 10:14:28     14s] +--------+----------------+----------------+
[10/30 10:14:28     14s] #% End add_stripes (date=10/30 10:14:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=843.4M, current mem=843.4M)
[10/30 10:14:28     14s] @file(power_straps.tcl) 18: reset_db -category add_stripes
[10/30 10:14:28     14s] @file(power_straps.tcl) 19: set_db add_stripes_stacked_via_top_layer met2
[10/30 10:14:28     14s] @file(power_straps.tcl) 20: set_db add_stripes_stacked_via_bottom_layer met1
[10/30 10:14:28     14s] @file(power_straps.tcl) 21: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/30 10:14:28     14s] The power planner will set stripe antenna targets to stripe.
[10/30 10:14:28     14s] @file(power_straps.tcl) 22: set_db add_stripes_spacing_from_block 4.000
[10/30 10:14:28     14s] Global stripes will break 4.000000 user units from obstructed blocks.
[10/30 10:14:28     14s] @file(power_straps.tcl) 23: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met2 -block_ring_top_layer_limit met1 -direction vertical -layer met2 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met1 -set_to_set_distance 119.60 -spacing 0.42 -switch_layer_over_obs 0 -width 2.80 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 5.04]
[10/30 10:14:28     14s] #% Begin add_stripes (date=10/30 10:14:28, mem=843.4M)
[10/30 10:14:28     14s] 
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_640' was increased to (599.380 582.080) (599.840 585.040) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_642' was increased to (599.380 584.800) (599.840 587.760) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_644' was increased to (599.380 587.520) (599.840 590.480) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_646' was increased to (599.380 590.240) (599.840 593.200) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_648' was increased to (599.380 592.960) (599.840 595.920) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_650' was increased to (599.380 595.680) (599.840 598.640) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6917' was increased to (563.960 582.080) (564.420 585.040) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6918' was increased to (578.680 582.080) (579.140 585.040) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6919' was increased to (593.400 582.080) (593.860 585.040) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6958' was increased to (563.960 584.800) (564.420 587.760) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6959' was increased to (578.680 584.800) (579.140 587.760) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6960' was increased to (593.400 584.800) (593.860 587.760) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6999' was increased to (563.960 587.520) (564.420 590.480) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7000' was increased to (578.680 587.520) (579.140 590.480) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7001' was increased to (593.400 587.520) (593.860 590.480) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7040' was increased to (563.960 590.240) (564.420 593.200) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7041' was increased to (578.680 590.240) (579.140 593.200) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7042' was increased to (593.400 590.240) (593.860 593.200) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7081' was increased to (563.960 592.960) (564.420 595.920) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7082' was increased to (578.680 592.960) (579.140 595.920) because pins or obstructions were outside the original block boundary.
[10/30 10:14:28     14s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/30 10:14:28     14s] To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:28     14s] Starting stripe generation ...
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] Non-Default Mode Option Settings :
[10/30 10:14:28     14s]   -spacing_from_block  4.00 
[10/30 10:14:28     14s]   -trim_antenna_back_to_shape   stripe
[10/30 10:14:28     14s]   -trim_antenna_max_distance  0.00
[10/30 10:14:28     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:28     14s] Stripe generation is complete.
[10/30 10:14:28     14s] vias are now being generated.
[10/30 10:14:28     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:28     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:28     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:28     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:28     14s] add_stripes created 14 wires.
[10/30 10:14:28     14s] ViaGen created 893 vias, deleted 0 via to avoid violation.
[10/30 10:14:28     14s] +--------+----------------+----------------+
[10/30 10:14:28     14s] |  Layer |     Created    |     Deleted    |
[10/30 10:14:28     14s] +--------+----------------+----------------+
[10/30 10:14:28     14s] |   via  |       893      |        0       |
[10/30 10:14:28     14s] |  met2  |       14       |       NA       |
[10/30 10:14:28     14s] +--------+----------------+----------------+
[10/30 10:14:28     14s] #% End add_stripes (date=10/30 10:14:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=844.0M, current mem=844.0M)
[10/30 10:14:28     14s] @file(power_straps.tcl) 27: reset_db -category add_stripes
[10/30 10:14:28     14s] @file(power_straps.tcl) 28: set_db add_stripes_stacked_via_top_layer met3
[10/30 10:14:28     14s] @file(power_straps.tcl) 29: set_db add_stripes_stacked_via_bottom_layer met2
[10/30 10:14:28     14s] @file(power_straps.tcl) 30: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/30 10:14:28     14s] The power planner will set stripe antenna targets to stripe.
[10/30 10:14:28     14s] @file(power_straps.tcl) 31: set_db add_stripes_spacing_from_block 2.000
[10/30 10:14:28     14s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/30 10:14:28     14s] @file(power_straps.tcl) 32: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met3 -block_ring_top_layer_limit met2 -direction horizontal -layer met3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met2 -set_to_set_distance 44.20 -spacing 1.10 -switch_layer_over_obs 0 -width 3.66 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 7.69]
[10/30 10:14:28     14s] #% Begin add_stripes (date=10/30 10:14:28, mem=844.0M)
[10/30 10:14:28     14s] 
[10/30 10:14:28     14s] Starting stripe generation ...
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:28     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:28     14s] Non-Default Mode Option Settings :
[10/30 10:14:28     14s]   -spacing_from_block  2.00 
[10/30 10:14:28     14s]   -trim_antenna_back_to_shape   stripe
[10/30 10:14:28     14s]   -trim_antenna_max_distance  0.00
[10/30 10:14:28     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Stripe generation is complete.
[10/30 10:14:29     14s] vias are now being generated.
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] add_stripes created 42 wires.
[10/30 10:14:29     14s] ViaGen created 112 vias, deleted 0 via to avoid violation.
[10/30 10:14:29     14s] +--------+----------------+----------------+
[10/30 10:14:29     14s] |  Layer |     Created    |     Deleted    |
[10/30 10:14:29     14s] +--------+----------------+----------------+
[10/30 10:14:29     14s] |  via2  |       112      |        0       |
[10/30 10:14:29     14s] |  met3  |       42       |       NA       |
[10/30 10:14:29     14s] +--------+----------------+----------------+
[10/30 10:14:29     14s] #% End add_stripes (date=10/30 10:14:29, total cpu=0:00:00.2, real=0:00:01.0, peak res=844.2M, current mem=844.2M)
[10/30 10:14:29     14s] @file(power_straps.tcl) 36: reset_db -category add_stripes
[10/30 10:14:29     14s] @file(power_straps.tcl) 37: set_db add_stripes_stacked_via_top_layer met4
[10/30 10:14:29     14s] @file(power_straps.tcl) 38: set_db add_stripes_stacked_via_bottom_layer met3
[10/30 10:14:29     14s] @file(power_straps.tcl) 39: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/30 10:14:29     14s] The power planner will set stripe antenna targets to stripe.
[10/30 10:14:29     14s] @file(power_straps.tcl) 40: set_db add_stripes_spacing_from_block 2.000
[10/30 10:14:29     14s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/30 10:14:29     14s] @file(power_straps.tcl) 41: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met4 -block_ring_top_layer_limit met3 -direction vertical -layer met4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met3 -set_to_set_distance 80.04 -spacing 1.10 -switch_layer_over_obs 0 -width 5.34 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 10.21]
[10/30 10:14:29     14s] #% Begin add_stripes (date=10/30 10:14:29, mem=844.2M)
[10/30 10:14:29     14s] 
[10/30 10:14:29     14s] Starting stripe generation ...
[10/30 10:14:29     14s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:29     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:29     14s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:29     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:29     14s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:29     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:29     14s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:29     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:29     14s] Non-Default Mode Option Settings :
[10/30 10:14:29     14s]   -spacing_from_block  2.00 
[10/30 10:14:29     14s]   -trim_antenna_back_to_shape   stripe
[10/30 10:14:29     14s]   -trim_antenna_max_distance  0.00
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Stripe generation is complete.
[10/30 10:14:29     14s] vias are now being generated.
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 63.58)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 63.58)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (100.96, 63.58)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 64.94)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 64.94)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (100.96, 64.94)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 69.03)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 69.03)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (100.96, 69.03)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 70.39)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 70.39)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (100.96, 70.39)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 71.75)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 71.75)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (100.96, 71.75)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 74.46)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 74.46)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (100.96, 74.46)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.59 x 0.32 at (100.74, 75.82)
[10/30 10:14:29     14s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (99.61, 75.82)
[10/30 10:14:29     14s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[10/30 10:14:29     14s] To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:29     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:30     14s] add_stripes created 16 wires.
[10/30 10:14:30     14s] ViaGen created 713 vias, deleted 0 via to avoid violation.
[10/30 10:14:30     14s] +--------+----------------+----------------+
[10/30 10:14:30     14s] |  Layer |     Created    |     Deleted    |
[10/30 10:14:30     14s] +--------+----------------+----------------+
[10/30 10:14:30     14s] |  via3  |       713      |        0       |
[10/30 10:14:30     14s] |  met4  |       16       |       NA       |
[10/30 10:14:30     14s] +--------+----------------+----------------+
[10/30 10:14:30     14s] #% End add_stripes (date=10/30 10:14:30, total cpu=0:00:00.2, real=0:00:01.0, peak res=845.2M, current mem=845.2M)
[10/30 10:14:30     14s] @file(power_straps.tcl) 45: reset_db -category add_stripes
[10/30 10:14:30     14s] @file(power_straps.tcl) 46: set_db add_stripes_stacked_via_top_layer met5
[10/30 10:14:30     14s] @file(power_straps.tcl) 47: set_db add_stripes_stacked_via_bottom_layer met4
[10/30 10:14:30     14s] @file(power_straps.tcl) 48: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/30 10:14:30     14s] The power planner will set stripe antenna targets to stripe.
[10/30 10:14:30     14s] @file(power_straps.tcl) 49: set_db add_stripes_spacing_from_block 2.000
[10/30 10:14:30     14s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/30 10:14:30     14s] @file(power_straps.tcl) 50: add_stripes -create_pins 1 -block_ring_bottom_layer_limit met5 -block_ring_top_layer_limit met4 -direction horizontal -layer met5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met4 -set_to_set_distance 34.0 -spacing 4.8 -switch_layer_over_obs 0 -width 5.4 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 7.5]
[10/30 10:14:30     14s] #% Begin add_stripes (date=10/30 10:14:30, mem=845.2M)
[10/30 10:14:30     14s] 
[10/30 10:14:30     14s] Starting stripe generation ...
[10/30 10:14:30     14s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:30     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:30     14s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:30     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:30     14s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:30     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:30     14s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[10/30 10:14:30     14s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[10/30 10:14:30     14s] Non-Default Mode Option Settings :
[10/30 10:14:30     14s]   -spacing_from_block  2.00 
[10/30 10:14:30     14s]   -trim_antenna_back_to_shape   stripe
[10/30 10:14:30     14s]   -trim_antenna_max_distance  0.00
[10/30 10:14:30     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:30     14s] Stripe generation is complete.
[10/30 10:14:30     14s] vias are now being generated.
[10/30 10:14:30     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 281.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 281.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 292.0650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 292.0650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 55.0050} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 180.5450} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 315.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 315.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 315.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 77.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:14:30     14s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 247.8650} between Layer met4 and met5. Long running time might be introduced.
[10/30 10:14:30     14s] add_stripes created 35 wires.
[10/30 10:14:30     14s] ViaGen created 280 vias, deleted 0 via to avoid violation.
[10/30 10:14:30     14s] +--------+----------------+----------------+
[10/30 10:14:30     14s] |  Layer |     Created    |     Deleted    |
[10/30 10:14:30     14s] +--------+----------------+----------------+
[10/30 10:14:30     14s] |  via4  |       280      |        0       |
[10/30 10:14:30     14s] |  met5  |       35       |       NA       |
[10/30 10:14:30     14s] +--------+----------------+----------------+
[10/30 10:14:30     14s] #% End add_stripes (date=10/30 10:14:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=845.2M, current mem=845.2M)
[10/30 10:14:30     14s] #@ End verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/power_straps.tcl
[10/30 10:14:30     14s] @file(par.tcl) 163: puts "write_db pre_place_pins" 
[10/30 10:14:30     14s] write_db pre_place_pins
[10/30 10:14:30     14s] @file(par.tcl) 164: write_db pre_place_pins
[10/30 10:14:30     14s] #% Begin write_db save design ... (date=10/30 10:14:30, mem=845.2M)
[10/30 10:14:30     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:30     14s] % Begin Save ccopt configuration ... (date=10/30 10:14:30, mem=845.2M)
[10/30 10:14:30     14s] % End Save ccopt configuration ... (date=10/30 10:14:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=845.3M, current mem=845.3M)
[10/30 10:14:30     14s] % Begin Save netlist data ... (date=10/30 10:14:30, mem=845.3M)
[10/30 10:14:30     14s] Writing Binary DB to pre_place_pins/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:30     14s] % End Save netlist data ... (date=10/30 10:14:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.9M, current mem=855.5M)
[10/30 10:14:30     14s] Saving symbol-table file in separate thread ...
[10/30 10:14:30     14s] Saving congestion map file in separate thread ...
[10/30 10:14:30     14s] % Begin Save AAE data ... (date=10/30 10:14:30, mem=855.6M)
[10/30 10:14:30     14s] Saving AAE Data ...
[10/30 10:14:30     14s] Saving congestion map file pre_place_pins/dot_product.route.congmap.gz ...
[10/30 10:14:30     14s] % End Save AAE data ... (date=10/30 10:14:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.6M, current mem=855.6M)
[10/30 10:14:30     14s] % Begin Save clock tree data ... (date=10/30 10:14:30, mem=855.6M)
[10/30 10:14:30     14s] % End Save clock tree data ... (date=10/30 10:14:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.6M, current mem=855.6M)
[10/30 10:14:30     14s] Saving preference file pre_place_pins/gui.pref.tcl ...
[10/30 10:14:30     14s] 2023/10/30 10:14:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:30     14s] 2023/10/30 10:14:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:30     14s] 2023/10/30 10:14:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:30     14s] 2023/10/30 10:14:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:30     14s] Saving mode setting ...
[10/30 10:14:30     14s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:30     15s] Saving global file ...
[10/30 10:14:30     15s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:31     15s] 2023/10/30 10:14:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:31     15s] 2023/10/30 10:14:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:31     15s] Saving Drc markers ...
[10/30 10:14:31     15s] ... No Drc file written since there is no markers found.
[10/30 10:14:31     15s] % Begin Save routing data ... (date=10/30 10:14:31, mem=855.9M)
[10/30 10:14:31     15s] Saving route file ...
[10/30 10:14:31     15s] 2023/10/30 10:14:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:31     15s] 2023/10/30 10:14:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:31     15s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1064.1M) ***
[10/30 10:14:31     15s] % End Save routing data ... (date=10/30 10:14:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=856.7M, current mem=856.7M)
[10/30 10:14:31     15s] Saving floorplan file in separate thread ...
[10/30 10:14:31     15s] Saving PG Conn file in separate thread ...
[10/30 10:14:31     15s] Saving placement file in separate thread ...
[10/30 10:14:31     15s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:31     15s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1080.1M) ***
[10/30 10:14:31     15s] 2023/10/30 10:14:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:31     15s] 2023/10/30 10:14:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:31     15s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:31     15s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:31     15s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:31     15s] Saving property file pre_place_pins/dot_product.prop
[10/30 10:14:31     15s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1080.1M) ***
[10/30 10:14:31     15s] % Begin Save power constraints data ... (date=10/30 10:14:31, mem=858.0M)
[10/30 10:14:31     15s] % End Save power constraints data ... (date=10/30 10:14:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=858.0M, current mem=858.0M)
[10/30 10:14:31     15s] Saving CPF database ...
[10/30 10:14:31     15s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:32     15s] Generated self-contained design pre_place_pins
[10/30 10:14:32     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:32     15s] #% End write_db save design ... (date=10/30 10:14:32, total cpu=0:00:00.6, real=0:00:02.0, peak res=858.9M, current mem=847.2M)
[10/30 10:14:32     15s] *** Message Summary: 0 warning(s), 0 error(s)
[10/30 10:14:32     15s] 
[10/30 10:14:32     15s] @file(par.tcl) 165: puts "ln -sfn pre_place_pins latest" 
[10/30 10:14:32     15s] ln -sfn pre_place_pins latest
[10/30 10:14:32     15s] @file(par.tcl) 166: ln -sfn pre_place_pins latest
[10/30 10:14:32     15s] @file(par.tcl) 167: puts "set_db assign_pins_edit_in_batch true" 
[10/30 10:14:32     15s] set_db assign_pins_edit_in_batch true
[10/30 10:14:32     15s] @file(par.tcl) 168: set_db assign_pins_edit_in_batch true
[10/30 10:14:32     15s] @file(par.tcl) 169: set_db assign_pins_promoted_macro_bottom_layer li1
[10/30 10:14:32     15s] @file(par.tcl) 170: set_db assign_pins_promoted_macro_top_layer met5
[10/30 10:14:32     15s] @file(par.tcl) 171: set all_ppins ""
[10/30 10:14:32     15s] @file(par.tcl) 172: puts "edit_pin -fixed_pin -pin * -hinst dot_product -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 600 0 } -end { 0 0 }   " 
[10/30 10:14:32     15s] edit_pin -fixed_pin -pin * -hinst dot_product -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 600 0 } -end { 0 0 }   
[10/30 10:14:32     15s] @file(par.tcl) 173: edit_pin -fixed_pin -pin * -hinst dot_product -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 600 0 } -end { 0 0 }   
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[0] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[1] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[2] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[3] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[4] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[5] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[6] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[7] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[8] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[9] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[10] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[11] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[12] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[13] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[14] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[15] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[16] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[17] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[18] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (NRDB-728) PIN dout[19] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/30 10:14:32     15s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[10/30 10:14:32     15s] #To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin PAD_A_NOESD_H of cell_view sky130_fd_io__top_gpiov2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_clamped2_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_clamped2_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssa_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRFL-176) invalid polygon point list.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssa_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (EMS-27) Message (NRFL-176) has exceeded the current message display limit of 20.
[10/30 10:14:33     17s] #To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:33     17s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/30 10:14:33     17s] #WARNING (EMS-27) Message (NRDB-741) has exceeded the current message display limit of 20.
[10/30 10:14:33     17s] #To increase the message display limit, refer to the product command reference manual.
[10/30 10:14:34     17s] Successfully spread [110] pins.
[10/30 10:14:34     17s] editPin : finished (cpu = 0:00:02.1 real = 0:00:02.0, mem = 1130.7M).
[10/30 10:14:34     17s] @file(par.tcl) 174: puts "if {[llength $all_ppins] ne 0} {assign_io_pins -move_fixed_pin -pins [get_db $all_ppins .net.name]}" 
[10/30 10:14:34     17s] if {0 ne 0} {assign_io_pins -move_fixed_pin -pins }
[10/30 10:14:34     17s] @file(par.tcl) 175: if {[llength $all_ppins] ne 0} {assign_io_pins -move_fixed_pin -pins [get_db $all_ppins .net.name]}
[10/30 10:14:34     17s] @file(par.tcl) 176: puts "set_db assign_pins_edit_in_batch false" 
[10/30 10:14:34     17s] set_db assign_pins_edit_in_batch false
[10/30 10:14:34     17s] @file(par.tcl) 177: set_db assign_pins_edit_in_batch false
[10/30 10:14:34     17s] @file(par.tcl) 178: puts "write_db pre_place_opt_design" 
[10/30 10:14:34     17s] write_db pre_place_opt_design
[10/30 10:14:34     17s] @file(par.tcl) 179: write_db pre_place_opt_design
[10/30 10:14:34     17s] #% Begin write_db save design ... (date=10/30 10:14:34, mem=911.1M)
[10/30 10:14:34     17s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:34     17s] % Begin Save ccopt configuration ... (date=10/30 10:14:34, mem=911.1M)
[10/30 10:14:34     17s] % End Save ccopt configuration ... (date=10/30 10:14:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.3M, current mem=912.3M)
[10/30 10:14:34     17s] % Begin Save netlist data ... (date=10/30 10:14:34, mem=912.3M)
[10/30 10:14:34     17s] Writing Binary DB to pre_place_opt_design/dot_product.v.bin in multi-threaded mode...
[10/30 10:14:34     17s] % End Save netlist data ... (date=10/30 10:14:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=931.1M, current mem=929.1M)
[10/30 10:14:34     17s] Saving symbol-table file in separate thread ...
[10/30 10:14:34     17s] Saving congestion map file in separate thread ...
[10/30 10:14:34     17s] Saving congestion map file pre_place_opt_design/dot_product.route.congmap.gz ...
[10/30 10:14:34     17s] % Begin Save AAE data ... (date=10/30 10:14:34, mem=929.1M)
[10/30 10:14:34     17s] Saving AAE Data ...
[10/30 10:14:34     17s] % End Save AAE data ... (date=10/30 10:14:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=929.1M, current mem=929.1M)
[10/30 10:14:34     17s] % Begin Save clock tree data ... (date=10/30 10:14:34, mem=929.1M)
[10/30 10:14:34     17s] % End Save clock tree data ... (date=10/30 10:14:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=929.1M, current mem=929.1M)
[10/30 10:14:34     17s] Saving preference file pre_place_opt_design/gui.pref.tcl ...
[10/30 10:14:34     17s] 2023/10/30 10:14:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:34     17s] 2023/10/30 10:14:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:34     17s] 2023/10/30 10:14:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:34     17s] 2023/10/30 10:14:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:34     17s] Saving mode setting ...
[10/30 10:14:34     17s] Saving root attributes to be loaded post write_db ...
[10/30 10:14:34     17s] Saving global file ...
[10/30 10:14:34     17s] Saving root attributes to be loaded previous write_db ...
[10/30 10:14:34     17s] 2023/10/30 10:14:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:34     17s] 2023/10/30 10:14:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:34     17s] Saving Drc markers ...
[10/30 10:14:34     17s] ... No Drc file written since there is no markers found.
[10/30 10:14:34     17s] % Begin Save routing data ... (date=10/30 10:14:34, mem=929.3M)
[10/30 10:14:34     17s] Saving route file ...
[10/30 10:14:34     17s] 2023/10/30 10:14:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:34     17s] 2023/10/30 10:14:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:34     17s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1161.8M) ***
[10/30 10:14:34     17s] % End Save routing data ... (date=10/30 10:14:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=930.1M, current mem=930.1M)
[10/30 10:14:34     17s] Saving floorplan file in separate thread ...
[10/30 10:14:34     17s] Saving PG Conn file in separate thread ...
[10/30 10:14:34     17s] Saving placement file in separate thread ...
[10/30 10:14:34     17s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:14:34     17s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1177.8M) ***
[10/30 10:14:34     17s] 2023/10/30 10:14:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:14:34     17s] 2023/10/30 10:14:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:14:34     17s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:34     17s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:34     17s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:14:34     17s] Saving property file pre_place_opt_design/dot_product.prop
[10/30 10:14:34     17s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1177.8M) ***
[10/30 10:14:35     17s] % Begin Save power constraints data ... (date=10/30 10:14:34, mem=931.7M)
[10/30 10:14:35     17s] % End Save power constraints data ... (date=10/30 10:14:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=931.7M, current mem=931.7M)
[10/30 10:14:35     17s] Saving CPF database ...
[10/30 10:14:35     17s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:14:36     18s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:14:36     18s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:14:36     18s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:14:36     18s] Generated self-contained design pre_place_opt_design
[10/30 10:14:36     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:36     18s] #% End write_db save design ... (date=10/30 10:14:36, total cpu=0:00:00.6, real=0:00:02.0, peak res=935.8M, current mem=909.9M)
[10/30 10:14:36     18s] 
[10/30 10:14:36     18s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:14:36     18s] Severity  ID               Count  Summary                                  
[10/30 10:14:36     18s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:14:36     18s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:14:36     18s] 
[10/30 10:14:36     18s] @file(par.tcl) 180: puts "ln -sfn pre_place_opt_design latest" 
[10/30 10:14:36     18s] ln -sfn pre_place_opt_design latest
[10/30 10:14:36     18s] @file(par.tcl) 181: ln -sfn pre_place_opt_design latest
[10/30 10:14:36     18s] @file(par.tcl) 182: puts "place_opt_design" 
[10/30 10:14:36     18s] place_opt_design
[10/30 10:14:36     18s] @file(par.tcl) 183: place_opt_design
[10/30 10:14:36     18s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/30 10:14:36     18s] 'set_default_switching_activity' finished successfully.
[10/30 10:14:36     18s] *** Starting GigaPlace ***
[10/30 10:14:36     18s] **INFO: user set placement options
[10/30 10:14:36     18s] root: { place_detail_check_cut_spacing {true} place_detail_color_aware_legal {false} place_global_cong_effort {high} place_global_place_io_pins {true}}
[10/30 10:14:36     18s] **INFO: user set opt options
[10/30 10:14:36     18s] root: { opt_area_recovery {true} opt_consider_routing_congestion {true} opt_fix_fanout_load {true} opt_fix_hold_verbose {true} opt_hold_target_slack {0.1} opt_honor_fences {true} opt_post_route_area_reclaim {setup_aware} opt_setup_target_slack {0.1}}
[10/30 10:14:36     18s] #optDebug: fT-E <X 2 3 1 0>
[10/30 10:14:36     18s] #optDebug: fT-S <1 2 3 1 0>
[10/30 10:14:36     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1154.7M
[10/30 10:14:36     18s] #optDebug: fT-E <X 2 3 1 0>
[10/30 10:14:36     18s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1154.7M
[10/30 10:14:36     18s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1154.7M
[10/30 10:14:36     18s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1154.7M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1154.7M
[10/30 10:14:36     18s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1154.7M
[10/30 10:14:36     18s] Core basic site is unithd
[10/30 10:14:36     18s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1156.3M
[10/30 10:14:36     18s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:36     18s] SiteArray: use 1,147,520 bytes
[10/30 10:14:36     18s] SiteArray: current memory after site array memory allocatiion 1156.3M
[10/30 10:14:36     18s] SiteArray: FP blocked sites are writable
[10/30 10:14:36     18s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1156.3M
[10/30 10:14:36     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:36     18s] Mark StBox On SiteArr starts
[10/30 10:14:36     18s] Mark StBox On SiteArr ends
[10/30 10:14:36     18s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.005, REAL:0.002, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.005, REAL:0.003, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.026, REAL:0.026, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Starting CMU at level 4, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.034, REAL:0.037, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.034, REAL:0.037, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1156.3M
[10/30 10:14:36     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1156.3MB).
[10/30 10:14:36     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1156.3M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1148.3M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1148.3M
[10/30 10:14:36     18s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1148.3M
[10/30 10:14:36     18s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1148.3M
[10/30 10:14:36     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:36     18s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 1, number of sequential = 123, percentage of missing scan cell = 0.00% (0 / 123)
[10/30 10:14:36     18s] no activity file in design. spp won't run.
[10/30 10:14:36     18s] *** Start delete_buffer_trees ***
[10/30 10:14:36     18s] Multithreaded Timing Analysis is initialized with 4 threads
[10/30 10:14:36     18s] 
[10/30 10:14:36     18s] *info: Marking 0 level shifter instances dont touch
[10/30 10:14:36     18s] *info: Marking 0 always on instances dont touch
[10/30 10:14:36     18s] Info: Detect buffers to remove automatically.
[10/30 10:14:36     18s] Analyzing netlist ...
[10/30 10:14:36     18s] Updating netlist
[10/30 10:14:36     18s] AAE DB initialization (MEM=1278.99 CPU=0:00:00.1 REAL=0:00:00.0) 
[10/30 10:14:36     18s] Start AAE Lib Loading. (MEM=1278.99)
[10/30 10:14:36     18s] End AAE Lib Loading. (MEM=1307.61 CPU=0:00:00.0 Real=0:00:00.0)
[10/30 10:14:36     18s] 
[10/30 10:14:36     18s] Cleanup ECO timing graph ...
[10/30 10:14:36     18s] Cleanup RC data ...
[10/30 10:14:36     18s] Cleanup routing data ...
[10/30 10:14:36     18s] *summary: 92 instances (buffers/inverters) removed
[10/30 10:14:36     18s] *       :      1 instance  of type 'sky130_fd_sc_hd__inv_6' removed
[10/30 10:14:36     18s] *       :      1 instance  of type 'sky130_fd_sc_hd__inv_4' removed
[10/30 10:14:36     18s] *       :      8 instances of type 'sky130_fd_sc_hd__inv_2' removed
[10/30 10:14:36     18s] *       :      1 instance  of type 'sky130_fd_sc_hd__dlygate4sd2_1' removed
[10/30 10:14:36     18s] *       :     19 instances of type 'sky130_fd_sc_hd__dlygate4sd1_1' removed
[10/30 10:14:36     18s] *       :      5 instances of type 'sky130_fd_sc_hd__clkinv_1' removed
[10/30 10:14:36     18s] *       :      1 instance  of type 'sky130_fd_sc_hd__clkbuf_1' removed
[10/30 10:14:36     18s] *       :     35 instances of type 'sky130_fd_sc_hd__buf_8' removed
[10/30 10:14:36     18s] *       :     20 instances of type 'sky130_fd_sc_hd__buf_2' removed
[10/30 10:14:36     18s] *       :      1 instance  of type 'sky130_fd_sc_hd__buf_1' removed
[10/30 10:14:36     18s] *** Finish delete_buffer_trees (0:00:00.3) ***
[10/30 10:14:36     18s] Deleted 0 physical inst  (cell - / prefix -).
[10/30 10:14:36     18s] Did not delete 7774 physical insts as they were marked preplaced.
[10/30 10:14:36     18s] Extracting standard cell pins and blockage ...... 
[10/30 10:14:36     18s] Pin and blockage extraction finished
[10/30 10:14:36     18s] Extracting macro/IO cell pins and blockage ...... 
[10/30 10:14:36     18s] no activity file in design. spp won't run.
[10/30 10:14:36     18s] Pin and blockage extraction finished
[10/30 10:14:36     18s] No user-set net weight.
[10/30 10:14:36     18s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[10/30 10:14:36     18s] Scan chains were not defined.
[10/30 10:14:36     18s] **WARN: (IMPDB-2078):	Output pin X of instance g6132 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:36     18s] **WARN: (IMPDB-2078):	Output pin X of instance g6131 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:36     18s] **WARN: (IMPDB-2078):	Output pin X of instance g6130 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:36     18s] **WARN: (IMPDB-2078):	Output pin X of instance g6129 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:36     18s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/30 10:14:36     18s] #std cell=9205 (7774 fixed + 1431 movable) #block=1 (0 floating + 1 preplaced)
[10/30 10:14:36     18s] #ioInst=0 #net=1786 #term=5665 #term/net=3.17, #fixedIo=0, #floatIo=0, #fixedPin=110, #floatPin=0
[10/30 10:14:36     18s] stdCell: 9205 single + 0 double + 0 multi
[10/30 10:14:36     18s] Total standard cell length = 9.1655 (mm), area = 0.0249 (mm^2)
[10/30 10:14:36     18s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1308.6M
[10/30 10:14:36     18s] Core basic site is unithd
[10/30 10:14:36     18s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1308.6M
[10/30 10:14:36     18s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:36     18s] SiteArray: use 1,147,520 bytes
[10/30 10:14:36     18s] SiteArray: current memory after site array memory allocatiion 1308.6M
[10/30 10:14:36     18s] SiteArray: FP blocked sites are writable
[10/30 10:14:36     18s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.001, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.004, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1308.6M
[10/30 10:14:36     18s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1308.6M
[10/30 10:14:36     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:36     18s] Mark StBox On SiteArr starts
[10/30 10:14:36     18s] Mark StBox On SiteArr ends
[10/30 10:14:36     18s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.026, REAL:0.027, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.005, REAL:0.005, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.001, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.013, REAL:0.014, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.047, REAL:0.050, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.047, REAL:0.050, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting pre-place ADS at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.001, REAL:0.003, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.001, REAL:0.003, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] ADSU 0.057 -> 0.058
[10/30 10:14:36     18s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.012, REAL:0.017, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.001, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] Average module density = 0.058.
[10/30 10:14:36     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1340.6M
[10/30 10:14:36     18s] Density for the design = 0.058.
[10/30 10:14:36     18s]        = stdcell_area 12151 sites (15203 um^2) / alloc_area 211013 sites (264019 um^2).
[10/30 10:14:36     18s] Pin Density = 0.01975.
[10/30 10:14:36     18s]             = total # of pins 5665 / total area 286880.
[10/30 10:14:36     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.001, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.001, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] Initial padding reaches pin density 0.158 for top
[10/30 10:14:36     18s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 2.000
[10/30 10:14:36     18s] InitPadU 0.058 -> 0.173 for top
[10/30 10:14:36     18s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1340.6M
[10/30 10:14:36     18s] 
[10/30 10:14:36     18s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[10/30 10:14:36     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1340.6M
[10/30 10:14:36     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.002, MEM:1340.6M
[10/30 10:14:36     18s] === lastAutoLevel = 9 
[10/30 10:14:36     18s] 0 delay mode for cte enabled initNetWt.
[10/30 10:14:36     18s] no activity file in design. spp won't run.
[10/30 10:14:36     18s] [spp] 0
[10/30 10:14:36     18s] [adp] 0:1:0:1
[10/30 10:14:37     18s] 0 delay mode for cte disabled initNetWt.
[10/30 10:14:37     18s] no activity file in design. spp won't run.
[10/30 10:14:37     18s] no activity file in design. spp won't run.
[10/30 10:14:37     18s] Clock gating cells determined by native netlist tracing.
[10/30 10:14:38     18s] Iteration  1: Total net bbox = 1.016e+05 (2.46e+04 7.70e+04)
[10/30 10:14:38     18s]               Est.  stn bbox = 1.080e+05 (2.64e+04 8.17e+04)
[10/30 10:14:38     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1386.8M
[10/30 10:14:38     18s] Iteration  2: Total net bbox = 1.016e+05 (2.46e+04 7.70e+04)
[10/30 10:14:38     18s]               Est.  stn bbox = 1.080e+05 (2.64e+04 8.17e+04)
[10/30 10:14:38     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1386.8M
[10/30 10:14:38     20s] exp_mt_sequential is set from setPlaceMode option to 1
[10/30 10:14:38     20s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[10/30 10:14:38     20s] place_exp_mt_interval set to default 32
[10/30 10:14:38     20s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/30 10:14:38     20s] Iteration  3: Total net bbox = 4.394e+04 (2.40e+04 1.99e+04)
[10/30 10:14:38     20s]               Est.  stn bbox = 5.042e+04 (2.74e+04 2.30e+04)
[10/30 10:14:38     20s]               cpu = 0:00:01.4 real = 0:00:00.0 mem = 1604.8M
[10/30 10:14:39     20s] Iteration  4: Total net bbox = 6.154e+04 (3.81e+04 2.35e+04)
[10/30 10:14:39     20s]               Est.  stn bbox = 7.296e+04 (4.62e+04 2.67e+04)
[10/30 10:14:39     20s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1604.8M
[10/30 10:14:39     20s] Iteration  5: Total net bbox = 6.154e+04 (3.81e+04 2.35e+04)
[10/30 10:14:39     20s]               Est.  stn bbox = 7.296e+04 (4.62e+04 2.67e+04)
[10/30 10:14:39     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1604.8M
[10/30 10:14:39     21s] Iteration  6: Total net bbox = 7.618e+04 (3.84e+04 3.77e+04)
[10/30 10:14:39     21s]               Est.  stn bbox = 9.024e+04 (4.50e+04 4.52e+04)
[10/30 10:14:39     21s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1614.8M
[10/30 10:14:39     21s] 
[10/30 10:14:39     21s] Iteration  7: Total net bbox = 7.677e+04 (3.89e+04 3.78e+04)
[10/30 10:14:39     21s]               Est.  stn bbox = 9.084e+04 (4.55e+04 4.53e+04)
[10/30 10:14:39     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1566.8M
[10/30 10:14:39     21s] Iteration  8: Total net bbox = 7.677e+04 (3.89e+04 3.78e+04)
[10/30 10:14:39     21s]               Est.  stn bbox = 9.084e+04 (4.55e+04 4.53e+04)
[10/30 10:14:39     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1566.8M
[10/30 10:14:39     22s] Starting Early Global Route rough congestion estimation: mem = 1566.8M
[10/30 10:14:39     22s] (I)       Reading DB...
[10/30 10:14:39     22s] (I)       Read data from FE... (mem=1566.8M)
[10/30 10:14:39     22s] (I)       Read nodes and places... (mem=1566.8M)
[10/30 10:14:39     22s] (I)       Done Read nodes and places (cpu=0.003s, mem=1566.8M)
[10/30 10:14:39     22s] (I)       Read nets... (mem=1566.8M)
[10/30 10:14:39     22s] (I)       Done Read nets (cpu=0.001s, mem=1566.8M)
[10/30 10:14:39     22s] (I)       Done Read data from FE (cpu=0.005s, mem=1566.8M)
[10/30 10:14:39     22s] (I)       before initializing RouteDB syMemory usage = 1566.8 MB
[10/30 10:14:39     22s] (I)       congestionReportName   : 
[10/30 10:14:39     22s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:39     22s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:39     22s] (I)       doTrackAssignment      : 1
[10/30 10:14:39     22s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:39     22s] (I)       numThreads             : 4
[10/30 10:14:39     22s] (I)       bufferingAwareRouting  : false
[10/30 10:14:39     22s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:39     22s] (I)       honorPin               : false
[10/30 10:14:39     22s] (I)       honorPinGuide          : true
[10/30 10:14:39     22s] (I)       honorPartition         : false
[10/30 10:14:39     22s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:39     22s] (I)       allowPartitionCrossover: false
[10/30 10:14:39     22s] (I)       honorSingleEntry       : true
[10/30 10:14:39     22s] (I)       honorSingleEntryStrong : true
[10/30 10:14:39     22s] (I)       handleViaSpacingRule   : false
[10/30 10:14:39     22s] (I)       handleEolSpacingRule   : false
[10/30 10:14:39     22s] (I)       PDConstraint           : none
[10/30 10:14:39     22s] (I)       expBetterNDRHandling   : false
[10/30 10:14:39     22s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:39     22s] (I)       routingEffortLevel     : 3
[10/30 10:14:39     22s] (I)       effortLevel            : standard
[10/30 10:14:39     22s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:39     22s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:14:39     22s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:39     22s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:39     22s] (I)       numRowsPerGCell        : 7
[10/30 10:14:39     22s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:39     22s] (I)       multiThreadingTA       : 1
[10/30 10:14:39     22s] (I)       optimizationMode       : false
[10/30 10:14:39     22s] (I)       routeSecondPG          : false
[10/30 10:14:39     22s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:39     22s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:39     22s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:39     22s] (I)       scenicBound            : 1.15
[10/30 10:14:39     22s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:39     22s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:39     22s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:39     22s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:39     22s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:39     22s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:39     22s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:39     22s] (I)       localRouteEffort       : 1.00
[10/30 10:14:39     22s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:39     22s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:39     22s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:39     22s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:39     22s] (I)       routeVias              : 
[10/30 10:14:39     22s] (I)       readTROption           : true
[10/30 10:14:39     22s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:39     22s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:39     22s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:39     22s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:39     22s] (I)       extraDemandForClocks   : 0
[10/30 10:14:39     22s] (I)       steinerRemoveLayers    : false
[10/30 10:14:39     22s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:39     22s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:39     22s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:39     22s] (I)       spanningTreeRefinement : false
[10/30 10:14:39     22s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:39     22s] (I)       starting read tracks
[10/30 10:14:39     22s] (I)       build grid graph
[10/30 10:14:39     22s] (I)       build grid graph start
[10/30 10:14:39     22s] [NR-eGR] li1 has no routable track
[10/30 10:14:39     22s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:39     22s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:39     22s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:39     22s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:39     22s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:39     22s] (I)       build grid graph end
[10/30 10:14:39     22s] (I)       merge level 0
[10/30 10:14:39     22s] (I)       numViaLayers=6
[10/30 10:14:39     22s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:39     22s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:39     22s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:39     22s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:39     22s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:39     22s] (I)       end build via table
[10/30 10:14:39     22s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:39     22s] 
[10/30 10:14:39     22s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:39     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:39     22s] (I)       readDataFromPlaceDB
[10/30 10:14:39     22s] (I)       Read net information..
[10/30 10:14:39     22s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
[10/30 10:14:39     22s] (I)       Read testcase time = 0.000 seconds
[10/30 10:14:39     22s] 
[10/30 10:14:39     22s] (I)       read default dcut vias
[10/30 10:14:39     22s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:39     22s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:14:39     22s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:14:39     22s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:39     22s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:39     22s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:39     22s] (I)       build grid graph start
[10/30 10:14:39     22s] (I)       build grid graph end
[10/30 10:14:39     22s] (I)       Model blockage into capacity
[10/30 10:14:39     22s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:39     22s] (I)       Modeling time = 0.002 seconds
[10/30 10:14:39     22s] 
[10/30 10:14:39     22s] (I)       Number of ignored nets = 0
[10/30 10:14:39     22s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:39     22s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:39     22s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:39     22s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:39     22s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:39     22s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:39     22s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:39     22s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:39     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:39     22s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:39     22s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1566.8 MB
[10/30 10:14:39     22s] (I)       Ndr track 0 does not exist
[10/30 10:14:39     22s] (I)       Layer1  viaCost=200.00
[10/30 10:14:39     22s] (I)       Layer2  viaCost=200.00
[10/30 10:14:39     22s] (I)       Layer3  viaCost=300.00
[10/30 10:14:39     22s] (I)       Layer4  viaCost=200.00
[10/30 10:14:39     22s] (I)       Layer5  viaCost=200.00
[10/30 10:14:39     22s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:39     22s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:39     22s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:39     22s] (I)       Site width          :   460  (dbu)
[10/30 10:14:39     22s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:39     22s] (I)       GCell width         : 19040  (dbu)
[10/30 10:14:39     22s] (I)       GCell height        : 19040  (dbu)
[10/30 10:14:39     22s] (I)       Grid                :    32    32     6
[10/30 10:14:39     22s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:39     22s] (I)       Vertical capacity   :     0     0 19040     0 19040     0
[10/30 10:14:39     22s] (I)       Horizontal capacity :     0 19040     0 19040     0 19040
[10/30 10:14:39     22s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:39     22s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:39     22s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:39     22s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:39     22s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:39     22s] (I)       Num tracks per GCell: 56.00 56.00 41.39 31.21 27.59  5.20
[10/30 10:14:39     22s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:39     22s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:39     22s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:39     22s] (I)       --------------------------------------------------------
[10/30 10:14:39     22s] 
[10/30 10:14:39     22s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:39     22s] [NR-eGR] Rule id: 0  Nets: 1786 
[10/30 10:14:39     22s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:39     22s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:39     22s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:39     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:39     22s] [NR-eGR] ========================================
[10/30 10:14:39     22s] [NR-eGR] 
[10/30 10:14:39     22s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:39     22s] (I)       blocked tracks on layer2 : = 28151 / 56480 (49.84%)
[10/30 10:14:39     22s] (I)       blocked tracks on layer3 : = 10912 / 41728 (26.15%)
[10/30 10:14:39     22s] (I)       blocked tracks on layer4 : = 11311 / 31456 (35.96%)
[10/30 10:14:39     22s] (I)       blocked tracks on layer5 : = 4608 / 27808 (16.57%)
[10/30 10:14:39     22s] (I)       blocked tracks on layer6 : = 3136 / 5216 (60.12%)
[10/30 10:14:39     22s] (I)       After initializing earlyGlobalRoute syMemory usage = 1566.8 MB
[10/30 10:14:39     22s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:14:39     22s] (I)       ============= Initialization =============
[10/30 10:14:39     22s] (I)       numLocalWires=3222  numGlobalNetBranches=901  numLocalNetBranches=710
[10/30 10:14:39     22s] (I)       totalPins=5665  totalGlobalPin=3479 (61.41%)
[10/30 10:14:39     22s] (I)       total 2D Cap : 108223 = (53483 H, 54740 V)
[10/30 10:14:39     22s] (I)       ============  Phase 1a Route ============
[10/30 10:14:39     22s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:39     22s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:14:39     22s] (I)       Usage: 4632 = (2383 H, 2249 V) = (4.46% H, 4.11% V) = (4.537e+04um H, 4.282e+04um V)
[10/30 10:14:39     22s] (I)       
[10/30 10:14:39     22s] (I)       ============  Phase 1b Route ============
[10/30 10:14:39     22s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:39     22s] (I)       Usage: 4633 = (2383 H, 2250 V) = (4.46% H, 4.11% V) = (4.537e+04um H, 4.284e+04um V)
[10/30 10:14:39     22s] (I)       
[10/30 10:14:39     22s] (I)       earlyGlobalRoute overflow: 0.65% H + 0.00% V
[10/30 10:14:39     22s] 
[10/30 10:14:39     22s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.49% H + 0.00% V
[10/30 10:14:39     22s] Finished Early Global Route rough congestion estimation: mem = 1566.8M
[10/30 10:14:39     22s] earlyGlobalRoute rough estimation gcell size 7 row height
[10/30 10:14:39     22s] OPERPROF: Starting CDPad at level 1, MEM:1566.8M
[10/30 10:14:39     22s] CDPadU 0.179 -> 0.179
[10/30 10:14:39     22s] OPERPROF: Finished CDPad at level 1, CPU:0.026, REAL:0.026, MEM:1566.8M
[10/30 10:14:39     22s] Global placement CDP skipped at cutLevel 9.
[10/30 10:14:39     22s] Iteration  9: Total net bbox = 7.949e+04 (4.09e+04 3.86e+04)
[10/30 10:14:39     22s]               Est.  stn bbox = 9.359e+04 (4.75e+04 4.61e+04)
[10/30 10:14:39     22s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 1578.8M
[10/30 10:14:39     22s] Iteration 10: Total net bbox = 7.949e+04 (4.09e+04 3.86e+04)
[10/30 10:14:39     22s]               Est.  stn bbox = 9.359e+04 (4.75e+04 4.61e+04)
[10/30 10:14:39     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1578.8M
[10/30 10:14:40     22s] Starting Early Global Route rough congestion estimation: mem = 1570.8M
[10/30 10:14:40     22s] (I)       Reading DB...
[10/30 10:14:40     22s] (I)       Read data from FE... (mem=1570.8M)
[10/30 10:14:40     22s] (I)       Read nodes and places... (mem=1570.8M)
[10/30 10:14:40     22s] (I)       Done Read nodes and places (cpu=0.003s, mem=1570.8M)
[10/30 10:14:40     22s] (I)       Read nets... (mem=1570.8M)
[10/30 10:14:40     22s] (I)       Done Read nets (cpu=0.001s, mem=1570.8M)
[10/30 10:14:40     22s] (I)       Done Read data from FE (cpu=0.005s, mem=1570.8M)
[10/30 10:14:40     22s] (I)       before initializing RouteDB syMemory usage = 1570.8 MB
[10/30 10:14:40     22s] (I)       congestionReportName   : 
[10/30 10:14:40     22s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:40     22s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:40     22s] (I)       doTrackAssignment      : 1
[10/30 10:14:40     22s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:40     22s] (I)       numThreads             : 4
[10/30 10:14:40     22s] (I)       bufferingAwareRouting  : false
[10/30 10:14:40     22s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:40     22s] (I)       honorPin               : false
[10/30 10:14:40     22s] (I)       honorPinGuide          : true
[10/30 10:14:40     22s] (I)       honorPartition         : false
[10/30 10:14:40     22s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:40     22s] (I)       allowPartitionCrossover: false
[10/30 10:14:40     22s] (I)       honorSingleEntry       : true
[10/30 10:14:40     22s] (I)       honorSingleEntryStrong : true
[10/30 10:14:40     22s] (I)       handleViaSpacingRule   : false
[10/30 10:14:40     22s] (I)       handleEolSpacingRule   : false
[10/30 10:14:40     22s] (I)       PDConstraint           : none
[10/30 10:14:40     22s] (I)       expBetterNDRHandling   : false
[10/30 10:14:40     22s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:40     22s] (I)       routingEffortLevel     : 3
[10/30 10:14:40     22s] (I)       effortLevel            : standard
[10/30 10:14:40     22s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:40     22s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:14:40     22s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:40     22s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:40     22s] (I)       numRowsPerGCell        : 4
[10/30 10:14:40     22s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:40     22s] (I)       multiThreadingTA       : 1
[10/30 10:14:40     22s] (I)       optimizationMode       : false
[10/30 10:14:40     22s] (I)       routeSecondPG          : false
[10/30 10:14:40     22s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:40     22s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:40     22s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:40     22s] (I)       scenicBound            : 1.15
[10/30 10:14:40     22s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:40     22s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:40     22s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:40     22s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:40     22s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:40     22s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:40     22s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:40     22s] (I)       localRouteEffort       : 1.00
[10/30 10:14:40     22s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:40     22s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:40     22s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:40     22s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:40     22s] (I)       routeVias              : 
[10/30 10:14:40     22s] (I)       readTROption           : true
[10/30 10:14:40     22s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:40     22s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:40     22s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:40     22s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:40     22s] (I)       extraDemandForClocks   : 0
[10/30 10:14:40     22s] (I)       steinerRemoveLayers    : false
[10/30 10:14:40     22s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:40     22s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:40     22s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:40     22s] (I)       spanningTreeRefinement : false
[10/30 10:14:40     22s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:40     22s] (I)       starting read tracks
[10/30 10:14:40     22s] (I)       build grid graph
[10/30 10:14:40     22s] (I)       build grid graph start
[10/30 10:14:40     22s] [NR-eGR] li1 has no routable track
[10/30 10:14:40     22s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:40     22s] (I)       build grid graph end
[10/30 10:14:40     22s] (I)       merge level 0
[10/30 10:14:40     22s] (I)       numViaLayers=6
[10/30 10:14:40     22s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:40     22s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:40     22s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:40     22s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:40     22s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:40     22s] (I)       end build via table
[10/30 10:14:40     22s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:40     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:40     22s] (I)       readDataFromPlaceDB
[10/30 10:14:40     22s] (I)       Read net information..
[10/30 10:14:40     22s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
[10/30 10:14:40     22s] (I)       Read testcase time = 0.000 seconds
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] (I)       read default dcut vias
[10/30 10:14:40     22s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:40     22s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:14:40     22s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:14:40     22s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:40     22s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:40     22s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:40     22s] (I)       build grid graph start
[10/30 10:14:40     22s] (I)       build grid graph end
[10/30 10:14:40     22s] (I)       Model blockage into capacity
[10/30 10:14:40     22s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:40     22s] (I)       Modeling time = 0.002 seconds
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] (I)       Number of ignored nets = 0
[10/30 10:14:40     22s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:40     22s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:40     22s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:40     22s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:40     22s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1570.8 MB
[10/30 10:14:40     22s] (I)       Ndr track 0 does not exist
[10/30 10:14:40     22s] (I)       Layer1  viaCost=200.00
[10/30 10:14:40     22s] (I)       Layer2  viaCost=200.00
[10/30 10:14:40     22s] (I)       Layer3  viaCost=300.00
[10/30 10:14:40     22s] (I)       Layer4  viaCost=200.00
[10/30 10:14:40     22s] (I)       Layer5  viaCost=200.00
[10/30 10:14:40     22s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:40     22s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:40     22s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:40     22s] (I)       Site width          :   460  (dbu)
[10/30 10:14:40     22s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:40     22s] (I)       GCell width         : 10880  (dbu)
[10/30 10:14:40     22s] (I)       GCell height        : 10880  (dbu)
[10/30 10:14:40     22s] (I)       Grid                :    56    56     6
[10/30 10:14:40     22s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:40     22s] (I)       Vertical capacity   :     0     0 10880     0 10880     0
[10/30 10:14:40     22s] (I)       Horizontal capacity :     0 10880     0 10880     0 10880
[10/30 10:14:40     22s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:40     22s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:40     22s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:40     22s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:40     22s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:40     22s] (I)       Num tracks per GCell: 32.00 32.00 23.65 17.84 15.77  2.97
[10/30 10:14:40     22s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:40     22s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:40     22s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:40     22s] (I)       --------------------------------------------------------
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:40     22s] [NR-eGR] Rule id: 0  Nets: 1786 
[10/30 10:14:40     22s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:40     22s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:40     22s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:40     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:40     22s] [NR-eGR] ========================================
[10/30 10:14:40     22s] [NR-eGR] 
[10/30 10:14:40     22s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer2 : = 47762 / 98840 (48.32%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer3 : = 18534 / 73024 (25.38%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer4 : = 19094 / 55048 (34.69%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer5 : = 8064 / 48664 (16.57%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer6 : = 5488 / 9128 (60.12%)
[10/30 10:14:40     22s] (I)       After initializing earlyGlobalRoute syMemory usage = 1570.8 MB
[10/30 10:14:40     22s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:14:40     22s] (I)       ============= Initialization =============
[10/30 10:14:40     22s] (I)       numLocalWires=2011  numGlobalNetBranches=614  numLocalNetBranches=392
[10/30 10:14:40     22s] (I)       totalPins=5665  totalGlobalPin=4309 (76.06%)
[10/30 10:14:40     22s] (I)       total 2D Cap : 190356 = (94537 H, 95819 V)
[10/30 10:14:40     22s] (I)       ============  Phase 1a Route ============
[10/30 10:14:40     22s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:40     22s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:14:40     22s] (I)       Usage: 8289 = (4187 H, 4102 V) = (4.43% H, 4.28% V) = (4.555e+04um H, 4.463e+04um V)
[10/30 10:14:40     22s] (I)       
[10/30 10:14:40     22s] (I)       ============  Phase 1b Route ============
[10/30 10:14:40     22s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:40     22s] (I)       Usage: 8290 = (4187 H, 4103 V) = (4.43% H, 4.28% V) = (4.555e+04um H, 4.464e+04um V)
[10/30 10:14:40     22s] (I)       
[10/30 10:14:40     22s] (I)       earlyGlobalRoute overflow: 0.10% H + 0.00% V
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[10/30 10:14:40     22s] Finished Early Global Route rough congestion estimation: mem = 1570.8M
[10/30 10:14:40     22s] earlyGlobalRoute rough estimation gcell size 4 row height
[10/30 10:14:40     22s] OPERPROF: Starting CDPad at level 1, MEM:1570.8M
[10/30 10:14:40     22s] CDPadU 0.179 -> 0.179
[10/30 10:14:40     22s] OPERPROF: Finished CDPad at level 1, CPU:0.044, REAL:0.045, MEM:1570.8M
[10/30 10:14:40     22s] Global placement CDP skipped at cutLevel 11.
[10/30 10:14:40     22s] Iteration 11: Total net bbox = 8.065e+04 (4.16e+04 3.91e+04)
[10/30 10:14:40     22s]               Est.  stn bbox = 9.500e+04 (4.83e+04 4.67e+04)
[10/30 10:14:40     22s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1578.8M
[10/30 10:14:40     22s] Iteration 12: Total net bbox = 8.065e+04 (4.16e+04 3.91e+04)
[10/30 10:14:40     22s]               Est.  stn bbox = 9.500e+04 (4.83e+04 4.67e+04)
[10/30 10:14:40     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1578.8M
[10/30 10:14:40     22s] Starting Early Global Route rough congestion estimation: mem = 1570.8M
[10/30 10:14:40     22s] (I)       Reading DB...
[10/30 10:14:40     22s] (I)       Read data from FE... (mem=1570.8M)
[10/30 10:14:40     22s] (I)       Read nodes and places... (mem=1570.8M)
[10/30 10:14:40     22s] (I)       Done Read nodes and places (cpu=0.004s, mem=1570.8M)
[10/30 10:14:40     22s] (I)       Read nets... (mem=1570.8M)
[10/30 10:14:40     22s] (I)       Done Read nets (cpu=0.002s, mem=1570.8M)
[10/30 10:14:40     22s] (I)       Done Read data from FE (cpu=0.005s, mem=1570.8M)
[10/30 10:14:40     22s] (I)       before initializing RouteDB syMemory usage = 1570.8 MB
[10/30 10:14:40     22s] (I)       congestionReportName   : 
[10/30 10:14:40     22s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:40     22s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:40     22s] (I)       doTrackAssignment      : 1
[10/30 10:14:40     22s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:40     22s] (I)       numThreads             : 4
[10/30 10:14:40     22s] (I)       bufferingAwareRouting  : false
[10/30 10:14:40     22s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:40     22s] (I)       honorPin               : false
[10/30 10:14:40     22s] (I)       honorPinGuide          : true
[10/30 10:14:40     22s] (I)       honorPartition         : false
[10/30 10:14:40     22s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:40     22s] (I)       allowPartitionCrossover: false
[10/30 10:14:40     22s] (I)       honorSingleEntry       : true
[10/30 10:14:40     22s] (I)       honorSingleEntryStrong : true
[10/30 10:14:40     22s] (I)       handleViaSpacingRule   : false
[10/30 10:14:40     22s] (I)       handleEolSpacingRule   : false
[10/30 10:14:40     22s] (I)       PDConstraint           : none
[10/30 10:14:40     22s] (I)       expBetterNDRHandling   : false
[10/30 10:14:40     22s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:40     22s] (I)       routingEffortLevel     : 3
[10/30 10:14:40     22s] (I)       effortLevel            : standard
[10/30 10:14:40     22s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:40     22s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:14:40     22s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:40     22s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:40     22s] (I)       numRowsPerGCell        : 2
[10/30 10:14:40     22s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:40     22s] (I)       multiThreadingTA       : 1
[10/30 10:14:40     22s] (I)       optimizationMode       : false
[10/30 10:14:40     22s] (I)       routeSecondPG          : false
[10/30 10:14:40     22s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:40     22s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:40     22s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:40     22s] (I)       scenicBound            : 1.15
[10/30 10:14:40     22s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:40     22s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:40     22s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:40     22s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:40     22s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:40     22s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:40     22s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:40     22s] (I)       localRouteEffort       : 1.00
[10/30 10:14:40     22s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:40     22s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:40     22s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:40     22s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:40     22s] (I)       routeVias              : 
[10/30 10:14:40     22s] (I)       readTROption           : true
[10/30 10:14:40     22s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:40     22s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:40     22s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:40     22s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:40     22s] (I)       extraDemandForClocks   : 0
[10/30 10:14:40     22s] (I)       steinerRemoveLayers    : false
[10/30 10:14:40     22s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:40     22s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:40     22s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:40     22s] (I)       spanningTreeRefinement : false
[10/30 10:14:40     22s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:40     22s] (I)       starting read tracks
[10/30 10:14:40     22s] (I)       build grid graph
[10/30 10:14:40     22s] (I)       build grid graph start
[10/30 10:14:40     22s] [NR-eGR] li1 has no routable track
[10/30 10:14:40     22s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:40     22s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:40     22s] (I)       build grid graph end
[10/30 10:14:40     22s] (I)       merge level 0
[10/30 10:14:40     22s] (I)       numViaLayers=6
[10/30 10:14:40     22s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:40     22s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:40     22s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:40     22s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:40     22s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:40     22s] (I)       end build via table
[10/30 10:14:40     22s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:40     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:40     22s] (I)       readDataFromPlaceDB
[10/30 10:14:40     22s] (I)       Read net information..
[10/30 10:14:40     22s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
[10/30 10:14:40     22s] (I)       Read testcase time = 0.000 seconds
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] (I)       read default dcut vias
[10/30 10:14:40     22s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:40     22s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:14:40     22s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:14:40     22s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:40     22s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:40     22s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:40     22s] (I)       build grid graph start
[10/30 10:14:40     22s] (I)       build grid graph end
[10/30 10:14:40     22s] (I)       Model blockage into capacity
[10/30 10:14:40     22s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:40     22s] (I)       Modeling time = 0.003 seconds
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] (I)       Number of ignored nets = 0
[10/30 10:14:40     22s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:40     22s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:40     22s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:40     22s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:40     22s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:40     22s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1570.8 MB
[10/30 10:14:40     22s] (I)       Ndr track 0 does not exist
[10/30 10:14:40     22s] (I)       Layer1  viaCost=200.00
[10/30 10:14:40     22s] (I)       Layer2  viaCost=200.00
[10/30 10:14:40     22s] (I)       Layer3  viaCost=300.00
[10/30 10:14:40     22s] (I)       Layer4  viaCost=200.00
[10/30 10:14:40     22s] (I)       Layer5  viaCost=200.00
[10/30 10:14:40     22s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:40     22s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:40     22s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:40     22s] (I)       Site width          :   460  (dbu)
[10/30 10:14:40     22s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:40     22s] (I)       GCell width         :  5440  (dbu)
[10/30 10:14:40     22s] (I)       GCell height        :  5440  (dbu)
[10/30 10:14:40     22s] (I)       Grid                :   111   111     6
[10/30 10:14:40     22s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:40     22s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[10/30 10:14:40     22s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[10/30 10:14:40     22s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:40     22s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:40     22s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:40     22s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:40     22s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:40     22s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[10/30 10:14:40     22s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:40     22s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:40     22s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:40     22s] (I)       --------------------------------------------------------
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:40     22s] [NR-eGR] Rule id: 0  Nets: 1786 
[10/30 10:14:40     22s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:40     22s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:40     22s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:40     22s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:40     22s] [NR-eGR] ========================================
[10/30 10:14:40     22s] [NR-eGR] 
[10/30 10:14:40     22s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer2 : = 92065 / 195915 (46.99%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer3 : = 36446 / 144744 (25.18%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer4 : = 37336 / 109113 (34.22%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer5 : = 15984 / 96459 (16.57%)
[10/30 10:14:40     22s] (I)       blocked tracks on layer6 : = 10878 / 18093 (60.12%)
[10/30 10:14:40     22s] (I)       After initializing earlyGlobalRoute syMemory usage = 1570.8 MB
[10/30 10:14:40     22s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:14:40     22s] (I)       ============= Initialization =============
[10/30 10:14:40     22s] (I)       numLocalWires=654  numGlobalNetBranches=211  numLocalNetBranches=116
[10/30 10:14:40     22s] (I)       totalPins=5665  totalGlobalPin=5222 (92.18%)
[10/30 10:14:40     22s] (I)       total 2D Cap : 375927 = (186467 H, 189460 V)
[10/30 10:14:40     22s] (I)       ============  Phase 1a Route ============
[10/30 10:14:40     22s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:40     22s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:14:40     22s] (I)       Usage: 16921 = (8525 H, 8396 V) = (4.57% H, 4.43% V) = (4.638e+04um H, 4.567e+04um V)
[10/30 10:14:40     22s] (I)       
[10/30 10:14:40     22s] (I)       ============  Phase 1b Route ============
[10/30 10:14:40     22s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:40     22s] (I)       Usage: 16933 = (8528 H, 8405 V) = (4.57% H, 4.44% V) = (4.639e+04um H, 4.572e+04um V)
[10/30 10:14:40     22s] (I)       
[10/30 10:14:40     22s] (I)       earlyGlobalRoute overflow: 0.48% H + 0.00% V
[10/30 10:14:40     22s] 
[10/30 10:14:40     22s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.35% H + 0.00% V
[10/30 10:14:40     22s] Finished Early Global Route rough congestion estimation: mem = 1570.8M
[10/30 10:14:40     22s] earlyGlobalRoute rough estimation gcell size 2 row height
[10/30 10:14:40     22s] OPERPROF: Starting CDPad at level 1, MEM:1570.8M
[10/30 10:14:40     22s] CDPadU 0.179 -> 0.179
[10/30 10:14:40     22s] OPERPROF: Finished CDPad at level 1, CPU:0.143, REAL:0.143, MEM:1570.8M
[10/30 10:14:40     22s] AB param 8.1% (116/1426).
[10/30 10:14:40     22s] Global placement CDP is working on the selected area.
[10/30 10:14:40     23s] Starting Early Global Route rough congestion estimation: mem = 1574.8M
[10/30 10:14:40     23s] (I)       Reading DB...
[10/30 10:14:40     23s] (I)       Read data from FE... (mem=1574.8M)
[10/30 10:14:40     23s] (I)       Read nodes and places... (mem=1574.8M)
[10/30 10:14:40     23s] (I)       Done Read nodes and places (cpu=0.004s, mem=1574.8M)
[10/30 10:14:40     23s] (I)       Read nets... (mem=1574.8M)
[10/30 10:14:40     23s] (I)       Done Read nets (cpu=0.002s, mem=1574.8M)
[10/30 10:14:40     23s] (I)       Done Read data from FE (cpu=0.005s, mem=1574.8M)
[10/30 10:14:40     23s] (I)       before initializing RouteDB syMemory usage = 1574.8 MB
[10/30 10:14:40     23s] (I)       congestionReportName   : 
[10/30 10:14:40     23s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:40     23s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:40     23s] (I)       doTrackAssignment      : 1
[10/30 10:14:40     23s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:40     23s] (I)       numThreads             : 4
[10/30 10:14:40     23s] (I)       bufferingAwareRouting  : false
[10/30 10:14:40     23s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:40     23s] (I)       honorPin               : false
[10/30 10:14:40     23s] (I)       honorPinGuide          : true
[10/30 10:14:40     23s] (I)       honorPartition         : false
[10/30 10:14:40     23s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:40     23s] (I)       allowPartitionCrossover: false
[10/30 10:14:40     23s] (I)       honorSingleEntry       : true
[10/30 10:14:40     23s] (I)       honorSingleEntryStrong : true
[10/30 10:14:40     23s] (I)       handleViaSpacingRule   : false
[10/30 10:14:40     23s] (I)       handleEolSpacingRule   : false
[10/30 10:14:40     23s] (I)       PDConstraint           : none
[10/30 10:14:40     23s] (I)       expBetterNDRHandling   : false
[10/30 10:14:40     23s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:40     23s] (I)       routingEffortLevel     : 3
[10/30 10:14:40     23s] (I)       effortLevel            : standard
[10/30 10:14:40     23s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:40     23s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:14:40     23s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:40     23s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:40     23s] (I)       numRowsPerGCell        : 2
[10/30 10:14:40     23s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:40     23s] (I)       multiThreadingTA       : 1
[10/30 10:14:40     23s] (I)       optimizationMode       : false
[10/30 10:14:40     23s] (I)       routeSecondPG          : false
[10/30 10:14:40     23s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:40     23s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:40     23s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:40     23s] (I)       scenicBound            : 1.15
[10/30 10:14:40     23s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:40     23s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:40     23s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:40     23s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:40     23s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:40     23s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:40     23s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:40     23s] (I)       localRouteEffort       : 1.00
[10/30 10:14:40     23s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:40     23s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:40     23s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:40     23s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:40     23s] (I)       routeVias              : 
[10/30 10:14:40     23s] (I)       readTROption           : true
[10/30 10:14:40     23s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:40     23s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:40     23s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:40     23s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:40     23s] (I)       extraDemandForClocks   : 0
[10/30 10:14:40     23s] (I)       steinerRemoveLayers    : false
[10/30 10:14:40     23s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:40     23s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:40     23s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:40     23s] (I)       spanningTreeRefinement : false
[10/30 10:14:40     23s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:40     23s] (I)       starting read tracks
[10/30 10:14:40     23s] (I)       build grid graph
[10/30 10:14:40     23s] (I)       build grid graph start
[10/30 10:14:40     23s] [NR-eGR] li1 has no routable track
[10/30 10:14:40     23s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:40     23s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:40     23s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:40     23s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:40     23s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:40     23s] (I)       build grid graph end
[10/30 10:14:40     23s] (I)       merge level 0
[10/30 10:14:40     23s] (I)       numViaLayers=6
[10/30 10:14:40     23s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:40     23s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:40     23s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:40     23s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:40     23s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:40     23s] (I)       end build via table
[10/30 10:14:40     23s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:40     23s] 
[10/30 10:14:40     23s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:40     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:40     23s] (I)       readDataFromPlaceDB
[10/30 10:14:40     23s] (I)       Read net information..
[10/30 10:14:40     23s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
[10/30 10:14:40     23s] (I)       Read testcase time = 0.000 seconds
[10/30 10:14:40     23s] 
[10/30 10:14:40     23s] (I)       read default dcut vias
[10/30 10:14:40     23s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:40     23s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:14:40     23s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:14:40     23s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:40     23s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:40     23s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:40     23s] (I)       build grid graph start
[10/30 10:14:40     23s] (I)       build grid graph end
[10/30 10:14:40     23s] (I)       Model blockage into capacity
[10/30 10:14:40     23s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:40     23s] (I)       Modeling time = 0.003 seconds
[10/30 10:14:40     23s] 
[10/30 10:14:40     23s] (I)       Number of ignored nets = 0
[10/30 10:14:40     23s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:40     23s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:40     23s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:40     23s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:40     23s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:40     23s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:40     23s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:40     23s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:40     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:40     23s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:40     23s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1574.8 MB
[10/30 10:14:40     23s] (I)       Ndr track 0 does not exist
[10/30 10:14:40     23s] (I)       Layer1  viaCost=200.00
[10/30 10:14:40     23s] (I)       Layer2  viaCost=200.00
[10/30 10:14:40     23s] (I)       Layer3  viaCost=300.00
[10/30 10:14:40     23s] (I)       Layer4  viaCost=200.00
[10/30 10:14:40     23s] (I)       Layer5  viaCost=200.00
[10/30 10:14:40     23s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:40     23s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:40     23s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:40     23s] (I)       Site width          :   460  (dbu)
[10/30 10:14:40     23s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:40     23s] (I)       GCell width         :  5440  (dbu)
[10/30 10:14:40     23s] (I)       GCell height        :  5440  (dbu)
[10/30 10:14:40     23s] (I)       Grid                :   111   111     6
[10/30 10:14:40     23s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:40     23s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[10/30 10:14:40     23s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[10/30 10:14:40     23s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:40     23s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:40     23s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:40     23s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:40     23s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:40     23s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[10/30 10:14:40     23s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:40     23s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:40     23s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:40     23s] (I)       --------------------------------------------------------
[10/30 10:14:40     23s] 
[10/30 10:14:40     23s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:40     23s] [NR-eGR] Rule id: 0  Nets: 1786 
[10/30 10:14:40     23s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:40     23s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:40     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:40     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:40     23s] [NR-eGR] ========================================
[10/30 10:14:40     23s] [NR-eGR] 
[10/30 10:14:40     23s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:40     23s] (I)       blocked tracks on layer2 : = 92073 / 195915 (47.00%)
[10/30 10:14:40     23s] (I)       blocked tracks on layer3 : = 36446 / 144744 (25.18%)
[10/30 10:14:40     23s] (I)       blocked tracks on layer4 : = 37336 / 109113 (34.22%)
[10/30 10:14:40     23s] (I)       blocked tracks on layer5 : = 15984 / 96459 (16.57%)
[10/30 10:14:40     23s] (I)       blocked tracks on layer6 : = 10878 / 18093 (60.12%)
[10/30 10:14:40     23s] (I)       After initializing earlyGlobalRoute syMemory usage = 1574.8 MB
[10/30 10:14:40     23s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:14:40     23s] (I)       ============= Initialization =============
[10/30 10:14:40     23s] (I)       numLocalWires=660  numGlobalNetBranches=213  numLocalNetBranches=117
[10/30 10:14:40     23s] (I)       totalPins=5665  totalGlobalPin=5219 (92.13%)
[10/30 10:14:40     23s] (I)       total 2D Cap : 375928 = (186468 H, 189460 V)
[10/30 10:14:40     23s] (I)       ============  Phase 1a Route ============
[10/30 10:14:40     23s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:40     23s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:14:40     23s] (I)       Usage: 16935 = (8538 H, 8397 V) = (4.58% H, 4.43% V) = (4.645e+04um H, 4.568e+04um V)
[10/30 10:14:40     23s] (I)       
[10/30 10:14:40     23s] (I)       ============  Phase 1b Route ============
[10/30 10:14:40     23s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:40     23s] (I)       Usage: 16946 = (8542 H, 8404 V) = (4.58% H, 4.44% V) = (4.647e+04um H, 4.572e+04um V)
[10/30 10:14:40     23s] (I)       
[10/30 10:14:40     23s] (I)       earlyGlobalRoute overflow: 0.41% H + 0.04% V
[10/30 10:14:40     23s] 
[10/30 10:14:40     23s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.30% H + 0.04% V
[10/30 10:14:40     23s] Finished Early Global Route rough congestion estimation: mem = 1574.8M
[10/30 10:14:40     23s] earlyGlobalRoute rough estimation gcell size 2 row height
[10/30 10:14:40     23s] OPERPROF: Starting CDPad at level 1, MEM:1574.8M
[10/30 10:14:40     23s] CDPadU 0.179 -> 0.179
[10/30 10:14:40     23s] OPERPROF: Finished CDPad at level 1, CPU:0.161, REAL:0.161, MEM:1574.8M
[10/30 10:14:40     23s] AB param 36.3% (517/1426).
[10/30 10:14:40     23s] Global placement CDP is working on the selected area.
[10/30 10:14:41     23s] Starting Early Global Route rough congestion estimation: mem = 1574.8M
[10/30 10:14:41     23s] (I)       Reading DB...
[10/30 10:14:41     23s] (I)       Read data from FE... (mem=1574.8M)
[10/30 10:14:41     23s] (I)       Read nodes and places... (mem=1574.8M)
[10/30 10:14:41     23s] (I)       Done Read nodes and places (cpu=0.004s, mem=1574.8M)
[10/30 10:14:41     23s] (I)       Read nets... (mem=1574.8M)
[10/30 10:14:41     23s] (I)       Done Read nets (cpu=0.002s, mem=1574.8M)
[10/30 10:14:41     23s] (I)       Done Read data from FE (cpu=0.005s, mem=1574.8M)
[10/30 10:14:41     23s] (I)       before initializing RouteDB syMemory usage = 1574.8 MB
[10/30 10:14:41     23s] (I)       congestionReportName   : 
[10/30 10:14:41     23s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:41     23s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:41     23s] (I)       doTrackAssignment      : 1
[10/30 10:14:41     23s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:41     23s] (I)       numThreads             : 4
[10/30 10:14:41     23s] (I)       bufferingAwareRouting  : false
[10/30 10:14:41     23s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:41     23s] (I)       honorPin               : false
[10/30 10:14:41     23s] (I)       honorPinGuide          : true
[10/30 10:14:41     23s] (I)       honorPartition         : false
[10/30 10:14:41     23s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:41     23s] (I)       allowPartitionCrossover: false
[10/30 10:14:41     23s] (I)       honorSingleEntry       : true
[10/30 10:14:41     23s] (I)       honorSingleEntryStrong : true
[10/30 10:14:41     23s] (I)       handleViaSpacingRule   : false
[10/30 10:14:41     23s] (I)       handleEolSpacingRule   : false
[10/30 10:14:41     23s] (I)       PDConstraint           : none
[10/30 10:14:41     23s] (I)       expBetterNDRHandling   : false
[10/30 10:14:41     23s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:41     23s] (I)       routingEffortLevel     : 3
[10/30 10:14:41     23s] (I)       effortLevel            : standard
[10/30 10:14:41     23s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:41     23s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:14:41     23s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:41     23s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:41     23s] (I)       numRowsPerGCell        : 2
[10/30 10:14:41     23s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:41     23s] (I)       multiThreadingTA       : 1
[10/30 10:14:41     23s] (I)       optimizationMode       : false
[10/30 10:14:41     23s] (I)       routeSecondPG          : false
[10/30 10:14:41     23s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:41     23s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:41     23s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:41     23s] (I)       scenicBound            : 1.15
[10/30 10:14:41     23s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:41     23s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:41     23s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:41     23s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:41     23s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:41     23s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:41     23s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:41     23s] (I)       localRouteEffort       : 1.00
[10/30 10:14:41     23s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:41     23s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:41     23s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:41     23s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:41     23s] (I)       routeVias              : 
[10/30 10:14:41     23s] (I)       readTROption           : true
[10/30 10:14:41     23s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:41     23s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:41     23s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:41     23s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:41     23s] (I)       extraDemandForClocks   : 0
[10/30 10:14:41     23s] (I)       steinerRemoveLayers    : false
[10/30 10:14:41     23s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:41     23s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:41     23s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:41     23s] (I)       spanningTreeRefinement : false
[10/30 10:14:41     23s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:41     23s] (I)       starting read tracks
[10/30 10:14:41     23s] (I)       build grid graph
[10/30 10:14:41     23s] (I)       build grid graph start
[10/30 10:14:41     23s] [NR-eGR] li1 has no routable track
[10/30 10:14:41     23s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:41     23s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:41     23s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:41     23s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:41     23s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:41     23s] (I)       build grid graph end
[10/30 10:14:41     23s] (I)       merge level 0
[10/30 10:14:41     23s] (I)       numViaLayers=6
[10/30 10:14:41     23s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:41     23s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:41     23s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:41     23s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:41     23s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:41     23s] (I)       end build via table
[10/30 10:14:41     23s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:41     23s] 
[10/30 10:14:41     23s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:41     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:41     23s] (I)       readDataFromPlaceDB
[10/30 10:14:41     23s] (I)       Read net information..
[10/30 10:14:41     23s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
[10/30 10:14:41     23s] (I)       Read testcase time = 0.000 seconds
[10/30 10:14:41     23s] 
[10/30 10:14:41     23s] (I)       read default dcut vias
[10/30 10:14:41     23s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:41     23s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:14:41     23s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:14:41     23s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:41     23s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:41     23s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:41     23s] (I)       build grid graph start
[10/30 10:14:41     23s] (I)       build grid graph end
[10/30 10:14:41     23s] (I)       Model blockage into capacity
[10/30 10:14:41     23s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:41     23s] (I)       Modeling time = 0.003 seconds
[10/30 10:14:41     23s] 
[10/30 10:14:41     23s] (I)       Number of ignored nets = 0
[10/30 10:14:41     23s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:41     23s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:41     23s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:41     23s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:41     23s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:41     23s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:41     23s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:41     23s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:41     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:41     23s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:41     23s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1574.8 MB
[10/30 10:14:41     23s] (I)       Ndr track 0 does not exist
[10/30 10:14:41     23s] (I)       Layer1  viaCost=200.00
[10/30 10:14:41     23s] (I)       Layer2  viaCost=200.00
[10/30 10:14:41     23s] (I)       Layer3  viaCost=300.00
[10/30 10:14:41     23s] (I)       Layer4  viaCost=200.00
[10/30 10:14:41     23s] (I)       Layer5  viaCost=200.00
[10/30 10:14:41     23s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:41     23s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:41     23s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:41     23s] (I)       Site width          :   460  (dbu)
[10/30 10:14:41     23s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:41     23s] (I)       GCell width         :  5440  (dbu)
[10/30 10:14:41     23s] (I)       GCell height        :  5440  (dbu)
[10/30 10:14:41     23s] (I)       Grid                :   111   111     6
[10/30 10:14:41     23s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:41     23s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[10/30 10:14:41     23s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[10/30 10:14:41     23s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:41     23s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:41     23s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:41     23s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:41     23s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:41     23s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[10/30 10:14:41     23s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:41     23s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:41     23s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:41     23s] (I)       --------------------------------------------------------
[10/30 10:14:41     23s] 
[10/30 10:14:41     23s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:41     23s] [NR-eGR] Rule id: 0  Nets: 1786 
[10/30 10:14:41     23s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:41     23s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:41     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:41     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:41     23s] [NR-eGR] ========================================
[10/30 10:14:41     23s] [NR-eGR] 
[10/30 10:14:41     23s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:41     23s] (I)       blocked tracks on layer2 : = 92186 / 195915 (47.05%)
[10/30 10:14:41     23s] (I)       blocked tracks on layer3 : = 36446 / 144744 (25.18%)
[10/30 10:14:41     23s] (I)       blocked tracks on layer4 : = 37336 / 109113 (34.22%)
[10/30 10:14:41     23s] (I)       blocked tracks on layer5 : = 15984 / 96459 (16.57%)
[10/30 10:14:41     23s] (I)       blocked tracks on layer6 : = 10878 / 18093 (60.12%)
[10/30 10:14:41     23s] (I)       After initializing earlyGlobalRoute syMemory usage = 1574.8 MB
[10/30 10:14:41     23s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:14:41     23s] (I)       ============= Initialization =============
[10/30 10:14:41     23s] (I)       numLocalWires=642  numGlobalNetBranches=215  numLocalNetBranches=106
[10/30 10:14:41     23s] (I)       totalPins=5665  totalGlobalPin=5238 (92.46%)
[10/30 10:14:41     23s] (I)       total 2D Cap : 375876 = (186416 H, 189460 V)
[10/30 10:14:41     23s] (I)       ============  Phase 1a Route ============
[10/30 10:14:41     23s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:41     23s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:14:41     23s] (I)       Usage: 16945 = (8567 H, 8378 V) = (4.60% H, 4.42% V) = (4.660e+04um H, 4.558e+04um V)
[10/30 10:14:41     23s] (I)       
[10/30 10:14:41     23s] (I)       ============  Phase 1b Route ============
[10/30 10:14:41     23s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:41     23s] (I)       Usage: 16953 = (8570 H, 8383 V) = (4.60% H, 4.42% V) = (4.662e+04um H, 4.560e+04um V)
[10/30 10:14:41     23s] (I)       
[10/30 10:14:41     23s] (I)       earlyGlobalRoute overflow: 0.42% H + 0.03% V
[10/30 10:14:41     23s] 
[10/30 10:14:41     23s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.31% H + 0.02% V
[10/30 10:14:41     23s] Finished Early Global Route rough congestion estimation: mem = 1574.8M
[10/30 10:14:41     23s] earlyGlobalRoute rough estimation gcell size 2 row height
[10/30 10:14:41     23s] OPERPROF: Starting CDPad at level 1, MEM:1574.8M
[10/30 10:14:41     23s] CDPadU 0.179 -> 0.179
[10/30 10:14:41     23s] OPERPROF: Finished CDPad at level 1, CPU:0.161, REAL:0.161, MEM:1574.8M
[10/30 10:14:41     23s] AB param 22.3% (318/1426).
[10/30 10:14:41     23s] Global placement CDP is working on the selected area.
[10/30 10:14:41     23s] Iteration 13: Total net bbox = 8.176e+04 (4.22e+04 3.96e+04)
[10/30 10:14:41     23s]               Est.  stn bbox = 9.606e+04 (4.90e+04 4.71e+04)
[10/30 10:14:41     23s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1574.8M
[10/30 10:14:41     23s] Iteration 14: Total net bbox = 8.176e+04 (4.22e+04 3.96e+04)
[10/30 10:14:41     23s]               Est.  stn bbox = 9.606e+04 (4.90e+04 4.71e+04)
[10/30 10:14:41     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.8M
[10/30 10:14:41     24s] Iteration 15: Total net bbox = 8.335e+04 (4.29e+04 4.05e+04)
[10/30 10:14:41     24s]               Est.  stn bbox = 9.765e+04 (4.97e+04 4.80e+04)
[10/30 10:14:41     24s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1578.8M
[10/30 10:14:41     24s] Iteration 16: Total net bbox = 8.335e+04 (4.29e+04 4.05e+04)
[10/30 10:14:41     24s]               Est.  stn bbox = 9.765e+04 (4.97e+04 4.80e+04)
[10/30 10:14:41     24s] Placement multithread real runtime: 0:00:04.0 with 4 threads.
[10/30 10:14:41     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1578.8M
[10/30 10:14:41     24s] Finished Global Placement (cpu=0:00:05.7, real=0:00:04.0, mem=1578.8M)
[10/30 10:14:41     24s] 0 delay mode for cte disabled.
[10/30 10:14:41     24s] *** Free Virtual Timing Model ...(mem=1538.8M)
[10/30 10:14:41     24s] SKP cleared!
[10/30 10:14:41     24s] Info: 5 clock gating cells identified, 5 (on average) moved 50/10
[10/30 10:14:41     24s] net ignore based on current view = 0
[10/30 10:14:41     24s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] **WARN: (IMPDB-2078):	Output pin X of instance g6132 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:41     24s] **WARN: (IMPDB-2078):	Output pin X of instance g6131 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:41     24s] **WARN: (IMPDB-2078):	Output pin X of instance g6130 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:41     24s] **WARN: (IMPDB-2078):	Output pin X of instance g6129 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[10/30 10:14:41     24s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] Solver runtime cpu: 0:00:02.6 real: 0:00:01.3
[10/30 10:14:41     24s] Core Placement runtime cpu: 0:00:05.0 real: 0:00:04.0
[10/30 10:14:41     24s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1506.8M
[10/30 10:14:41     24s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/30 10:14:41     24s] Type 'man IMPSP-9025' for more detail.
[10/30 10:14:41     24s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:41     24s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1506.8M
[10/30 10:14:41     24s] Core basic site is unithd
[10/30 10:14:41     24s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1506.8M
[10/30 10:14:41     24s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:41     24s] SiteArray: use 1,147,520 bytes
[10/30 10:14:41     24s] SiteArray: current memory after site array memory allocatiion 1506.8M
[10/30 10:14:41     24s] SiteArray: FP blocked sites are writable
[10/30 10:14:41     24s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.001, REAL:0.002, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.001, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.002, REAL:0.004, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1506.8M
[10/30 10:14:41     24s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:41     24s] Mark StBox On SiteArr starts
[10/30 10:14:41     24s] Mark StBox On SiteArr ends
[10/30 10:14:41     24s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.005, REAL:0.002, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.005, REAL:0.002, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.001, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.028, REAL:0.029, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.009, REAL:0.009, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Starting CMU at level 5, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.041, REAL:0.043, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.041, REAL:0.043, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1506.8M
[10/30 10:14:41     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1506.8MB).
[10/30 10:14:41     24s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.047, REAL:0.050, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.047, REAL:0.050, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF: Starting RefinePlace at level 1, MEM:1506.8M
[10/30 10:14:41     24s] *** Starting place_detail (0:00:24.7 mem=1506.8M) ***
[10/30 10:14:41     24s] Total net bbox length = 8.335e+04 (4.288e+04 4.047e+04) (ext = 1.563e+04)
[10/30 10:14:41     24s] # spcSbClkGt: 5
[10/30 10:14:41     24s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[10/30 10:14:41     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:14:41     24s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1506.8M
[10/30 10:14:41     24s] Starting refinePlace ...
[10/30 10:14:41     24s]   Spread Effort: high, standalone mode, useDDP on.
[10/30 10:14:41     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1506.8MB) @(0:00:24.7 - 0:00:24.7).
[10/30 10:14:41     24s] Move report: preRPlace moves 1431 insts, mean move: 0.97 um, max move: 8.33 um
[10/30 10:14:41     24s] 	Max move on inst (csa_tree_add_110_40_groupi_g12458__7482): (357.90, 218.56) --> (350.52, 217.60)
[10/30 10:14:41     24s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__fa_1
[10/30 10:14:41     24s] 	Violation at original loc: Placement Blockage Violation
[10/30 10:14:41     24s] wireLenOptFixPriorityInst 0 inst fixed
[10/30 10:14:41     24s] tweakage running in 4 threads.
[10/30 10:14:41     24s] Placement tweakage begins.
[10/30 10:14:41     24s] wire length = 9.622e+04
[10/30 10:14:41     24s] wire length = 9.393e+04
[10/30 10:14:41     24s] Placement tweakage ends.
[10/30 10:14:41     24s] Move report: tweak moves 131 insts, mean move: 6.48 um, max move: 21.34 um
[10/30 10:14:41     24s] 	Max move on inst (csa_tree_add_110_40_groupi_g13060__9315): (422.28, 119.68) --> (419.98, 138.72)
[10/30 10:14:41     24s] 
[10/30 10:14:41     24s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:14:41     24s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:14:41     24s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1506.8MB) @(0:00:24.8 - 0:00:24.8).
[10/30 10:14:41     24s] Move report: Detail placement moves 1431 insts, mean move: 1.47 um, max move: 21[10/30 10:14:41     24s] Statistics of distance of Instance movement in refine placement:
[10/30 10:14:41     24s]   maximum (X+Y) =        21.37 um
[10/30 10:14:41     24s]   inst (csa_tree_add_110_40_groupi_g13060__9315) with max move: (422.269, 119.637) -> (419.98, 138.72)
[10/30 10:14:41     24s]   mean    (X+Y) =         1.47 um
.37 um
[10/30 10:14:41     24s] 	Max move on inst (csa_tree_add_110_40_groupi_g13060__9315): (422.27, 119.64) --> (419.98, 138.72)
[10/30 10:14:41     24s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1506.8MB
[10/30 10:14:41     24s] Summary Report:
[10/30 10:14:41     24s] Instances move: 1431 (out of 1431 movable)
[10/30 10:14:41     24s] Instances flipped: 0
[10/30 10:14:41     24s] Mean displacement: 1.47 um
[10/30 10:14:41     24s] Max displacement: 21.37 um (Instance: csa_tree_add_110_40_groupi_g13060__9315) (422.269, 119.637) -> (419.98, 138.72)
[10/30 10:14:41     24s] Total instances moved : 1431
[10/30 10:14:41     24s] 	Length: 7 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__xnor2_1
[10/30 10:14:41     24s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.077, REAL:0.068, MEM:1506.8M
[10/30 10:14:41     24s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1506.8MB) @(0:00:24.7 - 0:00:24.8).
[10/30 10:14:41     24s] OPERPROF: Finished RefinePlace at level 1, CPU:0.087, REAL:0.080, MEM:1506.8M
[10/30 10:14:41     24s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1498.8M
[10/30 10:14:41     24s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:41     24s] Total net bbox length = 8.125e+04 (4.086e+04 4.039e+04) (ext = 1.560e+04)
[10/30 10:14:41     24s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1506.8MB
[10/30 10:14:41     24s] *** Finished place_detail (0:00:24.8 mem=1506.8M) ***
[10/30 10:14:41     24s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1498.8M
[10/30 10:14:41     24s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:41     24s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:41     24s] *** Finished Initial Placement (cpu=0:00:06.1, real=0:00:05.0, mem=1498.8M) ***
[10/30 10:14:41     24s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1498.8M
[10/30 10:14:41     24s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1498.8M
[10/30 10:14:41     24s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:41     24s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1498.8M
[10/30 10:14:41     24s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1498.8M
[10/30 10:14:41     24s] Core basic site is unithd
[10/30 10:14:42     24s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1498.8M
[10/30 10:14:42     24s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:42     24s] SiteArray: use 1,147,520 bytes
[10/30 10:14:42     24s] SiteArray: current memory after site array memory allocatiion 1498.8M
[10/30 10:14:42     24s] SiteArray: FP blocked sites are writable
[10/30 10:14:42     24s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.001, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.003, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1498.8M
[10/30 10:14:42     24s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:42     24s] Mark StBox On SiteArr starts
[10/30 10:14:42     24s] Mark StBox On SiteArr ends
[10/30 10:14:42     24s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.004, REAL:0.002, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.004, REAL:0.002, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.027, REAL:0.028, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.036, REAL:0.039, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.036, REAL:0.039, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.001, REAL:0.002, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1506.8M
[10/30 10:14:42     24s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.002, REAL:0.002, MEM:1506.8M
[10/30 10:14:42     24s] Density distribution unevenness ratio = 51.896%
[10/30 10:14:42     24s] powerDomain AO: bins with density > 0.750 = 19.76 % ( 100 / 506 )
[10/30 10:14:42     24s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1498.8M
[10/30 10:14:42     24s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1498.8M
[10/30 10:14:42     24s] Starting IO pin assignment...
[10/30 10:14:42     24s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:14:42     24s] UM:                                                                   final
[10/30 10:14:42     24s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:14:42     24s] UM:                                                                   global_place
[10/30 10:14:42     24s] User Input Parameters:
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] Starting congestion repair ...
[10/30 10:14:42     24s] - Congestion Driven    : On
[10/30 10:14:42     24s] - Timing Driven        : Off
[10/30 10:14:42     24s] - Area-Violation Based : On
[10/30 10:14:42     24s] - Start Rollback Level : -5
[10/30 10:14:42     24s] - Legalized            : On
[10/30 10:14:42     24s] - Window Based         : Off
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:14:42     24s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:14:42     24s] Starting Early Global Route congestion estimation: mem = 1498.8M
[10/30 10:14:42     24s] (I)       Reading DB...
[10/30 10:14:42     24s] (I)       Read data from FE... (mem=1498.8M)
[10/30 10:14:42     24s] (I)       Read nodes and places... (mem=1498.8M)
[10/30 10:14:42     24s] (I)       Done Read nodes and places (cpu=0.003s, mem=1498.8M)
[10/30 10:14:42     24s] (I)       Read nets... (mem=1498.8M)
[10/30 10:14:42     24s] (I)       Done Read nets (cpu=0.001s, mem=1498.8M)
[10/30 10:14:42     24s] (I)       Done Read data from FE (cpu=0.005s, mem=1498.8M)
[10/30 10:14:42     24s] (I)       before initializing RouteDB syMemory usage = 1498.8 MB
[10/30 10:14:42     24s] (I)       congestionReportName   : 
[10/30 10:14:42     24s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:42     24s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:42     24s] (I)       doTrackAssignment      : 1
[10/30 10:14:42     24s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:42     24s] (I)       numThreads             : 4
[10/30 10:14:42     24s] (I)       bufferingAwareRouting  : false
[10/30 10:14:42     24s] (I)       honorPin               : false
[10/30 10:14:42     24s] (I)       [10/30 10:14:42     24s] [NR-eGR] honorMsvRouteConstraint: false
honorPinGuide          : true
[10/30 10:14:42     24s] (I)       honorPartition         : false
[10/30 10:14:42     24s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:42     24s] (I)       allowPartitionCrossover: false
[10/30 10:14:42     24s] (I)       honorSingleEntry       : true
[10/30 10:14:42     24s] (I)       honorSingleEntryStrong : true
[10/30 10:14:42     24s] (I)       handleViaSpacingRule   : false
[10/30 10:14:42     24s] (I)       handleEolSpacingRule   : false
[10/30 10:14:42     24s] (I)       PDConstraint           : none
[10/30 10:14:42     24s] (I)       expBetterNDRHandling   : false
[10/30 10:14:42     24s] (I)       routingEffortLevel     : 3
[10/30 10:14:42     24s] (I)       [10/30 10:14:42     24s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/30 10:14:42     24s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:42     24s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:42     24s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:14:42     24s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:42     24s] (I)       numRowsPerGCell        : 1
[10/30 10:14:42     24s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:42     24s] (I)       multiThreadingTA       : 1
[10/30 10:14:42     24s] (I)       optimizationMode       : false
[10/30 10:14:42     24s] (I)       routeSecondPG          : false
[10/30 10:14:42     24s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:42     24s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:42     24s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:42     24s] (I)       scenicBound            : 1.15
[10/30 10:14:42     24s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:42     24s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:42     24s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:42     24s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:42     24s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:42     24s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:42     24s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:42     24s] (I)       localRouteEffort       : 1.00
[10/30 10:14:42     24s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:42     24s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:42     24s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:42     24s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:42     24s] (I)       routeVias              : 
[10/30 10:14:42     24s] (I)       readTROption           : true
[10/30 10:14:42     24s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:42     24s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:42     24s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:42     24s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:42     24s] (I)       extraDemandForClocks   : 0
[10/30 10:14:42     24s] (I)       steinerRemoveLayers    : false
[10/30 10:14:42     24s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:42     24s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:42     24s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:42     24s] (I)       spanningTreeRefinement : false
[10/30 10:14:42     24s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:42     24s] (I)       starting read tracks
[10/30 10:14:42     24s] (I)       build grid graph
[10/30 10:14:42     24s] (I)       build grid graph start
[10/30 10:14:42     24s] [NR-eGR] li1 has no routable track
[10/30 10:14:42     24s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:42     24s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:42     24s] (I)       build grid graph end
[10/30 10:14:42     24s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:42     24s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:42     24s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:42     24s] (I)       merge level 0
[10/30 10:14:42     24s] (I)       numViaLayers=6
[10/30 10:14:42     24s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:42     24s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:42     24s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:42     24s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:42     24s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:42     24s] (I)       end build via table
[10/30 10:14:42     24s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:42     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:42     24s] (I)       readDataFromPlaceDB
[10/30 10:14:42     24s] (I)       Read net information..
[10/30 10:14:42     24s] (I)       [10/30 10:14:42     24s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
Read testcase time = 0.000 seconds
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] (I)       read default dcut vias
[10/30 10:14:42     24s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:42     24s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:14:42     24s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:14:42     24s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:42     24s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:42     24s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:42     24s] (I)       build grid graph start
[10/30 10:14:42     24s] (I)       build grid graph end
[10/30 10:14:42     24s] (I)       Model blockage into capacity
[10/30 10:14:42     24s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:42     24s] (I)       Modeling time = 0.004 seconds
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] (I)       Number of ignored nets = 0
[10/30 10:14:42     24s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:42     24s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:42     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:42     24s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:42     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:42     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:42     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:42     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:42     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:42     24s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:42     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1498.8 MB
[10/30 10:14:42     24s] (I)       Ndr track 0 does not exist
[10/30 10:14:42     24s] (I)       Layer1  viaCost=200.00
[10/30 10:14:42     24s] (I)       Layer2  viaCost=200.00
[10/30 10:14:42     24s] (I)       Layer3  viaCost=300.00
[10/30 10:14:42     24s] (I)       Layer4  viaCost=200.00
[10/30 10:14:42     24s] (I)       Layer5  viaCost=200.00
[10/30 10:14:42     24s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:42     24s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:42     24s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:42     24s] (I)       Site width          :   460  (dbu)
[10/30 10:14:42     24s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:42     24s] (I)       GCell width         :  2720  (dbu)
[10/30 10:14:42     24s] (I)       GCell height        :  2720  (dbu)
[10/30 10:14:42     24s] (I)       Grid                :   221   221     6
[10/30 10:14:42     24s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:42     24s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:14:42     24s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:14:42     24s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:42     24s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:42     24s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:42     24s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:42     24s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:42     24s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:14:42     24s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:42     24s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:42     24s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:42     24s] (I)       --------------------------------------------------------
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:42     24s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610[10/30 10:14:42     24s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:42     24s] [NR-eGR] Rule id: 0  Nets: 1786 
  L5=690  L6=3660
[10/30 10:14:42     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:42     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:42     24s] (I)       [10/30 10:14:42     24s] [NR-eGR] ========================================
[10/30 10:14:42     24s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:42     24s] (I)       blocked tracks on layer2 : = 163400 / 390065 (41.89%)
[10/30 10:14:42     24s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:14:42     24s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:14:42     24s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:14:42     24s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:14:42     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 1498.8 MB
[10/30 10:14:42     24s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:14:42     24s] (I)       ============= Initialization =============
[10/30 10:14:42     24s] (I)       totalPins=5665  totalGlobalPin=5662 (99.95%)
[10/30 10:14:42     24s] (I)       total 2D Cap : 762244 = (385555 H, 376689 V)
[10/30 10:14:42     24s] (I)       ============  Phase 1a Route ============
[10/30 10:14:42     24s] [NR-eGR] Layer group 1: route 1786 net(s) in layer range [2, 6]
[10/30 10:14:42     24s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:42     24s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:14:42     24s] (I)       Usage: 33902 = (16724 H, 17178 V) = (4.34% H, 4.56% V) = (4.549e+04um H, 4.672e+04um V)
[10/30 10:14:42     24s] (I)       
[10/30 10:14:42     24s] (I)       ============  Phase 1b Route ============
[10/30 10:14:42     24s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:42     24s] (I)       Usage: 33960 = (16766 H, 17194 V) = (4.35% H, 4.56% V) = (4.560e+04um H, 4.677e+04um V)
[10/30 10:14:42     24s] (I)       
[10/30 10:14:42     24s] (I)       earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.12% V. EstWL: 9.237120e+04um
[10/30 10:14:42     24s] (I)       ============  Phase 1c Route ============
[10/30 10:14:42     24s] (I)       Level2 Grid: 45 x 45
[10/30 10:14:42     24s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:14:42     24s] (I)       Usage: 33960 = (16766 H, 17194 V) = (4.35% H, 4.56% V) = (4.560e+04um H, 4.677e+04um V)
[10/30 10:14:42     24s] (I)       
[10/30 10:14:42     24s] (I)       ============  Phase 1d Route ============
[10/30 10:14:42     24s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:14:42     24s] (I)       Usage: 33961 = (16767 H, 17194 V) = (4.35% H, 4.56% V) = (4.561e+04um H, 4.677e+04um V)
[10/30 10:14:42     24s] (I)       
[10/30 10:14:42     24s] (I)       ============  Phase 1e Route ============
[10/30 10:14:42     24s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:14:42     24s] (I)       Usage: 33961 = (16767 H, 17194 V) = (4.35% H, 4.56% V) = (4.561e+04um H, 4.677e+04um V)
[10/30 10:14:42     24s] (I)       
[10/30 10:14:42     24s] (I)       [10/30 10:14:42     24s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.10% V. EstWL: 9.237392e+04um
[10/30 10:14:42     24s] [NR-eGR] 
============  Phase 1l Route ============
[10/30 10:14:42     24s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:14:42     24s] (I)       
[10/30 10:14:42     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:14:42     24s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[10/30 10:14:42     24s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:14:42     24s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[10/30 10:14:42     24s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/30 10:14:42     24s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:14:42     24s] [NR-eGR]    met1  (2)        38( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[10/30 10:14:42     24s] [NR-eGR]    met2  (3)        69( 0.18%)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[10/30 10:14:42     24s] [NR-eGR]    met3  (4)        73( 0.20%)         7( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.23%) 
[10/30 10:14:42     24s] [NR-eGR]    met4  (5)         4( 0.01%)         3( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[10/30 10:14:42     24s] [NR-eGR]    met5  (6)        11( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[10/30 10:14:42     24s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/30 10:14:42     24s] [NR-eGR] Total              195( 0.11%)        17( 0.01%)         1( 0.00%)         1( 0.00%)   ( 0.13%) 
[10/30 10:14:42     24s] [NR-eGR] 
[10/30 10:14:42     24s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:14:42     24s] (I)       total 2D Cap : 763143 = (386321 H, 376822 V)
[10/30 10:14:42     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 0.05% V
[10/30 10:14:42     24s] [NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.06% V
[10/30 10:14:42     24s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1498.8M
[10/30 10:14:42     24s] [hotspot] +------------+---------------+---------------+
[10/30 10:14:42     24s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:14:42     24s] [hotspot] +------------+---------------+---------------+
[10/30 10:14:42     24s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:14:42     24s] [hotspot] +------------+---------------+---------------+
[10/30 10:14:42     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:14:42     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:14:42     24s] 
[10/30 10:14:42     24s] === incrementalPlace Internal Loop 1 ===
[10/30 10:14:42     24s] Skipped repairing congestion.
[10/30 10:14:42     24s] Starting Early Global Route wiring: mem = 1506.8M
[10/30 10:14:42     24s] (I)       ============= track Assignment ============
[10/30 10:14:42     24s] (I)       extract Global 3D Wires
[10/30 10:14:42     24s] (I)       Extract Global WL : time=0.00
[10/30 10:14:42     24s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:14:42     24s] (I)       Initialization real time=0.00 seconds
[10/30 10:14:42     24s] (I)       Run Multi-thread track assignment
[10/30 10:14:42     24s] (I)       Kernel real time=0.01 seconds
[10/30 10:14:42     24s] (I)       End Greedy Track Assignment
[10/30 10:14:42     25s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:14:42     25s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5040
[10/30 10:14:42     25s] [NR-eGR]   met1  (2H) length: 3.282027e+04um, number of vias: 8181
[10/30 10:14:42     25s] [NR-eGR]   met2  (3V) length: 3.797341e+04um, number of vias: 649
[10/30 10:14:42     25s] [NR-eGR]   met3  (4H) length: 1.347231e+04um, number of vias: 477
[10/30 10:14:42     25s] [NR-eGR]   met4  (5V) length: 9.530270e+03um, number of vias: 28
[10/30 10:14:42     25s] [NR-eGR]   met5  (6H) length: 4.460270e+02um, number of vias: 0
[10/30 10:14:42     25s] [NR-eGR] Total length: 9.424229e+04um, number of vias: 14375
[10/30 10:14:42     25s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:14:42     25s] [NR-eGR] Total eGR-routed clock nets wire length: 2.089435e+03um 
[10/30 10:14:42     25s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:14:42     25s] Early Global Route wiring runtime: 0.05 seconds, mem = 1506.8M
[10/30 10:14:42     25s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[10/30 10:14:42     25s] ***** Total cpu  0:0:7
[10/30 10:14:42     25s] ***** Total real time  0:0:6
[10/30 10:14:42     25s] **place_design ... cpu = 0: 0: 7, real = 0: 0: 6, mem = 1435.4M **
[10/30 10:14:42     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:14:42     25s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:14:42     25s] UM:                                                                   final
[10/30 10:14:42     25s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.003, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.028, REAL:0.027, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.029, REAL:0.028, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.029, REAL:0.028, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] 
[10/30 10:14:42     25s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.002, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:14:42     25s] UM:         25.25             42                                      place_design
[10/30 10:14:42     25s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/30 10:14:42     25s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/30 10:14:42     25s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1435.4M
[10/30 10:14:42     25s] Core basic site is unithd
[10/30 10:14:42     25s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1435.4M
[10/30 10:14:42     25s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:14:42     25s] SiteArray: use 1,147,520 bytes
[10/30 10:14:42     25s] SiteArray: current memory after site array memory allocatiion 1435.4M
[10/30 10:14:42     25s] SiteArray: FP blocked sites are writable
[10/30 10:14:42     25s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.004, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1435.4M
[10/30 10:14:42     25s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:14:42     25s] Mark StBox On SiteArr starts
[10/30 10:14:42     25s] Mark StBox On SiteArr ends
[10/30 10:14:42     25s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.004, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.028, REAL:0.028, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.037, REAL:0.039, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.037, REAL:0.039, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:42     25s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.029, REAL:0.031, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[10/30 10:14:42     25s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[10/30 10:14:42     25s] Info: 4 threads available for lower-level modules during optimization.
[10/30 10:14:42     25s] GigaOpt running with 4 threads.
[10/30 10:14:42     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1435.4M
[10/30 10:14:42     25s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:42     25s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Starting CMU at level 4, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1435.4M
[10/30 10:14:42     25s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.003, MEM:1435.4M
[10/30 10:14:42     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1435.4MB).
[10/30 10:14:42     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.039, MEM:1435.4M
[10/30 10:14:42     25s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[10/30 10:14:42     25s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[10/30 10:14:42     25s] .
[10/30 10:14:42     25s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1427.4M
[10/30 10:14:42     25s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1427.4M
[10/30 10:14:42     25s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1427.4M
[10/30 10:14:42     25s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1427.4M
[10/30 10:14:42     25s] Updating RC grid for preRoute extraction ...
[10/30 10:14:42     25s] Initializing multi-corner resistance tables ...
[10/30 10:14:42     25s] 
[10/30 10:14:42     25s] Creating Lib Analyzer ...
[10/30 10:14:42     25s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:42     25s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:42     25s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:42     25s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:42     25s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:42     25s] 
[10/30 10:14:44     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:26.9 mem=1441.4M
[10/30 10:14:44     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:26.9 mem=1441.4M
[10/30 10:14:44     26s] Creating Lib Analyzer, finished. 
[10/30 10:14:44     26s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/30 10:14:44     26s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/30 10:14:44     26s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1062.6M, totSessionCpu=0:00:27 **
[10/30 10:14:44     26s] *** opt_design -pre_cts ***
[10/30 10:14:44     26s] DRC Margin: user margin 0.0; extra margin 0.2
[10/30 10:14:44     26s] Setup Target Slack: user slack 0.1; extra slack 0.0
[10/30 10:14:44     26s] Hold Target Slack: user slack 0.1
[10/30 10:14:44     26s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/30 10:14:44     26s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/30 10:14:44     26s] Type 'man IMPOPT-3195' for more detail.
[10/30 10:14:44     26s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1441.4M
[10/30 10:14:44     26s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1441.4M
[10/30 10:14:44     26s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1441.4M
[10/30 10:14:44     26s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.005, REAL:0.005, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.027, REAL:0.028, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.027, REAL:0.028, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1441.4M
[10/30 10:14:44     27s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.001, MEM:1441.4M
[10/30 10:14:44     27s] Deleting Cell Server ...
[10/30 10:14:44     27s] Deleting Lib Analyzer.
[10/30 10:14:44     27s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:14:44     27s] Summary for sequential cells identification: 
[10/30 10:14:44     27s]   Identified SBFF number: 45
[10/30 10:14:44     27s]   Identified MBFF number: 0
[10/30 10:14:44     27s]   Identified SB Latch number: 0
[10/30 10:14:44     27s]   Identified MB Latch number: 0
[10/30 10:14:44     27s]   Not identified SBFF number: 0
[10/30 10:14:44     27s]   Not identified MBFF number: 0
[10/30 10:14:44     27s]   Not identified SB Latch number: 0
[10/30 10:14:44     27s]   Not identified MB Latch number: 0
[10/30 10:14:44     27s]   Number of sequential cells which are not FFs: 23
[10/30 10:14:44     27s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:14:44     27s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:14:44     27s]  Setting StdDelay to 66.90
[10/30 10:14:44     27s] Creating Cell Server, finished. 
[10/30 10:14:44     27s] 
[10/30 10:14:44     27s] Deleting Cell Server ...
[10/30 10:14:44     27s] 
[10/30 10:14:44     27s] Creating Lib Analyzer ...
[10/30 10:14:44     27s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:14:44     27s] Summary for sequential cells identification: 
[10/30 10:14:44     27s]   Identified SBFF number: 45
[10/30 10:14:44     27s]   Identified MBFF number: 0
[10/30 10:14:44     27s]   Identified SB Latch number: 0
[10/30 10:14:44     27s]   Identified MB Latch number: 0
[10/30 10:14:44     27s]   Not identified SBFF number: 0
[10/30 10:14:44     27s]   Not identified MBFF number: 0
[10/30 10:14:44     27s]   Not identified SB Latch number: 0
[10/30 10:14:44     27s]   Not identified MB Latch number: 0
[10/30 10:14:44     27s]   Number of sequential cells which are not FFs: 23
[10/30 10:14:44     27s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:14:44     27s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:14:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:14:44     27s]  Setting StdDelay to 66.90
[10/30 10:14:44     27s] Creating Cell Server, finished. 
[10/30 10:14:44     27s] 
[10/30 10:14:44     27s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:44     27s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:44     27s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:44     27s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:44     27s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:44     27s] 
[10/30 10:14:45     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.3 mem=1441.4M
[10/30 10:14:45     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.3 mem=1441.4M
[10/30 10:14:45     28s] Creating Lib Analyzer, finished. 
[10/30 10:14:45     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.3 mem=1441.4M
[10/30 10:14:45     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.3 mem=1441.4M
[10/30 10:14:45     28s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:14:45     28s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:14:45     28s] [NR-eGR] Started earlyGlobalRoute kernel
[10/30 10:14:45     28s] [NR-eGR] Initial Peak syMemory usage = 1441.4 MB
[10/30 10:14:45     28s] (I)       Reading DB...
[10/30 10:14:45     28s] (I)       Read data from FE... (mem=1441.4M)
[10/30 10:14:45     28s] (I)       Read nodes and places... (mem=1441.4M)
[10/30 10:14:45     28s] (I)       Number of ignored instance 0
[10/30 10:14:45     28s] (I)       numMoveCells=1431, numMacros=2  numPads=110  numMultiRowHeightInsts=0
[10/30 10:14:45     28s] (I)       Done Read nodes and places (cpu=0.004s, mem=1443.5M)
[10/30 10:14:45     28s] (I)       Read nets... (mem=1443.5M)
[10/30 10:14:45     28s] (I)       numNets=1786  ignoredNets=10
[10/30 10:14:45     28s] (I)       Done Read nets (cpu=0.001s, mem=1443.5M)
[10/30 10:14:45     28s] (I)       Read rows... (mem=1443.5M)
[10/30 10:14:45     28s] (I)       Read 220 std rows and 0 non-std rows
[10/30 10:14:45     28s] (I)       Done Read rows (cpu=0.000s, mem=1443.5M)
[10/30 10:14:45     28s] (I)       Identified Clock instances: Flop 119, Clock buffer/inverter 0, Gate 5
[10/30 10:14:45     28s] (I)       Read module constraints... (mem=1443.5M)
[10/30 10:14:45     28s] (I)       Done Read module constraints (cpu=0.000s, mem=1443.5M)
[10/30 10:14:45     28s] (I)       Done Read data from FE (cpu=0.006s, mem=1443.5M)
[10/30 10:14:45     28s] (I)       before initializing RouteDB syMemory usage = 1443.5 MB
[10/30 10:14:45     28s] (I)       congestionReportName   : 
[10/30 10:14:45     28s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:45     28s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:45     28s] (I)       doTrackAssignment      : 1
[10/30 10:14:45     28s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:45     28s] (I)       numThreads             : 4
[10/30 10:14:45     28s] (I)       bufferingAwareRouting  : true
[10/30 10:14:45     28s] (I)       honorPin               : false
[10/30 10:14:45     28s] (I)       honorPinGuide          : true
[10/30 10:14:45     28s] (I)       honorPartition         : false
[10/30 10:14:45     28s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:45     28s] (I)       allowPartitionCrossover: false
[10/30 10:14:45     28s] (I)       honorSingleEntry       : true
[10/30 10:14:45     28s] (I)       honorSingleEntryStrong : true
[10/30 10:14:45     28s] (I)       handleViaSpacingRule   : false
[10/30 10:14:45     28s] (I)       handleEolSpacingRule   : false
[10/30 10:14:45     28s] (I)       PDConstraint           : none
[10/30 10:14:45     28s] (I)       expBetterNDRHandling   : false
[10/30 10:14:45     28s] (I)       routingEffortLevel     : 3
[10/30 10:14:45     28s] (I)       effortLevel            : standard
[10/30 10:14:45     28s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:45     28s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:14:45     28s] (I)       numRowsPerGCell        : 1
[10/30 10:14:45     28s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:45     28s] (I)       multiThreadingTA       : 1
[10/30 10:14:45     28s] (I)       optimizationMode       : false
[10/30 10:14:45     28s] (I)       routeSecondPG          : false
[10/30 10:14:45     28s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:45     28s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:45     28s] (I)       punchThroughDistance   : 10000.00
[10/30 10:14:45     28s] (I)       scenicBound            : 1.15
[10/30 10:14:45     28s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:45     28s] (I)       [10/30 10:14:45     28s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:45     28s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:45     28s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:45     28s] [NR-eGR] maxRouteLayer          : 127
source-to-sink ratio   : 0.30
[10/30 10:14:45     28s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:45     28s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:45     28s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:45     28s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:45     28s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:45     28s] (I)       localRouteEffort       : 1.00
[10/30 10:14:45     28s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:45     28s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:45     28s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:45     28s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:45     28s] (I)       routeVias              : 
[10/30 10:14:45     28s] (I)       readTROption           : true
[10/30 10:14:45     28s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:45     28s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:45     28s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:45     28s] (I)       extraDemandForClocks   : 0
[10/30 10:14:45     28s] (I)       steinerRemoveLayers    : false
[10/30 10:14:45     28s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:45     28s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:45     28s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:45     28s] (I)       spanningTreeRefinement : false
[10/30 10:14:45     28s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:45     28s] (I)       starting read tracks
[10/30 10:14:45     28s] (I)       build grid graph
[10/30 10:14:45     28s] (I)       build grid graph start
[10/30 10:14:45     28s] (I)       build grid graph end
[10/30 10:14:45     28s] (I)       merge level 0
[10/30 10:14:45     28s] (I)       numViaLayers=6
[10/30 10:14:45     28s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:45     28s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:45     28s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:45     28s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:45     28s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:45     28s] (I)       end build via table
[10/30 10:14:45     28s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:45     28s] [NR-eGR] li1 has no routable track
[10/30 10:14:45     28s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:45     28s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:45     28s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:45     28s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:45     28s] [NR-eGR] met5 has single uniform track structure
[10/30 10:14:45     28s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:45     28s] 
[10/30 10:14:45     28s] [NR-eGR] numRoutingBlks=0 numInstBlks=20141 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:45     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:45     28s] (I)       readDataFromPlaceDB
[10/30 10:14:45     28s] (I)       Read net information..
[10/30 10:14:45     28s] (I)       [10/30 10:14:45     28s] [NR-eGR] Read numTotalNets=1786  numIgnoredNets=0
Read testcase time = 0.000 seconds
[10/30 10:14:45     28s] 
[10/30 10:14:45     28s] (I)       read default dcut vias
[10/30 10:14:45     28s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:45     28s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:45     28s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:45     28s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:45     28s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:45     28s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:45     28s] (I)       build grid graph start
[10/30 10:14:45     28s] (I)       build grid graph end
[10/30 10:14:45     28s] (I)       Model blockage into capacity
[10/30 10:14:45     28s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:45     28s] (I)       Modeling time = 0.005 seconds
[10/30 10:14:45     28s] 
[10/30 10:14:45     28s] (I)       Number of ignored nets = 0
[10/30 10:14:45     28s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:45     28s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:45     28s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:45     28s] (I)       Constructing bin map
[10/30 10:14:45     28s] (I)       Initialize bin information with width=5440 height=5440
[10/30 10:14:45     28s] (I)       Done constructing bin map
[10/30 10:14:45     28s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:45     28s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1443.5 MB
[10/30 10:14:45     28s] (I)       Ndr track 0 does not exist
[10/30 10:14:45     28s] (I)       Layer1  viaCost=200.00
[10/30 10:14:45     28s] (I)       Layer2  viaCost=200.00
[10/30 10:14:45     28s] (I)       Layer3  viaCost=300.00
[10/30 10:14:45     28s] (I)       Layer4  viaCost=200.00
[10/30 10:14:45     28s] (I)       Layer5  viaCost=200.00
[10/30 10:14:45     28s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:45     28s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:45     28s] (I)       Core area           : (0, 0) - (599840, 598400)
[10/30 10:14:45     28s] (I)       Site width          :   460  (dbu)
[10/30 10:14:45     28s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:45     28s] (I)       GCell width         :  2720  (dbu)
[10/30 10:14:45     28s] (I)       GCell height        :  2720  (dbu)
[10/30 10:14:45     28s] (I)       Grid                :   221   221     6
[10/30 10:14:45     28s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:45     28s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:14:45     28s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:14:45     28s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:45     28s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:45     28s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:45     28s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:45     28s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:45     28s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:14:45     28s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:45     28s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:45     28s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:45     28s] (I)       --------------------------------------------------------
[10/30 10:14:45     28s] 
[10/30 10:14:45     28s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:45     28s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:45     28s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:45     28s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:45     28s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:45     28s] (I)       blocked tracks on layer2 : = 163400 / 390065 (41.89%)
[10/30 10:14:45     28s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:14:45     28s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:14:45     28s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:14:45     28s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:14:45     28s] (I)       After initializing earlyGlobalRoute syMemory usage = 1445.5 MB
[10/30 10:14:45     28s] (I)       Loading and dumping file time : 0.02 seconds
[10/30 10:14:45     28s] (I)       ============= Initialization =============
[10/30 10:14:45     28s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:45     28s] [NR-eGR] Rule id: 0  Nets: 1786 
[10/30 10:14:45     28s] [NR-eGR] ========================================
[10/30 10:14:45     28s] [NR-eGR] 
[10/30 10:14:45     28s] (I)       totalPins=5665  totalGlobalPin=5662 (99.95%)
[10/30 10:14:45     28s] (I)       total 2D Cap : 762244 = (385555 H, 376689 V)
[10/30 10:14:45     28s] (I)       #blocked areas for congestion spreading : 1
[10/30 10:14:45     28s] (I)       ============  Phase 1a Route ============
[10/30 10:14:45     28s] [NR-eGR] Layer group 1: route 1786 net(s) in layer range [2, 6]
[10/30 10:14:45     28s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:45     28s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:14:45     28s] (I)       Usage: 34125 = (16772 H, 17353 V) = (4.35% H, 4.61% V) = (4.562e+04um H, 4.720e+04um V)
[10/30 10:14:45     28s] (I)       
[10/30 10:14:45     28s] (I)       ============  Phase 1b Route ============
[10/30 10:14:45     28s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:45     28s] (I)       Usage: 34203 = (16837 H, 17366 V) = (4.37% H, 4.61% V) = (4.580e+04um H, 4.724e+04um V)
[10/30 10:14:45     28s] (I)       
[10/30 10:14:45     28s] (I)       earlyGlobalRoute overflow of layer group 1: 0.21% H + 0.10% V. EstWL: 9.303216e+04um
[10/30 10:14:45     28s] (I)       ============  Phase 1c Route ============
[10/30 10:14:45     28s] (I)       Level2 Grid: 45 x 45
[10/30 10:14:45     28s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:14:45     28s] (I)       Usage: 34210 = (16837 H, 17373 V) = (4.37% H, 4.61% V) = (4.580e+04um H, 4.725e+04um V)
[10/30 10:14:45     28s] (I)       
[10/30 10:14:45     28s] (I)       ============  Phase 1d Route ============
[10/30 10:14:45     28s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:14:45     28s] (I)       Usage: 34216 = (16841 H, 17375 V) = (4.37% H, 4.61% V) = (4.581e+04um H, 4.726e+04um V)
[10/30 10:14:45     28s] (I)       
[10/30 10:14:45     28s] (I)       ============  Phase 1e Route ============
[10/30 10:14:45     28s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:14:45     28s] (I)       Usage: 34216 = (16841 H, 17375 V) = (4.37% H, 4.61% V) = (4.581e+04um H, 4.726e+04um V)
[10/30 10:14:45     28s] (I)       
[10/30 10:14:45     28s] (I)       [10/30 10:14:45     28s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.19% H + 0.07% V. EstWL: 9.306752e+04um
[10/30 10:14:45     28s] [NR-eGR] 
============  Phase 1l Route ============
[10/30 10:14:45     28s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:14:45     28s] (I)       
[10/30 10:14:45     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:14:45     28s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:14:45     28s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:14:45     28s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:14:45     28s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:14:45     28s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:14:45     28s] [NR-eGR]    met1  (2)        42( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[10/30 10:14:45     28s] [NR-eGR]    met2  (3)        68( 0.18%)         2( 0.01%)         0( 0.00%)   ( 0.19%) 
[10/30 10:14:45     28s] [NR-eGR]    met3  (4)        89( 0.25%)        11( 0.03%)         1( 0.00%)   ( 0.28%) 
[10/30 10:14:45     28s] [NR-eGR]    met4  (5)         5( 0.01%)         4( 0.01%)         0( 0.00%)   ( 0.02%) 
[10/30 10:14:45     28s] [NR-eGR]    met5  (6)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:14:45     28s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:14:45     28s] [NR-eGR] Total              205( 0.12%)        17( 0.01%)         1( 0.00%)   ( 0.13%) 
[10/30 10:14:45     28s] [NR-eGR] 
[10/30 10:14:45     28s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:14:45     28s] (I)       total 2D Cap : 763143 = (386321 H, 376822 V)
[10/30 10:14:45     28s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.03% V
[10/30 10:14:45     28s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.03% V
[10/30 10:14:45     28s] (I)       ============= track Assignment ============
[10/30 10:14:45     28s] (I)       extract Global 3D Wires
[10/30 10:14:45     28s] (I)       Extract Global WL : time=0.00
[10/30 10:14:45     28s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:14:45     28s] (I)       Initialization real time=0.00 seconds
[10/30 10:14:45     28s] (I)       Run Multi-thread track assignment
[10/30 10:14:45     28s] (I)       Kernel real time=0.01 seconds
[10/30 10:14:45     28s] (I)       End Greedy Track Assignment
[10/30 10:14:45     28s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:14:45     28s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5040
[10/30 10:14:45     28s] [NR-eGR]   met1  (2H) length: 3.338659e+04um, number of vias: 8245
[10/30 10:14:45     28s] [NR-eGR]   met2  (3V) length: 3.807955e+04um, number of vias: 655
[10/30 10:14:45     28s] [NR-eGR]   met3  (4H) length: 1.314546e+04um, number of vias: 524
[10/30 10:14:45     28s] [NR-eGR]   met4  (5V) length: 9.925149e+03um, number of vias: 26
[10/30 10:14:45     28s] [NR-eGR]   met5  (6H) length: 3.984170e+02um, number of vias: 0
[10/30 10:14:45     28s] [NR-eGR] Total length: 9.493517e+04um, number of vias: 14490
[10/30 10:14:45     28s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:14:45     28s] [NR-eGR] Total eGR-routed clock nets wire length: 2.111385e+03um 
[10/30 10:14:45     28s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:14:45     28s] [NR-eGR] End Peak syMemory usage = 1445.5 MB
[10/30 10:14:45     28s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
[10/30 10:14:45     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.4 mem=1445.5M
[10/30 10:14:45     28s] Updating RC grid for preRoute extraction ...
[10/30 10:14:45     28s] Initializing multi-corner resistance tables ...
[10/30 10:14:45     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.5 mem=1445.5M
[10/30 10:14:45     28s] Extraction called for design 'dot_product' of instances=9206 and nets=1808 using extraction engine 'pre_route' .
[10/30 10:14:45     28s] pre_route RC Extraction called for design dot_product.
[10/30 10:14:45     28s] RC Extraction called in multi-corner(2) mode.
[10/30 10:14:45     28s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:14:45     28s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:14:45     28s] RCMode: PreRoute
[10/30 10:14:45     28s]       RC Corner Indexes            0       1   
[10/30 10:14:45     28s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:14:45     28s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:14:45     28s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:14:45     28s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:14:45     28s] Shrink Factor                : 1.00000
[10/30 10:14:45     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:14:45     28s] Updating RC grid for preRoute extraction ...
[10/30 10:14:45     28s] Initializing multi-corner resistance tables ...
[10/30 10:14:45     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1445.461M)
[10/30 10:14:45     28s] ** Profile ** Start :  cpu=0:00:00.0, mem=1445.5M
[10/30 10:14:45     28s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.002, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.002, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.026, REAL:0.026, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.005, REAL:0.005, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.034, REAL:0.034, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.034, REAL:0.034, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1445.5M
[10/30 10:14:45     28s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1445.5M
[10/30 10:14:45     28s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1445.5M
[10/30 10:14:45     28s] #################################################################################
[10/30 10:14:45     28s] # Design Stage: PreRoute
[10/30 10:14:45     28s] # Design Name: dot_product
[10/30 10:14:45     28s] # Design Mode: 130nm
[10/30 10:14:45     28s] # Analysis Mode: MMMC OCV 
[10/30 10:14:45     28s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:14:45     28s] # Signoff Settings: SI Off 
[10/30 10:14:45     28s] #################################################################################
[10/30 10:14:45     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1489.2M, InitMEM = 1489.2M)
[10/30 10:14:45     28s] Calculate early delays in OCV mode...
[10/30 10:14:45     28s] Calculate late delays in OCV mode...
[10/30 10:14:45     28s] Start delay calculation (fullDC) (4 T). (MEM=1489.16)
[10/30 10:14:45     28s] End AAE Lib Interpolated Model. (MEM=1513.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:14:45     28s] First Iteration Infinite Tw... 
[10/30 10:14:45     28s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/30 10:14:45     28s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/30 10:14:45     28s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/30 10:14:45     28s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/30 10:14:45     28s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/30 10:14:46     28s] Total number of fetched objects 1801
[10/30 10:14:46     28s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:14:46     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:14:46     28s] End delay calculation. (MEM=1711.61 CPU=0:00:00.1 REAL=0:00:01.0)
[10/30 10:14:46     28s] End delay calculation (fullDC). (MEM=1711.61 CPU=0:00:00.2 REAL=0:00:01.0)
[10/30 10:14:46     28s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1711.6M) ***
[10/30 10:14:46     28s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:28.9 mem=1671.6M)
[10/30 10:14:46     28s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1679.6M
[10/30 10:14:46     28s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1679.6M
[10/30 10:14:46     28s] 
[10/30 10:14:46     28s] ------------------------------------------------------------
[10/30 10:14:46     28s]              Initial Summary                             
[10/30 10:14:46     28s] ------------------------------------------------------------
[10/30 10:14:46     28s] 
[10/30 10:14:46     28s] Setup views included:
[10/30 10:14:46     28s]  ss_100C_1v60.setup_view 
[10/30 10:14:46     28s] 
[10/30 10:14:46     28s] +--------------------+---------+
[10/30 10:14:46     28s] |     Setup mode     |   all   |
[10/30 10:14:46     28s] +--------------------+---------+
[10/30 10:14:46     28s] |           WNS (ns):| -9.452  |
[10/30 10:14:46     28s] |           TNS (ns):| -67.085 |
[10/30 10:14:46     28s] |    Violating Paths:|   16    |
[10/30 10:14:46     28s] |          All Paths:|   87    |
[10/30 10:14:46     28s] +--------------------+---------+
[10/30 10:14:46     28s] 
[10/30 10:14:46     28s] +----------------+-------------------------------+------------------+
[10/30 10:14:46     28s] |                |              Real             |       Total      |
[10/30 10:14:46     28s] |    DRVs        +------------------+------------+------------------|
[10/30 10:14:46     28s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:14:46     28s] +----------------+------------------+------------+------------------+
[10/30 10:14:46     28s] |   max_cap      |     83 (83)      |   -1.015   |     85 (85)      |
[10/30 10:14:46     28s] |   max_tran     |    121 (447)     |  -27.719   |    137 (467)     |
[10/30 10:14:46     28s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:14:46     28s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:14:46     28s] +----------------+------------------+------------+------------------+
[10/30 10:14:46     28s] 
[10/30 10:14:46     28s] Density: 5.615%
[10/30 10:14:46     28s] ------------------------------------------------------------
[10/30 10:14:46     28s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1679.6M
[10/30 10:14:46     28s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1150.4M, totSessionCpu=0:00:29 **
[10/30 10:14:46     28s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:14:46     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.9 mem=1515.9M
[10/30 10:14:46     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1515.9M
[10/30 10:14:46     28s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/30 10:14:46     28s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:46     28s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1515.9M
[10/30 10:14:46     28s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1515.9M
[10/30 10:14:46     28s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1515.9M
[10/30 10:14:46     28s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1515.9M
[10/30 10:14:46     28s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Starting CMU at level 4, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.034, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.034, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1517.4M
[10/30 10:14:46     28s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1517.4M
[10/30 10:14:46     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1517.4MB).
[10/30 10:14:46     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.043, MEM:1517.4M
[10/30 10:14:46     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.0 mem=1517.4M
[10/30 10:14:46     28s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1533.4M
[10/30 10:14:46     28s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     28s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1533.4M
[10/30 10:14:46     28s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     28s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:14:46     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.0 mem=1533.4M
[10/30 10:14:46     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1533.4M
[10/30 10:14:46     28s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:46     29s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Starting CMU at level 4, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.032, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.032, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1533.4M
[10/30 10:14:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1533.4MB).
[10/30 10:14:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.040, MEM:1533.4M
[10/30 10:14:46     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.0 mem=1533.4M
[10/30 10:14:46     29s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1533.4M
[10/30 10:14:46     29s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1533.4M
[10/30 10:14:46     29s] *** Starting optimizing excluded clock nets MEM= 1533.4M) ***
[10/30 10:14:46     29s] *info: No excluded clock nets to be optimized.
[10/30 10:14:46     29s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1533.4M) ***
[10/30 10:14:46     29s] The useful skew maximum allowed delay is: 0.3
[10/30 10:14:46     29s] Deleting Lib Analyzer.
[10/30 10:14:46     29s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:14:46     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.1 mem=1534.4M
[10/30 10:14:46     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.1 mem=1534.4M
[10/30 10:14:46     29s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:14:46     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.3 mem=1546.4M
[10/30 10:14:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1546.4M
[10/30 10:14:46     29s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:46     29s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Starting CMU at level 4, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.031, REAL:0.034, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.031, REAL:0.034, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1546.4M
[10/30 10:14:46     29s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1546.4M
[10/30 10:14:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1546.4MB).
[10/30 10:14:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.042, MEM:1546.4M
[10/30 10:14:46     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.3 mem=1554.4M
[10/30 10:14:46     29s] 
[10/30 10:14:46     29s] Footprint cell information for calculating maxBufDist
[10/30 10:14:46     29s] *info: There are 12 candidate Buffer cells
[10/30 10:14:46     29s] *info: There are 13 candidate Inverter cells
[10/30 10:14:46     29s] 
[10/30 10:14:46     29s] 
[10/30 10:14:46     29s] Creating Lib Analyzer ...
[10/30 10:14:46     29s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:46     29s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:46     29s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:46     29s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:46     29s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:46     29s] 
[10/30 10:14:48     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.1 mem=1649.8M
[10/30 10:14:48     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.1 mem=1649.8M
[10/30 10:14:48     31s] Creating Lib Analyzer, finished. 
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:14:48     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1743.2M
[10/30 10:14:48     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1743.2M
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Netlist preparation processing... 
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Constant propagation run...
[10/30 10:14:48     31s] CPU of constant propagation run : 0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Dangling output instance removal run...
[10/30 10:14:48     31s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Dont care observability instance removal run...
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_1 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_2 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_3 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_4 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_5 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_6 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_7 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_8 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_9 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_10 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_11 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_12 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_13 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_14 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_15 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_16 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_17 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_18 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_19 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_20 (sky130_fd_sc_hd__tap_1)
[10/30 10:14:48     31s] Dont care observability instance removal limited due to other irremovable instances...
[10/30 10:14:48     31s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Removed instances... 
[10/30 10:14:48     31s] 	-Remove inst g6132 (sky130_fd_sc_hd__buf_16) 
[10/30 10:14:48     31s] 	-Remove inst g6131 (sky130_fd_sc_hd__buf_16) 
[10/30 10:14:48     31s] 	-Remove inst g6130 (sky130_fd_sc_hd__buf_16) 
[10/30 10:14:48     31s] 	-Remove inst g6129 (sky130_fd_sc_hd__buf_16) 
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Replaced instances... 
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Removed 4 instances
[10/30 10:14:48     31s] 	CPU for removing db instances : 0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] CPU of: netlist preparation :0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Mark undriven nets with IPOIgnored run...
[10/30 10:14:48     31s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1743.2M)
[10/30 10:14:48     31s] *info: Marking 0 isolation instances dont touch
[10/30 10:14:48     31s] *info: Marking 0 level shifter instances dont touch
[10/30 10:14:48     31s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1770.8M
[10/30 10:14:48     31s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1770.8M
[10/30 10:14:48     31s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1770.8M
[10/30 10:14:48     31s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1770.8M
[10/30 10:14:48     31s] Deleting Lib Analyzer.
[10/30 10:14:48     31s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:14:48     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.3 mem=1605.6M
[10/30 10:14:48     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.3 mem=1605.6M
[10/30 10:14:48     31s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:14:48     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.3 mem=1683.8M
[10/30 10:14:48     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1683.8M
[10/30 10:14:48     31s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:48     31s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Starting CMU at level 4, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.034, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.034, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1683.8M
[10/30 10:14:48     31s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1683.8M
[10/30 10:14:48     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1683.8MB).
[10/30 10:14:48     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.042, MEM:1683.8M
[10/30 10:14:48     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.3 mem=1707.8M
[10/30 10:14:48     31s] 
[10/30 10:14:48     31s] Creating Lib Analyzer ...
[10/30 10:14:48     31s] Begin: Area Reclaim Optimization
[10/30 10:14:48     31s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:48     31s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:48     31s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:48     31s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:48     31s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:48     31s] 
[10/30 10:14:50     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.9 mem=1707.8M
[10/30 10:14:50     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.9 mem=1707.8M
[10/30 10:14:50     32s] Creating Lib Analyzer, finished. 
[10/30 10:14:50     32s] 
[10/30 10:14:50     32s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:14:50     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1707.8M
[10/30 10:14:50     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1707.8M
[10/30 10:14:50     32s] Reclaim Optimization WNS Slack -9.451  TNS Slack -67.085 Density 5.57
[10/30 10:14:50     32s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:50     32s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:14:50     32s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:50     32s] |     5.57%|        -|  -9.451| -67.085|   0:00:00.0| 1707.8M|
[10/30 10:14:50     33s] |     5.57%|        0|  -9.451| -67.085|   0:00:00.0| 1785.6M|
[10/30 10:14:50     33s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[10/30 10:14:50     33s] |     5.57%|        0|  -9.451| -67.085|   0:00:00.0| 1785.6M|
[10/30 10:14:50     33s] |     5.57%|        4|  -9.451| -67.085|   0:00:00.0| 1866.0M|
[10/30 10:14:50     33s] |     5.57%|        0|  -9.451| -67.085|   0:00:00.0| 1866.0M|
[10/30 10:14:50     33s] 
[10/30 10:14:50     33s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[10/30 10:14:50     33s] --------------------------------------------------------------
[10/30 10:14:50     33s] |                                   | Total     | Sequential |
[10/30 10:14:50     33s] --------------------------------------------------------------
[10/30 10:14:50     33s] | Num insts resized                 |       3  |       0    |
[10/30 10:14:50     33s] | Num insts undone                  |       1  |       0    |
[10/30 10:14:50     33s] | Num insts Downsized               |       3  |       0    |
[10/30 10:14:50     33s] | Num insts Samesized               |       0  |       0    |
[10/30 10:14:50     33s] | Num insts Upsized                 |       0  |       0    |
[10/30 10:14:50     33s] | Num multiple commits+uncommits    |       0  |       -    |
[10/30 10:14:50     33s] --------------------------------------------------------------
[10/30 10:14:50     33s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:50     33s] Reclaim Optimization End WNS Slack -9.451  TNS Slack -67.085 Density 5.57
[10/30 10:14:50     33s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:14:50     33s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:14:50     33s] **** End NDR-Layer Usage Statistics ****
[10/30 10:14:50     33s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[10/30 10:14:50     33s] Executing incremental physical updates
[10/30 10:14:50     33s] Executing incremental physical updates
[10/30 10:14:50     33s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1744.7M
[10/30 10:14:50     33s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1744.7M
[10/30 10:14:50     33s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1744.7M
[10/30 10:14:50     33s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1744.7M
[10/30 10:14:50     33s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1611.12M, totSessionCpu=0:00:33).
[10/30 10:14:50     33s] Deleting Lib Analyzer.
[10/30 10:14:50     33s] Begin: GigaOpt high fanout net optimization
[10/30 10:14:50     33s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:14:50     33s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:14:50     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.1 mem=1604.6M
[10/30 10:14:50     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1604.6M
[10/30 10:14:50     33s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:50     33s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Starting CMU at level 4, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.034, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.034, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1604.6M
[10/30 10:14:50     33s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1604.6M
[10/30 10:14:50     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1604.6MB).
[10/30 10:14:50     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.042, MEM:1604.6M
[10/30 10:14:50     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.2 mem=1604.6M
[10/30 10:14:50     33s] 
[10/30 10:14:50     33s] Creating Lib Analyzer ...
[10/30 10:14:50     33s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:50     33s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:50     33s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:50     33s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:50     33s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:50     33s] 
[10/30 10:14:51     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.8 mem=1604.6M
[10/30 10:14:51     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.8 mem=1604.6M
[10/30 10:14:51     34s] Creating Lib Analyzer, finished. 
[10/30 10:14:51     34s] 
[10/30 10:14:51     34s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/30 10:14:52     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1698.1M
[10/30 10:14:52     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1698.1M
[10/30 10:14:52     35s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:14:52     35s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:52     35s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:14:52     35s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:52     35s] |     5.57%|        -|  -9.451| -67.085|   0:00:00.0| 1698.1M|
[10/30 10:14:52     35s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:14:52     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:14:52     35s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:14:52     35s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:14:52     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:14:52     35s] |     5.57%|        -|  -9.451| -67.085|   0:00:00.0| 1714.1M|
[10/30 10:14:52     35s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1714.1M) ***
[10/30 10:14:52     35s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:14:52     35s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:14:52     35s] **** End NDR-Layer Usage Statistics ****
[10/30 10:14:52     35s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] End: GigaOpt high fanout net optimization
[10/30 10:14:52     35s] Begin: GigaOpt DRV Optimization
[10/30 10:14:52     35s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:14:52     35s] PhyDesignGrid: maxLocalDensity 3.00
[10/30 10:14:52     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.1 mem=1611.1M
[10/30 10:14:52     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1611.1M
[10/30 10:14:52     35s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:52     35s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Starting CMU at level 4, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.029, REAL:0.030, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.029, REAL:0.030, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1611.1M
[10/30 10:14:52     35s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1611.1M
[10/30 10:14:52     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1611.1MB).
[10/30 10:14:52     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.038, MEM:1611.1M
[10/30 10:14:52     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.2 mem=1611.1M
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/30 10:14:52     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1689.3M
[10/30 10:14:52     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1689.3M
[10/30 10:14:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:14:52     35s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/30 10:14:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:14:52     35s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/30 10:14:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:14:52     35s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:14:52     35s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:14:52     35s] Info: violation cost 6009.413086 (cap = 563.412109, tran = 5446.002441, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:14:52     35s] |   143|   572|   -28.02|    94|    94|    -1.04|     0|     0|     0|     0|    -9.45|   -67.08|       0|       0|       0|   5.57|          |         |
[10/30 10:14:52     35s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:14:52     35s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:14:52     35s] Info: violation cost 466.792694 (cap = 0.000000, tran = 466.792694, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:14:52     35s] |    72|    72|    -0.17|     0|     0|     0.00|     0|     0|     0|     0|    -1.52|    -3.38|     128|       6|      10|   6.30| 0:00:00.0|  1912.2M|
[10/30 10:14:52     35s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:14:52     35s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:14:52     35s] Info: violation cost 458.834381 (cap = 0.000000, tran = 458.834381, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:14:52     35s] |    71|    71|    -0.17|     0|     0|[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] ###############################################################################
[10/30 10:14:52     35s] #
[10/30 10:14:52     35s] #  Large fanout net report:  
[10/30 10:14:52     35s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/30 10:14:52     35s] #     - current density: 6.68
[10/30 10:14:52     35s] #
[10/30 10:14:52     35s] #  List of high fanout nets:
     0.00|     0|     0|     0|     0|    -1.52|    -3.38|      58|       0|      37|   6.68| 0:00:00.0|  1914.2M|
[10/30 10:14:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:14:52     35s] #
[10/30 10:14:52     35s] ###############################################################################
[10/30 10:14:52     35s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:14:52     35s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:14:52     35s] **** End NDR-Layer Usage Statistics ****
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] =======================================================================
[10/30 10:14:52     35s]                 Reasons for remaining drv violations
[10/30 10:14:52     35s] =======================================================================
[10/30 10:14:52     35s] *info: Total 12 net(s) have violations which can't be fixed by DRV optimization.
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] MultiBuffering failure reasons
[10/30 10:14:52     35s] ------------------------------------------------
[10/30 10:14:52     35s] *info:    12 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] *info: Total 59 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1914.2M) ***
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1812.0M
[10/30 10:14:52     35s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1812.0M
[10/30 10:14:52     35s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1812.0M
[10/30 10:14:52     35s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1812.0M
[10/30 10:14:52     35s] End: GigaOpt DRV Optimization
[10/30 10:14:52     35s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/30 10:14:52     35s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/30 10:14:52     35s] **opt_design ... cpu = 0:00:09, real = 0:00:08, mem = 1250.8M, totSessionCpu=0:00:36 **
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] Active setup views:
[10/30 10:14:52     35s]  ss_100C_1v60.setup_view
[10/30 10:14:52     35s]   Dominating endpoints: 0
[10/30 10:14:52     35s]   Dominating TNS: -0.000
[10/30 10:14:52     35s] 
[10/30 10:14:52     35s] Deleting Lib Analyzer.
[10/30 10:14:52     35s] Begin: GigaOpt Global Optimization
[10/30 10:14:52     35s] *info: use new DP (enabled)
[10/30 10:14:52     35s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:14:52     35s] PhyDesignGrid: maxLocalDensity 1.20
[10/30 10:14:52     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.0 mem=1642.0M
[10/30 10:14:52     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1642.0M
[10/30 10:14:52     35s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:52     35s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.005, REAL:0.006, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Starting CMU at level 4, MEM:1642.0M
[10/30 10:14:52     35s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1635.5M
[10/30 10:14:52     35s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1635.5M
[10/30 10:14:52     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1635.5MB).
[10/30 10:14:52     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.039, MEM:1635.5M
[10/30 10:14:52     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.0 mem=1635.5M
[10/30 10:14:52     36s] 
[10/30 10:14:52     36s] Creating Lib Analyzer ...
[10/30 10:14:52     36s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:52     36s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:52     36s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:52     36s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:52     36s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:52     36s] 
[10/30 10:14:54     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.3 mem=1635.5M
[10/30 10:14:54     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.3 mem=1635.5M
[10/30 10:14:54     37s] Creating Lib Analyzer, finished. 
[10/30 10:14:54     37s] 
[10/30 10:14:54     37s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:14:55     38s] *info: 6 clock nets excluded
[10/30 10:14:55     38s] *info: 8 special nets excluded.
[10/30 10:14:55     38s] *info: 12 no-driver nets excluded.
[10/30 10:14:55     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1713.7M
[10/30 10:14:55     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1713.7M
[10/30 10:14:55     38s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/30 10:14:55     38s] Info: End MT loop @oiCellDelayCachingJob.
[10/30 10:14:55     38s] ** GigaOpt Global Opt WNS Slack -1.516  TNS Slack -3.376 
[10/30 10:14:55     38s] +--------+--------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:14:55     38s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                 End Point                  |
[10/30 10:14:55     38s] +--------+--------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:14:55     38s] |  -1.516|  -3.376|     6.68%|   0:00:00.0| 1745.7M|ss_100C_1v60.setup_view|  default| accumulator_reg[31]/D                      |
[10/30 10:14:55     39s] |  -0.897|  -1.651|     6.71%|   0:00:00.0| 1928.5M|ss_100C_1v60.setup_view|  default| accumulator_reg[31]/D                      |
[10/30 10:14:55     39s] |  -0.882|  -1.621|     6.71%|   0:00:00.0| 1929.5M|ss_100C_1v60.setup_view|  default| accumulator_reg[31]/D                      |
[10/30 10:14:55     39s] |  -0.882|  -1.621|     6.71%|   0:00:00.0| 1929.5M|ss_100C_1v60.setup_view|  default| accumulator_reg[31]/D                      |
[10/30 10:14:55     39s] |   0.100|   0.000|     6.72%|   0:00:00.0| 1929.5M|                     NA|       NA| NA                                         |
[10/30 10:14:55     39s] +--------+--------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:14:55     39s] 
[10/30 10:14:55     39s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1929.5M) ***
[10/30 10:14:55     39s] 
[10/30 10:14:55     39s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1929.5M) ***
[10/30 10:14:55     39s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:14:55     39s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:14:55     39s] **** End NDR-Layer Usage Statistics ****
[10/30 10:14:55     39s] ** GigaOpt Global Opt End WNS Slack 0.100  TNS Slack 0.000 
[10/30 10:14:55     39s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1825.8M
[10/30 10:14:55     39s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1825.8M
[10/30 10:14:55     39s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1825.8M
[10/30 10:14:55     39s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1825.8M
[10/30 10:14:55     39s] End: GigaOpt Global Optimization
[10/30 10:14:55     39s] *** Timing Is met
[10/30 10:14:55     39s] *** Check timing (0:00:00.0)
[10/30 10:14:55     39s] Deleting Lib Analyzer.
[10/30 10:14:55     39s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:14:55     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.4 mem=1652.4M
[10/30 10:14:55     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.4 mem=1652.4M
[10/30 10:14:55     39s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.028, REAL:0.028, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.028, REAL:0.028, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1652.4M
[10/30 10:14:55     39s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1652.4M
[10/30 10:14:55     39s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:14:55     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.4 mem=1730.6M
[10/30 10:14:55     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1730.6M
[10/30 10:14:55     39s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:14:55     39s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1730.6M
[10/30 10:14:55     39s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1730.6M
[10/30 10:14:55     39s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1730.6M
[10/30 10:14:55     39s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.005, REAL:0.005, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Starting CMU at level 4, MEM:1730.6M
[10/30 10:14:56     39s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.028, REAL:0.028, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.028, REAL:0.028, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1754.6M
[10/30 10:14:56     39s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1754.6M
[10/30 10:14:56     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1754.6MB).
[10/30 10:14:56     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.035, MEM:1754.6M
[10/30 10:14:56     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.4 mem=1754.6M
[10/30 10:14:56     39s] 
[10/30 10:14:56     39s] Creating Lib Analyzer ...
[10/30 10:14:56     39s] Begin: Area Reclaim Optimization
[10/30 10:14:56     39s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:14:56     39s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:14:56     39s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:14:56     39s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:14:56     39s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:14:56     39s] 
[10/30 10:14:57     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.7 mem=1756.6M
[10/30 10:14:57     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.7 mem=1756.6M
[10/30 10:14:57     40s] Creating Lib Analyzer, finished. 
[10/30 10:14:57     40s] 
[10/30 10:14:57     40s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:14:57     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1756.6M
[10/30 10:14:57     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1756.6M
[10/30 10:14:57     40s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 6.72
[10/30 10:14:57     40s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:57     40s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:14:57     40s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:57     40s] |     6.72%|        -|   0.100|   0.000|   0:00:00.0| 1756.6M|
[10/30 10:14:57     40s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[10/30 10:14:57     40s] |     6.72%|        0|   0.100|   0.000|   0:00:00.0| 1756.6M|
[10/30 10:14:57     40s] |     6.40%|       52|   0.100|   0.000|   0:00:00.0| 1909.3M|
[10/30 10:14:57     41s] |     6.36%|        7|   0.100|   0.000|   0:00:00.0| 1909.3M|
[10/30 10:14:57     41s] |     6.24%|      113|   0.100|   0.000|   0:00:00.0| 1909.3M|
[10/30 10:14:57     41s] |     6.24%|        1|   0.100|   0.000|   0:00:00.0| 1909.3M|
[10/30 10:14:57     41s] |     6.24%|        0|   0.100|   0.000|   0:00:00.0[10/30 10:14:57     41s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
| 1909.3M|
[10/30 10:14:57     41s] |     6.24%|        0|   0.100|   0.000|   0:00:00.0| 1909.3M|
[10/30 10:14:57     41s] +----------+---------+--------+--------+------------+--------+
[10/30 10:14:57     41s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 6.[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] ** Summary: Restruct = 0 Buffer Deletion = 58 Declone = 1 Resize = 80 **
24
[10/30 10:14:57     41s] --------------------------------------------------------------
[10/30 10:14:57     41s] |                                   | Total     | Sequential |
[10/30 10:14:57     41s] --------------------------------------------------------------
[10/30 10:14:57     41s] | Num insts resized                 |      80  |       0    |
[10/30 10:14:57     41s] | Num insts undone                  |      34  |       0    |
[10/30 10:14:57     41s] | Num insts Downsized               |      80  |       0    |
[10/30 10:14:57     41s] | Num insts Samesized               |       0  |       0    |
[10/30 10:14:57     41s] | Num insts Upsized                 |       0  |       0    |
[10/30 10:14:57     41s] | Num multiple commits+uncommits    |       0  |       -    |
[10/30 10:14:57     41s] --------------------------------------------------------------
[10/30 10:14:57     41s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:14:57     41s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:14:57     41s] **** End NDR-Layer Usage Statistics ****
[10/30 10:14:57     41s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:01.0) **
[10/30 10:14:57     41s] Executing incremental physical updates
[10/30 10:14:57     41s] Executing incremental physical updates
[10/30 10:14:57     41s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1807.1M
[10/30 10:14:57     41s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1807.1M
[10/30 10:14:57     41s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1807.1M
[10/30 10:14:57     41s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1807.1M
[10/30 10:14:57     41s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1654.43M, totSessionCpu=0:00:41).
[10/30 10:14:57     41s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.032, REAL:0.033, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.032, REAL:0.033, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1654.4M
[10/30 10:14:57     41s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:14:57     41s] **INFO: Flow update: Design is easy to close.
[10/30 10:14:57     41s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/30 10:14:57     41s] Type 'man IMPSP-9025' for more detail.
[10/30 10:14:57     41s] User Input Parameters:
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] *** Start incrementalPlace ***
[10/30 10:14:57     41s] - Congestion Driven    : On
[10/30 10:14:57     41s] - Timing Driven        : On
[10/30 10:14:57     41s] - Area-Violation Based : On
[10/30 10:14:57     41s] - Start Rollback Level : -5
[10/30 10:14:57     41s] - Legalized            : On
[10/30 10:14:57     41s] - Window Based         : Off
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] no activity file in design. spp won't run.
[10/30 10:14:57     41s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:14:57     41s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:14:57     41s] Starting Early Global Route congestion estimation: mem = 1654.4M
[10/30 10:14:57     41s] (I)       Reading DB...
[10/30 10:14:57     41s] (I)       Read data from FE... (mem=1654.4M)
[10/30 10:14:57     41s] (I)       Read nodes and places... (mem=1654.4M)
[10/30 10:14:57     41s] (I)       Done Read nodes and places (cpu=0.004s, mem=1656.6M)
[10/30 10:14:57     41s] (I)       Read nets... (mem=1656.6M)
[10/30 10:14:57     41s] (I)       Done Read nets (cpu=0.002s, mem=1656.6M)
[10/30 10:14:57     41s] (I)       Done Read data from FE (cpu=0.006s, mem=1656.6M)
[10/30 10:14:57     41s] (I)       before initializing RouteDB syMemory usage = 1656.6 MB
[10/30 10:14:57     41s] (I)       congestionReportName   : 
[10/30 10:14:57     41s] (I)       layerRangeFor2DCongestion : 
[10/30 10:14:57     41s] (I)       buildTerm2TermWires    : 1
[10/30 10:14:57     41s] (I)       doTrackAssignment      : 1
[10/30 10:14:57     41s] (I)       dumpBookshelfFiles     : 0
[10/30 10:14:57     41s] (I)       numThreads             : 4
[10/30 10:14:57     41s] (I)       bufferingAwareRouting  : false
[10/30 10:14:57     41s] (I)       honorPin               : false
[10/30 10:14:57     41s] (I)       honorPinGuide          : true
[10/30 10:14:57     41s] (I)       honorPartition         : false
[10/30 10:14:57     41s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:14:57     41s] (I)       allowPartitionCrossover: false
[10/30 10:14:57     41s] (I)       honorSingleEntry       : true
[10/30 10:14:57     41s] (I)       honorSingleEntryStrong : true
[10/30 10:14:57     41s] (I)       handleViaSpacingRule   : false
[10/30 10:14:57     41s] (I)       handleEolSpacingRule   : false
[10/30 10:14:57     41s] (I)       PDConstraint           : none
[10/30 10:14:57     41s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:14:57     41s] (I)       expBetterNDRHandling   : false
[10/30 10:14:57     41s] (I)       routingEffortLevel     : 3
[10/30 10:14:57     41s] (I)       effortLevel            : standard
[10/30 10:14:57     41s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:14:57     41s] (I)       [10/30 10:14:57     41s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:14:57     41s] [NR-eGR] minRouteLayer          : 2
[10/30 10:14:57     41s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[10/30 10:14:57     41s] (I)       numRowsPerGCell        : 1
[10/30 10:14:57     41s] (I)       speedUpLargeDesign     : 0
[10/30 10:14:57     41s] (I)       multiThreadingTA       : 1
[10/30 10:14:57     41s] (I)       optimizationMode       : false
[10/30 10:14:57     41s] (I)       routeSecondPG          : false
[10/30 10:14:57     41s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:14:57     41s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:14:57     41s] (I)       punchThroughDistance   : 500.00
[10/30 10:14:57     41s] (I)       scenicBound            : 1.15
[10/30 10:14:57     41s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:14:57     41s] (I)       source-to-sink ratio   : 0.00
[10/30 10:14:57     41s] (I)       targetCongestionRatioH : 1.00
[10/30 10:14:57     41s] (I)       targetCongestionRatioV : 1.00
[10/30 10:14:57     41s] (I)       layerCongestionRatio   : 0.70
[10/30 10:14:57     41s] (I)       m1CongestionRatio      : 0.10
[10/30 10:14:57     41s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:14:57     41s] (I)       localRouteEffort       : 1.00
[10/30 10:14:57     41s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:14:57     41s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:14:57     41s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:14:57     41s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:14:57     41s] (I)       routeVias              : 
[10/30 10:14:57     41s] (I)       readTROption           : true
[10/30 10:14:57     41s] (I)       extraSpacingFactor     : 1.00
[10/30 10:14:57     41s] (I)       routeSelectedNetsOnly  : false
[10/30 10:14:57     41s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:14:57     41s] (I)       clkNetUseMaxDemand     : false
[10/30 10:14:57     41s] (I)       extraDemandForClocks   : 0
[10/30 10:14:57     41s] (I)       steinerRemoveLayers    : false
[10/30 10:14:57     41s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:14:57     41s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:14:57     41s] (I)       similarTopologyRoutingFast : false
[10/30 10:14:57     41s] (I)       spanningTreeRefinement : false
[10/30 10:14:57     41s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:14:57     41s] (I)       starting read tracks
[10/30 10:14:57     41s] (I)       build grid graph
[10/30 10:14:57     41s] (I)       build grid graph start
[10/30 10:14:57     41s] [NR-eGR] li1 has no routable track
[10/30 10:14:57     41s] [NR-eGR] met1 has single uniform track structure
[10/30 10:14:57     41s] (I)       [10/30 10:14:57     41s] [NR-eGR] met2 has single uniform track structure
[10/30 10:14:57     41s] [NR-eGR] met3 has single uniform track structure
[10/30 10:14:57     41s] [NR-eGR] met4 has single uniform track structure
[10/30 10:14:57     41s] [NR-eGR] met5 has single uniform track structure
build grid graph end
[10/30 10:14:57     41s] (I)       merge level 0
[10/30 10:14:57     41s] (I)       numViaLayers=6
[10/30 10:14:57     41s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:57     41s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:57     41s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:57     41s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:57     41s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:57     41s] (I)       end build via table
[10/30 10:14:57     41s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] [NR-eGR] numRoutingBlks=0 numInstBlks=20427 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:14:57     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:14:57     41s] (I)       readDataFromPlaceDB
[10/30 10:14:57     41s] (I)       Read net information..
[10/30 10:14:57     41s] (I)       Read testcase time = 0.000 seconds
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] (I)       read default dcut vias
[10/30 10:14:57     41s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:14:57     41s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:14:57     41s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:14:57     41s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:14:57     41s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:14:57     41s] (I)       early_global_route_priority property id does not exist.
[10/30 10:14:57     41s] (I)       build grid graph start
[10/30 10:14:57     41s] (I)       build grid graph end
[10/30 10:14:57     41s] (I)       Model blockage into capacity
[10/30 10:14:57     41s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:14:57     41s] [NR-eGR] Read numTotalNets=1933  numIgnoredNets=0
[10/30 10:14:57     41s] (I)       Modeling time = 0.005 seconds
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] (I)       Number of ignored nets = 0
[10/30 10:14:57     41s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:14:57     41s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:14:57     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:14:57     41s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:14:57     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:14:57     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:14:57     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:14:57     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:14:57     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:14:57     41s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:14:57     41s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1656.6 MB
[10/30 10:14:57     41s] (I)       Ndr track 0 does not exist
[10/30 10:14:57     41s] (I)       Layer1  viaCost=200.00
[10/30 10:14:57     41s] (I)       Layer2  viaCost=200.00
[10/30 10:14:57     41s] (I)       Layer3  viaCost=300.00
[10/30 10:14:57     41s] (I)       Layer4  viaCost=200.00
[10/30 10:14:57     41s] (I)       Layer5  viaCost=200.00
[10/30 10:14:57     41s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:14:57     41s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:14:57     41s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:14:57     41s] (I)       Site width          :   460  (dbu)
[10/30 10:14:57     41s] (I)       Row height          :  2720  (dbu)
[10/30 10:14:57     41s] (I)       GCell width         :  2720  (dbu)
[10/30 10:14:57     41s] (I)       GCell height        :  2720  (dbu)
[10/30 10:14:57     41s] (I)       Grid                :   221   221     6
[10/30 10:14:57     41s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:14:57     41s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:14:57     41s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:14:57     41s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:14:57     41s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:14:57     41s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:14:57     41s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:14:57     41s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:14:57     41s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:14:57     41s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:14:57     41s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:14:57     41s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:14:57     41s] (I)       --------------------------------------------------------
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:14:57     41s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:14:57     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:57     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:14:57     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:14:57     41s] (I)       blocked tracks on layer2 : = 163398 / 390065 (41.89%)
[10/30 10:14:57     41s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:14:57     41s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:14:57     41s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:14:57     41s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:14:57     41s] (I)       After initializing earlyGlobalRoute syMemory usage = 1658.5 MB
[10/30 10:14:57     41s] (I)       Loading and dumping file time : 0.02 seconds
[10/30 10:14:57     41s] (I)       ============= Initialization =============
[10/30 10:14:57     41s] (I)       totalPins=5953  totalGlobalPin=5910 (99.28%)
[10/30 10:14:57     41s] [NR-eGR] ============ Routing rule table ============
[10/30 10:14:57     41s] [NR-eGR] Rule id: 0  Nets: 1932 
[10/30 10:14:57     41s] [NR-eGR] ========================================
[10/30 10:14:57     41s] [NR-eGR] 
[10/30 10:14:57     41s] (I)       total 2D Cap : 762245 = (385556 H, 376689 V)
[10/30 10:14:57     41s] (I)       [10/30 10:14:57     41s] [NR-eGR] Layer group 1: route 1932 net(s) in layer range [2, 6]
============  Phase 1a Route ============
[10/30 10:14:57     41s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:14:57     41s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:14:57     41s] (I)       Usage: 34079 = (16833 H, 17246 V) = (4.37% H, 4.58% V) = (4.579e+04um H, 4.691e+04um V)
[10/30 10:14:57     41s] (I)       
[10/30 10:14:57     41s] (I)       ============  Phase 1b Route ============
[10/30 10:14:57     41s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:14:57     41s] (I)       Usage: 34125 = (16864 H, 17261 V) = (4.37% H, 4.58% V) = (4.587e+04um H, 4.695e+04um V)
[10/30 10:14:57     41s] (I)       
[10/30 10:14:57     41s] (I)       earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.07% V. EstWL: 9.282000e+04um
[10/30 10:14:57     41s] (I)       ============  Phase 1c Route ============
[10/30 10:14:57     41s] (I)       Level2 Grid: 45 x 45
[10/30 10:14:57     41s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:14:57     41s] (I)       Usage: 34125 = (16864 H, 17261 V) = (4.37% H, 4.58% V) = (4.587e+04um H, 4.695e+04um V)
[10/30 10:14:57     41s] (I)       
[10/30 10:14:57     41s] (I)       ============  Phase 1d Route ============
[10/30 10:14:57     41s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:14:57     41s] (I)       Usage: 34128 = (16865 H, 17263 V) = (4.37% H, 4.58% V) = (4.587e+04um H, 4.696e+04um V)
[10/30 10:14:57     41s] (I)       
[10/30 10:14:57     41s] (I)       ============  Phase 1e Route ============
[10/30 10:14:57     41s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:14:57     41s] (I)       Usage: 34128 = (16865 H, 17263 V) = (4.37% H, 4.58% V) = (4.587e+04um H, 4.696e+04um V)
[10/30 10:14:57     41s] (I)       
[10/30 10:14:57     41s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.05% V. EstWL: 9.282816e+04um
[10/30 10:14:57     41s] (I)       ============  Phase 1l Route ============
[10/30 10:14:57     41s] [NR-eGR] 
[10/30 10:14:57     41s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:14:57     41s] (I)       
[10/30 10:14:57     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:14:57     41s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:14:57     41s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:14:57     41s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:14:57     41s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:14:57     41s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:14:57     41s] [NR-eGR]    met1  (2)        48( 0.12%)         4( 0.01%)         0( 0.00%)   ( 0.13%) 
[10/30 10:14:57     41s] [NR-eGR]    met2  (3)        74( 0.20%)         4( 0.01%)         0( 0.00%)   ( 0.21%) 
[10/30 10:14:57     41s] [NR-eGR]    met3  (4)        60( 0.17%)         8( 0.02%)         1( 0.00%)   ( 0.19%) 
[10/30 10:14:57     41s] [NR-eGR]    met4  (5)         3( 0.01%)         5( 0.01%)         1( 0.00%)   ( 0.02%) 
[10/30 10:14:57     41s] [NR-eGR]    met5  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:14:57     41s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:14:57     41s] [NR-eGR] Total              185( 0.11%)        21( 0.01%)         2( 0.00%)   ( 0.12%) 
[10/30 10:14:57     41s] [NR-eGR] 
[10/30 10:14:57     41s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:14:57     41s] (I)       total 2D Cap : 763141 = (386319 H, 376822 V)
[10/30 10:14:57     41s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.03% V
[10/30 10:14:57     41s] [NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.03% V
[10/30 10:14:57     41s] [hotspot] +------------+---------------+---------------+
[10/30 10:14:57     41s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:14:57     41s] [hotspot] +------------+---------------+---------------+
[10/30 10:14:57     41s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1658.5M
[10/30 10:14:57     41s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:14:57     41s] [hotspot] +------------+---------------+---------------+
[10/30 10:14:57     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:14:57     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:14:57     41s] 
[10/30 10:14:57     41s] === incrementalPlace Internal Loop 1 ===
[10/30 10:14:57     41s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/30 10:14:57     41s] OPERPROF: Starting InitPlacementData at level 1, MEM:1652.0M
[10/30 10:14:57     41s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.007, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.001, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.001, REAL:0.002, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.015, REAL:0.016, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.045, REAL:0.047, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.045, REAL:0.047, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Starting post-place ADS at level 2, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.001, REAL:0.003, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] ADSU 0.064 -> 0.064
[10/30 10:14:57     41s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.013, REAL:0.015, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.064, REAL:0.068, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.001, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1652.0M
[10/30 10:14:57     41s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.002, REAL:0.002, MEM:1652.0M
[10/30 10:14:57     41s] 0 delay mode for cte enabled initNetWt.
[10/30 10:14:57     41s] no activity file in design. spp won't run.
[10/30 10:14:57     41s] [spp] 0
[10/30 10:14:57     41s] [adp] 0:1:0:1
[10/30 10:14:57     41s] 0 delay mode for cte disabled initNetWt.
[10/30 10:14:57     41s] SP #FI/SF FL/PI 0/0 1574/0
[10/30 10:14:57     41s] PP off. flexM 0
[10/30 10:14:57     41s] OPERPROF: Starting CDPad at level 1, MEM:1629.8M
[10/30 10:14:57     41s] 3DP is on.
[10/30 10:14:57     41s] 3DP OF M2 0.002, M4 0.003. Diff 0
[10/30 10:14:57     41s] design sh 0.029.
[10/30 10:14:58     42s] CDPadU 0.175 -> 0.147
[10/30 10:14:58     42s] OPERPROF: Finished CDPad at level 1, CPU:0.541, REAL:0.542, MEM:1629.8M
[10/30 10:14:58     42s] no activity file in design. spp won't run.
[10/30 10:14:59     42s] Clock Slew Asserted: Yes.
[10/30 10:14:59     42s] 0 delay mode for cte enabled.
[10/30 10:14:59     42s] #################################################################################
[10/30 10:14:59     42s] # Design Stage: PreRoute
[10/30 10:14:59     42s] # Design Name: dot_product
[10/30 10:14:59     42s] # Design Mode: 130nm
[10/30 10:14:59     42s] # Analysis Mode: MMMC OCV 
[10/30 10:14:59     42s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:14:59     42s] # Signoff Settings: SI Off 
[10/30 10:14:59     42s] #################################################################################
[10/30 10:14:59     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1643.8M, InitMEM = 1643.8M)
[10/30 10:14:59     42s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1643.8M) ***
[10/30 10:14:59     43s] no activity file in design. spp won't run.
[10/30 10:14:59     43s] SKP inited!
[10/30 10:14:59     43s] NP #FI/FS/SF FL/PI: 7775/0/0 1574/0
[10/30 10:14:59     43s] no activity file in design. spp won't run.
[10/30 10:14:59     43s] 
[10/30 10:14:59     43s] AB Est...
[10/30 10:14:59     43s] Iteration  4: Skipped, with CDP Off
[10/30 10:14:59     43s] 
[10/30 10:14:59     43s] AB Est...
[10/30 10:14:59     43s] Iteration  5: Skipped, with CDP Off
[10/30 10:14:59     43s] 
[10/30 10:14:59     43s] AB Est...
[10/30 10:14:59     43s] Iteration  6: Skipped, with CDP Off
[10/30 10:14:59     43s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[10/30 10:14:59     43s] No instances found in the vector
[10/30 10:14:59     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1707.8M, DRC: 0)
[10/30 10:14:59     43s] 0 (out of 0) MH cells were successfully legalized.
[10/30 10:14:59     43s] Iteration  7: Total net bbox = 7.601e+04 (3.86e+04 3.75e+04)
[10/30 10:14:59     43s]               Est.  stn bbox = 8.849e+04 (4.43e+04 4.42e+04)
[10/30 10:14:59     43s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1771.8M
[10/30 10:14:59     43s] no activity file in design. spp won't run.
[10/30 10:14:59     43s] NP #FI/FS/SF FL/PI: 7775/0/0 1574/0
[10/30 10:14:59     43s] no activity file in design. spp won't run.
[10/30 10:14:59     43s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[10/30 10:14:59     43s] No instances found in the vector
[10/30 10:14:59     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1708.8M, DRC: 0)
[10/30 10:14:59     43s] 0 (out of 0) MH cells were successfully legalized.
[10/30 10:14:59     44s] Iteration  8: Total net bbox = 7.479e+04 (3.87e+04 3.61e+04)
[10/30 10:14:59     44s]               Est.  stn bbox = 8.676e+04 (4.43e+04 4.24e+04)
[10/30 10:14:59     44s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1757.8M
[10/30 10:15:00     44s] no activity file in design. spp won't run.
[10/30 10:15:00     44s] NP #FI/FS/SF FL/PI: 7775/0/0 1574/0
[10/30 10:15:00     44s] no activity file in design. spp won't run.
[10/30 10:15:00     44s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/30 10:15:00     44s] No instances found in the vector
[10/30 10:15:00     44s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1713.8M, DRC: 0)
[10/30 10:15:00     44s] 0 (out of 0) MH cells were successfully legalized.
[10/30 10:15:00     44s] Iteration  9: Total net bbox = 7.577e+04 (3.93e+04 3.64e+04)
[10/30 10:15:00     44s]               Est.  stn bbox = 8.772e+04 (4.49e+04 4.28e+04)
[10/30 10:15:00     44s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1759.4M
[10/30 10:15:00     44s] Starting Early Global Route rough congestion estimation: mem = 1711.4M
[10/30 10:15:00     44s] (I)       Reading DB...
[10/30 10:15:00     44s] (I)       Read data from FE... (mem=1711.4M)
[10/30 10:15:00     44s] (I)       Read nodes and places... (mem=1711.4M)
[10/30 10:15:00     44s] (I)       Done Read nodes and places (cpu=0.004s, mem=1711.4M)
[10/30 10:15:00     44s] (I)       Read nets... (mem=1711.4M)
[10/30 10:15:00     44s] (I)       Done Read nets (cpu=0.002s, mem=1711.4M)
[10/30 10:15:00     44s] (I)       Done Read data from FE (cpu=0.005s, mem=1711.4M)
[10/30 10:15:00     44s] (I)       before initializing RouteDB syMemory usage = 1711.4 MB
[10/30 10:15:00     44s] (I)       congestionReportName   : 
[10/30 10:15:00     44s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:00     44s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:00     44s] (I)       doTrackAssignment      : 1
[10/30 10:15:00     44s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:00     44s] (I)       numThreads             : 4
[10/30 10:15:00     44s] (I)       bufferingAwareRouting  : false
[10/30 10:15:00     44s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:00     44s] (I)       honorPin               : false
[10/30 10:15:00     44s] (I)       honorPinGuide          : true
[10/30 10:15:00     44s] (I)       honorPartition         : false
[10/30 10:15:00     44s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:00     44s] (I)       allowPartitionCrossover: false
[10/30 10:15:00     44s] (I)       honorSingleEntry       : true
[10/30 10:15:00     44s] (I)       honorSingleEntryStrong : true
[10/30 10:15:00     44s] (I)       handleViaSpacingRule   : false
[10/30 10:15:00     44s] (I)       handleEolSpacingRule   : false
[10/30 10:15:00     44s] (I)       PDConstraint           : none
[10/30 10:15:00     44s] (I)       expBetterNDRHandling   : false
[10/30 10:15:00     44s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:15:00     44s] (I)       routingEffortLevel     : 3
[10/30 10:15:00     44s] (I)       effortLevel            : standard
[10/30 10:15:00     44s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:00     44s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:00     44s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:00     44s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:00     44s] (I)       numRowsPerGCell        : 2
[10/30 10:15:00     44s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:00     44s] (I)       multiThreadingTA       : 1
[10/30 10:15:00     44s] (I)       optimizationMode       : false
[10/30 10:15:00     44s] (I)       routeSecondPG          : false
[10/30 10:15:00     44s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:00     44s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:00     44s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:00     44s] (I)       scenicBound            : 1.15
[10/30 10:15:00     44s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:00     44s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:00     44s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:00     44s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:00     44s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:00     44s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:00     44s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:00     44s] (I)       localRouteEffort       : 1.00
[10/30 10:15:00     44s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:00     44s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:00     44s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:00     44s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:00     44s] (I)       routeVias              : 
[10/30 10:15:00     44s] (I)       readTROption           : true
[10/30 10:15:00     44s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:00     44s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:00     44s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:00     44s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:00     44s] (I)       extraDemandForClocks   : 0
[10/30 10:15:00     44s] (I)       steinerRemoveLayers    : false
[10/30 10:15:00     44s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:00     44s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:00     44s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:00     44s] (I)       spanningTreeRefinement : false
[10/30 10:15:00     44s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:00     44s] (I)       starting read tracks
[10/30 10:15:00     44s] (I)       build grid graph
[10/30 10:15:00     44s] (I)       build grid graph start
[10/30 10:15:00     44s] [NR-eGR] li1 has no routable track
[10/30 10:15:00     44s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:00     44s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:00     44s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:00     44s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:00     44s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:00     44s] (I)       build grid graph end
[10/30 10:15:00     44s] (I)       merge level 0
[10/30 10:15:00     44s] (I)       numViaLayers=6
[10/30 10:15:00     44s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:00     44s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:00     44s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:00     44s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:00     44s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:00     44s] (I)       end build via table
[10/30 10:15:00     44s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:00     44s] 
[10/30 10:15:00     44s] [NR-eGR] numRoutingBlks=0 numInstBlks=20427 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:00     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:15:00     44s] (I)       readDataFromPlaceDB
[10/30 10:15:00     44s] (I)       Read net information..
[10/30 10:15:00     44s] [NR-eGR] Read numTotalNets=1933  numIgnoredNets=0
[10/30 10:15:00     44s] (I)       Read testcase time = 0.000 seconds
[10/30 10:15:00     44s] 
[10/30 10:15:00     44s] (I)       read default dcut vias
[10/30 10:15:00     44s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:00     44s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:00     44s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:00     44s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:00     44s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:00     44s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:00     44s] (I)       build grid graph start
[10/30 10:15:00     44s] (I)       build grid graph end
[10/30 10:15:00     44s] (I)       Model blockage into capacity
[10/30 10:15:00     44s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:00     44s] (I)       Modeling time = 0.003 seconds
[10/30 10:15:00     44s] 
[10/30 10:15:00     44s] (I)       Number of ignored nets = 0
[10/30 10:15:00     44s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:15:00     44s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:15:00     44s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:00     44s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:00     44s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:00     44s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:00     44s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:00     44s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:00     44s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:00     44s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:15:00     44s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1712.7 MB
[10/30 10:15:00     44s] (I)       Ndr track 0 does not exist
[10/30 10:15:00     44s] (I)       Layer1  viaCost=200.00
[10/30 10:15:00     44s] (I)       Layer2  viaCost=200.00
[10/30 10:15:00     44s] (I)       Layer3  viaCost=300.00
[10/30 10:15:00     44s] (I)       Layer4  viaCost=200.00
[10/30 10:15:00     44s] (I)       Layer5  viaCost=200.00
[10/30 10:15:00     44s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:00     44s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:00     44s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:00     44s] (I)       Site width          :   460  (dbu)
[10/30 10:15:00     44s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:00     44s] (I)       GCell width         :  5440  (dbu)
[10/30 10:15:00     44s] (I)       GCell height        :  5440  (dbu)
[10/30 10:15:00     44s] (I)       Grid                :   111   111     6
[10/30 10:15:00     44s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:00     44s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[10/30 10:15:00     44s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[10/30 10:15:00     44s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:00     44s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:00     44s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:00     44s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:00     44s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:00     44s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[10/30 10:15:00     44s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:00     44s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:00     44s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:00     44s] (I)       --------------------------------------------------------
[10/30 10:15:00     44s] 
[10/30 10:15:00     44s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:00     44s] [NR-eGR] Rule id: 0  Nets: 1933 
[10/30 10:15:00     44s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:00     44s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:00     44s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:00     44s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:00     44s] [NR-eGR] ========================================
[10/30 10:15:00     44s] [NR-eGR] 
[10/30 10:15:00     44s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:00     44s] (I)       blocked tracks on layer2 : = 91833 / 195915 (46.87%)
[10/30 10:15:00     44s] (I)       blocked tracks on layer3 : = 36446 / 144744 (25.18%)
[10/30 10:15:00     44s] (I)       blocked tracks on layer4 : = 37336 / 109113 (34.22%)
[10/30 10:15:00     44s] (I)       blocked tracks on layer5 : = 15984 / 96459 (16.57%)
[10/30 10:15:00     44s] (I)       blocked tracks on layer6 : = 10878 / 18093 (60.12%)
[10/30 10:15:00     44s] (I)       After initializing earlyGlobalRoute syMemory usage = 1712.7 MB
[10/30 10:15:00     44s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:15:00     44s] (I)       ============= Initialization =============
[10/30 10:15:00     44s] (I)       numLocalWires=894  numGlobalNetBranches=288  numLocalNetBranches=159
[10/30 10:15:00     44s] (I)       totalPins=5955  totalGlobalPin=5350 (89.84%)
[10/30 10:15:00     44s] (I)       total 2D Cap : 375894 = (186434 H, 189460 V)
[10/30 10:15:00     44s] (I)       ============  Phase 1a Route ============
[10/30 10:15:00     44s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:00     44s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=10
[10/30 10:15:00     44s] (I)       Usage: 15661 = (8008 H, 7653 V) = (4.30% H, 4.04% V) = (4.356e+04um H, 4.163e+04um V)
[10/30 10:15:00     44s] (I)       
[10/30 10:15:00     44s] (I)       ============  Phase 1b Route ============
[10/30 10:15:00     44s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:00     44s] (I)       Usage: 15667 = (8009 H, 7658 V) = (4.30% H, 4.04% V) = (4.357e+04um H, 4.166e+04um V)
[10/30 10:15:00     44s] (I)       
[10/30 10:15:00     44s] (I)       earlyGlobalRoute overflow: 0.96% H + 0.00% V
[10/30 10:15:00     44s] 
[10/30 10:15:00     44s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.70% H + 0.00% V
[10/30 10:15:00     44s] Finished Early Global Route rough congestion estimation: mem = 1712.7M
[10/30 10:15:00     44s] earlyGlobalRoute rough estimation gcell size 2 row height
[10/30 10:15:00     44s] OPERPROF: Starting CDPad at level 1, MEM:1712.7M
[10/30 10:15:00     44s] CDPadU 0.146 -> 0.147
[10/30 10:15:00     44s] OPERPROF: Finished CDPad at level 1, CPU:0.170, REAL:0.170, MEM:1712.7M
[10/30 10:15:00     44s] no activity file in design. spp won't run.
[10/30 10:15:00     44s] NP #FI/FS/SF FL/PI: 7775/0/0 1574/0
[10/30 10:15:00     44s] no activity file in design. spp won't run.
[10/30 10:15:00     45s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/30 10:15:00     45s] No instances found in the vector
[10/30 10:15:00     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1713.7M, DRC: 0)
[10/30 10:15:00     45s] 0 (out of 0) MH cells were successfully legalized.
[10/30 10:15:00     45s] no activity file in design. spp won't run.
[10/30 10:15:00     45s] NP #FI/FS/SF FL/PI: 7775/0/0 1574/0
[10/30 10:15:00     45s] no activity file in design. spp won't run.
[10/30 10:15:00     45s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/30 10:15:00     45s] No instances found in the vector
[10/30 10:15:00     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1714.7M, DRC: 0)
[10/30 10:15:00     45s] 0 (out of 0) MH cells were successfully legalized.
[10/30 10:15:00     45s] Iteration 10: Total net bbox = 7.700e+04 (3.97e+04 3.73e+04)
[10/30 10:15:00     45s]               Est.  stn bbox = 8.889e+04 (4.53e+04 4.36e+04)
[10/30 10:15:00     45s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1762.7M
[10/30 10:15:00     45s] no activity file in design. spp won't run.
[10/30 10:15:00     45s] NP #FI/FS/SF FL/PI: 7775/0/0 1574/0
[10/30 10:15:00     45s] no activity file in design. spp won't run.
[10/30 10:15:00     45s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[10/30 10:15:00     45s] No instances found in the vector
[10/30 10:15:00     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1718.7M, DRC: 0)
[10/30 10:15:00     45s] 0 (out of 0) MH cells were successfully legalized.
[10/30 10:15:00     45s] Iteration 11: Total net bbox = 7.776e+04 (4.04e+04 3.73e+04)
[10/30 10:15:00     45s]               Est.  stn bbox = 8.973e+04 (4.61e+04 4.37e+04)
[10/30 10:15:00     45s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1766.7M
[10/30 10:15:00     45s] no activity file in design. spp won't run.
[10/30 10:15:00     45s] 0 delay mode for cte disabled.
[10/30 10:15:00     45s] *** Free Virtual Timing Model ...(mem=1678.7M)
[10/30 10:15:00     45s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1630.7M
[10/30 10:15:00     45s] SKP cleared!
[10/30 10:15:00     45s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] CongRepair sets shifter mode to gplace
[10/30 10:15:00     45s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1630.7M
[10/30 10:15:00     45s] 
[10/30 10:15:00     45s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:15:00     45s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:1630.7M
[10/30 10:15:00     45s] Core basic site is unithd
[10/30 10:15:00     45s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:1630.7M
[10/30 10:15:00     45s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:00     45s] SiteArray: use 1,147,520 bytes
[10/30 10:15:00     45s] SiteArray: current memory after site array memory allocatiion 1630.7M
[10/30 10:15:00     45s] SiteArray: FP blocked sites are writable
[10/30 10:15:00     45s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.001, REAL:0.001, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.002, REAL:0.003, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:1630.7M
[10/30 10:15:00     45s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:00     45s] Mark StBox On SiteArr starts
[10/30 10:15:00     45s] Mark StBox On SiteArr ends
[10/30 10:15:00     45s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.004, REAL:0.003, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.005, REAL:0.003, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.026, REAL:0.026, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.007, REAL:0.007, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Starting CMU at level 6, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:           Finished CMU at level 6, CPU:0.001, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.036, REAL:0.039, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.036, REAL:0.039, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.001, REAL:0.002, MEM:1630.7M
[10/30 10:15:00     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1630.7MB).
[10/30 10:15:00     45s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.042, REAL:0.046, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.042, REAL:0.046, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:   Starting RefinePlace at level 2, MEM:1630.7M
[10/30 10:15:00     45s] *** Starting place_detail (0:00:45.9 mem=1630.7M) ***
[10/30 10:15:00     45s] Total net bbox length = 7.873e+04 (4.127e+04 3.746e+04) (ext = 1.460e+04)
[10/30 10:15:00     45s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[10/30 10:15:00     45s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:00     45s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1630.7M
[10/30 10:15:00     45s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1630.7M
[10/30 10:15:00     45s] Starting refinePlace ...
[10/30 10:15:00     45s]   Spread Effort: high, pre-route mode, useDDP on.
[10/30 10:15:00     45s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1630.7MB) @(0:00:45.9 - 0:00:45.9).
[10/30 10:15:00     45s] Move report: preRPlace moves 1574 insts, mean move: 0.88 um, max move: 8.10 um
[10/30 10:15:00     45s] 	Max move on inst (b_cache_reg[4]): (475.30, 37.00) --> (468.28, 38.08)
[10/30 10:15:00     45s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[10/30 10:15:00     45s] 	Violation at original loc: Placement Blockage Violation
[10/30 10:15:00     45s] wireLenOptFixPriorityInst 0 inst fixed
[10/30 10:15:00     45s] tweakage running in 4 threads.
[10/30 10:15:00     45s] Placement tweakage begins.
[10/30 10:15:01     45s] wire length = 8.972e+04
[10/30 10:15:01     45s] wire length = 8.720e+04
[10/30 10:15:01     45s] Placement tweakage ends.
[10/30 10:15:01     45s] Move report: tweak moves 40 insts, mean move: 5.37 um, max move: 10.58 um
[10/30 10:15:01     45s] 	Max move on inst (FE_OFC194_dout_0): (399.74, 209.44) --> (389.16, 209.44)
[10/30 10:15:01     45s] 
[10/30 10:15:01     45s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:01     45s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:01     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1630.7MB) @(0:00:45.9 - 0:00:45.9).
[10/30 10:15:01     45s] Move report: Detail placement moves 1574 insts, mean move: 1.01 um, max move: 11.54 um
[10/30 10:15:01     45s] 	Max move on inst (FE_OFC194_dout_0): (399.94, 208.68) --> (389.16, 209.44)
[10/30 10:15:01     45s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1630.7MB
[10/30 10:15:01     45s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:01     45s]   maximum (X+Y) =        11.54 um
[10/30 10:15:01     45s]   inst (FE_OFC194_dout_0) with max move: (399.94, 208.675) -> (389.16, 209.44)
[10/30 10:15:01     45s]   mean    (X+Y) =         1.01 um
[10/30 10:15:01     45s] Summary Report:
[10/30 10:15:01     45s] Instances move: 1574 (out of 1574 movable)
[10/30 10:15:01     45s] Instances flipped: 0
[10/30 10:15:01     45s] Mean displacement: 1.01 um
[10/30 10:15:01     45s] Max displacement: 11.54 um (Instance: FE_OFC194_dout_0) (399.94, 208.675) -> (389.16, 209.44)
[10/30 10:15:01     45s] Total instances moved : 1574
[10/30 10:15:01     45s] 	Length: 5 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__inv_4
[10/30 10:15:01     45s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.068, REAL:0.056, MEM:1630.7M
[10/30 10:15:01     45s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1630.7MB) @(0:00:45.9 - 0:00:45.9).
[10/30 10:15:01     45s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.076, REAL:0.066, MEM:1630.7M
[10/30 10:15:01     45s] Total net bbox length = 7.654e+04 (3.908e+04 3.747e+04) (ext = 1.468e+04)
[10/30 10:15:01     45s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1630.7MB
[10/30 10:15:01     45s] *** Finished place_detail (0:00:45.9 mem=1630.7M) ***
[10/30 10:15:01     45s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1622.7M
[10/30 10:15:01     45s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.001, MEM:1622.7M
[10/30 10:15:01     45s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1622.7M
[10/30 10:15:01     45s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1622.7M
[10/30 10:15:01     45s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.121, REAL:0.114, MEM:1622.7M
[10/30 10:15:01     45s] Starting Early Global Route congestion estimation: mem = 1622.7M
[10/30 10:15:01     45s] (I)       Reading DB...
[10/30 10:15:01     45s] (I)       Read data from FE... (mem=1622.7M)
[10/30 10:15:01     45s] (I)       Read nodes and places... (mem=1622.7M)
[10/30 10:15:01     45s] (I)       Done Read nodes and places (cpu=0.003s, mem=1622.7M)
[10/30 10:15:01     45s] (I)       Read nets... (mem=1622.7M)
[10/30 10:15:01     45s] (I)       Done Read nets (cpu=0.001s, mem=1622.7M)
[10/30 10:15:01     45s] (I)       Done Read data from FE (cpu=0.005s, mem=1622.7M)
[10/30 10:15:01     45s] (I)       before initializing RouteDB syMemory usage = 1622.7 MB
[10/30 10:15:01     45s] (I)       congestionReportName   : 
[10/30 10:15:01     45s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:01     45s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:01     45s] (I)       doTrackAssignment      : 1
[10/30 10:15:01     45s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:01     45s] (I)       numThreads             : 4
[10/30 10:15:01     45s] (I)       bufferingAwareRouting  : false
[10/30 10:15:01     45s] (I)       honorPin               : false
[10/30 10:15:01     45s] (I)       honorPinGuide          : true
[10/30 10:15:01     45s] (I)       honorPartition         : false
[10/30 10:15:01     45s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:01     45s] (I)       allowPartitionCrossover: false
[10/30 10:15:01     45s] (I)       honorSingleEntry       : true
[10/30 10:15:01     45s] (I)       honorSingleEntryStrong : true
[10/30 10:15:01     45s] (I)       handleViaSpacingRule   : false
[10/30 10:15:01     45s] (I)       handleEolSpacingRule   : false
[10/30 10:15:01     45s] (I)       PDConstraint           : none
[10/30 10:15:01     45s] (I)       expBetterNDRHandling   : false
[10/30 10:15:01     45s] (I)       routingEffortLevel     : 3
[10/30 10:15:01     45s] (I)       effortLevel            : standard
[10/30 10:15:01     45s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:01     45s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:01     45s] (I)       numRowsPerGCell        : 1
[10/30 10:15:01     45s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:01     45s] (I)       [10/30 10:15:01     45s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:01     45s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:15:01     45s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:01     45s] [NR-eGR] maxRouteLayer          : 127
multiThreadingTA       : 1
[10/30 10:15:01     45s] (I)       optimizationMode       : false
[10/30 10:15:01     45s] (I)       routeSecondPG          : false
[10/30 10:15:01     45s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:01     45s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:01     45s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:01     45s] (I)       scenicBound            : 1.15
[10/30 10:15:01     45s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:01     45s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:01     45s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:01     45s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:01     45s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:01     45s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:01     45s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:01     45s] (I)       localRouteEffort       : 1.00
[10/30 10:15:01     45s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:01     45s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:01     45s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:01     45s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:01     45s] (I)       routeVias              : 
[10/30 10:15:01     45s] (I)       readTROption           : true
[10/30 10:15:01     45s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:01     45s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:01     45s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:01     45s] (I)       extraDemandForClocks   : 0
[10/30 10:15:01     45s] (I)       steinerRemoveLayers    : false
[10/30 10:15:01     45s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:01     45s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:01     45s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:01     45s] (I)       spanningTreeRefinement : false
[10/30 10:15:01     45s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:01     45s] (I)       starting read tracks
[10/30 10:15:01     45s] (I)       build grid graph
[10/30 10:15:01     45s] (I)       build grid graph start
[10/30 10:15:01     45s] (I)       build grid graph end
[10/30 10:15:01     45s] (I)       merge level 0
[10/30 10:15:01     45s] (I)       numViaLayers=6
[10/30 10:15:01     45s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:01     45s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:01     45s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:01     45s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:01     45s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:01     45s] (I)       end build via table
[10/30 10:15:01     45s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:01     45s] [NR-eGR] li1 has no routable track
[10/30 10:15:01     45s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:01     45s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:01     45s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:01     45s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:01     45s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:01     45s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:01     45s] 
[10/30 10:15:01     45s] [NR-eGR] numRoutingBlks=0 numInstBlks=20427 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:01     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:15:01     45s] (I)       readDataFromPlaceDB
[10/30 10:15:01     45s] (I)       Read net information..
[10/30 10:15:01     45s] (I)       Read testcase time = 0.000 seconds
[10/30 10:15:01     45s] 
[10/30 10:15:01     45s] (I)       read default dcut vias
[10/30 10:15:01     45s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:01     45s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:01     45s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:01     45s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:01     45s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:01     45s] [NR-eGR] Read numTotalNets=1933  numIgnoredNets=0
[10/30 10:15:01     45s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:01     45s] (I)       build grid graph start
[10/30 10:15:01     45s] (I)       build grid graph end
[10/30 10:15:01     45s] (I)       Model blockage into capacity
[10/30 10:15:01     45s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:01     45s] (I)       Modeling time = 0.004 seconds
[10/30 10:15:01     45s] 
[10/30 10:15:01     45s] (I)       Number of ignored nets = 0
[10/30 10:15:01     45s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:15:01     45s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:01     45s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:01     45s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1622.7 MB
[10/30 10:15:01     45s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:15:01     45s] (I)       Ndr track 0 does not exist
[10/30 10:15:01     45s] (I)       Layer1  viaCost=200.00
[10/30 10:15:01     45s] (I)       Layer2  viaCost=200.00
[10/30 10:15:01     45s] (I)       Layer3  viaCost=300.00
[10/30 10:15:01     45s] (I)       Layer4  viaCost=200.00
[10/30 10:15:01     45s] (I)       Layer5  viaCost=200.00
[10/30 10:15:01     45s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:01     45s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:01     45s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:01     45s] (I)       Site width          :   460  (dbu)
[10/30 10:15:01     45s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:01     45s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:01     45s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:01     45s] (I)       Grid                :   221   221     6
[10/30 10:15:01     45s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:01     45s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:01     45s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:01     45s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:01     45s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:01     45s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:01     45s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:01     45s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:01     45s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:01     45s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:01     45s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:01     45s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:01     45s] (I)       --------------------------------------------------------
[10/30 10:15:01     45s] 
[10/30 10:15:01     45s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:01     45s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:01     45s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:01     45s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1[10/30 10:15:01     45s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:01     45s] [NR-eGR] Rule id: 0  Nets: 1933 
  L5=1  L6=1
[10/30 10:15:01     45s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:01     45s] [NR-eGR] ========================================
[10/30 10:15:01     45s] [NR-eGR] 
[10/30 10:15:01     45s] (I)       blocked tracks on layer2 : = 163376 / 390065 (41.88%)
[10/30 10:15:01     45s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:01     45s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:01     45s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:01     45s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:01     45s] (I)       After initializing earlyGlobalRoute syMemory usage = 1622.7 MB
[10/30 10:15:01     45s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:15:01     45s] (I)       ============= Initialization =============
[10/30 10:15:01     45s] (I)       totalPins=5955  totalGlobalPin=5946 (99.85%)
[10/30 10:15:01     45s] (I)       total 2D Cap : 762265 = (385576 H, 376689 V)
[10/30 10:15:01     45s] (I)       ============  Phase 1a Route ============
[10/30 10:15:01     45s] [NR-eGR] Layer group 1: route 1933 net(s) in layer range [2, 6]
[10/30 10:15:01     45s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:01     45s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:01     45s] (I)       Usage: 31363 = (15570 H, 15793 V) = (4.04% H, 4.19% V) = (4.235e+04um H, 4.296e+04um V)
[10/30 10:15:01     45s] (I)       
[10/30 10:15:01     45s] (I)       ============  Phase 1b Route ============
[10/30 10:15:01     45s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:01     45s] (I)       Usage: 31415 = (15581 H, 15834 V) = (4.04% H, 4.20% V) = (4.238e+04um H, 4.307e+04um V)
[10/30 10:15:01     45s] (I)       
[10/30 10:15:01     45s] (I)       earlyGlobalRoute overflow of layer group 1: 0.24% H + 0.03% V. EstWL: 8.544880e+04um
[10/30 10:15:01     45s] (I)       ============  Phase 1c Route ============
[10/30 10:15:01     45s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:01     45s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:01     45s] (I)       Usage: 31415 = (15581 H, 15834 V) = (4.04% H, 4.20% V) = (4.238e+04um H, 4.307e+04um V)
[10/30 10:15:01     45s] (I)       
[10/30 10:15:01     45s] (I)       ============  Phase 1d Route ============
[10/30 10:15:01     45s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:01     45s] (I)       Usage: 31434 = (15582 H, 15852 V) = (4.04% H, 4.21% V) = (4.238e+04um H, 4.312e+04um V)
[10/30 10:15:01     45s] (I)       
[10/30 10:15:01     45s] (I)       ============  Phase 1e Route ============
[10/30 10:15:01     45s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:01     45s] (I)       Usage: 31434 = (15582 H, 15852 V) = (4.04% H, 4.21% V) = (4.238e+04um H, 4.312e+04um V)
[10/30 10:15:01     45s] (I)       
[10/30 10:15:01     45s] (I)       ============  Phase 1l Route ============
[10/30 10:15:01     45s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.23% H + 0.03% V. EstWL: 8.550048e+04um
[10/30 10:15:01     45s] [NR-eGR] 
[10/30 10:15:01     45s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:01     45s] (I)       
[10/30 10:15:01     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:01     45s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[10/30 10:15:01     45s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:01     45s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[10/30 10:15:01     45s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/30 10:15:01     45s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:01     45s] [NR-eGR]    met1  (2)        60( 0.16%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[10/30 10:15:01     45s] [NR-eGR]    met2  (3)       109( 0.29%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[10/30 10:15:01     45s] [NR-eGR]    met3  (4)        78( 0.22%)        10( 0.03%)         2( 0.01%)         1( 0.00%)   ( 0.25%) 
[10/30 10:15:01     45s] [NR-eGR]    met4  (5)         4( 0.01%)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/30 10:15:01     45s] [NR-eGR]    met5  (6)         5( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[10/30 10:15:01     45s] [NR-eGR] -------------------------------------------------------------------------------------------------
[10/30 10:15:01     45s] [NR-eGR] Total              256( 0.15%)        17( 0.01%)         2( 0.00%)         1( 0.00%)   ( 0.16%) 
[10/30 10:15:01     45s] [NR-eGR] 
[10/30 10:15:01     45s] (I)       Total Global Routing Runtime: 0.02 seconds
[10/30 10:15:01     45s] (I)       total 2D Cap : 763166 = (386344 H, 376822 V)
[10/30 10:15:01     45s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.03% V
[10/30 10:15:01     45s] [NR-eGR] Overflow after earlyGlobalRoute 0.16% H + 0.04% V
[10/30 10:15:01     45s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1622.7M
[10/30 10:15:01     46s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:01     46s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:01     46s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:01     46s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:01     46s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:01     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:01     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:01     46s] Starting Early Global Route wiring: mem = 1630.7M
[10/30 10:15:01     46s] 
[10/30 10:15:01     46s] === incrementalPlace Internal Loop 2 ===
[10/30 10:15:01     46s] (I)       ============= track Assignment ============
[10/30 10:15:01     46s] (I)       extract Global 3D Wires
[10/30 10:15:01     46s] (I)       Extract Global WL : time=0.00
[10/30 10:15:01     46s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:15:01     46s] (I)       Initialization real time=0.00 seconds
[10/30 10:15:01     46s] (I)       Run Multi-thread track assignment
[10/30 10:15:01     46s] (I)       Kernel real time=0.01 seconds
[10/30 10:15:01     46s] (I)       End Greedy Track Assignment
[10/30 10:15:01     46s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:01     46s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5330
[10/30 10:15:01     46s] [NR-eGR]   met1  (2H) length: 3.257262e+04um, number of vias: 8792
[10/30 10:15:01     46s] [NR-eGR]   met2  (3V) length: 3.651136e+04um, number of vias: 685
[10/30 10:15:01     46s] [NR-eGR]   met3  (4H) length: 1.061598e+04um, number of vias: 447
[10/30 10:15:01     46s] [NR-eGR]   met4  (5V) length: 7.427096e+03um, number of vias: 24
[10/30 10:15:01     46s] [NR-eGR]   met5  (6H) length: 4.395300e+02um, number of vias: 0
[10/30 10:15:01     46s] [NR-eGR] Total length: 8.756659e+04um, number of vias: 15278
[10/30 10:15:01     46s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:01     46s] [NR-eGR] Total eGR-routed clock nets wire length: 1.879335e+03um 
[10/30 10:15:01     46s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:01     46s] Early Global Route wiring runtime: 0.05 seconds, mem = 1630.7M
[10/30 10:15:01     46s] 
[10/30 10:15:01     46s] *** Finished incrementalPlace (cpu=0:00:04.8, real=0:00:04.0)***
[10/30 10:15:01     46s] Start to check current routing status for nets...
[10/30 10:15:01     46s] All nets are already routed correctly.
[10/30 10:15:01     46s] End to check current routing status for nets (mem=1630.7M)
[10/30 10:15:01     46s] Extraction called for design 'dot_product' of instances=9349 and nets=1955 using extraction engine 'pre_route' .
[10/30 10:15:01     46s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:01     46s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:01     46s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:01     46s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:01     46s] RCMode: PreRoute
[10/30 10:15:01     46s]       RC Corner Indexes            0       1   
[10/30 10:15:01     46s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:01     46s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:01     46s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:01     46s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:01     46s] Shrink Factor                : 1.00000
[10/30 10:15:01     46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:01     46s] Updating RC grid for preRoute extraction ...
[10/30 10:15:01     46s] Initializing multi-corner resistance tables ...
[10/30 10:15:01     46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1630.688M)
[10/30 10:15:01     46s] Compute RC Scale Done ...
[10/30 10:15:01     46s] **opt_design ... cpu = 0:00:19, real = 0:00:17, mem = 1177.2M, totSessionCpu=0:00:46 **
[10/30 10:15:01     46s] #################################################################################
[10/30 10:15:01     46s] # Design Stage: PreRoute
[10/30 10:15:01     46s] # Design Name: dot_product
[10/30 10:15:01     46s] # Design Mode: 130nm
[10/30 10:15:01     46s] # Analysis Mode: MMMC OCV 
[10/30 10:15:01     46s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:01     46s] # Signoff Settings: SI Off 
[10/30 10:15:01     46s] #################################################################################
[10/30 10:15:01     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 1614.6M, InitMEM = 1614.6M)
[10/30 10:15:01     46s] Calculate early delays in OCV mode...
[10/30 10:15:01     46s] Calculate late delays in OCV mode...
[10/30 10:15:01     46s] Start delay calculation (fullDC) (4 T). (MEM=1614.61)
[10/30 10:15:01     46s] End AAE Lib Interpolated Model. (MEM=1638.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:01     46s] Total number of fetched objects 1948
[10/30 10:15:01     46s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:01     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:01     46s] End delay calculation. (MEM=1810.52 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:01     46s] End delay calculation (fullDC). (MEM=1810.52 CPU=0:00:00.2 REAL=0:00:00.0)
[10/30 10:15:01     46s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1810.5M) ***
[10/30 10:15:01     46s] Deleting Lib Analyzer.
[10/30 10:15:01     46s] Begin: GigaOpt DRV Optimization
[10/30 10:15:01     46s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:15:01     46s] PhyDesignGrid: maxLocalDensity 3.00
[10/30 10:15:01     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.6 mem=1810.5M
[10/30 10:15:01     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.5M
[10/30 10:15:01     46s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/30 10:15:01     46s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1810.5M
[10/30 10:15:01     46s] Core basic site is unithd
[10/30 10:15:01     46s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1810.5M
[10/30 10:15:01     46s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:01     46s] SiteArray: use 1,147,520 bytes
[10/30 10:15:01     46s] SiteArray: current memory after site array memory allocatiion 1810.5M
[10/30 10:15:01     46s] SiteArray: FP blocked sites are writable
[10/30 10:15:01     46s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.004, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1810.5M
[10/30 10:15:01     46s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:01     46s] Mark StBox On SiteArr starts
[10/30 10:15:01     46s] Mark StBox On SiteArr ends
[10/30 10:15:01     46s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.005, REAL:0.002, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.005, REAL:0.002, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.027, REAL:0.028, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Starting CMU at level 4, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.035, REAL:0.038, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.035, REAL:0.038, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1810.5M
[10/30 10:15:01     46s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1810.5M
[10/30 10:15:01     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1810.5MB).
[10/30 10:15:01     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.045, MEM:1810.5M
[10/30 10:15:01     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.7 mem=1810.5M
[10/30 10:15:01     46s] 
[10/30 10:15:01     46s] Creating Lib Analyzer ...
[10/30 10:15:01     46s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:01     46s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:01     46s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:01     46s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:01     46s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:01     46s] 
[10/30 10:15:03     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.1 mem=1810.5M
[10/30 10:15:03     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.1 mem=1810.5M
[10/30 10:15:03     48s] Creating Lib Analyzer, finished. 
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/30 10:15:03     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.1 mem=1810.5M
[10/30 10:15:03     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.1 mem=1810.5M
[10/30 10:15:03     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1904.0M
[10/30 10:15:03     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1904.0M
[10/30 10:15:03     48s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:03     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:03     48s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/30 10:15:03     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:03     48s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/30 10:15:03     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:03     48s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:03     48s] Info: violation cost 541.720520 (cap = 0.837311, tran = 540.883179, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:03     48s] |    73|    73|    -0.41|     1|     1|    -0.02|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0|   6.24|          |         |
[10/30 10:15:03     48s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:03     48s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:03     48s] Info: violation cost 465.178162 (cap = 0.000000, tran = 465.178162, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:03     48s] |    71|    71|    -0.21|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|      44|       4|      23|   6.48| 0:00:00.0|  1941.1M|
[10/30 10:15:03     48s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:03     48s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:03     48s] Info: violation cost 461.056274 (cap = 0.000000, tran = 461.056274, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:03     48s] |    71|    71|    -0.18|     0|     0|[10/30 10:15:03     48s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
     0.00|     0|     0|     0|     0|    -0.08|    -0.08|       1|       0|       2|   6.49| 0:00:00.0|  1941.1M|
[10/30 10:15:03     48s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:03     48s] Info: violation cost 461.056274 (cap = 0.000000, tran = 461.056274, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] ###############################################################################
[10/30 10:15:03     48s] #
[10/30 10:15:03     48s] #  Large fanout net report:  
[10/30 10:15:03     48s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/30 10:15:03     48s] #     - current density: 6.49
[10/30 10:15:03     48s] #
[10/30 10:15:03     48s] #  List of high fanout nets:
[10/30 10:15:03     48s] #
[10/30 10:15:03     48s] ###############################################################################
[10/30 10:15:03     48s] |    71|    71|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.08|       0|       0|       0|   6.49| 0:00:00.0|  1941.1M|
[10/30 10:15:03     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:03     48s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:15:03     48s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:15:03     48s] **** End NDR-Layer Usage Statistics ****
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] =======================================================================
[10/30 10:15:03     48s]                 Reasons for remaining drv violations
[10/30 10:15:03     48s] =======================================================================
[10/30 10:15:03     48s] *info: Total 69 net(s) have violations which can't be fixed by DRV optimization.
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] MultiBuffering failure reasons
[10/30 10:15:03     48s] ------------------------------------------------
[10/30 10:15:03     48s] *info:    63 net(s): Could not be fixed because the solution degraded timing.
[10/30 10:15:03     48s] *info:     6 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1941.1M) ***
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.009, REAL:0.009, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Starting CMU at level 5, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.034, REAL:0.035, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.034, REAL:0.035, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.003, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.043, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.043, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF: Starting RefinePlace at level 1, MEM:1933.1M
[10/30 10:15:03     48s] *** Starting place_detail (0:00:48.8 mem=1933.1M) ***
[10/30 10:15:03     48s] Total net bbox length = 7.669e+04 (3.919e+04 3.751e+04) (ext = 1.468e+04)
[10/30 10:15:03     48s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:03     48s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:03     48s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1933.1M
[10/30 10:15:03     48s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1933.1M
[10/30 10:15:03     48s] Starting refinePlace ...
[10/30 10:15:03     48s]   Spread Effort: high, pre-route mode, useDDP on.
[10/30 10:15:03     48s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1933.1MB) @(0:00:48.8 - 0:00:48.8).
[10/30 10:15:03     48s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:03     48s] wireLenOptFixPriorityInst 0 inst fixed
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:03     48s] Move report: legalization moves 35 insts, mean move: 2.51 um, max move: 5.94 um
[10/30 10:15:03     48s] 	Max move on inst (FE_OFC247_FE_OFN60_din_19): (318.78, 43.52) --> (322.00, 46.24)
[10/30 10:15:03     48s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1956.2MB) @(0:00:48.8 - 0:00:48.9).
[10/30 10:15:03     48s] Move report: Detail placement moves 35 insts, mean move: 2.51 um, max move: 5.94 um
[10/30 10:15:03     48s] 	Max move on inst (FE_OFC247_FE_OFN60_din_19): (318.78, 43.52) --> (322.00, 46.24)
[10/30 10:15:03     48s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1956.2MB
[10/30 10:15:03     48s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:03     48s]   maximum (X+Y) =         5.94 um
[10/30 10:15:03     48s]   inst (FE_OFC247_FE_OFN60_din_19) with max move: (318.78, 43.52) -> (322, 46.24)
[10/30 10:15:03     48s]   mean    (X+Y) =         2.51 um
[10/30 10:15:03     48s] Summary Report:
[10/30 10:15:03     48s] Instances move: 35 (out of 1623 movable)
[10/30 10:15:03     48s] Instances flipped: 0
[10/30 10:15:03     48s] Mean displacement: 2.51 um
[10/30 10:15:03     48s] Max displacement: 5.94 um (Instance: FE_OFC247_FE_OFN60_din_19) (318.78, 43.52) -> (322, 46.24)
[10/30 10:15:03     48s] Total instances moved : 35
[10/30 10:15:03     48s] 	Length: 9 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__inv_8
[10/30 10:15:03     48s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.034, REAL:0.028, MEM:1956.2M
[10/30 10:15:03     48s] Total net bbox length = 7.674e+04 (3.922e+04 3.752e+04) (ext = 1.468e+04)
[10/30 10:15:03     48s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1956.2MB
[10/30 10:15:03     48s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1956.2MB) @(0:00:48.8 - 0:00:48.9).
[10/30 10:15:03     48s] *** Finished place_detail (0:00:48.9 mem=1956.2M) ***
[10/30 10:15:03     48s] OPERPROF: Finished RefinePlace at level 1, CPU:0.044, REAL:0.040, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] Finished re-routing un-routed nets (0:00:00.0 1956.2M)
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Starting CMU at level 4, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.035, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.035, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.002, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1956.2M
[10/30 10:15:03     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.042, MEM:1956.2M
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] Density : 0.0650
[10/30 10:15:03     48s] Max route overflow : 0.0016
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] 
[10/30 10:15:03     48s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1956.2M) ***
[10/30 10:15:03     48s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1853.3M
[10/30 10:15:03     48s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1853.3M
[10/30 10:15:03     48s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1853.3M
[10/30 10:15:03     48s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.001, MEM:1853.3M
[10/30 10:15:03     48s] End: GigaOpt DRV Optimization
[10/30 10:15:03     48s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/30 10:15:03     48s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/30 10:15:03     48s] ** Profile ** Start :  cpu=0:00:00.0, mem=1652.9M
[10/30 10:15:03     48s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1652.9M
[10/30 10:15:03     48s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1652.9M
[10/30 10:15:03     48s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1652.9M
[10/30 10:15:03     48s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1652.9M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.032, REAL:0.034, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.032, REAL:0.034, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1654.4M
[10/30 10:15:03     48s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1654.4M
[10/30 10:15:03     48s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1654.4M
[10/30 10:15:03     48s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1725.8M
[10/30 10:15:03     49s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1725.8M
[10/30 10:15:03     49s] 
[10/30 10:15:03     49s] ------------------------------------------------------------
[10/30 10:15:03     49s]      Summary (cpu=0.04min real=0.03min mem=1652.9M)                             
[10/30 10:15:03     49s] ------------------------------------------------------------
[10/30 10:15:03     49s] 
[10/30 10:15:03     49s] Setup views included:
[10/30 10:15:03     49s]  ss_100C_1v60.setup_view 
[10/30 10:15:03     49s] 
[10/30 10:15:03     49s] +--------------------+---------+
[10/30 10:15:03     49s] |     Setup mode     |   all   |
[10/30 10:15:03     49s] +--------------------+---------+
[10/30 10:15:03     49s] |           WNS (ns):| -0.082  |
[10/30 10:15:03     49s] |           TNS (ns):| -0.082  |
[10/30 10:15:03     49s] |    Violating Paths:|    1    |
[10/30 10:15:03     49s] |          All Paths:|   87    |
[10/30 10:15:03     49s] +--------------------+---------+
[10/30 10:15:03     49s] 
[10/30 10:15:03     49s] +----------------+-------------------------------+------------------+
[10/30 10:15:03     49s] |                |              Real             |       Total      |
[10/30 10:15:03     49s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:03     49s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:03     49s] +----------------+------------------+------------+------------------+
[10/30 10:15:03     49s] |   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
[10/30 10:15:03     49s] |   max_tran     |     32 (32)      |   -0.172   |     71 (71)      |
[10/30 10:15:03     49s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:03     49s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:03     49s] +----------------+------------------+------------+------------------+
[10/30 10:15:03     49s] 
[10/30 10:15:03     49s] Density: 6.500%
[10/30 10:15:03     49s] Routing Overflow: 0.16% H and 0.04% V
[10/30 10:15:03     49s] ------------------------------------------------------------
[10/30 10:15:03     49s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1725.8M
[10/30 10:15:03     49s] **opt_design ... cpu = 0:00:22, real = 0:00:19, mem = 1266.0M, totSessionCpu=0:00:49 **
[10/30 10:15:03     49s] *** Timing NOT met, worst failing slack is -0.082
[10/30 10:15:03     49s] *** Check timing (0:00:00.0)
[10/30 10:15:03     49s] Deleting Lib Analyzer.
[10/30 10:15:03     49s] Begin: GigaOpt Optimization in WNS mode
[10/30 10:15:03     49s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:15:03     49s] PhyDesignGrid: maxLocalDensity 1.00
[10/30 10:15:03     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.0 mem=1652.9M
[10/30 10:15:03     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1652.9M
[10/30 10:15:03     49s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:15:03     49s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Starting CMU at level 4, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.031, REAL:0.032, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.031, REAL:0.033, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1652.9M
[10/30 10:15:03     49s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1652.9M
[10/30 10:15:03     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1652.9MB).
[10/30 10:15:03     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.040, MEM:1652.9M
[10/30 10:15:03     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.1 mem=1652.9M
[10/30 10:15:03     49s] 
[10/30 10:15:03     49s] Creating Lib Analyzer ...
[10/30 10:15:03     49s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:03     49s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:03     49s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:03     49s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:03     49s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:03     49s] 
[10/30 10:15:05     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.9 mem=1648.4M
[10/30 10:15:05     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.9 mem=1648.4M
[10/30 10:15:05     50s] Creating Lib Analyzer, finished. 
[10/30 10:15:05     50s] 
[10/30 10:15:05     50s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[10/30 10:15:05     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.9 mem=1648.4M
[10/30 10:15:05     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.9 mem=1648.4M
[10/30 10:15:07     52s] *info: 6 clock nets excluded
[10/30 10:15:07     52s] *info: 8 special nets excluded.
[10/30 10:15:07     52s] *info: 12 no-driver nets excluded.
[10/30 10:15:07     52s] Effort level <high> specified for reg2reg path_group
[10/30 10:15:07     52s] Effort level <high> specified for reg2cgate path_group
[10/30 10:15:07     52s] PathGroup :  reg2cgate  TargetSlack : 0.1669 
[10/30 10:15:07     52s] PathGroup :  reg2reg  TargetSlack : 0.1669 
[10/30 10:15:07     53s] ** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.082 Density 6.50
[10/30 10:15:07     53s] Optimizer WNS Pass 0
[10/30 10:15:07     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1728.6M
[10/30 10:15:07     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1728.6M
[10/30 10:15:07     53s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/30 10:15:07     53s] Info: End MT loop @oiCellDelayCachingJob.
[10/30 10:15:07     53s] Active Path Group: reg2cgate reg2reg  
[10/30 10:15:07     53s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:15:07     53s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                 End Point                  |
[10/30 10:15:07     53s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:15:07     53s] |  -0.082|   -0.082|  -0.082|   -0.082|     6.50%|   0:00:00.0| 1760.6M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:15:07     53s] |   0.077|    0.077|   0.000|    0.000|     6.50%|   0:00:00.0| 1936.4M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:15:07     53s] |   0.162|    0.162|   0.000|    0.000|     6.50%|   0:00:00.0| 1936.4M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:15:07     53s] |   0.200|    0.209|   0.000|    0.000|     6.50%|   0:00:00.0| 1938.4M|                     NA|       NA| NA                                         |
[10/30 10:15:07     53s] |   0.200|    0.209|   0.000|    0.000|     6.50%|   0:00:00.0| 1938.4M|ss_100C_1v60.setup_view|       NA| NA                                         |
[10/30 10:15:07     53s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1938.4M) ***
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1938.4M) ***
[10/30 10:15:07     53s] ** GigaOpt Optimizer WNS Slack 0.200 TNS Slack 0.000 Density 6.50
[10/30 10:15:07     53s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.007, REAL:0.007, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Starting CMU at level 5, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.031, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.032, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.040, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.037, REAL:0.041, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF: Starting RefinePlace at level 1, MEM:1930.4M
[10/30 10:15:07     53s] *** Starting place_detail (0:00:53.2 mem=1930.4M) ***
[10/30 10:15:07     53s] Total net bbox length = 7.675e+04 (3.922e+04 3.752e+04) (ext = 1.468e+04)
[10/30 10:15:07     53s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:07     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:07     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:1930.4M
[10/30 10:15:07     53s] powerDomain AO: bins with density > 0.750 =  0.00 % ( 0 / 506 )
[10/30 10:15:07     53s] Density distribution unevenness ratio = 79.522%
[10/30 10:15:07     53s] RPlace IncrNP Skipped
[10/30 10:15:07     53s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1930.4MB) @(0:00:53.3 - 0:00:53.3).
[10/30 10:15:07     53s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.003, REAL:0.003, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1930.4M
[10/30 10:15:07     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1930.4M
[10/30 10:15:07     53s] Starting refinePlace ...
[10/30 10:15:07     53s]   Spread Effort: high, pre-route mode, useDDP on.
[10/30 10:15:07     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1930.4MB) @(0:00:53.3 - 0:00:53.3).
[10/30 10:15:07     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:07     53s] wireLenOptFixPriorityInst 0 inst fixed
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:07     53s] Move report: legalization moves 2 insts, mean move: 1.84 um, max move: 2.30 um
[10/30 10:15:07     53s] 	Max move on inst (FE_RC_1_0): (482.54, 225.76) --> (480.24, 225.76)
[10/30 10:15:07     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1938.4MB) @(0:00:53.3 - 0:00:53.3).
[10/30 10:15:07     53s] Move report: Detail placement moves 2 insts, mean move: 1.84 um, max move: 2.30 um
[10/30 10:15:07     53s] 	Max move on inst (FE_RC_1_0): (482.54, 225.76) --> (480.24, 225.76)
[10/30 10:15:07     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1938.4MB
[10/30 10:15:07     53s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:07     53s]   maximum (X+Y) =         2.30 um
[10/30 10:15:07     53s]   inst (FE_RC_1_0) with max move: (482.54, 225.76) -> (480.24, 225.76)
[10/30 10:15:07     53s]   mean    (X+Y) =         1.84 um
[10/30 10:15:07     53s] Summary Report:
[10/30 10:15:07     53s] Instances move: 2 (out of 1623 movable)
[10/30 10:15:07     53s] Instances flipped: 0
[10/30 10:15:07     53s] Mean displacement: 1.84 um
[10/30 10:15:07     53s] Max displacement: 2.30 um (Instance: FE_RC_1_0) (482.54, 225.76) -> (480.24, 225.76)
[10/30 10:15:07     53s] Total instances moved : 2
[10/30 10:15:07     53s] 	Length: 5 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__nand2b_1
[10/30 10:15:07     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.025, REAL:0.022, MEM:1938.4M
[10/30 10:15:07     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1938.4MB) @(0:00:53.2 - 0:00:53.3).
[10/30 10:15:07     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.036, REAL:0.035, MEM:1938.4M
[10/30 10:15:07     53s] Total net bbox length = 7.675e+04 (3.922e+04 3.752e+04) (ext = 1.468e+04)
[10/30 10:15:07     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1938.4MB
[10/30 10:15:07     53s] *** Finished place_detail (0:00:53.3 mem=1938.4M) ***
[10/30 10:15:07     53s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] Finished re-routing un-routed nets (0:00:00.0 1938.4M)
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Starting CMU at level 4, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.027, REAL:0.029, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.028, REAL:0.029, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1938.4M
[10/30 10:15:07     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.035, MEM:1938.4M
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] Density : 0.0650
[10/30 10:15:07     53s] Max route overflow : 0.0016
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] 
[10/30 10:15:07     53s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1938.4M) ***
[10/30 10:15:08     53s] ** GigaOpt Optimizer WNS Slack 0.200 TNS Slack 0.000 Density 6.50
[10/30 10:15:08     53s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:15:08     53s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:15:08     53s] **** End NDR-Layer Usage Statistics ****
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1938.4M) ***
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1834.7M
[10/30 10:15:08     53s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1834.7M
[10/30 10:15:08     53s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1834.7M
[10/30 10:15:08     53s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1834.7M
[10/30 10:15:08     53s] End: GigaOpt Optimization in WNS mode
[10/30 10:15:08     53s] *** Timing Is met
[10/30 10:15:08     53s] *** Check timing (0:00:00.0)
[10/30 10:15:08     53s] Info: 6 clock nets excluded from IPO operation.
[10/30 10:15:08     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.4 mem=1665.6M
[10/30 10:15:08     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.4 mem=1665.6M
[10/30 10:15:08     53s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:15:08     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.4 mem=1743.8M
[10/30 10:15:08     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1743.8M
[10/30 10:15:08     53s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/30 10:15:08     53s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Starting CMU at level 4, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.028, REAL:0.029, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.028, REAL:0.029, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1743.8M
[10/30 10:15:08     53s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.001, MEM:1743.8M
[10/30 10:15:08     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1743.8MB).
[10/30 10:15:08     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.036, MEM:1743.8M
[10/30 10:15:08     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.4 mem=1767.8M
[10/30 10:15:08     53s] Begin: Area Reclaim Optimization
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:15:08     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.4 mem=1767.8M
[10/30 10:15:08     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.4 mem=1767.8M
[10/30 10:15:08     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1767.8M
[10/30 10:15:08     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1767.8M
[10/30 10:15:08     53s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 6.50
[10/30 10:15:08     53s] +----------+---------+--------+--------+------------+--------+
[10/30 10:15:08     53s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:15:08     53s] +----------+---------+--------+--------+------------+--------+
[10/30 10:15:08     53s] |     6.50%|        -|   0.100|   0.000|   0:00:00.0| 1767.8M|
[10/30 10:15:08     53s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[10/30 10:15:08     53s] |     6.50%|        0|   0.100|   0.000|   0:00:00.0| 1767.8M|
[10/30 10:15:08     53s] |     6.29%|       44|   0.100|   0.000|   0:00:00.0| 1920.5M|
[10/30 10:15:08     53s] |     6.29%|        0|   0.100|   0.000|   0:00:00.0| 1920.5M|
[10/30 10:15:08     53s] |     6.24%|       62|   0.100|   0.000|   0:00:00.0| 1922.5M|
[10/30 10:15:08     53s] |     6.24%|        0|   0.100|   0.000|   0:00:00.0| 1922.5M|
[10/30 10:15:08     53s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[10/30 10:15:08     53s] |     6.24%|        0|   0.100|   0.000|   0:00:00.0| 1922.5M|
[10/30 10:15:08     53s] +----------+---------+--------+--------+------------+--------+
[10/30 10:15:08     53s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 6.24
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] ** Summary: Restruct = 0 Buffer Deletion = 44 Declone = 0 Resize = 30 **
[10/30 10:15:08     53s] --------------------------------------------------------------
[10/30 10:15:08     53s] |                                   | Total     | Sequential |
[10/30 10:15:08     53s] --------------------------------------------------------------
[10/30 10:15:08     53s] | Num insts resized                 |      30  |       0    |
[10/30 10:15:08     53s] | Num insts undone                  |      32  |       0    |
[10/30 10:15:08     53s] | Num insts Downsized               |      30  |       0    |
[10/30 10:15:08     53s] | Num insts Samesized               |       0  |       0    |
[10/30 10:15:08     53s] | Num insts Upsized                 |       0  |       0    |
[10/30 10:15:08     53s] | Num multiple commits+uncommits    |       0  |       -    |
[10/30 10:15:08     53s] --------------------------------------------------------------
[10/30 10:15:08     53s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:15:08     53s] 0 Ndr or Layer constraints added by optimization 
[10/30 10:15:08     53s] **** End NDR-Layer Usage Statistics ****
[10/30 10:15:08     53s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[10/30 10:15:08     53s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1914.5M
[10/30 10:15:08     53s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.009, REAL:0.009, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Starting CMU at level 5, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.034, REAL:0.037, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.034, REAL:0.037, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.041, REAL:0.043, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.041, REAL:0.043, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF: Starting RefinePlace at level 1, MEM:1916.0M
[10/30 10:15:08     53s] *** Starting place_detail (0:00:53.8 mem=1916.0M) ***
[10/30 10:15:08     53s] Total net bbox length = 7.670e+04 (3.920e+04 3.750e+04) (ext = 1.468e+04)
[10/30 10:15:08     53s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:08     53s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:08     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1916.0M
[10/30 10:15:08     53s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1916.0M
[10/30 10:15:08     53s] Starting refinePlace ...
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:08     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:08     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1924.0MB) @(0:00:53.8 - 0:00:53.9).
[10/30 10:15:08     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:08     53s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:08     53s]   maximum (X+Y) =         0.00 um
[10/30 10:15:08     53s]   mean    (X+Y) =         0.00 um
[10/30 10:15:08     53s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.0MB
[10/30 10:15:08     53s] Summary Report:
[10/30 10:15:08     53s] Instances move: 0 (out of 1579 movable)
[10/30 10:15:08     53s] Instances flipped: 0
[10/30 10:15:08     53s] Mean displacement: 0.00 um
[10/30 10:15:08     53s] Total instances moved : 0
[10/30 10:15:08     53s] Max displacement: 0.00 um 
[10/30 10:15:08     53s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.013, MEM:1924.0M
[10/30 10:15:08     53s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1924.0MB) @(0:00:53.8 - 0:00:53.9).
[10/30 10:15:08     53s] OPERPROF: Finished RefinePlace at level 1, CPU:0.026, REAL:0.025, MEM:1924.0M
[10/30 10:15:08     53s] Total net bbox length = 7.670e+04 (3.920e+04 3.750e+04) (ext = 1.468e+04)
[10/30 10:15:08     53s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.0MB
[10/30 10:15:08     53s] *** Finished place_detail (0:00:53.9 mem=1924.0M) ***
[10/30 10:15:08     53s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] Finished re-routing un-routed nets (0:00:00.0 1924.0M)
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Starting CMU at level 4, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.031, REAL:0.034, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.031, REAL:0.034, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1924.0M
[10/30 10:15:08     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.041, MEM:1924.0M
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] Density : 0.0624
[10/30 10:15:08     53s] Max route overflow : 0.0016
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1924.0M) ***
[10/30 10:15:08     53s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1821.8M
[10/30 10:15:08     53s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1821.8M
[10/30 10:15:08     53s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1821.8M
[10/30 10:15:08     53s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1821.8M
[10/30 10:15:08     53s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1669.15M, totSessionCpu=0:00:54).
[10/30 10:15:08     53s] 
[10/30 10:15:08     53s] Active setup views:
[10/30 10:15:08     53s]  ss_100C_1v60.setup_view
[10/30 10:15:08     53s]   Dominating endpoints: 0
[10/30 10:15:08     53s]   Dominating TNS: -0.000
[10/30 10:15:08     53s] 
[10/30 10:15:08     54s] Extraction called for design 'dot_product' of instances=9354 and nets=1960 using extraction engine 'pre_route' .
[10/30 10:15:08     54s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:08     54s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:08     54s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:08     54s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:08     54s] RCMode: PreRoute
[10/30 10:15:08     54s]       RC Corner Indexes            0       1   
[10/30 10:15:08     54s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:08     54s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:08     54s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:08     54s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:08     54s] Shrink Factor                : 1.00000
[10/30 10:15:08     54s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:08     54s] Initializing multi-corner resistance tables ...
[10/30 10:15:08     54s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1646.945M)
[10/30 10:15:08     54s] cleaningup cpe interface
[10/30 10:15:08     54s] Skewing Data Summary (End_of_FINAL)
[10/30 10:15:08     54s] --------------------------------------------------
[10/30 10:15:08     54s]  Total skewed count:0
[10/30 10:15:08     54s] --------------------------------------------------
[10/30 10:15:08     54s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:08     54s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:08     54s] [PSP]    Started earlyGlobalRoute kernel
[10/30 10:15:08     54s] [PSP]    Initial Peak syMemory usage = 1646.9 MB
[10/30 10:15:08     54s] (I)       Reading DB...
[10/30 10:15:08     54s] (I)       Read data from FE... (mem=1646.9M)
[10/30 10:15:08     54s] (I)       Read nodes and places... (mem=1646.9M)
[10/30 10:15:08     54s] (I)       Done Read nodes and places (cpu=0.005s, mem=1646.9M)
[10/30 10:15:08     54s] (I)       Read nets... (mem=1646.9M)
[10/30 10:15:08     54s] (I)       Done Read nets (cpu=0.002s, mem=1646.9M)
[10/30 10:15:08     54s] (I)       Done Read data from FE (cpu=0.007s, mem=1646.9M)
[10/30 10:15:08     54s] (I)       before initializing RouteDB syMemory usage = 1646.9 MB
[10/30 10:15:08     54s] (I)       congestionReportName   : 
[10/30 10:15:08     54s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:08     54s] (I)       buildTerm2TermWires    : 0
[10/30 10:15:08     54s] (I)       doTrackAssignment      : 1
[10/30 10:15:08     54s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:08     54s] (I)       numThreads             : 4
[10/30 10:15:08     54s] (I)       bufferingAwareRouting  : false
[10/30 10:15:08     54s] (I)       honorPin               : false
[10/30 10:15:08     54s] (I)       [10/30 10:15:08     54s] [NR-eGR] honorMsvRouteConstraint: false
honorPinGuide          : true
[10/30 10:15:08     54s] (I)       honorPartition         : false
[10/30 10:15:08     54s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:08     54s] (I)       allowPartitionCrossover: false
[10/30 10:15:08     54s] (I)       honorSingleEntry       : true
[10/30 10:15:08     54s] (I)       honorSingleEntryStrong : true
[10/30 10:15:08     54s] (I)       handleViaSpacingRule   : false
[10/30 10:15:08     54s] (I)       handleEolSpacingRule   : false
[10/30 10:15:08     54s] (I)       PDConstraint           : none
[10/30 10:15:08     54s] (I)       expBetterNDRHandling   : false
[10/30 10:15:08     54s] (I)       routingEffortLevel     : 3
[10/30 10:15:08     54s] (I)       [10/30 10:15:08     54s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/30 10:15:08     54s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:08     54s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:08     54s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:08     54s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:08     54s] (I)       numRowsPerGCell        : 1
[10/30 10:15:08     54s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:08     54s] (I)       multiThreadingTA       : 1
[10/30 10:15:08     54s] (I)       optimizationMode       : false
[10/30 10:15:08     54s] (I)       routeSecondPG          : false
[10/30 10:15:08     54s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:08     54s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:08     54s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:08     54s] (I)       scenicBound            : 1.15
[10/30 10:15:08     54s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:08     54s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:08     54s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:08     54s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:08     54s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:08     54s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:08     54s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:08     54s] (I)       localRouteEffort       : 1.00
[10/30 10:15:08     54s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:08     54s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:08     54s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:08     54s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:08     54s] (I)       routeVias              : 
[10/30 10:15:08     54s] (I)       readTROption           : true
[10/30 10:15:08     54s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:08     54s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:08     54s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:08     54s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:08     54s] (I)       extraDemandForClocks   : 0
[10/30 10:15:08     54s] (I)       steinerRemoveLayers    : false
[10/30 10:15:08     54s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:08     54s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:08     54s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:08     54s] (I)       spanningTreeRefinement : false
[10/30 10:15:08     54s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:08     54s] (I)       starting read tracks
[10/30 10:15:08     54s] (I)       build grid graph
[10/30 10:15:08     54s] (I)       build grid graph start
[10/30 10:15:08     54s] [NR-eGR] li1 has no routable track
[10/30 10:15:08     54s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:08     54s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:08     54s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:08     54s] [NR-eGR] [10/30 10:15:08     54s] (I)       build grid graph end
[10/30 10:15:08     54s] (I)       merge level 0
met4 has single uniform track structure
[10/30 10:15:08     54s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:08     54s] (I)       numViaLayers=6
[10/30 10:15:08     54s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:08     54s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:08     54s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:08     54s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:08     54s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:08     54s] (I)       end build via table
[10/30 10:15:08     54s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:08     54s] 
[10/30 10:15:08     54s] [NR-eGR] numRoutingBlks=0 numInstBlks=20437 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:08     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:15:08     54s] (I)       readDataFromPlaceDB
[10/30 10:15:08     54s] (I)       Read net information..
[10/30 10:15:08     54s] (I)       Read testcase time = 0.000 seconds
[10/30 10:15:08     54s] 
[10/30 10:15:08     54s] (I)       read default dcut vias
[10/30 10:15:08     54s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:08     54s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:08     54s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:08     54s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:08     54s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:08     54s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:08     54s] (I)       build grid graph start
[10/30 10:15:08     54s] (I)       build grid graph end
[10/30 10:15:08     54s] (I)       Model blockage into capacity
[10/30 10:15:08     54s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:08     54s] [NR-eGR] Read numTotalNets=1938  numIgnoredNets=0
[10/30 10:15:08     54s] (I)       Modeling time = 0.005 seconds
[10/30 10:15:08     54s] 
[10/30 10:15:08     54s] (I)       Number of ignored nets = 0
[10/30 10:15:08     54s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:15:08     54s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:15:08     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:08     54s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:08     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:08     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:08     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:08     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:08     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:08     54s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:15:08     54s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1646.9 MB
[10/30 10:15:08     54s] (I)       Ndr track 0 does not exist
[10/30 10:15:08     54s] (I)       Layer1  viaCost=200.00
[10/30 10:15:08     54s] (I)       Layer2  viaCost=200.00
[10/30 10:15:08     54s] (I)       Layer3  viaCost=300.00
[10/30 10:15:08     54s] (I)       Layer4  viaCost=200.00
[10/30 10:15:08     54s] (I)       Layer5  viaCost=200.00
[10/30 10:15:08     54s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:08     54s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:08     54s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:08     54s] (I)       Site width          :   460  (dbu)
[10/30 10:15:08     54s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:08     54s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:08     54s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:08     54s] (I)       Grid                :   221   221     6
[10/30 10:15:08     54s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:08     54s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:08     54s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:08     54s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:08     54s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:08     54s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:08     54s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:08     54s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:08     54s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:08     54s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:08     54s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:08     54s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:08     54s] (I)       --------------------------------------------------------
[10/30 10:15:08     54s] 
[10/30 10:15:08     54s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:08     54s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:08     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:08     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:08     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:08     54s] (I)       blocked tracks on layer2 : = 163374 / 390065 (41.88%)
[10/30 10:15:08     54s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:08     54s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:08     54s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:08     54s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:08     54s] (I)       After initializing earlyGlobalRoute syMemory usage = 1648.9 MB
[10/30 10:15:08     54s] (I)       Loading and dumping file time : 0.02 seconds
[10/30 10:15:08     54s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:08     54s] [NR-eGR] Rule id: 0  Nets: 1938 
[10/30 10:15:08     54s] [NR-eGR] ========================================
[10/30 10:15:08     54s] [NR-eGR] 
[10/30 10:15:08     54s] (I)       ============= Initialization =============
[10/30 10:15:08     54s] (I)       totalPins=5965  totalGlobalPin=5953 (99.80%)
[10/30 10:15:08     54s] (I)       total 2D Cap : 762267 = (385578 H, 376689 V)
[10/30 10:15:08     54s] (I)       ============  Phase 1a Route ============
[10/30 10:15:08     54s] [NR-eGR] Layer group 1: route 1938 net(s) in layer range [2, 6]
[10/30 10:15:08     54s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:08     54s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:08     54s] (I)       Usage: 31474 = (15743 H, 15731 V) = (4.08% H, 4.18% V) = (4.282e+04um H, 4.279e+04um V)
[10/30 10:15:08     54s] (I)       
[10/30 10:15:08     54s] (I)       ============  Phase 1b Route ============
[10/30 10:15:08     54s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:08     54s] (I)       Usage: 31539 = (15762 H, 15777 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.291e+04um V)
[10/30 10:15:08     54s] (I)       
[10/30 10:15:08     54s] (I)       earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.02% V. EstWL: 8.578608e+04um
[10/30 10:15:08     54s] (I)       ============  Phase 1c Route ============
[10/30 10:15:08     54s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:08     54s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:08     54s] (I)       Usage: 31540 = (15762 H, 15778 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.292e+04um V)
[10/30 10:15:08     54s] (I)       
[10/30 10:15:08     54s] (I)       ============  Phase 1d Route ============
[10/30 10:15:08     54s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:08     54s] (I)       Usage: 31560 = (15762 H, 15798 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.297e+04um V)
[10/30 10:15:08     54s] (I)       
[10/30 10:15:08     54s] (I)       ============  Phase 1e Route ============
[10/30 10:15:08     54s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:08     54s] (I)       Usage: 31560 = (15762 H, 15798 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.297e+04um V)
[10/30 10:15:08     54s] (I)       
[10/30 10:15:08     54s] (I)       ============  Phase 1l Route ============
[10/30 10:15:08     54s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.21% H + 0.02% V. EstWL: 8.584320e+04um
[10/30 10:15:08     54s] [NR-eGR] 
[10/30 10:15:08     54s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:08     54s] (I)       
[10/30 10:15:08     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:08     54s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:15:08     54s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:08     54s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:15:08     54s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:08     54s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:08     54s] [NR-eGR]    met1  (2)        57( 0.15%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[10/30 10:15:08     54s] [NR-eGR]    met2  (3)       103( 0.27%)         3( 0.01%)         0( 0.00%)   ( 0.28%) 
[10/30 10:15:08     54s] [NR-eGR]    met3  (4)        74( 0.21%)        14( 0.04%)         2( 0.01%)   ( 0.25%) 
[10/30 10:15:08     54s] [NR-eGR]    met4  (5)         4( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:08     54s] [NR-eGR]    met5  (6)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:08     54s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:08     54s] [NR-eGR] Total              240( 0.14%)        19( 0.01%)         2( 0.00%)   ( 0.15%) 
[10/30 10:15:08     54s] [NR-eGR] 
[10/30 10:15:08     54s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:15:08     54s] (I)       total 2D Cap : 763168 = (386346 H, 376822 V)
[10/30 10:15:08     54s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 0.02% V
[10/30 10:15:08     54s] [NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.02% V
[10/30 10:15:08     54s] [NR-eGR] End Peak syMemory usage = 1648.9 MB
[10/30 10:15:08     54s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[10/30 10:15:08     54s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:08     54s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:08     54s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:08     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:08     54s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:08     54s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:08     54s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:08     54s] #################################################################################
[10/30 10:15:08     54s] # Design Stage: PreRoute
[10/30 10:15:08     54s] # Design Name: dot_product
[10/30 10:15:08     54s] # Design Mode: 130nm
[10/30 10:15:08     54s] # Analysis Mode: MMMC OCV 
[10/30 10:15:08     54s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:08     54s] # Signoff Settings: SI Off 
[10/30 10:15:08     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1636.4M, InitMEM = 1636.4M)
[10/30 10:15:08     54s] #################################################################################
[10/30 10:15:08     54s] Calculate early delays in OCV mode...
[10/30 10:15:08     54s] Calculate late delays in OCV mode...
[10/30 10:15:08     54s] Start delay calculation (fullDC) (4 T). (MEM=1636.38)
[10/30 10:15:08     54s] End AAE Lib Interpolated Model. (MEM=1660.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:08     54s] Total number of fetched objects 1953
[10/30 10:15:08     54s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:08     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:08     54s] End delay calculation. (MEM=1832.29 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:08     54s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1832.3M) ***
[10/30 10:15:08     54s] End delay calculation (fullDC). (MEM=1832.29 CPU=0:00:00.2 REAL=0:00:00.0)
[10/30 10:15:08     54s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:54.5 mem=1800.3M)
[10/30 10:15:08     54s] cleaningup cpe interface
[10/30 10:15:08     54s] Reported timing to dir ./timingReports
[10/30 10:15:08     54s] **opt_design ... cpu = 0:00:28, real = 0:00:24, mem = 1271.5M, totSessionCpu=0:00:54 **
[10/30 10:15:08     54s] ** Profile ** Start :  cpu=0:00:00.0, mem=1623.0M
[10/30 10:15:08     54s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.029, REAL:0.030, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.029, REAL:0.030, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1623.0M
[10/30 10:15:08     54s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1623.0M
[10/30 10:15:08     54s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1623.0M
[10/30 10:15:08     54s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1702.4M
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:09     54s] 2023/10/30 10:15:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:09     54s] 2023/10/30 10:15:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:10     54s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=1684.5M
[10/30 10:15:10     54s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1684.5M
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] ------------------------------------------------------------
[10/30 10:15:10     54s]      opt_design Final Summary                             
[10/30 10:15:10     54s] ------------------------------------------------------------
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] Setup views included:
[10/30 10:15:10     54s]  ss_100C_1v60.setup_view 
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:10     54s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:10     54s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:10     54s] |           WNS (ns):|  0.111  |  0.111  | 13.446  | 14.166  |
[10/30 10:15:10     54s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:15:10     54s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:15:10     54s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:10     54s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] +----------------+-------------------------------+------------------+
[10/30 10:15:10     54s] |                |              Real             |       Total      |
[10/30 10:15:10     54s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:10     54s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:10     54s] +----------------+------------------+------------+------------------+
[10/30 10:15:10     54s] |   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
[10/30 10:15:10     54s] |   max_tran     |     32 (32)      |   -0.172   |     71 (71)      |
[10/30 10:15:10     54s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:10     54s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:10     54s] +----------------+------------------+------------+------------------+
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] Density: 6.240%
[10/30 10:15:10     54s] Routing Overflow: 0.13% H and 0.02% V
[10/30 10:15:10     54s] ------------------------------------------------------------
[10/30 10:15:10     54s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1684.5M
[10/30 10:15:10     54s] **opt_design ... cpu = 0:00:28, real = 0:00:26, mem = 1277.6M, totSessionCpu=0:00:55 **
[10/30 10:15:10     54s] Deleting Cell Server ...
[10/30 10:15:10     54s] Deleting Lib Analyzer.
[10/30 10:15:10     54s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/30 10:15:10     54s] Type 'man IMPOPT-3195' for more detail.
[10/30 10:15:10     54s] *** Finished opt_design ***
[10/30 10:15:10     54s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:10     54s] UM:                                       0.000 ns          0.111 ns  final
[10/30 10:15:10     54s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.023, REAL:0.024, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.023, REAL:0.024, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.002, MEM:1631.0M
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1631.0M
[10/30 10:15:10     54s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.002, REAL:0.002, MEM:1631.0M
[10/30 10:15:10     54s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:10     54s] UM:         29.57             28          0.000 ns          0.111 ns  opt_design_prects
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:31.6 real=0:00:29.6)
[10/30 10:15:10     54s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[10/30 10:15:10     54s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:04.3 real=0:00:03.8)
[10/30 10:15:10     54s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.4 real=0:00:03.1)
[10/30 10:15:10     54s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.9 real=0:00:03.6)
[10/30 10:15:10     54s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.3 real=0:00:04.2)
[10/30 10:15:10     54s] #optDebug: fT-R <0 2 3 1 0>
[10/30 10:15:10     54s] cleaningup cpe interface
[10/30 10:15:10     54s] Info: pop threads available for lower-level modules during optimization.
[10/30 10:15:10     54s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[10/30 10:15:10     54s] cleaningup cpe interface
[10/30 10:15:10     54s] #optDebug: fT-D <X 1 0 0 0>
[10/30 10:15:10     54s] #optDebug: fT-D <X 1 0 0 0>
[10/30 10:15:10     54s] **place_opt_design ... cpu = 0:00:37, real = 0:00:34, mem = 1573.6M **
[10/30 10:15:10     54s] *** Finished GigaPlace ***
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:15:10     54s] Severity  ID               Count  Summary                                  
[10/30 10:15:10     54s] WARNING   IMPPTN-1250          4  Pin placement has been enabled on metal ...
[10/30 10:15:10     54s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[10/30 10:15:10     54s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[10/30 10:15:10     54s] WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
[10/30 10:15:10     54s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/30 10:15:10     54s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/30 10:15:10     54s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[10/30 10:15:10     54s] *** Message Summary: 25 warning(s), 0 error(s)
[10/30 10:15:10     54s] 
[10/30 10:15:10     54s] @file(par.tcl) 184: puts "write_db pre_clock_tree" 
[10/30 10:15:10     54s] write_db pre_clock_tree
[10/30 10:15:10     54s] @file(par.tcl) 185: write_db pre_clock_tree
[10/30 10:15:10     54s] #% Begin write_db save design ... (date=10/30 10:15:10, mem=1219.3M)
[10/30 10:15:10     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:10     54s] % Begin Save ccopt configuration ... (date=10/30 10:15:10, mem=1219.3M)
[10/30 10:15:10     54s] % End Save ccopt configuration ... (date=10/30 10:15:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1219.6M, current mem=1219.6M)
[10/30 10:15:10     54s] % Begin Save netlist data ... (date=10/30 10:15:10, mem=1219.6M)
[10/30 10:15:10     54s] Writing Binary DB to pre_clock_tree/dot_product.v.bin in multi-threaded mode...
[10/30 10:15:10     54s] % End Save netlist data ... (date=10/30 10:15:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.3M, current mem=1227.3M)
[10/30 10:15:10     54s] Saving symbol-table file in separate thread ...
[10/30 10:15:10     54s] Saving congestion map file in separate thread ...
[10/30 10:15:10     54s] Saving congestion map file pre_clock_tree/dot_product.route.congmap.gz ...
[10/30 10:15:10     54s] % Begin Save AAE data ... (date=10/30 10:15:10, mem=1227.3M)
[10/30 10:15:10     54s] Saving AAE Data ...
[10/30 10:15:10     54s] % End Save AAE data ... (date=10/30 10:15:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.3M, current mem=1227.3M)
[10/30 10:15:10     54s] 2023/10/30 10:15:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:10     54s] 2023/10/30 10:15:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:10     54s] 2023/10/30 10:15:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:10     54s] 2023/10/30 10:15:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:10     54s] % Begin Save clock tree data ... (date=10/30 10:15:10, mem=1227.3M)
[10/30 10:15:10     54s] % End Save clock tree data ... (date=10/30 10:15:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.4M, current mem=1227.4M)
[10/30 10:15:10     54s] Saving preference file pre_clock_tree/gui.pref.tcl ...
[10/30 10:15:10     55s] Saving mode setting ...
[10/30 10:15:10     55s] Saving root attributes to be loaded post write_db ...
[10/30 10:15:10     55s] Saving global file ...
[10/30 10:15:10     55s] Saving root attributes to be loaded previous write_db ...
[10/30 10:15:10     55s] 2023/10/30 10:15:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:10     55s] 2023/10/30 10:15:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:10     55s] Saving Drc markers ...
[10/30 10:15:10     55s] ... No Drc file written since there is no markers found.
[10/30 10:15:10     55s] % Begin Save routing data ... (date=10/30 10:15:10, mem=1228.5M)
[10/30 10:15:10     55s] Saving route file ...
[10/30 10:15:10     55s] 2023/10/30 10:15:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:10     55s] 2023/10/30 10:15:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:11     55s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1616.6M) ***
[10/30 10:15:11     55s] % End Save routing data ... (date=10/30 10:15:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1229.3M, current mem=1229.3M)
[10/30 10:15:11     55s] Saving floorplan file in separate thread ...
[10/30 10:15:11     55s] Saving PG Conn file in separate thread ...
[10/30 10:15:11     55s] Saving placement file in separate thread ...
[10/30 10:15:11     55s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:15:11     55s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1624.6M) ***
[10/30 10:15:11     55s] 2023/10/30 10:15:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:11     55s] 2023/10/30 10:15:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:11     55s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:11     55s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:11     55s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:11     55s] Saving property file pre_clock_tree/dot_product.prop
[10/30 10:15:11     55s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1632.6M) ***
[10/30 10:15:11     55s] % Begin Save power constraints data ... (date=10/30 10:15:11, mem=1230.7M)
[10/30 10:15:11     55s] % End Save power constraints data ... (date=10/30 10:15:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1230.7M, current mem=1230.7M)
[10/30 10:15:11     55s] Saving rc congestion map pre_clock_tree/dot_product.congmap.gz ...
[10/30 10:15:11     55s] 2023/10/30 10:15:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:11     55s] 2023/10/30 10:15:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:11     55s] Saving CPF database ...
[10/30 10:15:11     55s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:15:12     55s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:12     55s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:12     55s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:12     55s] Generated self-contained design pre_clock_tree
[10/30 10:15:12     55s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:12     55s] #% End write_db save design ... (date=10/30 10:15:12, total cpu=0:00:00.7, real=0:00:02.0, peak res=1230.7M, current mem=1223.3M)
[10/30 10:15:12     55s] 
[10/30 10:15:12     55s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:15:12     55s] Severity  ID               Count  Summary                                  
[10/30 10:15:12     55s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:15:12     55s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:15:12     55s] 
[10/30 10:15:12     55s] @file(par.tcl) 186: puts "ln -sfn pre_clock_tree latest" 
[10/30 10:15:12     55s] ln -sfn pre_clock_tree latest
[10/30 10:15:12     55s] @file(par.tcl) 187: ln -sfn pre_clock_tree latest
[10/30 10:15:12     55s] @file(par.tcl) 188: puts "create_clock_tree_spec" 
[10/30 10:15:12     55s] create_clock_tree_spec
[10/30 10:15:12     55s] @file(par.tcl) 189: create_clock_tree_spec
[10/30 10:15:12     55s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:12     55s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[10/30 10:15:12     55s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/30 10:15:12     55s] Summary for sequential cells identification: 
[10/30 10:15:12     55s]   Identified SBFF number: 45
[10/30 10:15:12     55s]   Identified MBFF number: 0
[10/30 10:15:12     55s]   Identified SB Latch number: 0
[10/30 10:15:12     55s]   Identified MB Latch number: 0
[10/30 10:15:12     55s]   Not identified SBFF number: 0
[10/30 10:15:12     55s]   Not identified MBFF number: 0
[10/30 10:15:12     55s]   Not identified SB Latch number: 0
[10/30 10:15:12     55s]   Not identified MB Latch number: 0
[10/30 10:15:12     55s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:12     55s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:12     55s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:12     55s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:12     55s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:12     55s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:12     55s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:12     55s]  Setting StdDelay to 66.90
[10/30 10:15:12     55s] Creating Cell Server, finished. 
[10/30 10:15:12     55s] 
[10/30 10:15:12     55s] Reset timing graph...
[10/30 10:15:12     55s] Ignoring AAE DB Resetting ...
[10/30 10:15:12     55s] Reset timing graph done.
[10/30 10:15:12     55s] Ignoring AAE DB Resetting ...
[10/30 10:15:12     55s] Analyzing clock structure...
[10/30 10:15:12     55s] Analyzing clock structure done.
[10/30 10:15:12     55s] Reset timing graph...
[10/30 10:15:12     55s] Ignoring AAE DB Resetting ...
[10/30 10:15:12     55s] Reset timing graph done.
[10/30 10:15:12     55s] Extracting original clock gating for clk...
[10/30 10:15:12     55s]   clock_tree clk contains 81 sinks and 5 clock gates.
[10/30 10:15:12     55s]   Extraction for clk complete.
[10/30 10:15:12     55s] Extracting original clock gating for clk done.
[10/30 10:15:12     55s] The skew group clk/my_constraint_mode was created. It contains 81 sinks and 1 sources.
[10/30 10:15:12     55s] Checking clock tree convergence...
[10/30 10:15:12     55s] Checking clock tree convergence done.
[10/30 10:15:12     55s] @file(par.tcl) 190: puts "ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts" 
[10/30 10:15:12     55s] ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[10/30 10:15:12     55s] @file(par.tcl) 191: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[10/30 10:15:12     55s] #% Begin ccopt_design (date=10/30 10:15:12, mem=1203.7M)
[10/30 10:15:12     55s] Runtime...
[10/30 10:15:12     55s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/30 10:15:12     55s] Preferred extra space for top nets is 0
[10/30 10:15:12     55s] Preferred extra space for trunk nets is 1
[10/30 10:15:12     55s] Preferred extra space for leaf nets is 1
[10/30 10:15:12     55s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[10/30 10:15:12     55s] Set place::cacheFPlanSiteMark to 1
[10/30 10:15:12     55s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[10/30 10:15:12     55s] Using CCOpt effort standard.
[10/30 10:15:12     55s] CCOpt::Phase::Initialization...
[10/30 10:15:12     55s] Check Prerequisites...
[10/30 10:15:12     55s] Leaving CCOpt scope - CheckPlace...
[10/30 10:15:12     55s] OPERPROF: Starting checkPlace at level 1, MEM:1594.4M
[10/30 10:15:12     55s] #spOpts: N=130 cut2cut 
[10/30 10:15:12     55s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1594.4M
[10/30 10:15:12     55s] Core basic site is unithd
[10/30 10:15:12     55s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1594.4M
[10/30 10:15:12     55s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:12     55s] SiteArray: use 1,147,520 bytes
[10/30 10:15:12     55s] SiteArray: current memory after site array memory allocatiion 1594.4M
[10/30 10:15:12     55s] SiteArray: FP blocked sites are writable
[10/30 10:15:12     55s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.001, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.003, REAL:0.006, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.004, REAL:0.008, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.004, REAL:0.008, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.001, REAL:0.002, MEM:1594.4M
[10/30 10:15:12     55s] 
[10/30 10:15:12     55s] Begin checking placement ... (start mem=1594.4M, init mem=1594.4M)
[10/30 10:15:12     55s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.009, REAL:0.010, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.003, REAL:0.003, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.003, REAL:0.003, MEM:1594.4M
[10/30 10:15:12     55s] *info: Placed = 9354           (Fixed = 7775)
[10/30 10:15:12     55s] *info: Unplaced = 0           
[10/30 10:15:12     55s] Placement Density:6.24%(16897/270776)
[10/30 10:15:12     55s] Placement Density (including fixed std cells):9.49%(26624/280503)
[10/30 10:15:12     55s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] PowerDomain Density <AO>:0.03%(94/270776)
[10/30 10:15:12     55s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.002, REAL:0.002, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF: Finished checkPlace at level 1, CPU:0.031, REAL:0.038, MEM:1594.4M
[10/30 10:15:12     55s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1594.4M)
[10/30 10:15:12     55s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:12     55s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:12     55s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[10/30 10:15:12     55s] Validating CTS configuration...
[10/30 10:15:12     55s] CCOpt power management detected and enabled.
[10/30 10:15:12     55s] Checking module port directions...
[10/30 10:15:12     55s] Leaving CCOpt scope...
[10/30 10:15:12     55s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:12     55s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:12     55s] UM:                                                                   Leaving CCOpt scope
[10/30 10:15:12     55s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:12     55s] Non-default CCOpt properties:
[10/30 10:15:12     55s] preferred_extra_space is set for at least one key
[10/30 10:15:12     55s] primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[10/30 10:15:12     55s] route_type is set for at least one key
[10/30 10:15:12     55s] target_skew is set for at least one key
Using cell based legalization.
[10/30 10:15:12     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1594.4M
[10/30 10:15:12     55s] #spOpts: N=130 cut2cut 
[10/30 10:15:12     55s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1594.4M
[10/30 10:15:12     55s] Core basic site is unithd
[10/30 10:15:12     55s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1594.4M
[10/30 10:15:12     55s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:12     55s] SiteArray: use 1,147,520 bytes
[10/30 10:15:12     55s] SiteArray: current memory after site array memory allocatiion 1594.4M
[10/30 10:15:12     55s] SiteArray: FP blocked sites are writable
[10/30 10:15:12     55s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.004, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1594.4M
[10/30 10:15:12     55s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:12     55s] Mark StBox On SiteArr starts
[10/30 10:15:12     55s] Mark StBox On SiteArr ends
[10/30 10:15:12     55s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.005, REAL:0.002, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.005, REAL:0.002, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.029, REAL:0.029, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Starting CMU at level 4, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.041, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.041, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1594.4M
[10/30 10:15:12     55s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1594.4M
[10/30 10:15:12     55s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1594.4MB).
[10/30 10:15:12     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.048, MEM:1594.4M
[10/30 10:15:12     55s] (I)       Load db... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Read data from FE... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Read nodes and places... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Number of ignored instance 0
[10/30 10:15:12     55s] (I)       numMoveCells=1579, numMacros=2  numPads=110  numMultiRowHeightInsts=0
[10/30 10:15:12     55s] (I)       Done Read nodes and places (cpu=0.005s, mem=1594.4M)
[10/30 10:15:12     55s] (I)       Read rows... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Done Read rows (cpu=0.000s, mem=1594.4M)
[10/30 10:15:12     55s] (I)       Read module constraints... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Done Read module constraints (cpu=0.000s, mem=1594.4M)
[10/30 10:15:12     55s] (I)       Done Read data from FE (cpu=0.005s, mem=1594.4M)
[10/30 10:15:12     55s] (I)       Done Load db (cpu=0.005s, mem=1594.4M)
[10/30 10:15:12     55s] (I)       Constructing placeable region... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Constructing bin map
[10/30 10:15:12     55s] (I)       Initialize bin information with width=27200 height=27200
[10/30 10:15:12     55s] (I)       Done constructing bin map
[10/30 10:15:12     55s] (I)       Removing 90 blocked bin with high fixed inst density
[10/30 10:15:12     55s] (I)       Compute region effective width... (mem=1594.4M)
[10/30 10:15:12     55s] (I)       Done Compute region effective width (cpu=0.000s, mem=1594.4M)
[10/30 10:15:12     55s] (I)       Done Constructing placeable region (cpu=0.002s, mem=1594.4M)
[10/30 10:15:12     55s] Route type trimming info:
[10/30 10:15:12     55s]   No route type modifications were made.
[10/30 10:15:12     55s] Accumulated time to calculate placeable region: 3e-06
[10/30 10:15:12     55s] Accumulated time to calculate placeable region: 5e-06
[10/30 10:15:12     55s] Accumulated time to calculate placeable region: 6e-06
[10/30 10:15:12     55s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[10/30 10:15:12     55s] (I)       Initializing Steiner engine. 
[10/30 10:15:12     55s] Rebuilding timing graph...
[10/30 10:15:12     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1609.7M, InitMEM = 1609.7M)
[10/30 10:15:12     55s] Rebuilding timing graph done.
[10/30 10:15:12     55s] End AAE Lib Interpolated Model. (MEM=1609.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:13     55s] Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/30 10:15:13     55s] Original list had 3 cells:
[10/30 10:15:13     55s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:15:13     55s] Library trimming was not able to trim any cells:
[10/30 10:15:13     55s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:15:13     55s] Clock tree balancer configuration for clock_tree clk:
[10/30 10:15:13     55s] Non-default CCOpt properties:
[10/30 10:15:13     55s]   route_type (leaf): default_route_type_leaf (default: default)
[10/30 10:15:13     55s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/30 10:15:13     55s]   route_type (top): default_route_type_nonleaf (default: default)
[10/30 10:15:13     55s] For power domain AO:
[10/30 10:15:13     55s]   Buffers:     
[10/30 10:15:13     55s]   Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:15:13     55s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:15:13     55s]   Unblocked area available for placement of any clock cells in power_domain AO: 271411.555um^2
[10/30 10:15:13     55s] Top Routing info:
[10/30 10:15:13     55s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:15:13     55s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:15:13     55s] Trunk Routing info:
[10/30 10:15:13     55s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:15:13     55s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:15:13     55s] Leaf Routing info:
[10/30 10:15:13     55s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:15:13     55s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:15:13     55s] For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[10/30 10:15:13     55s]   Slew time target (leaf):    0.223ns
[10/30 10:15:13     55s]   Slew time target (trunk):   0.223ns
[10/30 10:15:13     55s]   Slew time target (top):     0.223ns (Note: no nets are considered top nets in this clock tree)
[10/30 10:15:13     55s]   Buffer unit delay: 0.262ns
[10/30 10:15:13     55s]   Buffer max distance: 844.616um
[10/30 10:15:13     55s] Fastest wire driving cells and distances:
[10/30 10:15:13     55s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=844.616um, saturatedSlew=0.203ns, speed=3110.352um per ns, cellArea=35.553um^2 per 1000um}
[10/30 10:15:13     55s]   Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.906um, saturatedSlew=0.203ns, speed=444.338um per ns, cellArea=109.378um^2 per 1000um}
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] Logic Sizing Table:
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] ----------------------------------------------------------
[10/30 10:15:13     55s] Cell    Instance count    Source    Eligible library cells
[10/30 10:15:13     55s] ----------------------------------------------------------
[10/30 10:15:13     55s]   (empty table)
[10/30 10:15:13     55s] ----------------------------------------------------------
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     55s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     55s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     55s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     55s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[10/30 10:15:13     55s]   Sources:                     pin clk
[10/30 10:15:13     55s]   Total number of sinks:       81
[10/30 10:15:13     55s]   Delay constrained sinks:     81
[10/30 10:15:13     55s]   Non-leaf sinks:              0
[10/30 10:15:13     55s]   Ignore pins:                 0
[10/30 10:15:13     55s]  Timing corner ss_100C_1v60.setup_delay:setup.late:
[10/30 10:15:13     55s]   Skew target:                 0.262ns
[10/30 10:15:13     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:15:13     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:15:13     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:15:13     55s] Primary reporting skew group is skew_group clk/my_constraint_mode with 81 clock sinks.
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] Via Selection for Estimated Routes (rule default):
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] -----------------------------------------------------------------
[10/30 10:15:13     55s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[10/30 10:15:13     55s] Range                     (Ohm)    (fF)     (fs)     Only
[10/30 10:15:13     55s] -----------------------------------------------------------------
[10/30 10:15:13     55s] li1-met1     L1M1_PR      4.000    0.000    0.000    false
[10/30 10:15:13     55s] met1-met2    M1M2_PR_M    4.000    0.000    0.000    false
[10/30 10:15:13     55s] met2-met3    M2M3_PR_R    4.000    0.000    0.000    false
[10/30 10:15:13     55s] met3-met4    M3M4_PR      4.000    0.000    0.000    false
[10/30 10:15:13     55s] met4-met5    M4M5_PR      4.000    0.000    0.000    false
[10/30 10:15:13     55s] -----------------------------------------------------------------
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] No ideal or dont_touch nets found in the clock tree
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] Filtering reasons for cell type: buffer
[10/30 10:15:13     55s] =======================================
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     55s] Clock trees    Power domain    Reason                         Library cells
[10/30 10:15:13     55s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     55s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[10/30 10:15:13     55s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] Filtering reasons for cell type: inverter
[10/30 10:15:13     55s] =========================================
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     55s] Clock trees    Power domain    Reason                         Library cells
[10/30 10:15:13     55s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     55s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[10/30 10:15:13     55s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[10/30 10:15:13     55s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[10/30 10:15:13     55s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] 
[10/30 10:15:13     55s] Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Validating CTS configuration
[10/30 10:15:13     56s] CCOpt configuration status: all checks passed.
[10/30 10:15:13     56s] External - Set all clocks to propagated mode...
[10/30 10:15:13     56s] Innovus will update I/O latencies
[10/30 10:15:13     56s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:13     56s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Check Prerequisites
[10/30 10:15:13     56s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:          1.22              3                                      CCOpt::Phase::Initialization
[10/30 10:15:13     56s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1639.9M
[10/30 10:15:13     56s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1639.9M
[10/30 10:15:13     56s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1639.9M
[10/30 10:15:13     56s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1639.9M
[10/30 10:15:13     56s] Executing ccopt post-processing.
[10/30 10:15:13     56s] Synthesizing clock trees with CCOpt...
[10/30 10:15:13     56s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:13     56s] CCOpt::Phase::PreparingToBalance...
[10/30 10:15:13     56s] Leaving CCOpt scope - Initializing power interface...
[10/30 10:15:13     56s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Positive (advancing) pin insertion delays
[10/30 10:15:13     56s] =========================================
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Found 0 advances (0.000% of 81 clock tree sinks)
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Negative (delaying) pin insertion delays
[10/30 10:15:13     56s] ========================================
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Found 0 delays (0.000% of 81 clock tree sinks)
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/30 10:15:13     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.1 mem=1639.9M
[10/30 10:15:13     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.1 mem=1639.9M
[10/30 10:15:13     56s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:13     56s] (I)       Reading DB...
[10/30 10:15:13     56s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:13     56s] (I)       Read data from FE... (mem=1639.9M)
[10/30 10:15:13     56s] (I)       Read nodes and places... (mem=1639.9M)
[10/30 10:15:13     56s] (I)       Done Read nodes and places (cpu=0.003s, mem=1639.9M)
[10/30 10:15:13     56s] (I)       Read nets... (mem=1639.9M)
[10/30 10:15:13     56s] (I)       Done Read nets (cpu=0.002s, mem=1639.9M)
[10/30 10:15:13     56s] (I)       Done Read data from FE (cpu=0.005s, mem=1639.9M)
[10/30 10:15:13     56s] (I)       before initializing RouteDB syMemory usage = 1639.9 MB
[10/30 10:15:13     56s] (I)       congestionReportName   : 
[10/30 10:15:13     56s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:13     56s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:13     56s] (I)       doTrackAssignment      : 1
[10/30 10:15:13     56s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:13     56s] (I)       numThreads             : 4
[10/30 10:15:13     56s] (I)       bufferingAwareRouting  : false
[10/30 10:15:13     56s] (I)       honorPin               : false
[10/30 10:15:13     56s] (I)       honorPinGuide          : true
[10/30 10:15:13     56s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:13     56s] (I)       honorPartition         : false
[10/30 10:15:13     56s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:13     56s] (I)       allowPartitionCrossover: false
[10/30 10:15:13     56s] (I)       honorSingleEntry       : true
[10/30 10:15:13     56s] (I)       honorSingleEntryStrong : true
[10/30 10:15:13     56s] (I)       handleViaSpacingRule   : false
[10/30 10:15:13     56s] (I)       handleEolSpacingRule   : false
[10/30 10:15:13     56s] (I)       PDConstraint           : none
[10/30 10:15:13     56s] (I)       expBetterNDRHandling   : false
[10/30 10:15:13     56s] (I)       routingEffortLevel     : 3
[10/30 10:15:13     56s] (I)       [10/30 10:15:13     56s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/30 10:15:13     56s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:13     56s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:13     56s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:13     56s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:13     56s] (I)       numRowsPerGCell        : 1
[10/30 10:15:13     56s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:13     56s] (I)       multiThreadingTA       : 1
[10/30 10:15:13     56s] (I)       optimizationMode       : false
[10/30 10:15:13     56s] (I)       routeSecondPG          : false
[10/30 10:15:13     56s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:13     56s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:13     56s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:13     56s] (I)       scenicBound            : 1.15
[10/30 10:15:13     56s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:13     56s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:13     56s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:13     56s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:13     56s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:13     56s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:13     56s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:13     56s] (I)       localRouteEffort       : 1.00
[10/30 10:15:13     56s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:13     56s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:13     56s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:13     56s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:13     56s] (I)       routeVias              : 
[10/30 10:15:13     56s] (I)       readTROption           : true
[10/30 10:15:13     56s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:13     56s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:13     56s] (I)       [10/30 10:15:13     56s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[10/30 10:15:13     56s] (I)       extraDemandForClocks   : 0
[10/30 10:15:13     56s] (I)       steinerRemoveLayers    : false
[10/30 10:15:13     56s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:13     56s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:13     56s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:13     56s] (I)       spanningTreeRefinement : false
[10/30 10:15:13     56s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:13     56s] (I)       starting read tracks
[10/30 10:15:13     56s] (I)       build grid graph
[10/30 10:15:13     56s] (I)       build grid graph start
[10/30 10:15:13     56s] (I)       build grid graph end
[10/30 10:15:13     56s] [NR-eGR] li1 has no routable track
[10/30 10:15:13     56s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:13     56s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:13     56s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:13     56s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:13     56s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:13     56s] (I)       merge level 0
[10/30 10:15:13     56s] (I)       numViaLayers=6
[10/30 10:15:13     56s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:13     56s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:13     56s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:13     56s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:13     56s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:13     56s] (I)       end build via table
[10/30 10:15:13     56s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] [NR-eGR] numRoutingBlks=0 numInstBlks=20437 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:13     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:15:13     56s] (I)       readDataFromPlaceDB
[10/30 10:15:13     56s] (I)       Read net information..
[10/30 10:15:13     56s] (I)       [10/30 10:15:13     56s] [NR-eGR] Read numTotalNets=1938  numIgnoredNets=0
Read testcase time = 0.000 seconds
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] (I)       read default dcut vias
[10/30 10:15:13     56s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:13     56s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:13     56s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:13     56s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:13     56s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:13     56s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:13     56s] (I)       build grid graph start
[10/30 10:15:13     56s] (I)       build grid graph end
[10/30 10:15:13     56s] (I)       Model blockage into capacity
[10/30 10:15:13     56s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:13     56s] (I)       Modeling time = 0.004 seconds
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] (I)       Number of ignored nets = 0
[10/30 10:15:13     56s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Number of clock nets = 6.  Ignored: No
[10/30 10:15:13     56s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:13     56s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:13     56s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1639.9 MB
[10/30 10:15:13     56s] (I)       Ndr track 0 does not exist
[10/30 10:15:13     56s] (I)       Layer1  viaCost=200.00
[10/30 10:15:13     56s] (I)       Layer2  viaCost=200.00
[10/30 10:15:13     56s] (I)       Layer3  viaCost=300.00
[10/30 10:15:13     56s] (I)       Layer4  viaCost=200.00
[10/30 10:15:13     56s] (I)       Layer5  viaCost=200.00
[10/30 10:15:13     56s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[10/30 10:15:13     56s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:13     56s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:13     56s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:13     56s] (I)       Site width          :   460  (dbu)
[10/30 10:15:13     56s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:13     56s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:13     56s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:13     56s] (I)       Grid                :   221   221     6
[10/30 10:15:13     56s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:13     56s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:13     56s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:13     56s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:13     56s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:13     56s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:13     56s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:13     56s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:13     56s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:13     56s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:13     56s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:13     56s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:13     56s] (I)       --------------------------------------------------------
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:13     56s] (I)       [10/30 10:15:13     56s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:13     56s] [NR-eGR] Rule id: 0Pitch:  L1=340  L2=340  L3=460  Nets: 1938 
  L4=610  L5=690  L6=3660
[10/30 10:15:13     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:13     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:13     56s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:13     56s] [NR-eGR] ========================================
[10/30 10:15:13     56s] [NR-eGR] 
[10/30 10:15:13     56s] (I)       blocked tracks on layer2 : = 163374 / 390065 (41.88%)
[10/30 10:15:13     56s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:13     56s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:13     56s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:13     56s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:13     56s] (I)       After initializing earlyGlobalRoute syMemory usage = 1639.9 MB
[10/30 10:15:13     56s] (I)       Loading and dumping file time : 0.01 seconds
[10/30 10:15:13     56s] (I)       ============= Initialization =============
[10/30 10:15:13     56s] (I)       totalPins=5965  totalGlobalPin=5953 (99.80%)
[10/30 10:15:13     56s] (I)       total 2D Cap : 762267 = (385578 H, 376689 V)
[10/30 10:15:13     56s] (I)       [10/30 10:15:13     56s] [NR-eGR] Layer group 1: route 1938 net(s) in layer range [2, 6]
============  Phase 1a Route ============
[10/30 10:15:13     56s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:13     56s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:13     56s] (I)       Usage: 31474 = (15743 H, 15731 V) = (4.08% H, 4.18% V) = (4.282e+04um H, 4.279e+04um V)
[10/30 10:15:13     56s] (I)       
[10/30 10:15:13     56s] (I)       ============  Phase 1b Route ============
[10/30 10:15:13     56s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:13     56s] (I)       Usage: 31539 = (15762 H, 15777 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.291e+04um V)
[10/30 10:15:13     56s] (I)       
[10/30 10:15:13     56s] (I)       earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.02% V. EstWL: 8.578608e+04um
[10/30 10:15:13     56s] (I)       ============  Phase 1c Route ============
[10/30 10:15:13     56s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:13     56s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:13     56s] (I)       Usage: 31540 = (15762 H, 15778 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.292e+04um V)
[10/30 10:15:13     56s] (I)       
[10/30 10:15:13     56s] (I)       ============  Phase 1d Route ============
[10/30 10:15:13     56s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:13     56s] (I)       Usage: 31560 = (15762 H, 15798 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.297e+04um V)
[10/30 10:15:13     56s] (I)       
[10/30 10:15:13     56s] (I)       ============  Phase 1e Route ============
[10/30 10:15:13     56s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:13     56s] (I)       Usage: 31560 = (15762 H, 15798 V) = (4.09% H, 4.19% V) = (4.287e+04um H, 4.297e+04um V)
[10/30 10:15:13     56s] (I)       
[10/30 10:15:13     56s] (I)       ============  Phase 1l Route ============
[10/30 10:15:13     56s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.21% H + 0.02% V. EstWL: 8.584320e+04um
[10/30 10:15:13     56s] [NR-eGR] 
[10/30 10:15:13     56s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:13     56s] (I)       
[10/30 10:15:13     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:13     56s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:15:13     56s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:13     56s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:15:13     56s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:13     56s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:13     56s] [NR-eGR]    met1  (2)        57( 0.15%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[10/30 10:15:13     56s] [NR-eGR]    met2  (3)       103( 0.27%)         3( 0.01%)         0( 0.00%)   ( 0.28%) 
[10/30 10:15:13     56s] [NR-eGR]    met3  (4)        74( 0.21%)        14( 0.04%)         2( 0.01%)   ( 0.25%) 
[10/30 10:15:13     56s] [NR-eGR]    met4  (5)         4( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:13     56s] [NR-eGR]    met5  (6)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:13     56s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:13     56s] [NR-eGR] Total              240( 0.14%)        19( 0.01%)         2( 0.00%)   ( 0.15%) 
[10/30 10:15:13     56s] [NR-eGR] 
[10/30 10:15:13     56s] (I)       Total Global Routing Runtime: 0.02 seconds
[10/30 10:15:13     56s] (I)       total 2D Cap : 763168 = (386346 H, 376822 V)
[10/30 10:15:13     56s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 0.02% V
[10/30 10:15:13     56s] [NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.02% V
[10/30 10:15:13     56s] (I)       ============= track Assignment ============
[10/30 10:15:13     56s] (I)       extract Global 3D Wires
[10/30 10:15:13     56s] (I)       Extract Global WL : time=0.00
[10/30 10:15:13     56s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:15:13     56s] (I)       Initialization real time=0.00 seconds
[10/30 10:15:13     56s] (I)       Run Multi-thread track assignment
[10/30 10:15:13     56s] (I)       Kernel real time=0.01 seconds
[10/30 10:15:13     56s] (I)       End Greedy Track Assignment
[10/30 10:15:13     56s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:13     56s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5340
[10/30 10:15:13     56s] [NR-eGR]   met1  (2H) length: 3.188568e+04um, number of vias: 8782
[10/30 10:15:13     56s] [NR-eGR]   met2  (3V) length: 3.640573e+04um, number of vias: 706
[10/30 10:15:13     56s] [NR-eGR]   met3  (4H) length: 1.183092e+04um, number of vias: 438
[10/30 10:15:13     56s] [NR-eGR]   met4  (5V) length: 7.403525e+03um, number of vias: 20
[10/30 10:15:13     56s] [NR-eGR]   met5  (6H) length: 3.477600e+02um, number of vias: 0
[10/30 10:15:13     56s] [NR-eGR] Total length: 8.787361e+04um, number of vias: 15286
[10/30 10:15:13     56s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:13     56s] [NR-eGR] Total eGR-routed clock nets wire length: 1.878945e+03um 
[10/30 10:15:13     56s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:13     56s] [NR-eGR] End Peak syMemory usage = 1647.9 MB
[10/30 10:15:13     56s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[10/30 10:15:13     56s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
Legalization setup...
Using cell based legalization.
[10/30 10:15:13     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1647.9M
[10/30 10:15:13     56s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:13     56s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1647.9M
[10/30 10:15:13     56s] Core basic site is unithd
[10/30 10:15:13     56s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1647.9M
[10/30 10:15:13     56s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:13     56s] SiteArray: use 1,147,520 bytes
[10/30 10:15:13     56s] SiteArray: current memory after site array memory allocatiion 1647.9M
[10/30 10:15:13     56s] SiteArray: FP blocked sites are writable
[10/30 10:15:13     56s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.001, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.004, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1647.9M
[10/30 10:15:13     56s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:13     56s] Mark StBox On SiteArr starts
[10/30 10:15:13     56s] Mark StBox On SiteArr ends
[10/30 10:15:13     56s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.005, REAL:0.002, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.005, REAL:0.002, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.028, REAL:0.030, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Starting CMU at level 4, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.039, REAL:0.041, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.039, REAL:0.041, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1647.9M
[10/30 10:15:13     56s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1647.9M
[10/30 10:15:13     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1647.9MB).
[10/30 10:15:13     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.049, MEM:1647.9M
[10/30 10:15:13     56s] (I)       Load db... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Read data from FE... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Read nodes and places... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Number of ignored instance 0
[10/30 10:15:13     56s] (I)       numMoveCells=1579, numMacros=2  numPads=110  numMultiRowHeightInsts=0
[10/30 10:15:13     56s] (I)       Done Read nodes and places (cpu=0.004s, mem=1647.9M)
[10/30 10:15:13     56s] (I)       Read rows... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Done Read rows (cpu=0.000s, mem=1647.9M)
[10/30 10:15:13     56s] (I)       Read module constraints... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Done Read module constraints (cpu=0.000s, mem=1647.9M)
[10/30 10:15:13     56s] (I)       Done Read data from FE (cpu=0.005s, mem=1647.9M)
[10/30 10:15:13     56s] (I)       Done Load db (cpu=0.005s, mem=1647.9M)
[10/30 10:15:13     56s] (I)       Constructing placeable region... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Constructing bin map
[10/30 10:15:13     56s] (I)       Initialize bin information with width=27200 height=27200
[10/30 10:15:13     56s] (I)       Done constructing bin map
[10/30 10:15:13     56s] (I)       Removing 90 blocked bin with high fixed inst density
[10/30 10:15:13     56s] (I)       Compute region effective width... (mem=1647.9M)
[10/30 10:15:13     56s] (I)       Done Compute region effective width (cpu=0.000s, mem=1647.9M)
[10/30 10:15:13     56s] (I)       Done Constructing placeable region (cpu=0.002s, mem=1647.9M)
[10/30 10:15:13     56s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Legalization setup
[10/30 10:15:13     56s] Validating CTS configuration...
[10/30 10:15:13     56s] Checking module port directions...
[10/30 10:15:13     56s] Leaving CCOpt scope...
[10/30 10:15:13     56s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Leaving CCOpt scope
[10/30 10:15:13     56s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:13     56s] Non-default CCOpt properties:
[10/30 10:15:13     56s] cts_merge_clock_gates is set for at least one key
[10/30 10:15:13     56s] cts_merge_clock_logic is set for at least one key
[10/30 10:15:13     56s] preferred_extra_space is set for at least one key
[10/30 10:15:13     56s] primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[10/30 10:15:13     56s] route_type is set for at least one key
[10/30 10:15:13     56s] target_skew is set for at least one key
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 1e-05
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 1.1e-05
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 1.2e-05
[10/30 10:15:13     56s] Route type trimming info:
[10/30 10:15:13     56s]   No route type modifications were made.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[10/30 10:15:13     56s] (I)       Initializing Steiner engine. 
[10/30 10:15:13     56s] Updating RC grid for preRoute extraction ...
[10/30 10:15:13     56s] Initializing multi-corner resistance tables ...
[10/30 10:15:13     56s] Rebuilding timing graph...
[10/30 10:15:13     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 1647.9M, InitMEM = 1647.9M)
[10/30 10:15:13     56s] Rebuilding timing graph done.
[10/30 10:15:13     56s] End AAE Lib Interpolated Model. (MEM=1647.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:13     56s] Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/30 10:15:13     56s] Original list had 3 cells:
[10/30 10:15:13     56s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:15:13     56s] Library trimming was not able to trim any cells:
[10/30 10:15:13     56s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:15:13     56s] Clock tree balancer configuration for clock_tree clk:
[10/30 10:15:13     56s] Non-default CCOpt properties:
[10/30 10:15:13     56s]   cts_merge_clock_gates: true (default: false)
[10/30 10:15:13     56s]   cts_merge_clock_logic: true (default: false)
[10/30 10:15:13     56s]   route_type (leaf): default_route_type_leaf (default: default)
[10/30 10:15:13     56s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/30 10:15:13     56s]   route_type (top): default_route_type_nonleaf (default: default)
[10/30 10:15:13     56s] For power domain AO:
[10/30 10:15:13     56s]   Buffers:     
[10/30 10:15:13     56s]   Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:15:13     56s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:15:13     56s]   Unblocked area available for placement of any clock cells in power_domain AO: 271411.555um^2
[10/30 10:15:13     56s] Top Routing info:
[10/30 10:15:13     56s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:15:13     56s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:15:13     56s] Trunk Routing info:
[10/30 10:15:13     56s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:15:13     56s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:15:13     56s] Leaf Routing info:
[10/30 10:15:13     56s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:15:13     56s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:15:13     56s] For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[10/30 10:15:13     56s]   Slew time target (leaf):    0.223ns
[10/30 10:15:13     56s]   Slew time target (trunk):   0.223ns
[10/30 10:15:13     56s]   Slew time target (top):     0.223ns (Note: no nets are considered top nets in this clock tree)
[10/30 10:15:13     56s]   Buffer unit delay: 0.262ns
[10/30 10:15:13     56s]   Buffer max distance: 844.616um
[10/30 10:15:13     56s] Fastest wire driving cells and distances:
[10/30 10:15:13     56s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=844.616um, saturatedSlew=0.203ns, speed=3110.352um per ns, cellArea=35.553um^2 per 1000um}
[10/30 10:15:13     56s]   Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.906um, saturatedSlew=0.203ns, speed=444.338um per ns, cellArea=109.378um^2 per 1000um}
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Logic Sizing Table:
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] ----------------------------------------------------------
[10/30 10:15:13     56s] Cell    Instance count    Source    Eligible library cells
[10/30 10:15:13     56s] ----------------------------------------------------------
[10/30 10:15:13     56s]   (empty table)
[10/30 10:15:13     56s] ----------------------------------------------------------
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Filtering reasons for cell type: buffer
[10/30 10:15:13     56s] =======================================
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     56s] Clock trees    Power domain    Reason                         Library cells
[10/30 10:15:13     56s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     56s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[10/30 10:15:13     56s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Filtering reasons for cell type: inverter
[10/30 10:15:13     56s] =========================================
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     56s] Clock trees    Power domain    Reason                         Library cells
[10/30 10:15:13     56s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     56s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[10/30 10:15:13     56s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[10/30 10:15:13     56s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[10/30 10:15:13     56s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[10/30 10:15:13     56s]   Sources:                     pin clk
[10/30 10:15:13     56s]   Total number of sinks:       81
[10/30 10:15:13     56s]   Delay constrained sinks:     81
[10/30 10:15:13     56s]   Non-leaf sinks:              0
[10/30 10:15:13     56s]   Ignore pins:                 0
[10/30 10:15:13     56s]  Timing corner ss_100C_1v60.setup_delay:setup.late:
[10/30 10:15:13     56s]   Skew target:                 0.262ns
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:15:13     56s] Primary reporting skew group is skew_group clk/my_constraint_mode with 81 clock sinks.
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Via Selection for Estimated Routes (rule default):
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] -----------------------------------------------------------------
[10/30 10:15:13     56s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[10/30 10:15:13     56s] Range                     (Ohm)    (fF)     (fs)     Only
[10/30 10:15:13     56s] -----------------------------------------------------------------
[10/30 10:15:13     56s] li1-met1     L1M1_PR      4.000    0.000    0.000    false
[10/30 10:15:13     56s] met1-met2    M1M2_PR_M    4.000    0.000    0.000    false
[10/30 10:15:13     56s] met2-met3    M2M3_PR_R    4.000    0.000    0.000    false
[10/30 10:15:13     56s] met3-met4    M3M4_PR      4.000    0.000    0.000    false
[10/30 10:15:13     56s] met4-met5    M4M5_PR      4.000    0.000    0.000    false
[10/30 10:15:13     56s] -----------------------------------------------------------------
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] No ideal or dont_touch nets found in the clock tree
[10/30 10:15:13     56s] Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Validating CTS configuration
[10/30 10:15:13     56s] CCOpt configuration status: all checks passed.
[10/30 10:15:13     56s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[10/30 10:15:13     56s] No exclusion drivers are needed.
[10/30 10:15:13     56s] Antenna diode management...
[10/30 10:15:13     56s]   Found 0 antenna diodes in the clock trees.
[10/30 10:15:13     56s]   
[10/30 10:15:13     56s] Antenna diode management done.
[10/30 10:15:13     56s] Adding driver cells for primary IOs...
[10/30 10:15:13     56s]   
[10/30 10:15:13     56s]   ----------------------------------------------------------------------------------------------
[10/30 10:15:13     56s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[10/30 10:15:13     56s]   ----------------------------------------------------------------------------------------------
[10/30 10:15:13     56s]     (empty table)
[10/30 10:15:13     56s]   ----------------------------------------------------------------------------------------------
[10/30 10:15:13     56s]   
[10/30 10:15:13     56s]   
[10/30 10:15:13     56s] Adding driver cells for primary IOs done.
[10/30 10:15:13     56s] Adding driver cell for primary IO roots...
[10/30 10:15:13     56s] Adding driver cell for primary IO roots done.
[10/30 10:15:13     56s] Maximizing clock DAG abstraction...
[10/30 10:15:13     56s] Maximizing clock DAG abstraction done.
[10/30 10:15:13     56s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] Synthesizing clock trees...
[10/30 10:15:13     56s]   Preparing To Balance...
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1649.4M
[10/30 10:15:13     56s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:13     56s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Starting CMU at level 4, MEM:1649.4M
[10/30 10:15:13     56s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.033, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.033, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1657.4M
[10/30 10:15:13     56s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1657.4M
[10/30 10:15:13     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1657.4MB).
[10/30 10:15:13     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.041, MEM:1657.4M
[10/30 10:15:13     56s]   Library trimming clock gates in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/30 10:15:13     56s]   Original list had 3 cells:
[10/30 10:15:13     56s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:15:13     56s]   Library trimming was not able to trim any cells:
[10/30 10:15:13     56s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:15:13     56s]   Merging duplicate siblings in DAG...
[10/30 10:15:13     56s]     Clock DAG stats before merging:
[10/30 10:15:13     56s]       cell counts      : b=0, i=0, icg=5, nicg=0, l=0, total=5
[10/30 10:15:13     56s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=93.840um^2, nicg=0.000um^2, l=0.000um^2, total=93.840um^2
[10/30 10:15:13     56s]     Clock DAG library cell distribution before merging {count}:
[10/30 10:15:13     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_1: 5 
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   before merging
[10/30 10:15:13     56s]     Resynthesising clock tree into netlist...
[10/30 10:15:13     56s]       Reset timing graph...
[10/30 10:15:13     56s] Ignoring AAE DB Resetting ...
[10/30 10:15:13     56s]       Reset timing graph done.
[10/30 10:15:13     56s]     Resynthesising clock tree into netlist done.
[10/30 10:15:13     56s]     
[10/30 10:15:13     56s]     Clock gate merging summary:
[10/30 10:15:13     56s]     
[10/30 10:15:13     56s]     ----------------------------------------------------------
[10/30 10:15:13     56s]     Description                          Number of occurrences
[10/30 10:15:13     56s]     ----------------------------------------------------------
[10/30 10:15:13     56s]     Total clock gates                              5
[10/30 10:15:13     56s]     Globally unique enables                        5
[10/30 10:15:13     56s]     Potentially mergeable clock gates              0
[10/30 10:15:13     56s]     Actually merged clock gates                    0
[10/30 10:15:13     56s]     ----------------------------------------------------------
[10/30 10:15:13     56s]     
[10/30 10:15:13     56s]     --------------------------------------------
[10/30 10:15:13     56s]     Cannot merge reason    Number of occurrences
[10/30 10:15:13     56s]     --------------------------------------------
[10/30 10:15:13     56s]     GloballyUnique                   5
[10/30 10:15:13     56s]     --------------------------------------------
[10/30 10:15:13     56s]     
[10/30 10:15:13     56s]     Disconnecting clock tree from netlist...
[10/30 10:15:13     56s]     Disconnecting clock tree from netlist done.
[10/30 10:15:13     56s]   Merging duplicate siblings in DAG done.
[10/30 10:15:13     56s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Preparing To Balance
[10/30 10:15:13     56s]   CCOpt::Phase::Construction...
[10/30 10:15:13     56s]   Stage::Clustering...
[10/30 10:15:13     56s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:13     56s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:13     56s]   Clustering...
[10/30 10:15:13     56s]     Initialize for clustering...
[10/30 10:15:13     56s]     Clock DAG stats before clustering:
[10/30 10:15:13     56s]       cell counts      : b=0, i=0, icg=5, nicg=0, l=0, total=5
[10/30 10:15:13     56s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=112.608um^2, nicg=0.000um^2, l=0.000um^2, total=112.608um^2
[10/30 10:15:13     56s]     Clock DAG library cell distribution before clustering {count}:
[10/30 10:15:13     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 5 
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   before clustering
[10/30 10:15:13     56s]     Computing max distances from locked parents...
[10/30 10:15:13     56s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[10/30 10:15:13     56s]     Computing max distances from locked parents done.
[10/30 10:15:13     56s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Initialize for clustering
[10/30 10:15:13     56s]     Bottom-up phase...
[10/30 10:15:13     56s]     Clustering clock_tree clk...
[10/30 10:15:13     56s]       Rebuilding timing graph...
[10/30 10:15:13     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 1647.9M, InitMEM = 1647.9M)
[10/30 10:15:13     56s]       Rebuilding timing graph done.
[10/30 10:15:13     56s] End AAE Lib Interpolated Model. (MEM=1647.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 1.6e-05
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 1.9e-05
[10/30 10:15:13     56s]       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:13     56s]       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 2.2e-05
[10/30 10:15:13     56s] Accumulated time to calculate placeable region: 2.5e-05
[10/30 10:15:13     56s]     Clustering clock_tree clk done.
[10/30 10:15:13     56s]     Clock DAG stats after bottom-up phase:
[10/30 10:15:13     56s]       cell counts      : b=0, i=18, icg=5, nicg=0, l=0, total=23
[10/30 10:15:13     56s]       cell areas       : b=0.000um^2, i=512.992um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=616.842um^2
[10/30 10:15:13     56s]     Clock DAG library cell distribution after bottom-up phase {count}:
[10/30 10:15:13     56s]        Invs: sky130_fd_sc_hd__clkinv_16: 16 sky130_fd_sc_hd__clkinv_8: 2 
[10/30 10:15:13     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   after bottom-up phase
[10/30 10:15:13     56s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:13     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:13     56s] UM:                                                                   Bottom-up phase
[10/30 10:15:13     56s]     Legalizing clock trees...
[10/30 10:15:13     56s]     Resynthesising clock tree into netlist...
[10/30 10:15:13     56s]       Reset timing graph...
[10/30 10:15:13     56s] Ignoring AAE DB Resetting ...
[10/30 10:15:13     56s]       Reset timing graph done.
[10/30 10:15:13     56s]     Resynthesising clock tree into netlist done.
[10/30 10:15:13     56s]     Commiting net attributes....
[10/30 10:15:13     56s]     Commiting net attributes. done.
[10/30 10:15:13     56s]     Leaving CCOpt scope - ClockRefiner...
[10/30 10:15:13     56s] Assigned high priority to 104 cells.
[10/30 10:15:13     56s]     Performing a single pass refine place with FGC disabled for datapath.
[10/30 10:15:13     56s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1719.3M
[10/30 10:15:13     56s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.009, REAL:0.009, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Starting CMU at level 5, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.034, REAL:0.035, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.034, REAL:0.036, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1727.3M
[10/30 10:15:13     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1727.3MB).
[10/30 10:15:13     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.041, REAL:0.044, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.041, REAL:0.044, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF: Starting RefinePlace at level 1, MEM:1727.3M
[10/30 10:15:13     56s] *** Starting place_detail (0:00:56.8 mem=1727.3M) ***
[10/30 10:15:13     56s] Total net bbox length = 7.768e+04 (3.983e+04 3.785e+04) (ext = 1.462e+04)
[10/30 10:15:13     56s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:13     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:13     56s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1727.3M
[10/30 10:15:13     56s] Starting refinePlace ...
[10/30 10:15:13     56s]   Spread Effort: high, standalone mode, useDDP on.
[10/30 10:15:13     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1727.3MB) @(0:00:56.8 - 0:00:56.8).
[10/30 10:15:13     56s] Move report: preRPlace moves 8 insts, mean move: 6.46 um, max move: 10.88 um
[10/30 10:15:13     56s] 	Max move on inst (CTS_ccl_a_inv_00043): (490.82, 29.92) --> (490.82, 40.80)
[10/30 10:15:13     56s] 	Length: 13 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_8
[10/30 10:15:13     56s] wireLenOptFixPriorityInst 80 inst fixed
[10/30 10:15:13     56s] 
[10/30 10:15:13     56s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:13     56s] Move report: legalization moves 36 insts, mean move: 2.94 um, max move: 7.82 um
[10/30 10:15:13     56s] 	Max move on inst (g5274__3680): (521.18, 24.48) --> (513.36, 24.48)
[10/30 10:15:13     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1727.3MB) @(0:00:56.8 - 0:00:56.9).
[10/30 10:15:13     56s] Move report: Detail placement moves 44 insts, mean move: 3.58 um, max move: 10.88 um
[10/30 10:15:13     56s] 	Max move on inst (CTS_ccl_a_inv_00043): (490.82, [10/30 10:15:13     56s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:13     56s]   maximum (X+Y) =        10.88 um
[10/30 10:15:13     56s]   inst (CTS_ccl_a_inv_00043) with max move: (490.82, 29.92) -> (490.82, 40.8)
[10/30 10:15:13     56s]   mean    (X+Y) =         3.58 um
29.92) --> (490.82, 40.80)
[10/30 10:15:13     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1727.3MB
[10/30 10:15:13     56s] Summary Report:
[10/30 10:15:13     56s] Instances move: 44 (out of 1597 movable)
[10/30 10:15:13     56s] Instances flipped: 0
[10/30 10:15:13     56s] Mean displacement: 3.58 um
[10/30 10:15:13     56s] Max displacement: 10.88 um (Instance: CTS_ccl_a_inv_00043) (490.82, 29.92) -> (490.82, 40.8)
[10/30 10:15:13     56s] 	Length: 13 sites, height: 1 rows, site name: unithd, cell type: s[10/30 10:15:13     56s] Total instances moved : 44
ky130_fd_sc_hd__clkinv_8
[10/30 10:15:13     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.033, REAL:0.027, MEM:1727.3M
[10/30 10:15:13     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1727.3MB) @(0:00:56.8 - 0:00:56.9).
[10/30 10:15:13     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.043, REAL:0.039, MEM:1727.3M
[10/30 10:15:13     56s] Total net bbox length = 7.777e+04 (3.987e+04 3.789e+04) (ext = 1.461e+04)
[10/30 10:15:13     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1727.3MB
[10/30 10:15:13     56s] *** Finished place_detail (0:00:56.9 mem=1727.3M) ***
[10/30 10:15:13     56s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.3M
[10/30 10:15:13     56s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:13     56s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.007, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Starting CMU at level 4, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.033, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.033, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1727.3M
[10/30 10:15:13     56s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1727.3M
[10/30 10:15:13     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1727.3MB).
[10/30 10:15:13     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:1727.3M
[10/30 10:15:13     56s] Moved 8 and flipped 1 of 23 clock instances (excluding sinks) during refinement
[10/30 10:15:13     56s]     Moved 12, flipped 5 and cell swapped 0 of 104 clock instance(s) during refinement.
[10/30 10:15:13     56s] The largest move for clock insts (excluding sinks) was 10.9 microns. The inst with this movement was CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST
[10/30 10:15:13     56s] Moved 4 and flipped 4 of 81 clock sinks during refinement.
[10/30 10:15:13     56s]     The largest move was 10.9 microns for CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST.
[10/30 10:15:13     56s] The largest move for clock sinks was 2.72 microns. The inst with this movement was b_cache_reg[18]
[10/30 10:15:13     56s] Revert refine place priority changes on 0 cells.
[10/30 10:15:13     56s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.3M
[10/30 10:15:13     56s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:13     56s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:13     56s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Starting CMU at level 4, MEM:1719.3M
[10/30 10:15:14     56s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.033, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.033, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1727.3M
[10/30 10:15:14     56s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1727.3M
[10/30 10:15:14     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1727.3MB).
[10/30 10:15:14     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.041, MEM:1727.3M
[10/30 10:15:14     56s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:15:14     56s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     56s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[10/30 10:15:14     56s]     Disconnecting clock tree from netlist...
[10/30 10:15:14     56s]     Disconnecting clock tree from netlist done.
[10/30 10:15:14     57s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.3M
[10/30 10:15:14     57s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:14     57s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Starting CMU at level 4, MEM:1719.3M
[10/30 10:15:14     57s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.032, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.032, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1727.3M
[10/30 10:15:14     57s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1727.3M
[10/30 10:15:14     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1727.3MB).
[10/30 10:15:14     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.040, MEM:1727.3M
[10/30 10:15:14     57s]     Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:14     57s]     Rebuilding timing graph...
[10/30 10:15:14     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1727.3M, InitMEM = 1727.3M)
[10/30 10:15:14     57s]     Rebuilding timing graph done.
[10/30 10:15:14     57s] End AAE Lib Interpolated Model. (MEM=1727.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:14     57s]     Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[10/30 10:15:14     57s]     
[10/30 10:15:14     57s]     Clock tree legalization - Histogram:
[10/30 10:15:14     57s]     ====================================
[10/30 10:15:14     57s]     
[10/30 10:15:14     57s]     ---------------------------------
[10/30 10:15:14     57s]     Movement (um)     Number of cells
[10/30 10:15:14     57s]     ---------------------------------
[10/30 10:15:14     57s]     [2.72,3.536)             1
[10/30 10:15:14     57s]     [3.536,4.352)            0
[10/30 10:15:14     57s]     [4.352,5.168)            0
[10/30 10:15:14     57s]     [5.168,5.984)            5
[10/30 10:15:14     57s]     [5.984,6.8)              0
[10/30 10:15:14     57s]     [6.8,7.616)              0
[10/30 10:15:14     57s]     [7.616,8.432)            0
[10/30 10:15:14     57s]     [8.432,9.248)            0
[10/30 10:15:14     57s]     [9.248,10.064)           0
[10/30 10:15:14     57s]     [10.064,10.88)           2
[10/30 10:15:14     57s]     ---------------------------------
[10/30 10:15:14     57s]     
[10/30 10:15:14     57s]     
[10/30 10:15:14     57s]     Clock tree legalization - Top 10 Movements:
[10/30 10:15:14     57s]     ===========================================
[10/30 10:15:14     57s]     
[10/30 10:15:14     57s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:14     57s]     Movement (um)    Desired             Achieved            Node
[10/30 10:15:14     57s]                      location            location            
[10/30 10:15:14     57s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:14     57s]         10.88        (490.820,29.920)    (490.820,40.800)    ccl_a clock inverter, uid:A3224 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (490.820,40.800), in power domain AO
[10/30 10:15:14     57s]         10.88        (490.820,29.920)    (490.820,19.040)    cell CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (490.820,19.040), in power domain AO
[10/30 10:15:14     57s]          5.44        (520.720,29.920)    (520.720,24.480)    cell CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_2) at (520.720,24.480), in power domain AO
[10/30 10:15:14     57s]          5.44        (490.820,29.920)    (490.820,35.360)    ccl clock inverter, uid:A3229 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (490.820,35.360), in power domain AO
[10/30 10:15:14     57s]          5.44        (490.820,29.920)    (490.820,24.480)    ccl_a clock inverter, uid:A322b (a lib_cell sky130_fd_sc_hd__clkinv_16) at (490.820,24.480), in power domain AO
[10/30 10:15:14     57s]          5.44        (505.540,10.880)    (505.540,5.440)     ccl clock inverter, uid:A3215 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (505.540,5.440), in power domain AO
[10/30 10:15:14     57s]          5.44        (505.540,10.880)    (505.540,16.320)    cell CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (505.540,16.320), in power domain AO
[10/30 10:15:14     57s]          2.72        (582.360,0.000)     (582.360,2.720)     ccl_a clock inverter, uid:A322e (a lib_cell sky130_fd_sc_hd__clkinv_16) at (582.360,2.720), in power domain AO
[10/30 10:15:14     57s]          0           (496.220,25.452)    (496.220,25.452)    ccl_a clock inverter, uid:A322b (a lib_cell sky130_fd_sc_hd__clkinv_16) at (490.820,24.480), in power domain AO
[10/30 10:15:14     57s]          0           (588.000,3.692)     (588.000,3.692)     ccl_a clock inverter, uid:A322e (a lib_cell sky130_fd_sc_hd__clkinv_16) at (582.360,2.720), in power domain AO
[10/30 10:15:14     57s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:14     57s]     
[10/30 10:15:14     57s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Legalizing clock trees
[10/30 10:15:14     57s]     Clock DAG stats after 'Clustering':
[10/30 10:15:14     57s]       cell counts      : b=0, i=18, icg=5, nicg=0, l=0, total=23
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=512.992um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=616.842um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.697pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.716pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.172pF, leaf=0.161pF, total=0.334pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=1249.940um, leaf=1233.654um, total=2483.594um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Clustering':
[10/30 10:15:14     57s]       Remaining Transition : {count=3, worst=[0.658ns, 0.005ns, 0.005ns]} avg=0.223ns sd=0.377ns sum=0.669ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=11 avg=0.122ns sd=0.082ns min=0.003ns max=0.229ns {6 <= 0.134ns, 1 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.698ns sd=0.000ns min=0.698ns max=0.698ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.092ns sd=0.049ns min=0.045ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Clustering' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 16 sky130_fd_sc_hd__clkinv_8: 2 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Clustering':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.442, max=1.023, avg=0.957, sd=0.101], skew [0.581 vs 0.262*], 97.5% {0.768, 1.023} (wid=0.064 ws=0.056) (gid=1.013 gs=0.579)
[10/30 10:15:14     57s]     Skew group summary after 'Clustering':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.442, max=1.023, avg=0.957, sd=0.101], skew [0.581 vs 0.262*], 97.5% {0.768, 1.023} (wid=0.064 ws=0.056) (gid=1.013 gs=0.579)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.442ns, 1.023ns] average 0.957ns std.dev 0.101ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 366 succeeded with high effort: 366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Clustering
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] Post-Clustering Statistics Report
[10/30 10:15:14     57s] =================================
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] Fanout Statistics:
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] ---------------------------------------------------------------------------------------------------------
[10/30 10:15:14     57s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[10/30 10:15:14     57s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[10/30 10:15:14     57s] ---------------------------------------------------------------------------------------------------------
[10/30 10:15:14     57s] Trunk        12      2.000       1          4        1.206      {6 <= 1, 2 <= 2, 2 <= 3, 2 <= 4}
[10/30 10:15:14     57s] Leaf         13      6.231       1         10        3.086      {2 <= 2, 1 <= 4, 4 <= 6, 2 <= 8, 4 <= 10}
[10/30 10:15:14     57s] ---------------------------------------------------------------------------------------------------------
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] Clustering Failure Statistics:
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] ----------------------------------------------
[10/30 10:15:14     57s] Net Type    Clusters    Clusters    Transition
[10/30 10:15:14     57s]             Tried       Failed      Failures
[10/30 10:15:14     57s] ----------------------------------------------
[10/30 10:15:14     57s] Trunk           9          0            0
[10/30 10:15:14     57s] Leaf           10          1            1
[10/30 10:15:14     57s] ----------------------------------------------
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] Clustering Partition Statistics:
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] ------------------------------------------------------------------------------------
[10/30 10:15:14     57s] Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[10/30 10:15:14     57s]             Fraction    Fraction    Count        Size      Size    Size    Size
[10/30 10:15:14     57s] ------------------------------------------------------------------------------------
[10/30 10:15:14     57s] Trunk        0.500       0.500          8         2.375     1        4       1.302
[10/30 10:15:14     57s] Leaf         0.600       0.400          5        13.400     1       32      16.979
[10/30 10:15:14     57s] ------------------------------------------------------------------------------------
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s] 
[10/30 10:15:14     57s]   Update congestion based capacitance...
[10/30 10:15:14     57s]   Resynthesising clock tree into netlist...
[10/30 10:15:14     57s]     Reset timing graph...
[10/30 10:15:14     57s] Ignoring AAE DB Resetting ...
[10/30 10:15:14     57s]     Reset timing graph done.
[10/30 10:15:14     57s]   Resynthesising clock tree into netlist done.
[10/30 10:15:14     57s]   Updating congestion map to accurately time the clock tree...
[10/30 10:15:14     57s]     Routing unrouted datapath nets connected to clock instances...
[10/30 10:15:14     57s]       Routed 12 unrouted datapath nets connected to clock instances
[10/30 10:15:14     57s]     Routing unrouted datapath nets connected to clock instances done.
[10/30 10:15:14     57s]     Leaving CCOpt scope - extractRC...
[10/30 10:15:14     57s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/30 10:15:14     57s] Extraction called for design 'dot_product' of instances=9372 and nets=1978 using extraction engine 'pre_route' .
[10/30 10:15:14     57s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:14     57s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:14     57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:14     57s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:14     57s] RCMode: PreRoute
[10/30 10:15:14     57s]       RC Corner Indexes            0       1   
[10/30 10:15:14     57s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:14     57s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:14     57s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:14     57s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:14     57s] Shrink Factor                : 1.00000
[10/30 10:15:14     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:14     57s] Updating RC grid for preRoute extraction ...
[10/30 10:15:14     57s] Initializing multi-corner resistance tables ...
[10/30 10:15:14     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1777.430M)
[10/30 10:15:14     57s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/30 10:15:14     57s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/30 10:15:14     57s]   Updating congestion map to accurately time the clock tree done.
[10/30 10:15:14     57s]   Disconnecting clock tree from netlist...
[10/30 10:15:14     57s]   Disconnecting clock tree from netlist done.
[10/30 10:15:14     57s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:14     57s]   Rebuilding timing graph...
[10/30 10:15:14     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1777.4M, InitMEM = 1777.4M)
[10/30 10:15:14     57s]   Rebuilding timing graph done.
[10/30 10:15:14     57s] End AAE Lib Interpolated Model. (MEM=1777.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:14     57s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:14     57s]   Clock DAG stats After congestion update:
[10/30 10:15:14     57s]     cell counts      : b=0, i=18, icg=5, nicg=0, l=0, total=23
[10/30 10:15:14     57s]     cell areas       : b=0.000um^2, i=512.992um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=616.842um^2
[10/30 10:15:14     57s]     cell capacitance : b=0.000pF, i=0.697pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.716pF
[10/30 10:15:14     57s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]     wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.162pF, total=0.336pF
[10/30 10:15:14     57s]     wire lengths     : top=0.000um, trunk=1249.940um, leaf=1233.654um, total=2483.594um
[10/30 10:15:14     57s]   Clock DAG net violations After congestion update:
[10/30 10:15:14     57s]     Remaining Transition : {count=3, worst=[0.658ns, 0.005ns, 0.005ns]} avg=0.223ns sd=0.377ns sum=0.668ns
[10/30 10:15:14     57s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/30 10:15:14     57s]     Trunk : target=0.223ns count=11 avg=0.122ns sd=0.082ns min=0.003ns max=0.229ns {6 <= 0.134ns, 1 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[10/30 10:15:14     57s]     Leaf  : target=0.040ns count=1 avg=0.698ns sd=0.000ns min=0.698ns max=0.698ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]     Leaf  : target=0.223ns count=12 avg=0.093ns sd=0.049ns min=0.045ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]   Clock DAG library cell distribution After congestion update {count}:
[10/30 10:15:14     57s]      Invs: sky130_fd_sc_hd__clkinv_16: 16 sky130_fd_sc_hd__clkinv_8: 2 
[10/30 10:15:14     57s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]   Primary reporting skew group After congestion update:
[10/30 10:15:14     57s]     skew_group clk/my_constraint_mode: insertion delay [min=0.442, max=1.024, avg=0.959, sd=0.102], skew [0.582 vs 0.262*], 97.5% {0.769, 1.024} (wid=0.064 ws=0.056) (gid=1.015 gs=0.580)
[10/30 10:15:14     57s]   Skew group summary After congestion update:
[10/30 10:15:14     57s]     skew_group clk/my_constraint_mode: insertion delay [min=0.442, max=1.024, avg=0.959, sd=0.102], skew [0.582 vs 0.262*], 97.5% {0.769, 1.024} (wid=0.064 ws=0.056) (gid=1.015 gs=0.580)
[10/30 10:15:14     57s]   Clock network insertion delays are now [0.442ns, 1.024ns] average 0.959ns std.dev 0.102ns
[10/30 10:15:14     57s]   Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Update congestion based capacitance
[10/30 10:15:14     57s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:14     57s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:14     57s]   Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:00.6)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Stage::Clustering
[10/30 10:15:14     57s]   Stage::DRV Fixing...
[10/30 10:15:14     57s]   Fixing clock tree slew time and max cap violations...
[10/30 10:15:14     57s]     Fixing clock tree overload: ...20% Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_4/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_16
[10/30 10:15:14     57s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_16/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_8
[10/30 10:15:14     57s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_8/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_16
[10/30 10:15:14     57s]     ...40% ...60% ...80% ...100% 
[10/30 10:15:14     57s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/30 10:15:14     57s]       cell counts      : b=0, i=23, icg=5, nicg=0, l=0, total=28
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=543.021um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=646.870um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.732pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.752pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.163pF, total=0.351pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=1357.975um, leaf=1235.494um, total=2593.469um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.615ns]} avg=0.615ns sd=0.000ns sum=0.615ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=16 avg=0.113ns sd=0.069ns min=0.003ns max=0.219ns {9 <= 0.134ns, 3 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.655ns sd=0.000ns min=0.655ns max=0.655ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.093ns sd=0.049ns min=0.055ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 15 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.741ns, 1.121ns] average 1.026ns std.dev 0.097ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 290 succeeded with high effort: 290 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Fixing clock tree slew time and max cap violations
[10/30 10:15:14     57s]   Fixing clock tree slew time and max cap violations - detailed pass...
[10/30 10:15:14     57s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:14     57s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/30 10:15:14     57s]       cell counts      : b=0, i=23, icg=5, nicg=0, l=0, total=28
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=543.021um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=646.870um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.732pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.752pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.163pF, total=0.351pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=1357.975um, leaf=1235.494um, total=2593.469um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.615ns]} avg=0.615ns sd=0.000ns sum=0.615ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=16 avg=0.113ns sd=0.069ns min=0.003ns max=0.219ns {9 <= 0.134ns, 3 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.655ns sd=0.000ns min=0.655ns max=0.655ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.093ns sd=0.049ns min=0.055ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 15 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.741ns, 1.121ns] average 1.026ns std.dev 0.097ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[10/30 10:15:14     57s]   Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Stage::DRV Fixing
[10/30 10:15:14     57s]   Stage::Insertion Delay Reduction...
[10/30 10:15:14     57s]   Removing unnecessary root buffering...
[10/30 10:15:14     57s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/30 10:15:14     57s]       cell counts      : b=0, i=23, icg=5, nicg=0, l=0, total=28
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=543.021um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=646.870um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.732pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.752pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.163pF, total=0.351pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=1357.975um, leaf=1235.494um, total=2593.469um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.615ns]} avg=0.615ns sd=0.000ns sum=0.615ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=16 avg=0.113ns sd=0.069ns min=0.003ns max=0.219ns {9 <= 0.134ns, 3 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.655ns sd=0.000ns min=0.655ns max=0.655ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.093ns sd=0.049ns min=0.055ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 15 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Skew group summary after 'Removing unnecessary root buffering':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.741ns, 1.121ns] average 1.026ns std.dev 0.097ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Removing unnecessary root buffering
[10/30 10:15:14     57s]   Removing unconstrained drivers...
[10/30 10:15:14     57s]     Clock DAG stats after 'Removing unconstrained drivers':
[10/30 10:15:14     57s]       cell counts      : b=0, i=23, icg=5, nicg=0, l=0, total=28
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=543.021um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=646.870um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.732pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.752pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.163pF, total=0.351pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=1357.975um, leaf=1235.494um, total=2593.469um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Removing unconstrained drivers':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.615ns]} avg=0.615ns sd=0.000ns sum=0.615ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=16 avg=0.113ns sd=0.069ns min=0.003ns max=0.219ns {9 <= 0.134ns, 3 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.655ns sd=0.000ns min=0.655ns max=0.655ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.093ns sd=0.049ns min=0.055ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 15 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Removing unconstrained drivers':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Skew group summary after 'Removing unconstrained drivers':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.741ns, 1.121ns] average 1.026ns std.dev 0.097ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Removing unconstrained drivers
[10/30 10:15:14     57s]   Reducing insertion delay 1...
[10/30 10:15:14     57s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/30 10:15:14     57s]       cell counts      : b=0, i=23, icg=5, nicg=0, l=0, total=28
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=543.021um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=646.870um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.732pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.752pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.188pF, leaf=0.163pF, total=0.351pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=1357.975um, leaf=1235.494um, total=2593.469um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Reducing insertion delay 1':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.615ns]} avg=0.615ns sd=0.000ns sum=0.615ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=16 avg=0.113ns sd=0.069ns min=0.003ns max=0.219ns {9 <= 0.134ns, 3 <= 0.178ns, 2 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.655ns sd=0.000ns min=0.655ns max=0.655ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.093ns sd=0.049ns min=0.055ns max=0.183ns {9 <= 0.134ns, 2 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 15 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Reducing insertion delay 1':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Skew group summary after 'Reducing insertion delay 1':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.741, max=1.121, avg=1.026, sd=0.097], skew [0.380 vs 0.262*], 98.8% {0.912, 1.121} (wid=0.060 ws=0.053) (gid=1.112 gs=0.379)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.741ns, 1.121ns] average 1.026ns std.dev 0.097ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Reducing insertion delay 1
[10/30 10:15:14     57s]   Removing longest path buffering...
[10/30 10:15:14     57s]     Clock DAG stats after 'Removing longest path buffering':
[10/30 10:15:14     57s]       cell counts      : b=0, i=14, icg=5, nicg=0, l=0, total=19
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=272.762um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=376.611um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.365pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.384pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.102pF, leaf=0.274pF, total=0.376pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=744.971um, leaf=1994.086um, total=2739.057um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Removing longest path buffering':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.660ns]} avg=0.660ns sd=0.000ns sum=0.660ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=7 avg=0.133ns sd=0.082ns min=0.005ns max=0.222ns {3 <= 0.134ns, 1 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.701ns sd=0.000ns min=0.701ns max=0.701ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.136ns sd=0.052ns min=0.046ns max=0.203ns {5 <= 0.134ns, 4 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 6 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Removing longest path buffering':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.829, avg=0.725, sd=0.083], skew [0.565 vs 0.262*], 98.8% {0.575, 0.829} (wid=0.060 ws=0.056) (gid=0.822 gs=0.563)
[10/30 10:15:14     57s]     Skew group summary after 'Removing longest path buffering':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.829, avg=0.725, sd=0.083], skew [0.565 vs 0.262*], 98.8% {0.575, 0.829} (wid=0.060 ws=0.056) (gid=0.822 gs=0.563)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.264ns, 0.829ns] average 0.725ns std.dev 0.083ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Removing longest path buffering
[10/30 10:15:14     57s]   Reducing insertion delay 2...
[10/30 10:15:14     57s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:14     57s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:14     57s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:14     57s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:14     57s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__sdlclkp_4/GCLK using a timing arc from cell sky130_fd_sc_hd__sdlclkp_2
[10/30 10:15:14     57s] Path optimization required 484 stage delay updates 
[10/30 10:15:14     57s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:14     57s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:14     57s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:14     57s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:14     57s]     Clock DAG stats after 'Reducing insertion delay 2':
[10/30 10:15:14     57s]       cell counts      : b=0, i=14, icg=5, nicg=0, l=0, total=19
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=272.762um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=376.611um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.365pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.384pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.103pF, leaf=0.253pF, total=0.356pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=741.661um, leaf=1853.366um, total=2595.027um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Reducing insertion delay 2':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.660ns]} avg=0.660ns sd=0.000ns sum=0.660ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=7 avg=0.133ns sd=0.082ns min=0.005ns max=0.222ns {3 <= 0.134ns, 1 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.701ns sd=0.000ns min=0.701ns max=0.701ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.131ns sd=0.047ns min=0.046ns max=0.183ns {5 <= 0.134ns, 6 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 6 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Reducing insertion delay 2':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.797, avg=0.718, sd=0.077], skew [0.533 vs 0.262*], 98.8% {0.575, 0.797} (wid=0.060 ws=0.056) (gid=0.790 gs=0.531)
[10/30 10:15:14     57s]     Skew group summary after 'Reducing insertion delay 2':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.797, avg=0.718, sd=0.077], skew [0.533 vs 0.262*], 98.8% {0.575, 0.797} (wid=0.060 ws=0.056) (gid=0.790 gs=0.531)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.264ns, 0.797ns] average 0.718ns std.dev 0.077ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 221 succeeded with high effort: 221 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Reducing insertion delay 2
[10/30 10:15:14     57s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Stage::Insertion Delay Reduction
[10/30 10:15:14     57s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.3 real=0:00:01.3)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   CCOpt::Phase::Construction
[10/30 10:15:14     57s]   CCOpt::Phase::Implementation...
[10/30 10:15:14     57s]   Stage::Reducing Power...
[10/30 10:15:14     57s]   Improving clock tree routing...
[10/30 10:15:14     57s]     Iteration 1...
[10/30 10:15:14     57s]     Iteration 1 done.
[10/30 10:15:14     57s]     Clock DAG stats after 'Improving clock tree routing':
[10/30 10:15:14     57s]       cell counts      : b=0, i=14, icg=5, nicg=0, l=0, total=19
[10/30 10:15:14     57s]       cell areas       : b=0.000um^2, i=272.762um^2, icg=103.850um^2, nicg=0.000um^2, l=0.000um^2, total=376.611um^2
[10/30 10:15:14     57s]       cell capacitance : b=0.000pF, i=0.365pF, icg=0.020pF, nicg=0.000pF, l=0.000pF, total=0.384pF
[10/30 10:15:14     57s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:14     57s]       wire capacitance : top=0.000pF, trunk=0.103pF, leaf=0.253pF, total=0.356pF
[10/30 10:15:14     57s]       wire lengths     : top=0.000um, trunk=741.661um, leaf=1853.366um, total=2595.027um
[10/30 10:15:14     57s]     Clock DAG net violations after 'Improving clock tree routing':
[10/30 10:15:14     57s]       Remaining Transition : {count=1, worst=[0.660ns]} avg=0.660ns sd=0.000ns sum=0.660ns
[10/30 10:15:14     57s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[10/30 10:15:14     57s]       Trunk : target=0.223ns count=7 avg=0.133ns sd=0.082ns min=0.005ns max=0.222ns {3 <= 0.134ns, 1 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 2 <= 0.223ns}
[10/30 10:15:14     57s]       Leaf  : target=0.040ns count=1 avg=0.701ns sd=0.000ns min=0.701ns max=0.701ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:14     57s]       Leaf  : target=0.223ns count=12 avg=0.131ns sd=0.047ns min=0.046ns max=0.183ns {5 <= 0.134ns, 6 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:14     57s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[10/30 10:15:14     57s]        Invs: sky130_fd_sc_hd__clkinv_16: 6 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 5 
[10/30 10:15:14     57s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 2 sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:14     57s]     Primary reporting skew group after 'Improving clock tree routing':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.797, avg=0.718, sd=0.077], skew [0.533 vs 0.262*], 98.8% {0.575, 0.797} (wid=0.060 ws=0.056) (gid=0.790 gs=0.531)
[10/30 10:15:14     57s]     Skew group summary after 'Improving clock tree routing':
[10/30 10:15:14     57s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.797, avg=0.718, sd=0.077], skew [0.533 vs 0.262*], 98.8% {0.575, 0.797} (wid=0.060 ws=0.056) (gid=0.790 gs=0.531)
[10/30 10:15:14     57s]     Clock network insertion delays are now [0.264ns, 0.797ns] average 0.718ns std.dev 0.077ns
[10/30 10:15:14     57s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:14     57s]     Legalizer new API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:14     57s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:14     57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:14     57s] UM:                                                                   Improving clock tree routing
[10/30 10:15:14     57s]   Reducing clock tree power 1...
[10/30 10:15:14     57s]     Resizing gates: ...20% ...40% ...60% ...80% ..Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__sdlclkp_2/GCLK using a timing arc from cell sky130_fd_sc_hd__sdlclkp_1
[10/30 10:15:15     58s]     .Legalizing clock trees...
[10/30 10:15:15     58s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Legalizing clock trees
[10/30 10:15:15     58s]     100% 
[10/30 10:15:15     58s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/30 10:15:15     58s]       cell counts      : b=0, i=14, icg=5, nicg=0, l=0, total=19
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=215.206um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=316.554um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.283pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.302pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.103pF, leaf=0.253pF, total=0.355pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=742.591um, leaf=1851.916um, total=2594.507um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Reducing clock tree power 1':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.660ns]} avg=0.660ns sd=0.000ns sum=0.660ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=7 avg=0.115ns sd=0.064ns min=0.005ns max=0.185ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.701ns sd=0.000ns min=0.701ns max=0.701ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.148ns sd=0.045ns min=0.046ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 4 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 9 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Reducing clock tree power 1':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.747, avg=0.673, sd=0.062], skew [0.483 vs 0.262*], 98.8% {0.575, 0.747} (wid=0.060 ws=0.056) (gid=0.735 gs=0.477)
[10/30 10:15:15     58s]     Skew group summary after 'Reducing clock tree power 1':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.264, max=0.747, avg=0.673, sd=0.062], skew [0.483 vs 0.262*], 98.8% {0.575, 0.747} (wid=0.060 ws=0.056) (gid=0.735 gs=0.477)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.264ns, 0.747ns] average 0.673ns std.dev 0.062ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Reducing clock tree power 1
[10/30 10:15:15     58s]   Reducing clock tree power 2...
[10/30 10:15:15     58s] Path optimization required 160 stage delay updates 
[10/30 10:15:15     58s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/30 10:15:15     58s]       cell counts      : b=0, i=14, icg=5, nicg=0, l=0, total=19
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=215.206um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=316.554um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.283pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.302pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.277pF, total=0.390pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=828.775um, leaf=2057.521um, total=2886.296um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Reducing clock tree power 2':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.665ns]} avg=0.665ns sd=0.000ns sum=0.665ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=7 avg=0.119ns sd=0.068ns min=0.003ns max=0.208ns {3 <= 0.134ns, 3 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.705ns sd=0.000ns min=0.705ns max=0.705ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.150ns sd=0.040ns min=0.070ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 4 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 9 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Reducing clock tree power 2':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.318, max=0.746, avg=0.675, sd=0.056], skew [0.428 vs 0.262*], 98.8% {0.595, 0.746} (wid=0.075 ws=0.072) (gid=0.735 gs=0.448)
[10/30 10:15:15     58s]     Skew group summary after 'Reducing clock tree power 2':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.318, max=0.746, avg=0.675, sd=0.056], skew [0.428 vs 0.262*], 98.8% {0.595, 0.746} (wid=0.075 ws=0.072) (gid=0.735 gs=0.448)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.318ns, 0.746ns] average 0.675ns std.dev 0.056ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Reducing clock tree power 2
[10/30 10:15:15     58s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Stage::Reducing Power
[10/30 10:15:15     58s]   Stage::Balancing...
[10/30 10:15:15     58s]   Approximately balancing fragments step...
[10/30 10:15:15     58s]     Resolve constraints - Approximately balancing fragments...
[10/30 10:15:15     58s]     Resolving skew group constraints...
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s]     Resolving skew group constraints done.
[10/30 10:15:15     58s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[10/30 10:15:15     58s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[10/30 10:15:15     58s]     Trial balancer estimated the amount of delay to be added in balancing: 0.164ns
[10/30 10:15:15     58s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[10/30 10:15:15     58s]     Approximately balancing fragments...
[10/30 10:15:15     58s]       Moving gates to improve sub-tree skew...
[10/30 10:15:15     58s]         Tried: 21 Succeeded: 0
[10/30 10:15:15     58s]         Topology Tried: 0 Succeeded: 0
[10/30 10:15:15     58s]         0 Succeeded with SS ratio
[10/30 10:15:15     58s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[10/30 10:15:15     58s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[10/30 10:15:15     58s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[10/30 10:15:15     58s]           cell counts      : b=0, i=14, icg=5, nicg=0, l=0, total=19
[10/30 10:15:15     58s]           cell areas       : b=0.000um^2, i=215.206um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=316.554um^2
[10/30 10:15:15     58s]           cell capacitance : b=0.000pF, i=0.283pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.302pF
[10/30 10:15:15     58s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]           wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.277pF, total=0.390pF
[10/30 10:15:15     58s]           wire lengths     : top=0.000um, trunk=828.775um, leaf=2057.521um, total=2886.296um
[10/30 10:15:15     58s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[10/30 10:15:15     58s]           Remaining Transition : {count=1, worst=[0.665ns]} avg=0.665ns sd=0.000ns sum=0.665ns
[10/30 10:15:15     58s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[10/30 10:15:15     58s]           Trunk : target=0.223ns count=7 avg=0.119ns sd=0.068ns min=0.003ns max=0.208ns {3 <= 0.134ns, 3 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]           Leaf  : target=0.040ns count=1 avg=0.705ns sd=0.000ns min=0.705ns max=0.705ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]           Leaf  : target=0.223ns count=12 avg=0.150ns sd=0.040ns min=0.070ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[10/30 10:15:15     58s]            Invs: sky130_fd_sc_hd__clkinv_16: 4 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 9 
[10/30 10:15:15     58s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]         Clock network insertion delays are now [0.318ns, 0.746ns] average 0.675ns std.dev 0.056ns
[10/30 10:15:15     58s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Moving gates to improve sub-tree skew
[10/30 10:15:15     58s]       Approximately balancing fragments bottom up...
[10/30 10:15:15     58s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:15     58s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[10/30 10:15:15     58s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]           cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]           cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]           wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]           wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[10/30 10:15:15     58s]           Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[10/30 10:15:15     58s]           Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]           Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]           Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[10/30 10:15:15     58s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]         Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]         Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Approximately balancing fragments bottom up
[10/30 10:15:15     58s]       Approximately balancing fragments, wire and cell delays...
[10/30 10:15:15     58s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[10/30 10:15:15     58s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/30 10:15:15     58s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]           cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]           cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]           wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]           wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/30 10:15:15     58s]           Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/30 10:15:15     58s]           Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]           Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]           Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[10/30 10:15:15     58s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/30 10:15:15     58s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[10/30 10:15:15     58s]     Approximately balancing fragments done.
[10/30 10:15:15     58s]     Clock DAG stats after 'Approximately balancing fragments step':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Approximately balancing fragments step':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Approximately balancing fragments step
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s]   Clock DAG stats after Approximately balancing fragments:
[10/30 10:15:15     58s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]     cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]     cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]     wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]     wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]   Clock DAG net violations after Approximately balancing fragments:
[10/30 10:15:15     58s]     Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[10/30 10:15:15     58s]     Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]     Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[10/30 10:15:15     58s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]   Primary reporting skew group after Approximately balancing fragments:
[10/30 10:15:15     58s]     skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]   Skew group summary after Approximately balancing fragments:
[10/30 10:15:15     58s]     skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]   Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]   Improving fragments clock skew...
[10/30 10:15:15     58s]     Clock DAG stats after 'Improving fragments clock skew':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Improving fragments clock skew':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Improving fragments clock skew':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Skew group summary after 'Improving fragments clock skew':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Improving fragments clock skew
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s]   Approximately balancing step...
[10/30 10:15:15     58s]     Resolve constraints - Approximately balancing...
[10/30 10:15:15     58s]     Resolving skew group constraints...
[10/30 10:15:15     58s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:15:15     58s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:15:15     58s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/30 10:15:15     58s]     Resolving skew group constraints done.
[10/30 10:15:15     58s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Resolve constraints - Approximately balancing
[10/30 10:15:15     58s]     Approximately balancing...
[10/30 10:15:15     58s]       Approximately balancing, wire and cell delays...
[10/30 10:15:15     58s]       Approximately balancing, wire and cell delays, iteration 1...
[10/30 10:15:15     58s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/30 10:15:15     58s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]           cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]           cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]           wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]           wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[10/30 10:15:15     58s]           Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[10/30 10:15:15     58s]           Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]           Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]           Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[10/30 10:15:15     58s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/30 10:15:15     58s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Approximately balancing, wire and cell delays
[10/30 10:15:15     58s]     Approximately balancing done.
[10/30 10:15:15     58s]     Clock DAG stats after 'Approximately balancing step':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Approximately balancing step':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Approximately balancing step':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Skew group summary after 'Approximately balancing step':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[10/30 10:15:15     58s]     {clk/my_constraint_mode,WC: 0.747 -> 0.748}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Approximately balancing step
[10/30 10:15:15     58s]   Fixing clock tree overload...
[10/30 10:15:15     58s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:15     58s]     Clock DAG stats after 'Fixing clock tree overload':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Fixing clock tree overload':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Fixing clock tree overload':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Skew group summary after 'Fixing clock tree overload':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Fixing clock tree overload
[10/30 10:15:15     58s]   Approximately balancing paths...
[10/30 10:15:15     58s]     Added 0 buffers.
[10/30 10:15:15     58s]     Clock DAG stats after 'Approximately balancing paths':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=0.277pF, total=0.416pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Approximately balancing paths':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.160ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Approximately balancing paths':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Skew group summary after 'Approximately balancing paths':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.535, max=0.746, avg=0.670, sd=0.052], skew [0.212 vs 0.262], 100% {0.535, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.268)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.535ns, 0.746ns] average 0.670ns std.dev 0.052ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Approximately balancing paths
[10/30 10:15:15     58s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Stage::Balancing
[10/30 10:15:15     58s]   Stage::Polishing...
[10/30 10:15:15     58s]   Resynthesising clock tree into netlist...
[10/30 10:15:15     58s]     Reset timing graph...
[10/30 10:15:15     58s] Ignoring AAE DB Resetting ...
[10/30 10:15:15     58s]     Reset timing graph done.
[10/30 10:15:15     58s]   Resynthesising clock tree into netlist done.
[10/30 10:15:15     58s]   Updating congestion map to accurately time the clock tree...
[10/30 10:15:15     58s]     Routing unrouted datapath nets connected to clock instances...
[10/30 10:15:15     58s]       Routed 12 unrouted datapath nets connected to clock instances
[10/30 10:15:15     58s]     Routing unrouted datapath nets connected to clock instances done.
[10/30 10:15:15     58s]     Leaving CCOpt scope - extractRC...
[10/30 10:15:15     58s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/30 10:15:15     58s] Extraction called for design 'dot_product' of instances=9370 and nets=1976 using extraction engine 'pre_route' .
[10/30 10:15:15     58s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:15     58s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:15     58s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:15     58s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:15     58s] RCMode: PreRoute
[10/30 10:15:15     58s]       RC Corner Indexes            0       1   
[10/30 10:15:15     58s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:15     58s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:15     58s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:15     58s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:15     58s] Shrink Factor                : 1.00000
[10/30 10:15:15     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:15     58s] Updating RC grid for preRoute extraction ...
[10/30 10:15:15     58s] Initializing multi-corner resistance tables ...
[10/30 10:15:15     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1772.484M)
[10/30 10:15:15     58s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/30 10:15:15     58s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/30 10:15:15     58s]   Updating congestion map to accurately time the clock tree done.
[10/30 10:15:15     58s]   Disconnecting clock tree from netlist...
[10/30 10:15:15     58s]   Disconnecting clock tree from netlist done.
[10/30 10:15:15     58s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:15     58s]   Rebuilding timing graph...
[10/30 10:15:15     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 1772.5M, InitMEM = 1772.5M)
[10/30 10:15:15     58s] End AAE Lib Interpolated Model. (MEM=1772.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:15     58s]   Rebuilding timing graph done.
[10/30 10:15:15     58s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[10/30 10:15:15     58s]   Clock DAG stats After congestion update:
[10/30 10:15:15     58s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]     cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]     cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]     wire capacitance : top=0.000pF, trunk=0.140pF, leaf=0.278pF, total=0.418pF
[10/30 10:15:15     58s]     wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]   Clock DAG net violations After congestion update:
[10/30 10:15:15     58s]     Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/30 10:15:15     58s]     Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.161ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]     Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]   Clock DAG library cell distribution After congestion update {count}:
[10/30 10:15:15     58s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]   Primary reporting skew group After congestion update:
[10/30 10:15:15     58s]     skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.746, avg=0.670, sd=0.051], skew [0.210 vs 0.262], 100% {0.536, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.267)
[10/30 10:15:15     58s]   Skew group summary After congestion update:
[10/30 10:15:15     58s]     skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.746, avg=0.670, sd=0.051], skew [0.210 vs 0.262], 100% {0.536, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.267)
[10/30 10:15:15     58s]   Clock network insertion delays are now [0.536ns, 0.746ns] average 0.670ns std.dev 0.051ns
[10/30 10:15:15     58s]   Merging balancing drivers for power...
[10/30 10:15:15     58s]     Tried: 23 Succeeded: 0
[10/30 10:15:15     58s]     Clock DAG stats after 'Merging balancing drivers for power':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=0.278pF, total=0.418pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Merging balancing drivers for power':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.161ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Merging balancing drivers for power':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.746, avg=0.670, sd=0.051], skew [0.210 vs 0.262], 100% {0.536, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.267)
[10/30 10:15:15     58s]     Skew group summary after 'Merging balancing drivers for power':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.746, avg=0.670, sd=0.051], skew [0.210 vs 0.262], 100% {0.536, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.267)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.536ns, 0.746ns] average 0.670ns std.dev 0.051ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Merging balancing drivers for power
[10/30 10:15:15     58s]   Improving clock skew...
[10/30 10:15:15     58s]     Clock DAG stats after 'Improving clock skew':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=197.690um^2, icg=101.347um^2, nicg=0.000um^2, l=0.000um^2, total=299.037um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.256pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.275pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=0.278pF, total=0.418pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.675um, leaf=2060.576um, total=3119.251um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Improving clock skew':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.109ns sd=0.055ns min=0.003ns max=0.161ns {4 <= 0.134ns, 5 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.154ns sd=0.033ns min=0.094ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 2 sky130_fd_sc_hd__clkinv_4: 12 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Improving clock skew':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.746, avg=0.670, sd=0.051], skew [0.210 vs 0.262], 100% {0.536, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.267)
[10/30 10:15:15     58s]     Skew group summary after 'Improving clock skew':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.746, avg=0.670, sd=0.051], skew [0.210 vs 0.262], 100% {0.536, 0.746} (wid=0.068 ws=0.064) (gid=0.735 gs=0.267)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.536ns, 0.746ns] average 0.670ns std.dev 0.051ns
[10/30 10:15:15     58s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Improving clock skew
[10/30 10:15:15     58s]   Reducing clock tree power 3...
[10/30 10:15:15     58s]     Initial gate capacitance is (rise=0.772pF fall=0.710pF).
[10/30 10:15:15     58s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/30 10:15:15     58s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Legalizing clock trees
[10/30 10:15:15     58s]     100% 
[10/30 10:15:15     58s]     Iteration 1: gate capacitance is (rise=0.761pF fall=0.700pF).
[10/30 10:15:15     58s]     Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[10/30 10:15:15     58s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Legalizing clock trees
[10/30 10:15:15     58s]     .100% 
[10/30 10:15:15     58s]     Stopping in iteration 2: unable to make further power recovery in this step.
[10/30 10:15:15     58s]     Iteration 2: gate capacitance is (rise=0.761pF fall=0.700pF).
[10/30 10:15:15     58s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=190.182um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=286.525um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.245pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.264pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=0.278pF, total=0.418pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.245um, leaf=2060.576um, total=3118.821um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Reducing clock tree power 3':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.133ns sd=0.075ns min=0.003ns max=0.216ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.155ns sd=0.032ns min=0.102ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 13 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Reducing clock tree power 3':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.791, avg=0.730, sd=0.075], skew [0.255 vs 0.262], 100% {0.536, 0.791} (wid=0.068 ws=0.064) (gid=0.785 gs=0.317)
[10/30 10:15:15     58s]     Skew group summary after 'Reducing clock tree power 3':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.791, avg=0.730, sd=0.075], skew [0.255 vs 0.262], 100% {0.536, 0.791} (wid=0.068 ws=0.064) (gid=0.785 gs=0.317)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.536ns, 0.791ns] average 0.730ns std.dev 0.075ns
[10/30 10:15:15     58s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/30 10:15:15     58s]     {clk/my_constraint_mode,WC: 0.748 -> 0.791}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 90 succeeded with high effort: 90 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Reducing clock tree power 3
[10/30 10:15:15     58s]   Improving insertion delay...
[10/30 10:15:15     58s]     Clock DAG stats after 'Improving insertion delay':
[10/30 10:15:15     58s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:15     58s]       cell areas       : b=0.000um^2, i=190.182um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=286.525um^2
[10/30 10:15:15     58s]       cell capacitance : b=0.000pF, i=0.245pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.264pF
[10/30 10:15:15     58s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:15     58s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=0.278pF, total=0.418pF
[10/30 10:15:15     58s]       wire lengths     : top=0.000um, trunk=1058.245um, leaf=2060.576um, total=3118.821um
[10/30 10:15:15     58s]     Clock DAG net violations after 'Improving insertion delay':
[10/30 10:15:15     58s]       Remaining Transition : {count=1, worst=[0.654ns]} avg=0.654ns sd=0.000ns sum=0.654ns
[10/30 10:15:15     58s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[10/30 10:15:15     58s]       Trunk : target=0.223ns count=9 avg=0.133ns sd=0.075ns min=0.003ns max=0.216ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:15     58s]       Leaf  : target=0.040ns count=1 avg=0.694ns sd=0.000ns min=0.694ns max=0.694ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:15     58s]       Leaf  : target=0.223ns count=12 avg=0.155ns sd=0.032ns min=0.102ns max=0.211ns {3 <= 0.134ns, 6 <= 0.178ns, 2 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:15     58s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[10/30 10:15:15     58s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 13 
[10/30 10:15:15     58s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:15     58s]     Primary reporting skew group after 'Improving insertion delay':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.791, avg=0.730, sd=0.075], skew [0.255 vs 0.262], 100% {0.536, 0.791} (wid=0.068 ws=0.064) (gid=0.785 gs=0.317)
[10/30 10:15:15     58s]     Skew group summary after 'Improving insertion delay':
[10/30 10:15:15     58s]       skew_group clk/my_constraint_mode: insertion delay [min=0.536, max=0.791, avg=0.730, sd=0.075], skew [0.255 vs 0.262], 100% {0.536, 0.791} (wid=0.068 ws=0.064) (gid=0.785 gs=0.317)
[10/30 10:15:15     58s]     Clock network insertion delays are now [0.536ns, 0.791ns] average 0.730ns std.dev 0.075ns
[10/30 10:15:15     58s]     BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/30 10:15:15     58s]     {clk/my_constraint_mode,WC: 0.748 -> 0.791}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:15     58s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:15     58s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Improving insertion delay
[10/30 10:15:15     58s]   Total capacitance is (rise=1.179pF fall=1.118pF), of which (rise=0.418pF fall=0.418pF) is wire, and (rise=0.761pF fall=0.700pF) is gate.
[10/30 10:15:15     58s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.2)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Stage::Polishing
[10/30 10:15:15     58s]   Stage::Updating netlist...
[10/30 10:15:15     58s]   Reset timing graph...
[10/30 10:15:15     58s] Ignoring AAE DB Resetting ...
[10/30 10:15:15     58s]   Reset timing graph done.
[10/30 10:15:15     58s]   Setting non-default rules before calling refine place.
[10/30 10:15:15     58s]   ClockRefiner...
[10/30 10:15:15     58s] Assigned high priority to 16 cells.
[10/30 10:15:15     58s]   Performing Clock Only Refine Place.
[10/30 10:15:15     58s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1796.5M
[10/30 10:15:15     58s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:15     58s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1796.5M
[10/30 10:15:15     58s] Info: 21 insts are soft-fixed.
[10/30 10:15:15     58s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.007, REAL:0.007, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Starting CMU at level 5, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.002, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.032, REAL:0.033, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.032, REAL:0.033, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1804.5M
[10/30 10:15:15     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1804.5MB).
[10/30 10:15:15     58s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.040, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.037, REAL:0.040, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF: Starting RefinePlace at level 1, MEM:1804.5M
[10/30 10:15:15     58s] *** Starting place_detail (0:00:58.7 mem=1804.5M) ***
[10/30 10:15:15     58s] Total net bbox length = 7.835e+04 (4.004e+04 3.831e+04) (ext = 1.462e+04)
[10/30 10:15:15     58s] Info: 21 insts are soft-fixed.
[10/30 10:15:15     58s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:15     58s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:15     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:15     58s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1804.5M
[10/30 10:15:15     58s] Starting refinePlace ...
[10/30 10:15:15     58s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:15     58s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1804.5MB
[10/30 10:15:15     58s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:15     58s]   maximum (X+Y) =         0.00 um
[10/30 10:15:15     58s]   mean    (X+Y) =         0.00 um
[10/30 10:15:15     58s] Total instances moved : 0
[10/30 10:15:15     58s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1804.5M
[10/30 10:15:15     58s] Summary Report:
[10/30 10:15:15     58s] Instances move: 0 (out of 1595 movable)
[10/30 10:15:15     58s] Instances flipped: 0
[10/30 10:15:15     58s] Mean displacement: 0.00 um
[10/30 10:15:15     58s] Max displacement: 0.00 um 
[10/30 10:15:15     58s] Total net bbox length = 7.835e+04 (4.004e+04 3.831e+04) (ext = 1.462e+04)
[10/30 10:15:15     58s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1804.5MB
[10/30 10:15:15     58s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1804.5MB) @(0:00:58.7 - 0:00:58.8).
[10/30 10:15:15     58s] *** Finished place_detail (0:00:58.8 mem=1804.5M) ***
[10/30 10:15:15     58s] OPERPROF: Finished RefinePlace at level 1, CPU:0.012, REAL:0.013, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1796.5M
[10/30 10:15:15     58s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:15     58s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Starting CMU at level 4, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1804.5M
[10/30 10:15:15     58s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1804.5M
[10/30 10:15:15     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1804.5MB).
[10/30 10:15:15     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.038, MEM:1804.5M
[10/30 10:15:15     58s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[10/30 10:15:15     58s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/30 10:15:15     58s] Moved 0 and flipped 0 of 81 clock sinks during refinement.
[10/30 10:15:15     58s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/30 10:15:15     58s] Revert refine place priority changes on 0 cells.
[10/30 10:15:15     58s]   Moved 0, flipped 0 and cell swapped 0 of 102 clock instance(s) during refinement.
[10/30 10:15:15     58s]   The largest move was 0 microns for .
[10/30 10:15:15     58s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   ClockRefiner
[10/30 10:15:15     58s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Stage::Updating netlist
[10/30 10:15:15     58s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.8)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   CCOpt::Phase::Implementation
[10/30 10:15:15     58s]   CCOpt::Phase::eGRPC...
[10/30 10:15:15     58s]   eGR Post Conditioning loop iteration 0...
[10/30 10:15:15     58s]     Clock implementation routing...
[10/30 10:15:15     58s]       Leaving CCOpt scope - Routing Tools...
[10/30 10:15:15     58s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1796.5M
[10/30 10:15:15     58s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1796.5M
[10/30 10:15:15     58s] Net route status summary:
[10/30 10:15:15     58s]   Clock:        22 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:15     58s]   Non-clock:  1954 (unrouted=32, trialRouted=1922, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:15     58s]       Routing using eGR only...
[10/30 10:15:15     58s]         Early Global Route - eGR only step...
[10/30 10:15:15     58s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[10/30 10:15:15     58s] (ccopt eGR): Start to route 22 all nets
[10/30 10:15:15     58s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:15     58s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:15     58s] [PSP]    Started earlyGlobalRoute kernel
[10/30 10:15:15     58s] [PSP]    Initial Peak syMemory usage = 1796.5 MB
[10/30 10:15:15     58s] (I)       Reading DB...
[10/30 10:15:15     58s] (I)       Read data from FE... (mem=1796.5M)
[10/30 10:15:15     58s] (I)       Read nodes and places... (mem=1796.5M)
[10/30 10:15:15     58s] (I)       Done Read nodes and places (cpu=0.003s, mem=1796.5M)
[10/30 10:15:15     58s] (I)       Read nets... (mem=1796.5M)
[10/30 10:15:15     58s] (I)       Done Read nets (cpu=0.002s, mem=1796.5M)
[10/30 10:15:15     58s] (I)       Done Read data from FE (cpu=0.005s, mem=1796.5M)
[10/30 10:15:15     58s] (I)       before initializing RouteDB syMemory usage = 1796.5 MB
[10/30 10:15:15     58s] (I)       congestionReportName   : 
[10/30 10:15:15     58s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:15     58s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:15     58s] (I)       doTrackAssignment      : 1
[10/30 10:15:15     58s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:15     58s] (I)       numThreads             : 4
[10/30 10:15:15     58s] (I)       bufferingAwareRouting  : false
[10/30 10:15:15     58s] (I)       honorPin               : false
[10/30 10:15:15     58s] (I)       honorPinGuide          : true
[10/30 10:15:15     58s] (I)       honorPartition         : false
[10/30 10:15:15     58s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:15     58s] (I)       allowPartitionCrossover: false
[10/30 10:15:15     58s] (I)       honorSingleEntry       : true
[10/30 10:15:15     58s] (I)       honorSingleEntryStrong : true
[10/30 10:15:15     58s] (I)       handleViaSpacingRule   : false
[10/30 10:15:15     58s] (I)       [10/30 10:15:15     58s] [NR-eGR] honorMsvRouteConstraint: false
handleEolSpacingRule   : true
[10/30 10:15:15     58s] (I)       PDConstraint           : none
[10/30 10:15:15     58s] (I)       expBetterNDRHandling   : true
[10/30 10:15:15     58s] (I)       routingEffortLevel     : 10000
[10/30 10:15:15     58s] (I)       effortLevel            : standard
[10/30 10:15:15     58s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:15     58s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:15     58s] (I)       numRowsPerGCell        : 1
[10/30 10:15:15     58s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:15:15     58s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:15     58s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:15     58s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:15     58s] (I)       multiThreadingTA       : 1
[10/30 10:15:15     58s] (I)       optimizationMode       : false
[10/30 10:15:15     58s] (I)       routeSecondPG          : false
[10/30 10:15:15     58s] (I)       scenicRatioForLayerRelax: 1.25
[10/30 10:15:15     58s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:15     58s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:15     58s] (I)       scenicBound            : 3.00
[10/30 10:15:15     58s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:15     58s] (I)       source-to-sink ratio   : 0.30
[10/30 10:15:15     58s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:15     58s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:15     58s] (I)       layerCongestionRatio   : 1.00
[10/30 10:15:15     58s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:15     58s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:15     58s] (I)       localRouteEffort       : 1.00
[10/30 10:15:15     58s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:15     58s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:15     58s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:15     58s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:15     58s] (I)       routeVias              : 
[10/30 10:15:15     58s] (I)       readTROption           : true
[10/30 10:15:15     58s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:15     58s] (I)       routeSelectedNetsOnly  : true
[10/30 10:15:15     58s] (I)       [10/30 10:15:15     58s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[10/30 10:15:15     58s] (I)       extraDemandForClocks   : 0
[10/30 10:15:15     58s] (I)       steinerRemoveLayers    : false
[10/30 10:15:15     58s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:15     58s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:15     58s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:15     58s] (I)       spanningTreeRefinement : true
[10/30 10:15:15     58s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:15     58s] (I)       starting read tracks
[10/30 10:15:15     58s] (I)       build grid graph
[10/30 10:15:15     58s] (I)       build grid graph start
[10/30 10:15:15     58s] (I)       build grid graph end
[10/30 10:15:15     58s] [NR-eGR] li1 has no routable track
[10/30 10:15:15     58s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:15     58s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:15     58s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:15     58s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:15     58s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:15     58s] (I)       merge level 0
[10/30 10:15:15     58s] (I)       numViaLayers=6
[10/30 10:15:15     58s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:15     58s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:15     58s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:15     58s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:15     58s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:15     58s] (I)       end build via table
[10/30 10:15:15     58s] [NR-eGR] Read 16195 PG shapes in 0.001 seconds
[10/30 10:15:15     58s] 
[10/30 10:15:15     58s] [NR-eGR] numRoutingBlks=0 numInstBlks=20471 numPGBlocks=16195 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:15     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:15:15     58s] (I)       readDataFromPlaceDB
[10/30 10:15:15     58s] (I)       Read net information..
[10/30 10:15:15     58s] [NR-eGR] Read numTotalNets=1954  numIgnoredNets=1932
[10/30 10:15:15     58s] (I)       Read testcase time = 0.000 seconds
[10/30 10:15:15     58s] 
[10/30 10:15:15     58s] [NR-eGR] Connected 0 must-join pins/ports
[10/30 10:15:15     58s] (I)       read default dcut vias
[10/30 10:15:15     58s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:15     58s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:15     58s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:15     58s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:15     58s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:15     58s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:15     58s] (I)       build grid graph start
[10/30 10:15:15     58s] (I)       build grid graph end
[10/30 10:15:15     58s] (I)       Model blockage into capacity
[10/30 10:15:15     58s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:15     58s] (I)       Modeling time = 0.010 seconds
[10/30 10:15:15     58s] 
[10/30 10:15:15     58s] (I)       Moved 5 terms for better access 
[10/30 10:15:15     58s] (I)       Number of ignored nets = 0
[10/30 10:15:15     58s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:15:15     58s] (I)       Number of clock nets = 22.  Ignored: No
[10/30 10:15:15     58s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:15     58s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:15     58s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:15     58s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:15     58s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:15     58s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:15     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:15     58s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[10/30 10:15:15     58s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1796.5 MB
[10/30 10:15:15     58s] (I)       Ndr track 0 does not exist
[10/30 10:15:15     58s] (I)       Ndr track 0 does not exist
[10/30 10:15:15     58s] (I)       Layer1  viaCost=200.00
[10/30 10:15:15     58s] (I)       Layer2  viaCost=200.00
[10/30 10:15:15     58s] (I)       Layer3  viaCost=300.00
[10/30 10:15:15     58s] (I)       Layer4  viaCost=200.00
[10/30 10:15:15     58s] (I)       Layer5  viaCost=200.00
[10/30 10:15:15     58s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:15     58s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:15     58s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:15     58s] (I)       Site width          :   460  (dbu)
[10/30 10:15:15     58s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:15     58s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:15     58s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:15     58s] (I)       Grid                :   221   221     6
[10/30 10:15:15     58s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:15     58s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:15     58s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:15     58s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:15     58s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:15     58s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:15     58s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:15     58s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:15     58s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:15     58s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:15     58s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:15     58s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:15     58s] (I)       --------------------------------------------------------
[10/30 10:15:15     58s] 
[10/30 10:15:15     58s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/30 10:15:15     58s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200[10/30 10:15:15     58s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:15     58s] [NR-eGR] Rule id: 0  Nets: 22 
  L5=1200  L6=6400
[10/30 10:15:15     58s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/30 10:15:15     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:15     58s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:15     58s] (I)       Pitch:  L1=340[10/30 10:15:15     58s] [NR-eGR] Rule id: 1  Nets: 0 
  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:15     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:15     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:15     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:15     58s] (I)       blocked tracks on layer2 : = 162765 / 390065 (41.73%)
[10/30 10:15:15     58s] (I)       blocked tracks on layer3 : = 71788 / 288184 (24.91%)
[10/30 10:15:15     58s] (I)       blocked tracks on layer4 : = 75575 / 217243 (34.79%)
[10/30 10:15:15     58s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:15     58s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:15     58s] (I)       After initializing earlyGlobalRoute syMemory usage = 1796.5 MB
[10/30 10:15:15     58s] (I)       Loading and dumping file time : 0.03 seconds
[10/30 10:15:15     58s] (I)       ============= Initialization =============
[10/30 10:15:15     58s] (I)       totalPins=124  totalGlobalPin=123 (99.19%)
[10/30 10:15:15     58s] [NR-eGR] ========================================
[10/30 10:15:15     58s] [NR-eGR] 
[10/30 10:15:15     58s] (I)       total 2D Cap : 358573 = (141768 H, 216805 V)
[10/30 10:15:15     58s] (I)       ============  Phase 1a Route ============
[10/30 10:15:15     58s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[10/30 10:15:15     58s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:15     58s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:15:15     58s] (I)       Usage: 1134 = (559 H, 575 V) = (0.39% H, 0.27% V) = (1.520e+03um H, 1.564e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1b Route ============
[10/30 10:15:15     58s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1131 = (558 H, 573 V) = (0.39% H, 0.26% V) = (1.518e+03um H, 1.559e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 3.076320e+03um
[10/30 10:15:15     58s] (I)       ============  Phase 1c Route ============
[10/30 10:15:15     58s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:15     58s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1131 = (558 H, 573 V) = (0.39% H, 0.26% V) = (1.518e+03um H, 1.559e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1d Route ============
[10/30 10:15:15     58s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1148 = (559 H, 589 V) = (0.39% H, 0.27% V) = (1.520e+03um H, 1.602e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1e Route ============
[10/30 10:15:15     58s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1148 = (559 H, 589 V) = (0.39% H, 0.27% V) = (1.520e+03um H, 1.602e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1f Route ============
[10/30 10:15:15     58s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.122560e+03um
[10/30 10:15:15     58s] [NR-eGR] 
[10/30 10:15:15     58s] (I)       Phase 1f runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1157 = (559 H, 598 V) = (0.39% H, 0.28% V) = (1.520e+03um H, 1.627e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1g Route ============
[10/30 10:15:15     58s] (I)       Usage: 1148 = (561 H, 587 V) = (0.40% H, 0.27% V) = (1.526e+03um H, 1.597e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       numNets=22  numFullyRipUpNets=8  numPartialRipUpNets=8 
[10/30 10:15:15     58s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:15     58s] [NR-eGR] Move 8 nets to layer range [3, 6]
[10/30 10:15:15     58s] (I)       total 2D Cap : 533494 = (156332 H, 377162 V)
[10/30 10:15:15     58s] (I)       ============  Phase 1a Route ============
[10/30 10:15:15     58s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:15     58s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:15:15     58s] (I)       Usage: 1568 = (795 H, 773 V) = (0.51% H, 0.20% V) = (2.162e+03um H, 2.103e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1b Route ============
[10/30 10:15:15     58s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1566 = (795 H, 771 V) = (0.51% H, 0.20% V) = (2.162e+03um H, 2.097e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       earlyGlobalRoute overflow of layer group 2: 0.14% H + 0.00% V. EstWL: 1.136960e+03um
[10/30 10:15:15     58s] (I)       ============  Phase 1c Route ============
[10/30 10:15:15     58s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:15     58s] [NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[10/30 10:15:15     58s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1566 = (795 H, 771 V) = (0.51% H, 0.20% V) = (2.162e+03um H, 2.097e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1d Route ============
[10/30 10:15:15     58s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1581 = (796 H, 785 V) = (0.51% H, 0.21% V) = (2.165e+03um H, 2.135e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1e Route ============
[10/30 10:15:15     58s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1581 = (796 H, 785 V) = (0.51% H, 0.21% V) = (2.165e+03um H, 2.135e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       [10/30 10:15:15     58s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.177760e+03um
[10/30 10:15:15     58s] [NR-eGR] 
============  Phase 1f Route ============
[10/30 10:15:15     58s] (I)       Phase 1f runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 1587 = (793 H, 794 V) = (0.51% H, 0.21% V) = (2.157e+03um H, 2.160e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1g Route ============
[10/30 10:15:15     58s] (I)       Usage: 1577 = (798 H, 779 V) = (0.51% H, 0.21% V) = (2.171e+03um H, 2.119e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       numNets=8  numFullyRipUpNets=1  numPartialRipUpNets=8 
[10/30 10:15:15     58s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:15     58s] [NR-eGR] Move 8 nets to layer range [2, 6]
[10/30 10:15:15     58s] (I)       total 2D Cap : 761467 = (384305 H, 377162 V)
[10/30 10:15:15     58s] (I)       ============  Phase 1a Route ============
[10/30 10:15:15     58s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [2, 6]
[10/30 10:15:15     58s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 2334 = (1215 H, 1119 V) = (0.32% H, 0.30% V) = (3.305e+03um H, 3.044e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1b Route ============
[10/30 10:15:15     58s] (I)       Usage: 2334 = (1215 H, 1119 V) = (0.32% H, 0.30% V) = (3.305e+03um H, 3.044e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.048160e+03um
[10/30 10:15:15     58s] (I)       ============  Phase 1c Route ============
[10/30 10:15:15     58s] (I)       Usage: 2334 = (1215 H, 1119 V) = (0.32% H, 0.30% V) = (3.305e+03um H, 3.044e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1d Route ============
[10/30 10:15:15     58s] (I)       Usage: 2334 = (1215 H, 1119 V) = (0.32% H, 0.30% V) = (3.305e+03um H, 3.044e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1e Route ============
[10/30 10:15:15     58s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:15     58s] (I)       Usage: 2334 = (1215 H, 1119 V) = (0.32% H, 0.30% V) = (3.305e+03um H, 3.044e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1f Route ============
[10/30 10:15:15     58s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.048160e+03um
[10/30 10:15:15     58s] [NR-eGR] 
[10/30 10:15:15     58s] (I)       Usage: 2334 = (1215 H, 1119 V) = (0.32% H, 0.30% V) = (3.305e+03um H, 3.044e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       ============  Phase 1g Route ============
[10/30 10:15:15     58s] (I)       Usage: 2328 = (1217 H, 1111 V) = (0.32% H, 0.29% V) = (3.310e+03um H, 3.022e+03um V)
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:15     58s] (I)       
[10/30 10:15:15     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:15     58s] [NR-eGR]                        OverCon            
[10/30 10:15:15     58s] [NR-eGR]                         #Gcell     %Gcell
[10/30 10:15:15     58s] [NR-eGR]       Layer                (0)    OverCon 
[10/30 10:15:15     58s] [NR-eGR] ----------------------------------------------
[10/30 10:15:15     58s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR] ----------------------------------------------
[10/30 10:15:15     58s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/30 10:15:15     58s] [NR-eGR] 
[10/30 10:15:15     58s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:15:15     58s] (I)       total 2D Cap : 762758 = (385457 H, 377301 V)
[10/30 10:15:15     58s] (I)       ============= track Assignment ============
[10/30 10:15:15     58s] (I)       extract Global 3D Wires
[10/30 10:15:15     58s] (I)       Extract Global WL : time=0.00
[10/30 10:15:15     58s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:15:15     58s] (I)       Initialization real time=0.00 seconds
[10/30 10:15:15     58s] (I)       Run Multi-thread track assignment
[10/30 10:15:15     58s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/30 10:15:15     58s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/30 10:15:15     58s] (I)       Kernel real time=0.00 seconds
[10/30 10:15:15     58s] (I)       End Greedy Track Assignment
[10/30 10:15:15     58s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:15     58s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5348
[10/30 10:15:15     58s] [NR-eGR]   met1  (2H) length: 3.126873e+04um, number of vias: 8734
[10/30 10:15:15     58s] [NR-eGR]   met2  (3V) length: 3.677541e+04um, number of vias: 768
[10/30 10:15:15     58s] [NR-eGR]   met3  (4H) length: 1.299035e+04um, number of vias: 448
[10/30 10:15:15     58s] [NR-eGR]   met4  (5V) length: 7.457485e+03um, number of vias: 20
[10/30 10:15:15     58s] [NR-eGR]   met5  (6H) length: 3.477600e+02um, number of vias: 0
[10/30 10:15:15     58s] [NR-eGR] Total length: 8.883974e+04um, number of vias: 15318
[10/30 10:15:15     58s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:15     58s] [NR-eGR] Total eGR-routed clock nets wire length: 3.078350e+03um 
[10/30 10:15:15     58s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:15     58s] [NR-eGR] Report for selected net(s) only.
[10/30 10:15:15     58s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 120
[10/30 10:15:15     58s] [NR-eGR]   met1  (2H) length: 3.108750e+02um, number of vias: 140
[10/30 10:15:15     58s] [NR-eGR]   met2  (3V) length: 1.447420e+03um, number of vias: 74
[10/30 10:15:15     58s] [NR-eGR]   met3  (4H) length: 1.223395e+03um, number of vias: 17
[10/30 10:15:15     58s] [NR-eGR]   met4  (5V) length: 9.666000e+01um, number of vias: 0
[10/30 10:15:15     58s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/30 10:15:15     58s] [NR-eGR] Total length: 3.078350e+03um, number of vias: 351
[10/30 10:15:15     58s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:15     58s] [NR-eGR] Total routed clock nets wire length: 3.078350e+03um, number of vias: 351
[10/30 10:15:15     58s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:15     58s] [NR-eGR] End Peak syMemory usage = 1804.5 MB
[10/30 10:15:15     58s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[10/30 10:15:15     58s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Early Global Route - eGR only step
[10/30 10:15:15     58s] Set FIXED routing status on 22 net(s)
[10/30 10:15:15     58s]       Routing using eGR only done.
[10/30 10:15:15     58s] Net route status summary:
[10/30 10:15:15     58s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:15     58s]   Non-clock:  1954 (unrouted=32, trialRouted=1922, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:15     58s] 
[10/30 10:15:15     58s] CCOPT: Done with clock implementation routing.
[10/30 10:15:15     58s] 
[10/30 10:15:15     58s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.2)
[10/30 10:15:15     58s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:15     58s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[10/30 10:15:15     58s]     Clock implementation routing done.
[10/30 10:15:15     58s]     Leaving CCOpt scope - extractRC...
[10/30 10:15:15     58s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/30 10:15:15     58s] Extraction called for design 'dot_product' of instances=9370 and nets=1976 using extraction engine 'pre_route' .
[10/30 10:15:15     58s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:15     58s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:15     58s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:15     58s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:15     58s] RCMode: PreRoute
[10/30 10:15:15     58s]       RC Corner Indexes            0       1   
[10/30 10:15:15     58s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:15     58s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:15     58s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:15     58s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:15     58s] Shrink Factor                : 1.00000
[10/30 10:15:15     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:15     58s] Updating RC grid for preRoute extraction ...
[10/30 10:15:15     58s] Initializing multi-corner resistance tables ...
[10/30 10:15:16     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1804.484M)
[10/30 10:15:16     58s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/30 10:15:16     58s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/30 10:15:16     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1804.5M
[10/30 10:15:16     59s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:16     59s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Starting CMU at level 4, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.029, REAL:0.030, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.029, REAL:0.030, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1804.5M
[10/30 10:15:16     59s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1804.5M
[10/30 10:15:16     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1804.5MB).
[10/30 10:15:16     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.036, MEM:1804.5M
[10/30 10:15:16     59s]     Calling post conditioning for eGRPC...
[10/30 10:15:16     59s]       eGRPC...
[10/30 10:15:16     59s]         eGRPC active optimizations:
[10/30 10:15:16     59s]          - Move Down
[10/30 10:15:16     59s]          - Downsizing before DRV sizing
[10/30 10:15:16     59s]          - DRV fixing with cell sizing
[10/30 10:15:16     59s]          - Move to fanout
[10/30 10:15:16     59s]          - Cloning
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]         Currently running CTS, using active skew data
[10/30 10:15:16     59s]         Reset bufferability constraints...
[10/30 10:15:16     59s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[10/30 10:15:16     59s]         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:16     59s]         Rebuilding timing graph...
[10/30 10:15:16     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1804.5M, InitMEM = 1804.5M)
[10/30 10:15:16     59s]         Rebuilding timing graph done.
[10/30 10:15:16     59s] End AAE Lib Interpolated Model. (MEM=1804.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:16     59s]         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]         Clock DAG stats eGRPC initial state:
[10/30 10:15:16     59s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:16     59s]           cell areas       : b=0.000um^2, i=190.182um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=286.525um^2
[10/30 10:15:16     59s]           cell capacitance : b=0.000pF, i=0.245pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.264pF
[10/30 10:15:16     59s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:16     59s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.269pF, total=0.407pF
[10/30 10:15:16     59s]           wire lengths     : top=0.000um, trunk=1048.545um, leaf=2029.805um, total=3078.350um
[10/30 10:15:16     59s]         Clock DAG net violations eGRPC initial state:
[10/30 10:15:16     59s]           Remaining Transition : {count=1, worst=[0.711ns]} avg=0.711ns sd=0.000ns sum=0.711ns
[10/30 10:15:16     59s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[10/30 10:15:16     59s]           Trunk : target=0.223ns count=9 avg=0.132ns sd=0.075ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:16     59s]           Leaf  : target=0.040ns count=1 avg=0.751ns sd=0.000ns min=0.751ns max=0.751ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:16     59s]           Leaf  : target=0.223ns count=12 avg=0.152ns sd=0.032ns min=0.091ns max=0.212ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:16     59s]         Clock DAG library cell distribution eGRPC initial state {count}:
[10/30 10:15:16     59s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 13 
[10/30 10:15:16     59s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:16     59s]         Primary reporting skew group eGRPC initial state:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.541, max=0.790, avg=0.725, sd=0.074], skew [0.248 vs 0.262], 100% {0.541, 0.790} (wid=0.081 ws=0.077) (gid=0.784 gs=0.323)
[10/30 10:15:16     59s]         Skew group summary eGRPC initial state:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.541, max=0.790, avg=0.725, sd=0.074], skew [0.248 vs 0.262], 100% {0.541, 0.790} (wid=0.081 ws=0.077) (gid=0.784 gs=0.323)
[10/30 10:15:16     59s]         Clock network insertion delays are now [0.541ns, 0.790ns] average 0.725ns std.dev 0.074ns
[10/30 10:15:16     59s]         Moving buffers...
[10/30 10:15:16     59s]         Violation analysis...
[10/30 10:15:16     59s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[10/30 10:15:16     59s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Violation analysis
[10/30 10:15:16     59s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]           Nodes to move:         1
[10/30 10:15:16     59s]           Processed:             1
[10/30 10:15:16     59s]           Moved (slew improved): 0
[10/30 10:15:16     59s]           Moved (slew fixed):    0
[10/30 10:15:16     59s]           Not moved:             1
[10/30 10:15:16     59s]         Clock DAG stats eGRPC after moving buffers:
[10/30 10:15:16     59s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:16     59s]           cell areas       : b=0.000um^2, i=190.182um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=286.525um^2
[10/30 10:15:16     59s]           cell capacitance : b=0.000pF, i=0.245pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.264pF
[10/30 10:15:16     59s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:16     59s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.269pF, total=0.407pF
[10/30 10:15:16     59s]           wire lengths     : top=0.000um, trunk=1048.545um, leaf=2029.805um, total=3078.350um
[10/30 10:15:16     59s]         Clock DAG net violations eGRPC after moving buffers:
[10/30 10:15:16     59s]           Remaining Transition : {count=1, worst=[0.711ns]} avg=0.711ns sd=0.000ns sum=0.711ns
[10/30 10:15:16     59s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[10/30 10:15:16     59s]           Trunk : target=0.223ns count=9 avg=0.132ns sd=0.075ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:16     59s]           Leaf  : target=0.040ns count=1 avg=0.751ns sd=0.000ns min=0.751ns max=0.751ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:16     59s]           Leaf  : target=0.223ns count=12 avg=0.152ns sd=0.032ns min=0.091ns max=0.212ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:16     59s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[10/30 10:15:16     59s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 13 
[10/30 10:15:16     59s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:16     59s]         Primary reporting skew group eGRPC after moving buffers:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.541, max=0.790, avg=0.725, sd=0.074], skew [0.248 vs 0.262], 100% {0.541, 0.790} (wid=0.081 ws=0.077) (gid=0.784 gs=0.323)
[10/30 10:15:16     59s]         Skew group summary eGRPC after moving buffers:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.541, max=0.790, avg=0.725, sd=0.074], skew [0.248 vs 0.262], 100% {0.541, 0.790} (wid=0.081 ws=0.077) (gid=0.784 gs=0.323)
[10/30 10:15:16     59s]         Clock network insertion delays are now [0.541ns, 0.790ns] average 0.725ns std.dev 0.074ns
[10/30 10:15:16     59s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Moving buffers
[10/30 10:15:16     59s]         Initial Pass of Downsizing Clock Tree Cells...
[10/30 10:15:16     59s]         Artificially removing long paths...
[10/30 10:15:16     59s]           BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/30 10:15:16     59s]           {clk/my_constraint_mode,WC: 0.748 -> 0.790}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/30 10:15:16     59s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/30 10:15:16     59s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]         Modifying slew-target multiplier from 1 to 0.9
[10/30 10:15:16     59s]         Downsizing prefiltering...
[10/30 10:15:16     59s]         Downsizing prefiltering done.
[10/30 10:15:16     59s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:16     59s]         DoDownSizing Summary : numSized = 1, numUnchanged = 15, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 6, numSkippedDueToCloseToSkewTarget = 0
[10/30 10:15:16     59s]         CCOpt-eGRPC Downsizing: considered: 16, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 15, unsuccessful: 0, sized: 1
[10/30 10:15:16     59s]         Downsizing prefiltering...
[10/30 10:15:16     59s]         Downsizing prefiltering done.
[10/30 10:15:16     59s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:16     59s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[10/30 10:15:16     59s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[10/30 10:15:16     59s]         Reverting slew-target multiplier from 0.9 to 1
[10/30 10:15:16     59s]         Clock DAG stats eGRPC after downsizing:
[10/30 10:15:16     59s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:16     59s]           cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:16     59s]           cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:16     59s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:16     59s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.269pF, total=0.407pF
[10/30 10:15:16     59s]           wire lengths     : top=0.000um, trunk=1048.545um, leaf=2029.805um, total=3078.350um
[10/30 10:15:16     59s]         Clock DAG net violations eGRPC after downsizing:
[10/30 10:15:16     59s]           Remaining Transition : {count=1, worst=[0.707ns]} avg=0.707ns sd=0.000ns sum=0.707ns
[10/30 10:15:16     59s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[10/30 10:15:16     59s]           Trunk : target=0.223ns count=9 avg=0.133ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:16     59s]           Leaf  : target=0.040ns count=1 avg=0.747ns sd=0.000ns min=0.747ns max=0.747ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:16     59s]           Leaf  : target=0.223ns count=12 avg=0.152ns sd=0.032ns min=0.091ns max=0.212ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:16     59s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[10/30 10:15:16     59s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:16     59s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:16     59s]         Primary reporting skew group eGRPC after downsizing:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.529, max=0.790, avg=0.727, sd=0.071], skew [0.261 vs 0.262], 100% {0.529, 0.790} (wid=0.080 ws=0.077) (gid=0.784 gs=0.335)
[10/30 10:15:16     59s]         Skew group summary eGRPC after downsizing:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.529, max=0.790, avg=0.727, sd=0.071], skew [0.261 vs 0.262], 100% {0.529, 0.790} (wid=0.080 ws=0.077) (gid=0.784 gs=0.335)
[10/30 10:15:16     59s]         Clock network insertion delays are now [0.529ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:16     59s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[10/30 10:15:16     59s]         Fixing DRVs...
[10/30 10:15:16     59s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:16     59s]         CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]         PRO Statistics: Fix DRVs (cell sizing):
[10/30 10:15:16     59s]         =======================================
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]         Cell changes by Net Type:
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]         -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:16     59s]         Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/30 10:15:16     59s]         -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:16     59s]         top                0                    0           0            0                    0                  0 (0.0%)
[10/30 10:15:16     59s]         trunk              0                    0           0            0                    0                  0 (0.0%)
[10/30 10:15:16     59s]         leaf               1 (100.0%)           0           0            0                    0                  1 (100.0%)
[10/30 10:15:16     59s]         -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:16     59s]         Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
[10/30 10:15:16     59s]         -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[10/30 10:15:16     59s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/30 10:15:16     59s]         
[10/30 10:15:16     59s]         Clock DAG stats eGRPC after DRV fixing:
[10/30 10:15:16     59s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:16     59s]           cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:16     59s]           cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:16     59s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:16     59s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.269pF, total=0.407pF
[10/30 10:15:16     59s]           wire lengths     : top=0.000um, trunk=1048.545um, leaf=2029.805um, total=3078.350um
[10/30 10:15:16     59s]         Clock DAG net violations eGRPC after DRV fixing:
[10/30 10:15:16     59s]           Remaining Transition : {count=1, worst=[0.707ns]} avg=0.707ns sd=0.000ns sum=0.707ns
[10/30 10:15:16     59s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[10/30 10:15:16     59s]           Trunk : target=0.223ns count=9 avg=0.133ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:16     59s]           Leaf  : target=0.040ns count=1 avg=0.747ns sd=0.000ns min=0.747ns max=0.747ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:16     59s]           Leaf  : target=0.223ns count=12 avg=0.152ns sd=0.032ns min=0.091ns max=0.212ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:16     59s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[10/30 10:15:16     59s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:16     59s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:16     59s]         Primary reporting skew group eGRPC after DRV fixing:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.529, max=0.790, avg=0.727, sd=0.071], skew [0.261 vs 0.262], 100% {0.529, 0.790} (wid=0.080 ws=0.077) (gid=0.784 gs=0.335)
[10/30 10:15:16     59s]         Skew group summary eGRPC after DRV fixing:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.529, max=0.790, avg=0.727, sd=0.071], skew [0.261 vs 0.262], 100% {0.529, 0.790} (wid=0.080 ws=0.077) (gid=0.784 gs=0.335)
[10/30 10:15:16     59s]         Clock network insertion delays are now [0.529ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:16     59s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Fixing DRVs
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] Slew Diagnostics: After DRV fixing
[10/30 10:15:16     59s] ==================================
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] Global Causes:
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] -------------------------------------
[10/30 10:15:16     59s] Cause
[10/30 10:15:16     59s] -------------------------------------
[10/30 10:15:16     59s] DRV fixing with buffering is disabled
[10/30 10:15:16     59s] -------------------------------------
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] Top 5 overslews:
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] ----------------------------------------------------------------------------------------------
[10/30 10:15:16     59s] Overslew    Causes                                                       Driving Pin
[10/30 10:15:16     59s] ----------------------------------------------------------------------------------------------
[10/30 10:15:16     59s] 0.707ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    CTS_ccl_a_inv_00040/Y
[10/30 10:15:16     59s] ----------------------------------------------------------------------------------------------
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] ------------------------------------------
[10/30 10:15:16     59s] Cause                           Occurences
[10/30 10:15:16     59s] ------------------------------------------
[10/30 10:15:16     59s] Inst already optimally sized        1
[10/30 10:15:16     59s] ------------------------------------------
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] Violation diagnostics counts from the 1 nodes that have violations:
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] ------------------------------------------
[10/30 10:15:16     59s] Cause                           Occurences
[10/30 10:15:16     59s] ------------------------------------------
[10/30 10:15:16     59s] Inst already optimally sized        1
[10/30 10:15:16     59s] ------------------------------------------
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s]         Reconnecting optimized routes...
[10/30 10:15:16     59s]         Reset timing graph...
[10/30 10:15:16     59s] Ignoring AAE DB Resetting ...
[10/30 10:15:16     59s]         Reset timing graph done.
[10/30 10:15:16     59s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]         Violation analysis...
[10/30 10:15:16     59s]         Analysising clock tree DRVs: Rebuilding timing graph...
[10/30 10:15:16     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1772.5M, InitMEM = 1772.5M)
[10/30 10:15:16     59s]         Rebuilding timing graph done.
[10/30 10:15:16     59s] End AAE Lib Interpolated Model. (MEM=1772.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:16     59s]         Analysising clock tree DRVs: Done
[10/30 10:15:16     59s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Violation analysis
[10/30 10:15:16     59s] Clock instances to consider for cloning: 0
[10/30 10:15:16     59s]         Reset timing graph...
[10/30 10:15:16     59s] Ignoring AAE DB Resetting ...
[10/30 10:15:16     59s]         Reset timing graph done.
[10/30 10:15:16     59s]         Set dirty flag on 18 insts, 36 nets
[10/30 10:15:16     59s]         Clock DAG stats before routing clock trees:
[10/30 10:15:16     59s]           cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:16     59s]           cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:16     59s]           cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:16     59s]           sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:16     59s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.269pF, total=0.407pF
[10/30 10:15:16     59s]           wire lengths     : top=0.000um, trunk=1048.545um, leaf=2029.805um, total=3078.350um
[10/30 10:15:16     59s]         Clock DAG net violations before routing clock trees:
[10/30 10:15:16     59s]           Remaining Transition : {count=1, worst=[0.707ns]} avg=0.707ns sd=0.000ns sum=0.707ns
[10/30 10:15:16     59s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[10/30 10:15:16     59s]           Trunk : target=0.223ns count=9 avg=0.133ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:16     59s]           Leaf  : target=0.040ns count=1 avg=0.747ns sd=0.000ns min=0.747ns max=0.747ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:16     59s]           Leaf  : target=0.223ns count=12 avg=0.152ns sd=0.032ns min=0.091ns max=0.212ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:16     59s]         Clock DAG library cell distribution before routing clock trees {count}:
[10/30 10:15:16     59s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:16     59s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:16     59s]         Primary reporting skew group before routing clock trees:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.529, max=0.790, avg=0.727, sd=0.071], skew [0.261 vs 0.262], 100% {0.529, 0.790} (wid=0.080 ws=0.077) (gid=0.784 gs=0.335)
[10/30 10:15:16     59s]         Skew group summary before routing clock trees:
[10/30 10:15:16     59s]           skew_group clk/my_constraint_mode: insertion delay [min=0.529, max=0.790, avg=0.727, sd=0.071], skew [0.261 vs 0.262], 100% {0.529, 0.790} (wid=0.080 ws=0.077) (gid=0.784 gs=0.335)
[10/30 10:15:16     59s]         Clock network insertion delays are now [0.529ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:16     59s]       eGRPC done.
[10/30 10:15:16     59s]     Calling post conditioning for eGRPC done.
[10/30 10:15:16     59s]   eGR Post Conditioning loop iteration 0 done.
[10/30 10:15:16     59s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[10/30 10:15:16     59s]   ClockRefiner...
[10/30 10:15:16     59s] Assigned high priority to 0 cells.
[10/30 10:15:16     59s]   Performing Single Pass Refine Place.
[10/30 10:15:16     59s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1760.5M
[10/30 10:15:16     59s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1760.5M
[10/30 10:15:16     59s] Info: 21 insts are soft-fixed.
[10/30 10:15:16     59s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.007, REAL:0.007, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Starting CMU at level 5, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.031, REAL:0.032, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.031, REAL:0.032, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1768.5M
[10/30 10:15:16     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1768.5MB).
[10/30 10:15:16     59s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.040, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.040, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF: Starting RefinePlace at level 1, MEM:1768.5M
[10/30 10:15:16     59s] *** Starting place_detail (0:00:59.3 mem=1768.5M) ***
[10/30 10:15:16     59s] Total net bbox length = 7.835e+04 (4.004e+04 3.831e+04) (ext = 1.462e+04)
[10/30 10:15:16     59s] Info: 21 insts are soft-fixed.
[10/30 10:15:16     59s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:16     59s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:16     59s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:16     59s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1768.5M
[10/30 10:15:16     59s] Starting refinePlace ...
[10/30 10:15:16     59s]   Spread Effort: high, standalone mode, useDDP on.
[10/30 10:15:16     59s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1768.5MB) @(0:00:59.3 - 0:00:59.3).
[10/30 10:15:16     59s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:16     59s] wireLenOptFixPriorityInst 80 inst fixed
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:16     59s] Move report: legalization moves 6 insts, mean move: 2.43 um, max move: 5.44 um
[10/30 10:15:16     59s] 	Max move on inst (FE_OFC192_dout_2): (333.96, 223.04) --> (333.96, 228.48)
[10/30 10:15:16     59s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1768.5MB) @(0:00:59.3 - 0:00:59.3).
[10/30 10:15:16     59s] Move report: Detail placement moves 6 insts, mean move: 2.43 um, max move: 5.44 um
[10/30 10:15:16     59s] 	Max move on inst (FE_OFC192_dout_2): (333.96, 223.04) --> (333.96, 228.48)
[10/30 10:15:16     59s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:16     59s]   maximum (X+Y) =         5.44 um
[10/30 10:15:16     59s]   inst (FE_OFC192_dout_2) with max move: (333.96, 223.04) -> (333.96, 228.48)
[10/30 10:15:16     59s]   mean    (X+Y) =         2.43 um
[10/30 10:15:16     59s] Total instances moved : 6
[10/30 10:15:16     59s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1768.5MB
[10/30 10:15:16     59s] Summary Report:
[10/30 10:15:16     59s] Instances move: 6 (out of 1595 movable)
[10/30 10:15:16     59s] Instances flipped: 0
[10/30 10:15:16     59s] Mean displacement: 2.43 um
[10/30 10:15:16     59s] Max displacement: 5.44 um (Instance: FE_OFC192_dout_2) (333.96, 223.04) -> (333.96, 228.48)
[10/30 10:15:16     59s] 	Length: 6 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_4
[10/30 10:15:16     59s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.028, REAL:0.023, MEM:1768.5M
[10/30 10:15:16     59s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1768.5MB) @(0:00:59.3 - 0:00:59.3).
[10/30 10:15:16     59s] OPERPROF: Finished RefinePlace at level 1, CPU:0.038, REAL:0.034, MEM:1768.5M
[10/30 10:15:16     59s] Total net bbox length = 7.835e+04 (4.004e+04 3.831e+04) (ext = 1.461e+04)
[10/30 10:15:16     59s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1768.5MB
[10/30 10:15:16     59s] *** Finished place_detail (0:00:59.3 mem=1768.5M) ***
[10/30 10:15:16     59s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1760.5M
[10/30 10:15:16     59s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:16     59s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.005, REAL:0.005, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Starting CMU at level 4, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.028, REAL:0.029, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.028, REAL:0.029, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1768.5M
[10/30 10:15:16     59s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1768.5M
[10/30 10:15:16     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1768.5MB).
[10/30 10:15:16     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.037, MEM:1768.5M
[10/30 10:15:16     59s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[10/30 10:15:16     59s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/30 10:15:16     59s] Moved 0 and flipped 0 of 81 clock sinks during refinement.
[10/30 10:15:16     59s]   Moved 0, flipped 0 and cell swapped 0 of 102 clock instance(s) during refinement.
[10/30 10:15:16     59s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/30 10:15:16     59s]   The largest move was 0 microns for .
[10/30 10:15:16     59s] Revert refine place priority changes on 0 cells.
[10/30 10:15:16     59s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   ClockRefiner
[10/30 10:15:16     59s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   CCOpt::Phase::eGRPC
[10/30 10:15:16     59s]   CCOpt::Phase::Routing...
[10/30 10:15:16     59s]   Clock implementation routing...
[10/30 10:15:16     59s]     Leaving CCOpt scope - Routing Tools...
[10/30 10:15:16     59s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1760.5M
[10/30 10:15:16     59s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M
[10/30 10:15:16     59s] Net route status summary:
[10/30 10:15:16     59s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:16     59s]   Non-clock:  1954 (unrouted=32, trialRouted=1922, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:16     59s]     Routing using eGR in eGR->NR Step...
[10/30 10:15:16     59s]       Early Global Route - eGR->NR step...
[10/30 10:15:16     59s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[10/30 10:15:16     59s] (ccopt eGR): Start to route 22 all nets
[10/30 10:15:16     59s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:16     59s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:16     59s] [PSP]    Started earlyGlobalRoute kernel
[10/30 10:15:16     59s] [PSP]    Initial Peak syMemory usage = 1760.5 MB
[10/30 10:15:16     59s] (I)       Reading DB...
[10/30 10:15:16     59s] (I)       Read data from FE... (mem=1760.5M)
[10/30 10:15:16     59s] (I)       Read nodes and places... (mem=1760.5M)
[10/30 10:15:16     59s] (I)       Done Read nodes and places (cpu=0.003s, mem=1760.5M)
[10/30 10:15:16     59s] (I)       Read nets... (mem=1760.5M)
[10/30 10:15:16     59s] (I)       Done Read nets (cpu=0.002s, mem=1760.5M)
[10/30 10:15:16     59s] (I)       Done Read data from FE (cpu=0.005s, mem=1760.5M)
[10/30 10:15:16     59s] (I)       before initializing RouteDB syMemory usage = 1760.5 MB
[10/30 10:15:16     59s] (I)       congestionReportName   : 
[10/30 10:15:16     59s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:16     59s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:16     59s] (I)       doTrackAssignment      : 1
[10/30 10:15:16     59s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:16     59s] (I)       numThreads             : 4
[10/30 10:15:16     59s] (I)       bufferingAwareRouting  : false
[10/30 10:15:16     59s] (I)       honorPin               : false
[10/30 10:15:16     59s] (I)       honorPinGuide          : true
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] honorMsvRouteConstraint: false
honorPartition         : false
[10/30 10:15:16     59s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:16     59s] (I)       allowPartitionCrossover: false
[10/30 10:15:16     59s] (I)       honorSingleEntry       : true
[10/30 10:15:16     59s] (I)       honorSingleEntryStrong : true
[10/30 10:15:16     59s] (I)       handleViaSpacingRule   : false
[10/30 10:15:16     59s] (I)       handleEolSpacingRule   : true
[10/30 10:15:16     59s] (I)       PDConstraint           : none
[10/30 10:15:16     59s] (I)       expBetterNDRHandling   : true
[10/30 10:15:16     59s] (I)       routingEffortLevel     : 10000
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/30 10:15:16     59s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:16     59s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:16     59s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:16     59s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:16     59s] (I)       numRowsPerGCell        : 1
[10/30 10:15:16     59s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:16     59s] (I)       multiThreadingTA       : 1
[10/30 10:15:16     59s] (I)       optimizationMode       : false
[10/30 10:15:16     59s] (I)       routeSecondPG          : false
[10/30 10:15:16     59s] (I)       scenicRatioForLayerRelax: 1.25
[10/30 10:15:16     59s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:16     59s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:16     59s] (I)       scenicBound            : 3.00
[10/30 10:15:16     59s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:16     59s] (I)       source-to-sink ratio   : 0.30
[10/30 10:15:16     59s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:16     59s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:16     59s] (I)       layerCongestionRatio   : 1.00
[10/30 10:15:16     59s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:16     59s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:16     59s] (I)       localRouteEffort       : 1.00
[10/30 10:15:16     59s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:16     59s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:16     59s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:16     59s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:16     59s] (I)       routeVias              : 
[10/30 10:15:16     59s] (I)       readTROption           : true
[10/30 10:15:16     59s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:16     59s] (I)       routeSelectedNetsOnly  : true
[10/30 10:15:16     59s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:16     59s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:16     59s] (I)       extraDemandForClocks   : 0
[10/30 10:15:16     59s] (I)       steinerRemoveLayers    : false
[10/30 10:15:16     59s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:16     59s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:16     59s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:16     59s] (I)       spanningTreeRefinement : true
[10/30 10:15:16     59s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:16     59s] (I)       starting read tracks
[10/30 10:15:16     59s] (I)       build grid graph
[10/30 10:15:16     59s] (I)       build grid graph start
[10/30 10:15:16     59s] (I)       build grid graph end
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] li1 has no routable track
[10/30 10:15:16     59s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:16     59s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:16     59s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:16     59s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:16     59s] [NR-eGR] met5 has single uniform track structure
merge level 0
[10/30 10:15:16     59s] (I)       numViaLayers=6
[10/30 10:15:16     59s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:16     59s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:16     59s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:16     59s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:16     59s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:16     59s] (I)       end build via table
[10/30 10:15:16     59s] [NR-eGR] Read 16195 PG shapes in 0.001 seconds
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] [NR-eGR] numRoutingBlks=0 numInstBlks=20471 numPGBlocks=16195 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:16     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/30 10:15:16     59s] (I)       readDataFromPlaceDB
[10/30 10:15:16     59s] (I)       Read net information..
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] Read numTotalNets=1954  numIgnoredNets=1932
Read testcase time = 0.000 seconds
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] [NR-eGR] Connected 0 must-join pins/ports
[10/30 10:15:16     59s] (I)       read default dcut vias
[10/30 10:15:16     59s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:16     59s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:16     59s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:16     59s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:16     59s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:16     59s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:16     59s] (I)       build grid graph start
[10/30 10:15:16     59s] (I)       build grid graph end
[10/30 10:15:16     59s] (I)       Model blockage into capacity
[10/30 10:15:16     59s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:16     59s] (I)       Modeling time = 0.010 seconds
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] (I)       Moved 4 terms for better access 
[10/30 10:15:16     59s] (I)       Number of ignored nets = 0
[10/30 10:15:16     59s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/30 10:15:16     59s] (I)       Number of clock nets = 22.  Ignored: No
[10/30 10:15:16     59s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:16     59s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:16     59s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:16     59s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:16     59s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:16     59s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:16     59s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:16     59s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[10/30 10:15:16     59s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1760.5 MB
[10/30 10:15:16     59s] (I)       Ndr track 0 does not exist
[10/30 10:15:16     59s] (I)       Ndr track 0 does not exist
[10/30 10:15:16     59s] (I)       Layer1  viaCost=200.00
[10/30 10:15:16     59s] (I)       Layer2  viaCost=200.00
[10/30 10:15:16     59s] (I)       Layer3  viaCost=300.00
[10/30 10:15:16     59s] (I)       Layer4  viaCost=200.00
[10/30 10:15:16     59s] (I)       Layer5  viaCost=200.00
[10/30 10:15:16     59s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:16     59s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:16     59s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:16     59s] (I)       Site width          :   460  (dbu)
[10/30 10:15:16     59s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:16     59s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:16     59s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:16     59s] (I)       Grid                :   221   221     6
[10/30 10:15:16     59s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:16     59s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:16     59s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:16     59s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:16     59s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:16     59s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:16     59s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:16     59s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:16     59s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:16     59s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:16     59s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:16     59s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:16     59s] (I)       --------------------------------------------------------
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:16     59s] [NR-eGR] Rule id: 0id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/30 10:15:16     59s] (I)         Nets: 22 
Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[10/30 10:15:16     59s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/30 10:15:16     59s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] Rule id: 1  Nets: 0 
id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:16     59s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:16     59s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:16     59s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:16     59s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:16     59s] (I)       blocked tracks on layer2 : = 162765 / 390065 (41.73%)
[10/30 10:15:16     59s] (I)       blocked tracks on layer3 : = 71788 / 288184 (24.91%)
[10/30 10:15:16     59s] (I)       blocked tracks on layer4 : = 75575 / 217243 (34.79%)
[10/30 10:15:16     59s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:16     59s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:16     59s] (I)       After initializing earlyGlobalRoute syMemory usage = 1760.5 MB
[10/30 10:15:16     59s] (I)       Loading and dumping file time : 0.03 seconds
[10/30 10:15:16     59s] (I)       ============= Initialization =============
[10/30 10:15:16     59s] [NR-eGR] ========================================
[10/30 10:15:16     59s] [NR-eGR] 
[10/30 10:15:16     59s] (I)       totalPins=124  totalGlobalPin=123 (99.19%)
[10/30 10:15:16     59s] (I)       total 2D Cap : 358573 = (141768 H, 216805 V)
[10/30 10:15:16     59s] (I)       ============  Phase 1a Route ============
[10/30 10:15:16     59s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[10/30 10:15:16     59s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:16     59s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:15:16     59s] (I)       Usage: 1136 = (561 H, 575 V) = (0.40% H, 0.27% V) = (1.526e+03um H, 1.564e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1b Route ============
[10/30 10:15:16     59s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1133 = (560 H, 573 V) = (0.40% H, 0.26% V) = (1.523e+03um H, 1.559e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 3.081760e+03um
[10/30 10:15:16     59s] (I)       ============  Phase 1c Route ============
[10/30 10:15:16     59s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:16     59s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1133 = (560 H, 573 V) = (0.40% H, 0.26% V) = (1.523e+03um H, 1.559e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1d Route ============
[10/30 10:15:16     59s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1150 = (561 H, 589 V) = (0.40% H, 0.27% V) = (1.526e+03um H, 1.602e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1e Route ============
[10/30 10:15:16     59s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1150 = (561 H, 589 V) = (0.40% H, 0.27% V) = (1.526e+03um H, 1.602e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1f Route ============
[10/30 10:15:16     59s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.128000e+03um
[10/30 10:15:16     59s] [NR-eGR] 
[10/30 10:15:16     59s] (I)       Phase 1f runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1159 = (561 H, 598 V) = (0.40% H, 0.28% V) = (1.526e+03um H, 1.627e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1g Route ============
[10/30 10:15:16     59s] (I)       Usage: 1150 = (563 H, 587 V) = (0.40% H, 0.27% V) = (1.531e+03um H, 1.597e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       numNets=22  numFullyRipUpNets=9  numPartialRipUpNets=9 
[10/30 10:15:16     59s] [NR-eGR] Move 9 nets to layer range [3, 6]
[10/30 10:15:16     59s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:16     59s] (I)       total 2D Cap : 533494 = (156332 H, 377162 V)
[10/30 10:15:16     59s] (I)       ============  Phase 1a Route ============
[10/30 10:15:16     59s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:16     59s] [NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[10/30 10:15:16     59s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=9
[10/30 10:15:16     59s] (I)       Usage: 1587 = (806 H, 781 V) = (0.52% H, 0.21% V) = (2.192e+03um H, 2.124e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1b Route ============
[10/30 10:15:16     59s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1585 = (806 H, 779 V) = (0.52% H, 0.21% V) = (2.192e+03um H, 2.119e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       earlyGlobalRoute overflow of layer group 2: 0.14% H + 0.00% V. EstWL: 1.183200e+03um
[10/30 10:15:16     59s] (I)       ============  Phase 1c Route ============
[10/30 10:15:16     59s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:16     59s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1585 = (806 H, 779 V) = (0.52% H, 0.21% V) = (2.192e+03um H, 2.119e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1d Route ============
[10/30 10:15:16     59s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1600 = (807 H, 793 V) = (0.52% H, 0.21% V) = (2.195e+03um H, 2.157e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1e Route ============
[10/30 10:15:16     59s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1600 = (807 H, 793 V) = (0.52% H, 0.21% V) = (2.195e+03um H, 2.157e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.224000e+03um
[10/30 10:15:16     59s] [NR-eGR] 
============  Phase 1f Route ============
[10/30 10:15:16     59s] (I)       Phase 1f runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 1606 = (804 H, 802 V) = (0.51% H, 0.21% V) = (2.187e+03um H, 2.181e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1g Route ============
[10/30 10:15:16     59s] (I)       Usage: 1596 = (809 H, 787 V) = (0.52% H, 0.21% V) = (2.200e+03um H, 2.141e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       numNets=9  numFullyRipUpNets=1  numPartialRipUpNets=9 
[10/30 10:15:16     59s] (I)       [10/30 10:15:16     59s] [NR-eGR] Move 9 nets to layer range [2, 6]
Phase 1l runs 0.00 seconds
[10/30 10:15:16     59s] (I)       total 2D Cap : 761468 = (384306 H, 377162 V)
[10/30 10:15:16     59s] (I)       ============  Phase 1a Route ============
[10/30 10:15:16     59s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [2, 6]
[10/30 10:15:16     59s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 2384 = (1249 H, 1135 V) = (0.33% H, 0.30% V) = (3.397e+03um H, 3.087e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1b Route ============
[10/30 10:15:16     59s] (I)       Usage: 2384 = (1249 H, 1135 V) = (0.33% H, 0.30% V) = (3.397e+03um H, 3.087e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.132480e+03um
[10/30 10:15:16     59s] (I)       ============  Phase 1c Route ============
[10/30 10:15:16     59s] (I)       Usage: 2384 = (1249 H, 1135 V) = (0.33% H, 0.30% V) = (3.397e+03um H, 3.087e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1d Route ============
[10/30 10:15:16     59s] (I)       Usage: 2384 = (1249 H, 1135 V) = (0.33% H, 0.30% V) = (3.397e+03um H, 3.087e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1e Route ============
[10/30 10:15:16     59s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:16     59s] (I)       Usage: 2384 = (1249 H, 1135 V) = (0.33% H, 0.30% V) = (3.397e+03um H, 3.087e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1f Route ============
[10/30 10:15:16     59s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.132480e+03um
[10/30 10:15:16     59s] [NR-eGR] 
[10/30 10:15:16     59s] (I)       Usage: 2384 = (1249 H, 1135 V) = (0.33% H, 0.30% V) = (3.397e+03um H, 3.087e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       ============  Phase 1g Route ============
[10/30 10:15:16     59s] (I)       Usage: 2375 = (1246 H, 1129 V) = (0.32% H, 0.30% V) = (3.389e+03um H, 3.071e+03um V)
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:16     59s] (I)       
[10/30 10:15:16     59s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:16     59s] [NR-eGR]                        OverCon            
[10/30 10:15:16     59s] [NR-eGR]                         #Gcell     %Gcell
[10/30 10:15:16     59s] [NR-eGR]       Layer                (0)    OverCon 
[10/30 10:15:16     59s] [NR-eGR] ----------------------------------------------
[10/30 10:15:16     59s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR] ----------------------------------------------
[10/30 10:15:16     59s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/30 10:15:16     59s] [NR-eGR] 
[10/30 10:15:16     59s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:15:16     59s] (I)       total 2D Cap : 762759 = (385458 H, 377301 V)
[10/30 10:15:16     59s] (I)       ============= track Assignment ============
[10/30 10:15:16     59s] (I)       extract Global 3D Wires
[10/30 10:15:16     59s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/30 10:15:16     59s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/30 10:15:16     59s] (I)       Extract Global WL : time=0.00
[10/30 10:15:16     59s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:15:16     59s] (I)       Initialization real time=0.00 seconds
[10/30 10:15:16     59s] (I)       Run Multi-thread track assignment
[10/30 10:15:16     59s] (I)       Kernel real time=0.00 seconds
[10/30 10:15:16     59s] (I)       End Greedy Track Assignment
[10/30 10:15:16     59s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:16     59s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5348
[10/30 10:15:16     59s] [NR-eGR]   met1  (2H) length: 3.126860e+04um, number of vias: 8734
[10/30 10:15:16     59s] [NR-eGR]   met2  (3V) length: 3.677653e+04um, number of vias: 769
[10/30 10:15:16     59s] [NR-eGR]   met3  (4H) length: 1.299541e+04um, number of vias: 448
[10/30 10:15:16     59s] [NR-eGR]   met4  (5V) length: 7.457485e+03um, number of vias: 20
[10/30 10:15:16     59s] [NR-eGR]   met5  (6H) length: 3.477600e+02um, number of vias: 0
[10/30 10:15:16     59s] [NR-eGR] Total length: 8.884579e+04um, number of vias: 15319
[10/30 10:15:16     59s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:16     59s] [NR-eGR] Total eGR-routed clock nets wire length: 3.084395e+03um 
[10/30 10:15:16     59s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:16     59s] [NR-eGR] Report for selected net(s) only.
[10/30 10:15:16     59s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 120
[10/30 10:15:16     59s] [NR-eGR]   met1  (2H) length: 3.107400e+02um, number of vias: 140
[10/30 10:15:16     59s] [NR-eGR]   met2  (3V) length: 1.448540e+03um, number of vias: 75
[10/30 10:15:16     59s] [NR-eGR]   met3  (4H) length: 1.228455e+03um, number of vias: 17
[10/30 10:15:16     59s] [NR-eGR]   met4  (5V) length: 9.666000e+01um, number of vias: 0
[10/30 10:15:16     59s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/30 10:15:16     59s] [NR-eGR] Total length: 3.084395e+03um, number of vias: 352
[10/30 10:15:16     59s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:16     59s] [NR-eGR] Total routed clock nets wire length: 3.084395e+03um, number of vias: 352
[10/30 10:15:16     59s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:16     59s] [NR-eGR] End Peak syMemory usage = 1768.5 MB
[10/30 10:15:16     59s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[10/30 10:15:16     59s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/.rgfLL5mHr
[10/30 10:15:16     59s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:16     59s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:16     59s] UM:                                                                   Early Global Route - eGR->NR step
[10/30 10:15:16     59s]     Routing using eGR in eGR->NR Step done.
[10/30 10:15:16     59s]     Routing using NR in eGR->NR Step...
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[10/30 10:15:16     59s]   All net are default rule.
[10/30 10:15:16     59s]   Removed pre-existing routes for 22 nets.
[10/30 10:15:16     59s]   Preferred NanoRoute mode settings: Current
[10/30 10:15:16     59s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[10/30 10:15:16     59s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[10/30 10:15:16     59s]       Clock detailed routing...
[10/30 10:15:16     59s]         NanoRoute...
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] route_global_detail
[10/30 10:15:16     59s] 
[10/30 10:15:16     59s] #set_db route_design_detail_auto_stop false
[10/30 10:15:16     59s] #set_db route_design_detail_end_iteration 20
[10/30 10:15:16     59s] #set_db route_design_detail_post_route_spread_wire "true"
[10/30 10:15:16     59s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/30 10:15:16     59s] #set_db route_design_high_freq_search_repair "true"
[10/30 10:15:16     59s] #set_db route_design_allow_pin_as_feedthru "false"
[10/30 10:15:16     59s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/30 10:15:16     59s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/30 10:15:16     59s] #set_db route_design_antenna_diode_insertion true
[10/30 10:15:16     59s] #set_db route_design_selected_net_only true
[10/30 10:15:16     59s] #set_db route_design_with_eco true
[10/30 10:15:16     59s] #set_db route_design_with_si_driven false
[10/30 10:15:16     59s] #set_db route_design_with_timing_driven false
[10/30 10:15:16     59s] #Start route_global_detail on Mon Oct 30 10:15:16 2023
[10/30 10:15:16     59s] #
[10/30 10:15:16     59s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/30 10:15:16     59s] ### Net info: total nets: 1976
[10/30 10:15:16     59s] ### Net info: dirty nets: 22
[10/30 10:15:16     59s] ### Net info: marked as disconnected nets: 0
[10/30 10:15:16     59s] ### Net info: fully routed nets: 0
[10/30 10:15:16     59s] ### Net info: trivial (single pin) nets: 0
[10/30 10:15:16     59s] ### Net info: unrouted nets: 1976
[10/30 10:15:16     59s] ### Net info: re-extraction nets: 0
[10/30 10:15:16     59s] ### Net info: selected nets: 22
[10/30 10:15:16     59s] ### Net info: ignored nets: 0
[10/30 10:15:16     59s] ### Net info: skip routing nets: 0
[10/30 10:15:16     59s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/30 10:15:16     59s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/30 10:15:16     59s] #RTESIG:78da8dd33b4fc330100060667ec5c9ed502492f8ec388fb51089a102d4d20a26ab344e1a
[10/30 10:15:16     59s] #       352f62a752ff3d0124a628ae577fbaf33d3c9bef9235108c5ca44e4b299308cf6b8ca860
[10/30 10:15:16     59s] #       cc412a420f23395c6d97e476367f797d43e643b62fb582c567d394f7d06bd58156c61475
[10/30 10:15:16     59s] #       7ef76718f581515814b551b9eac64d8060ba7e2a8c4f6320a6699bb2c92f0416da74c3e5
[10/30 10:15:16     59s] #       388dc3810ee1a6996043c44aa5455f4dc39005d62a23cefe73aabaafc651486d65228d10
[10/30 10:15:16     59s] #       82c08de9cf814556367b332e9187d667210a71050a7c209ea95aafa8ebe6dc6b6954d5ca
[10/30 10:15:16     59s] #       483041511e10d141e126c9c3c65daaeea44a757193c7ad54eaa051a0b3575f72b37adf7d
[10/30 10:15:16     59s] #       70cfedf26cb512d55337dd5364185f3324641c81fc5630d5d9810920fa74414e65964a7d
[10/30 10:15:16     59s] #       90c754cab4685225992d853feccbb1c88f36177320676e511c9975c8fe90d16a42eb9f40
[10/30 10:15:16     59s] #       c122bbe157c4e1b17d4b84cfa6d0cd37717e4ce1
[10/30 10:15:16     59s] #
[10/30 10:15:16     59s] #RTESIG:78da8dd33b4fc330100060667ec5c9ed502492f8ec388fb51089a102d4d20a26ab344e1a
[10/30 10:15:16     59s] #       352f62a752ff3d0124a628ae577fbaf33d3c9bef9235108c5ca44e4b299308cf6b8ca860
[10/30 10:15:16     59s] #       cc412a420f23395c6d97e476367f797d43e643b62fb582c567d394f7d06bd58156c61475
[10/30 10:15:16     59s] #       7ef76718f581515814b551b9eac64d8060ba7e2a8c4f6320a6699bb2c92f0416da74c3e5
[10/30 10:15:16     59s] #       388dc3810ee1a6996043c44aa5455f4dc39005d62a23cefe73aabaafc651486d65228d10
[10/30 10:15:16     59s] #       82c08de9cf814556367b332e9187d667210a71050a7c209ea95aafa8ebe6dc6b6954d5ca
[10/30 10:15:16     59s] #       483041511e10d141e126c9c3c65daaeea44a757193c7ad54eaa051a0b3575f72b37adf7d
[10/30 10:15:16     59s] #       70cfedf26cb512d55337dd5364185f3324641c81fc5630d5d9810920fa74414e65964a7d
[10/30 10:15:16     59s] #       90c754cab4685225992d853feccbb1c88f36177320676e511c9975c8fe90d16a42eb9f40
[10/30 10:15:16     59s] #       c122bbe157c4e1b17d4b84cfa6d0cd37717e4ce1
[10/30 10:15:16     59s] #
[10/30 10:15:16     59s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/30 10:15:16     59s] #Using multithreading with 4 threads.
[10/30 10:15:16     59s] #Start routing data preparation on Mon Oct 30 10:15:16 2023
[10/30 10:15:16     59s] #
[10/30 10:15:16     59s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[10/30 10:15:16     59s] #Minimum voltage of a net in the design = 0.000.
[10/30 10:15:16     59s] #Maximum voltage of a net in the design = 1.950.
[10/30 10:15:16     59s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/30 10:15:16     59s] #Voltage range [1.600 - 1.600] has 3 nets.
[10/30 10:15:16     59s] #Voltage range [1.950 - 1.950] has 1 net.
[10/30 10:15:16     59s] #Voltage range [0.000 - 1.600] has 1964 nets.
[10/30 10:15:16     59s] #Voltage range [0.000 - 1.950] has 4 nets.
[10/30 10:15:17     61s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:15:17     61s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/30 10:15:17     61s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:15:17     61s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/30 10:15:17     61s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/30 10:15:17     61s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/30 10:15:17     61s] #Regenerating Ggrids automatically.
[10/30 10:15:17     61s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/30 10:15:17     61s] #Using automatically generated G-grids.
[10/30 10:15:17     61s] #Done routing data preparation.
[10/30 10:15:17     61s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1214.84 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #Merging special wires using 4 threads...
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Connectivity extraction summary:
[10/30 10:15:17     61s] #1955 (98.94%) nets are without wires.
[10/30 10:15:17     61s] #21 nets are fixed|skipped|trivial (not extracted).
[10/30 10:15:17     61s] #Total number of nets = 1976.
[10/30 10:15:17     61s] ### Total number of dirty nets = 12.
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #reading routing guides ......
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Finished routing data preparation on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Cpu time = 00:00:02
[10/30 10:15:17     61s] #Elapsed time = 00:00:00
[10/30 10:15:17     61s] #Increased memory = 24.49 (MB)
[10/30 10:15:17     61s] #Total memory = 1215.26 (MB)
[10/30 10:15:17     61s] #Peak memory = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Start global routing on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Number of eco nets is 0
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Start global routing data preparation on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Start routing resource analysis on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Routing resource analysis is done on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #  Resource Analysis:
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/30 10:15:17     61s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/30 10:15:17     61s] #  --------------------------------------------------------------
[10/30 10:15:17     61s] #  li1            V        1301           3        7569     4.52%
[10/30 10:15:17     61s] #  met1           H        1391         374        7569    21.13%
[10/30 10:15:17     61s] #  met2           V         965         339        7569    22.88%
[10/30 10:15:17     61s] #  met3           H         794         162        7569    16.07%
[10/30 10:15:17     61s] #  met4           V         717         152        7569     9.21%
[10/30 10:15:17     61s] #  met5           H          65          98        7569    49.43%
[10/30 10:15:17     61s] #  --------------------------------------------------------------
[10/30 10:15:17     61s] #  Total                   5234      23.65%       45414    20.54%
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #  22 nets (1.11%) with 1 preferred extra spacing.
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Global routing data preparation is done on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.69 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Routing guide is on.
[10/30 10:15:17     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.69 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #start global routing iteration 1...
[10/30 10:15:17     61s] #Initial_route: 0.00255
[10/30 10:15:17     61s] #Reroute: 0.00286
[10/30 10:15:17     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.95 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #start global routing iteration 2...
[10/30 10:15:17     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.95 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[10/30 10:15:17     61s] #Total number of selected nets for routing = 22.
[10/30 10:15:17     61s] #Total number of unselected nets (but routable) for routing = 1933 (skipped).
[10/30 10:15:17     61s] #Total number of nets in the design = 1976.
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #1933 skipped nets do not have any wires.
[10/30 10:15:17     61s] #22 routable nets have only global wires.
[10/30 10:15:17     61s] #22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Routed net constraints summary:
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #      Default                 22               0  
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #        Total                 22               0  
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Routing constraints summary of the whole design:
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #      Default                 22            1933  
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #        Total                 22            1933  
[10/30 10:15:17     61s] #------------------------------------------------
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #                 OverCon          
[10/30 10:15:17     61s] #                  #Gcell    %Gcell
[10/30 10:15:17     61s] #     Layer           (1)   OverCon
[10/30 10:15:17     61s] #  --------------------------------
[10/30 10:15:17     61s] #  li1           0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #  met1          0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #  met2          0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #  met3          0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #  met4          0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #  met5          0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #  --------------------------------
[10/30 10:15:17     61s] #     Total      0(0.00%)   (0.00%)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/30 10:15:17     61s] #  Overflow after GR: 0.00% H + 0.00% V
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Complete Global Routing.
[10/30 10:15:17     61s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:17     61s] #Total wire length = 3058 um.
[10/30 10:15:17     61s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:17     61s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met1 = 305 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met2 = 1445 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met3 = 1218 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met4 = 89 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:17     61s] #Total number of vias = 310
[10/30 10:15:17     61s] #Up-Via Summary (total 310):
[10/30 10:15:17     61s] #           
[10/30 10:15:17     61s] #-----------------------
[10/30 10:15:17     61s] # li1               120
[10/30 10:15:17     61s] # met1              109
[10/30 10:15:17     61s] # met2               65
[10/30 10:15:17     61s] # met3               16
[10/30 10:15:17     61s] #-----------------------
[10/30 10:15:17     61s] #                   310 
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Total number of involved priority nets 22
[10/30 10:15:17     61s] #Maximum src to sink distance for priority net 474.5
[10/30 10:15:17     61s] #Average of max src_to_sink distance for priority net 131.6
[10/30 10:15:17     61s] #Average of ave src_to_sink distance for priority net 100.1
[10/30 10:15:17     61s] #Max overcon = 0 track.
[10/30 10:15:17     61s] #Total overcon = 0.00%.
[10/30 10:15:17     61s] #Worst layer Gcell overcon rate = 0.00%.
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Global routing statistics:
[10/30 10:15:17     61s] #Cpu time = 00:00:00
[10/30 10:15:17     61s] #Elapsed time = 00:00:00
[10/30 10:15:17     61s] #Increased memory = 6.80 (MB)
[10/30 10:15:17     61s] #Total memory = 1222.07 (MB)
[10/30 10:15:17     61s] #Peak memory = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Finished global routing on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #reading routing guides ......
[10/30 10:15:17     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.64 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #Start Track Assignment.
[10/30 10:15:17     61s] #Done with 75 horizontal wires in 1 hboxes and 82 vertical wires in 1 hboxes.
[10/30 10:15:17     61s] #Done with 73 horizontal wires in 1 hboxes and 80 vertical wires in 1 hboxes.
[10/30 10:15:17     61s] #Complete Track Assignment.
[10/30 10:15:17     61s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:17     61s] #Total wire length = 3167 um.
[10/30 10:15:17     61s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:17     61s] #Total wire length on LAYER li1 = 82 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met1 = 321 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met2 = 1427 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met3 = 1238 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met4 = 99 um.
[10/30 10:15:17     61s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:17     61s] #Total number of vias = 310
[10/30 10:15:17     61s] #Up-Via Summary (total 310):
[10/30 10:15:17     61s] #           
[10/30 10:15:17     61s] #-----------------------
[10/30 10:15:17     61s] # li1               120
[10/30 10:15:17     61s] # met1              109
[10/30 10:15:17     61s] # met2               65
[10/30 10:15:17     61s] # met3               16
[10/30 10:15:17     61s] #-----------------------
[10/30 10:15:17     61s] #                   310 
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.55 (MB), peak = 1367.07 (MB)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/30 10:15:17     61s] #Cpu time = 00:00:02
[10/30 10:15:17     61s] #Elapsed time = 00:00:01
[10/30 10:15:17     61s] #Increased memory = 41.78 (MB)
[10/30 10:15:17     61s] #Total memory = 1232.55 (MB)
[10/30 10:15:17     61s] #Peak memory = 1367.07 (MB)
[10/30 10:15:17     61s] #Using multithreading with 4 threads.
[10/30 10:15:17     61s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:17     61s] #
[10/30 10:15:17     61s] #Start Detail Routing..
[10/30 10:15:17     61s] #start initial detail routing ...
[10/30 10:15:17     61s] ### For initial detail routing, marked 0 dont-route nets (design has 12 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[10/30 10:15:17     62s] # ECO: 4.1% of the total area was rechecked for DRC, and 11.2% required routing.
[10/30 10:15:17     62s] #   number of violations = 0
[10/30 10:15:17     62s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1407.27 (MB), peak = 1407.27 (MB)
[10/30 10:15:17     62s] #Complete Detail Routing.
[10/30 10:15:17     62s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:17     62s] #Total wire length = 3102 um.
[10/30 10:15:17     62s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:17     62s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met1 = 216 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met2 = 1519 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met3 = 1340 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met4 = 28 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:17     62s] #Total number of vias = 320
[10/30 10:15:17     62s] #Up-Via Summary (total 320):
[10/30 10:15:17     62s] #           
[10/30 10:15:17     62s] #-----------------------
[10/30 10:15:17     62s] # li1               120
[10/30 10:15:17     62s] # met1              122
[10/30 10:15:17     62s] # met2               76
[10/30 10:15:17     62s] # met3                2
[10/30 10:15:17     62s] #-----------------------
[10/30 10:15:17     62s] #                   320 
[10/30 10:15:17     62s] #
[10/30 10:15:17     62s] #Total number of DRC violations = 0
[10/30 10:15:17     62s] #Cpu time = 00:00:01
[10/30 10:15:17     62s] #Elapsed time = 00:00:00
[10/30 10:15:17     62s] #Increased memory = -1.57 (MB)
[10/30 10:15:17     62s] #Total memory = 1230.98 (MB)
[10/30 10:15:17     62s] #Peak memory = 1407.69 (MB)
[10/30 10:15:17     62s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:17     62s] #
[10/30 10:15:17     62s] #Start Post Route via swapping..
[10/30 10:15:17     62s] #12.68% of area are rerouted by ECO routing.
[10/30 10:15:17     62s] #   number of violations = 0
[10/30 10:15:17     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1237.43 (MB), peak = 1407.69 (MB)
[10/30 10:15:17     62s] #CELL_VIEW dot_product,init has 0 DRC violations
[10/30 10:15:17     62s] #Total number of DRC violations = 0
[10/30 10:15:17     62s] #Total number of process antenna violations = 1
[10/30 10:15:17     62s] #No via is swapped.
[10/30 10:15:17     62s] #Post Route via swapping is done.
[10/30 10:15:17     62s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:17     62s] #Total wire length = 3102 um.
[10/30 10:15:17     62s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:17     62s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met1 = 216 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met2 = 1519 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met3 = 1340 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met4 = 28 um.
[10/30 10:15:17     62s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:17     62s] #Total number of vias = 320
[10/30 10:15:17     62s] #Up-Via Summary (total 320):
[10/30 10:15:17     62s] #           
[10/30 10:15:17     62s] #-----------------------
[10/30 10:15:17     62s] # li1               120
[10/30 10:15:17     62s] # met1              122
[10/30 10:15:17     62s] # met2               76
[10/30 10:15:17     62s] # met3                2
[10/30 10:15:17     62s] #-----------------------
[10/30 10:15:17     62s] #                   320 
[10/30 10:15:17     62s] #
[10/30 10:15:17     62s] #route_detail Statistics:
[10/30 10:15:17     62s] #Cpu time = 00:00:01
[10/30 10:15:17     62s] #Elapsed time = 00:00:00
[10/30 10:15:17     62s] #Increased memory = -0.68 (MB)
[10/30 10:15:17     62s] #Total memory = 1231.87 (MB)
[10/30 10:15:17     62s] #Peak memory = 1407.69 (MB)
[10/30 10:15:17     62s] #
[10/30 10:15:17     62s] #route_global_detail statistics:
[10/30 10:15:17     62s] #Cpu time = 00:00:03
[10/30 10:15:17     62s] #Elapsed time = 00:00:01
[10/30 10:15:17     62s] #Increased memory = -27.57 (MB)
[10/30 10:15:17     62s] #Total memory = 1239.32 (MB)
[10/30 10:15:17     62s] #Peak memory = 1407.69 (MB)
[10/30 10:15:17     62s] #Number of warnings = 4
[10/30 10:15:17     62s] #Total number of warnings = 69
[10/30 10:15:17     62s] #Number of fails = 0
[10/30 10:15:17     62s] #Total number of fails = 0
[10/30 10:15:17     62s] #Complete route_global_detail on Mon Oct 30 10:15:17 2023
[10/30 10:15:17     62s] #
[10/30 10:15:17     62s] ### 
[10/30 10:15:17     62s] ###   Scalability Statistics
[10/30 10:15:17     62s] ### 
[10/30 10:15:17     62s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:15:17     62s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[10/30 10:15:17     62s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:15:17     62s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Data Preparation              |        00:00:02|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:17     62s] ###   Entire Command                |        00:00:03|        00:00:01|             2.7|
[10/30 10:15:17     62s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:15:17     62s] ### 
[10/30 10:15:17     62s]         NanoRoute done. (took cpu=0:00:02.7 real=0:00:01.1)
[10/30 10:15:17     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:17     62s] UM:                                                                   NanoRoute
[10/30 10:15:17     62s]       Clock detailed routing done.
[10/30 10:15:17     62s] Checking guided vs. routed lengths for 22 nets...
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]       
[10/30 10:15:17     62s]       Guided max path lengths
[10/30 10:15:17     62s]       =======================
[10/30 10:15:17     62s]       
[10/30 10:15:17     62s]       ---------------------------------------
[10/30 10:15:17     62s]       From (um)    To (um)    Number of paths
[10/30 10:15:17     62s]       ---------------------------------------
[10/30 10:15:17     62s]          0.000      50.000           8
[10/30 10:15:17     62s]         50.000     100.000           4
[10/30 10:15:17     62s]        100.000     150.000           2
[10/30 10:15:17     62s]        150.000     200.000           3
[10/30 10:15:17     62s]        200.000     250.000           2
[10/30 10:15:17     62s]        250.000     300.000           1
[10/30 10:15:17     62s]        300.000     350.000           0
[10/30 10:15:17     62s]        350.000     400.000           1
[10/30 10:15:17     62s]        400.000     450.000           0
[10/30 10:15:17     62s]        450.000     500.000           1
[10/30 10:15:17     62s]       ---------------------------------------
[10/30 10:15:17     62s]       
[10/30 10:15:17     62s]       Deviation of routing from guided max path lengths
[10/30 10:15:17     62s]       =================================================
[10/30 10:15:17     62s]       
[10/30 10:15:17     62s]       -------------------------------------
[10/30 10:15:17     62s]       From (%)    To (%)    Number of paths
[10/30 10:15:17     62s]       -------------------------------------
[10/30 10:15:17     62s]       below        0.000          14
[10/30 10:15:17     62s]         0.000      2.000           6
[10/30 10:15:17     62s]         2.000      4.000           1
[10/30 10:15:17     62s]         4.000      6.000           0
[10/30 10:15:17     62s]         6.000      8.000           0
[10/30 10:15:17     62s]         8.000     10.000           0
[10/30 10:15:17     62s]        10.000     12.000           0
[10/30 10:15:17     62s]        12.000     14.000           0
[10/30 10:15:17     62s]        14.000     16.000           0
[10/30 10:15:17     62s]        16.000     18.000           0
[10/30 10:15:17     62s]        18.000     20.000           1
[10/30 10:15:17     62s]       -------------------------------------
[10/30 10:15:17     62s]       
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Top 10 notable deviations of routed length from guided length
[10/30 10:15:17     62s]     =============================================================
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_8 (11 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =    80.680um, total =   177.360um
[10/30 10:15:17     62s]     Routed length:  max path =    80.920um, total =   188.930um
[10/30 10:15:17     62s]     Deviation:      max path =     0.297%,  total =     6.523%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_5 (7 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =    73.200um, total =    92.750um
[10/30 10:15:17     62s]     Routed length:  max path =    68.560um, total =    86.410um
[10/30 10:15:17     62s]     Deviation:      max path =    -6.339%,  total =    -6.836%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_3 (10 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   168.000um, total =   189.500um
[10/30 10:15:17     62s]     Routed length:  max path =   165.660um, total =   200.025um
[10/30 10:15:17     62s]     Deviation:      max path =    -1.393%,  total =     5.554%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_4 (9 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   155.740um, total =   208.390um
[10/30 10:15:17     62s]     Routed length:  max path =   161.360um, total =   207.865um
[10/30 10:15:17     62s]     Deviation:      max path =     3.609%,  total =    -0.252%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_7 (8 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   355.200um, total =   357.040um
[10/30 10:15:17     62s]     Routed length:  max path =   360.180um, total =   369.910um
[10/30 10:15:17     62s]     Deviation:      max path =     1.402%,  total =     3.605%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_2 (5 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   101.780um, total =   116.060um
[10/30 10:15:17     62s]     Routed length:  max path =   103.400um, total =   120.230um
[10/30 10:15:17     62s]     Deviation:      max path =     1.592%,  total =     3.593%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net clk (4 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   124.190um, total =   124.190um
[10/30 10:15:17     62s]     Routed length:  max path =   123.950um, total =   126.195um
[10/30 10:15:17     62s]     Deviation:      max path =    -0.193%,  total =     1.614%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_11 (6 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   190.600um, total =   199.010um
[10/30 10:15:17     62s]     Routed length:  max path =   192.440um, total =   199.800um
[10/30 10:15:17     62s]     Deviation:      max path =     0.965%,  total =     0.397%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_9 (11 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   263.102um, total =   276.121um
[10/30 10:15:17     62s]     Routed length:  max path =   262.900um, total =   278.145um
[10/30 10:15:17     62s]     Deviation:      max path =    -0.077%,  total =     0.733%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s]     Net CTS_14 (2 terminals)
[10/30 10:15:17     62s]     Guided length:  max path =   244.480um, total =   244.480um
[10/30 10:15:17     62s]     Routed length:  max path =   242.020um, total =   243.030um
[10/30 10:15:17     62s]     Deviation:      max path =    -1.006%,  total =    -0.593%
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] Set FIXED routing status on 22 net(s)
[10/30 10:15:17     62s] Set FIXED placed status on 21 instance(s)
[10/30 10:15:17     62s]     Routing using NR in eGR->NR Step done.
[10/30 10:15:17     62s] Net route status summary:
[10/30 10:15:17     62s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:17     62s]   Non-clock:  1954 (unrouted=1954, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] CCOPT: Done with clock implementation routing.
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] CCOpt: Starting congestion repair using flow wrapper.
[10/30 10:15:17     62s]     Congestion Repair...
[10/30 10:15:17     62s] User Input Parameters:
[10/30 10:15:17     62s] - Congestion Driven    : On
[10/30 10:15:17     62s] - Timing Driven        : Off
[10/30 10:15:17     62s] - Area-Violation Based : On
[10/30 10:15:17     62s] - Start Rollback Level : -5
[10/30 10:15:17     62s] - Legalized            : On
[10/30 10:15:17     62s] - Window Based         : Off
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] Starting congestion repair ...
[10/30 10:15:17     62s] Starting Early Global Route congestion estimation: mem = 1623.7M
[10/30 10:15:17     62s] (I)       Reading DB...
[10/30 10:15:17     62s] (I)       Read data from FE... (mem=1623.7M)
[10/30 10:15:17     62s] (I)       Read nodes and places... (mem=1623.7M)
[10/30 10:15:17     62s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:17     62s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:17     62s] (I)       Done Read nodes and places (cpu=0.004s, mem=1625.8M)
[10/30 10:15:17     62s] (I)       Read nets... (mem=1625.8M)
[10/30 10:15:17     62s] (I)       Done Read nets (cpu=0.002s, mem=1625.8M)
[10/30 10:15:17     62s] (I)       Done Read data from FE (cpu=0.006s, mem=1625.8M)
[10/30 10:15:17     62s] (I)       before initializing RouteDB syMemory usage = 1625.8 MB
[10/30 10:15:17     62s] (I)       congestionReportName   : 
[10/30 10:15:17     62s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:17     62s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:17     62s] (I)       doTrackAssignment      : 1
[10/30 10:15:17     62s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:17     62s] (I)       numThreads             : 4
[10/30 10:15:17     62s] (I)       bufferingAwareRouting  : false
[10/30 10:15:17     62s] (I)       honorPin               : false
[10/30 10:15:17     62s] (I)       honorPinGuide          : true
[10/30 10:15:17     62s] (I)       honorPartition         : false
[10/30 10:15:17     62s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:17     62s] (I)       allowPartitionCrossover: false
[10/30 10:15:17     62s] (I)       honorSingleEntry       : true
[10/30 10:15:17     62s] (I)       honorSingleEntryStrong : true
[10/30 10:15:17     62s] (I)       handleViaSpacingRule   : false
[10/30 10:15:17     62s] (I)       handleEolSpacingRule   : false
[10/30 10:15:17     62s] (I)       PDConstraint           : none
[10/30 10:15:17     62s] (I)       expBetterNDRHandling   : false
[10/30 10:15:17     62s] (I)       routingEffortLevel     : 3
[10/30 10:15:17     62s] (I)       effortLevel            : standard
[10/30 10:15:17     62s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:17     62s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:17     62s] (I)       numRowsPerGCell        : 1
[10/30 10:15:17     62s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:17     62s] (I)       [10/30 10:15:17     62s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:17     62s] [NR-eGR] honorClockSpecNDR      : 0
multiThreadingTA       : 1
[10/30 10:15:17     62s] (I)       optimizationMode       : false
[10/30 10:15:17     62s] (I)       routeSecondPG          : false
[10/30 10:15:17     62s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:17     62s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:17     62s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:17     62s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:17     62s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:17     62s] (I)       scenicBound            : 1.15
[10/30 10:15:17     62s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:17     62s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:17     62s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:17     62s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:17     62s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:17     62s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:17     62s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:17     62s] (I)       localRouteEffort       : 1.00
[10/30 10:15:17     62s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:17     62s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:17     62s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:17     62s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:17     62s] (I)       routeVias              : 
[10/30 10:15:17     62s] (I)       readTROption           : true
[10/30 10:15:17     62s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:17     62s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:17     62s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:17     62s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:17     62s] (I)       extraDemandForClocks   : 0
[10/30 10:15:17     62s] (I)       steinerRemoveLayers    : false
[10/30 10:15:17     62s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:17     62s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:17     62s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:17     62s] (I)       spanningTreeRefinement : false
[10/30 10:15:17     62s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:17     62s] (I)       starting read tracks
[10/30 10:15:17     62s] (I)       build grid graph
[10/30 10:15:17     62s] (I)       build grid graph start
[10/30 10:15:17     62s] (I)       build grid graph end
[10/30 10:15:17     62s] (I)       merge level 0
[10/30 10:15:17     62s] [NR-eGR] li1 has no routable track
[10/30 10:15:17     62s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:17     62s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:17     62s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:17     62s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:17     62s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:17     62s] (I)       numViaLayers=6
[10/30 10:15:17     62s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:17     62s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:17     62s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:17     62s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:17     62s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:17     62s] (I)       end build via table
[10/30 10:15:17     62s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] [NR-eGR] numRoutingBlks=0 numInstBlks=20471 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:17     62s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 404
[10/30 10:15:17     62s] (I)       readDataFromPlaceDB
[10/30 10:15:17     62s] (I)       Read net information..
[10/30 10:15:17     62s] (I)       [10/30 10:15:17     62s] [NR-eGR] Read numTotalNets=1954  numIgnoredNets=22
Read testcase time = 0.000 seconds
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] (I)       read default dcut vias
[10/30 10:15:17     62s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:17     62s] (I)       Reading via M1M2_PR for layer: 1 
[10/30 10:15:17     62s] (I)       Reading via M2M3_PR for layer: 2 
[10/30 10:15:17     62s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:17     62s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:17     62s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:17     62s] (I)       build grid graph start
[10/30 10:15:17     62s] (I)       build grid graph end
[10/30 10:15:17     62s] (I)       Model blockage into capacity
[10/30 10:15:17     62s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:17     62s] (I)       Modeling time = 0.004 seconds
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] (I)       Number of ignored nets = 22
[10/30 10:15:17     62s] (I)       Number of fixed nets = 22.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Number of clock nets = 22.  Ignored: No
[10/30 10:15:17     62s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:17     62s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:17     62s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1625.8 MB
[10/30 10:15:17     62s] (I)       Ndr track 0 does not exist
[10/30 10:15:17     62s] (I)       Ndr track 0 does not exist
[10/30 10:15:17     62s] (I)       Layer1  viaCost=200.00
[10/30 10:15:17     62s] (I)       Layer2  viaCost=200.00
[10/30 10:15:17     62s] (I)       Layer3  viaCost=300.00
[10/30 10:15:17     62s] (I)       Layer4  viaCost=200.00
[10/30 10:15:17     62s] (I)       Layer5  viaCost=200.00
[10/30 10:15:17     62s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:17     62s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:17     62s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:17     62s] (I)       Site width          :   460  (dbu)
[10/30 10:15:17     62s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:17     62s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:17     62s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:17     62s] (I)       Grid                :   221   221     6
[10/30 10:15:17     62s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:17     62s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:17     62s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:17     62s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:17     62s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:17     62s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:17     62s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:17     62s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:17     62s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:17     62s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:17     62s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:17     62s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:17     62s] (I)       --------------------------------------------------------
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/30 10:15:17     62s] (I)       Pitch:[10/30 10:15:17     62s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:17     62s] [NR-eGR] Rule id: 0  Nets: 0 
  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/30 10:15:17     62s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/30 10:15:17     62s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:17     62s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:17     62s] (I)       [10/30 10:15:17     62s] [NR-eGR] Rule id: 1  Nets: 1932 
Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:17     62s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:17     62s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:17     62s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:17     62s] [NR-eGR] ========================================
[10/30 10:15:17     62s] [NR-eGR] 
[10/30 10:15:17     62s] (I)       blocked tracks on layer2 : = 163383 / 390065 (41.89%)
[10/30 10:15:17     62s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:17     62s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:17     62s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:17     62s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:17     62s] (I)       After initializing earlyGlobalRoute syMemory usage = 1627.8 MB
[10/30 10:15:17     62s] (I)       Loading and dumping file time : 0.02 seconds
[10/30 10:15:17     62s] (I)       ============= Initialization =============
[10/30 10:15:17     62s] (I)       totalPins=5873  totalGlobalPin=5857 (99.73%)
[10/30 10:15:17     62s] (I)       total 2D Cap : 762258 = (385569 H, 376689 V)
[10/30 10:15:17     62s] (I)       ============  Phase 1a Route ============
[10/30 10:15:17     62s] [NR-eGR] Layer group 1: route 1932 net(s) in layer range [2, 6]
[10/30 10:15:17     62s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:17     62s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:17     62s] (I)       Usage: 30823 = (15482 H, 15341 V) = (4.02% H, 4.07% V) = (4.211e+04um H, 4.173e+04um V)
[10/30 10:15:17     62s] (I)       
[10/30 10:15:17     62s] (I)       ============  Phase 1b Route ============
[10/30 10:15:17     62s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:17     62s] (I)       Usage: 30886 = (15499 H, 15387 V) = (4.02% H, 4.08% V) = (4.216e+04um H, 4.185e+04um V)
[10/30 10:15:17     62s] (I)       
[10/30 10:15:17     62s] (I)       earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.05% V. EstWL: 8.400992e+04um
[10/30 10:15:17     62s] (I)       ============  Phase 1c Route ============
[10/30 10:15:17     62s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:17     62s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:17     62s] (I)       Usage: 30885 = (15499 H, 15386 V) = (4.02% H, 4.08% V) = (4.216e+04um H, 4.185e+04um V)
[10/30 10:15:17     62s] (I)       
[10/30 10:15:17     62s] (I)       ============  Phase 1d Route ============
[10/30 10:15:17     62s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:17     62s] (I)       Usage: 30886 = (15499 H, 15387 V) = (4.02% H, 4.08% V) = (4.216e+04um H, 4.185e+04um V)
[10/30 10:15:17     62s] (I)       
[10/30 10:15:17     62s] (I)       ============  Phase 1e Route ============
[10/30 10:15:17     62s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:17     62s] (I)       Usage: 30886 = (15499 H, 15387 V) = (4.02% H, 4.08% V) = (4.216e+04um H, 4.185e+04um V)
[10/30 10:15:17     62s] (I)       
[10/30 10:15:17     62s] (I)       ============  Phase 1l Route ============
[10/30 10:15:17     62s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.05% V. EstWL: 8.400992e+04um
[10/30 10:15:17     62s] [NR-eGR] 
[10/30 10:15:17     62s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:17     62s] (I)       
[10/30 10:15:17     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:17     62s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:15:17     62s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:17     62s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:15:17     62s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:17     62s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:17     62s] [NR-eGR]    met1  (2)        74( 0.19%)         1( 0.00%)         0( 0.00%)   ( 0.19%) 
[10/30 10:15:17     62s] [NR-eGR]    met2  (3)       113( 0.30%)         5( 0.01%)         0( 0.00%)   ( 0.31%) 
[10/30 10:15:17     62s] [NR-eGR]    met3  (4)        92( 0.26%)        14( 0.04%)         2( 0.01%)   ( 0.30%) 
[10/30 10:15:17     62s] [NR-eGR]    met4  (5)         5( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/30 10:15:17     62s] [NR-eGR]    met5  (6)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:17     62s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:17     62s] [NR-eGR] Total              286( 0.17%)        22( 0.01%)         2( 0.00%)   ( 0.18%) 
[10/30 10:15:17     62s] [NR-eGR] 
[10/30 10:15:17     62s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:15:17     62s] (I)       total 2D Cap : 763154 = (386332 H, 376822 V)
[10/30 10:15:17     62s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.03% V
[10/30 10:15:17     62s] [NR-eGR] Overflow after earlyGlobalRoute 0.18% H + 0.03% V
[10/30 10:15:17     62s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1627.8M
[10/30 10:15:17     62s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:17     62s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:17     62s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:17     62s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:17     62s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:17     62s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:17     62s] Starting Early Global Route wiring: mem = 1627.8M
[10/30 10:15:17     62s] (I)       ============= track Assignment ============
[10/30 10:15:17     62s] (I)       extract Global 3D Wires
[10/30 10:15:17     62s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] === incrementalPlace Internal Loop 1 ===
[10/30 10:15:17     62s] Skipped repairing congestion.
[10/30 10:15:17     62s] (I)       Extract Global WL : time=0.00
[10/30 10:15:17     62s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:15:17     62s] (I)       Initialization real time=0.00 seconds
[10/30 10:15:17     62s] (I)       Run Multi-thread track assignment
[10/30 10:15:17     62s] (I)       Kernel real time=0.01 seconds
[10/30 10:15:17     62s] (I)       End Greedy Track Assignment
[10/30 10:15:17     62s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:17     62s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5370
[10/30 10:15:17     62s] [NR-eGR]   met1  (2H) length: 3.329150e+04um, number of vias: 8740
[10/30 10:15:17     62s] [NR-eGR]   met2  (3V) length: 3.678179e+04um, number of vias: 795
[10/30 10:15:17     62s] [NR-eGR]   met3  (4H) length: 1.121720e+04um, number of vias: 452
[10/30 10:15:17     62s] [NR-eGR]   met4  (5V) length: 7.456026e+03um, number of vias: 20
[10/30 10:15:17     62s] [NR-eGR]   met5  (6H) length: 3.512100e+02um, number of vias: 0
[10/30 10:15:17     62s] [NR-eGR] Total length: 8.909773e+04um, number of vias: 15377
[10/30 10:15:17     62s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:17     62s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/30 10:15:17     62s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:17     62s] Early Global Route wiring runtime: 0.05 seconds, mem = 1627.8M
[10/30 10:15:17     62s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[10/30 10:15:17     62s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
[10/30 10:15:17     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:17     62s] UM:                                                                   Congestion Repair
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] CCOpt: Done with congestion repair using flow wrapper.
[10/30 10:15:17     62s] 
[10/30 10:15:17     62s] Net route status summary:
[10/30 10:15:17     62s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:17     62s]   Non-clock:  1954 (unrouted=22, trialRouted=1932, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:17     62s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.1 real=0:00:01.5)
[10/30 10:15:17     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:17     62s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[10/30 10:15:17     62s]   Clock implementation routing done.
[10/30 10:15:17     62s]   Leaving CCOpt scope - extractRC...
[10/30 10:15:17     62s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/30 10:15:17     62s] Extraction called for design 'dot_product' of instances=9370 and nets=1976 using extraction engine 'pre_route' .
[10/30 10:15:17     62s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:17     62s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:17     62s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:17     62s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:17     62s] RCMode: PreRoute
[10/30 10:15:17     62s]       RC Corner Indexes            0       1   
[10/30 10:15:17     62s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:17     62s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:17     62s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:17     62s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:17     62s] Shrink Factor                : 1.00000
[10/30 10:15:17     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:17     62s] Updating RC grid for preRoute extraction ...
[10/30 10:15:17     62s] Initializing multi-corner resistance tables ...
[10/30 10:15:17     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1627.805M)
[10/30 10:15:17     62s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/30 10:15:17     62s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:17     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:17     62s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/30 10:15:17     62s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:17     62s]   Rebuilding timing graph...
[10/30 10:15:17     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1662.7M, InitMEM = 1662.7M)
[10/30 10:15:17     62s]   Rebuilding timing graph done.
[10/30 10:15:17     62s] End AAE Lib Interpolated Model. (MEM=1662.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:17     62s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[10/30 10:15:17     62s]   Clock DAG stats after routing clock trees:
[10/30 10:15:17     62s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:17     62s]     cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:17     62s]     cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:17     62s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:17     62s]     wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:17     62s]     wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:17     62s]   Clock DAG net violations after routing clock trees:
[10/30 10:15:17     62s]     Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:17     62s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[10/30 10:15:17     62s]     Trunk : target=0.223ns count=9 avg=0.132ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:17     62s]     Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:17     62s]     Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:17     62s]   Clock DAG library cell distribution after routing clock trees {count}:
[10/30 10:15:17     62s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:17     62s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:17     62s]   Primary reporting skew group after routing clock trees:
[10/30 10:15:17     62s]     skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:17     62s]   Skew group summary after routing clock trees:
[10/30 10:15:17     62s]     skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:17     62s]   Clock network insertion delays are now [0.528ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:17     62s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.2 real=0:00:01.6)
[10/30 10:15:17     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:17     62s] UM:                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
[10/30 10:15:17     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1710.4M
[10/30 10:15:17     62s] #spOpts: N=130 cut2cut 
[10/30 10:15:17     62s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1710.4M
[10/30 10:15:17     62s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1710.4M
[10/30 10:15:17     62s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1710.4M
[10/30 10:15:17     62s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1710.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Starting CMU at level 4, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.034, REAL:0.035, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.034, REAL:0.035, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1711.9M
[10/30 10:15:18     62s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1711.9M
[10/30 10:15:18     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1711.9MB).
[10/30 10:15:18     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1711.9M
[10/30 10:15:18     62s]   Removing CTS place status from clock tree and sinks.
[10/30 10:15:18     62s] Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[10/30 10:15:18     62s]   Switching to inst based legalization.
[10/30 10:15:18     62s]   PostConditioning...
[10/30 10:15:18     62s]     PostConditioning active optimizations:
[10/30 10:15:18     62s]      - DRV fixing with cell sizing and buffering
[10/30 10:15:18     62s]      - Skew fixing with cell sizing
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Currently running CTS, using active skew data
[10/30 10:15:18     62s]     Reset bufferability constraints...
[10/30 10:15:18     62s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[10/30 10:15:18     62s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]     Upsizing to fix DRVs...
[10/30 10:15:18     62s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:18     62s]     CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     PRO Statistics: Fix DRVs (initial upsizing):
[10/30 10:15:18     62s]     ============================================
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Cell changes by Net Type:
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     top                0                    0           0            0                    0                  0 (0.0%)
[10/30 10:15:18     62s]     trunk              0                    0           0            0                    0                  0 (0.0%)
[10/30 10:15:18     62s]     leaf               1 (100.0%)           0           0            0                    0                  1 (100.0%)
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[10/30 10:15:18     62s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[10/30 10:15:18     62s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:18     62s]       cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:18     62s]       cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:18     62s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:18     62s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:18     62s]       wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:18     62s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[10/30 10:15:18     62s]       Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:18     62s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[10/30 10:15:18     62s]       Trunk : target=0.223ns count=9 avg=0.132ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:18     62s]       Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     62s]       Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:18     62s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[10/30 10:15:18     62s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:18     62s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:18     62s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:18     62s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:18     62s]     Clock network insertion delays are now [0.528ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:18     62s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     62s] UM:                                                                   Upsizing to fix DRVs
[10/30 10:15:18     62s]     Recomputing CTS skew targets...
[10/30 10:15:18     62s]     Resolving skew group constraints...
[10/30 10:15:18     62s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/30 10:15:18     62s]     Resolving skew group constraints done.
[10/30 10:15:18     62s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]     Fixing DRVs...
[10/30 10:15:18     62s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/30 10:15:18     62s]     CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     PRO Statistics: Fix DRVs (cell sizing):
[10/30 10:15:18     62s]     =======================================
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Cell changes by Net Type:
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     top                0                    0           0            0                    0                  0 (0.0%)
[10/30 10:15:18     62s]     trunk              0                    0           0            0                    0                  0 (0.0%)
[10/30 10:15:18     62s]     leaf               1 (100.0%)           0           0            0                    0                  1 (100.0%)
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     Total              1 (100%)      -           -            -                           0 (100%)           1 (100%)
[10/30 10:15:18     62s]     -------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[10/30 10:15:18     62s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Clock DAG stats PostConditioning after DRV fixing:
[10/30 10:15:18     62s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:18     62s]       cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:18     62s]       cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:18     62s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:18     62s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:18     62s]       wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:18     62s]     Clock DAG net violations PostConditioning after DRV fixing:
[10/30 10:15:18     62s]       Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:18     62s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[10/30 10:15:18     62s]       Trunk : target=0.223ns count=9 avg=0.132ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:18     62s]       Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     62s]       Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:18     62s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[10/30 10:15:18     62s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:18     62s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:18     62s]     Primary reporting skew group PostConditioning after DRV fixing:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:18     62s]     Skew group summary PostConditioning after DRV fixing:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:18     62s]     Clock network insertion delays are now [0.528ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:18     62s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     62s] UM:                                                                   Fixing DRVs
[10/30 10:15:18     62s]     Buffering to fix DRVs...
[10/30 10:15:18     62s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ..[10/30 10:15:18     62s] success count. Default: 0, QS: 0, QD: 0, FS: 0
.60% ...80% ...100% 
[10/30 10:15:18     62s]     Inserted 0 buffers and inverters.
[10/30 10:15:18     62s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[10/30 10:15:18     62s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[10/30 10:15:18     62s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:18     62s]       cell areas       : b=0.000um^2, i=182.675um^2, icg=96.342um^2, nicg=0.000um^2, l=0.000um^2, total=279.018um^2
[10/30 10:15:18     62s]       cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:18     62s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:18     62s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:18     62s]       wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:18     62s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[10/30 10:15:18     62s]       Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:18     62s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[10/30 10:15:18     62s]       Trunk : target=0.223ns count=9 avg=0.132ns sd=0.073ns min=0.003ns max=0.211ns {3 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:18     62s]       Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     62s]       Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:18     62s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[10/30 10:15:18     62s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:18     62s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 2 sky130_fd_sc_hd__sdlclkp_1: 3 
[10/30 10:15:18     62s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:18     62s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.790, avg=0.727, sd=0.071], skew [0.262 vs 0.262*], 98.8% {0.541, 0.790} (wid=0.075 ws=0.073) (gid=0.785 gs=0.332)
[10/30 10:15:18     62s]     Clock network insertion delays are now [0.528ns, 0.790ns] average 0.727ns std.dev 0.071ns
[10/30 10:15:18     62s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     62s] UM:                                                                   Buffering to fix DRVs
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] Slew Diagnostics: After DRV fixing
[10/30 10:15:18     62s] ==================================
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] Global Causes:
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] -----
[10/30 10:15:18     62s] Cause
[10/30 10:15:18     62s] -----
[10/30 10:15:18     62s]   (empty table)
[10/30 10:15:18     62s] -----
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] Top 5 overslews:
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] -------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s] Overslew    Causes                                                          Driving Pin
[10/30 10:15:18     62s] -------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s] 0.712ns     1. Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    CTS_ccl_a_inv_00040/Y
[10/30 10:15:18     62s]    -        2. Route buffering full search disabled                                   -
[10/30 10:15:18     62s] -------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] --------------------------------------------------
[10/30 10:15:18     62s] Cause                                   Occurences
[10/30 10:15:18     62s] --------------------------------------------------
[10/30 10:15:18     62s] Inst already optimally sized                1
[10/30 10:15:18     62s] Route buffering full search disabled        1
[10/30 10:15:18     62s] --------------------------------------------------
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] Violation diagnostics counts from the 1 nodes that have violations:
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] --------------------------------------------------
[10/30 10:15:18     62s] Cause                                   Occurences
[10/30 10:15:18     62s] --------------------------------------------------
[10/30 10:15:18     62s] Inst already optimally sized                1
[10/30 10:15:18     62s] Route buffering full search disabled        1
[10/30 10:15:18     62s] --------------------------------------------------
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s]     Fixing Skew by cell sizing...
[10/30 10:15:18     62s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__sdlclkp_1/GCLK using a timing arc from cell sky130_fd_sc_hd__sdlclkp_4
[10/30 10:15:18     62s] Path optimization required 20 stage delay updates 
[10/30 10:15:18     62s]     Resized 1 clock insts to decrease delay.
[10/30 10:15:18     62s] Fixing short paths with downsize only
[10/30 10:15:18     62s] Path optimization required 0 stage delay updates 
[10/30 10:15:18     62s]     Resized 0 clock insts to increase delay.
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     PRO Statistics: Fix Skew (cell sizing):
[10/30 10:15:18     62s]     =======================================
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Cell changes by Net Type:
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     ----------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[10/30 10:15:18     62s]     ----------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[10/30 10:15:18     62s]     trunk              2 (66.7%)           1 (100.0%)           0            0                    1 (100.0%)           1 (50.0%)
[10/30 10:15:18     62s]     leaf               1 (33.3%)           0                    0            0                    0 (0.0%)             1 (50.0%)
[10/30 10:15:18     62s]     ----------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     Total              3 (100%)            1 (100%)      -            -                           1 (100%)             2 (100%)
[10/30 10:15:18     62s]     ----------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 1.251um^2 (0.448%)
[10/30 10:15:18     62s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/30 10:15:18     62s]     
[10/30 10:15:18     62s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[10/30 10:15:18     62s]       cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:18     62s]       cell areas       : b=0.000um^2, i=182.675um^2, icg=97.594um^2, nicg=0.000um^2, l=0.000um^2, total=280.269um^2
[10/30 10:15:18     62s]       cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:18     62s]       sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:18     62s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:18     62s]       wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:18     62s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[10/30 10:15:18     62s]       Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:18     62s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[10/30 10:15:18     62s]       Trunk : target=0.223ns count=9 avg=0.124ns sd=0.068ns min=0.003ns max=0.211ns {4 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:18     62s]       Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     62s]       Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:18     62s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[10/30 10:15:18     62s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:18     62s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 2 
[10/30 10:15:18     62s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.784, avg=0.712, sd=0.064], skew [0.256 vs 0.262], 100% {0.528, 0.784} (wid=0.075 ws=0.073) (gid=0.774 gs=0.322)
[10/30 10:15:18     62s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[10/30 10:15:18     62s]       skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.784, avg=0.712, sd=0.064], skew [0.256 vs 0.262], 100% {0.528, 0.784} (wid=0.075 ws=0.073) (gid=0.774 gs=0.322)
[10/30 10:15:18     62s]     Clock network insertion delays are now [0.528ns, 0.784ns] average 0.712ns std.dev 0.064ns
[10/30 10:15:18     62s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     62s] UM:                                                                   Fixing Skew by cell sizing
[10/30 10:15:18     62s]     Reconnecting optimized routes...
[10/30 10:15:18     62s]     Reset timing graph...
[10/30 10:15:18     62s] Ignoring AAE DB Resetting ...
[10/30 10:15:18     62s]     Reset timing graph done.
[10/30 10:15:18     62s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]     ClockRefiner...
[10/30 10:15:18     62s] Assigned high priority to 0 cells.
[10/30 10:15:18     62s]     Performing Single Pass Refine Place.
[10/30 10:15:18     62s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1697.4M
[10/30 10:15:18     62s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:18     62s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1697.4M
[10/30 10:15:18     62s] Info: 21 insts are soft-fixed.
[10/30 10:15:18     62s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.009, REAL:0.009, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Starting CMU at level 5, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.035, REAL:0.037, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.035, REAL:0.037, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1705.4M
[10/30 10:15:18     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1705.4MB).
[10/30 10:15:18     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.042, REAL:0.044, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.042, REAL:0.044, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF: Starting RefinePlace at level 1, MEM:1705.4M
[10/30 10:15:18     62s] *** Starting place_detail (0:01:03 mem=1705.4M) ***
[10/30 10:15:18     62s] Total net bbox length = 7.835e+04 (4.004e+04 3.831e+04) (ext = 1.461e+04)
[10/30 10:15:18     62s] Info: 21 insts are soft-fixed.
[10/30 10:15:18     62s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:18     62s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:18     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:18     62s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1705.4M
[10/30 10:15:18     62s] Starting refinePlace ...
[10/30 10:15:18     62s]   Spread Effort: high, standalone mode, useDDP on.
[10/30 10:15:18     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1705.4MB) @(0:01:03 - 0:01:03).
[10/30 10:15:18     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:18     62s] wireLenOptFixPriorityInst 80 inst fixed
[10/30 10:15:18     62s] 
[10/30 10:15:18     62s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:18     62s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:18     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1705.4MB) @(0:01:03 - 0:01:03).
[10/30 10:15:18     62s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:18     62s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:18     62s]   maximum (X+Y) =         0.00 um
[10/30 10:15:18     62s]   mean    (X+Y) =         0.00 um
[10/30 10:15:18     62s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.4MB
[10/30 10:15:18     62s] Total instances moved : 0
[10/30 10:15:18     62s] Summary Report:
[10/30 10:15:18     62s] Instances move: 0 (out of 1595 movable)
[10/30 10:15:18     62s] Instances flipped: 0
[10/30 10:15:18     62s] Mean displacement: 0.00 um
[10/30 10:15:18     62s] Max displacement: 0.00 um 
[10/30 10:15:18     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.026, MEM:1705.4M
[10/30 10:15:18     62s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1705.4MB) @(0:01:03 - 0:01:03).
[10/30 10:15:18     62s] OPERPROF: Finished RefinePlace at level 1, CPU:0.042, REAL:0.039, MEM:1705.4M
[10/30 10:15:18     62s] Total net bbox length = 7.835e+04 (4.004e+04 3.831e+04) (ext = 1.461e+04)
[10/30 10:15:18     62s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.4MB
[10/30 10:15:18     62s] *** Finished place_detail (0:01:03 mem=1705.4M) ***
[10/30 10:15:18     62s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:1697.4M
[10/30 10:15:18     62s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:18     62s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.007, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Starting CMU at level 4, MEM:1697.4M
[10/30 10:15:18     62s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.033, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.033, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1705.4M
[10/30 10:15:18     62s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.003, MEM:1705.4M
[10/30 10:15:18     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1705.4MB).
[10/30 10:15:18     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.041, MEM:1705.4M
[10/30 10:15:18     62s]     Moved 0, flipped 0 and cell swapped 0 of 102 clock instance(s) during refinement.
[10/30 10:15:18     62s]     The largest move was 0 microns for .
[10/30 10:15:18     62s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[10/30 10:15:18     62s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/30 10:15:18     62s] Moved 0 and flipped 0 of 81 clock sinks during refinement.
[10/30 10:15:18     62s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/30 10:15:18     62s] Revert refine place priority changes on 0 cells.
[10/30 10:15:18     62s]     ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:18     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     62s] UM:                                                                   ClockRefiner
[10/30 10:15:18     62s]     Set dirty flag on 5 insts, 10 nets
[10/30 10:15:18     62s]   PostConditioning done.
[10/30 10:15:18     62s] Net route status summary:
[10/30 10:15:18     62s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:18     62s]   Non-clock:  1954 (unrouted=22, trialRouted=1932, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:15:18     62s]   Update timing and DAG stats after post-conditioning...
[10/30 10:15:18     62s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:18     62s]   Rebuilding timing graph...
[10/30 10:15:18     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1705.4M, InitMEM = 1705.4M)
[10/30 10:15:18     62s]   Rebuilding timing graph done.
[10/30 10:15:18     62s] End AAE Lib Interpolated Model. (MEM=1705.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:18     62s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     62s]   Clock DAG stats after post-conditioning:
[10/30 10:15:18     62s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:18     62s]     cell areas       : b=0.000um^2, i=182.675um^2, icg=97.594um^2, nicg=0.000um^2, l=0.000um^2, total=280.269um^2
[10/30 10:15:18     62s]     cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:18     62s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:18     62s]     wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:18     62s]     wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:18     62s]   Clock DAG net violations after post-conditioning:
[10/30 10:15:18     62s]     Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:18     62s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[10/30 10:15:18     62s]     Trunk : target=0.223ns count=9 avg=0.124ns sd=0.068ns min=0.003ns max=0.211ns {4 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:18     62s]     Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     62s]     Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:18     62s]   Clock DAG library cell distribution after post-conditioning {count}:
[10/30 10:15:18     62s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:18     62s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 2 
[10/30 10:15:18     62s]   Primary reporting skew group after post-conditioning:
[10/30 10:15:18     62s]     skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.784, avg=0.712, sd=0.064], skew [0.256 vs 0.262], 100% {0.528, 0.784} (wid=0.075 ws=0.073) (gid=0.774 gs=0.322)
[10/30 10:15:18     62s]   Skew group summary after post-conditioning:
[10/30 10:15:18     62s]     skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.784, avg=0.712, sd=0.064], skew [0.256 vs 0.262], 100% {0.528, 0.784} (wid=0.075 ws=0.073) (gid=0.774 gs=0.322)
[10/30 10:15:18     62s]   Clock network insertion delays are now [0.528ns, 0.784ns] average 0.712ns std.dev 0.064ns
[10/30 10:15:18     62s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/30 10:15:18     62s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     62s] UM:                                                                   CCOpt::Phase::PostConditioning
[10/30 10:15:18     62s] numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/30 10:15:18     62s]   Setting CTS place status to fixed for clock tree and sinks.
[10/30 10:15:18     62s]   Post-balance tidy up or trial balance steps...
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG stats at end of CTS:
[10/30 10:15:18     62s]   ==============================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   -------------------------------------------------------------
[10/30 10:15:18     62s]   Cell type                     Count    Area       Capacitance
[10/30 10:15:18     62s]   -------------------------------------------------------------
[10/30 10:15:18     62s]   Buffers                         0        0.000       0.000
[10/30 10:15:18     62s]   Inverters                      16      182.675       0.235
[10/30 10:15:18     62s]   Integrated Clock Gates          5       97.594       0.019
[10/30 10:15:18     62s]   Non-Integrated Clock Gates      0        0.000       0.000
[10/30 10:15:18     62s]   Clock Logic                     0        0.000       0.000
[10/30 10:15:18     62s]   All                            21      280.269       0.253
[10/30 10:15:18     62s]   -------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG wire lengths at end of CTS:
[10/30 10:15:18     62s]   =====================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   --------------------
[10/30 10:15:18     62s]   Type     Wire Length
[10/30 10:15:18     62s]   --------------------
[10/30 10:15:18     62s]   Top          0.000
[10/30 10:15:18     62s]   Trunk     1043.950
[10/30 10:15:18     62s]   Leaf      2058.305
[10/30 10:15:18     62s]   Total     3102.255
[10/30 10:15:18     62s]   --------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG capacitances at end of CTS:
[10/30 10:15:18     62s]   =====================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   --------------------------------
[10/30 10:15:18     62s]   Type     Gate     Wire     Total
[10/30 10:15:18     62s]   --------------------------------
[10/30 10:15:18     62s]   Top      0.000    0.000    0.000
[10/30 10:15:18     62s]   Trunk    0.253    0.138    0.391
[10/30 10:15:18     62s]   Leaf     0.497    0.274    0.771
[10/30 10:15:18     62s]   Total    0.750    0.411    1.161
[10/30 10:15:18     62s]   --------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG sink capacitances at end of CTS:
[10/30 10:15:18     62s]   ==========================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   --------------------------------------------------------
[10/30 10:15:18     62s]   Count    Total    Average    Std. Dev.    Min      Max
[10/30 10:15:18     62s]   --------------------------------------------------------
[10/30 10:15:18     62s]    81      0.497     0.006       0.040      0.002    0.359
[10/30 10:15:18     62s]   --------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG net violations at end of CTS:
[10/30 10:15:18     62s]   =======================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   --------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[10/30 10:15:18     62s]   --------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Remaining Transition    ns         1       0.712       0.000      0.712    [0.712]
[10/30 10:15:18     62s]   --------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG primary half-corner transition distribution at end of CTS:
[10/30 10:15:18     62s]   ====================================================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[10/30 10:15:18     62s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Trunk       0.223       9       0.124       0.068      0.003    0.211    {4 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}                                      -
[10/30 10:15:18     62s]   Leaf        0.040       1       0.752       0.000      0.752    0.752                                      -                                       {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     62s]   Leaf        0.223      12       0.153       0.033      0.094    0.217    {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}                                      -
[10/30 10:15:18     62s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock DAG library cell distribution at end of CTS:
[10/30 10:15:18     62s]   ==================================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   -------------------------------------------------------------
[10/30 10:15:18     62s]   Name                          Type        Inst     Inst Area 
[10/30 10:15:18     62s]                                             Count    (um^2)
[10/30 10:15:18     62s]   -------------------------------------------------------------
[10/30 10:15:18     62s]   sky130_fd_sc_hd__clkinv_16    inverter      2        60.058
[10/30 10:15:18     62s]   sky130_fd_sc_hd__clkinv_4     inverter     14       122.618
[10/30 10:15:18     62s]   sky130_fd_sc_hd__sdlclkp_2    icg           3        60.058
[10/30 10:15:18     62s]   sky130_fd_sc_hd__sdlclkp_1    icg           2        37.536
[10/30 10:15:18     62s]   -------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Primary reporting skew group summary at end of CTS:
[10/30 10:15:18     62s]   ===================================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Half-corner                            Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/30 10:15:18     62s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    0.528     0.784     0.256       0.262         0.073           0.003           0.712        0.064     100% {0.528, 0.784}
[10/30 10:15:18     62s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Skew group summary at end of CTS:
[10/30 10:15:18     62s]   =================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Half-corner                            Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/30 10:15:18     62s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    0.528     0.784     0.256       0.262         0.073           0.003           0.712        0.064     100% {0.528, 0.784}
[10/30 10:15:18     62s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Clock network insertion delays are now [0.528ns, 0.784ns] average 0.712ns std.dev 0.064ns
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Found a total of 2 clock tree pins with a slew violation.
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Slew violation summary across all clock trees - Top 2 violating pins:
[10/30 10:15:18     62s]   =====================================================================
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Target and measured clock slews (in ns):
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   -----------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   Half corner                          Violation  Slew    Slew      Dont   Ideal  Target            Pin
[10/30 10:15:18     62s]                                        amount     target  achieved  touch  net?   source            
[10/30 10:15:18     62s]                                                                     net?                            
[10/30 10:15:18     62s]   -----------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   ss_100C_1v60.setup_delay:setup.late    0.712    0.040    0.752    N      N      liberty explicit  sram/clk
[10/30 10:15:18     62s]   ss_100C_1v60.setup_delay:setup.late    0.155    0.223    0.379    N      N      auto computed     CTS_ccl_a_inv_00040/Y
[10/30 10:15:18     62s]   -----------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Target sources:
[10/30 10:15:18     62s]   auto extracted - target was extracted from SDC.
[10/30 10:15:18     62s]   auto computed - target was computed when balancing trees.
[10/30 10:15:18     62s]   explicit - target is explicitly set via cts_target_max_transition_time property.
[10/30 10:15:18     62s]   pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
[10/30 10:15:18     62s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Found 0 pins on nets marked dont_touch that have slew violations.
[10/30 10:15:18     62s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[10/30 10:15:18     62s]   Found 0 pins on nets marked ideal_network that have slew violations.
[10/30 10:15:18     62s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   
[10/30 10:15:18     62s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:18     63s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     63s] UM:                                                                   Post-balance tidy up or trial balance steps
[10/30 10:15:18     63s] Synthesizing clock trees done.
[10/30 10:15:18     63s] Tidy Up And Update Timing...
[10/30 10:15:18     63s] Connecting clock gate test enables...
[10/30 10:15:18     63s] Connecting clock gate test enables done.
[10/30 10:15:18     63s] External - Set all clocks to propagated mode...
[10/30 10:15:18     63s] Innovus updating I/O latencies
[10/30 10:15:18     63s] #################################################################################
[10/30 10:15:18     63s] # Design Stage: PreRoute
[10/30 10:15:18     63s] # Design Name: dot_product
[10/30 10:15:18     63s] # Design Mode: 130nm
[10/30 10:15:18     63s] # Analysis Mode: MMMC OCV 
[10/30 10:15:18     63s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:18     63s] # Signoff Settings: SI Off 
[10/30 10:15:18     63s] #################################################################################
[10/30 10:15:18     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 1714.7M, InitMEM = 1714.7M)
[10/30 10:15:18     63s] Calculate early delays in OCV mode...
[10/30 10:15:18     63s] Calculate late delays in OCV mode...
[10/30 10:15:18     63s] Calculate late delays in OCV mode...
[10/30 10:15:18     63s] Calculate early delays in OCV mode...
[10/30 10:15:18     63s] Start delay calculation (fullDC) (4 T). (MEM=1714.73)
[10/30 10:15:18     63s] End AAE Lib Interpolated Model. (MEM=1739 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:18     63s] Total number of fetched objects 1969
[10/30 10:15:18     63s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:18     63s] Total number of fetched objects 1969
[10/30 10:15:18     63s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:18     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:18     63s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:18     63s] End delay calculation. (MEM=1929.78 CPU=0:00:00.0 REAL=0:00:00.0)
[10/30 10:15:18     63s] End delay calculation (fullDC). (MEM=1929.78 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:18     63s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1929.8M) ***
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.711788
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -min -rise -0.711788 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.711788
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -min -rise -0.711788 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.647825
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -min -fall -0.647825 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.647825
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -min -fall -0.647825 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.711788
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -max -rise -0.711788 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.711788
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -max -rise -0.711788 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.647825
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -max -fall -0.647825 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.647825
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -max -fall -0.647825 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.27095
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -min -rise -0.27095 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.27095
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -min -rise -0.27095 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.244267
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -min -fall -0.244267 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.244267
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -min -fall -0.244267 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.27095
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -max -rise -0.27095 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.27095
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -max -rise -0.27095 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.244267
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -early -max -fall -0.244267 [get_pins clk]
[10/30 10:15:18     63s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.244267
[10/30 10:15:18     63s] 	 Executing: set_clock_latency -source -late -max -fall -0.244267 [get_pins clk]
[10/30 10:15:18     63s] Setting all clocks to propagated mode.
[10/30 10:15:18     63s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.2)
[10/30 10:15:18     63s] Clock DAG stats after update timingGraph:
[10/30 10:15:18     63s]   cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:15:18     63s]   cell areas       : b=0.000um^2, i=182.675um^2, icg=97.594um^2, nicg=0.000um^2, l=0.000um^2, total=280.269um^2
[10/30 10:15:18     63s]   cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:15:18     63s]   sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:15:18     63s]   wire capacitance : top=0.000pF, trunk=0.138pF, leaf=0.274pF, total=0.411pF
[10/30 10:15:18     63s]   wire lengths     : top=0.000um, trunk=1043.950um, leaf=2058.305um, total=3102.255um
[10/30 10:15:18     63s] Clock DAG net violations after update timingGraph:
[10/30 10:15:18     63s]   Remaining Transition : {count=1, worst=[0.712ns]} avg=0.712ns sd=0.000ns sum=0.712ns
[10/30 10:15:18     63s] Clock DAG primary half-corner transition distribution after update timingGraph:
[10/30 10:15:18     63s]   Trunk : target=0.223ns count=9 avg=0.124ns sd=0.068ns min=0.003ns max=0.211ns {4 <= 0.134ns, 3 <= 0.178ns, 1 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[10/30 10:15:18     63s]   Leaf  : target=0.040ns count=1 avg=0.752ns sd=0.000ns min=0.752ns max=0.752ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:15:18     63s]   Leaf  : target=0.223ns count=12 avg=0.153ns sd=0.033ns min=0.094ns max=0.217ns {3 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[10/30 10:15:18     63s] Clock DAG library cell distribution after update timingGraph {count}:
[10/30 10:15:18     63s]    Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:15:18     63s]    ICGs: sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 2 
[10/30 10:15:18     63s] Primary reporting skew group after update timingGraph:
[10/30 10:15:18     63s]   skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.784, avg=0.712, sd=0.064], skew [0.256 vs 0.262], 100% {0.528, 0.784} (wid=0.075 ws=0.073) (gid=0.774 gs=0.322)
[10/30 10:15:18     63s] Skew group summary after update timingGraph:
[10/30 10:15:18     63s]   skew_group clk/my_constraint_mode: insertion delay [min=0.528, max=0.784, avg=0.712, sd=0.064], skew [0.256 vs 0.262], 100% {0.528, 0.784} (wid=0.075 ws=0.073) (gid=0.774 gs=0.322)
[10/30 10:15:18     63s] Clock network insertion delays are now [0.528ns, 0.784ns] average 0.712ns std.dev 0.064ns
[10/30 10:15:18     63s] Logging CTS constraint violations...
[10/30 10:15:18     63s]   Clock tree clk has 1 slew violation.
[10/30 10:15:18     63s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_a_inv_00040 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (332.120,225.760), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin sram/clk with a slew time target of 0.040ns. Achieved a slew time of 0.752ns.
[10/30 10:15:18     63s] 
[10/30 10:15:18     63s] Type 'man IMPCCOPT-1007' for more detail.
[10/30 10:15:18     63s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.030ns for skew group clk/my_constraint_mode in half corner ss_100C_1v60.setup_delay:setup.late. Achieved skew of 0.256ns.
[10/30 10:15:18     63s] Type 'man IMPCCOPT-1023' for more detail.
[10/30 10:15:18     63s] Logging CTS constraint violations done.
[10/30 10:15:18     63s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.2)
[10/30 10:15:18     63s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     63s] UM:                                                                   Tidy Up And Update Timing
[10/30 10:15:18     63s] cleaningup cpe interface
[10/30 10:15:18     63s] Runtime done. (took cpu=0:00:07.7 real=0:00:05.9)
[10/30 10:15:18     63s] Runtime Report Coverage % = 96.7
[10/30 10:15:18     63s] Runtime Summary
[10/30 10:15:18     63s] ===============
[10/30 10:15:18     63s] Clock Runtime:  (54%) Core CTS           3.12 (Init 0.70, Construction 1.05, Implementation 0.71, eGRPC 0.28, PostConditioning 0.22, Other 0.16)
[10/30 10:15:18     63s] Clock Runtime:  (35%) CTS services       2.02 (RefinePlace 0.53, EarlyGlobalClock 0.31, NanoRoute 1.07, ExtractRC 0.11)
[10/30 10:15:18     63s] Clock Runtime:   (9%) Other CTS          0.55 (Init 0.17, CongRepair 0.17, TimingUpdate 0.20, Other 0.00)
[10/30 10:15:18     63s] Clock Runtime: (100%) Total              5.69
[10/30 10:15:18     63s] 
[10/30 10:15:18     63s] 
[10/30 10:15:18     63s] Runtime Summary:
[10/30 10:15:18     63s] ================
[10/30 10:15:18     63s] 
[10/30 10:15:18     63s] ----------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     63s] wall  % time  children  called  name
[10/30 10:15:18     63s] ----------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     63s] 5.88  100.00    5.88      0       
[10/30 10:15:18     63s] 5.88  100.00    5.69      1     Runtime
[10/30 10:15:18     63s] 0.37    6.21    0.35      1     CCOpt::Phase::Initialization
[10/30 10:15:18     63s] 0.35    5.99    0.32      1       Check Prerequisites
[10/30 10:15:18     63s] 0.04    0.66    0.00      1         Leaving CCOpt scope - CheckPlace
[10/30 10:15:18     63s] 0.28    4.74    0.01      1         Validating CTS configuration
[10/30 10:15:18     63s] 0.03    0.51    0.00      2           Checking module port directions
[10/30 10:15:18     63s] 0.00    0.02    0.00      2             Leaving CCOpt scope
[10/30 10:15:18     63s] 0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[10/30 10:15:18     63s] 0.42    7.09    0.36      1     CCOpt::Phase::PreparingToBalance
[10/30 10:15:18     63s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[10/30 10:15:18     63s] 0.13    2.27    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[10/30 10:15:18     63s] 0.07    1.19    0.00      1       Legalization setup
[10/30 10:15:18     63s] 0.16    2.70    0.02      1       Validating CTS configuration
[10/30 10:15:18     63s] 0.09    1.53    0.00      1     Preparing To Balance
[10/30 10:15:18     63s] 1.26   21.49    1.22      1     CCOpt::Phase::Construction
[10/30 10:15:18     63s] 0.59   10.05    0.55      1       Stage::Clustering
[10/30 10:15:18     63s] 0.47    8.06    0.42      1         Clustering
[10/30 10:15:18     63s] 0.02    0.27    0.00      1           Initialize for clustering
[10/30 10:15:18     63s] 0.11    1.84    0.01      1           Bottom-up phase
[10/30 10:15:18     63s] 0.01    0.10    0.00      1             Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.30    5.09    0.21      1           Legalizing clock trees
[10/30 10:15:18     63s] 0.19    3.19    0.00      1             Leaving CCOpt scope - ClockRefiner
[10/30 10:15:18     63s] 0.02    0.40    0.00      1             Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.08    1.38    0.05      1         Update congestion based capacitance
[10/30 10:15:18     63s] 0.03    0.46    0.00      1           Leaving CCOpt scope - extractRC
[10/30 10:15:18     63s] 0.02    0.33    0.00      1           Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.25    4.33    0.22      1       Stage::DRV Fixing
[10/30 10:15:18     63s] 0.16    2.69    0.00      1         Fixing clock tree slew time and max cap violations
[10/30 10:15:18     63s] 0.06    1.04    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[10/30 10:15:18     63s] 0.37    6.32    0.29      1       Stage::Insertion Delay Reduction
[10/30 10:15:18     63s] 0.00    0.06    0.00      1         Removing unnecessary root buffering
[10/30 10:15:18     63s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[10/30 10:15:18     63s] 0.01    0.18    0.00      1         Reducing insertion delay 1
[10/30 10:15:18     63s] 0.07    1.18    0.00      1         Removing longest path buffering
[10/30 10:15:18     63s] 0.20    3.40    0.00      1         Reducing insertion delay 2
[10/30 10:15:18     63s] 0.83   14.12    0.77      1     CCOpt::Phase::Implementation
[10/30 10:15:18     63s] 0.16    2.77    0.11      1       Stage::Reducing Power
[10/30 10:15:18     63s] 0.01    0.19    0.00      1         Improving clock tree routing
[10/30 10:15:18     63s] 0.04    0.71    0.00      1         Reducing clock tree power 1
[10/30 10:15:18     63s] 0.00    0.01    0.00      1           Legalizing clock trees
[10/30 10:15:18     63s] 0.06    1.00    0.00      1         Reducing clock tree power 2
[10/30 10:15:18     63s] 0.26    4.35    0.17      1       Stage::Balancing
[10/30 10:15:18     63s] 0.12    2.10    0.04      1         Approximately balancing fragments step
[10/30 10:15:18     63s] 0.01    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[10/30 10:15:18     63s] 0.00    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[10/30 10:15:18     63s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[10/30 10:15:18     63s] 0.02    0.35    0.00      1           Approximately balancing fragments bottom up
[10/30 10:15:18     63s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[10/30 10:15:18     63s] 0.00    0.06    0.00      1         Improving fragments clock skew
[10/30 10:15:18     63s] 0.04    0.72    0.01      1         Approximately balancing step
[10/30 10:15:18     63s] 0.00    0.08    0.00      1           Resolve constraints - Approximately balancing
[10/30 10:15:18     63s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[10/30 10:15:18     63s] 0.00    0.05    0.00      1         Fixing clock tree overload
[10/30 10:15:18     63s] 0.00    0.05    0.00      1         Approximately balancing paths
[10/30 10:15:18     63s] 0.22    3.76    0.12      1       Stage::Polishing
[10/30 10:15:18     63s] 0.03    0.45    0.00      1         Leaving CCOpt scope - extractRC
[10/30 10:15:18     63s] 0.02    0.38    0.00      1         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[10/30 10:15:18     63s] 0.00    0.05    0.00      1         Improving clock skew
[10/30 10:15:18     63s] 0.06    1.01    0.00      1         Reducing clock tree power 3
[10/30 10:15:18     63s] 0.00    0.02    0.00      2           Legalizing clock trees
[10/30 10:15:18     63s] 0.00    0.05    0.00      1         Improving insertion delay
[10/30 10:15:18     63s] 0.13    2.22    0.10      1       Stage::Updating netlist
[10/30 10:15:18     63s] 0.10    1.63    0.00      1         ClockRefiner
[10/30 10:15:18     63s] 0.58    9.86    0.40      1     CCOpt::Phase::eGRPC
[10/30 10:15:18     63s] 0.18    3.04    0.16      1       Leaving CCOpt scope - Routing Tools
[10/30 10:15:18     63s] 0.16    2.66    0.00      1         Early Global Route - eGR only step
[10/30 10:15:18     63s] 0.03    0.45    0.00      1       Leaving CCOpt scope - extractRC
[10/30 10:15:18     63s] 0.02    0.31    0.02      1       Reset bufferability constraints
[10/30 10:15:18     63s] 0.02    0.31    0.00      1         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.02    0.38    0.00      1       Moving buffers
[10/30 10:15:18     63s] 0.00    0.01    0.00      1         Violation analysis
[10/30 10:15:18     63s] 0.01    0.23    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[10/30 10:15:18     63s] 0.00    0.00    0.00      1         Artificially removing long paths
[10/30 10:15:18     63s] 0.00    0.06    0.00      1       Fixing DRVs
[10/30 10:15:18     63s] 0.01    0.09    0.00      1       Reconnecting optimized routes
[10/30 10:15:18     63s] 0.02    0.32    0.00      1       Violation analysis
[10/30 10:15:18     63s] 0.12    1.98    0.00      1       ClockRefiner
[10/30 10:15:18     63s] 1.57   26.77    1.53      1     CCOpt::Phase::Routing
[10/30 10:15:18     63s] 1.47   25.04    1.40      1       Leaving CCOpt scope - Routing Tools
[10/30 10:15:18     63s] 0.15    2.54    0.00      1         Early Global Route - eGR->NR step
[10/30 10:15:18     63s] 1.07   18.25    0.00      1         NanoRoute
[10/30 10:15:18     63s] 0.17    2.95    0.00      1         Congestion Repair
[10/30 10:15:18     63s] 0.03    0.45    0.00      1       Leaving CCOpt scope - extractRC
[10/30 10:15:18     63s] 0.03    0.53    0.00      1       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.35    5.97    0.19      1     CCOpt::Phase::PostConditioning
[10/30 10:15:18     63s] 0.00    0.00    0.00      1       Reset bufferability constraints
[10/30 10:15:18     63s] 0.00    0.07    0.00      1       Upsizing to fix DRVs
[10/30 10:15:18     63s] 0.01    0.09    0.00      1       Recomputing CTS skew targets
[10/30 10:15:18     63s] 0.01    0.12    0.00      1       Fixing DRVs
[10/30 10:15:18     63s] 0.01    0.12    0.00      1       Buffering to fix DRVs
[10/30 10:15:18     63s] 0.01    0.23    0.00      1       Fixing Skew by cell sizing
[10/30 10:15:18     63s] 0.01    0.11    0.00      1       Reconnecting optimized routes
[10/30 10:15:18     63s] 0.13    2.22    0.00      1       ClockRefiner
[10/30 10:15:18     63s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[10/30 10:15:18     63s] 0.02    0.34    0.00      1       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/30 10:15:18     63s] 0.00    0.07    0.00      1     Post-balance tidy up or trial balance steps
[10/30 10:15:18     63s] 0.21    3.55    0.20      1     Tidy Up And Update Timing
[10/30 10:15:18     63s] 0.20    3.48    0.00      1       External - Set all clocks to propagated mode
[10/30 10:15:18     63s] ----------------------------------------------------------------------------------------------------------------------------------
[10/30 10:15:18     63s] 
[10/30 10:15:18     63s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:18     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] Synthesizing clock trees with CCOpt done.
[10/30 10:15:18     63s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:18     63s] UM:                                                                   cts
[10/30 10:15:18     63s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/30 10:15:18     63s] Type 'man IMPSP-9025' for more detail.
[10/30 10:15:18     63s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/30 10:15:18     63s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:18     63s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.031, REAL:0.033, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.031, REAL:0.033, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:18     63s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.004, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[10/30 10:15:18     63s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[10/30 10:15:18     63s] Info: 4 threads available for lower-level modules during optimization.
[10/30 10:15:18     63s] GigaOpt running with 4 threads.
[10/30 10:15:18     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1882.0M
[10/30 10:15:18     63s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:18     63s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Starting CMU at level 4, MEM:1882.0M
[10/30 10:15:18     63s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.032, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.032, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1898.0M
[10/30 10:15:18     63s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1898.0M
[10/30 10:15:18     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1898.0MB).
[10/30 10:15:18     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:1898.0M
[10/30 10:15:18     63s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[10/30 10:15:18     63s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[10/30 10:15:18     63s] .
[10/30 10:15:18     63s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1890.0M
[10/30 10:15:18     63s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1890.0M
[10/30 10:15:18     63s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1890.0M
[10/30 10:15:18     63s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1890.0M
[10/30 10:15:18     63s] 
[10/30 10:15:18     63s] Creating Lib Analyzer ...
[10/30 10:15:18     63s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:18     63s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:18     63s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:18     63s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:18     63s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:18     63s] 
[10/30 10:15:20     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=1898.0M
[10/30 10:15:20     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=1898.0M
[10/30 10:15:20     65s] Creating Lib Analyzer, finished. 
[10/30 10:15:20     65s] Effort level <high> specified for reg2reg path_group
[10/30 10:15:20     65s] Effort level <high> specified for reg2cgate path_group
[10/30 10:15:20     65s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1242.4M, totSessionCpu=0:01:05 **
[10/30 10:15:20     65s] *** opt_design -post_cts ***
[10/30 10:15:20     65s] DRC Margin: user margin 0.0; extra margin 0.2
[10/30 10:15:20     65s] Hold Target Slack: user slack 0.1
[10/30 10:15:20     65s] Setup Target Slack: user slack 0.1; extra slack 0.0
[10/30 10:15:20     65s] set_db opt_useful_skew_eco_route false
[10/30 10:15:20     65s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/30 10:15:20     65s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.032, REAL:0.035, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.032, REAL:0.035, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] Deleting Cell Server ...
[10/30 10:15:20     65s] Deleting Lib Analyzer.
[10/30 10:15:20     65s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:20     65s] Summary for sequential cells identification: 
[10/30 10:15:20     65s]   Identified SBFF number: 45
[10/30 10:15:20     65s]   Identified MBFF number: 0
[10/30 10:15:20     65s]   Identified SB Latch number: 0
[10/30 10:15:20     65s]   Identified MB Latch number: 0
[10/30 10:15:20     65s]   Not identified SBFF number: 0
[10/30 10:15:20     65s]   Not identified MBFF number: 0
[10/30 10:15:20     65s]   Not identified SB Latch number: 0
[10/30 10:15:20     65s]   Not identified MB Latch number: 0
[10/30 10:15:20     65s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:20     65s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:20     65s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:20     65s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:20     65s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:20     65s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:20     65s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:20     65s]  Setting StdDelay to 66.90
[10/30 10:15:20     65s] Creating Cell Server, finished. 
[10/30 10:15:20     65s] 
[10/30 10:15:20     65s] Deleting Cell Server ...
[10/30 10:15:20     65s] Start to check current routing status for nets...
[10/30 10:15:20     65s] All nets are already routed correctly.
[10/30 10:15:20     65s] End to check current routing status for nets (mem=1635.3M)
[10/30 10:15:20     65s] ** Profile ** Start :  cpu=0:00:00.0, mem=1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.004, REAL:0.002, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.002, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.027, REAL:0.026, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.037, REAL:0.037, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.037, REAL:0.037, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1635.3M
[10/30 10:15:20     65s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1635.3M
[10/30 10:15:20     65s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1635.3M
[10/30 10:15:20     65s] #################################################################################
[10/30 10:15:20     65s] # Design Stage: PreRoute
[10/30 10:15:20     65s] # Design Name: dot_product
[10/30 10:15:20     65s] # Design Mode: 130nm
[10/30 10:15:20     65s] # Analysis Mode: MMMC OCV 
[10/30 10:15:20     65s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:20     65s] # Signoff Settings: SI Off 
[10/30 10:15:20     65s] #################################################################################
[10/30 10:15:20     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1633.3M, InitMEM = 1633.3M)
[10/30 10:15:20     65s] Calculate early delays in OCV mode...
[10/30 10:15:20     65s] Calculate late delays in OCV mode...
[10/30 10:15:20     65s] Start delay calculation (fullDC) (4 T). (MEM=1633.31)
[10/30 10:15:20     65s] End AAE Lib Interpolated Model. (MEM=1657.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:20     65s] Total number of fetched objects 1969
[10/30 10:15:20     65s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:20     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:20     65s] End delay calculation. (MEM=1848.3 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:20     65s] End delay calculation (fullDC). (MEM=1848.3 CPU=0:00:00.2 REAL=0:00:00.0)
[10/30 10:15:20     65s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1848.3M) ***
[10/30 10:15:21     65s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:06 mem=1816.3M)
[10/30 10:15:21     65s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1824.3M
[10/30 10:15:21     65s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1824.3M
[10/30 10:15:21     65s] 
[10/30 10:15:21     65s] ------------------------------------------------------------
[10/30 10:15:21     65s]              Initial Summary                             
[10/30 10:15:21     65s] ------------------------------------------------------------
[10/30 10:15:21     65s] 
[10/30 10:15:21     65s] Setup views included:
[10/30 10:15:21     65s]  ss_100C_1v60.setup_view 
[10/30 10:15:21     65s] 
[10/30 10:15:21     65s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:21     65s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:21     65s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:21     65s] |           WNS (ns):|  0.107  |  0.107  | 12.718  | 13.611  |
[10/30 10:15:21     65s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:15:21     65s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:15:21     65s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:21     65s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:21     65s] 
[10/30 10:15:21     65s] +----------------+-------------------------------+------------------+
[10/30 10:15:21     65s] |                |              Real             |       Total      |
[10/30 10:15:21     65s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:21     65s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:21     65s] +----------------+------------------+------------+------------------+
[10/30 10:15:21     65s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:15:21     65s] |   max_tran     |     32 (32)      |   -0.175   |     72 (72)      |
[10/30 10:15:21     65s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:21     65s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:21     65s] +----------------+------------------+------------+------------------+
[10/30 10:15:21     65s] 
[10/30 10:15:21     65s] Density: 6.309%
[10/30 10:15:21     65s] ------------------------------------------------------------
[10/30 10:15:21     65s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1824.3M
[10/30 10:15:21     65s] **opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 1267.5M, totSessionCpu=0:01:06 **
[10/30 10:15:21     65s] ** INFO : this run is activating low effort ccoptDesign flow
[10/30 10:15:21     65s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:15:21     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1631.5M
[10/30 10:15:21     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1631.5M
[10/30 10:15:21     65s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:21     65s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.028, REAL:0.029, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.028, REAL:0.029, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1631.5M
[10/30 10:15:21     65s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1631.5M
[10/30 10:15:21     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1631.5MB).
[10/30 10:15:21     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.036, MEM:1631.5M
[10/30 10:15:21     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1631.5M
[10/30 10:15:21     65s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1647.5M
[10/30 10:15:21     65s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1647.5M
[10/30 10:15:21     65s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1647.5M
[10/30 10:15:21     65s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1647.5M
[10/30 10:15:21     65s] #optDebug: fT-E <X 2 0 0 1>
[10/30 10:15:21     65s] #optDebug: fT-E <X 2 0 0 1>
[10/30 10:15:21     65s] *** Starting optimizing excluded clock nets MEM= 1647.5M) ***
[10/30 10:15:21     65s] *info: No excluded clock nets to be optimized.
[10/30 10:15:21     65s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1647.5M) ***
[10/30 10:15:21     65s] *** Starting optimizing excluded clock nets MEM= 1647.5M) ***
[10/30 10:15:21     65s] *info: No excluded clock nets to be optimized.
[10/30 10:15:21     65s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1647.5M) ***
[10/30 10:15:21     65s] Info: Done creating the CCOpt slew target map.
[10/30 10:15:21     66s] Begin: GigaOpt DRV Optimization
[10/30 10:15:21     66s] Info: 22 nets with fixed/cover wires excluded.
[10/30 10:15:21     66s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:15:21     66s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:15:21     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1671.5M
[10/30 10:15:21     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1671.5M
[10/30 10:15:21     66s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:21     66s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.005, REAL:0.005, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.027, REAL:0.027, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.027, REAL:0.027, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1671.5M
[10/30 10:15:21     66s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1671.5M
[10/30 10:15:21     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1671.5MB).
[10/30 10:15:21     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.035, MEM:1671.5M
[10/30 10:15:21     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1671.5M
[10/30 10:15:21     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1757.5M
[10/30 10:15:22     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1757.5M
[10/30 10:15:22     67s] 
[10/30 10:15:22     67s] Creating Lib Analyzer ...
[10/30 10:15:22     67s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:22     67s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:22     67s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:22     67s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:22     67s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:22     67s] 
[10/30 10:15:24     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=1757.5M
[10/30 10:15:24     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=1757.5M
[10/30 10:15:24     69s] Creating Lib Analyzer, finished. 
[10/30 10:15:24     69s] 
[10/30 10:15:24     69s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/30 10:15:24     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1757.5M
[10/30 10:15:24     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1757.5M
[10/30 10:15:25     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1850.9M
[10/30 10:15:25     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1850.9M
[10/30 10:15:25     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:25     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:25     70s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/30 10:15:25     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:25     70s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/30 10:15:25     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:25     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:25     70s] Info: violation cost 473.311920 (cap = 0.000000, tran = 473.311920, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:25     70s] |    72|    72|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0|   6.31|          |         |
[10/30 10:15:25     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:25     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:25     70s] Info: violation cost 461.034393 (cap = 0.000000, tran = 461.034393, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:25     70s] |    71|    71|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|      17|       0|      22|   6.45| 0:00:00.0|  1992.6M|
[10/30 10:15:25     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:25     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:25     70s] Info: violation cost 460.556274 (cap = 0.000000, tran = 460.556274, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:25     70s] |    71|    71|    -0.18|     0|     0|[10/30 10:15:25     70s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
     0.00|     0|     0|     0|     0|     0.11|     0.00|       1|       0|       1|   6.45| 0:00:00.0|  1997.1M|
[10/30 10:15:25     70s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:25     70s] Info: violation cost 460.556274 (cap = 0.000000, tran = 460.556274, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:25     70s] |    71|    71|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0|   6.45| 0:00:00.0|  1997.1M|
[10/30 10:15:25     70s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] ###############################################################################
[10/30 10:15:25     70s] #
[10/30 10:15:25     70s] #  Large fanout net report:  
[10/30 10:15:25     70s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/30 10:15:25     70s] #     - current density: 6.45
[10/30 10:15:25     70s] #
[10/30 10:15:25     70s] #  List of high fanout nets:
[10/30 10:15:25     70s] #
[10/30 10:15:25     70s] ###############################################################################
[10/30 10:15:25     70s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:15:25     70s] Layer 3 has 22 constrained nets 
[10/30 10:15:25     70s] **** End NDR-Layer Usage Statistics ****
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] =======================================================================
[10/30 10:15:25     70s]                 Reasons for remaining drv violations
[10/30 10:15:25     70s] =======================================================================
[10/30 10:15:25     70s] *info: Total 70 net(s) have violations which can't be fixed by DRV optimization.
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] MultiBuffering failure reasons
[10/30 10:15:25     70s] ------------------------------------------------
[10/30 10:15:25     70s] *info:    69 net(s): Could not be fixed because the solution degraded timing.
[10/30 10:15:25     70s] *info:     1 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1997.1M) ***
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.009, REAL:0.009, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.034, REAL:0.035, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.034, REAL:0.035, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.041, REAL:0.043, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.041, REAL:0.044, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF: Starting RefinePlace at level 1, MEM:1989.1M
[10/30 10:15:25     70s] *** Starting place_detail (0:01:10 mem=1989.1M) ***
[10/30 10:15:25     70s] Total net bbox length = 7.844e+04 (4.012e+04 3.832e+04) (ext = 1.461e+04)
[10/30 10:15:25     70s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:25     70s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:25     70s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1989.1M
[10/30 10:15:25     70s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1989.1M
[10/30 10:15:25     70s] Starting refinePlace ...
[10/30 10:15:25     70s]   Spread Effort: high, standalone mode, useDDP on.
[10/30 10:15:25     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1989.1MB) @(0:01:10 - 0:01:10).
[10/30 10:15:25     70s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:25     70s] wireLenOptFixPriorityInst 80 inst fixed
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:25     70s] Move report: legalization moves 32 insts, mean move: 3.32 um, max move: 11.42 um
[10/30 10:15:25     70s] 	Max move on inst (FE_OFC10_c_data_23): (328.90, 157.76) --> (322.92, 163.20)
[10/30 10:15:25     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2018.3MB) @(0:01:10 - 0:01:10).
[10/30 10:15:25     70s] Move report: Detail placement moves 32 insts, mean move: 3.32 um, max move: 11.42 um
[10/30 10:15:25     70s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:25     70s]   maximum (X+Y) =        11.42 um
[10/30 10:15:25     70s]   inst (FE_OFC10_c_data_23) with max move: (328.9, 157.76) -> (322.92, 163.2)
[10/30 10:15:25     70s] 	Max move on inst (FE_OFC10_c_data_23): (328.90, 157.76) --> (322.92, 163.20)
[10/30 10:15:25     70s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2018.3MB
[10/30 10:15:25     70s]   mean    (X+Y) =         3.32 um
[10/30 10:15:25     70s] Summary Report:
[10/30 10:15:25     70s] Instances move: 32 (out of 1592 movable)
[10/30 10:15:25     70s] Instances flipped: 0
[10/30 10:15:25     70s] Mean displacement: 3.32 um
[10/30 10:15:25     70s] Max displacement: 11.42 um (Instance: FE_OFC10_c_data_23) (328.9, 157.76) -> (322.92, 163.2)
[10/30 10:15:25     70s] 	Length: 12 sites, height: [10/30 10:15:25     70s] Total instances moved : 32
1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_8
[10/30 10:15:25     70s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.037, REAL:0.031, MEM:2018.3M
[10/30 10:15:25     70s] Total net bbox length = 7.841e+04 (4.010e+04 3.831e+04) (ext = 1.461e+04)
[10/30 10:15:25     70s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2018.3MB
[10/30 10:15:25     70s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2018.3MB) @(0:01:10 - 0:01:10).
[10/30 10:15:25     70s] OPERPROF: Finished RefinePlace at level 1, CPU:0.047, REAL:0.042, MEM:2018.3M
[10/30 10:15:25     70s] *** Finished place_detail (0:01:10 mem=2018.3M) ***
[10/30 10:15:25     70s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] Finished re-routing un-routed nets (0:00:00.0 2018.3M)
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.032, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2018.3M
[10/30 10:15:25     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.038, MEM:2018.3M
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] Density : 0.0645
[10/30 10:15:25     70s] Max route overflow : 0.0018
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2018.3M) ***
[10/30 10:15:25     70s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1915.3M
[10/30 10:15:25     70s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1915.3M
[10/30 10:15:25     70s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1915.3M
[10/30 10:15:25     70s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1915.3M
[10/30 10:15:25     70s] End: GigaOpt DRV Optimization
[10/30 10:15:25     70s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/30 10:15:25     70s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/30 10:15:25     70s] ** Profile ** Start :  cpu=0:00:00.0, mem=1722.1M
[10/30 10:15:25     70s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.005, REAL:0.005, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.029, REAL:0.031, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.029, REAL:0.031, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1722.1M
[10/30 10:15:25     70s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1722.1M
[10/30 10:15:25     70s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1722.1M
[10/30 10:15:25     70s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1793.6M
[10/30 10:15:25     70s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1793.6M
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] ------------------------------------------------------------
[10/30 10:15:25     70s]      Summary (cpu=0.07min real=0.07min mem=1722.1M)                             
[10/30 10:15:25     70s] ------------------------------------------------------------
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] Setup views included:
[10/30 10:15:25     70s]  ss_100C_1v60.setup_view 
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:25     70s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:25     70s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:25     70s] |           WNS (ns):|  0.107  |  0.107  | 12.718  | 13.611  |
[10/30 10:15:25     70s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:15:25     70s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:15:25     70s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:25     70s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] +----------------+-------------------------------+------------------+
[10/30 10:15:25     70s] |                |              Real             |       Total      |
[10/30 10:15:25     70s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:25     70s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:25     70s] +----------------+------------------+------------+------------------+
[10/30 10:15:25     70s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:15:25     70s] |   max_tran     |     32 (32)      |   -0.175   |     72 (72)      |
[10/30 10:15:25     70s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:25     70s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:25     70s] +----------------+------------------+------------+------------------+
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] Density: 6.452%
[10/30 10:15:25     70s] Routing Overflow: 0.18% H and 0.03% V
[10/30 10:15:25     70s] ------------------------------------------------------------
[10/30 10:15:25     70s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1793.6M
[10/30 10:15:25     70s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1330.8M, totSessionCpu=0:01:11 **
[10/30 10:15:25     70s] *** Timing Is met
[10/30 10:15:25     70s] *** Check timing (0:00:00.0)
[10/30 10:15:25     70s] Deleting Lib Analyzer.
[10/30 10:15:25     70s] **INFO: Flow update: Design timing is met.
[10/30 10:15:25     70s] **INFO: Flow update: Design timing is met.
[10/30 10:15:25     70s] Info: 22 nets with fixed/cover wires excluded.
[10/30 10:15:25     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1718.1M
[10/30 10:15:25     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1718.1M
[10/30 10:15:25     70s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:15:25     70s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:15:25     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=1796.3M
[10/30 10:15:25     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1796.3M
[10/30 10:15:25     70s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:25     70s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.029, REAL:0.030, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.029, REAL:0.030, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1796.3M
[10/30 10:15:25     70s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1796.3M
[10/30 10:15:25     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1796.3MB).
[10/30 10:15:25     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.037, MEM:1796.3M
[10/30 10:15:25     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1820.3M
[10/30 10:15:25     70s] 
[10/30 10:15:25     70s] Creating Lib Analyzer ...
[10/30 10:15:25     70s] Begin: Area Reclaim Optimization
[10/30 10:15:25     70s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:25     70s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:25     70s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:25     70s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:25     70s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:25     70s] 
[10/30 10:15:27     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1824.4M
[10/30 10:15:27     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1824.4M
[10/30 10:15:27     72s] Creating Lib Analyzer, finished. 
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:15:27     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1824.4M
[10/30 10:15:27     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1824.4M
[10/30 10:15:27     72s] Usable buffer cells for single buffer setup transform:
[10/30 10:15:27     72s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[10/30 10:15:27     72s] Number of usable buffer cells above: 12
[10/30 10:15:27     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1824.4M
[10/30 10:15:27     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1824.4M
[10/30 10:15:27     72s] Reclaim Optimization WNS Slack 0.107  TNS Slack 0.000 Density 6.45
[10/30 10:15:27     72s] +----------+---------+--------+--------+------------+--------+
[10/30 10:15:27     72s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:15:27     72s] +----------+---------+--------+--------+------------+--------+
[10/30 10:15:27     72s] |     6.45%|        -|   0.107|   0.000|   0:00:00.0| 1824.4M|
[10/30 10:15:27     72s] |     6.45%|        0|   0.107|   0.000|   0:00:00.0| 1900.7M|
[10/30 10:15:27     72s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/30 10:15:27     72s] |     6.45%|        0|   0.107|   0.000|   0:00:00.0| 1900.7M|
[10/30 10:15:27     72s] |     6.33%|       17|   0.107|   0.000|   0:00:00.0| 1977.0M|
[10/30 10:15:27     72s] |     6.33%|        0|   0.107|   0.000|   0:00:00.0| 1977.0M|
[10/30 10:15:27     72s] |     6.32%|       37|   0.107|   0.000|   0:00:00.0| 1977.0M|
[10/30 10:15:27     72s] |     6.32%|        0|   0.107|   0.000|   0:00:00.0| 1977.0M|
[10/30 10:15:27     72s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/30 10:15:27     72s] |     6.32%|        0|   0.107|   0.000|   0:00:00.0| 1977.0M|
[10/30 10:15:27     72s] +----------+---------+--------+--------+------------+--------+
[10/30 10:15:27     72s] Reclaim Optimization End WNS Slack 0.107  TNS Slack 0.000 Density 6.32
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] ** Summary: Restruct = 0 Buffer Deletion = 17 Declone = 0 Resize = 3 **
[10/30 10:15:27     72s] --------------------------------------------------------------
[10/30 10:15:27     72s] |                                   | Total     | Sequential |
[10/30 10:15:27     72s] --------------------------------------------------------------
[10/30 10:15:27     72s] | Num insts resized                 |       3  |       0    |
[10/30 10:15:27     72s] | Num insts undone                  |      34  |       0    |
[10/30 10:15:27     72s] | Num insts Downsized               |       3  |       0    |
[10/30 10:15:27     72s] | Num insts Samesized               |       0  |       0    |
[10/30 10:15:27     72s] | Num insts Upsized                 |       0  |       0    |
[10/30 10:15:27     72s] | Num multiple commits+uncommits    |       0  |       -    |
[10/30 10:15:27     72s] --------------------------------------------------------------
[10/30 10:15:27     72s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:15:27     72s] Layer 3 has 22 constrained nets 
[10/30 10:15:27     72s] **** End NDR-Layer Usage Statistics ****
[10/30 10:15:27     72s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[10/30 10:15:27     72s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.007, REAL:0.007, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.031, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.032, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.039, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.039, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1969.0M
[10/30 10:15:27     72s] *** Starting place_detail (0:01:12 mem=1969.0M) ***
[10/30 10:15:27     72s] Total net bbox length = 7.835e+04 (4.003e+04 3.832e+04) (ext = 1.461e+04)
[10/30 10:15:27     72s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:27     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:27     72s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1969.0M
[10/30 10:15:27     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1969.0M
[10/30 10:15:27     72s] Starting refinePlace ...
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:27     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:27     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1977.0MB) @(0:01:12 - 0:01:13).
[10/30 10:15:27     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:27     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1977.0MB
[10/30 10:15:27     72s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:27     72s]   maximum (X+Y) =         0.00 um
[10/30 10:15:27     72s]   mean    (X+Y) =         0.00 um
[10/30 10:15:27     72s] Total instances moved : 0
[10/30 10:15:27     72s] Summary Report:
[10/30 10:15:27     72s] Instances move: 0 (out of 1575 movable)
[10/30 10:15:27     72s] Instances flipped: 0
[10/30 10:15:27     72s] Mean displacement: 0.00 um
[10/30 10:15:27     72s] Max displacement: 0.00 um 
[10/30 10:15:27     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.019, REAL:0.014, MEM:1977.0M
[10/30 10:15:27     72s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1977.0MB) @(0:01:12 - 0:01:13).
[10/30 10:15:27     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.027, REAL:0.024, MEM:1977.0M
[10/30 10:15:27     72s] Total net bbox length = 7.835e+04 (4.003e+04 3.832e+04) (ext = 1.461e+04)
[10/30 10:15:27     72s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1977.0MB
[10/30 10:15:27     72s] *** Finished place_detail (0:01:13 mem=1977.0M) ***
[10/30 10:15:27     72s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] Finished re-routing un-routed nets (0:00:00.0 1977.0M)
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.034, REAL:0.036, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.034, REAL:0.036, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1977.0M
[10/30 10:15:27     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.044, MEM:1977.0M
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] Density : 0.0632
[10/30 10:15:27     72s] Max route overflow : 0.0018
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1977.0M) ***
[10/30 10:15:27     72s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1874.8M
[10/30 10:15:27     72s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1874.8M
[10/30 10:15:27     72s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1874.8M
[10/30 10:15:27     72s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1874.8M
[10/30 10:15:27     72s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1722.14M, totSessionCpu=0:01:13).
[10/30 10:15:27     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1722.1M
[10/30 10:15:27     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1722.1M
[10/30 10:15:27     72s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:27     72s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:27     72s] [PSP]    Started earlyGlobalRoute kernel
[10/30 10:15:27     72s] [PSP]    Initial Peak syMemory usage = 1722.1 MB
[10/30 10:15:27     72s] (I)       Reading DB...
[10/30 10:15:27     72s] (I)       Read data from FE... (mem=1722.1M)
[10/30 10:15:27     72s] (I)       Read nodes and places... (mem=1722.1M)
[10/30 10:15:27     72s] (I)       Done Read nodes and places (cpu=0.004s, mem=1724.3M)
[10/30 10:15:27     72s] (I)       Read nets... (mem=1724.3M)
[10/30 10:15:27     72s] (I)       Done Read nets (cpu=0.002s, mem=1724.3M)
[10/30 10:15:27     72s] (I)       Done Read data from FE (cpu=0.006s, mem=1724.3M)
[10/30 10:15:27     72s] (I)       before initializing RouteDB syMemory usage = 1724.3 MB
[10/30 10:15:27     72s] (I)       congestionReportName   : 
[10/30 10:15:27     72s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:27     72s] (I)       buildTerm2TermWires    : 1
[10/30 10:15:27     72s] (I)       doTrackAssignment      : 1
[10/30 10:15:27     72s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:27     72s] (I)       numThreads             : 4
[10/30 10:15:27     72s] (I)       bufferingAwareRouting  : false
[10/30 10:15:27     72s] (I)       honorPin               : false
[10/30 10:15:27     72s] (I)       honorPinGuide          : true
[10/30 10:15:27     72s] (I)       honorPartition         : false
[10/30 10:15:27     72s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:27     72s] (I)       allowPartitionCrossover: false
[10/30 10:15:27     72s] (I)       honorSingleEntry       : true
[10/30 10:15:27     72s] (I)       honorSingleEntryStrong : true
[10/30 10:15:27     72s] (I)       handleViaSpacingRule   : false
[10/30 10:15:27     72s] (I)       handleEolSpacingRule   : false
[10/30 10:15:27     72s] (I)       PDConstraint           : none
[10/30 10:15:27     72s] (I)       expBetterNDRHandling   : false
[10/30 10:15:27     72s] (I)       routingEffortLevel     : 3
[10/30 10:15:27     72s] (I)       effortLevel            : standard
[10/30 10:15:27     72s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:27     72s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:27     72s] (I)       numRowsPerGCell        : 1
[10/30 10:15:27     72s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:27     72s] (I)       multiThreadingTA       : 1
[10/30 10:15:27     72s] (I)       optimizationMode       : false
[10/30 10:15:27     72s] (I)       routeSecondPG          : false
[10/30 10:15:27     72s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:27     72s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:27     72s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:27     72s] (I)       scenicBound            : 1.15
[10/30 10:15:27     72s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:27     72s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:27     72s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:27     72s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:27     72s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:27     72s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:27     72s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:27     72s] (I)       localRouteEffort       : 1.00
[10/30 10:15:27     72s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:27     72s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:27     72s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:15:27     72s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:27     72s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:27     72s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:27     72s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:27     72s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:27     72s] (I)       routeVias              : 
[10/30 10:15:27     72s] (I)       readTROption           : true
[10/30 10:15:27     72s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:27     72s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:27     72s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:27     72s] (I)       extraDemandForClocks   : 0
[10/30 10:15:27     72s] (I)       steinerRemoveLayers    : false
[10/30 10:15:27     72s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:27     72s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:27     72s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:27     72s] (I)       spanningTreeRefinement : false
[10/30 10:15:27     72s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:27     72s] (I)       starting read tracks
[10/30 10:15:27     72s] (I)       build grid graph
[10/30 10:15:27     72s] (I)       build grid graph start
[10/30 10:15:27     72s] (I)       build grid graph end
[10/30 10:15:27     72s] (I)       merge level 0
[10/30 10:15:27     72s] (I)       numViaLayers=6
[10/30 10:15:27     72s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:27     72s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:27     72s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:27     72s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:27     72s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:27     72s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:27     72s] [NR-eGR] li1 has no routable track
[10/30 10:15:27     72s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:27     72s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:27     72s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:27     72s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:27     72s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:27     72s] (I)       end build via table
[10/30 10:15:27     72s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] [NR-eGR] numRoutingBlks=0 numInstBlks=20473 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:27     72s] (I)       readDataFromPlaceDB
[10/30 10:15:27     72s] (I)       Read net information..
[10/30 10:15:27     72s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 402
[10/30 10:15:27     72s] (I)       Read testcase time = 0.000 seconds
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] (I)       read default dcut vias
[10/30 10:15:27     72s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:27     72s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:27     72s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:27     72s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:27     72s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:27     72s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:27     72s] (I)       build grid graph start
[10/30 10:15:27     72s] (I)       build grid graph end
[10/30 10:15:27     72s] (I)       Model blockage into capacity
[10/30 10:15:27     72s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:27     72s] [NR-eGR] Read numTotalNets=1955  numIgnoredNets=22
[10/30 10:15:27     72s] (I)       Modeling time = 0.005 seconds
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] (I)       Number of ignored nets = 22
[10/30 10:15:27     72s] (I)       Number of fixed nets = 22.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Number of clock nets = 22.  Ignored: No
[10/30 10:15:27     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:27     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:27     72s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1724.3 MB
[10/30 10:15:27     72s] (I)       Ndr track 0 does not exist
[10/30 10:15:27     72s] (I)       Ndr track 0 does not exist
[10/30 10:15:27     72s] (I)       Layer1  viaCost=200.00
[10/30 10:15:27     72s] (I)       Layer2  viaCost=200.00
[10/30 10:15:27     72s] (I)       Layer3  viaCost=300.00
[10/30 10:15:27     72s] (I)       Layer4  viaCost=200.00
[10/30 10:15:27     72s] (I)       Layer5  viaCost=200.00
[10/30 10:15:27     72s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:27     72s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:27     72s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:27     72s] (I)       Site width          :   460  (dbu)
[10/30 10:15:27     72s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:27     72s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:27     72s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:27     72s] (I)       Grid                :   221   221     6
[10/30 10:15:27     72s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:27     72s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:27     72s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:27     72s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:27     72s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:27     72s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:27     72s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:27     72s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:27     72s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:27     72s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:27     72s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:27     72s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:27     72s] (I)       --------------------------------------------------------
[10/30 10:15:27     72s] 
[10/30 10:15:27     72s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:27     72s] (I)       Pitch:  L1=340  L2=340  L3=460[10/30 10:15:27     72s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:27     72s] [NR-eGR] Rule id: 0  Nets: 1933 
  L4=610  L5=690  L6=3660
[10/30 10:15:27     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:27     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:27     72s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/30 10:15:27     72s] [NR-eGR] Rule id: 1  Nets: 0 
[10/30 10:15:27     72s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/30 10:15:27     72s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/30 10:15:27     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:27     72s] (I)       [10/30 10:15:27     72s] [NR-eGR] ========================================
[10/30 10:15:27     72s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:27     72s] (I)       blocked tracks on layer2 : = 163383 / 390065 (41.89%)
[10/30 10:15:27     72s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:27     72s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:27     72s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:27     72s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:27     72s] (I)       After initializing earlyGlobalRoute syMemory usage = 1726.2 MB
[10/30 10:15:27     72s] (I)       Loading and dumping file time : 0.02 seconds
[10/30 10:15:27     72s] (I)       ============= Initialization =============
[10/30 10:15:27     72s] (I)       totalPins=5875  totalGlobalPin=5860 (99.74%)
[10/30 10:15:27     72s] (I)       total 2D Cap : 762258 = (385569 H, 376689 V)
[10/30 10:15:27     72s] (I)       [10/30 10:15:27     72s] [NR-eGR] Layer group 1: route 1933 net(s) in layer range [2, 6]
============  Phase 1a Route ============
[10/30 10:15:27     72s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:27     72s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:27     72s] (I)       Usage: 30826 = (15473 H, 15353 V) = (4.01% H, 4.08% V) = (4.209e+04um H, 4.176e+04um V)
[10/30 10:15:27     72s] (I)       
[10/30 10:15:27     72s] (I)       ============  Phase 1b Route ============
[10/30 10:15:27     72s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:27     72s] (I)       Usage: 30887 = (15491 H, 15396 V) = (4.02% H, 4.09% V) = (4.214e+04um H, 4.188e+04um V)
[10/30 10:15:27     72s] (I)       
[10/30 10:15:27     72s] (I)       earlyGlobalRoute overflow of layer group 1: 0.31% H + 0.05% V. EstWL: 8.401264e+04um
[10/30 10:15:27     72s] (I)       ============  Phase 1c Route ============
[10/30 10:15:27     72s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:27     72s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:27     72s] (I)       Usage: 30889 = (15491 H, 15398 V) = (4.02% H, 4.09% V) = (4.214e+04um H, 4.188e+04um V)
[10/30 10:15:27     72s] (I)       
[10/30 10:15:27     72s] (I)       ============  Phase 1d Route ============
[10/30 10:15:27     72s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:27     72s] (I)       Usage: 30889 = (15491 H, 15398 V) = (4.02% H, 4.09% V) = (4.214e+04um H, 4.188e+04um V)
[10/30 10:15:27     72s] (I)       
[10/30 10:15:27     72s] (I)       ============  Phase 1e Route ============
[10/30 10:15:27     72s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:27     72s] (I)       Usage: 30889 = (15491 H, 15398 V) = (4.02% H, 4.09% V) = (4.214e+04um H, 4.188e+04um V)
[10/30 10:15:27     72s] (I)       
[10/30 10:15:27     72s] (I)       [10/30 10:15:27     72s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.28% H + 0.05% V. EstWL: 8.401808e+04um
[10/30 10:15:27     72s] [NR-eGR] 
============  Phase 1l Route ============
[10/30 10:15:27     72s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:27     72s] (I)       
[10/30 10:15:27     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:27     72s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:15:27     72s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:27     72s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:15:27     72s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:27     72s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:27     72s] [NR-eGR]    met1  (2)        86( 0.22%)         2( 0.01%)         0( 0.00%)   ( 0.23%) 
[10/30 10:15:27     72s] [NR-eGR]    met2  (3)       104( 0.28%)         2( 0.01%)         0( 0.00%)   ( 0.28%) 
[10/30 10:15:27     72s] [NR-eGR]    met3  (4)        96( 0.27%)        14( 0.04%)         2( 0.01%)   ( 0.31%) 
[10/30 10:15:27     72s] [NR-eGR]    met4  (5)         7( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.02%) 
[10/30 10:15:27     72s] [NR-eGR]    met5  (6)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:27     72s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:27     72s] [NR-eGR] Total              295( 0.17%)        20( 0.01%)         2( 0.00%)   ( 0.19%) 
[10/30 10:15:27     72s] [NR-eGR] 
[10/30 10:15:27     72s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:15:27     72s] (I)       total 2D Cap : 763154 = (386332 H, 376822 V)
[10/30 10:15:27     72s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.17% H + 0.04% V
[10/30 10:15:27     72s] [NR-eGR] Overflow after earlyGlobalRoute 0.21% H + 0.04% V
[10/30 10:15:27     72s] (I)       ============= track Assignment ============
[10/30 10:15:27     72s] (I)       extract Global 3D Wires
[10/30 10:15:27     72s] (I)       Extract Global WL : time=0.00
[10/30 10:15:27     72s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/30 10:15:27     72s] (I)       Initialization real time=0.00 seconds
[10/30 10:15:27     72s] (I)       Run Multi-thread track assignment
[10/30 10:15:27     72s] (I)       Kernel real time=0.01 seconds
[10/30 10:15:27     72s] (I)       End Greedy Track Assignment
[10/30 10:15:27     72s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:27     72s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 5372
[10/30 10:15:27     72s] [NR-eGR]   met1  (2H) length: 3.238247e+04um, number of vias: 8735
[10/30 10:15:27     72s] [NR-eGR]   met2  (3V) length: 3.633813e+04um, number of vias: 817
[10/30 10:15:27     72s] [NR-eGR]   met3  (4H) length: 1.194883e+04um, number of vias: 459
[10/30 10:15:27     72s] [NR-eGR]   met4  (5V) length: 7.931826e+03um, number of vias: 20
[10/30 10:15:27     72s] [NR-eGR]   met5  (6H) length: 4.892100e+02um, number of vias: 0
[10/30 10:15:27     72s] [NR-eGR] Total length: 8.909047e+04um, number of vias: 15403
[10/30 10:15:27     72s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:27     72s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/30 10:15:27     72s] [NR-eGR] --------------------------------------------------------------------------
[10/30 10:15:27     72s] [NR-eGR] End Peak syMemory usage = 1704.0 MB
[10/30 10:15:27     72s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
[10/30 10:15:27     72s] Extraction called for design 'dot_product' of instances=9371 and nets=1977 using extraction engine 'pre_route' .
[10/30 10:15:27     72s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:27     72s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:27     72s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:27     72s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:27     72s] RCMode: PreRoute
[10/30 10:15:27     72s]       RC Corner Indexes            0       1   
[10/30 10:15:27     72s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:27     72s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:27     72s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:27     72s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:27     72s] Shrink Factor                : 1.00000
[10/30 10:15:27     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:27     72s] Updating RC grid for preRoute extraction ...
[10/30 10:15:27     72s] Initializing multi-corner resistance tables ...
[10/30 10:15:27     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1704.023M)
[10/30 10:15:27     72s] Compute RC Scale Done ...
[10/30 10:15:27     72s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:27     72s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:27     72s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:27     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:27     72s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:27     72s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:27     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:27     72s] #################################################################################
[10/30 10:15:27     72s] # Design Stage: PreRoute
[10/30 10:15:27     72s] # Design Name: dot_product
[10/30 10:15:27     72s] # Design Mode: 130nm
[10/30 10:15:27     72s] # Analysis Mode: MMMC OCV 
[10/30 10:15:27     72s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:27     72s] # Signoff Settings: SI Off 
[10/30 10:15:27     72s] #################################################################################
[10/30 10:15:27     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1715.1M, InitMEM = 1715.1M)
[10/30 10:15:27     72s] Calculate early delays in OCV mode...
[10/30 10:15:27     72s] Calculate late delays in OCV mode...
[10/30 10:15:27     72s] Start delay calculation (fullDC) (4 T). (MEM=1715.1)
[10/30 10:15:27     72s] End AAE Lib Interpolated Model. (MEM=1739.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:27     73s] Total number of fetched objects 1970
[10/30 10:15:27     73s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:27     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:27     73s] End delay calculation. (MEM=1911.01 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:27     73s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1911.0M) ***
[10/30 10:15:27     73s] End delay calculation (fullDC). (MEM=1911.01 CPU=0:00:00.2 REAL=0:00:00.0)
[10/30 10:15:27     73s] Begin: GigaOpt postEco DRV Optimization
[10/30 10:15:27     73s] Info: 22 nets with fixed/cover wires excluded.
[10/30 10:15:27     73s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:15:27     73s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:15:27     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=1879.0M
[10/30 10:15:27     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.0M
[10/30 10:15:27     73s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:27     73s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1879.0M
[10/30 10:15:27     73s] Core basic site is unithd
[10/30 10:15:27     73s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1879.0M
[10/30 10:15:27     73s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:27     73s] SiteArray: use 1,147,520 bytes
[10/30 10:15:27     73s] SiteArray: current memory after site array memory allocatiion 1879.0M
[10/30 10:15:27     73s] SiteArray: FP blocked sites are writable
[10/30 10:15:27     73s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1879.0M
[10/30 10:15:27     73s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1879.0M
[10/30 10:15:27     73s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:27     73s] Mark StBox On SiteArr starts
[10/30 10:15:27     73s] Mark StBox On SiteArr ends
[10/30 10:15:27     73s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.005, REAL:0.002, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.005, REAL:0.003, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.026, REAL:0.026, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.034, REAL:0.036, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.034, REAL:0.037, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1911.0M
[10/30 10:15:27     73s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1911.0M
[10/30 10:15:27     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1911.0MB).
[10/30 10:15:27     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.045, MEM:1911.0M
[10/30 10:15:27     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1911.0M
[10/30 10:15:27     73s] 
[10/30 10:15:27     73s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/30 10:15:27     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1911.0M
[10/30 10:15:27     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1911.0M
[10/30 10:15:28     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2004.5M
[10/30 10:15:28     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2004.5M
[10/30 10:15:28     73s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:28     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:28     73s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/30 10:15:28     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:28     73s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/30 10:15:28     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:28     73s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:28     73s] Info: violation cost 472.032440 (cap = 0.000000, tran = 472.032440, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:28     73s] |    72|    72|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0|   6.32|          |         |
[10/30 10:15:28     73s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:28     73s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:28     73s] Info: violation cost 463.343781 (cap = 0.000000, tran = 463.343781, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:28     73s] |    71|    71|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|      12|       0|      14|   6.38| 0:00:00.0|  2026.7M|
[10/30 10:15:28     73s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:15:28     73s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:28     73s] Info: violation cost 460.468750 (cap = 0.000000, tran = 460.468750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:28     73s] |    71|    71|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|[10/30 10:15:28     73s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
     0.11|     0.00|       2|       0|       6|   6.39| 0:00:00.0|  2029.2M|
[10/30 10:15:28     73s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:15:28     73s] Info: violation cost 460.468750 (cap = 0.000000, tran = 460.468750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:15:28     73s] |    71|    71|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0|   6.39| 0:00:00.0|  2029.2M|
[10/30 10:15:28     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] ###############################################################################
[10/30 10:15:28     73s] #
[10/30 10:15:28     73s] #  Large fanout net report:  
[10/30 10:15:28     73s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/30 10:15:28     73s] #     - current density: 6.39
[10/30 10:15:28     73s] #
[10/30 10:15:28     73s] #  List of high fanout nets:
[10/30 10:15:28     73s] #
[10/30 10:15:28     73s] ###############################################################################
[10/30 10:15:28     73s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:15:28     73s] Layer 3 has 22 constrained nets 
[10/30 10:15:28     73s] **** End NDR-Layer Usage Statistics ****
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] =======================================================================
[10/30 10:15:28     73s]                 Reasons for remaining drv violations
[10/30 10:15:28     73s] =======================================================================
[10/30 10:15:28     73s] *info: Total 69 net(s) have violations which can't be fixed by DRV optimization.
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] MultiBuffering failure reasons
[10/30 10:15:28     73s] ------------------------------------------------
[10/30 10:15:28     73s] *info:    25 net(s): Could not be fixed because the solution degraded timing.
[10/30 10:15:28     73s] *info:    44 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2029.2M) ***
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.007, REAL:0.007, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.031, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.032, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.038, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.038, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF: Starting RefinePlace at level 1, MEM:2021.2M
[10/30 10:15:28     73s] *** Starting place_detail (0:01:14 mem=2021.2M) ***
[10/30 10:15:28     73s] Total net bbox length = 7.841e+04 (4.008e+04 3.833e+04) (ext = 1.461e+04)
[10/30 10:15:28     73s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:28     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:28     73s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2021.2M
[10/30 10:15:28     73s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2021.2M
[10/30 10:15:28     73s] Starting refinePlace ...
[10/30 10:15:28     73s] 
[10/30 10:15:28     73s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:28     74s] Move report: legalization moves 24 insts, mean move: 3.71 um, max move: 13.68 um
[10/30 10:15:28     74s] 	Max move on inst (FE_OFC7_c_data_26): (330.28, 108.80) --> (335.80, 100.64)
[10/30 10:15:28     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2050.4MB) @(0:01:14 - 0:01:14).
[10/30 10:15:28     74s] Move report: Detail placement moves 24 insts, mean move: 3.71 um, max move: 13.68 um
[10/30 10:15:28     74s] 	Max move on inst (FE_OFC7_c_data_26): (330.28, 108.80) --> ([10/30 10:15:28     74s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:28     74s]   maximum (X+Y) =        13.68 um
[10/30 10:15:28     74s]   inst (FE_OFC7_c_data_26) with max move: (330.28, 108.8) -> (335.8, 100.64)
[10/30 10:15:28     74s]   mean    (X+Y) =         3.71 um
335.80, 100.64)
[10/30 10:15:28     74s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2050.4MB
[10/30 10:15:28     74s] Summary Report:
[10/30 10:15:28     74s] Instances move: 24 (out of 1589 movable)
[10/30 10:15:28     74s] Instances flipped: 0
[10/30 10:15:28     74s] Mean displacement: 3.71 um
[10/30 10:15:28     74s] Max displacement: 13.68 um (Instance: FE_OFC7_c_data_26) (330.28, 108.8) -> (335.8, 100.64)
[10/30 10:15:28     74s] Total instances moved : 24
[10/30 10:15:28     74s] 	Length: 12 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_8
[10/30 10:15:28     74s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.024, REAL:0.016, MEM:2050.4M
[10/30 10:15:28     74s] Total net bbox length = 7.844e+04 (4.010e+04 3.834e+04) (ext = 1.462e+04)
[10/30 10:15:28     74s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2050.4MB) @(0:01:14 - 0:01:14).
[10/30 10:15:28     74s] OPERPROF: Finished RefinePlace at level 1, CPU:0.033, REAL:0.026, MEM:2050.4M
[10/30 10:15:28     74s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2050.4MB
[10/30 10:15:28     74s] *** Finished place_detail (0:01:14 mem=2050.4M) ***
[10/30 10:15:28     74s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2050.4M
[10/30 10:15:28     74s] Finished re-routing un-routed nets (0:00:00.0 2050.4M)
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.029, REAL:0.030, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.029, REAL:0.030, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2050.4M
[10/30 10:15:28     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.038, MEM:2050.4M
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] Density : 0.0644
[10/30 10:15:28     74s] Max route overflow : 0.0021
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2050.4M) ***
[10/30 10:15:28     74s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1947.4M
[10/30 10:15:28     74s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1947.4M
[10/30 10:15:28     74s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1947.4M
[10/30 10:15:28     74s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1947.4M
[10/30 10:15:28     74s] End: GigaOpt postEco DRV Optimization
[10/30 10:15:28     74s] **INFO: Flow update: Design timing is met.
[10/30 10:15:28     74s] **INFO: Flow update: Design timing is met.
[10/30 10:15:28     74s] **INFO: Flow update: Design timing is met.
[10/30 10:15:28     74s] *** Steiner Routed Nets: 1.676%; Threshold: 100; Threshold for Hold: 100
[10/30 10:15:28     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1947.4M
[10/30 10:15:28     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1947.4M
[10/30 10:15:28     74s] Re-routed 0 nets
[10/30 10:15:28     74s] #optDebug: fT-D <X 1 0 0 0>
[10/30 10:15:28     74s] #optDebug: fT-D <X 1 0 0 0>
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] Active setup views:
[10/30 10:15:28     74s]  ss_100C_1v60.setup_view
[10/30 10:15:28     74s]   Dominating endpoints: 0
[10/30 10:15:28     74s]   Dominating TNS: -0.000
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] Extraction called for design 'dot_product' of instances=9385 and nets=1991 using extraction engine 'pre_route' .
[10/30 10:15:28     74s] pre_route RC Extraction called for design dot_product.
[10/30 10:15:28     74s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:28     74s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:28     74s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:28     74s] RCMode: PreRoute
[10/30 10:15:28     74s]       RC Corner Indexes            0       1   
[10/30 10:15:28     74s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:28     74s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:28     74s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:28     74s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:28     74s] Shrink Factor                : 1.00000
[10/30 10:15:28     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/30 10:15:28     74s] Initializing multi-corner resistance tables ...
[10/30 10:15:28     74s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1925.242M)
[10/30 10:15:28     74s] cleaningup cpe interface
[10/30 10:15:28     74s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:28     74s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:28     74s] [PSP]    Started earlyGlobalRoute kernel
[10/30 10:15:28     74s] [PSP]    Initial Peak syMemory usage = 1925.2 MB
[10/30 10:15:28     74s] (I)       Reading DB...
[10/30 10:15:28     74s] (I)       Read data from FE... (mem=1925.2M)
[10/30 10:15:28     74s] (I)       Read nodes and places... (mem=1925.2M)
[10/30 10:15:28     74s] (I)       Done Read nodes and places (cpu=0.008s, mem=1925.2M)
[10/30 10:15:28     74s] (I)       Read nets... (mem=1925.2M)
[10/30 10:15:28     74s] (I)       Done Read nets (cpu=0.004s, mem=1925.2M)
[10/30 10:15:28     74s] (I)       Done Read data from FE (cpu=0.012s, mem=1925.2M)
[10/30 10:15:28     74s] (I)       before initializing RouteDB syMemory usage = 1925.2 MB
[10/30 10:15:28     74s] (I)       congestionReportName   : 
[10/30 10:15:28     74s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:28     74s] (I)       buildTerm2TermWires    : 0
[10/30 10:15:28     74s] (I)       doTrackAssignment      : 1
[10/30 10:15:28     74s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:28     74s] (I)       numThreads             : 4
[10/30 10:15:28     74s] (I)       bufferingAwareRouting  : false
[10/30 10:15:28     74s] (I)       honorPin               : false
[10/30 10:15:28     74s] (I)       honorPinGuide          : true
[10/30 10:15:28     74s] (I)       honorPartition         : false
[10/30 10:15:28     74s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:28     74s] (I)       allowPartitionCrossover: false
[10/30 10:15:28     74s] (I)       honorSingleEntry       : true
[10/30 10:15:28     74s] (I)       honorSingleEntryStrong : true
[10/30 10:15:28     74s] (I)       handleViaSpacingRule   : false
[10/30 10:15:28     74s] (I)       handleEolSpacingRule   : false
[10/30 10:15:28     74s] (I)       PDConstraint           : none
[10/30 10:15:28     74s] (I)       expBetterNDRHandling   : false
[10/30 10:15:28     74s] (I)       routingEffortLevel     : 3
[10/30 10:15:28     74s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:28     74s] (I)       effortLevel            : standard
[10/30 10:15:28     74s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:28     74s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:28     74s] (I)       numRowsPerGCell        : 1
[10/30 10:15:28     74s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:28     74s] (I)       [10/30 10:15:28     74s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:15:28     74s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:28     74s] [NR-eGR] maxRouteLayer          : 127
multiThreadingTA       : 1
[10/30 10:15:28     74s] (I)       optimizationMode       : false
[10/30 10:15:28     74s] (I)       routeSecondPG          : false
[10/30 10:15:28     74s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:28     74s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:28     74s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:28     74s] (I)       scenicBound            : 1.15
[10/30 10:15:28     74s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:28     74s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:28     74s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:28     74s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:28     74s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:28     74s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:28     74s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:28     74s] (I)       localRouteEffort       : 1.00
[10/30 10:15:28     74s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:28     74s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:28     74s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:28     74s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:28     74s] (I)       routeVias              : 
[10/30 10:15:28     74s] (I)       readTROption           : true
[10/30 10:15:28     74s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:28     74s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:28     74s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:28     74s] (I)       extraDemandForClocks   : 0
[10/30 10:15:28     74s] (I)       steinerRemoveLayers    : false
[10/30 10:15:28     74s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:28     74s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:28     74s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:28     74s] (I)       spanningTreeRefinement : false
[10/30 10:15:28     74s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:28     74s] (I)       starting read tracks
[10/30 10:15:28     74s] (I)       build grid graph
[10/30 10:15:28     74s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:28     74s] (I)       build grid graph start
[10/30 10:15:28     74s] (I)       build grid graph end
[10/30 10:15:28     74s] (I)       merge level 0
[10/30 10:15:28     74s] (I)       [10/30 10:15:28     74s] [NR-eGR] li1 has no routable track
[10/30 10:15:28     74s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:28     74s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:28     74s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:28     74s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:28     74s] [NR-eGR] met5 has single uniform track structure
numViaLayers=6
[10/30 10:15:28     74s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:28     74s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:28     74s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:28     74s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:28     74s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:28     74s] (I)       end build via table
[10/30 10:15:28     74s] [NR-eGR] Read 4427 PG shapes in 0.001 seconds
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] [NR-eGR] numRoutingBlks=0 numInstBlks=20501 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:28     74s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 402
[10/30 10:15:28     74s] (I)       readDataFromPlaceDB
[10/30 10:15:28     74s] (I)       Read net information..
[10/30 10:15:28     74s] (I)       Read testcase time = 0.001 seconds
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] (I)       read default dcut vias
[10/30 10:15:28     74s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:28     74s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:28     74s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:28     74s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:28     74s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:28     74s] [NR-eGR] Read numTotalNets=1969  numIgnoredNets=22
[10/30 10:15:28     74s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:28     74s] (I)       build grid graph start
[10/30 10:15:28     74s] (I)       build grid graph end
[10/30 10:15:28     74s] (I)       Model blockage into capacity
[10/30 10:15:28     74s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:28     74s] (I)       Modeling time = 0.008 seconds
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] (I)       Number of ignored nets = 22
[10/30 10:15:28     74s] (I)       Number of fixed nets = 22.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Number of clock nets = 22.  Ignored: No
[10/30 10:15:28     74s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:28     74s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:28     74s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1925.2 MB
[10/30 10:15:28     74s] (I)       Ndr track 0 does not exist
[10/30 10:15:28     74s] (I)       Ndr track 0 does not exist
[10/30 10:15:28     74s] (I)       Layer1  viaCost=200.00
[10/30 10:15:28     74s] (I)       Layer2  viaCost=200.00
[10/30 10:15:28     74s] (I)       Layer3  viaCost=300.00
[10/30 10:15:28     74s] (I)       Layer4  viaCost=200.00
[10/30 10:15:28     74s] (I)       Layer5  viaCost=200.00
[10/30 10:15:28     74s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:28     74s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:28     74s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:28     74s] (I)       Site width          :   460  (dbu)
[10/30 10:15:28     74s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:28     74s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:28     74s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:28     74s] (I)       Grid                :   221   221     6
[10/30 10:15:28     74s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:28     74s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:28     74s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:28     74s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:28     74s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:28     74s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:28     74s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:28     74s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:28     74s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:28     74s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:28     74s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:28     74s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:28     74s] (I)       --------------------------------------------------------
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:28     74s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:28     74s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:28     74s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1[10/30 10:15:28     74s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:28     74s] [NR-eGR] Rule id: 0  Nets: 1947 
  L4=1  L5=1  L6=1
[10/30 10:15:28     74s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/30 10:15:28     74s] [NR-eGR] Rule id: 1  Nets: 0 
[10/30 10:15:28     74s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/30 10:15:28     74s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/30 10:15:28     74s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:28     74s] (I)       [10/30 10:15:28     74s] [NR-eGR] ========================================
[10/30 10:15:28     74s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:28     74s] (I)       blocked tracks on layer2 : = 163383 / 390065 (41.89%)
[10/30 10:15:28     74s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:28     74s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:28     74s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:28     74s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:28     74s] (I)       After initializing earlyGlobalRoute syMemory usage = 1925.2 MB
[10/30 10:15:28     74s] (I)       Loading and dumping file time : 0.04 seconds
[10/30 10:15:28     74s] (I)       ============= Initialization =============
[10/30 10:15:28     74s] (I)       totalPins=5903  totalGlobalPin=5888 (99.75%)
[10/30 10:15:28     74s] (I)       total 2D Cap : 762258 = (385569 H, 376689 V)
[10/30 10:15:28     74s] (I)       [10/30 10:15:28     74s] [NR-eGR] Layer group 1: route 1947 net(s) in layer range [2, 6]
============  Phase 1a Route ============
[10/30 10:15:28     74s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:28     74s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:28     74s] (I)       Usage: 30859 = (15506 H, 15353 V) = (4.02% H, 4.08% V) = (4.218e+04um H, 4.176e+04um V)
[10/30 10:15:28     74s] (I)       
[10/30 10:15:28     74s] (I)       ============  Phase 1b Route ============
[10/30 10:15:28     74s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:28     74s] (I)       Usage: 30916 = (15525 H, 15391 V) = (4.03% H, 4.09% V) = (4.223e+04um H, 4.186e+04um V)
[10/30 10:15:28     74s] (I)       
[10/30 10:15:28     74s] (I)       earlyGlobalRoute overflow of layer group 1: 0.28% H + 0.07% V. EstWL: 8.409152e+04um
[10/30 10:15:28     74s] (I)       ============  Phase 1c Route ============
[10/30 10:15:28     74s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:28     74s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:28     74s] (I)       Usage: 30916 = (15525 H, 15391 V) = (4.03% H, 4.09% V) = (4.223e+04um H, 4.186e+04um V)
[10/30 10:15:28     74s] (I)       
[10/30 10:15:28     74s] (I)       ============  Phase 1d Route ============
[10/30 10:15:28     74s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:28     74s] (I)       Usage: 30917 = (15525 H, 15392 V) = (4.03% H, 4.09% V) = (4.223e+04um H, 4.187e+04um V)
[10/30 10:15:28     74s] (I)       
[10/30 10:15:28     74s] (I)       ============  Phase 1e Route ============
[10/30 10:15:28     74s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:28     74s] (I)       Usage: 30917 = (15525 H, 15392 V) = (4.03% H, 4.09% V) = (4.223e+04um H, 4.187e+04um V)
[10/30 10:15:28     74s] (I)       
[10/30 10:15:28     74s] (I)       ============  Phase 1l Route ============
[10/30 10:15:28     74s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.07% V. EstWL: 8.409424e+04um
[10/30 10:15:28     74s] [NR-eGR] 
[10/30 10:15:28     74s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:28     74s] (I)       
[10/30 10:15:28     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:28     74s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:15:28     74s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:28     74s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:15:28     74s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:28     74s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:28     74s] [NR-eGR]    met1  (2)        78( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[10/30 10:15:28     74s] [NR-eGR]    met2  (3)       105( 0.28%)         3( 0.01%)         0( 0.00%)   ( 0.29%) 
[10/30 10:15:28     74s] [NR-eGR]    met3  (4)       112( 0.31%)        16( 0.04%)         2( 0.01%)   ( 0.36%) 
[10/30 10:15:28     74s] [NR-eGR]    met4  (5)         4( 0.01%)         5( 0.01%)         0( 0.00%)   ( 0.02%) 
[10/30 10:15:28     74s] [NR-eGR]    met5  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:28     74s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:28     74s] [NR-eGR] Total              299( 0.18%)        24( 0.01%)         2( 0.00%)   ( 0.19%) 
[10/30 10:15:28     74s] [NR-eGR] 
[10/30 10:15:28     74s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/30 10:15:28     74s] (I)       total 2D Cap : 763154 = (386332 H, 376822 V)
[10/30 10:15:28     74s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.04% V
[10/30 10:15:28     74s] [NR-eGR] Overflow after earlyGlobalRoute 0.18% H + 0.05% V
[10/30 10:15:28     74s] [NR-eGR] End Peak syMemory usage = 1925.2 MB
[10/30 10:15:28     74s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[10/30 10:15:28     74s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:28     74s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:28     74s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:28     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:28     74s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:28     74s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:28     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:28     74s] Deleting Cell Server ...
[10/30 10:15:28     74s] Deleting Lib Analyzer.
[10/30 10:15:28     74s] GigaOpt Hold Optimizer is used
[10/30 10:15:28     74s] End AAE Lib Interpolated Model. (MEM=1918.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] Creating Lib Analyzer ...
[10/30 10:15:28     74s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:14 mem=1918.7M ***
[10/30 10:15:28     74s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:28     74s] Summary for sequential cells identification: 
[10/30 10:15:28     74s]   Identified SBFF number: 45
[10/30 10:15:28     74s]   Identified MBFF number: 0
[10/30 10:15:28     74s]   Identified SB Latch number: 0
[10/30 10:15:28     74s]   Identified MB Latch number: 0
[10/30 10:15:28     74s]   Not identified SBFF number: 0
[10/30 10:15:28     74s]   Not identified MBFF number: 0
[10/30 10:15:28     74s]   Not identified SB Latch number: 0
[10/30 10:15:28     74s]   Not identified MB Latch number: 0
[10/30 10:15:28     74s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:28     74s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:28     74s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:28     74s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:28     74s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:28     74s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:28     74s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:28     74s]  Setting StdDelay to 66.90
[10/30 10:15:28     74s] Creating Cell Server, finished. 
[10/30 10:15:28     74s] 
[10/30 10:15:28     74s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:28     74s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:28     74s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:28     74s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:28     74s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:28     74s] 
[10/30 10:15:30     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:16 mem=1918.7M
[10/30 10:15:30     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:16 mem=1918.7M
[10/30 10:15:30     75s] Creating Lib Analyzer, finished. 
[10/30 10:15:30     75s] End AAE Lib Interpolated Model. (MEM=1918.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:30     75s] Non-Blocking console log file: /dev/null
[10/30 10:15:30     75s] **INFO: Starting Non-Blocking QThread
[10/30 10:15:30     75s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[10/30 10:15:30     75s] Info: 2 threads available for lower-level modules during optimization.
[10/30 10:15:30     75s] Multi-CPU acceleration using 2 CPU(s).
[10/30 10:15:30     76s] #################################################################################
[10/30 10:15:30     76s] # Design Stage: PreRoute
[10/30 10:15:30     76s] # Design Name: dot_product
[10/30 10:15:30     76s] # Design Mode: 130nm
[10/30 10:15:30     76s] # Analysis Mode: MMMC OCV 
[10/30 10:15:30     76s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:30     76s] # Signoff Settings: SI Off 
[10/30 10:15:30     76s] #################################################################################
[10/30 10:15:30     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1900.7M, InitMEM = 1900.7M)
[10/30 10:15:30     76s] Calculate early delays in OCV mode...
[10/30 10:15:30     76s] Calculate late delays in OCV mode...
[10/30 10:15:30     76s] Start delay calculation (fullDC) (2 T). (MEM=1900.72)
[10/30 10:15:30     76s] End AAE Lib Interpolated Model. (MEM=1924.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:30     76s] Total number of fetched objects 1984
[10/30 10:15:30     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:30     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:30     76s] End delay calculation. (MEM=1924.92 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:30     76s] End delay calculation (fullDC). (MEM=1924.92 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:30     76s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1924.9M) ***
[10/30 10:15:30     76s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:16 mem=1892.9M)
[10/30 10:15:30     76s] Done building cte setup timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:01:16 mem=1892.9M ***
[10/30 10:15:30     76s] ** Profile ** Start :  cpu=0:00:00.0, mem=1892.9M
[10/30 10:15:30     76s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1900.9M
[10/30 10:15:30     76s] *info: category slack lower bound [L 0.0] default
[10/30 10:15:30     76s] *info: category slack lower bound [H 0.0] reg2cgate 
[10/30 10:15:30     76s] *info: category slack lower bound [H 0.0] reg2reg 
[10/30 10:15:30     76s] --------------------------------------------------- 
[10/30 10:15:30     76s]    Setup Violation Summary with Target Slack (0.100 ns)
[10/30 10:15:30     76s] --------------------------------------------------- 
[10/30 10:15:30     76s]          WNS    reg2regWNS
[10/30 10:15:30     76s]     0.009 ns      0.009 ns
[10/30 10:15:30     76s] --------------------------------------------------- 
[10/30 10:15:30     76s]  
[10/30 10:15:30     76s]    ____________________________________________________________________
[10/30 10:15:30     76s] __/ message from Non-Blocking QThread
[10/30 10:15:30     76s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[10/30 10:15:30     76s] Multithreaded Timing Analysis is initialized with 2 threads
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] #################################################################################
[10/30 10:15:30     76s] # Design Stage: PreRoute
[10/30 10:15:30     76s] # Design Name: dot_product
[10/30 10:15:30     76s] # Design Mode: 130nm
[10/30 10:15:30     76s] # Analysis Mode: MMMC OCV 
[10/30 10:15:30     76s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:30     76s] # Signoff Settings: SI Off 
[10/30 10:15:30     76s] #################################################################################
[10/30 10:15:30     76s] Calculate late delays in OCV mode...
[10/30 10:15:30     76s] Calculate early delays in OCV mode...
[10/30 10:15:30     76s] Start delay calculation (fullDC) (2 T). (MEM=0)
[10/30 10:15:30     76s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:15:30     76s] Total number of fetched objects 1984
[10/30 10:15:30     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:30     76s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:30     76s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[10/30 10:15:30     76s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Active hold views:
[10/30 10:15:30     76s]  ff_n40C_1v95.hold_view
[10/30 10:15:30     76s]   Dominating endpoints: 0
[10/30 10:15:30     76s]   Dominating TNS: -0.000
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[10/30 10:15:30     76s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[10/30 10:15:30     76s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[10/30 10:15:30     76s] Done building hold timer [1751 node(s), 2011 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
Info: pop threads available for lower-level modules during optimization.
[10/30 10:15:30     76s] _______________________________________________________________________
[10/30 10:15:30     76s] Restoring Auto Hold Views:  ff_n40C_1v95.hold_view
[10/30 10:15:30     76s] Footprint list for hold buffering (delay unit: ps)
[10/30 10:15:30     76s] =================================================================
[10/30 10:15:30     76s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[10/30 10:15:30     76s] ------------------------------------------------------------------
[10/30 10:15:30     76s] *Info:       66.6       2.94    3.0 104.17 sky130_fd_sc_hd__buf_1 (A,X)
[10/30 10:15:30     76s] *Info:       66.6       2.93    3.0 104.19 sky130_fd_sc_hd__clkbuf_1 (A,X)
[10/30 10:15:30     76s] *Info:       63.4       2.84    4.0  41.61 sky130_fd_sc_hd__buf_2 (A,X)
[10/30 10:15:30     76s] *Info:       68.9       2.76    4.0  52.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[10/30 10:15:30     76s] *Info:       64.8       2.88    6.0  22.63 sky130_fd_sc_hd__buf_4 (A,X)
[10/30 10:15:30     76s] *Info:       78.7       2.83    6.0  28.06 sky130_fd_sc_hd__clkbuf_4 (A,X)
[10/30 10:15:30     76s] *Info:      137.1       2.84    7.0  83.31 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[10/30 10:15:30     76s] *Info:      148.6       2.86    7.0  83.36 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[10/30 10:15:30     76s] *Info:      130.3       2.57    8.0  49.14 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[10/30 10:15:30     76s] *Info:      169.7       2.89    8.0  52.19 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[10/30 10:15:30     76s] *Info:      377.4       2.85    8.0  85.78 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[10/30 10:15:30     76s] *Info:      297.9       2.60    8.0  96.82 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[10/30 10:15:30     76s] *Info:      144.6       2.75    8.0 101.56 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[10/30 10:15:30     76s] *Info:      134.0       2.81    8.0 101.86 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[10/30 10:15:30     76s] *Info:      175.7       2.92    8.0 103.16 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[10/30 10:15:30     76s] *Info:       63.9       2.68    9.0  15.81 sky130_fd_sc_hd__buf_6 (A,X)
[10/30 10:15:30     76s] *Info:      324.0       2.76    9.0  53.27 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[10/30 10:15:30     76s] *Info:      126.5       2.86    9.0  53.41 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[10/30 10:15:30     76s] *Info:       82.8       2.42   10.0  82.85 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[10/30 10:15:30     76s] *Info:      134.4       2.57   10.0  83.43 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[10/30 10:15:30     76s] *Info:      174.5       2.67   10.0  83.52 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[10/30 10:15:30     76s] *Info:       77.7       2.74   11.0  15.23 sky130_fd_sc_hd__clkbuf_8 (A,X)
[10/30 10:15:30     76s] *Info:       68.6       2.63   12.0  12.48 sky130_fd_sc_hd__buf_8 (A,X)
[10/30 10:15:30     76s] *Info:      142.6       2.78   15.0  12.92 sky130_fd_sc_hd__bufbuf_8 (A,X)
[10/30 10:15:30     76s] *Info:       70.9       2.60   16.0   8.75 sky130_fd_sc_hd__buf_12 (A,X)
[10/30 10:15:30     76s] *Info:       86.6       2.60   20.0   8.63 sky130_fd_sc_hd__clkbuf_16 (A,X)
[10/30 10:15:30     76s] *Info:       85.1       2.43   22.0   7.69 sky130_fd_sc_hd__buf_16 (A,X)
[10/30 10:15:30     76s] *Info:      149.7       2.77   26.0   7.77 sky130_fd_sc_hd__bufbuf_16 (A,X)
[10/30 10:15:30     76s] =================================================================
[10/30 10:15:30     76s] Restoring Active Hold Views:  ff_n40C_1v95.hold_view 
[10/30 10:15:30     76s] Restoring Hold Target Slack: 1000
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] *Info: minBufDelay = 171.1 ps, libStdDelay = 66.9 ps, minBufSize = 3753600 (3.0)
[10/30 10:15:30     76s] *Info: worst delay setup view: ss_100C_1v60.setup_view
[10/30 10:15:30     76s] ** Profile ** Start :  cpu=0:00:00.0, mem=1908.9M
[10/30 10:15:30     76s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.034, REAL:0.034, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.034, REAL:0.034, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1908.9M
[10/30 10:15:30     76s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1908.9M
[10/30 10:15:30     76s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1908.9M
[10/30 10:15:30     76s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1908.9M
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] ------------------------------------------------------------
[10/30 10:15:30     76s]              Initial Summary                             
[10/30 10:15:30     76s] ------------------------------------------------------------
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Setup views included:
[10/30 10:15:30     76s]  ss_100C_1v60.setup_view
[10/30 10:15:30     76s] Hold  views included:
[10/30 10:15:30     76s]  ff_n40C_1v95.hold_view
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:30     76s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:30     76s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:30     76s] |           WNS (ns):|  0.109  |  0.109  | 12.715  | 13.608  |
[10/30 10:15:30     76s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:15:30     76s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:15:30     76s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:30     76s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:30     76s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:30     76s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:30     76s] |           WNS (ns):| -0.027  |  0.229  |  0.528  | -0.027  |
[10/30 10:15:30     76s] |           TNS (ns):| -0.468  |  0.000  |  0.000  | -0.468  |
[10/30 10:15:30     76s] |    Violating Paths:|   30    |    0    |    0    |   30    |
[10/30 10:15:30     76s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:30     76s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] +----------------+-------------------------------+------------------+
[10/30 10:15:30     76s] |                |              Real             |       Total      |
[10/30 10:15:30     76s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:30     76s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:30     76s] +----------------+------------------+------------+------------------+
[10/30 10:15:30     76s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:15:30     76s] |   max_tran     |     32 (32)      |   -0.175   |     72 (72)      |
[10/30 10:15:30     76s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:30     76s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:30     76s] +----------------+------------------+------------+------------------+
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Density: 6.435%
[10/30 10:15:30     76s] Routing Overflow: 0.18% H and 0.05% V
[10/30 10:15:30     76s] ------------------------------------------------------------
[10/30 10:15:30     76s] Deleting Cell Server ...
[10/30 10:15:30     76s] Deleting Lib Analyzer.
[10/30 10:15:30     76s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:30     76s] Summary for sequential cells identification: 
[10/30 10:15:30     76s]   Identified SBFF number: 45
[10/30 10:15:30     76s]   Identified MBFF number: 0
[10/30 10:15:30     76s]   Identified SB Latch number: 0
[10/30 10:15:30     76s]   Identified MB Latch number: 0
[10/30 10:15:30     76s]   Not identified SBFF number: 0
[10/30 10:15:30     76s]   Not identified MBFF number: 0
[10/30 10:15:30     76s]   Not identified SB Latch number: 0
[10/30 10:15:30     76s]   Not identified MB Latch number: 0
[10/30 10:15:30     76s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:30     76s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:30     76s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:30     76s]  Setting StdDelay to 66.90
[10/30 10:15:30     76s] Creating Cell Server, finished. 
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Deleting Cell Server ...
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Creating Lib Analyzer ...
[10/30 10:15:30     76s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:30     76s] Summary for sequential cells identification: 
[10/30 10:15:30     76s]   Identified SBFF number: 45
[10/30 10:15:30     76s]   Identified MBFF number: 0
[10/30 10:15:30     76s]   Identified SB Latch number: 0
[10/30 10:15:30     76s]   Identified MB Latch number: 0
[10/30 10:15:30     76s]   Not identified SBFF number: 0
[10/30 10:15:30     76s]   Not identified MBFF number: 0
[10/30 10:15:30     76s]   Not identified SB Latch number: 0
[10/30 10:15:30     76s]   Not identified MB Latch number: 0
[10/30 10:15:30     76s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:30     76s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:30     76s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:30     76s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:30     76s]  Setting StdDelay to 66.90
[10/30 10:15:30     76s] Creating Cell Server, finished. 
[10/30 10:15:30     76s] 
[10/30 10:15:30     76s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:30     76s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:30     76s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:30     76s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:30     76s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:30     76s] 
[10/30 10:15:32     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=1940.9M
[10/30 10:15:32     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=1940.9M
[10/30 10:15:32     78s] Creating Lib Analyzer, finished. 
[10/30 10:15:32     78s] **opt_design ... cpu = 0:00:13, real = 0:00:12, mem = 1339.7M, totSessionCpu=0:01:18 **
[10/30 10:15:32     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1730.6M
[10/30 10:15:32     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1730.6M
[10/30 10:15:32     78s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/30 10:15:32     78s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/30 10:15:32     78s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/30 10:15:32     78s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/30 10:15:32     78s] *info: Run opt_design holdfix with 4 threads.
[10/30 10:15:32     78s] Info: 22 nets with fixed/cover wires excluded.
[10/30 10:15:32     78s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:15:32     78s] --------------------------------------------------- 
[10/30 10:15:32     78s]    Hold Timing Summary  - Initial 
[10/30 10:15:32     78s] --------------------------------------------------- 
[10/30 10:15:32     78s]  Target slack:       0.1000 ns
[10/30 10:15:32     78s]  View: ff_n40C_1v95.hold_view 
[10/30 10:15:32     78s]    WNS:      -0.0268  >>>  WNS:      -0.1268 with TargetSlack
[10/30 10:15:32     78s]    TNS:      -0.4683  >>>  TNS:      -4.4713 with TargetSlack
[10/30 10:15:32     78s]    VP :           30  >>>  VP:           41  with TargetSlack
[10/30 10:15:32     78s]    Worst hold path end point: b_cache_reg[19]/D
[10/30 10:15:32     78s] --------------------------------------------------- 
[10/30 10:15:32     78s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:15:32     78s] Info: Do not create the CCOpt slew target map as it already exists.
[10/30 10:15:32     78s] ### Creating PhyDesignMc. totSessionCpu=0:01:18 mem=1808.9M
[10/30 10:15:32     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.9M
[10/30 10:15:32     78s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:32     78s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.032, REAL:0.033, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.032, REAL:0.034, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1808.9M
[10/30 10:15:32     78s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1808.9M
[10/30 10:15:32     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1808.9MB).
[10/30 10:15:32     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.043, MEM:1808.9M
[10/30 10:15:32     78s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:18 mem=1840.9M
[10/30 10:15:32     78s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1840.9M
[10/30 10:15:32     78s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1840.9M
[10/30 10:15:32     78s] Optimizer Target Slack 0.100 StdDelay is 0.067  
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s] *** Starting Core Fixing (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:01:18 mem=1840.9M density=6.435% ***
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/30 10:15:32     78s] ** Profile ** Start :  cpu=0:00:00.0, mem=1840.9M
[10/30 10:15:32     78s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1840.9M
[10/30 10:15:32     78s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=
1912.3M
------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.109  |  0.109  | 12.715  | 13.608  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   87    |   82    |    5    |   55    |
+--------------------+---------+---------+---------+---------+

Density: 6.435%
Routing Overflow: 0.18% H and 0.05% V
------------------------------------------------------------
[10/30 10:15:32     78s] *info: Hold Batch Commit is enabled
[10/30 10:15:32     78s] *info: Levelized Batch Commit is enabled
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s] Phase I ......
[10/30 10:15:32     78s] Executing transform: ECO Safe Resize
[10/30 10:15:32     78s] Worst hold path end point:
[10/30 10:15:32     78s]   b_cache_reg[19]/D
[10/30 10:15:32     78s]     net: n_129 (nrTerm=2)
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  Hold WNS :      -0.0268  >>>  WNS :      -0.1268 with TargetSlack 0.1000
[10/30 10:15:32     78s]       TNS :      -0.4683  >>>  TNS :      -4.4713
[10/30 10:15:32     78s]       #VP :           30  >>>  #VP :           41
[10/30 10:15:32     78s]   Density :       6.435%
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/30 10:15:32     78s]  accumulated cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:01:18 mem=1912.3M
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s] Starting Phase 1 Step 1 Iter 1 ...
[10/30 10:15:32     78s] Worst hold path end point:
[10/30 10:15:32     78s]   b_cache_reg[19]/D
[10/30 10:15:32     78s]     net: n_129 (nrTerm=2)
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  Hold WNS :      -0.0268  >>>  WNS :      -0.1268 with TargetSlack 0.1000
[10/30 10:15:32     78s]       TNS :      -0.4683  >>>  TNS : [10/30 10:15:32     78s] 
[10/30 10:15:32     78s] Capturing REF for hold ...
[10/30 10:15:32     78s]    Hold Timing Snapshot: (REF)
     -4.4713
[10/30 10:15:32     78s]       #VP :           30  >>>  #VP :           41
[10/30 10:15:32     78s]   Density :       6.435%
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/30 10:15:32     78s]  accumulated cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:01:18 mem=1931.4M
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s]              All PG WNS: -0.027
[10/30 10:15:32     78s]              All PG TNS: -0.468
[10/30 10:15:32     78s] Executing transform: AddBuffer + LegalResize
[10/30 10:15:32     78s] Worst hold path end point:
[10/30 10:15:32     78s]   b_cache_reg[19]/D
[10/30 10:15:32     78s]     net: n_129 (nrTerm=2)
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  Hold WNS :      -0.0268  >>>  WNS :      -0.1268 with TargetSlack 0.1000
[10/30 10:15:32     78s]       TNS :      -0.4683  >>>  TNS :      -4.4713
[10/30 10:15:32     78s]       #VP :           30  >>>  #VP :           41
[10/30 10:15:32     78s]   Density :       6.435%
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/30 10:15:32     78s]  accumulated cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:01:18 mem=1931.4M
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s] Starting Phase 1 Step 2 Iter 1 ...
[10/30 10:15:32     78s]     sink term: g6010__6417/A1
[10/30 10:15:32     78s]     side term: g5909__9945/C2
[10/30 10:15:32     78s] Committed on net b_data[12]
[10/30 10:15:32     78s]   Added inst FE_PHC314_b_data_12 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s]     sink term: g6011__5477/A1
[10/30 10:15:32     78s]     side term: g5910__2883/A1
[10/30 10:15:32     78s] Committed on net b_data[13]
[10/30 10:15:32     78s]   Added inst FE_PHC315_b_data_13 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s]     sink term: g6015__4319/A1
[10/30 10:15:32     78s]     side term: g5913__7410/C2
[10/30 10:15:32     78s]     sink term: g6008__1666/A1
[10/30 10:15:32     78s]     side term: g5907__6161/A1
[10/30 10:15:32     78s] Committed on net b_data[16]
[10/30 10:15:32     78s]   Added inst FE_PHC316_b_data_16 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s] Committed on net b_data[10]
[10/30 10:15:32     78s]   Added inst FE_PHC317_b_data_10 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s] Committed on net b_data[18]
[10/30 10:15:32     78s]   Added inst FE_PHC318_b_data_18 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s]     sink term: g6017__5526/A1
[10/30 10:15:32     78s]     side term: g5915__5477/C2
[10/30 10:15:32     78s]     sink term: g6020__1617/A1
[10/30 10:15:32     78s]     side term: g5918__6260/C2
[10/30 10:15:32     78s] Committed on net b_data[21]
[10/30 10:15:32     78s]   Added inst FE_PHC319_b_data_21 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s]     sink term: g6014__6260/A1
[10/30 10:15:32     78s]     side term: g5912__1666/C2
[10/30 10:15:32     78s]     sink term: g6016__8428/A1
[10/30 10:15:32     78s]     side term: g5914__6417/A1
[10/30 10:15:32     78s] Committed on net b_data[15]
[10/30 10:15:32     78s]   Added inst FE_PHC320_b_data_15 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s] Committed on net b_data[17]
[10/30 10:15:32     78s]   Added inst FE_PHC321_b_data_17 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/30 10:15:32     78s] Committed on net b_data[19]
[10/30 10:15:32     78s]   Added inst FE_PHC322_b_data_19 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/30 10:15:32     78s]     sink term: g6018__6783/A1
[10/30 10:15:32     78s]     side term: g5916__2398/C2
[10/30 10:15:32     78s] Committed on net b_data[9][10/30 10:15:32     78s]     sink term: g6007__2346/A1
[10/30 10:15:32     78s]     side term: g5906__4733/C2

[10/30 10:15:32     78s]   Added inst FE_PHC323_b_data_9 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s]     sink term: g6009__7410/A1
[10/30 10:15:32     78s]     side term: g5908__9315/C2
[10/30 10:15:32     78s]     sink term: g6019__3680/A1
[10/30 10:15:32     78s]     side term: g5917__5107/C2
[10/30 10:15:32     78s] Committed on net b_data[11]
[10/30 10:15:32     78s]   Added inst FE_PHC324_b_data_11 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s] Committed on net b_data[20]
[10/30 10:15:32     78s]   Added inst FE_PHC325_b_data_20 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s] Committed on net b_data[14][10/30 10:15:32     78s]     sink term: g5997__7098/A1
[10/30 10:15:32     78s]     side term: g5911__2346/A1

[10/30 10:15:32     78s]   Added inst FE_PHC326_b_data_14 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s]     sink term: g6006__2883/A1
[10/30 10:15:32     78s]     side term: g5905__7482/C2
[10/30 10:15:32     78s] Committed on net b_data[8]
[10/30 10:15:32     78s]   Added inst FE_PHC327_b_data_8 (sky130_fd_sc_hd__dlygate4sd2_1)
[10/30 10:15:32     78s] Committed on net b_data[24]
[10/30 10:15:32     78s]   Added inst FE_PHC328_b_data_24 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6023__5122/A1
[10/30 10:15:32     78s]     side term: g5921__5526/C2
[10/30 10:15:32     78s] Committed on net b_data[22][10/30 10:15:32     78s]     sink term: g6021__2802/A1
[10/30 10:15:32     78s]     side term: g5919__4319/A1

[10/30 10:15:32     78s]   Added inst FE_PHC329_b_data_22 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6001__7482/A1
[10/30 10:15:32     78s]     side term: g5880__8246/C2
[10/30 10:15:32     78s] Committed on net b_data[3]
[10/30 10:15:32     78s]   Added inst FE_PHC330_b_data_3 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[30]
[10/30 10:15:32     78s]   Added inst FE_PHC331_b_data_30 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6029__7482/A1
[10/30 10:15:32     78s]     side term: g5875__3680/C2
[10/30 10:15:32     78s] Committed on net b_data[23]
[10/30 10:15:32     78s]     sink term: g6022__1705/A1
[10/30 10:15:32     78s]     side term: g5920__8428/C2
[10/30 10:15:32     78s]   Added inst FE_PHC332_b_data_23 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6030__4733/A1
[10/30 10:15:32     78s]     side term: g5876__1617/C2
[10/30 10:15:32     78s]     sink term: g5999__1881/A1
[10/30 10:15:32     78s]     side term: g5878__1705/A1
[10/30 10:15:32     78s] Committed on net b_data[31]
[10/30 10:15:32     78s]   Added inst FE_PHC333_b_data_31 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[1]
[10/30 10:15:32     78s]   Added inst FE_PHC334_b_data_1 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[4]
[10/30 10:15:32     78s]     sink term: g6002__4733/A1
[10/30 10:15:32     78s]     side term: g5881__7098/C2
[10/30 10:15:32     78s]   Added inst FE_PHC335_b_data_4 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6000__5115/A1
[10/30 10:15:32     78s]     side term: g5879__5122/C2
[10/30 10:15:32     78s]     sink term: g6003__6161/A1
[10/30 10:15:32     78s]     side term: g5902__6131/C2
[10/30 10:15:32     78s] Committed on net b_data[2]
[10/30 10:15:32     78s]   Added inst FE_PHC336_b_data_2 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[5]
[10/30 10:15:32     78s]   Added inst FE_PHC337_b_data_5 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[6]
[10/30 10:15:32     78s]   Added inst FE_PHC338_b_data_6 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6004__9315/A1
[10/30 10:15:32     78s]     side term: g5903__1881/C2
[10/30 10:15:32     78s] Committed on net b_data[0][10/30 10:15:32     78s]     sink term: g5998__6131/A1
[10/30 10:15:32     78s]     side term: g5877__2802/C2

[10/30 10:15:32     78s]   Added inst FE_PHC339_b_data_0 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g5208__4319/A1_N
[10/30 10:15:32     78s]     side term: g6047/A
[10/30 10:15:32     78s]     side term: g5958__6783/A2
[10/30 10:15:32     78s]     side term: g5955__8428/A1
[10/30 10:15:32     78s]     side term: g5949__5107/A1
[10/30 10:15:32     78s]     sink term: g5240__1666/B2
[10/30 10:15:32     78s]     side term: g6046/A
[10/30 10:15:32     78s] Committed on net len[5]
[10/30 10:15:32     78s]   Added inst FE_PHC340_len_5 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net len[1]
[10/30 10:15:32     78s]   Added inst FE_PHC341_len_1 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net len[3]
[10/30 10:15:32     78s]   Added inst FE_PHC342_len_3 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g5223__7098/B2
[10/30 10:15:32     78s]     side term: g6043/A
[10/30 10:15:32     78s] Committed on net len[0]
[10/30 10:15:32     78s]     sink term: g5253__6783/A1_N
[10/30 10:15:32     78s]     side term: g6039__5477/B
[10/30 10:15:32     78s]     side term: g6034__2883/B
[10/30 10:15:32     78s]   Added inst FE_PHC343_len_0 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g5230__4733/B2
[10/30 10:15:32     78s]     side term: g6044/A
[10/30 10:15:32     78s]     side term: g6038__6417/B
[10/30 10:15:32     78s]     side term: g6037__7410/B
[10/30 10:15:32     78s] Committed on net len[2][10/30 10:15:32     78s]     sink term: g5213__5526/B2

[10/30 10:15:32     78s]   Added inst FE_PHC344_len_2 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net len[4]
[10/30 10:15:32     78s]   Added inst FE_PHC345_len_4 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     side term: g6032__9315/B_N
[10/30 10:15:32     78s]     side term: g6031__6161/B_N
[10/30 10:15:32     78s]     side term: g5960__1617/B1
[10/30 10:15:32     78s]     side term: g5959__3680/B1
[10/30 10:15:32     78s]     sink term: g6027__1881/A1
[10/30 10:15:32     78s] Committed on net b_data[28]
[10/30 10:15:32     78s]   Added inst FE_PHC346_b_data_28 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     side term: g5873__5526/C2
[10/30 10:15:32     78s]     sink term: g6028__5115/A1
[10/30 10:15:32     78s]     side term: g5874__6783/C2
[10/30 10:15:32     78s]     sink term: g6024__8246/A1
[10/30 10:15:32     78s]     side term: g5870__4319/C2
[10/30 10:15:32     78s] Committed on net b_data[29]
[10/30 10:15:32     78s]   Added inst FE_PHC347_b_data_29 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[25]
[10/30 10:15:32     78s]   Added inst FE_PHC348_b_data_25 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s] Committed on net b_data[26]
[10/30 10:15:32     78s]   Added inst FE_PHC349_b_data_26 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6025__7098/A1
[10/30 10:15:32     78s]     side term: g5871__8428/A1
[10/30 10:15:32     78s] Committed on net b_data[27]
[10/30 10:15:32     78s]   Added inst FE_PHC350_b_data_27 (sky130_fd_sc_hd__dlygate4sd1_1)
[10/30 10:15:32     78s]     sink term: g6026__6131/A1
[10/30 10:15:32     78s]     side term: g5863__2398/A1
[10/30 10:15:32     78s]     sink term: g5904__5115/A1
[10/30 10:15:32     78s]     sink term: g6005__9945/A1
[10/30 10:15:32     78s] Committed on net b_data[7]
[10/30 10:15:32     78s]   Added inst FE_PHC351_b_data_7 (sky130_fd_sc_hd__bufbuf_8)
[10/30 10:15:32     78s] Committed on net rst
[10/30 10:15:32     78s]   Added inst FE_PHC352_rst (sky130_fd_sc_hd__buf_1)
[10/30 10:15:32     78s]     sink term: g5251__8428/A
[10/30 10:15:32     78s]     sink term: g5237__2883/A
[10/30 10:15:32     78s]     side term: g5327__6161/A
[10/30 10:15:32     78s]     side term: g5217__2802/A
[10/30 10:15:32     78s]     side term: g6040__2398/A_N
[10/30 10:15:32     78s]     side term: g6013__5107/A
[10/30 10:15:32     78s]     side term: g5937__4733/B1
[10/30 10:15:32     78s]     side term: g5933__1881/A
[10/30 10:15:32     78s] Worst hold path end point:
[10/30 10:15:32     78s]   c_valid_reg/D
[10/30 10:15:32     78s]     net: n_83 (nrTerm=2)
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  Hold WNS :      -0.0076  >>>  WNS :      -0.1076 with TargetSlack 0.1000
[10/30 10:15:32     78s]       TNS :      -0.0076  >>>  TNS :      -0.1573
[10/30 10:15:32     78s]       #VP :            1  >>>  #VP :            3
[10/30 10:15:32     78s]       TNS+:       0.4607/39 improved (0.0118 per commit, 98.377%)
[10/30 10:15:32     78s]   Density :       6.564%
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  39 buffer added (phase total 39, total 39)
[10/30 10:15:32     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:32     78s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[10/30 10:15:32     78s]  accumulated cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:01:19 mem=2023.1M
[10/30 10:15:32     78s] ===========================================================================================
[10/30 10:15:32     78s] 
[10/30 10:15:32     78s] Starting Phase 1 Step 2 Iter 2 ...
[10/30 10:15:33     78s]     sink term: g5217__2802/A
[10/30 10:15:33     78s] Committed on net rst
[10/30 10:15:33     78s]   Added inst FE_PHC353_rst (sky130_fd_sc_hd__clkdlybuf4s18_2)
[10/30 10:15:33     78s]     side term: FE_PHC352_rst/A
[10/30 10:15:33     78s]     side term: g5327__6161/A
[10/30 10:15:33     78s]     side term: g6040__2398/A_N
[10/30 10:15:33     78s]     side term: g6013__5107/A
[10/30 10:15:33     78s]     side term: g5937__4733/B1
[10/30 10:15:33     78s]     side term: g5933__1881/A
[10/30 10:15:33     78s] Worst hold path end point:
[10/30 10:15:33     78s]   initializing_reg/D
[10/30 10:15:33     78s]     net: n_64 (nrTerm=2)
[10/30 10:15:33     78s] ===========================================================================================
[10/30 10:15:33     78s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[10/30 10:15:33     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:33     78s]  Hold WNS :       0.0730  >>>  WNS :      -0.0270 with TargetSlack 0.1000
[10/30 10:15:33     78s]       TNS :       0.0000  >>>  TNS :      -0.0497
[10/30 10:15:33     78s]       #VP :            0  >>>  #VP :            2
[10/30 10:15:33     78s]       TNS+:       0.0076/1 improved (0.0076 per commit, 100.000%)
[10/30 10:15:33     78s]   Density :       6.568%
[10/30 10:15:33     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:33     78s]  1 buffer added (phase total 40, total 40)
[10/30 10:15:33     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:33     78s]  iteration   cpu=0:00:00.0 real=0:00:01.0
[10/30 10:15:33     78s]  accumulated cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:01:19 mem=2023.1M
[10/30 10:15:33     78s] ===========================================================================================
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] Starting Phase 1 Step 2 Iter 3 ...
[10/30 10:15:33     78s]     sink term: FE_PHC352_rst/A
[10/30 10:15:33     78s]     side term: FE_PHC353_rst/A
[10/30 10:15:33     78s]     side term: g5327__6161/A
[10/30 10:15:33     78s]     side term: g6040__2398/A_N
[10/30 10:15:33     78s]     side term: g6013__5107/A
[10/30 10:15:33     78s]     side term: g5937__4733/B1
[10/30 10:15:33     78s]     side term: g5933__1881/A
[10/30 10:15:33     78s] Committed on net rst
[10/30 10:15:33     78s]   Added inst FE_PHC354_rst (sky130_fd_sc_hd__clkbuf_1)
[10/30 10:15:33     78s] Worst hold path end point:
[10/30 10:15:33     78s]   b_cache_reg[24]/D
[10/30 10:15:33     78s]     net: n_124 (nrTerm=2)
[10/30 10:15:33     78s] ===========================================================================================
[10/30 10:15:33     78s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[10/30 10:15:33     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:33     78s]  Hold WNS :       0.1037  >>>  WNS :       0.0000 with TargetSlack 0.1000
[10/30 10:15:33     78s]       TNS :       0.0000  >>>  TNS :       0.0000
[10/30 10:15:33     78s]       #VP :            0  >>>  #VP :            0
[10/30 10:15:33     78s]       TNS+:       0.0000/1 improved (0.0000 per commit, 10000.000%)
[10/30 10:15:33     78s]   Density :       6.569%
[10/30 10:15:33     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:33     78s]  1 buffer added (phase total 41, total 41)
[10/30 10:15:33     78s] ------------------------------------------------------------------------------------------
[10/30 10:15:33     78s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] Capturing REF for hold ...
[10/30 10:15:33     78s]    Hold Timing Snapshot: (REF)
[10/30 10:15:33     78s]              All PG WNS: 0.104
[10/30 10:15:33     78s]  accumulated cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:01:19 mem=2023.1M
[10/30 10:15:33     78s] ===========================================================================================
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s]              All PG TNS: 0.000
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] *info:    Total 41 cells added for Phase I
[10/30 10:15:33     78s] --------------------------------------------------- 
[10/30 10:15:33     78s]    Hold Timing Summary  - Phase I 
[10/30 10:15:33     78s] --------------------------------------------------- 
[10/30 10:15:33     78s]  Target slack:       0.1000 ns
[10/30 10:15:33     78s]  View: ff_n40C_1v95.hold_view 
[10/30 10:15:33     78s]    WNS:       0.1037  >>>  WNS:       0.0037 with TargetSlack
[10/30 10:15:33     78s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[10/30 10:15:33     78s]    VP :            0  >>>  VP:            0  with TargetSlack
[10/30 10:15:33     78s]    Worst hold path end point: b_cache_reg[24]/D
[10/30 10:15:33     78s] --------------------------------------------------- 
[10/30 10:15:33     78s] ** Profile ** Start :  cpu=0:00:00.0, mem=2023.1M
[10/30 10:15:33     78s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2023.1M
[10/30 10:15:33     78s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=
2094.5M
------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.109  |  0.109  | 12.709  | 13.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   87    |   82    |    5    |   55    |
+--------------------+---------+---------+---------+---------+

Density: 6.569%
Routing Overflow: 0.18% H and 0.05% V
------------------------------------------------------------
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] *** Finished Core Fixing (fixHold) cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:01:19 mem=2094.5M density=6.569% ***
[10/30 10:15:33     78s] *info:          in which 38 termBuffering
[10/30 10:15:33     78s] *info:          in which 0 dummyBuffering
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] *info:
[10/30 10:15:33     78s] *info: Added a total of 41 cells to fix/reduce hold violation
[10/30 10:15:33     78s] *info:
[10/30 10:15:33     78s] *info: Summary: 
[10/30 10:15:33     78s] *info:            1 cell  of type 'sky130_fd_sc_hd__buf_1[10/30 10:15:33     78s]  (3.0, 	104.174)' used
[10/30 10:15:33     78s] *info:            1 cell  of type 'sky130_fd_sc_hd__clkbuf_1 (3.0, 	104.190) (7.0, 	83.305)' used
[10/30 10:15:33     78s] *info:           23 cells of type 'sky130_fd_sc_hd__dlygate4sd1_1 (7.0, 	83.357)' used
[10/30 10:15:33     78s] *info:           12 cells of type 'sky130_fd_sc_hd__dlygate4sd2_1 (8.0, 	49.143)' used
[10/30 10:15:33     78s] *info:            1 cell  of type 'sky130_fd_sc_hd__clkdlybuf4s18_2 (8.0, 	96.820)' used
[10/30 10:15:33     78s] *info:            2 cells of type 'sky130_fd_sc_hd__clkdlybuf4s50_1 (15.0, 	12.921)' used
[10/30 10:15:33     78s] *info:            1 cell  of type 'sky130_fd_sc_hd__bufbuf_8' used
[10/30 10:15:33     78s] 
OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.007, REAL:0.007, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.030, REAL:0.032, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.030, REAL:0.032, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.001, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.001, REAL:0.001, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.001, REAL:0.002, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.040, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.040, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF: Starting RefinePlace at level 1, MEM:2086.5M
[10/30 10:15:33     78s] *** Starting place_detail (0:01:19 mem=2086.5M) ***
[10/30 10:15:33     78s] Total net bbox length = 7.872e+04 (4.031e+04 3.842e+04) (ext = 1.432e+04)
[10/30 10:15:33     78s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/30 10:15:33     78s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:33     78s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2086.5M
[10/30 10:15:33     78s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2086.5M
[10/30 10:15:33     78s] Starting refinePlace ...
[10/30 10:15:33     78s]   Spread Effort: high, standalone mode, useDDP on.
[10/30 10:15:33     78s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2086.5MB) @(0:01:19 - 0:01:19).
[10/30 10:15:33     78s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:33     78s] wireLenOptFixPriorityInst 80 inst fixed
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] Running Spiral MT with 4 threads  fetchWidth=121 
[10/30 10:15:33     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:33     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2094.5MB) @(0:01:19 - 0:01:19).
[10/30 10:15:33     78s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/30 10:15:33     78s] Statistics of distance of Instance movement in refine placement:
[10/30 10:15:33     78s]   maximum (X+Y) =         0.00 um
[10/30 10:15:33     78s]   mean    (X+Y) =         0.00 um
[10/30 10:15:33     78s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2094.5MB
[10/30 10:15:33     78s] Summary Report:
[10/30 10:15:33     78s] Instances move: 0 (out of 1630 movable)
[10/30 10:15:33     78s] Instances flipped: 0
[10/30 10:15:33     78s] Mean displacement: 0.00 um
[10/30 10:15:33     78s] Max displacement: 0.0[10/30 10:15:33     78s] Total instances moved : 0
0 um 
[10/30 10:15:33     78s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.029, REAL:0.024, MEM:2094.5M
[10/30 10:15:33     78s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2094.5MB) @(0:01:19 - 0:01:19).
[10/30 10:15:33     78s] OPERPROF: Finished RefinePlace at level 1, CPU:0.038, REAL:0.034, MEM:2094.5M
[10/30 10:15:33     78s] Total net bbox length = 7.872e+04 (4.031e+04 3.842e+04) (ext = 1.432e+04)
[10/30 10:15:33     78s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2094.5MB
[10/30 10:15:33     78s] *** Finished place_detail (0:01:19 mem=2094.5M) ***
[10/30 10:15:33     78s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] Finished re-routing un-routed nets (0:00:00.0 2094.5M)
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.030, REAL:0.031, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.030, REAL:0.031, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2094.5M
[10/30 10:15:33     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.040, MEM:2094.5M
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] Density : 0.0657
[10/30 10:15:33     78s] Max route overflow : 0.0018
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2094.5M) ***
[10/30 10:15:33     78s] ** Profile ** Start :  cpu=0:00:00.0, mem=2094.5M
[10/30 10:15:33     78s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2094.5M
[10/30 10:15:33     78s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=
2094.5M
------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.109  |  0.109  | 12.709  | 13.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   87    |   82    |    5    |   55    |
+--------------------+---------+---------+---------+---------+

Density: 6.569%
Routing Overflow: 0.18% H and 0.05% V
------------------------------------------------------------
[10/30 10:15:33     78s] *** Finish Post CTS Hold Fixing (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:01:19 mem=2094.5M density=6.569%) ***
[10/30 10:15:33     78s] **INFO: total 126 insts, 0 nets marked don't touch
[10/30 10:15:33     78s] **INFO: total 126 insts, 0 nets marked don't touch DB property
[10/30 10:15:33     78s] **INFO: total 126 insts, 0 nets unmarked don't touch
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1990.8M
[10/30 10:15:33     78s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1990.8M
[10/30 10:15:33     78s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1990.8M
[10/30 10:15:33     78s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1990.8M
[10/30 10:15:33     78s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.028, REAL:0.030, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.029, REAL:0.030, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1745.9M
[10/30 10:15:33     78s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1745.9M
[10/30 10:15:33     78s] *** Steiner Routed Nets: 5.622%; Threshold: 100; Threshold for Hold: 100
[10/30 10:15:33     78s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=1745.9M
[10/30 10:15:33     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=1745.9M
[10/30 10:15:33     78s] Deleting Cell Server ...
[10/30 10:15:33     78s] Deleting Lib Analyzer.
[10/30 10:15:33     78s] Re-routed 0 nets
[10/30 10:15:33     78s] GigaOpt_HOLD: Recover setup timing after hold fixing
[10/30 10:15:33     78s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:33     78s] Summary for sequential cells identification: 
[10/30 10:15:33     78s]   Identified SBFF number: 45
[10/30 10:15:33     78s]   Identified MBFF number: 0
[10/30 10:15:33     78s]   Identified SB Latch number: 0
[10/30 10:15:33     78s]   Identified MB Latch number: 0
[10/30 10:15:33     78s]   Not identified SBFF number: 0
[10/30 10:15:33     78s]   Not identified MBFF number: 0
[10/30 10:15:33     78s]   Not identified SB Latch number: 0
[10/30 10:15:33     78s]   Not identified MB Latch number: 0
[10/30 10:15:33     78s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:33     78s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:33     78s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:33     78s]  Setting StdDelay to 66.90
[10/30 10:15:33     78s] Creating Cell Server, finished. 
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] Deleting Cell Server ...
[10/30 10:15:33     78s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:33     78s] Summary for sequential cells identification: 
[10/30 10:15:33     78s]   Identified SBFF number: 45
[10/30 10:15:33     78s]   Identified MBFF number: 0
[10/30 10:15:33     78s]   Identified SB Latch number: 0
[10/30 10:15:33     78s]   Identified MB Latch number: 0
[10/30 10:15:33     78s]   Not identified SBFF number: 0
[10/30 10:15:33     78s]   Not identified MBFF number: 0
[10/30 10:15:33     78s]   Not identified SB Latch number: 0
[10/30 10:15:33     78s]   Not identified MB Latch number: 0
[10/30 10:15:33     78s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:33     78s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:33     78s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:33     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:33     78s]  Setting StdDelay to 66.90
[10/30 10:15:33     78s] Creating Cell Server, finished. 
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] GigaOpt: WNS changes after routing: 0.100 -> 0.100 (bump = 0.0)
[10/30 10:15:33     78s] GigaOpt: WNS bump threshold: 0.03345
[10/30 10:15:33     78s] GigaOpt: Skipping postEco optimization
[10/30 10:15:33     78s] GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.100 (bump = 0.0)
[10/30 10:15:33     78s] GigaOpt: Skipping nonLegal postEco optimization
[10/30 10:15:33     78s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=1745.9M
[10/30 10:15:33     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=1745.9M
[10/30 10:15:33     78s] *** Steiner Routed Nets: 5.622%; Threshold: 100; Threshold for Hold: 100
[10/30 10:15:33     78s] Re-routed 0 nets
[10/30 10:15:33     78s] GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.100 (bump = 0.0, threshold = 0.03345)
[10/30 10:15:33     78s] GigaOpt: Skipping post-eco TNS optimization
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] Active setup views:
[10/30 10:15:33     78s]  ss_100C_1v60.setup_view
[10/30 10:15:33     78s]   Dominating endpoints: 0
[10/30 10:15:33     78s]   Dominating TNS: -0.000
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:33     78s] Type 'man IMPPTN-1250' for more detail.
[10/30 10:15:33     78s] [PSP]    Started earlyGlobalRoute kernel
[10/30 10:15:33     78s] [PSP]    Initial Peak syMemory usage = 1745.9 MB
[10/30 10:15:33     78s] (I)       Reading DB...
[10/30 10:15:33     78s] (I)       Read data from FE... (mem=1745.9M)
[10/30 10:15:33     78s] (I)       Read nodes and places... (mem=1745.9M)
[10/30 10:15:33     78s] (I)       Done Read nodes and places (cpu=0.004s, mem=1748.0M)
[10/30 10:15:33     78s] (I)       Read nets... (mem=1748.0M)
[10/30 10:15:33     78s] (I)       Done Read nets (cpu=0.002s, mem=1748.0M)
[10/30 10:15:33     78s] (I)       Done Read data from FE (cpu=0.006s, mem=1748.0M)
[10/30 10:15:33     78s] (I)       before initializing RouteDB syMemory usage = 1748.0 MB
[10/30 10:15:33     78s] (I)       congestionReportName   : 
[10/30 10:15:33     78s] (I)       layerRangeFor2DCongestion : 
[10/30 10:15:33     78s] (I)       buildTerm2TermWires    : 0
[10/30 10:15:33     78s] (I)       doTrackAssignment      : 1
[10/30 10:15:33     78s] (I)       dumpBookshelfFiles     : 0
[10/30 10:15:33     78s] (I)       numThreads             : 4
[10/30 10:15:33     78s] (I)       bufferingAwareRouting  : false
[10/30 10:15:33     78s] (I)       honorPin               : false
[10/30 10:15:33     78s] (I)       honorPinGuide          : true
[10/30 10:15:33     78s] (I)       honorPartition         : false
[10/30 10:15:33     78s] (I)       honorPartitionAllowFeedthru: false
[10/30 10:15:33     78s] (I)       allowPartitionCrossover: false
[10/30 10:15:33     78s] (I)       honorSingleEntry       : true
[10/30 10:15:33     78s] (I)       honorSingleEntryStrong : true
[10/30 10:15:33     78s] (I)       handleViaSpacingRule   : false
[10/30 10:15:33     78s] [NR-eGR] honorMsvRouteConstraint: false
[10/30 10:15:33     78s] (I)       handleEolSpacingRule   : false
[10/30 10:15:33     78s] (I)       PDConstraint           : none
[10/30 10:15:33     78s] (I)       expBetterNDRHandling   : false
[10/30 10:15:33     78s] (I)       routingEffortLevel     : 3
[10/30 10:15:33     78s] (I)       effortLevel            : standard
[10/30 10:15:33     78s] (I)       relaxedTopLayerCeiling : 127
[10/30 10:15:33     78s] (I)       relaxedBottomLayerFloor: 2
[10/30 10:15:33     78s] (I)       numRowsPerGCell        : 1
[10/30 10:15:33     78s] (I)       speedUpLargeDesign     : 0
[10/30 10:15:33     78s] [NR-eGR] honorClockSpecNDR      : 0
[10/30 10:15:33     78s] [NR-eGR] minRouteLayer          : 2
[10/30 10:15:33     78s] [NR-eGR] maxRouteLayer          : 127
[10/30 10:15:33     78s] (I)       multiThreadingTA       : 1
[10/30 10:15:33     78s] (I)       optimizationMode       : false
[10/30 10:15:33     78s] (I)       routeSecondPG          : false
[10/30 10:15:33     78s] (I)       scenicRatioForLayerRelax: 0.00
[10/30 10:15:33     78s] (I)       detourLimitForLayerRelax: 0.00
[10/30 10:15:33     78s] (I)       punchThroughDistance   : 500.00
[10/30 10:15:33     78s] (I)       scenicBound            : 1.15
[10/30 10:15:33     78s] (I)       maxScenicToAvoidBlk    : 100.00
[10/30 10:15:33     78s] (I)       source-to-sink ratio   : 0.00
[10/30 10:15:33     78s] (I)       targetCongestionRatioH : 1.00
[10/30 10:15:33     78s] (I)       targetCongestionRatioV : 1.00
[10/30 10:15:33     78s] (I)       layerCongestionRatio   : 0.70
[10/30 10:15:33     78s] (I)       m1CongestionRatio      : 0.10
[10/30 10:15:33     78s] (I)       m2m3CongestionRatio    : 0.70
[10/30 10:15:33     78s] (I)       localRouteEffort       : 1.00
[10/30 10:15:33     78s] (I)       numSitesBlockedByOneVia: 8.00
[10/30 10:15:33     78s] (I)       supplyScaleFactorH     : 1.00
[10/30 10:15:33     78s] (I)       supplyScaleFactorV     : 1.00
[10/30 10:15:33     78s] (I)       highlight3DOverflowFactor: 0.00
[10/30 10:15:33     78s] (I)       routeVias              : 
[10/30 10:15:33     78s] (I)       readTROption           : true
[10/30 10:15:33     78s] (I)       extraSpacingFactor     : 1.00
[10/30 10:15:33     78s] (I)       routeSelectedNetsOnly  : false
[10/30 10:15:33     78s] [NR-eGR] numTracksPerClockWire  : 0
[10/30 10:15:33     78s] (I)       clkNetUseMaxDemand     : false
[10/30 10:15:33     78s] (I)       extraDemandForClocks   : 0
[10/30 10:15:33     78s] (I)       steinerRemoveLayers    : false
[10/30 10:15:33     78s] (I)       demoteLayerScenicScale : 1.00
[10/30 10:15:33     78s] (I)       nonpreferLayerCostScale : 100.00
[10/30 10:15:33     78s] (I)       similarTopologyRoutingFast : false
[10/30 10:15:33     78s] (I)       spanningTreeRefinement : false
[10/30 10:15:33     78s] (I)       spanningTreeRefinementAlpha : -1.00
[10/30 10:15:33     78s] (I)       starting read tracks
[10/30 10:15:33     78s] (I)       build grid graph
[10/30 10:15:33     78s] (I)       build grid graph start
[10/30 10:15:33     78s] (I)       build grid graph end
[10/30 10:15:33     78s] (I)       merge level 0
[10/30 10:15:33     78s] [NR-eGR] li1 has no routable track
[10/30 10:15:33     78s] [NR-eGR] met1 has single uniform track structure
[10/30 10:15:33     78s] [NR-eGR] met2 has single uniform track structure
[10/30 10:15:33     78s] [NR-eGR] met3 has single uniform track structure
[10/30 10:15:33     78s] [NR-eGR] met4 has single uniform track structure
[10/30 10:15:33     78s] [NR-eGR] met5 has single uniform track structure
[10/30 10:15:33     78s] (I)       numViaLayers=6
[10/30 10:15:33     78s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:33     78s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:33     78s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:33     78s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:33     78s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:33     78s] (I)       end build via table
[10/30 10:15:33     78s] [NR-eGR] Read 4427 PG shapes in 0.000 seconds
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] [NR-eGR] numRoutingBlks=0 numInstBlks=20583 numPGBlocks=4427 numBumpBlks=0 numBoundaryFakeBlks=0
[10/30 10:15:33     78s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 402
[10/30 10:15:33     78s] (I)       readDataFromPlaceDB
[10/30 10:15:33     78s] (I)       Read net information..
[10/30 10:15:33     78s] (I)       Read testcase time = 0.000 seconds
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] (I)       read default dcut vias
[10/30 10:15:33     78s] (I)       Reading via L1M1_PR for layer: 0 
[10/30 10:15:33     78s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/30 10:15:33     78s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/30 10:15:33     78s] (I)       Reading via M3M4_PR for layer: 3 
[10/30 10:15:33     78s] (I)       Reading via M4M5_PR for layer: 4 
[10/30 10:15:33     78s] (I)       early_global_route_priority property id does not exist.
[10/30 10:15:33     78s] (I)       build grid graph start
[10/30 10:15:33     78s] (I)       build grid graph end
[10/30 10:15:33     78s] (I)       Model blockage into capacity
[10/30 10:15:33     78s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/30 10:15:33     78s] [NR-eGR] Read numTotalNets=2010  numIgnoredNets=22
[10/30 10:15:33     78s] (I)       Modeling time = 0.004 seconds
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] (I)       Number of ignored nets = 22
[10/30 10:15:33     78s] (I)       Number of fixed nets = 22.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Number of clock nets = 22.  Ignored: No
[10/30 10:15:33     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Number of special nets = 0.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/30 10:15:33     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/30 10:15:33     78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1748.0 MB
[10/30 10:15:33     78s] (I)       Ndr track 0 does not exist
[10/30 10:15:33     78s] (I)       Ndr track 0 does not exist
[10/30 10:15:33     78s] (I)       Layer1  viaCost=200.00
[10/30 10:15:33     78s] (I)       Layer2  viaCost=200.00
[10/30 10:15:33     78s] (I)       Layer3  viaCost=300.00
[10/30 10:15:33     78s] (I)       Layer4  viaCost=200.00
[10/30 10:15:33     78s] (I)       Layer5  viaCost=200.00
[10/30 10:15:33     78s] (I)       ---------------------Grid Graph Info--------------------
[10/30 10:15:33     78s] (I)       Routing area        : (0, 0) - (600000, 600000)
[10/30 10:15:33     78s] (I)       Core area           : (0, 0) - (600000, 600000)
[10/30 10:15:33     78s] (I)       Site width          :   460  (dbu)
[10/30 10:15:33     78s] (I)       Row height          :  2720  (dbu)
[10/30 10:15:33     78s] (I)       GCell width         :  2720  (dbu)
[10/30 10:15:33     78s] (I)       GCell height        :  2720  (dbu)
[10/30 10:15:33     78s] (I)       Grid                :   221   221     6
[10/30 10:15:33     78s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/30 10:15:33     78s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/30 10:15:33     78s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/30 10:15:33     78s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/30 10:15:33     78s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/30 10:15:33     78s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/30 10:15:33     78s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/30 10:15:33     78s] (I)       First track coord   :     0   170   230   780   920  3830
[10/30 10:15:33     78s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/30 10:15:33     78s] (I)       Total num of tracks :     0  1765  1304   983   869   163
[10/30 10:15:33     78s] (I)       Num of masks        :     1     1     1     1     1     1
[10/30 10:15:33     78s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/30 10:15:33     78s] (I)       --------------------------------------------------------
[10/30 10:15:33     78s] 
[10/30 10:15:33     78s] (I)       [10/30 10:15:33     78s] [NR-eGR] ============ Routing rule table ============
[10/30 10:15:33     78s] [NR-eGR] Rule id: 0id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/30 10:15:33     78s] (I)       Pitch:  L1=340  Nets: 1988 
  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/30 10:15:33     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:33     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:33     78s] (I)       [10/30 10:15:33     78s] [NR-eGR] Rule id: 1  Nets: 0 
id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/30 10:15:33     78s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/30 10:15:33     78s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/30 10:15:33     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/30 10:15:33     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/30 10:15:33     78s] [NR-eGR] ========================================
[10/30 10:15:33     78s] [NR-eGR] 
[10/30 10:15:33     78s] (I)       blocked tracks on layer2 : = 163383 / 390065 (41.89%)
[10/30 10:15:33     78s] (I)       blocked tracks on layer3 : = 72270 / 288184 (25.08%)
[10/30 10:15:33     78s] (I)       blocked tracks on layer4 : = 73989 / 217243 (34.06%)
[10/30 10:15:33     78s] (I)       blocked tracks on layer5 : = 31824 / 192049 (16.57%)
[10/30 10:15:33     78s] (I)       blocked tracks on layer6 : = 21658 / 36023 (60.12%)
[10/30 10:15:33     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 1748.0 MB
[10/30 10:15:33     78s] (I)       Loading and dumping file time : 0.02 seconds
[10/30 10:15:33     78s] (I)       ============= Initialization =============
[10/30 10:15:33     78s] (I)       totalPins=5985  totalGlobalPin=5968 (99.72%)
[10/30 10:15:33     78s] (I)       total 2D Cap : 762258 = (385569 H, 376689 V)
[10/30 10:15:33     78s] (I)       [10/30 10:15:33     78s] [NR-eGR] Layer group 1: route 1988 net(s) in layer range [2, 6]
============  Phase 1a Route ============
[10/30 10:15:33     78s] (I)       Phase 1a runs 0.00 seconds
[10/30 10:15:33     78s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/30 10:15:33     78s] (I)       Usage: 30960 = (15578 H, 15382 V) = (4.04% H, 4.08% V) = (4.237e+04um H, 4.184e+04um V)
[10/30 10:15:33     78s] (I)       
[10/30 10:15:33     78s] (I)       ============  Phase 1b Route ============
[10/30 10:15:33     78s] (I)       Phase 1b runs 0.00 seconds
[10/30 10:15:33     78s] (I)       Usage: 31022 = (15601 H, 15421 V) = (4.05% H, 4.09% V) = (4.243e+04um H, 4.195e+04um V)
[10/30 10:15:33     78s] (I)       
[10/30 10:15:33     78s] (I)       earlyGlobalRoute overflow of layer group 1: 0.27% H + 0.07% V. EstWL: 8.437984e+04um
[10/30 10:15:33     78s] (I)       ============  Phase 1c Route ============
[10/30 10:15:33     78s] (I)       Level2 Grid: 45 x 45
[10/30 10:15:33     79s] (I)       Phase 1c runs 0.00 seconds
[10/30 10:15:33     79s] (I)       Usage: 31022 = (15601 H, 15421 V) = (4.05% H, 4.09% V) = (4.243e+04um H, 4.195e+04um V)
[10/30 10:15:33     79s] (I)       
[10/30 10:15:33     79s] (I)       ============  Phase 1d Route ============
[10/30 10:15:33     79s] (I)       Phase 1d runs 0.00 seconds
[10/30 10:15:33     79s] (I)       Usage: 31025 = (15603 H, 15422 V) = (4.05% H, 4.09% V) = (4.244e+04um H, 4.195e+04um V)
[10/30 10:15:33     79s] (I)       
[10/30 10:15:33     79s] (I)       ============  Phase 1e Route ============
[10/30 10:15:33     79s] (I)       Phase 1e runs 0.00 seconds
[10/30 10:15:33     79s] (I)       Usage: 31025 = (15603 H, 15422 V) = (4.05% H, 4.09% V) = (4.244e+04um H, 4.195e+04um V)
[10/30 10:15:33     79s] (I)       
[10/30 10:15:33     79s] (I)       [10/30 10:15:33     79s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.27% H + 0.05% V. EstWL: 8.438800e+04um
[10/30 10:15:33     79s] [NR-eGR] 
============  Phase 1l Route ============
[10/30 10:15:33     79s] (I)       Phase 1l runs 0.00 seconds
[10/30 10:15:33     79s] (I)       
[10/30 10:15:33     79s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/30 10:15:33     79s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/30 10:15:33     79s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/30 10:15:33     79s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[10/30 10:15:33     79s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:33     79s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/30 10:15:33     79s] [NR-eGR]    met1  (2)        80( 0.21%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[10/30 10:15:33     79s] [NR-eGR]    met2  (3)       104( 0.28%)         3( 0.01%)         0( 0.00%)   ( 0.28%) 
[10/30 10:15:33     79s] [NR-eGR]    met3  (4)       103( 0.29%)        14( 0.04%)         2( 0.01%)   ( 0.33%) 
[10/30 10:15:33     79s] [NR-eGR]    met4  (5)         5( 0.01%)         4( 0.01%)         0( 0.00%)   ( 0.02%) 
[10/30 10:15:33     79s] [NR-eGR]    met5  (6)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[10/30 10:15:33     79s] [NR-eGR] --------------------------------------------------------------------------------
[10/30 10:15:33     79s] [NR-eGR] Total              294( 0.17%)        21( 0.01%)         2( 0.00%)   ( 0.19%) 
[10/30 10:15:33     79s] [NR-eGR] 
[10/30 10:15:33     79s] (I)       Total Global Routing Runtime: 0.02 seconds
[10/30 10:15:33     79s] (I)       total 2D Cap : 763154 = (386332 H, 376822 V)
[10/30 10:15:33     79s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.04% V
[10/30 10:15:33     79s] [NR-eGR] Overflow after earlyGlobalRoute 0.18% H + 0.04% V
[10/30 10:15:33     79s] [NR-eGR] End Peak syMemory usage = 1748.0 MB
[10/30 10:15:33     79s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[10/30 10:15:33     79s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:33     79s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:33     79s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:33     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:33     79s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:33     79s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:33     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:33     79s] cleaningup cpe interface
[10/30 10:15:33     79s] Reported timing to dir hammer_cts_debug
[10/30 10:15:33     79s] **opt_design ... cpu = 0:00:14, real = 0:00:13, mem = 1280.2M, totSessionCpu=0:01:19 **
[10/30 10:15:33     79s] ** Profile ** Start :  cpu=0:00:00.0, mem=1694.9M
[10/30 10:15:33     79s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.005, REAL:0.005, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.028, REAL:0.029, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.028, REAL:0.029, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1694.9M
[10/30 10:15:33     79s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1694.9M
[10/30 10:15:33     79s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1694.9M
[10/30 10:15:33     79s] End AAE Lib Interpolated Model. (MEM=1694.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:33     79s] Non-Blocking console log file: /dev/null
[10/30 10:15:33     79s] **INFO: Starting Non-Blocking QThread
[10/30 10:15:33     79s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[10/30 10:15:33     79s] Info: 2 threads available for lower-level modules during optimization.
[10/30 10:15:33     79s] Multi-CPU acceleration using 2 CPU(s).
[10/30 10:15:33     79s] #################################################################################
[10/30 10:15:33     79s] # Design Stage: PreRoute
[10/30 10:15:33     79s] # Design Name: dot_product
[10/30 10:15:33     79s] # Design Mode: 130nm
[10/30 10:15:33     79s] # Analysis Mode: MMMC OCV 
[10/30 10:15:33     79s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:33     79s] # Signoff Settings: SI Off 
[10/30 10:15:33     79s] #################################################################################
[10/30 10:15:33     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 1679.9M, InitMEM = 1679.9M)
[10/30 10:15:33     79s] Calculate early delays in OCV mode...
[10/30 10:15:33     79s] Calculate late delays in OCV mode...
[10/30 10:15:33     79s] Start delay calculation (fullDC) (2 T). (MEM=1679.94)
[10/30 10:15:33     79s] End AAE Lib Interpolated Model. (MEM=1704.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:33     79s] Total number of fetched objects 2025
[10/30 10:15:33     79s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:33     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:33     79s] End delay calculation. (MEM=1799.53 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:33     79s] End delay calculation (fullDC). (MEM=1799.53 CPU=0:00:00.2 REAL=0:00:00.0)
[10/30 10:15:33     79s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1799.5M) ***
[10/30 10:15:33     79s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:19 mem=1767.5M)
[10/30 10:15:33     79s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1775.5M
[10/30 10:15:33     79s] 2023/10/30 10:15:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:33     79s] 2023/10/30 10:15:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:33     79s] 2023/10/30 10:15:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:33     79s] 2023/10/30 10:15:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] 2023/10/30 10:15:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:34     79s] 2023/10/30 10:15:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] 2023/10/30 10:15:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:34     79s] 2023/10/30 10:15:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] 2023/10/30 10:15:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:34     79s] 2023/10/30 10:15:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] 2023/10/30 10:15:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:34     79s] 2023/10/30 10:15:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] 2023/10/30 10:15:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:34     79s] 2023/10/30 10:15:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] 2023/10/30 10:15:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:34     79s] 2023/10/30 10:15:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:34     79s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=1713.6M
[10/30 10:15:34     79s]  
[10/30 10:15:34     79s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1713.6M
[10/30 10:15:34     79s]    ____________________________________________________________________
[10/30 10:15:34     79s] __/ message from Non-Blocking QThread
[10/30 10:15:34     79s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[10/30 10:15:34     79s] Multithreaded Timing Analysis is initialized with 2 threads
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] #################################################################################
[10/30 10:15:34     79s] # Design Stage: PreRoute
[10/30 10:15:34     79s] # Design Name: dot_product
[10/30 10:15:34     79s] # Design Mode: 130nm
[10/30 10:15:34     79s] # Analysis Mode: MMMC OCV 
[10/30 10:15:34     79s] # Parasitics Mode: No SPEF/RCDB
[10/30 10:15:34     79s] # Signoff Settings: SI Off 
[10/30 10:15:34     79s] #################################################################################
[10/30 10:15:34     79s] Calculate late delays in OCV mode...
[10/30 10:15:34     79s] Calculate early delays in OCV mode...
[10/30 10:15:34     79s] Start delay calculation (fullDC) (2 T). (MEM=0)
[10/30 10:15:34     79s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:15:34     79s] Total number of fetched objects 2025
[10/30 10:15:34     79s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:34     79s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:34     79s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:34     79s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[10/30 10:15:34     79s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[10/30 10:15:34     79s] ** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
[10/30 10:15:34     79s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 0.0M
Info: pop threads available for lower-level modules during optimization.
[10/30 10:15:34     79s] _______________________________________________________________________
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] ------------------------------------------------------------
[10/30 10:15:34     79s]      opt_design Final Summary                             
[10/30 10:15:34     79s] ------------------------------------------------------------
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] Setup views included:
[10/30 10:15:34     79s]  ss_100C_1v60.setup_view 
[10/30 10:15:34     79s] Hold  views included:
[10/30 10:15:34     79s]  ff_n40C_1v95.hold_view
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:34     79s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:34     79s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:34     79s] |           WNS (ns):|  0.109  |  0.109  | 12.715  | 13.608  |
[10/30 10:15:34     79s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:15:34     79s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:15:34     79s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:34     79s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:34     79s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:34     79s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:34     79s] |           WNS (ns):|  0.106  |  0.229  |  0.528  |  0.106  |
[10/30 10:15:34     79s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:15:34     79s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:15:34     79s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:34     79s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] +----------------+-------------------------------+------------------+
[10/30 10:15:34     79s] |                |              Real             |       Total      |
[10/30 10:15:34     79s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:34     79s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:34     79s] +----------------+------------------+------------+------------------+
[10/30 10:15:34     79s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:15:34     79s] |   max_tran     |     32 (32)      |   -0.175   |     72 (72)      |
[10/30 10:15:34     79s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:34     79s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:34     79s] +----------------+------------------+------------+------------------+
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] Density: 6.569%
[10/30 10:15:34     79s] Routing Overflow: 0.18% H and 0.04% V
[10/30 10:15:34     79s] ------------------------------------------------------------
[10/30 10:15:34     79s] *** Final Summary (holdfix) CPU=0:00:00.5, REAL=0:00:01.0, MEM=1721.6M
[10/30 10:15:34     79s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1721.6M
[10/30 10:15:34     79s] **opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 1337.2M, totSessionCpu=0:01:20 **
[10/30 10:15:34     79s] Deleting Cell Server ...
[10/30 10:15:34     79s] *** Finished opt_design ***
[10/30 10:15:34     79s] cleaningup cpe interface
[10/30 10:15:34     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:34     79s] UM:                                       0.000 ns          0.109 ns  final
[10/30 10:15:34     79s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:34     79s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:34     79s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:34     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:34     79s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:34     79s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:34     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:34     79s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1720.1M
[10/30 10:15:34     79s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.000, MEM:1720.1M
[10/30 10:15:34     79s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1720.1M
[10/30 10:15:34     79s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1720.1M
[10/30 10:15:34     79s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1720.1M
[10/30 10:15:34     79s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1720.1M
[10/30 10:15:34     79s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.025, REAL:0.026, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.025, REAL:0.026, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.002, MEM:1721.7M
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1721.7M
[10/30 10:15:34     79s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.002, REAL:0.003, MEM:1721.7M
[10/30 10:15:34     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:34     79s] UM:                                                                   opt_design_postcts
[10/30 10:15:34     79s] 
[10/30 10:15:34     79s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:21.5 real=0:00:21.0)
[10/30 10:15:34     79s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.0 real=0:00:01.8)
[10/30 10:15:34     79s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.3 real=0:00:00.9)
[10/30 10:15:34     79s] cleaningup cpe interface
[10/30 10:15:34     79s] Info: pop threads available for lower-level modules during optimization.
[10/30 10:15:34     79s] Info: Destroy the CCOpt slew target map.
[10/30 10:15:35     79s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[10/30 10:15:35     79s] Set place::cacheFPlanSiteMark to 0
[10/30 10:15:35     79s] (ccopt_design): dumping clock statistics to metric
[10/30 10:15:35     79s] Leaving CCOpt scope - Initializing power interface...
[10/30 10:15:35     79s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.early...
[10/30 10:15:35     79s] End AAE Lib Interpolated Model. (MEM=1721.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.early...
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.late...
[10/30 10:15:35     79s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:15:35     79s] cleaningup cpe interface
[10/30 10:15:35     80s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:35     80s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:35     80s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:35     80s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:35     80s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:35     80s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:35     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:35     80s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.001, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.003, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.004, REAL:0.002, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.002, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.028, REAL:0.026, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.029, REAL:0.029, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.029, REAL:0.029, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.001, MEM:1759.8M
[10/30 10:15:35     80s] 
[10/30 10:15:35     80s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1759.8M
[10/30 10:15:35     80s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.002, REAL:0.002, MEM:1759.8M
[10/30 10:15:35     80s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:35     80s] UM:         24.05             22          0.000 ns          0.109 ns  ccopt_design
[10/30 10:15:35     80s] 
[10/30 10:15:35     80s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:15:35     80s] Severity  ID               Count  Summary                                  
[10/30 10:15:35     80s] WARNING   IMPPTN-1250          7  Pin placement has been enabled on metal ...
[10/30 10:15:35     80s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[10/30 10:15:35     80s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/30 10:15:35     80s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[10/30 10:15:35     80s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[10/30 10:15:35     80s] WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
[10/30 10:15:35     80s] WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
[10/30 10:15:35     80s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[10/30 10:15:35     80s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[10/30 10:15:35     80s] *** Message Summary: 61 warning(s), 0 error(s)
[10/30 10:15:35     80s] 
[10/30 10:15:35     80s] #% End ccopt_design (date=10/30 10:15:35, total cpu=0:00:24.5, real=0:00:23.0, peak res=1476.9M, current mem=1344.7M)
[10/30 10:15:35     80s] @file(par.tcl) 192: puts "write_db pre_add_fillers" 
[10/30 10:15:35     80s] write_db pre_add_fillers
[10/30 10:15:35     80s] @file(par.tcl) 193: write_db pre_add_fillers
[10/30 10:15:35     80s] #% Begin write_db save design ... (date=10/30 10:15:35, mem=1344.7M)
[10/30 10:15:35     80s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:35     80s] % Begin Save ccopt configuration ... (date=10/30 10:15:35, mem=1344.7M)
[10/30 10:15:35     80s] % End Save ccopt configuration ... (date=10/30 10:15:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.9M, current mem=1344.9M)
[10/30 10:15:35     80s] % Begin Save netlist data ... (date=10/30 10:15:35, mem=1345.0M)
[10/30 10:15:35     80s] Writing Binary DB to pre_add_fillers/dot_product.v.bin in multi-threaded mode...
[10/30 10:15:35     80s] % End Save netlist data ... (date=10/30 10:15:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.6M, current mem=1345.6M)
[10/30 10:15:35     80s] Saving symbol-table file in separate thread ...
[10/30 10:15:35     80s] Saving congestion map file in separate thread ...
[10/30 10:15:35     80s] Saving congestion map file pre_add_fillers/dot_product.route.congmap.gz ...
[10/30 10:15:35     80s] % Begin Save AAE data ... (date=10/30 10:15:35, mem=1345.8M)
[10/30 10:15:35     80s] Saving AAE Data ...
[10/30 10:15:35     80s] % End Save AAE data ... (date=10/30 10:15:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.8M, current mem=1345.8M)
[10/30 10:15:35     80s] 2023/10/30 10:15:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:35     80s] 2023/10/30 10:15:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:35     80s] 2023/10/30 10:15:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:35     80s] 2023/10/30 10:15:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:35     80s] % Begin Save clock tree data ... (date=10/30 10:15:35, mem=1345.8M)
[10/30 10:15:35     80s] % End Save clock tree data ... (date=10/30 10:15:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.8M, current mem=1345.8M)
[10/30 10:15:35     80s] Saving preference file pre_add_fillers/gui.pref.tcl ...
[10/30 10:15:35     80s] Saving mode setting ...
[10/30 10:15:35     80s] Saving root attributes to be loaded post write_db ...
[10/30 10:15:35     80s] Saving global file ...
[10/30 10:15:35     80s] Saving root attributes to be loaded previous write_db ...
[10/30 10:15:35     80s] 2023/10/30 10:15:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:35     80s] 2023/10/30 10:15:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:35     80s] Saving Drc markers ...
[10/30 10:15:35     80s] ... No Drc file written since there is no markers found.
[10/30 10:15:36     80s] % Begin Save routing data ... (date=10/30 10:15:35, mem=1360.1M)
[10/30 10:15:36     80s] Saving route file ...
[10/30 10:15:36     80s] 2023/10/30 10:15:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:36     80s] 2023/10/30 10:15:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:36     80s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1759.8M) ***
[10/30 10:15:36     80s] % End Save routing data ... (date=10/30 10:15:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1360.4M, current mem=1360.4M)
[10/30 10:15:36     80s] Saving floorplan file in separate thread ...
[10/30 10:15:36     80s] Saving PG Conn file in separate thread ...
[10/30 10:15:36     80s] Saving placement file in separate thread ...
[10/30 10:15:36     80s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:15:36     80s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1775.8M) ***
[10/30 10:15:36     80s] 2023/10/30 10:15:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:36     80s] 2023/10/30 10:15:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:36     80s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:36     80s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:36     80s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:36     80s] Saving property file pre_add_fillers/dot_product.prop
[10/30 10:15:36     80s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1775.8M) ***
[10/30 10:15:36     80s] #Saving pin access data to file pre_add_fillers/dot_product.apa ...
[10/30 10:15:36     80s] #
[10/30 10:15:36     80s] % Begin Save power constraints data ... (date=10/30 10:15:36, mem=1361.6M)
[10/30 10:15:36     80s] % End Save power constraints data ... (date=10/30 10:15:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.6M, current mem=1361.6M)
[10/30 10:15:36     80s] Saving rc congestion map pre_add_fillers/dot_product.congmap.gz ...
[10/30 10:15:36     80s] 2023/10/30 10:15:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:36     80s] 2023/10/30 10:15:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:36     80s] Saving CPF database ...
[10/30 10:15:36     80s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/30 10:15:37     80s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:37     80s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:37     80s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:37     80s] Generated self-contained design pre_add_fillers
[10/30 10:15:37     80s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:37     80s] #% End write_db save design ... (date=10/30 10:15:37, total cpu=0:00:00.8, real=0:00:02.0, peak res=1361.6M, current mem=1301.6M)
[10/30 10:15:37     80s] 
[10/30 10:15:37     80s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:15:37     80s] Severity  ID               Count  Summary                                  
[10/30 10:15:37     80s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:15:37     81s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:15:37     81s] 
[10/30 10:15:37     81s] @file(par.tcl) 194: puts "ln -sfn pre_add_fillers latest" 
[10/30 10:15:37     81s] ln -sfn pre_add_fillers latest
[10/30 10:15:37     81s] @file(par.tcl) 195: ln -sfn pre_add_fillers latest
[10/30 10:15:37     81s] @file(par.tcl) 196: set_db add_fillers_cells "sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_12"
[10/30 10:15:37     81s] @file(par.tcl) 197: puts "add_fillers" 
[10/30 10:15:37     81s] add_fillers
[10/30 10:15:37     81s] @file(par.tcl) 198: add_fillers
[10/30 10:15:37     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1690.6M
[10/30 10:15:37     81s] #spOpts: N=130 cut2cut 
[10/30 10:15:37     81s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1690.6M
[10/30 10:15:37     81s] Core basic site is unithd
[10/30 10:15:37     81s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1690.6M
[10/30 10:15:37     81s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:37     81s] SiteArray: use 1,147,520 bytes
[10/30 10:15:37     81s] SiteArray: current memory after site array memory allocatiion 1690.6M
[10/30 10:15:37     81s] SiteArray: FP blocked sites are writable
[10/30 10:15:37     81s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1690.6M
[10/30 10:15:37     81s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:37     81s] Mark StBox On SiteArr starts
[10/30 10:15:37     81s] Mark StBox On SiteArr ends
[10/30 10:15:37     81s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.040, REAL:0.022, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.040, REAL:0.022, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.062, REAL:0.047, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.072, REAL:0.058, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.072, REAL:0.058, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:37     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1690.6MB).
[10/30 10:15:37     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.067, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1690.6M
[10/30 10:15:37     81s]   Signal wire search tree: 650 elements. (cpu=0:00:00.0, mem=0.0M)
[10/30 10:15:37     81s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.001, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1690.6M
[10/30 10:15:37     81s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.232, REAL:0.233, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1690.6M
[10/30 10:15:38     81s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[10/30 10:15:38     81s] *INFO:   Added 11961 filler insts (cell sky130_fd_sc_hd__decap_12 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 578 filler insts (cell sky130_fd_sc_hd__decap_8 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 1168 filler insts (cell sky130_fd_sc_hd__decap_6 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 6303 filler insts (cell sky130_fd_sc_hd__decap_4 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 7032 filler insts (cell sky130_fd_sc_hd__decap_3 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO: Total 27042 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
[10/30 10:15:38     81s] For 27042 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/30 10:15:38     81s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.017, REAL:0.017, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.248, REAL:0.249, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.249, REAL:0.249, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1690.6M
[10/30 10:15:38     81s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[10/30 10:15:38     81s] *INFO: Second pass addFiller without DRC checking.
[10/30 10:15:38     81s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.002, REAL:0.002, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.003, REAL:0.003, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.003, REAL:0.003, MEM:1690.6M
[10/30 10:15:38     81s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[10/30 10:15:38     81s] *INFO:   Added 0 filler inst of any cell-type.
[10/30 10:15:38     81s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] @file(par.tcl) 199: set_db add_fillers_cells "sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8"
[10/30 10:15:38     81s] @file(par.tcl) 200: puts "add_fillers" 
[10/30 10:15:38     81s] add_fillers
[10/30 10:15:38     81s] @file(par.tcl) 201: add_fillers
[10/30 10:15:38     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1682.6M
[10/30 10:15:38     81s] #spOpts: N=130 cut2cut 
[10/30 10:15:38     81s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1682.6M
[10/30 10:15:38     81s] Core basic site is unithd
[10/30 10:15:38     81s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1682.6M
[10/30 10:15:38     81s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:38     81s] SiteArray: use 1,147,520 bytes
[10/30 10:15:38     81s] SiteArray: current memory after site array memory allocatiion 1682.6M
[10/30 10:15:38     81s] SiteArray: FP blocked sites are writable
[10/30 10:15:38     81s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.001, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.004, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1682.6M
[10/30 10:15:38     81s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:38     81s] Mark StBox On SiteArr starts
[10/30 10:15:38     81s] Mark StBox On SiteArr ends
[10/30 10:15:38     81s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.041, REAL:0.023, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.041, REAL:0.023, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.066, REAL:0.051, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.079, REAL:0.065, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.079, REAL:0.065, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1690.6M
[10/30 10:15:38     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1690.6MB).
[10/30 10:15:38     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.078, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1690.6M
[10/30 10:15:38     81s]   Signal wire search tree: 650 elements. (cpu=0:00:00.0, mem=0.0M)
[10/30 10:15:38     81s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.001, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.008, REAL:0.008, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1690.6M
[10/30 10:15:38     81s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[10/30 10:15:38     81s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 303 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO:   Added 118 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_AO).
[10/30 10:15:38     81s] *INFO: Total 421 filler insts added - prefix FILLER_AO (CPU: 0:00:00.1).
[10/30 10:15:38     81s] For 421 new insts, [10/30 10:15:38     81s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.001, REAL:0.001, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.009, REAL:0.009, MEM:1690.6M
*** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/30 10:15:38     81s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.009, REAL:0.010, MEM:1690.6M
[10/30 10:15:38     81s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1682.6M
[10/30 10:15:38     81s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1682.6M
[10/30 10:15:38     81s] @file(par.tcl) 202: puts "write_db pre_route_design" 
[10/30 10:15:38     81s] write_db pre_route_design
[10/30 10:15:38     81s] @file(par.tcl) 203: write_db pre_route_design
[10/30 10:15:38     81s] #% Begin write_db save design ... (date=10/30 10:15:38, mem=1315.9M)
[10/30 10:15:38     81s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:38     81s] % Begin Save ccopt configuration ... (date=10/30 10:15:38, mem=1315.9M)
[10/30 10:15:38     81s] % End Save ccopt configuration ... (date=10/30 10:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.0M, current mem=1316.0M)
[10/30 10:15:38     81s] % Begin Save netlist data ... (date=10/30 10:15:38, mem=1316.0M)
[10/30 10:15:38     81s] Writing Binary DB to pre_route_design/dot_product.v.bin in multi-threaded mode...
[10/30 10:15:38     81s] % End Save netlist data ... (date=10/30 10:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
[10/30 10:15:38     81s] Saving symbol-table file in separate thread ...
[10/30 10:15:38     81s] Saving congestion map file in separate thread ...
[10/30 10:15:38     81s] Saving congestion map file pre_route_design/dot_product.route.congmap.gz ...
[10/30 10:15:38     81s] % Begin Save AAE data ... (date=10/30 10:15:38, mem=1318.8M)
[10/30 10:15:38     81s] Saving AAE Data ...
[10/30 10:15:38     81s] % End Save AAE data ... (date=10/30 10:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
[10/30 10:15:38     81s] 2023/10/30 10:15:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:38     81s] 2023/10/30 10:15:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:38     81s] 2023/10/30 10:15:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:38     81s] 2023/10/30 10:15:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:38     81s] % Begin Save clock tree data ... (date=10/30 10:15:38, mem=1318.9M)
[10/30 10:15:38     81s] % End Save clock tree data ... (date=10/30 10:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.9M, current mem=1318.9M)
[10/30 10:15:38     81s] Saving preference file pre_route_design/gui.pref.tcl ...
[10/30 10:15:38     81s] Saving mode setting ...
[10/30 10:15:38     81s] Saving root attributes to be loaded post write_db ...
[10/30 10:15:38     81s] Saving global file ...
[10/30 10:15:38     81s] Saving root attributes to be loaded previous write_db ...
[10/30 10:15:38     81s] 2023/10/30 10:15:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:38     81s] 2023/10/30 10:15:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:38     81s] Saving Drc markers ...
[10/30 10:15:38     81s] ... No Drc file written since there is no markers found.
[10/30 10:15:38     81s] % Begin Save routing data ... (date=10/30 10:15:38, mem=1322.8M)
[10/30 10:15:38     81s] Saving route file ...
[10/30 10:15:39     81s] 2023/10/30 10:15:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:39     81s] 2023/10/30 10:15:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:39     81s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1702.6M) ***
[10/30 10:15:39     81s] % End Save routing data ... (date=10/30 10:15:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=1322.8M, current mem=1322.8M)
[10/30 10:15:39     81s] Saving floorplan file in separate thread ...
[10/30 10:15:39     81s] Saving PG Conn file in separate thread ...
[10/30 10:15:39     81s] Saving placement file in separate thread ...
[10/30 10:15:39     81s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:15:39     81s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1718.6M) ***
[10/30 10:15:39     81s] 2023/10/30 10:15:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:39     81s] 2023/10/30 10:15:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:39     81s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:39     81s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:39     81s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:39     81s] Saving property file pre_route_design/dot_product.prop
[10/30 10:15:39     81s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1718.6M) ***
[10/30 10:15:39     81s] #Saving pin access data to file pre_route_design/dot_product.apa ...
[10/30 10:15:39     81s] #
[10/30 10:15:39     81s] % Begin Save power constraints data ... (date=10/30 10:15:39, mem=1326.2M)
[10/30 10:15:39     81s] % End Save power constraints data ... (date=10/30 10:15:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.2M, current mem=1326.2M)
[10/30 10:15:39     81s] Saving rc congestion map pre_route_design/dot_product.congmap.gz ...
[10/30 10:15:39     81s] 2023/10/30 10:15:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:39     81s] 2023/10/30 10:15:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:39     81s] Saving CPF database ...
[10/30 10:15:39     81s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/30 10:15:40     82s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:40     82s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:40     82s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:40     82s] Generated self-contained design pre_route_design
[10/30 10:15:40     82s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:40     82s] #% End write_db save design ... (date=10/30 10:15:40, total cpu=0:00:00.8, real=0:00:02.0, peak res=1326.2M, current mem=1312.7M)
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:15:40     82s] Severity  ID               Count  Summary                                  
[10/30 10:15:40     82s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:15:40     82s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] @file(par.tcl) 204: puts "ln -sfn pre_route_design latest" 
[10/30 10:15:40     82s] ln -sfn pre_route_design latest
[10/30 10:15:40     82s] @file(par.tcl) 205: ln -sfn pre_route_design latest
[10/30 10:15:40     82s] @file(par.tcl) 206: puts "set_db design_express_route true" 
[10/30 10:15:40     82s] set_db design_express_route true
[10/30 10:15:40     82s] @file(par.tcl) 207: set_db design_express_route true
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] @file(par.tcl) 208: puts "route_design" 
[10/30 10:15:40     82s] route_design
[10/30 10:15:40     82s] @file(par.tcl) 209: route_design
[10/30 10:15:40     82s] #% Begin route_design (date=10/30 10:15:40, mem=1312.7M)
[10/30 10:15:40     82s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.80 (MB), peak = 1476.94 (MB)
[10/30 10:15:40     82s] #ss_100C_1v60.setup_rc has no qx tech file defined
[10/30 10:15:40     82s] #No active RC corner or QRC tech file is missing.
[10/30 10:15:40     82s] #**INFO: setDesignMode -flowEffort standard
[10/30 10:15:40     82s] #**INFO: multi-cut via swapping will be performed after routing.
[10/30 10:15:40     82s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[10/30 10:15:40     82s] OPERPROF: Starting checkPlace at level 1, MEM:1705.0M
[10/30 10:15:40     82s] #spOpts: N=130 cut2cut 
[10/30 10:15:40     82s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.001, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1705.0M
[10/30 10:15:40     82s] Core basic site is unithd
[10/30 10:15:40     82s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1705.0M
[10/30 10:15:40     82s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:40     82s] SiteArray: use 1,147,520 bytes
[10/30 10:15:40     82s] SiteArray: current memory after site array memory allocatiion 1705.0M
[10/30 10:15:40     82s] SiteArray: FP blocked sites are writable
[10/30 10:15:40     82s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.003, REAL:0.003, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.007, REAL:0.009, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.009, REAL:0.011, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.009, REAL:0.011, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.001, REAL:0.002, MEM:1705.0M
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] Begin checking placement ... (start mem=1705.0M, init mem=1705.0M)
[10/30 10:15:40     82s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.008, REAL:0.009, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.035, REAL:0.035, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.008, REAL:0.008, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.010, REAL:0.010, MEM:1705.0M
[10/30 10:15:40     82s] *info: Placed = 36889          (Fixed = 7796)
[10/30 10:15:40     82s] *info: Unplaced = 0           
[10/30 10:15:40     82s] Placement Density:100.00%(270776/270776)
[10/30 10:15:40     82s] Placement Density (including fixed std cells):100.00%(280503/280503)
[10/30 10:15:40     82s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1705.0M
[10/30 10:15:40     82s] PowerDomain Density <AO>:93.53%(253268/270776)
[10/30 10:15:40     82s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.003, REAL:0.004, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1705.0M
[10/30 10:15:40     82s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1705.0M)
[10/30 10:15:40     82s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.001, REAL:0.001, MEM:1705.0M
[10/30 10:15:40     82s] OPERPROF: Finished checkPlace at level 1, CPU:0.090, REAL:0.096, MEM:1705.0M
[10/30 10:15:40     82s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/30 10:15:40     82s] *** Changed status on (22) nets in Clock.
[10/30 10:15:40     82s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1705.0M) ***
[10/30 10:15:40     82s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[10/30 10:15:40     82s] #Start route 22 clock nets...
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] route_global_detail
[10/30 10:15:40     82s] 
[10/30 10:15:40     82s] #set_db route_design_detail_end_iteration 5
[10/30 10:15:40     82s] #set_db route_design_detail_post_route_spread_wire "true"
[10/30 10:15:40     82s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/30 10:15:40     82s] #set_db route_design_high_freq_search_repair "true"
[10/30 10:15:40     82s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/30 10:15:40     82s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/30 10:15:40     82s] #set_db route_design_antenna_diode_insertion true
[10/30 10:15:40     82s] #set_db route_design_reserve_space_for_multi_cut true
[10/30 10:15:40     82s] #set_db route_design_with_eco true
[10/30 10:15:40     82s] #set_db route_design_with_si_driven true
[10/30 10:15:40     82s] #set_db route_design_with_timing_driven true
[10/30 10:15:40     82s] #Start route_global_detail on Mon Oct 30 10:15:40 2023
[10/30 10:15:40     82s] #
[10/30 10:15:40     82s] Initializing multi-corner resistance tables ...
[10/30 10:15:40     82s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/30 10:15:40     82s] ### Net info: total nets: 2032
[10/30 10:15:40     82s] ### Net info: dirty nets: 113
[10/30 10:15:40     82s] ### Net info: marked as disconnected nets: 0
[10/30 10:15:40     82s] ### Net info: fully routed nets: 16
[10/30 10:15:40     82s] ### Net info: trivial (single pin) nets: 0
[10/30 10:15:40     82s] ### Net info: unrouted nets: 2010
[10/30 10:15:40     82s] ### Net info: re-extraction nets: 6
[10/30 10:15:40     82s] ### Net info: ignored nets: 0
[10/30 10:15:40     82s] ### Net info: skip routing nets: 2010
[10/30 10:15:41     82s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/30 10:15:41     82s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/30 10:15:41     82s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/30 10:15:41     82s] #RTESIG:78da8dd23d4fc330100660667ec5c9ed10245a7ce78fd82b122ba00a58ad429cc4226d50
[10/30 10:15:41     82s] #       ec0cfc7b52b1a6713cde3db6de3b79b3fd783a0043b347befbe19c1cc2f3010d57443be4
[10/30 10:15:41     82s] #       aa7c40e3a6d6fb23bbdd6c5f5edf884b50508473f28d1fee618c7e80e8530ae7e6ee9f08
[10/30 10:15:41     82s] #       29802f13694b6069183d8322a6616acc324516d8c957613c2dc39234d4c72e7a283efbbe
[10/30 10:15:41     82s] #       9b35164dd62037085aef2dbf1c28eaae3fa6798948f9e750a93c22b46b96812414b0f8fd
[10/30 10:15:41     82s] #       8b82bbba72f1cbb5957355e82bef2877574e0b6f43d3669c9cdc25ca525ea97126471dba
[10/30 10:15:41     82s] #       6efa3cf375ba529757ea261753af58bed4f95994c015c6e68da40573f307ce5c0dc7
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #RTESIG:78da8dd23d4fc330100660667ec5c9ed10245a7ce78fd82b122ba00a58ad429cc4226d50
[10/30 10:15:41     82s] #       ec0cfc7b52b1a6713cde3db6de3b79b3fd783a0043b347befbe19c1cc2f3010d57443be4
[10/30 10:15:41     82s] #       aa7c40e3a6d6fb23bbdd6c5f5edf884b50508473f28d1fee618c7e80e8530ae7e6ee9f08
[10/30 10:15:41     82s] #       29802f13694b6069183d8322a6616acc324516d8c957613c2dc39234d4c72e7a283efbbe
[10/30 10:15:41     82s] #       9b35164dd62037085aef2dbf1c28eaae3fa6798948f9e750a93c22b46b96812414b0f8fd
[10/30 10:15:41     82s] #       8b82bbba72f1cbb5957355e82bef2877574e0b6f43d3669c9cdc25ca525ea97126471dba
[10/30 10:15:41     82s] #       6efa3cf375ba529757ea261753af58bed4f95994c015c6e68da40573f307ce5c0dc7
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Using multithreading with 4 threads.
[10/30 10:15:41     82s] #Start routing data preparation on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Minimum voltage of a net in the design = 0.000.
[10/30 10:15:41     82s] #Maximum voltage of a net in the design = 1.950.
[10/30 10:15:41     82s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/30 10:15:41     82s] #Voltage range [1.600 - 1.600] has 3 nets.
[10/30 10:15:41     82s] #Voltage range [1.950 - 1.950] has 1 net.
[10/30 10:15:41     82s] #Voltage range [0.000 - 1.600] has 2020 nets.
[10/30 10:15:41     82s] #Voltage range [0.000 - 1.950] has 4 nets.
[10/30 10:15:41     82s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:15:41     82s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/30 10:15:41     82s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:15:41     82s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/30 10:15:41     82s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/30 10:15:41     82s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/30 10:15:41     82s] #Regenerating Ggrids automatically.
[10/30 10:15:41     82s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/30 10:15:41     82s] #Using automatically generated G-grids.
[10/30 10:15:41     82s] #Done routing data preparation.
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.70 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #Merging special wires using 4 threads...
[10/30 10:15:41     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN GCLK at ( 505.9750 17.6800 ) on li1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Connectivity extraction summary:
[10/30 10:15:41     82s] #6 routed nets are extracted.
[10/30 10:15:41     82s] #    1 (0.05%) extracted nets are partially routed.
[10/30 10:15:41     82s] #16 routed net(s) are imported.
[10/30 10:15:41     82s] #2010 nets are fixed|skipped|trivial (not extracted).
[10/30 10:15:41     82s] #Total number of nets = 2032.
[10/30 10:15:41     82s] ### Total number of dirty nets = 10.
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Finished routing data preparation on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Cpu time = 00:00:00
[10/30 10:15:41     82s] #Elapsed time = 00:00:00
[10/30 10:15:41     82s] #Increased memory = 17.91 (MB)
[10/30 10:15:41     82s] #Total memory = 1349.95 (MB)
[10/30 10:15:41     82s] #Peak memory = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Start global routing on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Number of eco nets is 1
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Start global routing data preparation on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Start routing resource analysis on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Routing resource analysis is done on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #  Resource Analysis:
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/30 10:15:41     82s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/30 10:15:41     82s] #  --------------------------------------------------------------
[10/30 10:15:41     82s] #  li1            V        1301           3        7569    78.87%
[10/30 10:15:41     82s] #  met1           H        1391         374        7569    21.13%
[10/30 10:15:41     82s] #  met2           V         965         339        7569    22.88%
[10/30 10:15:41     82s] #  met3           H         794         162        7569    16.07%
[10/30 10:15:41     82s] #  met4           V         717         152        7569     9.21%
[10/30 10:15:41     82s] #  met5           H          65          98        7569    49.43%
[10/30 10:15:41     82s] #  --------------------------------------------------------------
[10/30 10:15:41     82s] #  Total                   5234      23.65%       45414    32.93%
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #  22 nets (1.08%) with 1 preferred extra spacing.
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Global routing data preparation is done on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.47 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.21 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #start global routing iteration 1...
[10/30 10:15:41     82s] #Initial_route: 0.00009
[10/30 10:15:41     82s] #Reroute: 0.00017
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.53 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #start global routing iteration 2...
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.53 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[10/30 10:15:41     82s] #Total number of nets with skipped attribute = 1989 (skipped).
[10/30 10:15:41     82s] #Total number of routable nets = 22.
[10/30 10:15:41     82s] #Total number of nets in the design = 2032.
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #1 routable net has only global wires.
[10/30 10:15:41     82s] #21 routable nets have only detail routed wires.
[10/30 10:15:41     82s] #1989 skipped nets have only detail routed wires.
[10/30 10:15:41     82s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/30 10:15:41     82s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Routed net constraints summary:
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #      Default                  1               0  
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #        Total                  1               0  
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Routing constraints summary of the whole design:
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #      Default                 22            1989  
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #        Total                 22            1989  
[10/30 10:15:41     82s] #------------------------------------------------
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #                 OverCon          
[10/30 10:15:41     82s] #                  #Gcell    %Gcell
[10/30 10:15:41     82s] #     Layer           (1)   OverCon
[10/30 10:15:41     82s] #  --------------------------------
[10/30 10:15:41     82s] #  li1           0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #  met1          0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #  met2          0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #  met3          0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #  met4          0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #  met5          0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #  --------------------------------
[10/30 10:15:41     82s] #     Total      0(0.00%)   (0.00%)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/30 10:15:41     82s] #  Overflow after GR: 0.00% H + 0.00% V
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Complete Global Routing.
[10/30 10:15:41     82s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:41     82s] #Total wire length = 3102 um.
[10/30 10:15:41     82s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:41     82s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met1 = 216 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met2 = 1519 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met3 = 1340 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met4 = 28 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:41     82s] #Total number of vias = 320
[10/30 10:15:41     82s] #Up-Via Summary (total 320):
[10/30 10:15:41     82s] #           
[10/30 10:15:41     82s] #-----------------------
[10/30 10:15:41     82s] # li1               120
[10/30 10:15:41     82s] # met1              122
[10/30 10:15:41     82s] # met2               76
[10/30 10:15:41     82s] # met3                2
[10/30 10:15:41     82s] #-----------------------
[10/30 10:15:41     82s] #                   320 
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Total number of involved priority nets 1
[10/30 10:15:41     82s] #Maximum src to sink distance for priority net 12.9
[10/30 10:15:41     82s] #Average of max src_to_sink distance for priority net 12.9
[10/30 10:15:41     82s] #Average of ave src_to_sink distance for priority net 12.9
[10/30 10:15:41     82s] #Max overcon = 0 track.
[10/30 10:15:41     82s] #Total overcon = 0.00%.
[10/30 10:15:41     82s] #Worst layer Gcell overcon rate = 0.00%.
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Global routing statistics:
[10/30 10:15:41     82s] #Cpu time = 00:00:00
[10/30 10:15:41     82s] #Elapsed time = 00:00:00
[10/30 10:15:41     82s] #Increased memory = 4.58 (MB)
[10/30 10:15:41     82s] #Total memory = 1354.53 (MB)
[10/30 10:15:41     82s] #Peak memory = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Finished global routing on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.28 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #Start Track Assignment.
[10/30 10:15:41     82s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/30 10:15:41     82s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/30 10:15:41     82s] #Complete Track Assignment.
[10/30 10:15:41     82s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:41     82s] #Total wire length = 3102 um.
[10/30 10:15:41     82s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:41     82s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met1 = 216 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met2 = 1519 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met3 = 1340 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met4 = 28 um.
[10/30 10:15:41     82s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:41     82s] #Total number of vias = 320
[10/30 10:15:41     82s] #Up-Via Summary (total 320):
[10/30 10:15:41     82s] #           
[10/30 10:15:41     82s] #-----------------------
[10/30 10:15:41     82s] # li1               120
[10/30 10:15:41     82s] # met1              122
[10/30 10:15:41     82s] # met2               76
[10/30 10:15:41     82s] # met3                2
[10/30 10:15:41     82s] #-----------------------
[10/30 10:15:41     82s] #                   320 
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.99 (MB), peak = 1476.94 (MB)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/30 10:15:41     82s] #Cpu time = 00:00:00
[10/30 10:15:41     82s] #Elapsed time = 00:00:00
[10/30 10:15:41     82s] #Increased memory = 22.95 (MB)
[10/30 10:15:41     82s] #Total memory = 1354.99 (MB)
[10/30 10:15:41     82s] #Peak memory = 1476.94 (MB)
[10/30 10:15:41     82s] #Using multithreading with 4 threads.
[10/30 10:15:41     82s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:41     82s] #
[10/30 10:15:41     82s] #Start Detail Routing..
[10/30 10:15:41     82s] ### For initial detail routing, marked 16 dont-route nets (design has 10 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[10/30 10:15:41     82s] #start initial detail routing ...
[10/30 10:15:41     83s] # ECO: 7.1% of the total area was rechecked for DRC, and 0.5% required routing.
[10/30 10:15:41     83s] #   number of violations = 0
[10/30 10:15:41     83s] #27584 out of 36889 instances (74.8%) need to be verified(marked ipoed), dirty area = 92.5%.
[10/30 10:15:41     83s] #   number of violations = 0
[10/30 10:15:41     83s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1505.76 (MB), peak = 1508.71 (MB)
[10/30 10:15:41     83s] #Complete Detail Routing.
[10/30 10:15:41     83s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:41     83s] #Total wire length = 3102 um.
[10/30 10:15:41     83s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:41     83s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met1 = 217 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met2 = 1518 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met3 = 1340 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met4 = 28 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:41     83s] #Total number of vias = 320
[10/30 10:15:41     83s] #Up-Via Summary (total 320):
[10/30 10:15:41     83s] #           
[10/30 10:15:41     83s] #-----------------------
[10/30 10:15:41     83s] # li1               120
[10/30 10:15:41     83s] # met1              122
[10/30 10:15:41     83s] # met2               76
[10/30 10:15:41     83s] # met3                2
[10/30 10:15:41     83s] #-----------------------
[10/30 10:15:41     83s] #                   320 
[10/30 10:15:41     83s] #
[10/30 10:15:41     83s] #Total number of DRC violations = 0
[10/30 10:15:41     83s] #Cpu time = 00:00:01
[10/30 10:15:41     83s] #Elapsed time = 00:00:00
[10/30 10:15:41     83s] #Increased memory = 9.73 (MB)
[10/30 10:15:41     83s] #Total memory = 1364.71 (MB)
[10/30 10:15:41     83s] #Peak memory = 1508.71 (MB)
[10/30 10:15:41     83s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:41     83s] #
[10/30 10:15:41     83s] #Start Post Route via swapping..
[10/30 10:15:41     83s] #0.65% of area are rerouted by ECO routing.
[10/30 10:15:41     83s] #   number of violations = 0
[10/30 10:15:41     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.23 (MB), peak = 1508.71 (MB)
[10/30 10:15:41     83s] #CELL_VIEW dot_product,init has 0 DRC violations
[10/30 10:15:41     83s] #Total number of DRC violations = 0
[10/30 10:15:41     83s] #Total number of process antenna violations = 1
[10/30 10:15:41     83s] #No via is swapped.
[10/30 10:15:41     83s] #Post Route via swapping is done.
[10/30 10:15:41     83s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:41     83s] #Total wire length = 3102 um.
[10/30 10:15:41     83s] #Total half perimeter of net bounding box = 2925 um.
[10/30 10:15:41     83s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met1 = 217 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met2 = 1518 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met3 = 1340 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met4 = 28 um.
[10/30 10:15:41     83s] #Total wire length on LAYER met5 = 0 um.
[10/30 10:15:41     83s] #Total number of vias = 320
[10/30 10:15:41     83s] #Up-Via Summary (total 320):
[10/30 10:15:41     83s] #           
[10/30 10:15:41     83s] #-----------------------
[10/30 10:15:41     83s] # li1               120
[10/30 10:15:41     83s] # met1              122
[10/30 10:15:41     83s] # met2               76
[10/30 10:15:41     83s] # met3                2
[10/30 10:15:41     83s] #-----------------------
[10/30 10:15:41     83s] #                   320 
[10/30 10:15:41     83s] #
[10/30 10:15:41     83s] #route_detail Statistics:
[10/30 10:15:41     83s] #Cpu time = 00:00:01
[10/30 10:15:41     83s] #Elapsed time = 00:00:00
[10/30 10:15:41     83s] #Increased memory = 10.24 (MB)
[10/30 10:15:41     83s] #Total memory = 1365.23 (MB)
[10/30 10:15:41     83s] #Peak memory = 1508.71 (MB)
[10/30 10:15:41     83s] #
[10/30 10:15:41     83s] #route_global_detail statistics:
[10/30 10:15:41     83s] #Cpu time = 00:00:01
[10/30 10:15:41     83s] #Elapsed time = 00:00:01
[10/30 10:15:41     83s] #Increased memory = 12.57 (MB)
[10/30 10:15:41     83s] #Total memory = 1327.74 (MB)
[10/30 10:15:41     83s] #Peak memory = 1508.71 (MB)
[10/30 10:15:41     83s] #Number of warnings = 4
[10/30 10:15:41     83s] #Total number of warnings = 75
[10/30 10:15:41     83s] #Number of fails = 0
[10/30 10:15:41     83s] #Total number of fails = 0
[10/30 10:15:41     83s] #Complete route_global_detail on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     83s] #
[10/30 10:15:41     83s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[10/30 10:15:41     83s] 
[10/30 10:15:41     83s] route_global_detail
[10/30 10:15:41     83s] 
[10/30 10:15:41     83s] #set_db route_design_detail_post_route_spread_wire "true"
[10/30 10:15:41     83s] #set_db route_design_detail_post_route_swap_via "multiCut"
[10/30 10:15:41     83s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/30 10:15:41     83s] #set_db route_design_high_freq_search_repair "true"
[10/30 10:15:41     83s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/30 10:15:41     83s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/30 10:15:41     83s] #set_db route_design_antenna_diode_insertion true
[10/30 10:15:41     83s] #set_db route_design_reserve_space_for_multi_cut true
[10/30 10:15:41     83s] #set_db route_design_with_si_driven true
[10/30 10:15:41     83s] #set_db route_design_with_timing_driven true
[10/30 10:15:41     83s] #Start route_global_detail on Mon Oct 30 10:15:41 2023
[10/30 10:15:41     83s] #
[10/30 10:15:41     83s] #Generating timing data, please wait...
[10/30 10:15:41     83s] #2020 total nets, 22 already routed, 22 will ignore in trialRoute
[10/30 10:15:41     83s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/30 10:15:41     83s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:41     83s] #Dump tif for version 2.1
[10/30 10:15:41     84s] End AAE Lib Interpolated Model. (MEM=1807.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:41     84s] Total number of fetched objects 2025
[10/30 10:15:41     84s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:41     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:41     84s] End delay calculation. (MEM=1998.17 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:42     84s] 
[10/30 10:15:42     84s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/30 10:15:42     84s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.04 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     84s] #Done generating timing data.
[10/30 10:15:42     84s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/30 10:15:42     84s] ### Net info: total nets: 2032
[10/30 10:15:42     84s] ### Net info: dirty nets: 0
[10/30 10:15:42     84s] ### Net info: marked as disconnected nets: 0
[10/30 10:15:42     84s] ### Net info: fully routed nets: 22
[10/30 10:15:42     84s] ### Net info: trivial (single pin) nets: 0
[10/30 10:15:42     84s] ### Net info: unrouted nets: 2010
[10/30 10:15:42     84s] ### Net info: re-extraction nets: 0
[10/30 10:15:42     84s] ### Net info: ignored nets: 0
[10/30 10:15:42     84s] ### Net info: skip routing nets: 0
[10/30 10:15:42     84s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/30 10:15:42     84s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/30 10:15:42     84s] #Start reading timing information from file .timing_file_852501.tif.gz ...
[10/30 10:15:42     84s] #Read in timing information for 110 ports, 1652 instances from timing file .timing_file_852501.tif.gz.
[10/30 10:15:42     84s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/30 10:15:42     84s] #RTESIG:78da8d92314fc330108599f91527b7439068f039b6e3ac45ac802ae86a15e22456dd06c5
[10/30 10:15:42     84s] #       cec0bfc7c09ac4f1f8eef3e9bda7db6c8f4f0720a872a4bb2f4a9946783ea0a282b11d52
[10/30 10:15:42     84s] #       513ea0d271f4be27b79bedcbeb1ba202cce9df83ac71fd29dcc3e8cd00de8460afeddd3f
[10/30 10:15:42     84s] #       57f0022260afc1b466984478550209c36808643e0c713083292097d105fb38866554b02a
[10/30 10:15:42     84s] #       a2a6b6e365192c9984e6e4bc81eca3efdd24835421489957c9ac8842a4d731acd6c44556
[10/30 10:15:42     84s] #       0820fefc8d05d54dadfda7ee6aad6bdbd746b3d45f1e2bed6cdb25381eb95f2b4b7eb9c4
[10/30 10:15:42     84s] #       091f8d752edec8b4ce66743ea3ab944dc9d2bd72b9224bb9ae175154c95d82b305e6e607
[10/30 10:15:42     84s] #       d9cd0659
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #RTESIG:78da8d92314fc330108599f91527b7439068f039b6e3ac45ac802ae86a15e22456dd06c5
[10/30 10:15:42     84s] #       cec0bfc7c09ac4f1f8eef3e9bda7db6c8f4f0720a872a4bb2f4a9946783ea0a282b11d52
[10/30 10:15:42     84s] #       513ea0d271f4be27b79bedcbeb1ba202cce9df83ac71fd29dcc3e8cd00de8460afeddd3f
[10/30 10:15:42     84s] #       57f0022260afc1b466984478550209c36808643e0c713083292097d105fb38866554b02a
[10/30 10:15:42     84s] #       a2a6b6e365192c9984e6e4bc81eca3efdd24835421489957c9ac8842a4d731acd6c44556
[10/30 10:15:42     84s] #       0820fefc8d05d54dadfda7ee6aad6bdbd746b3d45f1e2bed6cdb25381eb95f2b4b7eb9c4
[10/30 10:15:42     84s] #       091f8d752edec8b4ce66743ea3ab944dc9d2bd72b9224bb9ae175154c95d82b305e6e607
[10/30 10:15:42     84s] #       d9cd0659
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Using multithreading with 4 threads.
[10/30 10:15:42     84s] #Start routing data preparation on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Minimum voltage of a net in the design = 0.000.
[10/30 10:15:42     84s] #Maximum voltage of a net in the design = 1.950.
[10/30 10:15:42     84s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/30 10:15:42     84s] #Voltage range [1.600 - 1.600] has 3 nets.
[10/30 10:15:42     84s] #Voltage range [1.950 - 1.950] has 1 net.
[10/30 10:15:42     84s] #Voltage range [0.000 - 1.600] has 2020 nets.
[10/30 10:15:42     84s] #Voltage range [0.000 - 1.950] has 4 nets.
[10/30 10:15:42     84s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:15:42     84s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/30 10:15:42     84s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:15:42     84s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/30 10:15:42     84s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/30 10:15:42     84s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/30 10:15:42     84s] #Regenerating Ggrids automatically.
[10/30 10:15:42     84s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/30 10:15:42     84s] #Using automatically generated G-grids.
[10/30 10:15:42     84s] #Done routing data preparation.
[10/30 10:15:42     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.71 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     84s] #Merging special wires using 4 threads...
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Connectivity extraction summary:
[10/30 10:15:42     84s] #22 routed net(s) are imported.
[10/30 10:15:42     84s] #1989 (97.88%) nets are without wires.
[10/30 10:15:42     84s] #21 nets are fixed|skipped|trivial (not extracted).
[10/30 10:15:42     84s] #Total number of nets = 2032.
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Finished routing data preparation on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Cpu time = 00:00:00
[10/30 10:15:42     84s] #Elapsed time = 00:00:00
[10/30 10:15:42     84s] #Increased memory = 17.24 (MB)
[10/30 10:15:42     84s] #Total memory = 1311.71 (MB)
[10/30 10:15:42     84s] #Peak memory = 1508.71 (MB)
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Start global routing on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Number of eco nets is 0
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Start global routing data preparation on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Start routing resource analysis on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Routing resource analysis is done on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #  Resource Analysis:
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/30 10:15:42     84s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/30 10:15:42     84s] #  --------------------------------------------------------------
[10/30 10:15:42     84s] #  li1            V        1301           3        7569    78.87%
[10/30 10:15:42     84s] #  met1           H        1391         374        7569    21.13%
[10/30 10:15:42     84s] #  met2           V         965         339        7569    22.88%
[10/30 10:15:42     84s] #  met3           H         794         162        7569    16.07%
[10/30 10:15:42     84s] #  met4           V         717         152        7569     9.21%
[10/30 10:15:42     84s] #  met5           H          65          98        7569    49.43%
[10/30 10:15:42     84s] #  --------------------------------------------------------------
[10/30 10:15:42     84s] #  Total                   5234      23.65%       45414    32.93%
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #  22 nets (1.08%) with 1 preferred extra spacing.
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #Global routing data preparation is done on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.23 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.00 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #start global routing iteration 1...
[10/30 10:15:42     84s] #Initial_route: 0.07618
[10/30 10:15:42     84s] #Reroute: 0.15767
[10/30 10:15:42     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1322.24 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     84s] #
[10/30 10:15:42     84s] #start global routing iteration 2...
[10/30 10:15:42     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.01 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[10/30 10:15:42     85s] #Total number of routable nets = 2011.
[10/30 10:15:42     85s] #Total number of nets in the design = 2032.
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #1989 routable nets have only global wires.
[10/30 10:15:42     85s] #22 routable nets have only detail routed wires.
[10/30 10:15:42     85s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #Routed nets constraints summary:
[10/30 10:15:42     85s] #-----------------------------
[10/30 10:15:42     85s] #        Rules   Unconstrained  
[10/30 10:15:42     85s] #-----------------------------
[10/30 10:15:42     85s] #      Default            1989  
[10/30 10:15:42     85s] #-----------------------------
[10/30 10:15:42     85s] #        Total            1989  
[10/30 10:15:42     85s] #-----------------------------
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #Routing constraints summary of the whole design:
[10/30 10:15:42     85s] #------------------------------------------------
[10/30 10:15:42     85s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:15:42     85s] #------------------------------------------------
[10/30 10:15:42     85s] #      Default                 22            1989  
[10/30 10:15:42     85s] #------------------------------------------------
[10/30 10:15:42     85s] #        Total                 22            1989  
[10/30 10:15:42     85s] #------------------------------------------------
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #                 OverCon          
[10/30 10:15:42     85s] #                  #Gcell    %Gcell
[10/30 10:15:42     85s] #     Layer           (1)   OverCon
[10/30 10:15:42     85s] #  --------------------------------
[10/30 10:15:42     85s] #  li1           0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #  met1          0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #  met2          0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #  met3          0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #  met4          0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #  met5          0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #  --------------------------------
[10/30 10:15:42     85s] #     Total      0(0.00%)   (0.00%)
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/30 10:15:42     85s] #  Overflow after GR: 0.00% H + 0.00% V
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:42     85s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:42     85s] #Hotspot report including placement blocked areas
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] [hotspot] |   li1(V)   |       2434.00 |       2434.00 |
[10/30 10:15:42     85s] [hotspot] |   met1(H)   |          0.00 |          0.00 |
[10/30 10:15:42     85s] [hotspot] |   met2(V)   |          0.00 |          0.00 |
[10/30 10:15:42     85s] [hotspot] |   met3(H)   |        102.00 |        242.00 |
[10/30 10:15:42     85s] [hotspot] |   met4(V)   |          0.00 |          0.00 |
[10/30 10:15:42     85s] [hotspot] |   met5(H)   |          0.00 |          0.00 |
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] [hotspot] |   worst    |(li1)  2434.00 |(li1)  2434.00 |
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] [hotspot] max/total 24.00/57.00, big hotspot (>10) total 24.00
[10/30 10:15:42     85s] [hotspot] | all layers |         24.00 |         57.00 |
[10/30 10:15:42     85s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:42     85s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 24.00/57.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:42     85s] Top 5 hotspots total area: 51.00
[10/30 10:15:42     85s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] [hotspot] |  1  |    54.20   282.63   315.32   293.51 |       24.00   |
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] [hotspot] |  2  |   217.41   173.84   315.32   184.72 |        9.00   |
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] [hotspot] |  3  |   119.48    75.92   184.77    86.80 |        6.00   |
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] [hotspot] |  4  |   119.48   173.84   184.77   184.72 |        6.00   |
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] [hotspot] |  5  |   119.48   217.36   184.77   228.24 |        6.00   |
[10/30 10:15:42     85s] [hotspot] +-----+-------------------------------------+---------------+
[10/30 10:15:42     85s] #Complete Global Routing.
[10/30 10:15:42     85s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:42     85s] #Total wire length = 87123 um.
[10/30 10:15:42     85s] #Total half perimeter of net bounding box = 84830 um.
[10/30 10:15:42     85s] #Total wire length on LAYER li1 = 0 um.
[10/30 10:15:42     85s] #Total wire length on LAYER met1 = 24646 um.
[10/30 10:15:42     85s] #Total wire length on LAYER met2 = 33550 um.
[10/30 10:15:42     85s] #Total wire length on LAYER met3 = 19765 um.
[10/30 10:15:42     85s] #Total wire length on LAYER met4 = 8322 um.
[10/30 10:15:42     85s] #Total wire length on LAYER met5 = 840 um.
[10/30 10:15:42     85s] #Total number of vias = 10359
[10/30 10:15:42     85s] #Up-Via Summary (total 10359):
[10/30 10:15:42     85s] #           
[10/30 10:15:42     85s] #-----------------------
[10/30 10:15:42     85s] # li1              5303
[10/30 10:15:42     85s] # met1             3939
[10/30 10:15:42     85s] # met2              785
[10/30 10:15:42     85s] # met3              284
[10/30 10:15:42     85s] # met4               48
[10/30 10:15:42     85s] #-----------------------
[10/30 10:15:42     85s] #                 10359 
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #Max overcon = 0 track.
[10/30 10:15:42     85s] #Total overcon = 0.00%.
[10/30 10:15:42     85s] #Worst layer Gcell overcon rate = 0.00%.
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #Global routing statistics:
[10/30 10:15:42     85s] #Cpu time = 00:00:01
[10/30 10:15:42     85s] #Elapsed time = 00:00:00
[10/30 10:15:42     85s] #Increased memory = 14.51 (MB)
[10/30 10:15:42     85s] #Total memory = 1326.23 (MB)
[10/30 10:15:42     85s] #Peak memory = 1508.71 (MB)
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #Finished global routing on Mon Oct 30 10:15:42 2023
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #
[10/30 10:15:42     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.21 (MB), peak = 1508.71 (MB)
[10/30 10:15:42     85s] #Start Track Assignment.
[10/30 10:15:43     85s] #Done with 2738 horizontal wires in 1 hboxes and 2652 vertical wires in 1 hboxes.
[10/30 10:15:43     85s] #Done with 716 horizontal wires in 1 hboxes and 423 vertical wires in 1 hboxes.
[10/30 10:15:43     85s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/30 10:15:43     85s] #
[10/30 10:15:43     85s] #Track assignment summary:
[10/30 10:15:43     85s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/30 10:15:43     85s] #------------------------------------------------------------------------
[10/30 10:15:43     85s] # li1            0.00 	  0.00%  	  0.00% 	  0.00%
[10/30 10:15:43     85s] # met1       24118.50 	  0.09%  	  0.00% 	  0.00%
[10/30 10:15:43     85s] # met2       31744.94 	  0.10%  	  0.00% 	  0.00%
[10/30 10:15:43     85s] # met3       18444.34 	  0.66%  	  0.00% 	  0.09%
[10/30 10:15:43     85s] # met4        8266.37 	  0.01%  	  0.00% 	  0.00%
[10/30 10:15:43     85s] # met5         875.85 	  0.00%  	  0.00% 	  0.00%
[10/30 10:15:43     85s] #------------------------------------------------------------------------
[10/30 10:15:43     85s] # All       83449.99  	  0.21% 	  0.00% 	  0.00%
[10/30 10:15:43     85s] #Complete Track Assignment.
[10/30 10:15:43     85s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:43     85s] #Total wire length = 91442 um.
[10/30 10:15:43     85s] #Total half perimeter of net bounding box = 84830 um.
[10/30 10:15:43     85s] #Total wire length on LAYER li1 = 2840 um.
[10/30 10:15:43     85s] #Total wire length on LAYER met1 = 25912 um.
[10/30 10:15:43     85s] #Total wire length on LAYER met2 = 33532 um.
[10/30 10:15:43     85s] #Total wire length on LAYER met3 = 19991 um.
[10/30 10:15:43     85s] #Total wire length on LAYER met4 = 8314 um.
[10/30 10:15:43     85s] #Total wire length on LAYER met5 = 853 um.
[10/30 10:15:43     85s] #Total number of vias = 10359
[10/30 10:15:43     85s] #Up-Via Summary (total 10359):
[10/30 10:15:43     85s] #           
[10/30 10:15:43     85s] #-----------------------
[10/30 10:15:43     85s] # li1              5303
[10/30 10:15:43     85s] # met1             3939
[10/30 10:15:43     85s] # met2              785
[10/30 10:15:43     85s] # met3              284
[10/30 10:15:43     85s] # met4               48
[10/30 10:15:43     85s] #-----------------------
[10/30 10:15:43     85s] #                 10359 
[10/30 10:15:43     85s] #
[10/30 10:15:43     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.62 (MB), peak = 1508.71 (MB)
[10/30 10:15:43     85s] #
[10/30 10:15:43     85s] #number of short segments in preferred routing layers
[10/30 10:15:43     85s] #	
[10/30 10:15:43     85s] #	
[10/30 10:15:43     85s] #
[10/30 10:15:43     85s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/30 10:15:43     85s] #Cpu time = 00:00:01
[10/30 10:15:43     85s] #Elapsed time = 00:00:01
[10/30 10:15:43     85s] #Increased memory = 55.15 (MB)
[10/30 10:15:43     85s] #Total memory = 1349.62 (MB)
[10/30 10:15:43     85s] #Peak memory = 1508.71 (MB)
[10/30 10:15:43     85s] #Using multithreading with 4 threads.
[10/30 10:15:43     85s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:43     85s] #
[10/30 10:15:43     85s] #Start Detail Routing..
[10/30 10:15:43     85s] ### For initial detail routing, marked 22 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[10/30 10:15:43     85s] #start initial detail routing ...
[10/30 10:15:45     92s] #   number of violations = 17
[10/30 10:15:45     92s] #
[10/30 10:15:45     92s] #    By Layer and Type :
[10/30 10:15:45     92s] #	         MetSpc    Short   Totals
[10/30 10:15:45     92s] #	li1           0        0        0
[10/30 10:15:45     92s] #	met1          3        4        7
[10/30 10:15:45     92s] #	met2          5        0        5
[10/30 10:15:45     92s] #	met3          0        0        0
[10/30 10:15:45     92s] #	met4          2        3        5
[10/30 10:15:45     92s] #	Totals       10        7       17
[10/30 10:15:45     92s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 1607.95 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     92s] #start 1st optimization iteration ...
[10/30 10:15:45     93s] #   number of violations = 15
[10/30 10:15:45     93s] #
[10/30 10:15:45     93s] #    By Layer and Type :
[10/30 10:15:45     93s] #	         MetSpc    Short   Totals
[10/30 10:15:45     93s] #	li1           0        0        0
[10/30 10:15:45     93s] #	met1          3        2        5
[10/30 10:15:45     93s] #	met2          3        2        5
[10/30 10:15:45     93s] #	met3          1        0        1
[10/30 10:15:45     93s] #	met4          3        1        4
[10/30 10:15:45     93s] #	Totals       10        5       15
[10/30 10:15:45     93s] #    number of process antenna violations = 81
[10/30 10:15:45     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.05 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     93s] #start 2nd optimization iteration ...
[10/30 10:15:45     93s] #   number of violations = 12
[10/30 10:15:45     93s] #
[10/30 10:15:45     93s] #    By Layer and Type :
[10/30 10:15:45     93s] #	         MetSpc    Short   Totals
[10/30 10:15:45     93s] #	li1           0        0        0
[10/30 10:15:45     93s] #	met1          1        2        3
[10/30 10:15:45     93s] #	met2          4        1        5
[10/30 10:15:45     93s] #	met3          0        0        0
[10/30 10:15:45     93s] #	met4          3        1        4
[10/30 10:15:45     93s] #	Totals        8        4       12
[10/30 10:15:45     93s] #    number of process antenna violations = 81
[10/30 10:15:45     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.05 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     93s] #start 3rd optimization iteration ...
[10/30 10:15:45     93s] #   number of violations = 6
[10/30 10:15:45     93s] #
[10/30 10:15:45     93s] #    By Layer and Type :
[10/30 10:15:45     93s] #	         MetSpc    Short   Totals
[10/30 10:15:45     93s] #	li1           0        0        0
[10/30 10:15:45     93s] #	met1          0        0        0
[10/30 10:15:45     93s] #	met2          1        0        1
[10/30 10:15:45     93s] #	met3          1        0        1
[10/30 10:15:45     93s] #	met4          3        1        4
[10/30 10:15:45     93s] #	Totals        5        1        6
[10/30 10:15:45     93s] #    number of process antenna violations = 81
[10/30 10:15:45     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.15 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     93s] #start 4th optimization iteration ...
[10/30 10:15:45     93s] #   number of violations = 7
[10/30 10:15:45     93s] #
[10/30 10:15:45     93s] #    By Layer and Type :
[10/30 10:15:45     93s] #	         MetSpc    Short   Totals
[10/30 10:15:45     93s] #	li1           0        0        0
[10/30 10:15:45     93s] #	met1          0        0        0
[10/30 10:15:45     93s] #	met2          1        0        1
[10/30 10:15:45     93s] #	met3          2        0        2
[10/30 10:15:45     93s] #	met4          3        1        4
[10/30 10:15:45     93s] #	Totals        6        1        7
[10/30 10:15:45     93s] #    number of process antenna violations = 81
[10/30 10:15:45     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.41 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     93s] #start 5th optimization iteration ...
[10/30 10:15:45     93s] #   number of violations = 5
[10/30 10:15:45     93s] #
[10/30 10:15:45     93s] #    By Layer and Type :
[10/30 10:15:45     93s] #	         MetSpc    Short   Totals
[10/30 10:15:45     93s] #	li1           0        0        0
[10/30 10:15:45     93s] #	met1          0        0        0
[10/30 10:15:45     93s] #	met2          1        0        1
[10/30 10:15:45     93s] #	met3          0        0        0
[10/30 10:15:45     93s] #	met4          3        1        4
[10/30 10:15:45     93s] #	Totals        4        1        5
[10/30 10:15:45     93s] #    number of process antenna violations = 81
[10/30 10:15:45     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.01 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     93s] #start 6th optimization iteration ...
[10/30 10:15:45     94s] #   number of violations = 6
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #    By Layer and Type :
[10/30 10:15:45     94s] #	         MetSpc    Short   Totals
[10/30 10:15:45     94s] #	li1           0        0        0
[10/30 10:15:45     94s] #	met1          0        0        0
[10/30 10:15:45     94s] #	met2          1        0        1
[10/30 10:15:45     94s] #	met3          1        0        1
[10/30 10:15:45     94s] #	met4          3        1        4
[10/30 10:15:45     94s] #	Totals        5        1        6
[10/30 10:15:45     94s] #    number of process antenna violations = 81
[10/30 10:15:45     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.25 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     94s] #start 7th optimization iteration ...
[10/30 10:15:45     94s] #   number of violations = 5
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #    By Layer and Type :
[10/30 10:15:45     94s] #	         MetSpc   Totals
[10/30 10:15:45     94s] #	li1           0        0
[10/30 10:15:45     94s] #	met1          0        0
[10/30 10:15:45     94s] #	met2          1        1
[10/30 10:15:45     94s] #	met3          0        0
[10/30 10:15:45     94s] #	met4          4        4
[10/30 10:15:45     94s] #	Totals        5        5
[10/30 10:15:45     94s] #    number of process antenna violations = 81
[10/30 10:15:45     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.25 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     94s] #start 8th optimization iteration ...
[10/30 10:15:45     94s] #   number of violations = 7
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #    By Layer and Type :
[10/30 10:15:45     94s] #	         MetSpc    Short   Totals
[10/30 10:15:45     94s] #	li1           0        0        0
[10/30 10:15:45     94s] #	met1          0        0        0
[10/30 10:15:45     94s] #	met2          1        0        1
[10/30 10:15:45     94s] #	met3          1        1        2
[10/30 10:15:45     94s] #	met4          4        0        4
[10/30 10:15:45     94s] #	Totals        6        1        7
[10/30 10:15:45     94s] #    number of process antenna violations = 81
[10/30 10:15:45     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.25 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     94s] #start 9th optimization iteration ...
[10/30 10:15:45     94s] #   number of violations = 5
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #    By Layer and Type :
[10/30 10:15:45     94s] #	         MetSpc   Totals
[10/30 10:15:45     94s] #	li1           0        0
[10/30 10:15:45     94s] #	met1          0        0
[10/30 10:15:45     94s] #	met2          1        1
[10/30 10:15:45     94s] #	met3          0        0
[10/30 10:15:45     94s] #	met4          4        4
[10/30 10:15:45     94s] #	Totals        5        5
[10/30 10:15:45     94s] #    number of process antenna violations = 81
[10/30 10:15:45     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.25 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     94s] #start 10th optimization iteration ...
[10/30 10:15:45     94s] #   number of violations = 5
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #    By Layer and Type :
[10/30 10:15:45     94s] #	         MetSpc   Totals
[10/30 10:15:45     94s] #	li1           0        0
[10/30 10:15:45     94s] #	met1          0        0
[10/30 10:15:45     94s] #	met2          1        1
[10/30 10:15:45     94s] #	met3          0        0
[10/30 10:15:45     94s] #	met4          4        4
[10/30 10:15:45     94s] #	Totals        5        5
[10/30 10:15:45     94s] #    number of process antenna violations = 81
[10/30 10:15:45     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.25 (MB), peak = 1610.53 (MB)
[10/30 10:15:45     94s] #Complete Detail Routing.
[10/30 10:15:45     94s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:45     94s] #Total wire length = 91445 um.
[10/30 10:15:45     94s] #Total half perimeter of net bounding box = 84830 um.
[10/30 10:15:45     94s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:45     94s] #Total wire length on LAYER met1 = 29452 um.
[10/30 10:15:45     94s] #Total wire length on LAYER met2 = 34733 um.
[10/30 10:15:45     94s] #Total wire length on LAYER met3 = 17513 um.
[10/30 10:15:45     94s] #Total wire length on LAYER met4 = 8628 um.
[10/30 10:15:45     94s] #Total wire length on LAYER met5 = 966 um.
[10/30 10:15:45     94s] #Total number of vias = 12782
[10/30 10:15:45     94s] #Up-Via Summary (total 12782):
[10/30 10:15:45     94s] #           
[10/30 10:15:45     94s] #-----------------------
[10/30 10:15:45     94s] # li1              5492
[10/30 10:15:45     94s] # met1             6201
[10/30 10:15:45     94s] # met2              746
[10/30 10:15:45     94s] # met3              315
[10/30 10:15:45     94s] # met4               28
[10/30 10:15:45     94s] #-----------------------
[10/30 10:15:45     94s] #                 12782 
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #Total number of DRC violations = 5
[10/30 10:15:45     94s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:45     94s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:45     94s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:45     94s] #Total number of violations on LAYER met3 = 0
[10/30 10:15:45     94s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:45     94s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:45     94s] #Cpu time = 00:00:09
[10/30 10:15:45     94s] #Elapsed time = 00:00:03
[10/30 10:15:45     94s] #Increased memory = -11.44 (MB)
[10/30 10:15:45     94s] #Total memory = 1338.19 (MB)
[10/30 10:15:45     94s] #Peak memory = 1610.53 (MB)
[10/30 10:15:45     94s] #
[10/30 10:15:45     94s] #Start Post Routing Optimization.
[10/30 10:15:45     94s] #start 1st post routing optimization iteration ...
[10/30 10:15:46     96s] #    number of DRC violations = 5
[10/30 10:15:46     96s] #
[10/30 10:15:46     96s] #    By Layer and Type :
[10/30 10:15:46     96s] #	         MetSpc   Totals
[10/30 10:15:46     96s] #	li1           0        0
[10/30 10:15:46     96s] #	met1          0        0
[10/30 10:15:46     96s] #	met2          1        1
[10/30 10:15:46     96s] #	met3          0        0
[10/30 10:15:46     96s] #	met4          4        4
[10/30 10:15:46     96s] #	Totals        5        5
[10/30 10:15:46     96s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1334.48 (MB), peak = 1610.53 (MB)
[10/30 10:15:46     96s] #start 2nd post routing optimization iteration ...
[10/30 10:15:47     98s] #    number of DRC violations = 5
[10/30 10:15:47     98s] #
[10/30 10:15:47     98s] #    By Layer and Type :
[10/30 10:15:47     98s] #	         MetSpc   Totals
[10/30 10:15:47     98s] #	li1           0        0
[10/30 10:15:47     98s] #	met1          0        0
[10/30 10:15:47     98s] #	met2          1        1
[10/30 10:15:47     98s] #	met3          0        0
[10/30 10:15:47     98s] #	met4          4        4
[10/30 10:15:47     98s] #	Totals        5        5
[10/30 10:15:47     98s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1337.92 (MB), peak = 1610.53 (MB)
[10/30 10:15:47     98s] #Complete Post Routing Optimization.
[10/30 10:15:47     98s] #Cpu time = 00:00:04
[10/30 10:15:47     98s] #Elapsed time = 00:00:02
[10/30 10:15:47     98s] #Increased memory = -0.27 (MB)
[10/30 10:15:47     98s] #Total memory = 1337.92 (MB)
[10/30 10:15:47     98s] #Peak memory = 1610.53 (MB)
[10/30 10:15:47     98s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:47     98s] #Total wire length = 91445 um.
[10/30 10:15:47     98s] #Total half perimeter of net bounding box = 84830 um.
[10/30 10:15:47     98s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:47     98s] #Total wire length on LAYER met1 = 29452 um.
[10/30 10:15:47     98s] #Total wire length on LAYER met2 = 34733 um.
[10/30 10:15:47     98s] #Total wire length on LAYER met3 = 17513 um.
[10/30 10:15:47     98s] #Total wire length on LAYER met4 = 8628 um.
[10/30 10:15:47     98s] #Total wire length on LAYER met5 = 966 um.
[10/30 10:15:47     98s] #Total number of vias = 12782
[10/30 10:15:47     98s] #Up-Via Summary (total 12782):
[10/30 10:15:47     98s] #           
[10/30 10:15:47     98s] #-----------------------
[10/30 10:15:47     98s] # li1              5492
[10/30 10:15:47     98s] # met1             6201
[10/30 10:15:47     98s] # met2              746
[10/30 10:15:47     98s] # met3              315
[10/30 10:15:47     98s] # met4               28
[10/30 10:15:47     98s] #-----------------------
[10/30 10:15:47     98s] #                 12782 
[10/30 10:15:47     98s] #
[10/30 10:15:47     98s] #Total number of DRC violations = 5
[10/30 10:15:47     98s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:47     98s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:47     98s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:47     98s] #Total number of violations on LAYER met3 = 0
[10/30 10:15:47     98s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:47     98s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:47     98s] #
[10/30 10:15:47     98s] #start routing for process antenna violation fix ...
[10/30 10:15:47     98s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] #    By Layer and Type :
[10/30 10:15:48     98s] #	         MetSpc   Totals
[10/30 10:15:48     98s] #	li1           0        0
[10/30 10:15:48     98s] #	met1          0        0
[10/30 10:15:48     98s] #	met2          1        1
[10/30 10:15:48     98s] #	met3          0        0
[10/30 10:15:48     98s] #	met4          4        4
[10/30 10:15:48     98s] #	Totals        5        5
[10/30 10:15:48     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.09 (MB), peak = 1610.53 (MB)
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:48     98s] #Total wire length = 91464 um.
[10/30 10:15:48     98s] #Total half perimeter of net bounding box = 84830 um.
[10/30 10:15:48     98s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:48     98s] #Total wire length on LAYER met1 = 29449 um.
[10/30 10:15:48     98s] #Total wire length on LAYER met2 = 34737 um.
[10/30 10:15:48     98s] #Total wire length on LAYER met3 = 17489 um.
[10/30 10:15:48     98s] #Total wire length on LAYER met4 = 8663 um.
[10/30 10:15:48     98s] #Total wire length on LAYER met5 = 972 um.
[10/30 10:15:48     98s] #Total number of vias = 12888
[10/30 10:15:48     98s] #Up-Via Summary (total 12888):
[10/30 10:15:48     98s] #           
[10/30 10:15:48     98s] #-----------------------
[10/30 10:15:48     98s] # li1              5492
[10/30 10:15:48     98s] # met1             6217
[10/30 10:15:48     98s] # met2              746
[10/30 10:15:48     98s] # met3              399
[10/30 10:15:48     98s] # met4               34
[10/30 10:15:48     98s] #-----------------------
[10/30 10:15:48     98s] #                 12888 
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] #Total number of DRC violations = 5
[10/30 10:15:48     98s] #Total number of net violated process antenna rule = 4
[10/30 10:15:48     98s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:48     98s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:48     98s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:48     98s] #Total number of violations on LAYER met3 = 0
[10/30 10:15:48     98s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:48     98s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] # start diode insertion for process antenna violation fix ...
[10/30 10:15:48     98s] # output diode eco list to '.nano_eco_diode.list'.
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.2M
[10/30 10:15:48     98s] #spOpts: N=130 cut2cut 
[10/30 10:15:48     98s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1816.2M
[10/30 10:15:48     98s] Core basic site is unithd
[10/30 10:15:48     98s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1816.2M
[10/30 10:15:48     98s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:48     98s] SiteArray: use 1,147,520 bytes
[10/30 10:15:48     98s] SiteArray: current memory after site array memory allocatiion 1816.2M
[10/30 10:15:48     98s] SiteArray: FP blocked sites are writable
[10/30 10:15:48     98s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1816.2M
[10/30 10:15:48     98s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:48     98s] Mark StBox On SiteArr starts
[10/30 10:15:48     98s] Mark StBox On SiteArr ends
[10/30 10:15:48     98s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.005, REAL:0.003, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.006, REAL:0.003, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.030, REAL:0.031, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.042, REAL:0.043, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.042, REAL:0.043, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1816.2MB).
[10/30 10:15:48     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.058, MEM:1816.2M
[10/30 10:15:48     98s] # ** Added 4 diode instances.
[10/30 10:15:48     98s] # Distance statistics from ideal location:
[10/30 10:15:48     98s] #     Max (X+Y): 16.157 microns
[10/30 10:15:48     98s] #    Mean (X+Y): 1.559 microns
[10/30 10:15:48     98s] #
[10/30 10:15:48     98s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.035, REAL:0.018, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.035, REAL:0.018, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.058, REAL:0.043, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.069, REAL:0.055, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.055, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.068, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.002, REAL:0.002, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.002, REAL:0.002, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.002, REAL:0.002, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1816.2M
[10/30 10:15:48     99s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1816.2M
[10/30 10:15:48     99s] # 4 diode(s) added
[10/30 10:15:48     99s] # 4 old filler cell(s) deleted
[10/30 10:15:48     99s] # 0 new filler cell(s) added
[10/30 10:15:48     99s] #
[10/30 10:15:48    100s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1370.30 (MB), peak = 1610.53 (MB)
[10/30 10:15:48    100s] #
[10/30 10:15:48    100s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:48    100s] #Total wire length = 91496 um.
[10/30 10:15:48    100s] #Total half perimeter of net bounding box = 84860 um.
[10/30 10:15:48    100s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:48    100s] #Total wire length on LAYER met1 = 29452 um.
[10/30 10:15:48    100s] #Total wire length on LAYER met2 = 34758 um.
[10/30 10:15:48    100s] #Total wire length on LAYER met3 = 17491 um.
[10/30 10:15:48    100s] #Total wire length on LAYER met4 = 8661 um.
[10/30 10:15:48    100s] #Total wire length on LAYER met5 = 980 um.
[10/30 10:15:48    100s] #Total number of vias = 12897
[10/30 10:15:48    100s] #Up-Via Summary (total 12897):
[10/30 10:15:48    100s] #           
[10/30 10:15:48    100s] #-----------------------
[10/30 10:15:48    100s] # li1              5496
[10/30 10:15:48    100s] # met1             6220
[10/30 10:15:48    100s] # met2              748
[10/30 10:15:48    100s] # met3              399
[10/30 10:15:48    100s] # met4               34
[10/30 10:15:48    100s] #-----------------------
[10/30 10:15:48    100s] #                 12897 
[10/30 10:15:48    100s] #
[10/30 10:15:48    100s] #Total number of DRC violations = 6
[10/30 10:15:48    100s] #Total number of net violated process antenna rule = 1
[10/30 10:15:48    100s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:48    100s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:48    100s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:48    100s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:48    100s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:48    100s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:48    100s] #
[10/30 10:15:48    100s] #
[10/30 10:15:48    100s] #start delete and reroute for process antenna violation fix ...
[10/30 10:15:49    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.38 (MB), peak = 1610.53 (MB)
[10/30 10:15:49    101s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:49    101s] #Total wire length = 91496 um.
[10/30 10:15:49    101s] #Total half perimeter of net bounding box = 84860 um.
[10/30 10:15:49    101s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met1 = 29452 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met2 = 34758 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met3 = 17491 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met4 = 8661 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met5 = 980 um.
[10/30 10:15:49    101s] #Total number of vias = 12897
[10/30 10:15:49    101s] #Up-Via Summary (total 12897):
[10/30 10:15:49    101s] #           
[10/30 10:15:49    101s] #-----------------------
[10/30 10:15:49    101s] # li1              5496
[10/30 10:15:49    101s] # met1             6220
[10/30 10:15:49    101s] # met2              748
[10/30 10:15:49    101s] # met3              399
[10/30 10:15:49    101s] # met4               34
[10/30 10:15:49    101s] #-----------------------
[10/30 10:15:49    101s] #                 12897 
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #Total number of DRC violations = 6
[10/30 10:15:49    101s] #Total number of net violated process antenna rule = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:49    101s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:49    101s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:49    101s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:49    101s] #Total wire length = 91496 um.
[10/30 10:15:49    101s] #Total half perimeter of net bounding box = 84860 um.
[10/30 10:15:49    101s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met1 = 29452 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met2 = 34758 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met3 = 17491 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met4 = 8661 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met5 = 980 um.
[10/30 10:15:49    101s] #Total number of vias = 12897
[10/30 10:15:49    101s] #Up-Via Summary (total 12897):
[10/30 10:15:49    101s] #           
[10/30 10:15:49    101s] #-----------------------
[10/30 10:15:49    101s] # li1              5496
[10/30 10:15:49    101s] # met1             6220
[10/30 10:15:49    101s] # met2              748
[10/30 10:15:49    101s] # met3              399
[10/30 10:15:49    101s] # met4               34
[10/30 10:15:49    101s] #-----------------------
[10/30 10:15:49    101s] #                 12897 
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #Total number of DRC violations = 6
[10/30 10:15:49    101s] #Total number of process antenna violations = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:49    101s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:49    101s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:49    101s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #Start Post Route via swapping...
[10/30 10:15:49    101s] #31.89% of area are rerouted by ECO routing.
[10/30 10:15:49    101s] #   number of violations = 6
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #    By Layer and Type :
[10/30 10:15:49    101s] #	         MetSpc   Totals
[10/30 10:15:49    101s] #	li1           0        0
[10/30 10:15:49    101s] #	met1          0        0
[10/30 10:15:49    101s] #	met2          1        1
[10/30 10:15:49    101s] #	met3          1        1
[10/30 10:15:49    101s] #	met4          4        4
[10/30 10:15:49    101s] #	Totals        6        6
[10/30 10:15:49    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.38 (MB), peak = 1610.53 (MB)
[10/30 10:15:49    101s] #CELL_VIEW dot_product,init has 6 DRC violations
[10/30 10:15:49    101s] #Total number of DRC violations = 6
[10/30 10:15:49    101s] #Total number of process antenna violations = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:49    101s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:49    101s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:49    101s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:49    101s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:49    101s] #No via is swapped.
[10/30 10:15:49    101s] #Post Route via swapping is done.
[10/30 10:15:49    101s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:49    101s] #Total wire length = 91496 um.
[10/30 10:15:49    101s] #Total half perimeter of net bounding box = 84860 um.
[10/30 10:15:49    101s] #Total wire length on LAYER li1 = 153 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met1 = 29452 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met2 = 34758 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met3 = 17491 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met4 = 8661 um.
[10/30 10:15:49    101s] #Total wire length on LAYER met5 = 980 um.
[10/30 10:15:49    101s] #Total number of vias = 12897
[10/30 10:15:49    101s] #Up-Via Summary (total 12897):
[10/30 10:15:49    101s] #           
[10/30 10:15:49    101s] #-----------------------
[10/30 10:15:49    101s] # li1              5496
[10/30 10:15:49    101s] # met1             6220
[10/30 10:15:49    101s] # met2              748
[10/30 10:15:49    101s] # met3              399
[10/30 10:15:49    101s] # met4               34
[10/30 10:15:49    101s] #-----------------------
[10/30 10:15:49    101s] #                 12897 
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #Start Post Route wire spreading..
[10/30 10:15:49    101s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:49    101s] #
[10/30 10:15:49    101s] #Start DRC checking..
[10/30 10:15:49    102s] #   number of violations = 6
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #    By Layer and Type :
[10/30 10:15:49    102s] #	         MetSpc   Totals
[10/30 10:15:49    102s] #	li1           0        0
[10/30 10:15:49    102s] #	met1          0        0
[10/30 10:15:49    102s] #	met2          1        1
[10/30 10:15:49    102s] #	met3          1        1
[10/30 10:15:49    102s] #	met4          4        4
[10/30 10:15:49    102s] #	Totals        6        6
[10/30 10:15:49    102s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1532.76 (MB), peak = 1610.53 (MB)
[10/30 10:15:49    102s] #CELL_VIEW dot_product,init has 6 DRC violations
[10/30 10:15:49    102s] #Total number of DRC violations = 6
[10/30 10:15:49    102s] #Total number of process antenna violations = 1
[10/30 10:15:49    102s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:49    102s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:49    102s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:49    102s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:49    102s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:49    102s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #Start data preparation for wire spreading...
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #Data preparation is done on Mon Oct 30 10:15:49 2023
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #Start Post Route Wire Spread.
[10/30 10:15:49    102s] #Done with 1517 horizontal wires in 2 hboxes and 1247 vertical wires in 2 hboxes.
[10/30 10:15:49    102s] #Complete Post Route Wire Spread.
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:49    102s] #Total wire length = 93196 um.
[10/30 10:15:49    102s] #Total half perimeter of net bounding box = 84860 um.
[10/30 10:15:49    102s] #Total wire length on LAYER li1 = 157 um.
[10/30 10:15:49    102s] #Total wire length on LAYER met1 = 30080 um.
[10/30 10:15:49    102s] #Total wire length on LAYER met2 = 35530 um.
[10/30 10:15:49    102s] #Total wire length on LAYER met3 = 17693 um.
[10/30 10:15:49    102s] #Total wire length on LAYER met4 = 8741 um.
[10/30 10:15:49    102s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:15:49    102s] #Total number of vias = 12897
[10/30 10:15:49    102s] #Up-Via Summary (total 12897):
[10/30 10:15:49    102s] #           
[10/30 10:15:49    102s] #-----------------------
[10/30 10:15:49    102s] # li1              5496
[10/30 10:15:49    102s] # met1             6220
[10/30 10:15:49    102s] # met2              748
[10/30 10:15:49    102s] # met3              399
[10/30 10:15:49    102s] # met4               34
[10/30 10:15:49    102s] #-----------------------
[10/30 10:15:49    102s] #                 12897 
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:15:49    102s] #
[10/30 10:15:49    102s] #Start DRC checking..
[10/30 10:15:50    103s] #   number of violations = 6
[10/30 10:15:50    103s] #
[10/30 10:15:50    103s] #    By Layer and Type :
[10/30 10:15:50    103s] #	         MetSpc   Totals
[10/30 10:15:50    103s] #	li1           0        0
[10/30 10:15:50    103s] #	met1          0        0
[10/30 10:15:50    103s] #	met2          1        1
[10/30 10:15:50    103s] #	met3          1        1
[10/30 10:15:50    103s] #	met4          4        4
[10/30 10:15:50    103s] #	Totals        6        6
[10/30 10:15:50    103s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1550.44 (MB), peak = 1610.53 (MB)
[10/30 10:15:50    103s] #CELL_VIEW dot_product,init has 6 DRC violations
[10/30 10:15:50    103s] #Total number of DRC violations = 6
[10/30 10:15:50    103s] #Total number of process antenna violations = 1
[10/30 10:15:50    103s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:50    103s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:50    103s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:50    103s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:50    103s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:50    103s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:50    103s] #   number of violations = 6
[10/30 10:15:50    103s] #
[10/30 10:15:50    103s] #    By Layer and Type :
[10/30 10:15:50    103s] #	         MetSpc   Totals
[10/30 10:15:50    103s] #	li1           0        0
[10/30 10:15:50    103s] #	met1          0        0
[10/30 10:15:50    103s] #	met2          1        1
[10/30 10:15:50    103s] #	met3          1        1
[10/30 10:15:50    103s] #	met4          4        4
[10/30 10:15:50    103s] #	Totals        6        6
[10/30 10:15:50    103s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1353.90 (MB), peak = 1610.53 (MB)
[10/30 10:15:50    103s] #CELL_VIEW dot_product,init has 6 DRC violations
[10/30 10:15:50    103s] #Total number of DRC violations = 6
[10/30 10:15:50    103s] #Total number of process antenna violations = 1
[10/30 10:15:50    103s] #Total number of violations on LAYER li1 = 0
[10/30 10:15:50    103s] #Total number of violations on LAYER met1 = 0
[10/30 10:15:50    103s] #Total number of violations on LAYER met2 = 1
[10/30 10:15:50    103s] #Total number of violations on LAYER met3 = 1
[10/30 10:15:50    103s] #Total number of violations on LAYER met4 = 4
[10/30 10:15:50    103s] #Total number of violations on LAYER met5 = 0
[10/30 10:15:50    103s] #Post Route wire spread is done.
[10/30 10:15:50    103s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:15:50    103s] #Total wire length = 93196 um.
[10/30 10:15:50    103s] #Total half perimeter of net bounding box = 84860 um.
[10/30 10:15:50    103s] #Total wire length on LAYER li1 = 157 um.
[10/30 10:15:50    103s] #Total wire length on LAYER met1 = 30080 um.
[10/30 10:15:50    103s] #Total wire length on LAYER met2 = 35530 um.
[10/30 10:15:50    103s] #Total wire length on LAYER met3 = 17693 um.
[10/30 10:15:50    103s] #Total wire length on LAYER met4 = 8741 um.
[10/30 10:15:50    103s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:15:50    103s] #Total number of vias = 12897
[10/30 10:15:50    103s] #Up-Via Summary (total 12897):
[10/30 10:15:50    103s] #           
[10/30 10:15:50    103s] #-----------------------
[10/30 10:15:50    103s] # li1              5496
[10/30 10:15:50    103s] # met1             6220
[10/30 10:15:50    103s] # met2              748
[10/30 10:15:50    103s] # met3              399
[10/30 10:15:50    103s] # met4               34
[10/30 10:15:50    103s] #-----------------------
[10/30 10:15:50    103s] #                 12897 
[10/30 10:15:50    103s] #
[10/30 10:15:50    103s] #route_detail Statistics:
[10/30 10:15:50    103s] #Cpu time = 00:00:18
[10/30 10:15:50    103s] #Elapsed time = 00:00:07
[10/30 10:15:50    103s] #Increased memory = 2.92 (MB)
[10/30 10:15:50    103s] #Total memory = 1352.55 (MB)
[10/30 10:15:50    103s] #Peak memory = 1610.53 (MB)
[10/30 10:15:50    103s] #
[10/30 10:15:50    103s] #route_global_detail statistics:
[10/30 10:15:50    103s] #Cpu time = 00:00:20
[10/30 10:15:50    103s] #Elapsed time = 00:00:09
[10/30 10:15:50    103s] #Increased memory = 49.79 (MB)
[10/30 10:15:50    103s] #Total memory = 1337.77 (MB)
[10/30 10:15:50    103s] #Peak memory = 1610.53 (MB)
[10/30 10:15:50    103s] #Number of warnings = 3
[10/30 10:15:50    103s] #Total number of warnings = 79
[10/30 10:15:50    103s] #Number of fails = 0
[10/30 10:15:50    103s] #Total number of fails = 0
[10/30 10:15:50    103s] #Complete route_global_detail on Mon Oct 30 10:15:50 2023
[10/30 10:15:50    103s] #
[10/30 10:15:50    103s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:50    103s] UM:                                                                   final
[10/30 10:15:50    104s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:50    104s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:15:50    104s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:50    104s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:15:50    104s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:15:50    104s] [hotspot] +------------+---------------+---------------+
[10/30 10:15:50    104s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:15:50    104s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.001, REAL:0.001, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.002, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.003, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.027, REAL:0.026, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.029, REAL:0.029, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.029, REAL:0.029, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.002, MEM:1785.6M
[10/30 10:15:50    104s] 
[10/30 10:15:50    104s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1785.6M
[10/30 10:15:50    104s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.003, REAL:0.004, MEM:1785.6M
[10/30 10:15:50    104s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:15:50    104s] UM:         24.11             15                                      route_design
[10/30 10:15:50    104s] ### 
[10/30 10:15:50    104s] ###   Scalability Statistics
[10/30 10:15:50    104s] ### 
[10/30 10:15:50    104s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:15:50    104s] ###   route_design[10/30 10:15:50    104s] #route_design: cpu time = 00:00:22, elapsed time = 00:00:10, memory = 1311.83 (MB), peak = 1610.53 (MB)
                  |        cpu time|    elapsed time|     scalability|
[10/30 10:15:50    104s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:15:50    104s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Timing Data Generation        |        00:00:01|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[10/30 10:15:50    104s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Detail Routing                |        00:00:10|        00:00:03|             3.5|
[10/30 10:15:50    104s] ###   Post Route Via Swapping       |        00:00:01|        00:00:00|             1.0|
[10/30 10:15:50    104s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.5|
[10/30 10:15:50    104s] ###   Entire Command                |        00:00:22|        00:00:10|             2.2|
[10/30 10:15:50    104s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:15:50    104s] ### 
[10/30 10:15:50    104s] #% End route_design (date=10/30 10:15:50, total cpu=0:00:22.0, real=0:00:10.0, peak res=1610.5M, current mem=1311.8M)
[10/30 10:15:50    104s] @file(par.tcl) 210: puts "write_db pre_opt_design" 
[10/30 10:15:50    104s] write_db pre_opt_design
[10/30 10:15:50    104s] @file(par.tcl) 211: write_db pre_opt_design
[10/30 10:15:50    104s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:50    104s] #% Begin write_db save design ... (date=10/30 10:15:50, mem=1311.8M)
[10/30 10:15:50    104s] % Begin Save ccopt configuration ... (date=10/30 10:15:50, mem=1311.8M)
[10/30 10:15:50    104s] % End Save ccopt configuration ... (date=10/30 10:15:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1312.1M, current mem=1312.1M)
[10/30 10:15:50    104s] % Begin Save netlist data ... (date=10/30 10:15:50, mem=1312.1M)
[10/30 10:15:50    104s] Writing Binary DB to pre_opt_design/dot_product.v.bin in multi-threaded mode...
[10/30 10:15:50    104s] % End Save netlist data ... (date=10/30 10:15:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.2M, current mem=1315.2M)
[10/30 10:15:50    104s] Saving symbol-table file in separate thread ...
[10/30 10:15:50    104s] Saving congestion map file in separate thread ...
[10/30 10:15:50    104s] Saving congestion map file pre_opt_design/dot_product.route.congmap.gz ...
[10/30 10:15:50    104s] % Begin Save AAE data ... (date=10/30 10:15:50, mem=1315.2M)
[10/30 10:15:50    104s] Saving AAE Data ...
[10/30 10:15:50    104s] % End Save AAE data ... (date=10/30 10:15:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.2M, current mem=1315.2M)
[10/30 10:15:50    104s] 2023/10/30 10:15:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:50    104s] 2023/10/30 10:15:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:50    104s] 2023/10/30 10:15:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:50    104s] 2023/10/30 10:15:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:50    104s] % Begin Save clock tree data ... (date=10/30 10:15:50, mem=1315.2M)
[10/30 10:15:50    104s] % End Save clock tree data ... (date=10/30 10:15:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.2M, current mem=1315.2M)
[10/30 10:15:50    104s] Saving preference file pre_opt_design/gui.pref.tcl ...
[10/30 10:15:51    104s] Saving mode setting ...
[10/30 10:15:51    104s] Saving root attributes to be loaded post write_db ...
[10/30 10:15:51    104s] Saving global file ...
[10/30 10:15:51    104s] Saving root attributes to be loaded previous write_db ...
[10/30 10:15:51    104s] 2023/10/30 10:15:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:51    104s] 2023/10/30 10:15:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:51    104s] Saving Drc markers ...
[10/30 10:15:51    104s] 2023/10/30 10:15:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:51    104s] 2023/10/30 10:15:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:51    104s] ... 7 markers are saved ...
[10/30 10:15:51    104s] ... 6 geometry drc markers are saved ...
[10/30 10:15:51    104s] ... 1 antenna drc markers are saved ...
[10/30 10:15:51    104s] % Begin Save routing data ... (date=10/30 10:15:51, mem=1325.2M)
[10/30 10:15:51    104s] Saving route file ...
[10/30 10:15:51    104s] 2023/10/30 10:15:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:51    104s] 2023/10/30 10:15:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:51    104s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1800.6M) ***
[10/30 10:15:51    104s] % End Save routing data ... (date=10/30 10:15:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.2M, current mem=1326.2M)
[10/30 10:15:51    104s] Saving floorplan file in separate thread ...
[10/30 10:15:51    104s] Saving PG Conn file in separate thread ...
[10/30 10:15:51    104s] Saving placement file in separate thread ...
[10/30 10:15:51    104s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:15:51    104s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1816.6M) ***
[10/30 10:15:51    104s] 2023/10/30 10:15:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:51    104s] 2023/10/30 10:15:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:51    104s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:51    104s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:51    104s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:15:51    104s] Saving property file pre_opt_design/dot_product.prop
[10/30 10:15:51    104s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1816.6M) ***
[10/30 10:15:51    104s] #Saving pin access data to file pre_opt_design/dot_product.apa ...
[10/30 10:15:51    104s] #
[10/30 10:15:51    104s] % Begin Save power constraints data ... (date=10/30 10:15:51, mem=1327.9M)
[10/30 10:15:51    104s] % End Save power constraints data ... (date=10/30 10:15:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1327.9M, current mem=1327.9M)
[10/30 10:15:51    104s] Saving CPF database ...
[10/30 10:15:51    104s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/30 10:15:53    105s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:53    105s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:53    105s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:15:53    105s] Generated self-contained design pre_opt_design
[10/30 10:15:53    105s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:15:53    105s] #% End write_db save design ... (date=10/30 10:15:53, total cpu=0:00:00.8, real=0:00:03.0, peak res=1327.9M, current mem=1317.7M)
[10/30 10:15:53    105s] 
[10/30 10:15:53    105s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:15:53    105s] Severity  ID               Count  Summary                                  
[10/30 10:15:53    105s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:15:53    105s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:15:53    105s] 
[10/30 10:15:53    105s] @file(par.tcl) 212: puts "ln -sfn pre_opt_design latest" 
[10/30 10:15:53    105s] ln -sfn pre_opt_design latest
[10/30 10:15:53    105s] @file(par.tcl) 213: ln -sfn pre_opt_design latest
[10/30 10:15:53    105s] @file(par.tcl) 214: puts "opt_design -post_route -setup -hold -expanded_views" 
[10/30 10:15:53    105s] opt_design -post_route -setup -hold -expanded_views
[10/30 10:15:53    105s] @file(par.tcl) 215: opt_design -post_route -setup -hold -expanded_views
[10/30 10:15:53    105s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/30 10:15:53    105s] Enable merging buffers from different footprints for postRoute code for MSV designs
[10/30 10:15:53    105s] #spOpts: N=130 cut2cut 
[10/30 10:15:53    105s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1800.6M
[10/30 10:15:53    105s] Core basic site is unithd
[10/30 10:15:53    105s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1800.6M
[10/30 10:15:53    105s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:15:53    105s] SiteArray: use 1,147,520 bytes
[10/30 10:15:53    105s] SiteArray: current memory after site array memory allocatiion 1800.6M
[10/30 10:15:53    105s] SiteArray: FP blocked sites are writable
[10/30 10:15:53    105s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1800.6M
[10/30 10:15:53    105s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:15:53    105s] Mark StBox On SiteArr starts
[10/30 10:15:53    105s] Mark StBox On SiteArr ends
[10/30 10:15:53    105s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.003, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.006, REAL:0.003, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.029, REAL:0.029, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.041, REAL:0.041, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.041, REAL:0.041, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1800.6M
[10/30 10:15:53    105s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1800.6M
[10/30 10:15:53    105s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:53    105s] Summary for sequential cells identification: 
[10/30 10:15:53    105s]   Identified SBFF number: 45
[10/30 10:15:53    105s]   Identified MBFF number: 0
[10/30 10:15:53    105s]   Identified SB Latch number: 0
[10/30 10:15:53    105s]   Identified MB Latch number: 0
[10/30 10:15:53    105s]   Not identified SBFF number: 0
[10/30 10:15:53    105s]   Not identified MBFF number: 0
[10/30 10:15:53    105s]   Not identified SB Latch number: 0
[10/30 10:15:53    105s]   Not identified MB Latch number: 0
[10/30 10:15:53    105s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:53    105s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:53    105s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:53    105s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:53    105s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:53    105s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:53    105s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:53    105s]  Setting StdDelay to 66.90
[10/30 10:15:53    105s] Creating Cell Server, finished. 
[10/30 10:15:53    105s] 
[10/30 10:15:53    105s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:53    105s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.032, REAL:0.033, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.032, REAL:0.033, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[10/30 10:15:53    105s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[10/30 10:15:53    105s] Switching SI Aware to true by default in postroute mode   
[10/30 10:15:53    105s] Info: 4 threads available for lower-level modules during optimization.
[10/30 10:15:53    105s] GigaOpt running with 4 threads.
[10/30 10:15:53    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:1809.1M
[10/30 10:15:53    105s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:15:53    105s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Starting CMU at level 4, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.034, REAL:0.035, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.034, REAL:0.035, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1809.1M
[10/30 10:15:53    105s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1809.1M
[10/30 10:15:53    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1809.1MB).
[10/30 10:15:53    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.050, MEM:1809.1M
[10/30 10:15:53    105s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[10/30 10:15:53    105s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[10/30 10:15:53    105s] .
[10/30 10:15:53    105s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1801.1M
[10/30 10:15:53    105s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1801.1M
[10/30 10:15:53    105s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1801.1M
[10/30 10:15:53    105s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1801.1M
[10/30 10:15:53    105s] 
[10/30 10:15:53    105s] Creating Lib Analyzer ...
[10/30 10:15:53    105s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:53    105s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:53    105s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:53    105s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:53    105s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:53    105s] 
[10/30 10:15:54    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1813.1M
[10/30 10:15:54    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1813.1M
[10/30 10:15:54    106s] Creating Lib Analyzer, finished. 
[10/30 10:15:54    106s] Effort level <high> specified for reg2reg path_group
[10/30 10:15:55    106s] Effort level <high> specified for reg2cgate path_group
[10/30 10:15:55    106s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1340.9M, totSessionCpu=0:01:47 **
[10/30 10:15:55    106s] Existing Dirty Nets : 0
[10/30 10:15:55    106s] New Signature Flow (optDesignCheckOptions) ....
[10/30 10:15:55    106s] #Created 505 library cell signatures
[10/30 10:15:55    106s] #Created 2032 NETS and 0 SPECIALNETS signatures
[10/30 10:15:55    106s] #Created 36889 instance signatures
[10/30 10:15:55    106s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.10 (MB), peak = 1610.53 (MB)
[10/30 10:15:55    107s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.10 (MB), peak = 1610.53 (MB)
[10/30 10:15:55    107s] OPERPROF: Starting checkPlace at level 1, MEM:1815.1M
[10/30 10:15:55    107s] #spOpts: N=130 cut2cut 
[10/30 10:15:55    107s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.027, REAL:0.028, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.027, REAL:0.028, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.001, REAL:0.002, MEM:1815.1M
[10/30 10:15:55    107s] 
[10/30 10:15:55    107s] Begin checking placement ... (start mem=1815.1M, init mem=1815.1M)
[10/30 10:15:55    107s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.056, REAL:0.056, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.008, REAL:0.008, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.011, REAL:0.011, MEM:1815.1M
[10/30 10:15:55    107s] *info: Placed = 36889          (Fixed = 7796)
[10/30 10:15:55    107s] *info: Unplaced = 0           
[10/30 10:15:55    107s] Placement Density:100.00%(270776/270776)
[10/30 10:15:55    107s] Placement Density (including fixed std cells):100.00%(280503/280503)
[10/30 10:15:55    107s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1815.1M
[10/30 10:15:55    107s] PowerDomain Density <AO>:93.53%(253258/270776)
[10/30 10:15:55    107s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.004, REAL:0.004, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Finished checkPlace at level 1, CPU:0.122, REAL:0.123, MEM:1815.1M
[10/30 10:15:55    107s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1815.1M)
[10/30 10:15:55    107s]  Initial DC engine is -> aae
[10/30 10:15:55    107s]  
[10/30 10:15:55    107s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/30 10:15:55    107s]  
[10/30 10:15:55    107s]  
[10/30 10:15:55    107s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/30 10:15:55    107s]  
[10/30 10:15:55    107s] Reset EOS DB
[10/30 10:15:55    107s] Ignoring AAE DB Resetting ...
[10/30 10:15:55    107s]  Set Options for AAE Based Opt flow 
[10/30 10:15:55    107s] *** opt_design -post_route ***
[10/30 10:15:55    107s] DRC Margin: user margin 0.0; extra margin 0
[10/30 10:15:55    107s] Setup Target Slack: user slack 0.1
[10/30 10:15:55    107s] Hold Target Slack: user slack 0.1
[10/30 10:15:55    107s] **INFO: setOptMode -postRouteAreaReclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.
[10/30 10:15:55    107s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/30 10:15:55    107s] Opt: RC extraction mode changed to 'detail'
[10/30 10:15:55    107s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.004, REAL:0.002, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.004, REAL:0.002, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.027, REAL:0.026, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.038, REAL:0.037, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.038, REAL:0.037, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1815.1M
[10/30 10:15:55    107s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1815.1M
[10/30 10:15:55    107s] Deleting Cell Server ...
[10/30 10:15:55    107s] Deleting Lib Analyzer.
[10/30 10:15:55    107s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:15:55    107s] Summary for sequential cells identification: 
[10/30 10:15:55    107s]   Identified SBFF number: 45
[10/30 10:15:55    107s]   Identified MBFF number: 0
[10/30 10:15:55    107s]   Identified SB Latch number: 0
[10/30 10:15:55    107s]   Identified MB Latch number: 0
[10/30 10:15:55    107s]   Not identified SBFF number: 0
[10/30 10:15:55    107s]   Not identified MBFF number: 0
[10/30 10:15:55    107s]   Not identified SB Latch number: 0
[10/30 10:15:55    107s]   Not identified MB Latch number: 0
[10/30 10:15:55    107s]   Number of sequential cells which are not FFs: 23
[10/30 10:15:55    107s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:15:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:15:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:15:55    107s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:15:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:15:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:15:55    107s]  Setting StdDelay to 66.90
[10/30 10:15:55    107s] Creating Cell Server, finished. 
[10/30 10:15:55    107s] 
[10/30 10:15:55    107s] Deleting Cell Server ...
[10/30 10:15:55    107s] ** INFO : this run is activating 'postRoute' automaton
[10/30 10:15:55    107s] Set spgFreeCellsHonorFence to 1
[10/30 10:15:55    107s] Extraction called for design 'dot_product' of instances=36889 and nets=2032 using extraction engine 'post_route' at effort level 'low' .
[10/30 10:15:55    107s] post_route (extract_rc_effort_level low) RC Extraction called for design dot_product.
[10/30 10:15:55    107s] RC Extraction called in multi-corner(2) mode.
[10/30 10:15:55    107s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:15:55    107s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:15:55    107s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/30 10:15:55    107s] * Layer Id             : 1 - M1
[10/30 10:15:55    107s]       Thickness        : 0.1
[10/30 10:15:55    107s]       Min Width        : 0.17
[10/30 10:15:55    107s]       Layer Dielectric : 4.1
[10/30 10:15:55    107s] * Layer Id             : 2 - M2
[10/30 10:15:55    107s]       Thickness        : 0.35
[10/30 10:15:55    107s]       Min Width        : 0.14
[10/30 10:15:55    107s]       Layer Dielectric : 4.1
[10/30 10:15:55    107s] * Layer Id             : 3 - M3
[10/30 10:15:55    107s]       Thickness        : 0.35
[10/30 10:15:55    107s]       Min Width        : 0.14
[10/30 10:15:55    107s]       Layer Dielectric : 4.1
[10/30 10:15:55    107s] * Layer Id             : 4 - M4
[10/30 10:15:55    107s]       Thickness        : 0.8
[10/30 10:15:55    107s]       Min Width        : 0.3
[10/30 10:15:55    107s]       Layer Dielectric : 4.1
[10/30 10:15:55    107s] * Layer Id             : 5 - M5
[10/30 10:15:55    107s]       Thickness        : 0.8
[10/30 10:15:55    107s]       Min Width        : 0.3
[10/30 10:15:55    107s]       Layer Dielectric : 4.1
[10/30 10:15:55    107s] * Layer Id             : 6 - M6
[10/30 10:15:55    107s]       Thickness        : 1.2
[10/30 10:15:55    107s]       Min Width        : 1.6
[10/30 10:15:55    107s]       Layer Dielectric : 4.1
[10/30 10:15:55    107s] extractDetailRC Option : -outfile /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d  -basic
[10/30 10:15:55    107s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[10/30 10:15:55    107s]       RC Corner Indexes            0       1   
[10/30 10:15:55    107s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:15:55    107s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/30 10:15:55    107s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:55    107s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:55    107s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:15:55    107s] Shrink Factor                : 1.00000
[10/30 10:15:55    107s] Initializing multi-corner resistance tables ...
[10/30 10:15:55    107s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1815.1M)
[10/30 10:15:55    107s] Creating parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for storing RC.
[10/30 10:15:55    107s] Extracted 10.0079% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 20.0075% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 30.007% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 40.0066% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 50.0062% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 60.0058% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 70.0054% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 80.005% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] Extracted 90.0046% (CPU Time= 0:00:00.0  MEM= 1863.1M)
[10/30 10:15:55    107s] 2023/10/30 10:15:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:55    107s] 2023/10/30 10:15:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:55    107s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1863.1M)
[10/30 10:15:55    107s] Number of Extracted Resistors     : 38342
[10/30 10:15:55    107s] Number of Extracted Ground Cap.   : 39121
[10/30 10:15:55    107s] Number of Extracted Coupling Cap. : 71772
[10/30 10:15:55    107s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:15:55    107s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/30 10:15:55    107s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1831.1M)
[10/30 10:15:55    107s] Creating parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb_Filter.rcdb.d' for storing RC.
[10/30 10:15:55    107s] 2023/10/30 10:15:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:55    107s] 2023/10/30 10:15:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:55    107s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 2010 times net's RC data read were performed.
[10/30 10:15:55    107s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1839.148M)
[10/30 10:15:55    107s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:15:55    107s] processing rcdb (/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d) for hinst (top) of cell (dot_product);
[10/30 10:15:55    107s] 2023/10/30 10:15:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:55    107s] 2023/10/30 10:15:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:55    107s] 2023/10/30 10:15:55 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:15:55    107s] 2023/10/30 10:15:55 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:15:55    107s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1839.148M)
[10/30 10:15:55    107s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1839.148M)
[10/30 10:15:55    107s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:15:55    107s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1839.1M)
[10/30 10:15:55    107s] Initializing multi-corner resistance tables ...
[10/30 10:15:55    107s] Deleted 118 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix -).
[10/30 10:15:55    107s] Deleted 299 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix -).
[10/30 10:15:55    107s] Deleted 0 physical inst  (cell sky130_fd_sc_hd__fill_4 / prefix -).
[10/30 10:15:55    107s] Deleted 0 physical inst  (cell sky130_fd_sc_hd__fill_8 / prefix -).
[10/30 10:15:55    107s] Total physical insts deleted = 417.
[10/30 10:15:55    107s] End AAE Lib Interpolated Model. (MEM=1839.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:55    107s] Non-Blocking console log file: /dev/null
[10/30 10:15:55    107s] **INFO: Starting Non-Blocking QThread
[10/30 10:15:55    107s] **INFO: Distributing 4 CPU to Master 3 CPU and QThread 1 CPU
[10/30 10:15:55    107s] Multi-CPU acceleration using 2 CPU(s).
[10/30 10:15:55    107s] Info: 3 threads available for lower-level modules during optimization.
[10/30 10:15:56    107s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:15:56    107s] Begin IPO call back ...
[10/30 10:15:56    107s] End IPO call back ...
[10/30 10:15:56    107s] #################################################################################
[10/30 10:15:56    107s] # Design Stage: PostRoute
[10/30 10:15:56    107s] # Design Name: dot_product
[10/30 10:15:56    107s] # Design Mode: 130nm
[10/30 10:15:56    107s] # Analysis Mode: MMMC OCV 
[10/30 10:15:56    107s] # Parasitics Mode: SPEF/RCDB
[10/30 10:15:56    107s] # Signoff Settings: SI On 
[10/30 10:15:56    107s] #################################################################################
[10/30 10:15:56    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 1829.1M, InitMEM = 1829.1M)
[10/30 10:15:56    107s] Setting infinite Tws ...
[10/30 10:15:56    107s] First Iteration Infinite Tw... 
[10/30 10:15:56    107s] Calculate early delays in OCV mode...
[10/30 10:15:56    107s] Calculate late delays in OCV mode...
[10/30 10:15:56    107s] Start delay calculation (fullDC) (3 T). (MEM=1829.15)
[10/30 10:15:56    107s] End AAE Lib Interpolated Model. (MEM=1845.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:56    108s] Total number of fetched objects 2025
[10/30 10:15:56    108s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:56    108s] AAE_INFO-618: Total number of nets in the design is 2032,  100.0 percent of the nets selected for SI analysis
[10/30 10:15:56    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:56    108s] End delay calculation. (MEM=1988.39 CPU=0:00:00.3 REAL=0:00:00.0)
[10/30 10:15:56    108s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1988.4M) ***
[10/30 10:15:56    108s] End delay calculation (fullDC). (MEM=1988.39 CPU=0:00:00.4 REAL=0:00:00.0)
[10/30 10:15:56    108s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1956.4M)
[10/30 10:15:56    108s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:15:56    108s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1988.4M)
[10/30 10:15:56    108s] 
[10/30 10:15:56    108s] Executing IPO callback for view pruning ..
[10/30 10:15:56    108s] Starting SI iteration 2
[10/30 10:15:56    108s] Calculate early delays in OCV mode...
[10/30 10:15:56    108s] Calculate late delays in OCV mode...
[10/30 10:15:56    108s] Start delay calculation (fullDC) (3 T). (MEM=1823.34)
[10/30 10:15:56    108s] End AAE Lib Interpolated Model. (MEM=1823.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:56    108s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 5. 
[10/30 10:15:56    108s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 2025. 
[10/30 10:15:56    108s] Total number of fetched objects 2025
[10/30 10:15:56    108s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:56    108s] AAE_INFO-618: Total number of nets in the design is 2032,  8.1 percent of the nets selected for SI analysis
[10/30 10:15:56    108s] End delay calculation. (MEM=1905.8 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:56    108s] End delay calculation (fullDC). (MEM=1905.8 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:56    108s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1905.8M) ***
[10/30 10:15:56    108s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:49 mem=1905.8M)
[10/30 10:15:56    108s] End AAE Lib Interpolated Model. (MEM=1905.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:56    108s]  
[10/30 10:15:56    108s]    ____________________________________________________________________
[10/30 10:15:56    108s] __/ message from Non-Blocking QThread
[10/30 10:15:56    108s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[10/30 10:15:56    108s] #################################################################################
[10/30 10:15:56    108s] # Design Stage: PostRoute
[10/30 10:15:56    108s] # Design Name: dot_product
[10/30 10:15:56    108s] # Design Mode: 130nm
[10/30 10:15:56    108s] # Analysis Mode: MMMC OCV 
[10/30 10:15:56    108s] # Parasitics Mode: SPEF/RCDB
[10/30 10:15:56    108s] # Signoff Settings: SI Off 
[10/30 10:15:56    108s] #################################################################################
[10/30 10:15:56    108s] Calculate late delays in OCV mode...
[10/30 10:15:56    108s] Calculate early delays in OCV mode...
[10/30 10:15:56    108s] Start delay calculation (fullDC) (1 T). (MEM=0)
[10/30 10:15:56    108s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:15:56    108s] Total number of fetched objects 2025
[10/30 10:15:56    108s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:15:56    108s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:56    108s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:15:56    108s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)
[10/30 10:15:56    108s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.3 mem=0.0M ***
[10/30 10:15:56    108s] **INFO: total 38 insts, 0 nets marked don't touch
[10/30 10:15:56    108s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.3/0:00:01.0 (0.3), mem = 0.0M
Info: pop threads available for lower-level modules during optimization.
[10/30 10:15:56    108s] _______________________________________________________________________
[10/30 10:15:56    108s] ** Profile ** Start :  cpu=0:00:00.0, mem=1913.8M
[10/30 10:15:56    108s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.037, REAL:0.038, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.037, REAL:0.038, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1913.8M
[10/30 10:15:56    108s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1913.8M
[10/30 10:15:56    108s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1913.8M
[10/30 10:15:56    108s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1921.8M
[10/30 10:15:56    108s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1921.8M
[10/30 10:15:56    108s] 
[10/30 10:15:56    108s] ------------------------------------------------------------
[10/30 10:15:56    108s]      Initial SI Timing Summary                             
[10/30 10:15:56    108s] ------------------------------------------------------------
[10/30 10:15:56    108s] 
[10/30 10:15:56    108s] Setup views included:
[10/30 10:15:56    108s]  ss_100C_1v60.setup_view 
[10/30 10:15:56    108s] 
[10/30 10:15:56    108s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:56    108s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:15:56    108s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:56    108s] |           WNS (ns):| -0.068  | -0.068  | 12.545  | 13.479  |
[10/30 10:15:56    108s] |           TNS (ns):| -0.068  | -0.068  |  0.000  |  0.000  |
[10/30 10:15:56    108s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[10/30 10:15:56    108s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:15:56    108s] +--------------------+---------+---------+---------+---------+
[10/30 10:15:56    108s] 
[10/30 10:15:56    108s] +----------------+-------------------------------+------------------+
[10/30 10:15:56    108s] |                |              Real             |       Total      |
[10/30 10:15:56    108s] |    DRVs        +------------------+------------+------------------|
[10/30 10:15:56    108s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:15:56    108s] +----------------+------------------+------------+------------------+
[10/30 10:15:56    108s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:15:56    108s] |   max_tran     |     38 (38)      |   -0.200   |     72 (72)      |
[10/30 10:15:56    108s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:56    108s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:15:56    108s] +----------------+------------------+------------+------------------+
[10/30 10:15:56    108s] 
[10/30 10:15:56    108s] Density: 6.573%
[10/30 10:15:56    108s]        (99.669% with Fillers)
[10/30 10:15:56    108s] Total number of glitch violations: 0
[10/30 10:15:56    108s] ------------------------------------------------------------
[10/30 10:15:56    108s] **opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1357.4M, totSessionCpu=0:01:49 **
[10/30 10:15:56    108s] Setting latch borrow mode to budget during optimization.
[10/30 10:15:56    108s] Info: Done creating the CCOpt slew target map.
[10/30 10:15:56    108s] Glitch fixing enabled
[10/30 10:15:56    108s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:15:56    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1808.9M
[10/30 10:15:58    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1846.9M
[10/30 10:15:58    110s] End AAE Lib Interpolated Model. (MEM=1846.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:15:58    110s] Active setup view: ss_100C_1v60.setup_view
[10/30 10:15:58    110s] Active hold view: ff_n40C_1v95.hold_view
[10/30 10:15:58    110s] Begin: Area Reclaim Optimization
[10/30 10:15:58    110s] 
[10/30 10:15:58    110s] Creating Lib Analyzer ...
[10/30 10:15:58    110s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:15:58    110s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:15:58    110s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:15:58    110s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:15:58    110s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:15:58    110s] 
[10/30 10:16:00    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:52 mem=1957.1M
[10/30 10:16:00    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:52 mem=1957.1M
[10/30 10:16:00    112s] Creating Lib Analyzer, finished. 
[10/30 10:16:00    112s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:16:00    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=1957.1M
[10/30 10:16:00    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1957.1M
[10/30 10:16:00    112s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:00    112s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.035, REAL:0.035, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.035, REAL:0.035, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1957.1M
[10/30 10:16:00    112s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1957.1M
[10/30 10:16:00    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1957.1MB).
[10/30 10:16:00    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.054, MEM:1957.1M
[10/30 10:16:00    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=1957.1M
[10/30 10:16:00    112s] Usable buffer cells for single buffer setup transform:
[10/30 10:16:00    112s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[10/30 10:16:00    112s] Number of usable buffer cells above: 12
[10/30 10:16:00    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2058.7M
[10/30 10:16:00    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2058.7M
[10/30 10:16:00    112s] Reclaim Optimization WNS Slack -0.068  TNS Slack -0.068 Density 99.67
[10/30 10:16:00    112s] +----------+---------+--------+--------+------------+--------+
[10/30 10:16:00    112s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:16:00    112s] +----------+---------+--------+--------+------------+--------+
[10/30 10:16:00    112s] |    99.67%|        -|  -0.068|  -0.068|   0:00:00.0| 2058.7M|
[10/30 10:16:00    112s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/30 10:16:00    112s] |    99.65%|        4|   0.066|  -0.068|   0:00:00.0| 2173.1M|
[10/30 10:16:00    112s] |    99.65%|        0|   0.066|  -0.068|   0:00:00.0| 2173.1M|
[10/30 10:16:00    112s] +----------+---------+--------+--------+------------+--------+
[10/30 10:16:00    112s] Reclaim Optimization End WNS Slack -0.068  TNS Slack -0.068 Density 99.65
[10/30 10:16:00    112s] 
[10/30 10:16:00    112s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 0 **
[10/30 10:16:00    112s] --------------------------------------------------------------
[10/30 10:16:00    112s] |                                   | Total     | Sequential |
[10/30 10:16:00    112s] --------------------------------------------------------------
[10/30 10:16:00    112s] | Num insts resized                 |       0  |       0    |
[10/30 10:16:00    112s] | Num insts undone                  |       0  |       0    |
[10/30 10:16:00    112s] | Num insts Downsized               |       0  |       0    |
[10/30 10:16:00    112s] | Num insts Samesized               |       0  |       0    |
[10/30 10:16:00    112s] | Num insts Upsized                 |       0  |       0    |
[10/30 10:16:00    112s] | Num multiple commits+uncommits    |       0  |       -    |
[10/30 10:16:00    112s] --------------------------------------------------------------
[10/30 10:16:00    112s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:16:00    112s] Layer 3 has 22 constrained nets 
[10/30 10:16:00    112s] **** End NDR-Layer Usage Statistics ****
[10/30 10:16:00    112s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[10/30 10:16:00    112s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2173.1M
[10/30 10:16:00    112s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2173.1M
[10/30 10:16:00    112s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2173.1M
[10/30 10:16:00    112s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2173.1M
[10/30 10:16:00    112s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1893.05M, totSessionCpu=0:01:53).
[10/30 10:16:00    112s] **INFO: total 38 insts unmarked don't touch
[10/30 10:16:00    112s] Begin: Area Reclaim Optimization
[10/30 10:16:00    112s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:16:00    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=1971.3M
[10/30 10:16:00    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.3M
[10/30 10:16:00    112s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:00    112s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.035, REAL:0.036, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.035, REAL:0.036, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1971.3M
[10/30 10:16:00    112s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1971.3M
[10/30 10:16:00    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1971.3MB).
[10/30 10:16:00    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.051, MEM:1971.3M
[10/30 10:16:00    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=2003.3M
[10/30 10:16:00    112s] Usable buffer cells for single buffer setup transform:
[10/30 10:16:00    112s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[10/30 10:16:00    112s] Number of usable buffer cells above: 12
[10/30 10:16:00    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2003.3M
[10/30 10:16:00    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2003.3M
[10/30 10:16:00    112s] Reclaim Optimization WNS Slack -0.068  TNS Slack -0.068 Density 99.65
[10/30 10:16:00    112s] +----------+---------+--------+--------+------------+--------+
[10/30 10:16:00    112s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/30 10:16:00    112s] +----------+---------+--------+--------+------------+--------+
[10/30 10:16:00    112s] |    99.65%|        -|  -0.068|  -0.068|   0:00:00.0| 2003.3M|
[10/30 10:16:00    112s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/30 10:16:00    113s] |    99.63%|       37|  -0.068|  -0.068|   0:00:00.0| 2155.9M|
[10/30 10:16:00    113s] |    99.63%|        0|  -0.068|  -0.068|   0:00:00.0| 2155.9M|
[10/30 10:16:01    113s] +----------+---------+--------+--------+------------+--------+
[10/30 10:16:01    113s] Reclaim Optimization End WNS Slack -0.077  TNS Slack -0.077 Density 99.63
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 12 **
[10/30 10:16:01    113s] --------------------------------------------------------------
[10/30 10:16:01    113s] |                                   | Total     | Sequential |
[10/30 10:16:01    113s] --------------------------------------------------------------
[10/30 10:16:01    113s] | Num insts resized                 |      12  |       0    |
[10/30 10:16:01    113s] | Num insts undone                  |      25  |       0    |
[10/30 10:16:01    113s] | Num insts Downsized               |      12  |       0    |
[10/30 10:16:01    113s] | Num insts Samesized               |       0  |       0    |
[10/30 10:16:01    113s] | Num insts Upsized                 |       0  |       0    |
[10/30 10:16:01    113s] | Num multiple commits+uncommits    |       0  |       -    |
[10/30 10:16:01    113s] --------------------------------------------------------------
[10/30 10:16:01    113s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:16:01    113s] Layer 3 has 22 constrained nets 
[10/30 10:16:01    113s] **** End NDR-Layer Usage Statistics ****
[10/30 10:16:01    113s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[10/30 10:16:01    113s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] Executing incremental physical updates
[10/30 10:16:01    113s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2155.9M
[10/30 10:16:01    113s] #spOpts: N=130 cut2cut 
[10/30 10:16:01    113s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.009, REAL:0.009, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.041, REAL:0.041, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.041, REAL:0.042, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.001, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.001, REAL:0.002, MEM:2155.9M
[10/30 10:16:01    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2155.9MB).
[10/30 10:16:01    113s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.056, REAL:0.058, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.056, REAL:0.058, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Starting RefinePlace at level 2, MEM:2155.9M
[10/30 10:16:01    113s] *** Starting place_detail (0:01:53 mem=2155.9M) ***
[10/30 10:16:01    113s] Total net bbox length = 7.868e+04 (4.025e+04 3.843e+04) (ext = 1.435e+04)
[10/30 10:16:01    113s] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[10/30 10:16:01    113s] Type 'man IMPSP-2002' for more detail.
[10/30 10:16:01    113s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2155.9M
[10/30 10:16:01    113s] Total net bbox length = 7.868e+04 (4.025e+04 3.843e+04) (ext = 1.435e+04)
[10/30 10:16:01    113s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2155.9MB
[10/30 10:16:01    113s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2155.9MB) @(0:01:53 - 0:01:53).
[10/30 10:16:01    113s] *** Finished place_detail (0:01:53 mem=2155.9M) ***
[10/30 10:16:01    113s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.025, REAL:0.027, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2155.9M
[10/30 10:16:01    113s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.086, REAL:0.089, MEM:2155.9M
[10/30 10:16:01    113s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[10/30 10:16:01    113s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1893.05M, totSessionCpu=0:01:53).
[10/30 10:16:01    113s] **INFO: total 0 insts, 0 nets unmarked don't touch
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Running CCOpt-PRO on entire clock network
[10/30 10:16:01    113s] Net route status summary:
[10/30 10:16:01    113s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:16:01    113s]   Non-clock:  2006 (unrouted=21, trialRouted=0, noStatus=0, routed=1985, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:16:01    113s] Clock tree cells fixed by user: 0 out of 21 (0%)
[10/30 10:16:01    113s] PRO...
[10/30 10:16:01    113s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[10/30 10:16:01    113s] Initializing clock structures...
[10/30 10:16:01    113s]   Creating own balancer
[10/30 10:16:01    113s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
[10/30 10:16:01    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:1893.1M
[10/30 10:16:01    113s] #spOpts: N=130 cut2cut 
[10/30 10:16:01    113s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.036, REAL:0.038, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.036, REAL:0.038, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1893.1M
[10/30 10:16:01    113s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1893.1M
[10/30 10:16:01    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1893.1MB).
[10/30 10:16:01    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.055, MEM:1893.1M
[10/30 10:16:01    113s] (I)       Load db... (mem=1893.1M)
[10/30 10:16:01    113s] (I)       Read data from FE... (mem=1893.1M)
[10/30 10:16:01    113s] (I)       Read nodes and places... (mem=1893.1M)
[10/30 10:16:01    113s] (I)       Number of ignored instance 0
[10/30 10:16:01    113s] (I)       numMoveCells=28672, numMacros=2  numPads=110  numMultiRowHeightInsts=0
[10/30 10:16:01    113s] (I)       Done Read nodes and places (cpu=0.020s, mem=1909.0M)
[10/30 10:16:01    113s] (I)       Read rows... (mem=1909.0M)
[10/30 10:16:01    113s] (I)       Done Read rows (cpu=0.000s, mem=1909.0M)
[10/30 10:16:01    113s] (I)       Read module constraints... (mem=1909.0M)
[10/30 10:16:01    113s] (I)       Done Read module constraints (cpu=0.000s, mem=1909.0M)
[10/30 10:16:01    113s] (I)       Done Read data from FE (cpu=0.020s, mem=1909.0M)
[10/30 10:16:01    113s] (I)       Done Load db (cpu=0.020s, mem=1909.0M)
[10/30 10:16:01    113s] (I)       Constructing placeable region... (mem=1909.0M)
[10/30 10:16:01    113s] (I)       Constructing bin map
[10/30 10:16:01    113s] (I)       Initialize bin information with width=27200 height=27200
[10/30 10:16:01    113s] (I)       Done constructing bin map
[10/30 10:16:01    113s] (I)       Removing 90 blocked bin with high fixed inst density
[10/30 10:16:01    113s] (I)       Compute region effective width... (mem=1909.0M)
[10/30 10:16:01    113s] (I)       Done Compute region effective width (cpu=0.000s, mem=1909.0M)
[10/30 10:16:01    113s] (I)       Done Constructing placeable region (cpu=0.006s, mem=1909.0M)
[10/30 10:16:01    113s] Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[10/30 10:16:01    113s]   Removing CTS place status from clock tree and sinks.
[10/30 10:16:01    113s]   Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
[10/30 10:16:01    113s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:01    113s] UM:                                                                   Leaving CCOpt scope
[10/30 10:16:01    113s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]     Non-default CCOpt properties:
[10/30 10:16:01    113s]     adjacent_rows_legal: 1 (default: false)
[10/30 10:16:01    113s]     allow_non_fterm_identical_swaps: 0 (default: true)
[10/30 10:16:01    113s]     cannot_merge_reason is set for at least one key
[10/30 10:16:01    113s]     cell_density is set for at least one key
[10/30 10:16:01    113s]     clock_nets_detailed_routed: 1 (default: false)
[10/30 10:16:01    113s]     cts_max_thread_override: 1 (default: auto)
[10/30 10:16:01    113s]     force_design_routing_status: 1 (default: auto)
[10/30 10:16:01    113s]     maximum_insertion_delay is set for at least one key
[10/30 10:16:01    113s]     preferred_extra_space is set for at least one key
[10/30 10:16:01    113s]     primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[10/30 10:16:01    113s]     route_type is set for at least one key
[10/30 10:16:01    113s]     target_insertion_delay is set for at least one key
[10/30 10:16:01    113s]     target_skew is set for at least one key
[10/30 10:16:01    113s]     target_skew_wire is set for at least one key
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 3e-05
[10/30 10:16:01    113s]     Route type trimming info:
[10/30 10:16:01    113s]       No route type modifications were made.
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 3.2e-05
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 3.3e-05
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[10/30 10:16:01    113s] (I)       Initializing Steiner engine. 
[10/30 10:16:01    113s] End AAE Lib Interpolated Model. (MEM=1917.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:01    113s]     Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/30 10:16:01    113s]     Original list had 3 cells:
[10/30 10:16:01    113s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:16:01    113s]     Library trimming was not able to trim any cells:
[10/30 10:16:01    113s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:16:01    113s]     Clock tree balancer configuration for clock_tree clk:
[10/30 10:16:01    113s]     Non-default CCOpt properties:
[10/30 10:16:01    113s]       cell_density: 1 (default: 0.75)
[10/30 10:16:01    113s]       route_type (leaf): default_route_type_leaf (default: default)
[10/30 10:16:01    113s]       route_type (trunk): default_route_type_nonleaf (default: default)
[10/30 10:16:01    113s]       route_type (top): default_route_type_nonleaf (default: default)
[10/30 10:16:01    113s]     For power domain AO:
[10/30 10:16:01    113s]       Buffers:     
[10/30 10:16:01    113s]       Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/30 10:16:01    113s]       Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:16:01    113s]       Unblocked area available for placement of any clock cells in power_domain AO: 271411.555um^2
[10/30 10:16:01    113s]     Top Routing info:
[10/30 10:16:01    113s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:16:01    113s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:16:01    113s]     Trunk Routing info:
[10/30 10:16:01    113s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:16:01    113s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:16:01    113s]     Leaf Routing info:
[10/30 10:16:01    113s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[10/30 10:16:01    113s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/30 10:16:01    113s]     For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[10/30 10:16:01    113s]       Slew time target (leaf):    0.222ns
[10/30 10:16:01    113s]       Slew time target (trunk):   0.222ns
[10/30 10:16:01    113s]       Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[10/30 10:16:01    113s]       Buffer unit delay: 0.261ns
[10/30 10:16:01    113s]       Buffer max distance: 839.474um
[10/30 10:16:01    113s]     Fastest wire driving cells and distances:
[10/30 10:16:01    113s]       Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=839.474um, saturatedSlew=0.202ns, speed=3105.712um per ns, cellArea=35.771um^2 per 1000um}
[10/30 10:16:01    113s]       Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.218um, saturatedSlew=0.202ns, speed=443.523um per ns, cellArea=109.745um^2 per 1000um}
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     Logic Sizing Table:
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     ----------------------------------------------------------
[10/30 10:16:01    113s]     Cell    Instance count    Source    Eligible library cells
[10/30 10:16:01    113s]     ----------------------------------------------------------
[10/30 10:16:01    113s]       (empty table)
[10/30 10:16:01    113s]     ----------------------------------------------------------
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Filtering reasons for cell type: buffer
[10/30 10:16:01    113s] =======================================
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] Clock trees    Power domain    Reason                         Library cells
[10/30 10:16:01    113s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[10/30 10:16:01    113s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Filtering reasons for cell type: inverter
[10/30 10:16:01    113s] =========================================
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] Clock trees    Power domain    Reason                         Library cells
[10/30 10:16:01    113s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[10/30 10:16:01    113s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[10/30 10:16:01    113s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[10/30 10:16:01    113s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s]     Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[10/30 10:16:01    113s]       Sources:                     pin clk
[10/30 10:16:01    113s]       Total number of sinks:       81
[10/30 10:16:01    113s]       Delay constrained sinks:     81
[10/30 10:16:01    113s]       Non-leaf sinks:              0
[10/30 10:16:01    113s]       Ignore pins:                 0
[10/30 10:16:01    113s]      Timing corner ss_100C_1v60.setup_delay:setup.late:
[10/30 10:16:01    113s]       Skew target:                 0.261ns
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/30 10:16:01    113s]     Primary reporting skew group is skew_group clk/my_constraint_mode with 81 clock sinks.
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     Via Selection for Estimated Routes (rule default):
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     ----------------------------------------------------------------
[10/30 10:16:01    113s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[10/30 10:16:01    113s]     Range                    (Ohm)    (fF)     (fs)     Only
[10/30 10:16:01    113s]     ----------------------------------------------------------------
[10/30 10:16:01    113s]     li1-met1     L1M1_PR     4.000    0.000    0.000    false
[10/30 10:16:01    113s]     met1-met2    M1M2_PR     4.000    0.000    0.000    false
[10/30 10:16:01    113s]     met2-met3    M2M3_PR     4.000    0.000    0.000    false
[10/30 10:16:01    113s]     met3-met4    M3M4_PR     4.000    0.000    0.000    false
[10/30 10:16:01    113s]     met4-met5    M4M5_PR     4.000    0.000    0.000    false
[10/30 10:16:01    113s]     ----------------------------------------------------------------
[10/30 10:16:01    113s]     
[10/30 10:16:01    113s]     No ideal or dont_touch nets found in the clock tree
[10/30 10:16:01    113s]     Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:16:01    113s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:01    113s] UM:                                                                   Validating CTS configuration
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s]     CCOpt configuration status: all checks passed.
[10/30 10:16:01    113s]   Reconstructing clock tree datastructures done.
[10/30 10:16:01    113s] Initializing clock structures done.
[10/30 10:16:01    113s] PRO...
[10/30 10:16:01    113s]   PRO active optimizations:
[10/30 10:16:01    113s]    - DRV fixing with cell sizing
[10/30 10:16:01    113s]   
[10/30 10:16:01    113s]   Detected clock skew data from CTS
[10/30 10:16:01    113s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:16:01    113s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]   Clock DAG stats PRO initial state:
[10/30 10:16:01    113s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:16:01    113s]     cell areas       : b=0.000um^2, i=182.675um^2, icg=97.594um^2, nicg=0.000um^2, l=0.000um^2, total=280.269um^2
[10/30 10:16:01    113s]     cell capacitance : b=0.000pF, i=0.235pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.253pF
[10/30 10:16:01    113s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:16:01    113s]     wire capacitance : top=0.000pF, trunk=0.156pF, leaf=0.317pF, total=0.473pF
[10/30 10:16:01    113s]     wire lengths     : top=0.000um, trunk=1046.250um, leaf=2056.315um, total=3102.565um
[10/30 10:16:01    113s]   Clock DAG net violations PRO initial state:
[10/30 10:16:01    113s]     Remaining Transition : {count=3, worst=[0.701ns, 0.013ns, 0.009ns]} avg=0.241ns sd=0.398ns sum=0.724ns
[10/30 10:16:01    113s]   Clock DAG primary half-corner transition distribution PRO initial state:
[10/30 10:16:01    113s]     Trunk : target=0.222ns count=9 avg=0.130ns sd=0.072ns min=0.003ns max=0.231ns {4 <= 0.133ns, 3 <= 0.178ns, 0 <= 0.200ns, 1 <= 0.211ns, 0 <= 0.222ns} {1 <= 0.233ns, 0 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 0 > 0.333ns}
[10/30 10:16:01    113s]     Leaf  : target=0.040ns count=1 avg=0.741ns sd=0.000ns min=0.741ns max=0.741ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:16:01    113s]     Leaf  : target=0.222ns count=12 avg=0.166ns sd=0.034ns min=0.107ns max=0.235ns {2 <= 0.133ns, 6 <= 0.178ns, 3 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 1 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 0 > 0.333ns}
[10/30 10:16:01    113s]   Clock DAG library cell distribution PRO initial state {count}:
[10/30 10:16:01    113s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 14 
[10/30 10:16:01    113s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 3 sky130_fd_sc_hd__sdlclkp_1: 2 
[10/30 10:16:01    113s]   Primary reporting skew group PRO initial state:
[10/30 10:16:01    113s]     skew_group default.clk/my_constraint_mode: unconstrained
[10/30 10:16:01    113s]   Skew group summary PRO initial state:
[10/30 10:16:01    113s]     skew_group clk/my_constraint_mode: insertion delay [min=0.540, max=0.826, avg=0.740, sd=0.068], skew [0.287 vs 0.262*], 98.8% {0.572, 0.826} (wid=0.077 ws=0.073) (gid=0.816 gs=0.353)
[10/30 10:16:01    113s]   Clock network insertion delays are now [0.540ns, 0.826ns] average 0.740ns std.dev 0.068ns
[10/30 10:16:01    113s]   Recomputing CTS skew targets...
[10/30 10:16:01    113s]   Resolving skew group constraints...
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s]   Resolving skew group constraints done.
[10/30 10:16:01    113s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/30 10:16:01    113s] Type 'man IMPCCOPT-1261' for more detail.
[10/30 10:16:01    113s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]   Fixing DRVs...
[10/30 10:16:01    113s]   Fixing clock tree DRVs: ..[10/30 10:16:01    113s] Library trimming clock gates in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/30 10:16:01    113s]   Original list had 3 cells:
[10/30 10:16:01    113s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:16:01    113s]   Library trimming was not able to trim any cells:
[10/30 10:16:01    113s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 3.7e-05
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 3.9e-05
  .20% ...40% ...60% [10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 4.1e-05
[10/30 10:16:01    113s] Accumulated time to calculate placeable region: 4.4e-05
.  ..80% ...100% 
[10/30 10:16:01    113s]   CCOpt-PRO: considered: 22, tested: 22, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 2
[10/30 10:16:01    113s]   
[10/30 10:16:01    113s]   PRO Statistics: Fix DRVs (cell sizing):
[10/30 10:16:01    113s]   =======================================
[10/30 10:16:01    113s]   
[10/30 10:16:01    113s]   Cell changes by Net Type:
[10/30 10:16:01    113s]   
[10/30 10:16:01    113s]   ---------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s]   Net Type    Attempted           Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[10/30 10:16:01    113s]   ---------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s]   top                0                   0                   0            0                    0 (0.0%)            0 (0.0%)
[10/30 10:16:01    113s]   trunk              1 (33.3%)           1 (50.0%)           0            0                    1 (50.0%)           0 (0.0%)
[10/30 10:16:01    113s]   leaf               2 (66.7%)           1 (50.0%)           0            0                    1 (50.0%)           1 (100.0%)
[10/30 10:16:01    113s]   ---------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s]   Total              3 (100%)            2 (100%)     -            -                           2 (100%)            1 (100%)
[10/30 10:16:01    113s]   ---------------------------------------------------------------------------------------------------------------------------
[10/30 10:16:01    113s]   
[10/30 10:16:01    113s]   Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 8.758um^2 (3.125%)
[10/30 10:16:01    113s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/30 10:16:01    113s]   
[10/30 10:16:01    113s]   Clock DAG stats PRO after DRV fixing:
[10/30 10:16:01    113s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:16:01    113s]     cell areas       : b=0.000um^2, i=190.182um^2, icg=98.845um^2, nicg=0.000um^2, l=0.000um^2, total=289.027um^2
[10/30 10:16:01    113s]     cell capacitance : b=0.000pF, i=0.245pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.264pF
[10/30 10:16:01    113s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:16:01    113s]     wire capacitance : top=0.000pF, trunk=0.156pF, leaf=0.317pF, total=0.473pF
[10/30 10:16:01    113s]     wire lengths     : top=0.000um, trunk=1046.250um, leaf=2056.315um, total=3102.565um
[10/30 10:16:01    113s]   Clock DAG net violations PRO after DRV fixing:
[10/30 10:16:01    113s]     Remaining Transition : {count=1, worst=[0.701ns]} avg=0.701ns sd=0.000ns sum=0.701ns
[10/30 10:16:01    113s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[10/30 10:16:01    113s]     Trunk : target=0.222ns count=9 avg=0.123ns sd=0.064ns min=0.003ns max=0.202ns {4 <= 0.133ns, 3 <= 0.178ns, 1 <= 0.200ns, 1 <= 0.211ns, 0 <= 0.222ns}
[10/30 10:16:01    113s]     Leaf  : target=0.040ns count=1 avg=0.741ns sd=0.000ns min=0.741ns max=0.741ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:16:01    113s]     Leaf  : target=0.222ns count=12 avg=0.159ns sd=0.027ns min=0.107ns max=0.196ns {2 <= 0.133ns, 7 <= 0.178ns, 3 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/30 10:16:01    113s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[10/30 10:16:01    113s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 13 
[10/30 10:16:01    113s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:16:01    113s]   Primary reporting skew group PRO after DRV fixing:
[10/30 10:16:01    113s]     skew_group default.clk/my_constraint_mode: unconstrained
[10/30 10:16:01    113s]   Skew group summary PRO after DRV fixing:
[10/30 10:16:01    113s]     skew_group clk/my_constraint_mode: insertion delay [min=0.540, max=0.785, avg=0.729, sd=0.059], skew [0.246 vs 0.261], 100% {0.540, 0.785} (wid=0.077 ws=0.073) (gid=0.776 gs=0.313)
[10/30 10:16:01    113s]   Clock network insertion delays are now [0.540ns, 0.785ns] average 0.729ns std.dev 0.059ns
[10/30 10:16:01    113s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:01    113s] UM:                                                                   Fixing DRVs
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Slew Diagnostics: After DRV fixing
[10/30 10:16:01    113s] ==================================
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Global Causes:
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] -------------------------------------
[10/30 10:16:01    113s] Cause
[10/30 10:16:01    113s] -------------------------------------
[10/30 10:16:01    113s] DRV fixing with buffering is disabled
[10/30 10:16:01    113s] -------------------------------------
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Top 5 overslews:
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] ----------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] Overslew    Causes                                                       Driving Pin
[10/30 10:16:01    113s] ----------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] 0.701ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    CTS_ccl_a_inv_00040/Y
[10/30 10:16:01    113s] ----------------------------------------------------------------------------------------------
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] ------------------------------------------
[10/30 10:16:01    113s] Cause                           Occurences
[10/30 10:16:01    113s] ------------------------------------------
[10/30 10:16:01    113s] Inst already optimally sized        1
[10/30 10:16:01    113s] ------------------------------------------
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] Violation diagnostics counts from the 1 nodes that have violations:
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s] ------------------------------------------
[10/30 10:16:01    113s] Cause                           Occurences
[10/30 10:16:01    113s] ------------------------------------------
[10/30 10:16:01    113s] Inst already optimally sized        1
[10/30 10:16:01    113s] ------------------------------------------
[10/30 10:16:01    113s] 
[10/30 10:16:01    113s]   Reconnecting optimized routes...
[10/30 10:16:01    113s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]   Set dirty flag on 5 insts, 12 nets
[10/30 10:16:01    113s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/30 10:16:01    113s] End AAE Lib Interpolated Model. (MEM=1955.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:01    113s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:01    113s]   Clock DAG stats PRO final:
[10/30 10:16:01    113s]     cell counts      : b=0, i=16, icg=5, nicg=0, l=0, total=21
[10/30 10:16:01    113s]     cell areas       : b=0.000um^2, i=190.182um^2, icg=98.845um^2, nicg=0.000um^2, l=0.000um^2, total=289.027um^2
[10/30 10:16:01    113s]     cell capacitance : b=0.000pF, i=0.245pF, icg=0.019pF, nicg=0.000pF, l=0.000pF, total=0.264pF
[10/30 10:16:01    113s]     sink capacitance : count=81, total=0.497pF, avg=0.006pF, sd=0.040pF, min=0.002pF, max=0.359pF
[10/30 10:16:01    113s]     wire capacitance : top=0.000pF, trunk=0.156pF, leaf=0.317pF, total=0.473pF
[10/30 10:16:01    113s]     wire lengths     : top=0.000um, trunk=1046.250um, leaf=2056.315um, total=3102.565um
[10/30 10:16:01    113s]   Clock DAG net violations PRO final:
[10/30 10:16:01    113s]     Remaining Transition : {count=1, worst=[0.701ns]} avg=0.701ns sd=0.000ns sum=0.701ns
[10/30 10:16:01    113s]   Clock DAG primary half-corner transition distribution PRO final:
[10/30 10:16:01    113s]     Trunk : target=0.222ns count=9 avg=0.123ns sd=0.064ns min=0.003ns max=0.202ns {4 <= 0.133ns, 3 <= 0.178ns, 1 <= 0.200ns, 1 <= 0.211ns, 0 <= 0.222ns}
[10/30 10:16:01    113s]     Leaf  : target=0.040ns count=1 avg=0.741ns sd=0.000ns min=0.741ns max=0.741ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 1 > 0.060ns}
[10/30 10:16:01    113s]     Leaf  : target=0.222ns count=12 avg=0.159ns sd=0.027ns min=0.107ns max=0.196ns {2 <= 0.133ns, 7 <= 0.178ns, 3 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/30 10:16:01    113s]   Clock DAG library cell distribution PRO final {count}:
[10/30 10:16:01    113s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 13 
[10/30 10:16:01    113s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 1 
[10/30 10:16:01    113s]   Primary reporting skew group PRO final:
[10/30 10:16:01    113s]     skew_group default.clk/my_constraint_mode: unconstrained
[10/30 10:16:01    113s]   Skew group summary PRO final:
[10/30 10:16:01    113s]     skew_group clk/my_constraint_mode: insertion delay [min=0.540, max=0.785, avg=0.729, sd=0.059], skew [0.246 vs 0.261], 100% {0.540, 0.785} (wid=0.077 ws=0.073) (gid=0.776 gs=0.313)
[10/30 10:16:01    113s]   Clock network insertion delays are now [0.540ns, 0.785ns] average 0.729ns std.dev 0.059ns
[10/30 10:16:01    113s] PRO done.
[10/30 10:16:01    113s] Restoring CTS place status for unmodified clock tree cells and sinks.
[10/30 10:16:01    113s] numClockCells = 23, numClockCellsFixed = 0, numClockCellsRestored = 19, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/30 10:16:01    113s] Net route status summary:
[10/30 10:16:01    113s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:16:01    113s]   Non-clock:  2006 (unrouted=21, trialRouted=0, noStatus=0, routed=1985, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[10/30 10:16:01    113s] Updating delays...
[10/30 10:16:01    114s] Updating delays done.
[10/30 10:16:01    114s] PRO done. (took cpu=0:00:00.7 real=0:00:00.5)
[10/30 10:16:01    114s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:01    114s] UM:                                                                   PRO
[10/30 10:16:01    114s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2116.3M
[10/30 10:16:01    114s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2116.3M
[10/30 10:16:01    114s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2116.3M
[10/30 10:16:01    114s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2116.3M
[10/30 10:16:01    114s] Deleting Lib Analyzer.
[10/30 10:16:01    114s] **INFO: Start fixing DRV (Mem = 1897.09M) ...
[10/30 10:16:01    114s] Begin: GigaOpt DRV Optimization
[10/30 10:16:01    114s] Glitch fixing enabled
[10/30 10:16:01    114s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:16:01    114s] End AAE Lib Interpolated Model. (MEM=1897.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:01    114s] PhyDesignGrid: maxLocalDensity 0.96
[10/30 10:16:01    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=1897.1M
[10/30 10:16:01    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.1M
[10/30 10:16:01    114s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:01    114s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.036, REAL:0.037, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.037, REAL:0.038, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1897.1M
[10/30 10:16:01    114s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.003, MEM:1897.1M
[10/30 10:16:01    114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1897.1MB).
[10/30 10:16:01    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.055, MEM:1897.1M
[10/30 10:16:01    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=1897.1M
[10/30 10:16:01    114s] 
[10/30 10:16:01    114s] Creating Lib Analyzer ...
[10/30 10:16:01    114s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:16:01    114s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:16:01    114s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:16:01    114s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:16:01    114s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:16:01    114s] 
[10/30 10:16:03    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:56 mem=1894.6M
[10/30 10:16:03    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=1894.6M
[10/30 10:16:03    116s] Creating Lib Analyzer, finished. 
[10/30 10:16:04    116s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1972.8M
[10/30 10:16:04    116s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[10/30 10:16:04    116s] **INFO: Disabling fanout fix in postRoute stage.
[10/30 10:16:04    116s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1972.8M
[10/30 10:16:04    116s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:16:04    116s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/30 10:16:04    116s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:16:04    116s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/30 10:16:04    116s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:16:04    116s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:16:04    116s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:16:04    116s] Info: violation cost 333.423645 (cap = 0.000000, tran = 333.423645, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:16:04    116s] |    71|    71|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.07|       0|       0|       0|  99.63|          |         |
[10/30 10:16:04    116s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:16:04    116s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:16:04    116s] Info: violation cost 329.389465 (cap = 0.000000, tran = 329.389465, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:16:04    116s] |    71|    71|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.07|       2|       0|       0|  99.64| 0:00:00.0|  2184.2M|
[10/30 10:16:04    116s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[10/30 10:16:04    116s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/30 10:16:04    116s] Info: violation cost 305.820038 (cap = 0.000000, tran = 305.820038, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/30 10:16:04    116s] |    71|    71|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.07|       0|       0|       0|  99.64| 0:00:00.0|  2186.7M|
[10/30 10:16:04    116s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] ###############################################################################
[10/30 10:16:04    116s] #
[10/30 10:16:04    116s] #  Large fanout net report:  
[10/30 10:16:04    116s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[10/30 10:16:04    116s] #     - current density: 99.64
[10/30 10:16:04    116s] #
[10/30 10:16:04    116s] #  List of high fanout nets:
[10/30 10:16:04    116s] #
[10/30 10:16:04    116s] ###############################################################################
[10/30 10:16:04    116s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:16:04    116s] Layer 3 has 22 constrained nets 
[10/30 10:16:04    116s] **** End NDR-Layer Usage Statistics ****
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] =======================================================================
[10/30 10:16:04    116s]                 Reasons for remaining drv violations
[10/30 10:16:04    116s] =======================================================================
[10/30 10:16:04    116s] *info: Total 71 net(s) have violations which can't be fixed by DRV optimization.
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] MultiBuffering failure reasons
[10/30 10:16:04    116s] ------------------------------------------------
[10/30 10:16:04    116s] *info:     1 net(s): Could not be fixed because of exceeding max local density.
[10/30 10:16:04    116s] Begin: glitch net info
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2186.7M) ***
[10/30 10:16:04    116s] 
[10/30 10:16:04    116s] glitch slack range: number of glitch nets
[10/30 10:16:04    116s] glitch slack < -0.32 : 0
[10/30 10:16:04    116s] -0.32 < glitch slack < -0.28 : 0
[10/30 10:16:04    116s] -0.28 < glitch slack < -0.24 : 0
[10/30 10:16:04    116s] -0.24 < glitch slack < -0.2 : 0
[10/30 10:16:04    116s] -0.2 < glitch slack < -0.16 : 0
[10/30 10:16:04    116s] -0.16 < glitch slack < -0.12 : 0
[10/30 10:16:04    116s] -0.12 < glitch slack < -0.08 : 0
[10/30 10:16:04    116s] -0.08 < glitch slack < -0.04 : 0
[10/30 10:16:04    116s] -0.04 < glitch slack : 0
[10/30 10:16:04    116s] End: glitch net info
[10/30 10:16:04    116s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2083.0M
[10/30 10:16:04    116s] #spOpts: N=130 cut2cut 
[10/30 10:16:04    116s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.009, REAL:0.009, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.040, REAL:0.042, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.040, REAL:0.042, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.001, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.001, REAL:0.002, MEM:2083.0M
[10/30 10:16:04    116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2083.0MB).
[10/30 10:16:04    116s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.056, REAL:0.058, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.056, REAL:0.058, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Starting RefinePlace at level 2, MEM:2083.0M
[10/30 10:16:04    116s] *** Starting place_detail (0:01:57 mem=2083.0M) ***
[10/30 10:16:04    116s] Total net bbox length = 7.871e+04 (4.026e+04 3.846e+04) (ext = 1.435e+04)
[10/30 10:16:04    116s] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[10/30 10:16:04    116s] Type 'man IMPSP-2002' for more detail.
[10/30 10:16:04    116s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2083.0M
[10/30 10:16:04    116s] Total net bbox length = 7.871e+04 (4.026e+04 3.846e+04) (ext = 1.435e+04)
[10/30 10:16:04    116s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2083.0MB) @(0:01:57 - 0:01:57).
[10/30 10:16:04    116s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2083.0MB
[10/30 10:16:04    116s] *** Finished place_detail (0:01:57 mem=2083.0M) ***
[10/30 10:16:04    116s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.026, REAL:0.026, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2083.0M
[10/30 10:16:04    116s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.087, REAL:0.090, MEM:2083.0M
[10/30 10:16:04    116s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[10/30 10:16:04    116s] End: GigaOpt DRV Optimization
[10/30 10:16:04    116s] **opt_design ... cpu = 0:00:10, real = 0:00:09, mem = 1436.8M, totSessionCpu=0:01:57 **
[10/30 10:16:04    116s] *info:
[10/30 10:16:04    116s] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1905.70M).
[10/30 10:16:04    116s] ** Profile ** Start :  cpu=0:00:00.0, mem=1905.7M
[10/30 10:16:04    116s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1905.7M
[10/30 10:16:04    116s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1905.7M
[10/30 10:16:04    116s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1905.7M
[10/30 10:16:04    116s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.035, REAL:0.036, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.036, REAL:0.036, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1905.7M
[10/30 10:16:04    117s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1905.7M
[10/30 10:16:04    117s] ** Profile ** Other data :  cpu=0:00:00.0, mem=1905.7M
[10/30 10:16:04    117s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1977.1M
[10/30 10:16:04    117s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1977.1M
[10/30 10:16:04    117s] 
[10/30 10:16:04    117s] ------------------------------------------------------------
[10/30 10:16:04    117s]      SI Timing Summary (cpu=0.05min real=0.05min mem=1905.7M)                             
[10/30 10:16:04    117s] ------------------------------------------------------------
[10/30 10:16:04    117s] 
[10/30 10:16:04    117s] Setup views included:
[10/30 10:16:04    117s]  ss_100C_1v60.setup_view 
[10/30 10:16:04    117s] 
[10/30 10:16:04    117s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:04    117s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:04    117s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:04    117s] |           WNS (ns):| -0.070  | -0.070  | 12.341  | 13.275  |
[10/30 10:16:04    117s] |           TNS (ns):| -0.070  | -0.070  |  0.000  |  0.000  |
[10/30 10:16:04    117s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[10/30 10:16:04    117s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:04    117s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:04    117s] 
[10/30 10:16:04    117s] +----------------+-------------------------------+------------------+
[10/30 10:16:04    117s] |                |              Real             |       Total      |
[10/30 10:16:04    117s] |    DRVs        +------------------+------------+------------------|
[10/30 10:16:04    117s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:16:04    117s] +----------------+------------------+------------+------------------+
[10/30 10:16:04    117s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:16:04    117s] |   max_tran     |     37 (37)      |   -0.200   |     72 (72)      |
[10/30 10:16:04    117s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:04    117s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:04    117s] +----------------+------------------+------------+------------------+
[10/30 10:16:04    117s] 
[10/30 10:16:04    117s] Density: 6.547%
[10/30 10:16:04    117s]        (99.643% with Fillers)
[10/30 10:16:04    117s] Total number of glitch violations: 0
[10/30 10:16:04    117s] ------------------------------------------------------------
[10/30 10:16:04    117s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1977.1M
[10/30 10:16:04    117s] **opt_design ... cpu = 0:00:10, real = 0:00:09, mem = 1437.2M, totSessionCpu=0:01:57 **
[10/30 10:16:04    117s]   DRV Snapshot: (REF)
[10/30 10:16:04    117s]          Tran DRV: 37
[10/30 10:16:04    117s]           Cap DRV: 0
[10/30 10:16:04    117s]        Fanout DRV: 0
[10/30 10:16:04    117s]            Glitch: 0
[10/30 10:16:04    117s] *** Timing NOT met, worst failing slack is -0.070
[10/30 10:16:04    117s] *** Check timing (0:00:00.0)
[10/30 10:16:04    117s] Deleting Lib Analyzer.
[10/30 10:16:04    117s] Begin: GigaOpt Optimization in WNS mode
[10/30 10:16:04    117s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:16:04    117s] End AAE Lib Interpolated Model. (MEM=1897.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:04    117s] PhyDesignGrid: maxLocalDensity 0.96
[10/30 10:16:04    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=1897.2M
[10/30 10:16:04    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.2M
[10/30 10:16:04    117s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:04    117s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.036, REAL:0.036, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.036, REAL:0.036, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1897.2M
[10/30 10:16:04    117s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1897.2M
[10/30 10:16:04    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1897.2MB).
[10/30 10:16:04    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:1897.2M
[10/30 10:16:04    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=1897.2M
[10/30 10:16:04    117s] 
[10/30 10:16:04    117s] Creating Lib Analyzer ...
[10/30 10:16:04    117s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:16:04    117s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:16:04    117s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:16:04    117s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:16:04    117s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:16:04    117s] 
[10/30 10:16:06    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=1892.7M
[10/30 10:16:06    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=1892.7M
[10/30 10:16:06    119s] Creating Lib Analyzer, finished. 
[10/30 10:16:07    120s] *info: 22 clock nets excluded
[10/30 10:16:07    120s] *info: 8 special nets excluded.
[10/30 10:16:07    120s] *info: 12 no-driver nets excluded.
[10/30 10:16:08    121s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[10/30 10:16:08    121s] PathGroup :  reg2reg  TargetSlack : 0.1 
[10/30 10:16:08    121s] ** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -0.070 Density 99.64
[10/30 10:16:08    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1970.9M
[10/30 10:16:08    121s] Optimizer WNS Pass 0
[10/30 10:16:08    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1970.9M
[10/30 10:16:08    121s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/30 10:16:08    121s] Info: End MT loop @oiCellDelayCachingJob.
[10/30 10:16:08    121s] Active Path Group: reg2cgate reg2reg  
[10/30 10:16:08    121s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:08    121s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                 End Point                  |
[10/30 10:16:08    121s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:08    121s] |  -0.070|   -0.070|  -0.070|   -0.070|    99.64%|   0:00:00.0| 2002.9M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:16:08    121s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:08    121s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:08    121s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                 End Point                  |
[10/30 10:16:08    121s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:08    121s] |  -0.067|   -0.067|  -0.067|   -0.067|    99.64%|   0:00:00.0| 2189.3M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:16:08    121s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:08    121s] 
[10/30 10:16:08    121s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2189.3M) ***
[10/30 10:16:08    121s] 
[10/30 10:16:08    121s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2189.3M) ***
[10/30 10:16:08    121s] ** GigaOpt Optimizer WNS Slack -0.067 TNS Slack -0.067 Density 99.64
[10/30 10:16:08    121s] Update Timing Windows (Threshold 0.067) ...
[10/30 10:16:08    121s] Re Calculate Delays on 0 Nets
[10/30 10:16:08    121s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:16:08    121s] Layer 3 has 22 constrained nets 
[10/30 10:16:08    121s] **** End NDR-Layer Usage Statistics ****
[10/30 10:16:08    121s] 
[10/30 10:16:08    121s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2189.3M) ***
[10/30 10:16:08    121s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2085.6M
[10/30 10:16:08    121s] #spOpts: N=130 cut2cut 
[10/30 10:16:08    121s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.009, REAL:0.009, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.040, REAL:0.041, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.040, REAL:0.041, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.001, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.001, REAL:0.002, MEM:2085.6M
[10/30 10:16:08    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2085.6MB).
[10/30 10:16:08    121s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.056, REAL:0.059, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.056, REAL:0.059, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Starting RefinePlace at level 2, MEM:2085.6M
[10/30 10:16:08    121s] *** Starting place_detail (0:02:02 mem=2085.6M) ***
[10/30 10:16:08    121s] Total net bbox length = 7.871e+04 (4.025e+04 3.846e+04) (ext = 1.435e+04)
[10/30 10:16:08    121s] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[10/30 10:16:08    121s] Type 'man IMPSP-2002' for more detail.
[10/30 10:16:08    121s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2085.6M
[10/30 10:16:08    121s] Total net bbox length = 7.871e+04 (4.025e+04 3.846e+04) (ext = 1.435e+04)
[10/30 10:16:08    121s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.6MB
[10/30 10:16:08    121s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2085.6MB) @(0:02:02 - 0:02:02).
[10/30 10:16:08    121s] *** Finished place_detail (0:02:02 mem=2085.6M) ***
[10/30 10:16:08    121s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.025, REAL:0.026, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2085.6M
[10/30 10:16:08    121s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.087, REAL:0.089, MEM:2085.6M
[10/30 10:16:08    121s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[10/30 10:16:08    121s] End: GigaOpt Optimization in WNS mode
[10/30 10:16:08    121s] Deleting Lib Analyzer.
[10/30 10:16:08    121s] Begin: GigaOpt Optimization in TNS mode
[10/30 10:16:08    121s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:16:08    121s] End AAE Lib Interpolated Model. (MEM=1911.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:08    121s] PhyDesignGrid: maxLocalDensity 0.96
[10/30 10:16:08    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1911.3M
[10/30 10:16:08    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1911.3M
[10/30 10:16:08    121s] #spOpts: N=130 cut2cut 
[10/30 10:16:08    121s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1911.3M
[10/30 10:16:08    121s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.037, REAL:0.037, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.037, REAL:0.037, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1911.3M
[10/30 10:16:09    121s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1911.3M
[10/30 10:16:09    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1911.3MB).
[10/30 10:16:09    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.055, MEM:1911.3M
[10/30 10:16:09    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1911.3M
[10/30 10:16:09    121s] 
[10/30 10:16:09    121s] Creating Lib Analyzer ...
[10/30 10:16:09    121s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:16:09    121s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:16:09    121s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:16:09    121s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:16:09    121s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:16:09    121s] 
[10/30 10:16:10    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=1908.8M
[10/30 10:16:10    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=1908.8M
[10/30 10:16:10    123s] Creating Lib Analyzer, finished. 
[10/30 10:16:12    125s] *info: 22 clock nets excluded
[10/30 10:16:12    125s] *info: 8 special nets excluded.
[10/30 10:16:12    125s] *info: 12 no-driver nets excluded.
[10/30 10:16:13    125s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[10/30 10:16:13    125s] PathGroup :  reg2reg  TargetSlack : 0.1 
[10/30 10:16:13    125s] ** GigaOpt Optimizer WNS Slack -0.067 TNS Slack -0.067 Density 99.64
[10/30 10:16:13    125s] Optimizer TNS Opt
[10/30 10:16:13    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1987.0M
[10/30 10:16:13    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1987.0M
[10/30 10:16:13    125s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/30 10:16:13    125s] Info: End MT loop @oiCellDelayCachingJob.
[10/30 10:16:13    125s] Active Path Group: reg2reg  
[10/30 10:16:13    125s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:13    125s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                 End Point                  |
[10/30 10:16:13    125s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:13    125s] |  -0.067|   -0.067|  -0.067|   -0.067|    99.64%|   0:00:00.0| 2019.0M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:16:13    126s] |  -0.067|   -0.067|  -0.067|   -0.067|    99.64%|   0:00:00.0| 2183.8M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:16:13    126s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2183.8M) ***
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2183.8M) ***
[10/30 10:16:13    126s] ** GigaOpt Optimizer WNS Slack -0.067 TNS Slack -0.067 Density 99.64
[10/30 10:16:13    126s] Update Timing Windows (Threshold 0.067) ...
[10/30 10:16:13    126s] Re Calculate Delays on 0 Nets
[10/30 10:16:13    126s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:16:13    126s] Layer 3 has 22 constrained nets 
[10/30 10:16:13    126s] **** End NDR-Layer Usage Statistics ****
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2183.8M) ***
[10/30 10:16:13    126s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2080.1M
[10/30 10:16:13    126s] #spOpts: N=130 cut2cut 
[10/30 10:16:13    126s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.009, REAL:0.009, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.041, REAL:0.041, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.041, REAL:0.042, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.001, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.001, REAL:0.002, MEM:2080.1M
[10/30 10:16:13    126s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2080.1MB).
[10/30 10:16:13    126s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.056, REAL:0.059, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.056, REAL:0.059, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:   Starting RefinePlace at level 2, MEM:2080.1M
[10/30 10:16:13    126s] *** Starting place_detail (0:02:06 mem=2080.1M) ***
[10/30 10:16:13    126s] Total net bbox length = 7.871e+04 (4.025e+04 3.846e+04) (ext = 1.435e+04)
[10/30 10:16:13    126s] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[10/30 10:16:13    126s] Type 'man IMPSP-2002' for more detail.
[10/30 10:16:13    126s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:2080.1M
[10/30 10:16:13    126s] Total net bbox length = 7.871e+04 (4.025e+04 3.846e+04) (ext = 1.435e+04)
[10/30 10:16:13    126s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2080.1MB) @(0:02:06 - 0:02:06).
[10/30 10:16:13    126s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.025, REAL:0.026, MEM:2080.1M
[10/30 10:16:13    126s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2080.1MB
[10/30 10:16:13    126s] *** Finished place_detail (0:02:06 mem=2080.1M) ***
[10/30 10:16:13    126s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2080.1M
[10/30 10:16:13    126s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.119, MEM:2080.1M
[10/30 10:16:13    126s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[10/30 10:16:13    126s] End: GigaOpt Optimization in TNS mode
[10/30 10:16:13    126s]   Timing Snapshot: (REF)
[10/30 10:16:13    126s]      Weighted WNS: -0.166
[10/30 10:16:13    126s]       All  PG WNS: -0.167
[10/30 10:16:13    126s]       High PG WNS: -0.167
[10/30 10:16:13    126s]       All  PG TNS: -0.067
[10/30 10:16:13    126s]       High PG TNS: -0.067
[10/30 10:16:13    126s]    Category Slack: { [L, -0.167] [H, -0.167] [H, -0.167] }
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] Deleting Cell Server ...
[10/30 10:16:13    126s] Deleting Lib Analyzer.
[10/30 10:16:13    126s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:16:13    126s] Summary for sequential cells identification: 
[10/30 10:16:13    126s]   Identified SBFF number: 45
[10/30 10:16:13    126s]   Identified MBFF number: 0
[10/30 10:16:13    126s]   Identified SB Latch number: 0
[10/30 10:16:13    126s]   Identified MB Latch number: 0
[10/30 10:16:13    126s]   Not identified SBFF number: 0
[10/30 10:16:13    126s]   Not identified MBFF number: 0
[10/30 10:16:13    126s]   Not identified SB Latch number: 0
[10/30 10:16:13    126s]   Not identified MB Latch number: 0
[10/30 10:16:13    126s]   Number of sequential cells which are not FFs: 23
[10/30 10:16:13    126s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:16:13    126s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:16:13    126s]  Setting StdDelay to 66.90
[10/30 10:16:13    126s] Creating Cell Server, finished. 
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] Deleting Cell Server ...
[10/30 10:16:13    126s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.035, REAL:0.036, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.035, REAL:0.036, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1913.1M
[10/30 10:16:13    126s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1913.1M
[10/30 10:16:13    126s] **ERROR: (IMPOPT-310):	Design density (99.64%) exceeds/equals limit (95.00%).
[10/30 10:16:13    126s] GigaOpt Hold Optimizer is used
[10/30 10:16:13    126s] End AAE Lib Interpolated Model. (MEM=1913.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:13    126s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:06 mem=1913.1M ***
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] Creating Lib Analyzer ...
[10/30 10:16:13    126s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:16:13    126s] Summary for sequential cells identification: 
[10/30 10:16:13    126s]   Identified SBFF number: 45
[10/30 10:16:13    126s]   Identified MBFF number: 0
[10/30 10:16:13    126s]   Identified SB Latch number: 0
[10/30 10:16:13    126s]   Identified MB Latch number: 0
[10/30 10:16:13    126s]   Not identified SBFF number: 0
[10/30 10:16:13    126s]   Not identified MBFF number: 0
[10/30 10:16:13    126s]   Not identified SB Latch number: 0
[10/30 10:16:13    126s]   Not identified MB Latch number: 0
[10/30 10:16:13    126s]   Number of sequential cells which are not FFs: 23
[10/30 10:16:13    126s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:16:13    126s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:16:13    126s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:16:13    126s]  Setting StdDelay to 66.90
[10/30 10:16:13    126s] Creating Cell Server, finished. 
[10/30 10:16:13    126s] 
[10/30 10:16:13    126s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:16:13    126s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:16:13    126s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:16:13    126s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:16:13    126s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:16:13    126s] 
[10/30 10:16:15    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=1908.6M
[10/30 10:16:15    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=1908.6M
[10/30 10:16:15    128s] Creating Lib Analyzer, finished. 
[10/30 10:16:15    128s] End AAE Lib Interpolated Model. (MEM=1908.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:15    128s]  
[10/30 10:16:15    128s] **INFO: Starting Blocking QThread with 4 CPU
[10/30 10:16:15    128s]    ____________________________________________________________________
[10/30 10:16:15    128s] __/ message from Blocking QThread
[10/30 10:16:15    128s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:16:15    128s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[10/30 10:16:15    128s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[10/30 10:16:15    128s] Multithreaded Timing Analysis is initialized with 4 threads
[10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Multithreaded Timing Analysis is initialized with 4 threads
[10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Latch borrow mode reset to max_borrow
[10/30 10:16:15    128s] Latch borrow mode reset to max_borrow
[10/30 10:16:15    128s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:16:15    128s] Begin IPO call back ...
[10/30 10:16:15    128s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:16:15    128s] Begin IPO call back ...
[10/30 10:16:15    128s] End IPO call back ...
[10/30 10:16:15    128s] End IPO call back ...
[10/30 10:16:15    128s] #################################################################################
[10/30 10:16:15    128s] # Design Stage: PostRoute
[10/30 10:16:15    128s] # Design Name: dot_product
[10/30 10:16:15    128s] # Design Mode: 130nm
[10/30 10:16:15    128s] # Analysis Mode: MMMC OCV 
[10/30 10:16:15    128s] # Parasitics Mode: SPEF/RCDB
[10/30 10:16:15    128s] # Signoff Settings: SI On 
[10/30 10:16:15    128s] #################################################################################
[10/30 10:16:15    128s] #################################################################################
[10/30 10:16:15    128s] # Design Stage: PostRoute
[10/30 10:16:15    128s] # Design Name: dot_product
[10/30 10:16:15    128s] # Design Mode: 130nm
[10/30 10:16:15    128s] # Analysis Mode: MMMC OCV 
[10/30 10:16:15    128s] # Parasitics Mode: SPEF/RCDB
[10/30 10:16:15    128s] # Signoff Settings: SI On 
[10/30 10:16:15    128s] #################################################################################
[10/30 10:16:15    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 5.7M, InitMEM = 5.7M)
Setting infinite Tws ...
[10/30 10:16:15    128s] First Iteration Infinite Tw... 
[10/30 10:16:15    128s] Calculate late delays in OCV mode...
[10/30 10:16:15    128s] Calculate late delays in OCV mode...
[10/30 10:16:15    128s] Calculate early delays in OCV mode...
[10/30 10:16:15    128s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:15    128s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:16:15    128s] Calculate early delays in OCV mode...
[10/30 10:16:15    128s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:15    128s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:16:15    128s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:15    128s] Total number of fetched objects 2023
[10/30 10:16:15    128s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:15    128s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:15    128s] Total number of fetched objects 2023
[10/30 10:16:15    128s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:15    128s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:15    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:15    128s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[10/30 10:16:15    128s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[10/30 10:16:15    128s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[10/30 10:16:15    128s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[10/30 10:16:15    128s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[10/30 10:16:15    128s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:15    128s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:16:15    128s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:15    128s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:16:15    128s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:15    128s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Executing IPO callback for view pruning ..
[10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Executing IPO callback for view pruning ..
[10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Active hold views:
[10/30 10:16:15    128s]  ff_n40C_1v95.hold_view
[10/30 10:16:15    128s]   Dominating endpoints: 0
[10/30 10:16:15    128s]   Dominating TNS: [10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Active hold views:
[10/30 10:16:15    128s]  ff_n40C_1v95.hold_view
[10/30 10:16:15    128s]   Dominating endpoints: 0
[10/30 10:16:15    128s]   Dominating TNS: -0.000
[10/30 10:16:15    128s] 
-0.000
[10/30 10:16:15    128s] 
[10/30 10:16:15    128s] Starting SI iteration 2
[10/30 10:16:15    128s] Starting SI iteration 2
[10/30 10:16:15    128s] Calculate late delays in OCV mode...
[10/30 10:16:15    128s] Calculate late delays in OCV mode...
[10/30 10:16:15    128s] Calculate early delays in OCV mode...
[10/30 10:16:15    128s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:15    128s] Calculate early delays in OCV mode...
[10/30 10:16:15    128s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:15    128s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:15    128s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/30 10:16:15    128s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 38. 
[10/30 10:16:15    128s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/30 10:16:15    128s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 38. 
[10/30 10:16:15    128s] Total number of fetched objects 2023
[10/30 10:16:15    128s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:15    128s] AAE_INFO-618: Total number of nets in the design is 2030,  4.2 percent of the nets selected for SI analysis
[10/30 10:16:15    128s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/30 10:16:15    128s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:15    128s] Total number of fetched objects 2023
[10/30 10:16:15    128s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:15    128s] AAE_INFO-618: Total number of nets in the design is 2030,  4.2 percent of the nets selected for SI analysis
[10/30 10:16:15    128s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/30 10:16:15    128s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:15    128s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[10/30 10:16:15    128s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
[10/30 10:16:16    128s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
[10/30 10:16:15    128s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[10/30 10:16:16    128s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[10/30 10:16:15    128s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[10/30 10:16:16    128s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[10/30 10:16:15    128s] ** Profile ** Overall slacks : [10/30 10:16:16    128s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
 cpu=0:00:00.0, mem=0.0M
[10/30 10:16:15    128s] Timing Data dump into file /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/coe_eosdata_jueJn1/ff_n40C_1v95.hold_view.twf, for view: ff_n40C_1v95.hold_view [10/30 10:16:16    128s] Timing Data dump into file /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/coe_eosdata_jueJn1/ff_n40C_1v95.hold_view.twf, for view: ff_n40C_1v95.hold_view 
[10/30 10:16:15    128s] 	 Dumping view 1 ff_n40C_1v95.hold_view 

[10/30 10:16:16    128s] 	 Dumping view 1 ff_n40C_1v95.hold_view 
[10/30 10:16:15    128s] Done building hold timer [1715 node(s), 1947 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M ***
[10/30 10:16:16    128s] Done building hold timer [1715 node(s), 1947 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M ***
[10/30 10:16:15    128s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.2/0:00:01.0 (1.2), mem = 0.0M
[10/30 10:16:16    128s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.2/0:00:01.0 (1.2), mem = 0.0M
 
[10/30 10:16:16    129s] _______________________________________________________________________
[10/30 10:16:16    129s] Done building cte setup timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:02:09 mem=1908.6M ***
[10/30 10:16:16    129s] ** Profile ** Start :  cpu=0:00:00.0, mem=1908.6M
[10/30 10:16:16    129s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1970.0M
*info: category slack lower bound [L -166.5] default
[10/30 10:16:16    129s] *info: category slack lower bound [H 0.0] reg2cgate 
[10/30 10:16:16    129s] *info: category slack lower bound [H -166.5] reg2reg 
[10/30 10:16:16    129s] --------------------------------------------------- 
[10/30 10:16:16    129s]    Setup Violation Summary with Target Slack (0.100 ns)
[10/30 10:16:16    129s] --------------------------------------------------- 
[10/30 10:16:16    129s]          WNS    reg2regWNS
[10/30 10:16:16    129s]    -0.167 ns     -0.167 ns
[10/30 10:16:16    129s] --------------------------------------------------- 
[10/30 10:16:16    129s] Restoring Auto Hold Views:  ff_n40C_1v95.hold_view
[10/30 10:16:16    129s] Restoring Active Hold Views:  ff_n40C_1v95.hold_view 
[10/30 10:16:16    129s] Restoring Hold Target Slack: 1000
[10/30 10:16:16    129s] Loading timing data from /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/coe_eosdata_jueJn1/ff_n40C_1v95.hold_view.twf 
[10/30 10:16:16    129s] 	 Loading view 1 ff_n40C_1v95.hold_view 
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] *Info: minBufDelay = 171.1 ps, libStdDelay = 6[10/30 10:16:16    129s] Footprint list for hold buffering (delay unit: ps)
[10/30 10:16:16    129s] =================================================================
[10/30 10:16:16    129s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
6.9 ps, minBufSize = 3753600 (3.0)
[10/30 10:16:16    129s] *Info: worst delay setup view: ss_100C_1v60.setup_view
[10/30 10:16:16    129s] ------------------------------------------------------------------
[10/30 10:16:16    129s] *Info:       66.6       2.94    3.0 104.17 sky130_fd_sc_hd__buf_1 (A,X)
[10/30 10:16:16    129s] *Info:       66.6       2.93    3.0 104.19 sky130_fd_sc_hd__clkbuf_1 (A,X)
[10/30 10:16:16    129s] *Info:       63.4       2.84    4.0  41.61 sky130_fd_sc_hd__buf_2 (A,X)
[10/30 10:16:16    129s] *Info:       68.9       2.76    4.0  52.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[10/30 10:16:16    129s] *Info:       64.8       2.88    6.0  22.63 sky130_fd_sc_hd__buf_4 (A,X)
[10/30 10:16:16    129s] *Info:       78.7       2.83    6.0  28.06 sky130_fd_sc_hd__clkbuf_4 (A,X)
[10/30 10:16:16    129s] *Info:      137.1       2.84    7.0  83.31 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[10/30 10:16:16    129s] *Info:      148.6       2.86    7.0  83.36 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[10/30 10:16:16    129s] *Info:      130.3       2.57    8.0  49.14 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[10/30 10:16:16    129s] *Info:      169.7       2.89    8.0  52.19 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[10/30 10:16:16    129s] *Info:      377.4       2.85    8.0  85.78 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[10/30 10:16:16    129s] *Info:      297.9       2.60    8.0  96.82 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[10/30 10:16:16    129s] *Info:      144.6       2.75    8.0 101.56 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[10/30 10:16:16    129s] *Info:      134.0       2.81    8.0 101.86 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[10/30 10:16:16    129s] *Info:      175.7       2.92    8.0 103.16 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[10/30 10:16:16    129s] *Info:       63.9       2.68    9.0  15.81 sky130_fd_sc_hd__buf_6 (A,X)
[10/30 10:16:16    129s] *Info:      324.0       2.76    9.0  53.27 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[10/30 10:16:16    129s] *Info:      126.5       2.86    9.0  53.41 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[10/30 10:16:16    129s] *Info:       82.8       2.42   10.0  82.85 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[10/30 10:16:16    129s] *Info:      134.4       2.57   10.0  83.43 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[10/30 10:16:16    129s] *Info:      174.5       2.67   10.0  83.52 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[10/30 10:16:16    129s] *Info:       77.7       2.74   11.0  15.23 sky130_fd_sc_hd__clkbuf_8 (A,X)
[10/30 10:16:16    129s] *Info:       68.6       2.63   12.0  12.48 sky130_fd_sc_hd__buf_8 (A,X)
[10/30 10:16:16    129s] *Info:      142.6       2.78   15.0  12.92 sky130_fd_sc_hd__bufbuf_8 (A,X)
[10/30 10:16:16    129s] *Info:       70.9       2.60   16.0   8.75 sky130_fd_sc_hd__buf_12 (A,X)
[10/30 10:16:16    129s] *Info:       86.6       2.60   20.0   8.63 sky130_fd_sc_hd__clkbuf_16 (A,X)
[10/30 10:16:16    129s] *Info:       85.1       2.43   22.0   7.69 sky130_fd_sc_hd__buf_16 (A,X)
[10/30 10:16:16    129s] *Info:      149.7       2.77   26.0   7.77 sky130_fd_sc_hd__bufbuf_16 (A,X)
[10/30 10:16:16    129s] =================================================================
[10/30 10:16:16    129s] ** Profile ** Start :  cpu=0:00:00.0, mem=1970.0M
[10/30 10:16:16    129s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.007, REAL:0.007, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.037, REAL:0.037, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.037, REAL:0.037, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1970.0M
[10/30 10:16:16    129s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1970.0M
[10/30 10:16:16    129s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1970.0M
[10/30 10:16:16    129s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1970.0M
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] ------------------------------------------------------------
[10/30 10:16:16    129s]              Initial Summary                             
[10/30 10:16:16    129s] ------------------------------------------------------------
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] Setup views included:
[10/30 10:16:16    129s]  ss_100C_1v60.setup_view
[10/30 10:16:16    129s] Hold  views included:
[10/30 10:16:16    129s]  ff_n40C_1v95.hold_view
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:16    129s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:16    129s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:16    129s] |           WNS (ns):| -0.067  | -0.067  | 12.341  | 13.275  |
[10/30 10:16:16    129s] |           TNS (ns):| -0.067  | -0.067  |  0.000  |  0.000  |
[10/30 10:16:16    129s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[10/30 10:16:16    129s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:16    129s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:16    129s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:16    129s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:16    129s] |           WNS (ns):|  0.086  |  0.238  |  0.533  |  0.086  |
[10/30 10:16:16    129s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:16:16    129s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:16:16    129s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:16    129s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] +----------------+-------------------------------+------------------+
[10/30 10:16:16    129s] |                |              Real             |       Total      |
[10/30 10:16:16    129s] |    DRVs        +------------------+------------+------------------|
[10/30 10:16:16    129s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:16:16    129s] +----------------+------------------+------------+------------------+
[10/30 10:16:16    129s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:16:16    129s] |   max_tran     |     37 (37)      |   -0.200   |     72 (72)      |
[10/30 10:16:16    129s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:16    129s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:16    129s] +----------------+------------------+------------+------------------+
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] Density: 6.548%
[10/30 10:16:16    129s]        (99.644% with Fillers)
[10/30 10:16:16    129s] Total number of glitch violations: 0
[10/30 10:16:16    129s] ------------------------------------------------------------
[10/30 10:16:16    129s] Deleting Cell Server ...
[10/30 10:16:16    129s] Deleting Lib Analyzer.
[10/30 10:16:16    129s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:16:16    129s] Summary for sequential cells identification: 
[10/30 10:16:16    129s]   Identified SBFF number: 45
[10/30 10:16:16    129s]   Identified MBFF number: 0
[10/30 10:16:16    129s]   Identified SB Latch number: 0
[10/30 10:16:16    129s]   Identified MB Latch number: 0
[10/30 10:16:16    129s]   Not identified SBFF number: 0
[10/30 10:16:16    129s]   Not identified MBFF number: 0
[10/30 10:16:16    129s]   Not identified SB Latch number: 0
[10/30 10:16:16    129s]   Not identified MB Latch number: 0
[10/30 10:16:16    129s]   Number of sequential cells which are not FFs: 23
[10/30 10:16:16    129s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:16:16    129s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:16:16    129s]  Setting StdDelay to 66.90
[10/30 10:16:16    129s] Creating Cell Server, finished. 
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] Deleting Cell Server ...
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] Creating Lib Analyzer ...
[10/30 10:16:16    129s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:16:16    129s] Summary for sequential cells identification: 
[10/30 10:16:16    129s]   Identified SBFF number: 45
[10/30 10:16:16    129s]   Identified MBFF number: 0
[10/30 10:16:16    129s]   Identified SB Latch number: 0
[10/30 10:16:16    129s]   Identified MB Latch number: 0
[10/30 10:16:16    129s]   Not identified SBFF number: 0
[10/30 10:16:16    129s]   Not identified MBFF number: 0
[10/30 10:16:16    129s]   Not identified SB Latch number: 0
[10/30 10:16:16    129s]   Not identified MB Latch number: 0
[10/30 10:16:16    129s]   Number of sequential cells which are not FFs: 23
[10/30 10:16:16    129s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:16:16    129s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:16:16    129s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:16:16    129s]  Setting StdDelay to 66.90
[10/30 10:16:16    129s] Creating Cell Server, finished. 
[10/30 10:16:16    129s] 
[10/30 10:16:16    129s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:16:16    129s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:16:16    129s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:16:16    129s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:16:16    129s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:16:16    129s] 
[10/30 10:16:17    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=1970.0M
[10/30 10:16:17    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=1970.0M
[10/30 10:16:17    131s] Creating Lib Analyzer, finished. 
[10/30 10:16:18    131s] **opt_design ... cpu = 0:00:24, real = 0:00:22, mem = 1438.6M, totSessionCpu=0:02:11 **
[10/30 10:16:18    131s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/30 10:16:18    131s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/30 10:16:18    131s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/30 10:16:18    131s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/30 10:16:18    131s] *info: Run opt_design holdfix with 4 threads.
[10/30 10:16:18    131s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:16:18    131s] --------------------------------------------------- 
[10/30 10:16:18    131s]    Hold Timing Summary  - Initial 
[10/30 10:16:18    131s] --------------------------------------------------- 
[10/30 10:16:18    131s]  Target slack:       0.1000 ns
[10/30 10:16:18    131s]  View: ff_n40C_1v95.hold_view 
[10/30 10:16:18    131s]    WNS:       0.0864  >>>  WNS:      -0.0136 with TargetSlack
[10/30 10:16:18    131s]    TNS:       0.0000  >>>  TNS:      -0.0255 with TargetSlack
[10/30 10:16:18    131s]    VP :            0  >>>  VP:            3  with TargetSlack
[10/30 10:16:18    131s]    Worst hold path end point: initializing_reg/D
[10/30 10:16:18    131s] --------------------------------------------------- 
[10/30 10:16:18    131s] PhyDesignGrid: maxLocalDensity 0.98
[10/30 10:16:18    131s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=1984.8M
[10/30 10:16:18    131s] Info: Do not create the CCOpt slew target map as it already exists.
[10/30 10:16:18    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:1984.8M
[10/30 10:16:18    131s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:18    131s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.007, REAL:0.007, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.036, REAL:0.037, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.036, REAL:0.037, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1984.8M
[10/30 10:16:18    131s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1984.8M
[10/30 10:16:18    131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1984.8MB).
[10/30 10:16:18    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.056, MEM:1984.8M
[10/30 10:16:18    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=2016.8M
[10/30 10:16:18    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2016.8M
[10/30 10:16:18    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2016.8M
[10/30 10:16:18    131s] Optimizer Target Slack 0.100 StdDelay is 0.067  
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] *** Starting Core Fixing (fixHold) cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:02:11 mem=2016.8M density=99.644% ***
[10/30 10:16:18    131s] ** Profile ** Start :  cpu=0:00:00.0, mem=2016.8M
[10/30 10:16:18    131s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2016.8M
[10/30 10:16:18    131s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=
2088.2M
------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.067  | -0.067  | 12.341  | 13.275  |
|           TNS (ns):| -0.067  | -0.067  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|   87    |   82    |    5    |   55    |
+--------------------+---------+---------+---------+---------+

Density: 6.548%
       (99.644% with Fillers)
------------------------------------------------------------
[10/30 10:16:18    131s] *info: Hold Batch Commit is enabled
[10/30 10:16:18    131s] *info: Levelized Batch Commit is enabled
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] Phase I ......
[10/30 10:16:18    131s] Executing transform: ECO Safe Resize
[10/30 10:16:18    131s] Worst hold path end point:
[10/30 10:16:18    131s]   initializing_reg/D
[10/30 10:16:18    131s]     net: n_64 (nrTerm=2)
[10/30 10:16:18    131s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/30 10:16:18    131s] ===========================================================================================
[10/30 10:16:18    131s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[10/30 10:16:18    131s] ------------------------------------------------------------------------------------------
[10/30 10:16:18    131s]  Hold WNS :       0.0864  >>>  WNS :      -0.0136 with TargetSlack 0.1000
[10/30 10:16:18    131s]       TNS :       0.0000  >>>  TNS :      -0.0255
[10/30 10:16:18    131s]       #VP :            0  >>>  #VP :            3
[10/30 10:16:18    131s]   Density :      99.644%
[10/30 10:16:18    131s] ------------------------------------------------------------------------------------------
[10/30 10:16:18    131s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/30 10:16:18    131s]  accumulated cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:02:11 mem=2088.2M
[10/30 10:16:18    131s] ===========================================================================================
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] Capturing REF for hold ...
[10/30 10:16:18    131s]    Hold Timing Snapshot: (REF)
[10/30 10:16:18    131s]              All PG WNS: 0.086
[10/30 10:16:18    131s]              All PG TNS: 0.000
[10/30 10:16:18    131s] Executing transform: AddBuffer + LegalResize
[10/30 10:16:18    131s] Worst hold path end point:
[10/30 10:16:18    131s]   initializing_reg/D
[10/30 10:16:18    131s]     net: n_64 (nrTerm=2)
[10/30 10:16:18    131s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/30 10:16:18    131s] ===========================================================================================
[10/30 10:16:18    131s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[10/30 10:16:18    131s] ------------------------------------------------------------------------------------------
[10/30 10:16:18    131s]  Hold WNS :       0.0864  >>>  WNS :      -0.0136 with TargetSlack 0.1000
[10/30 10:16:18    131s]       TNS :       0.0000  >>>  TNS :      -0.0255
[10/30 10:16:18    131s]       #VP :            0  >>>  #VP :            3
[10/30 10:16:18    131s]   Density :      99.644%
[10/30 10:16:18    131s] ------------------------------------------------------------------------------------------
[10/30 10:16:18    131s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s]  accumulated cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:02:11 mem=2088.2M
[10/30 10:16:18    131s] ===========================================================================================
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] Capturing REF for hold ...
[10/30 10:16:18    131s]    Hold Timing Snapshot: (REF)
[10/30 10:16:18    131s]              All PG WNS: 0.086
[10/30 10:16:18    131s]              All PG TNS: 0.000
[10/30 10:16:18    131s] --------------------------------------------------- 
[10/30 10:16:18    131s]    Hold Timing Summary  - Phase I 
[10/30 10:16:18    131s] --------------------------------------------------- 
[10/30 10:16:18    131s]  Target slack:       0.1000 ns
[10/30 10:16:18    131s]  View: ff_n40C_1v95.hold_view 
[10/30 10:16:18    131s]    WNS:       0.0864  >>>  WNS:      -0.0136 with TargetSlack
[10/30 10:16:18    131s]    TNS:       0.0000  >>>  TNS:      -0.0255 with TargetSlack
[10/30 10:16:18    131s]    VP :            0  >>>  VP:            3  with TargetSlack
[10/30 10:16:18    131s]    Worst hold path end point: initializing_reg/D
[10/30 10:16:18    131s] --------------------------------------------------- 
[10/30 10:16:18    131s] ** Profile ** Start :  cpu=0:00:00.0, mem=2088.2M
[10/30 10:16:18    131s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2088.2M
[10/30 10:16:18    131s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2088.2M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.067  | -0.067  | 12.341  | 13.275  |
|           TNS (ns):| -0.067  | -0.067  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|   87    |   82    |    5    |   55    |
+--------------------+---------+---------+---------+---------+

Density: 6.548%
       (99.644% with Fillers)
------------------------------------------------------------
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] =======================================================================
[10/30 10:16:18    131s]                 Reasons for remaining hold violations
[10/30 10:16:18    131s] =======================================================================
[10/30 10:16:18    131s] *info: Total 6 net(s) have violated hold timing slacks.
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] *info:     6 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/30 10:16:18    131s] Buffering failure reasons
[10/30 10:16:18    131s] ------------------------------------------------
[10/30 10:16:18    131s] 	FE_PHN352_rst
[10/30 10:16:18    131s] 	FE_PHN353_rst
[10/30 10:16:18    131s] 	n_52
[10/30 10:16:18    131s] 	n_64
[10/30 10:16:18    131s] 	n_83
[10/30 10:16:18    131s] 	rst
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] *info:     6 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/30 10:16:18    131s] Resizing failure reasons
[10/30 10:16:18    131s] ------------------------------------------------
[10/30 10:16:18    131s] 	FE_PHN352_rst
[10/30 10:16:18    131s] 	FE_PHN353_rst
[10/30 10:16:18    131s] 	n_52
[10/30 10:16:18    131s] 	n_64
[10/30 10:16:18    131s] 	n_83
[10/30 10:16:18    131s] 	rst
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] *info: net names were printed out to logv file
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] *** Finished Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:02:11 mem=2088.2M density=99.644% ***
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] *** Finish Post Route Hold Fixing (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:02:11 mem=2088.2M density=99.644%) ***
[10/30 10:16:18    131s] **INFO: total 123 insts, 0 nets marked don't touch
[10/30 10:16:18    131s] **INFO: total 123 insts, 0 nets marked don't touch DB property
[10/30 10:16:18    131s] **INFO: total 123 insts, 0 nets unmarked don't touch
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1984.5M
[10/30 10:16:18    131s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1984.5M
[10/30 10:16:18    131s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1984.5M
[10/30 10:16:18    131s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1984.5M
[10/30 10:16:18    131s] Deleting Cell Server ...
[10/30 10:16:18    131s] Deleting Lib Analyzer.
[10/30 10:16:18    131s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:16:18    131s] Summary for sequential cells identification: 
[10/30 10:16:18    131s]   Identified SBFF number: 45
[10/30 10:16:18    131s]   Identified MBFF number: 0
[10/30 10:16:18    131s]   Identified SB Latch number: 0
[10/30 10:16:18    131s]   Identified MB Latch number: 0
[10/30 10:16:18    131s]   Not identified SBFF number: 0
[10/30 10:16:18    131s]   Not identified MBFF number: 0
[10/30 10:16:18    131s]   Not identified SB Latch number: 0
[10/30 10:16:18    131s]   Not identified MB Latch number: 0
[10/30 10:16:18    131s]   Number of sequential cells which are not FFs: 23
[10/30 10:16:18    131s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:16:18    131s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:16:18    131s]  Setting StdDelay to 66.90
[10/30 10:16:18    131s] Creating Cell Server, finished. 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] Deleting Cell Server ...
[10/30 10:16:18    131s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:18    131s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:16:18    131s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:18    131s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:16:18    131s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:16:18    131s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:18    131s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:16:18    131s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.001, REAL:0.001, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.027, REAL:0.028, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.027, REAL:0.028, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.001, MEM:1906.6M
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1906.6M
[10/30 10:16:18    131s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.003, REAL:0.003, MEM:1906.6M
[10/30 10:16:18    131s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:18    131s] UM:                                      -0.067 ns         -0.067 ns  postroute.hold
[10/30 10:16:18    131s] Running postRoute recovery in preEcoRoute mode
[10/30 10:16:18    131s] **opt_design ... cpu = 0:00:25, real = 0:00:23, mem = 1435.4M, totSessionCpu=0:02:12 **
[10/30 10:16:18    131s]   DRV Snapshot: (TGT)
[10/30 10:16:18    131s]          Tran DRV: 37
[10/30 10:16:18    131s]           Cap DRV: 0
[10/30 10:16:18    131s]        Fanout DRV: 0
[10/30 10:16:18    131s]            Glitch: 0
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] Creating Lib Analyzer ...
[10/30 10:16:18    131s] Creating Cell Server ...(0, 0, 0, 0)
[10/30 10:16:18    131s] Summary for sequential cells identification: 
[10/30 10:16:18    131s]   Identified SBFF number: 45
[10/30 10:16:18    131s]   Identified MBFF number: 0
[10/30 10:16:18    131s]   Identified SB Latch number: 0
[10/30 10:16:18    131s]   Identified MB Latch number: 0
[10/30 10:16:18    131s]   Not identified SBFF number: 0
[10/30 10:16:18    131s]   Not identified MBFF number: 0
[10/30 10:16:18    131s]   Not identified SB Latch number: 0
[10/30 10:16:18    131s]   Not identified MB Latch number: 0
[10/30 10:16:18    131s]   Number of sequential cells which are not FFs: 23
[10/30 10:16:18    131s]  Visiting view : ss_100C_1v60.setup_view
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/30 10:16:18    131s]  Visiting view : ff_n40C_1v95.hold_view
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/30 10:16:18    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/30 10:16:18    131s]  Setting StdDelay to 66.90
[10/30 10:16:18    131s] Creating Cell Server, finished. 
[10/30 10:16:18    131s] 
[10/30 10:16:18    131s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/30 10:16:18    131s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/30 10:16:18    131s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/30 10:16:18    131s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/30 10:16:18    131s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/30 10:16:18    131s] 
[10/30 10:16:20    133s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=1906.6M
[10/30 10:16:20    133s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=1906.6M
[10/30 10:16:20    133s] Creating Lib Analyzer, finished. 
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] Recovery Manager:
[10/30 10:16:20    133s]     Tran DRV degradation : 0 (37 -> 37, Margin 10) - Skip
[10/30 10:16:20    133s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/30 10:16:20    133s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/30 10:16:20    133s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] Checking DRV degradation...
[10/30 10:16:20    133s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/30 10:16:20    133s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=1906.56M, totSessionCpu=0:02:13).
[10/30 10:16:20    133s] **opt_design ... cpu = 0:00:27, real = 0:00:25, mem = 1440.3M, totSessionCpu=0:02:13 **
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s]   Timing/DRV Snapshot: (REF)
[10/30 10:16:20    133s]      Weighted WNS: -0.166
[10/30 10:16:20    133s]       All  PG WNS: -0.167
[10/30 10:16:20    133s]       High PG WNS: -0.167
[10/30 10:16:20    133s]       All  PG TNS: -0.067
[10/30 10:16:20    133s]       High PG TNS: -0.067
[10/30 10:16:20    133s]          Tran DRV: 37
[10/30 10:16:20    133s]           Cap DRV: 0
[10/30 10:16:20    133s]        Fanout DRV: 0
[10/30 10:16:20    133s]            Glitch: 0
[10/30 10:16:20    133s]    Category Slack: { [L, -0.167] [H, -0.167] [H, -0.167] }
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=1906.6M
[10/30 10:16:20    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=1906.6M
[10/30 10:16:20    133s] Default Rule : ""
[10/30 10:16:20    133s] Non Default Rules :
[10/30 10:16:20    133s] Worst Slack : -0.167 ns
[10/30 10:16:20    133s] Total 0 nets layer assigned (0.0).
[10/30 10:16:20    133s] GigaOpt: setting up router preferences
[10/30 10:16:20    133s]         design wns: -0.1665
[10/30 10:16:20    133s]         slack threshold: 6.5235
[10/30 10:16:20    133s] GigaOpt: 0 nets assigned router directives
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] Start Assign Priority Nets ...
[10/30 10:16:20    133s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[10/30 10:16:20    133s] Existing Priority Nets 0 (0.0%)
[10/30 10:16:20    133s] Total Assign Priority Nets 29 (1.4%)
[10/30 10:16:20    133s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=1906.6M
[10/30 10:16:20    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=1906.6M
[10/30 10:16:20    133s] Default Rule : ""
[10/30 10:16:20    133s] Non Default Rules :
[10/30 10:16:20    133s] Worst Slack : -0.167 ns
[10/30 10:16:20    133s] Total 0 nets layer assigned (0.1).
[10/30 10:16:20    133s] GigaOpt: setting up router preferences
[10/30 10:16:20    133s]         design wns: -0.1665
[10/30 10:16:20    133s]         slack threshold: 6.5235
[10/30 10:16:20    133s] GigaOpt: 0 nets assigned router directives
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] Start Assign Priority Nets ...
[10/30 10:16:20    133s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[10/30 10:16:20    133s] Existing Priority Nets 0 (0.0%)
[10/30 10:16:20    133s] Total Assign Priority Nets 29 (1.4%)
[10/30 10:16:20    133s] ** Profile ** Start :  cpu=0:00:00.0, mem=1961.2M
[10/30 10:16:20    133s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.003, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.002, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.005, REAL:0.003, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.029, REAL:0.029, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.040, REAL:0.041, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.041, REAL:0.041, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1961.2M
[10/30 10:16:20    133s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1961.2M
[10/30 10:16:20    133s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1961.2M
[10/30 10:16:20    133s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1961.2M
[10/30 10:16:20    133s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1961.2M
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] ------------------------------------------------------------
[10/30 10:16:20    133s]         Pre-ecoRoute Summary                             
[10/30 10:16:20    133s] ------------------------------------------------------------
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] Setup views included:
[10/30 10:16:20    133s]  ss_100C_1v60.setup_view 
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:20    133s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:20    133s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:20    133s] |           WNS (ns):| -0.067  | -0.067  | 12.341  | 13.275  |
[10/30 10:16:20    133s] |           TNS (ns):| -0.067  | -0.067  |  0.000  |  0.000  |
[10/30 10:16:20    133s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[10/30 10:16:20    133s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:20    133s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] +----------------+-------------------------------+------------------+
[10/30 10:16:20    133s] |                |              Real             |       Total      |
[10/30 10:16:20    133s] |    DRVs        +------------------+------------+------------------|
[10/30 10:16:20    133s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:16:20    133s] +----------------+------------------+------------+------------------+
[10/30 10:16:20    133s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:16:20    133s] |   max_tran     |     37 (37)      |   -0.200   |     72 (72)      |
[10/30 10:16:20    133s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:20    133s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:20    133s] +----------------+------------------+------------+------------------+
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] Density: 6.548%
[10/30 10:16:20    133s]        (99.644% with Fillers)
[10/30 10:16:20    133s] Total number of glitch violations: 0
[10/30 10:16:20    133s] ------------------------------------------------------------
[10/30 10:16:20    133s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1961.2M
[10/30 10:16:20    133s] **opt_design ... cpu = 0:00:27, real = 0:00:25, mem = 1394.0M, totSessionCpu=0:02:14 **
[10/30 10:16:20    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:1861.2M
[10/30 10:16:20    133s] #spOpts: N=130 cut2cut 
[10/30 10:16:20    133s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1861.2M
[10/30 10:16:20    133s] Core basic site is unithd
[10/30 10:16:20    133s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1861.2M
[10/30 10:16:20    133s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:16:20    133s] SiteArray: use 1,147,520 bytes
[10/30 10:16:20    133s] SiteArray: current memory after site array memory allocatiion 1861.2M
[10/30 10:16:20    133s] SiteArray: FP blocked sites are writable
[10/30 10:16:20    133s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.001, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.004, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1861.2M
[10/30 10:16:20    133s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:16:20    133s] Mark StBox On SiteArr starts
[10/30 10:16:20    133s] Mark StBox On SiteArr ends
[10/30 10:16:20    133s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.048, REAL:0.028, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.049, REAL:0.028, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.072, REAL:0.055, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.084, REAL:0.067, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.084, REAL:0.067, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1861.2MB).
[10/30 10:16:20    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.080, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1861.2M
[10/30 10:16:20    133s]   Signal wire search tree: 38099 elements. (cpu=0:00:00.0, mem=0.0M)
[10/30 10:16:20    133s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.005, REAL:0.005, MEM:1861.2M
[10/30 10:16:20    133s] For 416 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/30 10:16:20    133s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.003, REAL:0.003, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:1861.2M
[10/30 10:16:20    133s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[10/30 10:16:20    133s] *INFO:   Added 5 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_AO).
[10/30 10:16:20    133s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_AO).
[10/30 10:16:20    133s] *INFO:   Added 303 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_AO).
[10/30 10:16:20    133s] *INFO:   Added 131 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_AO).
[10/30 10:16:20    133s] *INFO: Total 439 filler insts added - prefix FILLER_AO (CPU: 0:00:00.2).
[10/30 10:16:20    133s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.000, REAL:0.000, MEM:1861.2M
[10/30 10:16:20    133s] For 23 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/30 10:16:20    133s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.004, REAL:0.004, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.004, REAL:0.004, MEM:1861.2M
[10/30 10:16:20    133s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1853.2M
[10/30 10:16:20    133s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1853.2M
[10/30 10:16:20    133s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1853.2M
[10/30 10:16:20    133s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1853.2M
[10/30 10:16:20    133s] -routeWithEco false                       # bool, default=false, user setting
[10/30 10:16:20    133s] -routeWithEco true                        # bool, default=false, user setting
[10/30 10:16:20    133s] -routeSelectedNetOnly false               # bool, default=false
[10/30 10:16:20    133s] -routeWithTimingDriven true               # bool, default=false, user setting
[10/30 10:16:20    133s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/30 10:16:20    133s] -routeWithSiDriven true                   # bool, default=false, user setting
[10/30 10:16:20    133s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/30 10:16:20    133s] Existing Dirty Nets : 16
[10/30 10:16:20    133s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/30 10:16:20    133s] Reset Dirty Nets : 16
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] route_global_detail
[10/30 10:16:20    133s] 
[10/30 10:16:20    133s] #set_db route_design_detail_post_route_spread_wire "true"
[10/30 10:16:20    133s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/30 10:16:20    133s] #set_db route_design_high_freq_search_repair "true"
[10/30 10:16:20    133s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/30 10:16:20    133s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/30 10:16:20    133s] #set_db route_design_antenna_diode_insertion true
[10/30 10:16:20    133s] #set_db route_design_with_eco true
[10/30 10:16:20    133s] #set_db route_design_with_si_driven false
[10/30 10:16:20    133s] #set_db route_design_with_timing_driven false
[10/30 10:16:20    133s] #Start route_global_detail on Mon Oct 30 10:16:20 2023
[10/30 10:16:20    133s] #
[10/30 10:16:20    133s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 6370 times net's RC data read were performed.
[10/30 10:16:20    133s] ### Net info: total nets: 2030
[10/30 10:16:20    133s] ### Net info: dirty nets: 4
[10/30 10:16:20    133s] ### Net info: marked as disconnected nets: 0
[10/30 10:16:20    134s] ### Net info: fully routed nets: 1976
[10/30 10:16:20    134s] ### Net info: trivial (single pin) nets: 0
[10/30 10:16:20    134s] ### Net info: unrouted nets: 21
[10/30 10:16:20    134s] ### Net info: re-extraction nets: 33
[10/30 10:16:20    134s] ### Net info: ignored nets: 0
[10/30 10:16:20    134s] ### Net info: skip routing nets: 0
[10/30 10:16:20    134s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/30 10:16:20    134s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/30 10:16:20    134s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/30 10:16:20    134s] #RTESIG:78da8d92bd6ec32014853bf729ae4806574a522e7f86b552d7b68adaae282938b642eaca
[10/30 10:16:20    134s] #       e0a16f5fa2ae8e311b878fa3732eacd69fcf7b20a87748b73f94328bf0b2474d25635ba4
[10/30 10:16:20    134s] #       b27e446df3d1c713b95fad5fdfde85a981a461f404aa9886eefbb48131fa01a24f29ef1e
[10/30 10:16:20    134s] #       fe31c90c908b77dd7899076ba6a03984e8a13af67d9864906a04a576865e17544de80f69
[10/30 10:16:20    134s] #       9a4429cb760ccd920ec8b80412cfbfc8a96d9c8d5fb675d6baae77deb2d25d91e7d476a7
[10/30 10:16:20    134s] #       b6c07114708d3297972b5d668c293222672a320a273a375d08f9674cebec862e6ee8ba30
[10/30 10:16:20    134s] #       12a158f90d25c76217c9cd0223b1c048cc26bafb03f91f03c7
[10/30 10:16:20    134s] #
[10/30 10:16:20    134s] #Loading the last recorded routing design signature
[10/30 10:16:20    134s] #Created 2 NETS and 0 SPECIALNETS new signatures
[10/30 10:16:20    134s] #Summary of the placement changes since last routing:
[10/30 10:16:20    134s] #  Number of instances added (including moved) = 22
[10/30 10:16:20    134s] #  Number of instances deleted (including moved) = 2
[10/30 10:16:20    134s] #  Number of instances resized = 17
[10/30 10:16:20    134s] #  Number of instances with pin swaps = 4
[10/30 10:16:20    134s] #  Total number of placement changes (moved instances are counted twice) = 41
[10/30 10:16:20    134s] #RTESIG:78da8d92bd6ec32014853bf729ae4806574a522e7f86b552d7b68adaae282938b642eaca
[10/30 10:16:20    134s] #       e0a16f5fa2ae8e311b878fa3732eacd69fcf7b20a87748b73f94328bf0b2474d25635ba4
[10/30 10:16:20    134s] #       b27e446df3d1c713b95fad5fdfde85a981a461f404aa9886eefbb48131fa01a24f29ef1e
[10/30 10:16:20    134s] #       fe31c90c908b77dd7899076ba6a03984e8a13af67d9864906a04a576865e17544de80f69
[10/30 10:16:20    134s] #       9a4429cb760ccd920ec8b80412cfbfc8a96d9c8d5fb675d6baae77deb2d25d91e7d476a7
[10/30 10:16:20    134s] #       b6c07114708d3297972b5d668c293222672a320a273a375d08f9674cebec862e6ee8ba30
[10/30 10:16:20    134s] #       12a158f90d25c76217c9cd0223b1c048cc26bafb03f91f03c7
[10/30 10:16:20    134s] #
[10/30 10:16:20    134s] #Using multithreading with 4 threads.
[10/30 10:16:20    134s] #Start routing data preparation on Mon Oct 30 10:16:20 2023
[10/30 10:16:20    134s] #
[10/30 10:16:21    134s] #Minimum voltage of a net in the design = 0.000.
[10/30 10:16:21    134s] #Maximum voltage of a net in the design = 1.950.
[10/30 10:16:21    134s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/30 10:16:21    134s] #Voltage range [1.600 - 1.600] has 3 nets.
[10/30 10:16:21    134s] #Voltage range [1.950 - 1.950] has 1 net.
[10/30 10:16:21    134s] #Voltage range [0.000 - 1.600] has 2018 nets.
[10/30 10:16:21    134s] #Voltage range [0.000 - 1.950] has 4 nets.
[10/30 10:16:21    134s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:16:21    134s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/30 10:16:21    134s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/30 10:16:21    134s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/30 10:16:21    134s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/30 10:16:21    134s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/30 10:16:21    134s] #Regenerating Ggrids automatically.
[10/30 10:16:21    134s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/30 10:16:21    134s] #Using automatically generated G-grids.
[10/30 10:16:21    134s] #Done routing data preparation.
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.21 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #Merging special wires using 4 threads...
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 494.1400 28.5600 ) on li1 for NET n_164. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 485.6600 25.8400 ) on li1 for NET n_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 444.5450 88.5600 ) on li1 for NET csa_tree_add_110_40_groupi_n_104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 456.5100 104.9100 ) on li1 for NET FE_OFN199_b_cache_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 444.3550 88.4000 ) on li1 for NET csa_tree_add_110_40_groupi_n_418. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 455.6200 104.7200 ) on li1 for NET FE_OFN200_b_cache_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 493.3700 28.7200 ) on li1 for NET FE_DBTN1_b_stored. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 486.4300 25.6800 ) on li1 for NET FE_DBTN1_b_stored. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 479.3000 23.1200 ) on li1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 322.2200 126.4800 ) on li1 for NET FE_OFN177_dout_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 487.1700 25.9000 ) on li1 for NET n_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 330.0100 303.0900 ) on li1 for NET addr[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 330.0100 308.5300 ) on li1 for NET addr[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 330.0100 289.8700 ) on li1 for NET addr[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 391.2200 77.5200 ) on li1 for NET FE_OFN285_n_196. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 392.1100 77.7100 ) on li1 for NET n_196. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN CIN at ( 393.1800 221.7800 ) on li1 for NET csa_tree_add_110_40_groupi_n_1133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 334.5500 161.8500 ) on li1 for NET FE_PDN355_FE_OFN146_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 329.1400 161.5250 ) on li1 for NET FE_OFN146_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 333.4800 295.1200 ) on li1 for NET FE_PDN356_FE_OFN282_FE_OFN263_FE_OFN226_FE_OFN164_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/30 10:16:21    134s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[10/30 10:16:21    134s] #To increase the message display limit, refer to the product command reference manual.
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Connectivity extraction summary:
[10/30 10:16:21    134s] #44 routed nets are extracted.
[10/30 10:16:21    134s] #    33 (1.63%) extracted nets are partially routed.
[10/30 10:16:21    134s] #1965 routed net(s) are imported.
[10/30 10:16:21    134s] #21 nets are fixed|skipped|trivial (not extracted).
[10/30 10:16:21    134s] #Total number of nets = 2030.
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Found 0 nets for post-route si or timing fixing.
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Finished routing data preparation on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Cpu time = 00:00:00
[10/30 10:16:21    134s] #Elapsed time = 00:00:00
[10/30 10:16:21    134s] #Increased memory = 13.11 (MB)
[10/30 10:16:21    134s] #Total memory = 1419.21 (MB)
[10/30 10:16:21    134s] #Peak memory = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Start global routing on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Number of eco nets is 33
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Start global routing data preparation on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Start routing resource analysis on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Routing resource analysis is done on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #  Resource Analysis:
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/30 10:16:21    134s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/30 10:16:21    134s] #  --------------------------------------------------------------
[10/30 10:16:21    134s] #  li1            V        1301           3        7569    78.87%
[10/30 10:16:21    134s] #  met1           H        1391         374        7569    21.13%
[10/30 10:16:21    134s] #  met2           V         965         339        7569    22.88%
[10/30 10:16:21    134s] #  met3           H         794         162        7569    16.07%
[10/30 10:16:21    134s] #  met4           V         717         152        7569     9.21%
[10/30 10:16:21    134s] #  met5           H          64          99        7569    49.77%
[10/30 10:16:21    134s] #  --------------------------------------------------------------
[10/30 10:16:21    134s] #  Total                   5233      23.75%       45414    32.99%
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #  22 nets (1.08%) with 1 preferred extra spacing.
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Global routing data preparation is done on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.91 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.67 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #start global routing iteration 1...
[10/30 10:16:21    134s] #Initial_route: 0.00047
[10/30 10:16:21    134s] #Reroute: 0.00015
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.29 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #start global routing iteration 2...
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.29 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[10/30 10:16:21    134s] #Total number of routable nets = 2009.
[10/30 10:16:21    134s] #Total number of nets in the design = 2030.
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #33 routable nets have only global wires.
[10/30 10:16:21    134s] #1976 routable nets have only detail routed wires.
[10/30 10:16:21    134s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/30 10:16:21    134s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Routed nets constraints summary:
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #      Default                  1              32  
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #        Total                  1              32  
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Routing constraints summary of the whole design:
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #        Rules   Pref Extra Space   Unconstrained  
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #      Default                 22            1987  
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #        Total                 22            1987  
[10/30 10:16:21    134s] #------------------------------------------------
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #                 OverCon          
[10/30 10:16:21    134s] #                  #Gcell    %Gcell
[10/30 10:16:21    134s] #     Layer           (1)   OverCon
[10/30 10:16:21    134s] #  --------------------------------
[10/30 10:16:21    134s] #  li1           0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #  met1          0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #  met2          0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #  met3          0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #  met4          0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #  met5          0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #  --------------------------------
[10/30 10:16:21    134s] #     Total      0(0.00%)   (0.00%)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/30 10:16:21    134s] #  Overflow after GR: 0.00% H + 0.00% V
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Complete Global Routing.
[10/30 10:16:21    134s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:21    134s] #Total wire length = 92952 um.
[10/30 10:16:21    134s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:21    134s] #Total wire length on LAYER li1 = 157 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met1 = 30046 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met2 = 35413 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met3 = 17680 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met4 = 8654 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met5 = 1002 um.
[10/30 10:16:21    134s] #Total number of vias = 12878
[10/30 10:16:21    134s] #Up-Via Summary (total 12878):
[10/30 10:16:21    134s] #           
[10/30 10:16:21    134s] #-----------------------
[10/30 10:16:21    134s] # li1              5485
[10/30 10:16:21    134s] # met1             6212
[10/30 10:16:21    134s] # met2              748
[10/30 10:16:21    134s] # met3              397
[10/30 10:16:21    134s] # met4               36
[10/30 10:16:21    134s] #-----------------------
[10/30 10:16:21    134s] #                 12878 
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Total number of involved priority nets 1
[10/30 10:16:21    134s] #Maximum src to sink distance for priority net 365.3
[10/30 10:16:21    134s] #Average of max src_to_sink distance for priority net 365.3
[10/30 10:16:21    134s] #Average of ave src_to_sink distance for priority net 317.6
[10/30 10:16:21    134s] #Max overcon = 0 track.
[10/30 10:16:21    134s] #Total overcon = 0.00%.
[10/30 10:16:21    134s] #Worst layer Gcell overcon rate = 0.00%.
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Global routing statistics:
[10/30 10:16:21    134s] #Cpu time = 00:00:00
[10/30 10:16:21    134s] #Elapsed time = 00:00:00
[10/30 10:16:21    134s] #Increased memory = 7.04 (MB)
[10/30 10:16:21    134s] #Total memory = 1426.25 (MB)
[10/30 10:16:21    134s] #Peak memory = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Finished global routing on Mon Oct 30 10:16:21 2023
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.66 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #Start Track Assignment.
[10/30 10:16:21    134s] #Done with 5 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[10/30 10:16:21    134s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/30 10:16:21    134s] #Complete Track Assignment.
[10/30 10:16:21    134s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:21    134s] #Total wire length = 92996 um.
[10/30 10:16:21    134s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:21    134s] #Total wire length on LAYER li1 = 164 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met1 = 30075 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met2 = 35420 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met3 = 17684 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met4 = 8653 um.
[10/30 10:16:21    134s] #Total wire length on LAYER met5 = 1000 um.
[10/30 10:16:21    134s] #Total number of vias = 12878
[10/30 10:16:21    134s] #Up-Via Summary (total 12878):
[10/30 10:16:21    134s] #           
[10/30 10:16:21    134s] #-----------------------
[10/30 10:16:21    134s] # li1              5485
[10/30 10:16:21    134s] # met1             6212
[10/30 10:16:21    134s] # met2              748
[10/30 10:16:21    134s] # met3              397
[10/30 10:16:21    134s] # met4               36
[10/30 10:16:21    134s] #-----------------------
[10/30 10:16:21    134s] #                 12878 
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.34 (MB), peak = 1610.53 (MB)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #number of short segments in preferred routing layers
[10/30 10:16:21    134s] #	
[10/30 10:16:21    134s] #	
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/30 10:16:21    134s] #Cpu time = 00:00:01
[10/30 10:16:21    134s] #Elapsed time = 00:00:01
[10/30 10:16:21    134s] #Increased memory = 48.34 (MB)
[10/30 10:16:21    134s] #Total memory = 1454.44 (MB)
[10/30 10:16:21    134s] #Peak memory = 1610.53 (MB)
[10/30 10:16:21    134s] #Using multithreading with 4 threads.
[10/30 10:16:21    134s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:16:21    134s] #
[10/30 10:16:21    134s] #Start Detail Routing..
[10/30 10:16:21    134s] #start initial detail routing ...
[10/30 10:16:21    134s] ### For initial detail routing, marked 1929 dont-route nets (design has 0 dirty nets, 61 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[10/30 10:16:21    135s] # ECO: 2.6% of the total area was rechecked for DRC, and 7.1% required routing.
[10/30 10:16:21    135s] #   number of violations = 7
[10/30 10:16:21    135s] #
[10/30 10:16:21    135s] #    By Layer and Type :
[10/30 10:16:21    135s] #	         MetSpc    Short   Totals
[10/30 10:16:21    135s] #	li1           0        0        0
[10/30 10:16:21    135s] #	met1          0        1        1
[10/30 10:16:21    135s] #	met2          1        0        1
[10/30 10:16:21    135s] #	met3          1        0        1
[10/30 10:16:21    135s] #	met4          4        0        4
[10/30 10:16:21    135s] #	Totals        6        1        7
[10/30 10:16:21    135s] #39 out of 36909 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
[10/30 10:16:21    135s] #0.0% of the total area is being checked for drcs
[10/30 10:16:21    135s] #0.0% of the total area was checked
[10/30 10:16:21    135s] #   number of violations = 7
[10/30 10:16:21    135s] #
[10/30 10:16:21    135s] #    By Layer and Type :
[10/30 10:16:21    135s] #	         MetSpc    Short   Totals
[10/30 10:16:21    135s] #	li1           0        0        0
[10/30 10:16:21    135s] #	met1          0        1        1
[10/30 10:16:21    135s] #	met2          1        0        1
[10/30 10:16:21    135s] #	met3          1        0        1
[10/30 10:16:21    135s] #	met4          4        0        4
[10/30 10:16:21    135s] #	Totals        6        1        7
[10/30 10:16:21    135s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1600.34 (MB), peak = 1610.53 (MB)
[10/30 10:16:22    135s] #start 1st optimization iteration ...
[10/30 10:16:22    136s] #   number of violations = 5
[10/30 10:16:22    136s] #
[10/30 10:16:22    136s] #    By Layer and Type :
[10/30 10:16:22    136s] #	         MetSpc   Totals
[10/30 10:16:22    136s] #	li1           0        0
[10/30 10:16:22    136s] #	met1          0        0
[10/30 10:16:22    136s] #	met2          1        1
[10/30 10:16:22    136s] #	met3          0        0
[10/30 10:16:22    136s] #	met4          4        4
[10/30 10:16:22    136s] #	Totals        5        5
[10/30 10:16:22    136s] #    number of process antenna violations = 24
[10/30 10:16:22    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.34 (MB), peak = 1610.53 (MB)
[10/30 10:16:22    136s] #start 2nd optimization iteration ...
[10/30 10:16:22    136s] #   number of violations = 5
[10/30 10:16:22    136s] #
[10/30 10:16:22    136s] #    By Layer and Type :
[10/30 10:16:22    136s] #	         MetSpc   Totals
[10/30 10:16:22    136s] #	li1           0        0
[10/30 10:16:22    136s] #	met1          0        0
[10/30 10:16:22    136s] #	met2          1        1
[10/30 10:16:22    136s] #	met3          0        0
[10/30 10:16:22    136s] #	met4          4        4
[10/30 10:16:22    136s] #	Totals        5        5
[10/30 10:16:22    136s] #    number of process antenna violations = 26
[10/30 10:16:22    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.62 (MB), peak = 1610.53 (MB)
[10/30 10:16:22    136s] #start 3rd optimization iteration ...
[10/30 10:16:22    136s] #   number of violations = 7
[10/30 10:16:22    136s] #
[10/30 10:16:22    136s] #    By Layer and Type :
[10/30 10:16:22    136s] #	         MetSpc    Short   Totals
[10/30 10:16:22    136s] #	li1           0        0        0
[10/30 10:16:22    136s] #	met1          0        0        0
[10/30 10:16:22    136s] #	met2          1        0        1
[10/30 10:16:22    136s] #	met3          1        1        2
[10/30 10:16:22    136s] #	met4          4        0        4
[10/30 10:16:22    136s] #	Totals        6        1        7
[10/30 10:16:22    136s] #    number of process antenna violations = 26
[10/30 10:16:22    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.62 (MB), peak = 1610.53 (MB)
[10/30 10:16:22    136s] #start 4th optimization iteration ...
[10/30 10:16:22    136s] #   number of violations = 5
[10/30 10:16:22    136s] #
[10/30 10:16:22    136s] #    By Layer and Type :
[10/30 10:16:22    136s] #	         MetSpc   Totals
[10/30 10:16:22    136s] #	li1           0        0
[10/30 10:16:22    136s] #	met1          0        0
[10/30 10:16:22    136s] #	met2          1        1
[10/30 10:16:22    136s] #	met3          0        0
[10/30 10:16:22    136s] #	met4          4        4
[10/30 10:16:22    136s] #	Totals        5        5
[10/30 10:16:22    136s] #    number of process antenna violations = 26
[10/30 10:16:22    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.62 (MB), peak = 1610.53 (MB)
[10/30 10:16:22    136s] #start 5th optimization iteration ...
[10/30 10:16:22    136s] #   number of violations = 6
[10/30 10:16:22    136s] #
[10/30 10:16:22    136s] #    By Layer and Type :
[10/30 10:16:22    136s] #	         MetSpc   Totals
[10/30 10:16:22    136s] #	li1           0        0
[10/30 10:16:22    136s] #	met1          0        0
[10/30 10:16:22    136s] #	met2          1        1
[10/30 10:16:22    136s] #	met3          1        1
[10/30 10:16:22    136s] #	met4          4        4
[10/30 10:16:22    136s] #	Totals        6        6
[10/30 10:16:22    136s] #    number of process antenna violations = 26
[10/30 10:16:22    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.77 (MB), peak = 1610.53 (MB)
[10/30 10:16:22    136s] #start 6th optimization iteration ...
[10/30 10:16:22    137s] #   number of violations = 5
[10/30 10:16:22    137s] #
[10/30 10:16:22    137s] #    By Layer and Type :
[10/30 10:16:22    137s] #	         MetSpc   Totals
[10/30 10:16:22    137s] #	li1           0        0
[10/30 10:16:22    137s] #	met1          0        0
[10/30 10:16:22    137s] #	met2          1        1
[10/30 10:16:22    137s] #	met3          0        0
[10/30 10:16:22    137s] #	met4          4        4
[10/30 10:16:22    137s] #	Totals        5        5
[10/30 10:16:22    137s] #    number of process antenna violations = 26
[10/30 10:16:22    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.10 (MB), peak = 1648.13 (MB)
[10/30 10:16:22    137s] #start 7th optimization iteration ...
[10/30 10:16:22    137s] #   number of violations = 5
[10/30 10:16:22    137s] #
[10/30 10:16:22    137s] #    By Layer and Type :
[10/30 10:16:22    137s] #	         MetSpc   Totals
[10/30 10:16:22    137s] #	li1           0        0
[10/30 10:16:22    137s] #	met1          0        0
[10/30 10:16:22    137s] #	met2          1        1
[10/30 10:16:22    137s] #	met3          0        0
[10/30 10:16:22    137s] #	met4          4        4
[10/30 10:16:22    137s] #	Totals        5        5
[10/30 10:16:22    137s] #    number of process antenna violations = 26
[10/30 10:16:22    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.73 (MB), peak = 1648.15 (MB)
[10/30 10:16:22    137s] #start 8th optimization iteration ...
[10/30 10:16:22    137s] #   number of violations = 5
[10/30 10:16:22    137s] #
[10/30 10:16:22    137s] #    By Layer and Type :
[10/30 10:16:22    137s] #	         MetSpc   Totals
[10/30 10:16:22    137s] #	li1           0        0
[10/30 10:16:22    137s] #	met1          0        0
[10/30 10:16:22    137s] #	met2          1        1
[10/30 10:16:22    137s] #	met3          0        0
[10/30 10:16:22    137s] #	met4          4        4
[10/30 10:16:22    137s] #	Totals        5        5
[10/30 10:16:22    137s] #    number of process antenna violations = 26
[10/30 10:16:22    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.36 (MB), peak = 1648.15 (MB)
[10/30 10:16:22    137s] #start 9th optimization iteration ...
[10/30 10:16:22    137s] #   number of violations = 5
[10/30 10:16:22    137s] #
[10/30 10:16:22    137s] #    By Layer and Type :
[10/30 10:16:22    137s] #	         MetSpc   Totals
[10/30 10:16:22    137s] #	li1           0        0
[10/30 10:16:22    137s] #	met1          0        0
[10/30 10:16:22    137s] #	met2          1        1
[10/30 10:16:22    137s] #	met3          0        0
[10/30 10:16:22    137s] #	met4          4        4
[10/30 10:16:22    137s] #	Totals        5        5
[10/30 10:16:22    137s] #    number of process antenna violations = 26
[10/30 10:16:22    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.55 (MB), peak = 1648.15 (MB)
[10/30 10:16:22    137s] #Complete Detail Routing.
[10/30 10:16:22    137s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:22    137s] #Total wire length = 92926 um.
[10/30 10:16:22    137s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:22    137s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:22    137s] #Total wire length on LAYER met1 = 30034 um.
[10/30 10:16:22    137s] #Total wire length on LAYER met2 = 35415 um.
[10/30 10:16:22    137s] #Total wire length on LAYER met3 = 17687 um.
[10/30 10:16:22    137s] #Total wire length on LAYER met4 = 8640 um.
[10/30 10:16:22    137s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:22    137s] #Total number of vias = 12880
[10/30 10:16:22    137s] #Up-Via Summary (total 12880):
[10/30 10:16:22    137s] #           
[10/30 10:16:22    137s] #-----------------------
[10/30 10:16:22    137s] # li1              5492
[10/30 10:16:22    137s] # met1             6214
[10/30 10:16:22    137s] # met2              747
[10/30 10:16:22    137s] # met3              393
[10/30 10:16:22    137s] # met4               34
[10/30 10:16:22    137s] #-----------------------
[10/30 10:16:22    137s] #                 12880 
[10/30 10:16:22    137s] #
[10/30 10:16:22    137s] #Total number of DRC violations = 5
[10/30 10:16:22    137s] #Total number of violations on LAYER li1 = 0
[10/30 10:16:22    137s] #Total number of violations on LAYER met1 = 0
[10/30 10:16:22    137s] #Total number of violations on LAYER met2 = 1
[10/30 10:16:22    137s] #Total number of violations on LAYER met3 = 0
[10/30 10:16:22    137s] #Total number of violations on LAYER met4 = 4
[10/30 10:16:22    137s] #Total number of violations on LAYER met5 = 0
[10/30 10:16:22    137s] #Cpu time = 00:00:03
[10/30 10:16:22    137s] #Elapsed time = 00:00:01
[10/30 10:16:22    137s] #Increased memory = -10.59 (MB)
[10/30 10:16:22    137s] #Total memory = 1443.85 (MB)
[10/30 10:16:22    137s] #Peak memory = 1648.15 (MB)
[10/30 10:16:22    137s] #
[10/30 10:16:22    137s] #Start Post Routing Optimization.
[10/30 10:16:22    137s] #start 1st post routing optimization iteration ...
[10/30 10:16:23    138s] #    number of DRC violations = 5
[10/30 10:16:23    138s] #
[10/30 10:16:23    138s] #    By Layer and Type :
[10/30 10:16:23    138s] #	         MetSpc   Totals
[10/30 10:16:23    138s] #	li1           0        0
[10/30 10:16:23    138s] #	met1          0        0
[10/30 10:16:23    138s] #	met2          1        1
[10/30 10:16:23    138s] #	met3          0        0
[10/30 10:16:23    138s] #	met4          4        4
[10/30 10:16:23    138s] #	Totals        5        5
[10/30 10:16:23    138s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1443.89 (MB), peak = 1649.48 (MB)
[10/30 10:16:23    138s] #start 2nd post routing optimization iteration ...
[10/30 10:16:23    140s] #    number of DRC violations = 5
[10/30 10:16:23    140s] #
[10/30 10:16:23    140s] #    By Layer and Type :
[10/30 10:16:23    140s] #	         MetSpc   Totals
[10/30 10:16:23    140s] #	li1           0        0
[10/30 10:16:23    140s] #	met1          0        0
[10/30 10:16:23    140s] #	met2          1        1
[10/30 10:16:23    140s] #	met3          0        0
[10/30 10:16:23    140s] #	met4          4        4
[10/30 10:16:23    140s] #	Totals        5        5
[10/30 10:16:23    140s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1444.07 (MB), peak = 1653.84 (MB)
[10/30 10:16:23    140s] #start 3rd post routing optimization iteration ...
[10/30 10:16:24    141s] #    number of DRC violations = 5
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #    By Layer and Type :
[10/30 10:16:24    141s] #	         MetSpc   Totals
[10/30 10:16:24    141s] #	li1           0        0
[10/30 10:16:24    141s] #	met1          0        0
[10/30 10:16:24    141s] #	met2          1        1
[10/30 10:16:24    141s] #	met3          0        0
[10/30 10:16:24    141s] #	met4          4        4
[10/30 10:16:24    141s] #	Totals        5        5
[10/30 10:16:24    141s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1443.85 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    141s] #Complete Post Routing Optimization.
[10/30 10:16:24    141s] #Cpu time = 00:00:04
[10/30 10:16:24    141s] #Elapsed time = 00:00:02
[10/30 10:16:24    141s] #Increased memory = 0.00 (MB)
[10/30 10:16:24    141s] #Total memory = 1443.85 (MB)
[10/30 10:16:24    141s] #Peak memory = 1657.89 (MB)
[10/30 10:16:24    141s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:24    141s] #Total wire length = 92926 um.
[10/30 10:16:24    141s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:24    141s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met1 = 30034 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met2 = 35415 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met3 = 17687 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met4 = 8640 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:24    141s] #Total number of vias = 12880
[10/30 10:16:24    141s] #Up-Via Summary (total 12880):
[10/30 10:16:24    141s] #           
[10/30 10:16:24    141s] #-----------------------
[10/30 10:16:24    141s] # li1              5492
[10/30 10:16:24    141s] # met1             6214
[10/30 10:16:24    141s] # met2              747
[10/30 10:16:24    141s] # met3              393
[10/30 10:16:24    141s] # met4               34
[10/30 10:16:24    141s] #-----------------------
[10/30 10:16:24    141s] #                 12880 
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #Total number of DRC violations = 5
[10/30 10:16:24    141s] #Total number of violations on LAYER li1 = 0
[10/30 10:16:24    141s] #Total number of violations on LAYER met1 = 0
[10/30 10:16:24    141s] #Total number of violations on LAYER met2 = 1
[10/30 10:16:24    141s] #Total number of violations on LAYER met3 = 0
[10/30 10:16:24    141s] #Total number of violations on LAYER met4 = 4
[10/30 10:16:24    141s] #Total number of violations on LAYER met5 = 0
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #start routing for process antenna violation fix ...
[10/30 10:16:24    141s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #    By Layer and Type :
[10/30 10:16:24    141s] #	         MetSpc   Totals
[10/30 10:16:24    141s] #	li1           0        0
[10/30 10:16:24    141s] #	met1          0        0
[10/30 10:16:24    141s] #	met2          1        1
[10/30 10:16:24    141s] #	met3          0        0
[10/30 10:16:24    141s] #	met4          4        4
[10/30 10:16:24    141s] #	Totals        5        5
[10/30 10:16:24    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.89 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:24    141s] #Total wire length = 92929 um.
[10/30 10:16:24    141s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:24    141s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met1 = 30030 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met2 = 35398 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met3 = 17686 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met4 = 8664 um.
[10/30 10:16:24    141s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:24    141s] #Total number of vias = 12908
[10/30 10:16:24    141s] #Up-Via Summary (total 12908):
[10/30 10:16:24    141s] #           
[10/30 10:16:24    141s] #-----------------------
[10/30 10:16:24    141s] # li1              5492
[10/30 10:16:24    141s] # met1             6230
[10/30 10:16:24    141s] # met2              749
[10/30 10:16:24    141s] # met3              403
[10/30 10:16:24    141s] # met4               34
[10/30 10:16:24    141s] #-----------------------
[10/30 10:16:24    141s] #                 12908 
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #Total number of DRC violations = 5
[10/30 10:16:24    141s] #Total number of net violated process antenna rule = 1
[10/30 10:16:24    141s] #Total number of violations on LAYER li1 = 0
[10/30 10:16:24    141s] #Total number of violations on LAYER met1 = 0
[10/30 10:16:24    141s] #Total number of violations on LAYER met2 = 1
[10/30 10:16:24    141s] #Total number of violations on LAYER met3 = 0
[10/30 10:16:24    141s] #Total number of violations on LAYER met4 = 4
[10/30 10:16:24    141s] #Total number of violations on LAYER met5 = 0
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] # start diode insertion for process antenna violation fix ...
[10/30 10:16:24    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.5M
[10/30 10:16:24    141s] # output diode eco list to '.nano_eco_diode.list1'.
[10/30 10:16:24    141s] #
[10/30 10:16:24    141s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:24    141s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1945.5M
[10/30 10:16:24    141s] Core basic site is unithd
[10/30 10:16:24    141s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1945.5M
[10/30 10:16:24    141s] SiteArray: one-level site array dimensions = 220 x 1304
[10/30 10:16:24    141s] SiteArray: use 1,147,520 bytes
[10/30 10:16:24    141s] SiteArray: current memory after site array memory allocatiion 1945.5M
[10/30 10:16:24    141s] SiteArray: FP blocked sites are writable
[10/30 10:16:24    141s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.002, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1945.5M
[10/30 10:16:24    141s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/30 10:16:24    141s] Mark StBox On SiteArr starts
[10/30 10:16:24    141s] Mark StBox On SiteArr ends
[10/30 10:16:24    141s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.006, REAL:0.002, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.006, REAL:0.003, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.028, REAL:0.027, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    141s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.040, REAL:0.040, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.040, REAL:0.040, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1945.5MB).
[10/30 10:16:24    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.053, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.001, REAL:0.001, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.002, REAL:0.003, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.035, REAL:0.019, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.036, REAL:0.019, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.058, REAL:0.043, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.070, REAL:0.056, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.070, REAL:0.056, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.068, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.002, REAL:0.002, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.002, REAL:0.002, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.002, REAL:0.002, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1945.5M
[10/30 10:16:24    142s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1945.5M
[10/30 10:16:24    142s] # 0 diode(s) added
[10/30 10:16:24    142s] # 0 old filler cell(s) deleted
[10/30 10:16:24    142s] # 0 new filler cell(s) added
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.59 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:24    142s] #Total wire length = 92929 um.
[10/30 10:16:24    142s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:24    142s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met1 = 30030 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met2 = 35398 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met3 = 17686 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met4 = 8664 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:24    142s] #Total number of vias = 12908
[10/30 10:16:24    142s] #Up-Via Summary (total 12908):
[10/30 10:16:24    142s] #           
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] # li1              5492
[10/30 10:16:24    142s] # met1             6230
[10/30 10:16:24    142s] # met2              749
[10/30 10:16:24    142s] # met3              403
[10/30 10:16:24    142s] # met4               34
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] #                 12908 
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Total number of DRC violations = 5
[10/30 10:16:24    142s] #Total number of process antenna violations = 1
[10/30 10:16:24    142s] #Total number of violations on LAYER li1 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met1 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met2 = 1
[10/30 10:16:24    142s] #Total number of violations on LAYER met3 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met4 = 4
[10/30 10:16:24    142s] #Total number of violations on LAYER met5 = 0
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:24    142s] #Total wire length = 92929 um.
[10/30 10:16:24    142s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:24    142s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met1 = 30030 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met2 = 35398 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met3 = 17686 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met4 = 8664 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:24    142s] #Total number of vias = 12908
[10/30 10:16:24    142s] #Up-Via Summary (total 12908):
[10/30 10:16:24    142s] #           
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] # li1              5492
[10/30 10:16:24    142s] # met1             6230
[10/30 10:16:24    142s] # met2              749
[10/30 10:16:24    142s] # met3              403
[10/30 10:16:24    142s] # met4               34
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] #                 12908 
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Total number of DRC violations = 5
[10/30 10:16:24    142s] #Total number of process antenna violations = 1
[10/30 10:16:24    142s] #Total number of violations on LAYER li1 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met1 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met2 = 1
[10/30 10:16:24    142s] #Total number of violations on LAYER met3 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met4 = 4
[10/30 10:16:24    142s] #Total number of violations on LAYER met5 = 0
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Start routing data preparation on Mon Oct 30 10:16:24 2023
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Minimum voltage of a net in the design = 0.000.
[10/30 10:16:24    142s] #Maximum voltage of a net in the design = 1.950.
[10/30 10:16:24    142s] #Voltage range [0.000 - 1.600] has 2018 nets.
[10/30 10:16:24    142s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/30 10:16:24    142s] #Voltage range [1.600 - 1.600] has 3 nets.
[10/30 10:16:24    142s] #Voltage range [1.950 - 1.950] has 1 net.
[10/30 10:16:24    142s] #Voltage range [0.000 - 1.950] has 4 nets.
[10/30 10:16:24    142s] #Regenerating Ggrids automatically.
[10/30 10:16:24    142s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/30 10:16:24    142s] #Using automatically generated G-grids.
[10/30 10:16:24    142s] #Done routing data preparation.
[10/30 10:16:24    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.95 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    142s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Start Post Route wire spreading..
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Start data preparation for wire spreading...
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Data preparation is done on Mon Oct 30 10:16:24 2023
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Start Post Route Wire Spread.
[10/30 10:16:24    142s] #Done with 252 horizontal wires in 2 hboxes and 286 vertical wires in 2 hboxes.
[10/30 10:16:24    142s] #Complete Post Route Wire Spread.
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:24    142s] #Total wire length = 93100 um.
[10/30 10:16:24    142s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:24    142s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met1 = 30089 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met2 = 35486 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met3 = 17704 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met4 = 8669 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:24    142s] #Total number of vias = 12908
[10/30 10:16:24    142s] #Up-Via Summary (total 12908):
[10/30 10:16:24    142s] #           
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] # li1              5492
[10/30 10:16:24    142s] # met1             6230
[10/30 10:16:24    142s] # met2              749
[10/30 10:16:24    142s] # met3              403
[10/30 10:16:24    142s] # met4               34
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] #                 12908 
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #   number of violations = 5
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #    By Layer and Type :
[10/30 10:16:24    142s] #	         MetSpc   Totals
[10/30 10:16:24    142s] #	li1           0        0
[10/30 10:16:24    142s] #	met1          0        0
[10/30 10:16:24    142s] #	met2          1        1
[10/30 10:16:24    142s] #	met3          0        0
[10/30 10:16:24    142s] #	met4          4        4
[10/30 10:16:24    142s] #	Totals        5        5
[10/30 10:16:24    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.41 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    142s] #CELL_VIEW dot_product,init has 5 DRC violations
[10/30 10:16:24    142s] #Total number of DRC violations = 5
[10/30 10:16:24    142s] #Total number of process antenna violations = 1
[10/30 10:16:24    142s] #Total number of violations on LAYER li1 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met1 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met2 = 1
[10/30 10:16:24    142s] #Total number of violations on LAYER met3 = 0
[10/30 10:16:24    142s] #Total number of violations on LAYER met4 = 4
[10/30 10:16:24    142s] #Total number of violations on LAYER met5 = 0
[10/30 10:16:24    142s] #Post Route wire spread is done.
[10/30 10:16:24    142s] #Total number of nets with non-default rule or having extra spacing = 22
[10/30 10:16:24    142s] #Total wire length = 93100 um.
[10/30 10:16:24    142s] #Total half perimeter of net bounding box = 84821 um.
[10/30 10:16:24    142s] #Total wire length on LAYER li1 = 156 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met1 = 30089 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met2 = 35486 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met3 = 17704 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met4 = 8669 um.
[10/30 10:16:24    142s] #Total wire length on LAYER met5 = 995 um.
[10/30 10:16:24    142s] #Total number of vias = 12908
[10/30 10:16:24    142s] #Up-Via Summary (total 12908):
[10/30 10:16:24    142s] #           
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] # li1              5492
[10/30 10:16:24    142s] # met1             6230
[10/30 10:16:24    142s] # met2              749
[10/30 10:16:24    142s] # met3              403
[10/30 10:16:24    142s] # met4               34
[10/30 10:16:24    142s] #-----------------------
[10/30 10:16:24    142s] #                 12908 
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #route_detail Statistics:
[10/30 10:16:24    142s] #Cpu time = 00:00:08
[10/30 10:16:24    142s] #Elapsed time = 00:00:03
[10/30 10:16:24    142s] #Increased memory = -9.46 (MB)
[10/30 10:16:24    142s] #Total memory = 1444.98 (MB)
[10/30 10:16:24    142s] #Peak memory = 1657.89 (MB)
[10/30 10:16:24    142s] #Updating routing design signature
[10/30 10:16:24    142s] #Created 505 library cell signatures
[10/30 10:16:24    142s] #Created 2030 NETS and 0 SPECIALNETS signatures
[10/30 10:16:24    142s] #Created 36909 instance signatures
[10/30 10:16:24    142s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.49 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    142s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.49 (MB), peak = 1657.89 (MB)
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] #route_global_detail statistics:
[10/30 10:16:24    142s] #Cpu time = 00:00:09
[10/30 10:16:24    142s] #Elapsed time = 00:00:04
[10/30 10:16:24    142s] #Increased memory = 11.97 (MB)
[10/30 10:16:24    142s] #Total memory = 1412.09 (MB)
[10/30 10:16:24    142s] #Peak memory = 1657.89 (MB)
[10/30 10:16:24    142s] #Number of warnings = 23
[10/30 10:16:24    142s] #Total number of warnings = 102
[10/30 10:16:24    142s] #Number of fails = 0
[10/30 10:16:24    142s] #Total number of fails = 0
[10/30 10:16:24    142s] #Complete route_global_detail on Mon Oct 30 10:16:24 2023
[10/30 10:16:24    142s] #
[10/30 10:16:24    142s] ### 
[10/30 10:16:24    142s] ###   Scalability Statistics
[10/30 10:16:24    142s] ### 
[10/30 10:16:24    142s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:16:24    142s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[10/30 10:16:24    142s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:16:24    142s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[10/30 10:16:24    142s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/30 10:16:24    142s] ###   Entire Command                |        00:00:09|        00:00:04|             2.1|
[10/30 10:16:24    142s] ### --------------------------------+----------------+----------------+----------------+
[10/30 10:16:24    142s] ### 
[10/30 10:16:24    142s] **opt_design ... cpu = 0:00:36, real = 0:00:29, mem = 1379.2M, totSessionCpu=0:02:23 **
[10/30 10:16:24    142s] -routeWithEco false                       # bool, default=false, user setting
[10/30 10:16:24    142s] -routeSelectedNetOnly false               # bool, default=false
[10/30 10:16:24    142s] -routeWithTimingDriven true               # bool, default=false, user setting
[10/30 10:16:24    142s] -routeWithSiDriven true                   # bool, default=false, user setting
[10/30 10:16:24    142s] New Signature Flow (restoreNanoRouteOptions) ....
[10/30 10:16:24    142s] Extraction called for design 'dot_product' of instances=36909 and nets=2030 using extraction engine 'post_route' at effort level 'low' .
[10/30 10:16:24    142s] post_route (extract_rc_effort_level low) RC Extraction called for design dot_product.
[10/30 10:16:24    142s] RC Extraction called in multi-corner(2) mode.
[10/30 10:16:24    142s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:16:24    142s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:16:24    142s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/30 10:16:24    142s] * Layer Id             : 1 - M1
[10/30 10:16:24    142s]       Thickness        : 0.1
[10/30 10:16:24    142s]       Min Width        : 0.17
[10/30 10:16:24    142s]       Layer Dielectric : 4.1
[10/30 10:16:24    142s] * Layer Id             : 2 - M2
[10/30 10:16:24    142s]       Thickness        : 0.35
[10/30 10:16:24    142s]       Min Width        : 0.14
[10/30 10:16:24    142s]       Layer Dielectric : 4.1
[10/30 10:16:24    142s] * Layer Id             : 3 - M3
[10/30 10:16:24    142s]       Thickness        : 0.35
[10/30 10:16:24    142s]       Min Width        : 0.14
[10/30 10:16:24    142s]       Layer Dielectric : 4.1
[10/30 10:16:24    142s] * Layer Id             : 4 - M4
[10/30 10:16:24    142s]       Thickness        : 0.8
[10/30 10:16:24    142s]       Min Width        : 0.3
[10/30 10:16:24    142s]       Layer Dielectric : 4.1
[10/30 10:16:24    142s] * Layer Id             : 5 - M5
[10/30 10:16:24    142s]       Thickness        : 0.8
[10/30 10:16:24    142s]       Min Width        : 0.3
[10/30 10:16:24    142s]       Layer Dielectric : 4.1
[10/30 10:16:24    142s] * Layer Id             : 6 - M6
[10/30 10:16:24    142s]       Thickness        : 1.2
[10/30 10:16:24    142s]       Min Width        : 1.6
[10/30 10:16:24    142s]       Layer Dielectric : 4.1
[10/30 10:16:24    142s] extractDetailRC Option : -outfile /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d -maxResLength 200  -basic
[10/30 10:16:24    142s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[10/30 10:16:24    142s]       RC Corner Indexes            0       1   
[10/30 10:16:24    142s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:16:24    142s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/30 10:16:24    142s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:16:24    142s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:16:24    142s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:16:24    142s] Shrink Factor                : 1.00000
[10/30 10:16:24    142s] Initializing multi-corner resistance tables ...
[10/30 10:16:24    142s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1868.4M)
[10/30 10:16:25    142s] Creating parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for storing RC.
[10/30 10:16:25    142s] Extracted 10.006% (CPU Time= 0:00:00.0  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 20.0079% (CPU Time= 0:00:00.0  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 30.006% (CPU Time= 0:00:00.0  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 40.0079% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 60.0079% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 70.006% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 80.0079% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] 2023/10/30 10:16:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:25    142s] 2023/10/30 10:16:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:25    142s] Extracted 90.006% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1912.4M)
[10/30 10:16:25    142s] Number of Extracted Resistors     : 39446
[10/30 10:16:25    142s] Number of Extracted Ground Cap.   : 40216
[10/30 10:16:25    142s] Number of Extracted Coupling Cap. : 74100
[10/30 10:16:25    142s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:25    142s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/30 10:16:25    142s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1888.4M)
[10/30 10:16:25    142s] Creating parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb_Filter.rcdb.d' for storing RC.
[10/30 10:16:25    142s] 2023/10/30 10:16:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:25    142s] 2023/10/30 10:16:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:25    142s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 2008 times net's RC data read were performed.
[10/30 10:16:25    142s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1896.430M)
[10/30 10:16:25    142s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:25    142s] processing rcdb (/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d) for hinst (top) of cell (dot_product);
[10/30 10:16:25    142s] 2023/10/30 10:16:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:25    142s] 2023/10/30 10:16:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:25    142s] 2023/10/30 10:16:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:25    142s] 2023/10/30 10:16:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:25    142s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1896.430M)
[10/30 10:16:25    142s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1896.430M)
[10/30 10:16:25    142s] **opt_design ... cpu = 0:00:36, real = 0:00:30, mem = 1380.4M, totSessionCpu=0:02:23 **
[10/30 10:16:25    142s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:16:25    142s] Begin IPO call back ...
[10/30 10:16:25    143s] End IPO call back ...
[10/30 10:16:25    143s] #################################################################################
[10/30 10:16:25    143s] # Design Stage: PostRoute
[10/30 10:16:25    143s] # Design Name: dot_product
[10/30 10:16:25    143s] # Design Mode: 130nm
[10/30 10:16:25    143s] # Analysis Mode: MMMC OCV 
[10/30 10:16:25    143s] # Parasitics Mode: SPEF/RCDB
[10/30 10:16:25    143s] # Signoff Settings: SI On 
[10/30 10:16:25    143s] #################################################################################
[10/30 10:16:25    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 1895.6M, InitMEM = 1895.6M)
[10/30 10:16:25    143s] Setting infinite Tws ...
[10/30 10:16:25    143s] First Iteration Infinite Tw... 
[10/30 10:16:25    143s] Calculate early delays in OCV mode...
[10/30 10:16:25    143s] Calculate late delays in OCV mode...
[10/30 10:16:25    143s] Start delay calculation (fullDC) (4 T). (MEM=1895.55)
[10/30 10:16:25    143s] Initializing multi-corner resistance tables ...
[10/30 10:16:25    143s] End AAE Lib Interpolated Model. (MEM=1911.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:25    143s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:25    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1913.7M)
[10/30 10:16:25    143s] AAE_INFO: 4 threads acquired from CTE.
[10/30 10:16:25    143s] Total number of fetched objects 2023
[10/30 10:16:25    143s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:25    143s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:25    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:25    143s] End delay calculation. (MEM=2085.41 CPU=0:00:00.4 REAL=0:00:00.0)
[10/30 10:16:25    143s] End delay calculation (fullDC). (MEM=2085.41 CPU=0:00:00.4 REAL=0:00:00.0)
[10/30 10:16:25    143s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2085.4M) ***
[10/30 10:16:26    143s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2053.4M)
[10/30 10:16:26    143s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:16:26    143s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2085.4M)
[10/30 10:16:26    143s] Starting SI iteration 2
[10/30 10:16:26    143s] Calculate early delays in OCV mode...
[10/30 10:16:26    143s] Calculate late delays in OCV mode...
[10/30 10:16:26    143s] Start delay calculation (fullDC) (4 T). (MEM=1923.76)
[10/30 10:16:26    143s] End AAE Lib Interpolated Model. (MEM=1923.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:26    143s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 5. 
[10/30 10:16:26    143s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 2023. 
[10/30 10:16:26    143s] Total number of fetched objects 2023
[10/30 10:16:26    143s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:26    143s] AAE_INFO-618: Total number of nets in the design is 2030,  8.2 percent of the nets selected for SI analysis
[10/30 10:16:26    143s] End delay calculation. (MEM=2044.38 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:26    143s] End delay calculation (fullDC). (MEM=2044.38 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:26    143s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2044.4M) ***
[10/30 10:16:26    144s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:24 mem=2044.4M)
[10/30 10:16:26    144s] ** Profile ** Start :  cpu=0:00:00.0, mem=2044.4M
[10/30 10:16:26    144s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2044.4M
[10/30 10:16:26    144s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.049, REAL:0.027, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.049, REAL:0.027, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.071, REAL:0.050, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.083, REAL:0.063, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.083, REAL:0.063, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2076.4M
[10/30 10:16:26    144s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2076.4M
[10/30 10:16:26    144s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2076.4M
[10/30 10:16:26    144s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2076.4M
[10/30 10:16:26    144s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=2076.4M
[10/30 10:16:26    144s] 
[10/30 10:16:26    144s] ------------------------------------------------------------
[10/30 10:16:26    144s]        Post-ecoRoute Summary                             
[10/30 10:16:26    144s] ------------------------------------------------------------
[10/30 10:16:26    144s] 
[10/30 10:16:26    144s] Setup views included:
[10/30 10:16:26    144s]  ss_100C_1v60.setup_view 
[10/30 10:16:26    144s] 
[10/30 10:16:26    144s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:26    144s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:26    144s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:26    144s] |           WNS (ns):| -0.058  | -0.058  | 12.230  | 13.164  |
[10/30 10:16:26    144s] |           TNS (ns):| -0.058  | -0.058  |  0.000  |  0.000  |
[10/30 10:16:26    144s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[10/30 10:16:26    144s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:26    144s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:26    144s] 
[10/30 10:16:26    144s] +----------------+-------------------------------+------------------+
[10/30 10:16:26    144s] |                |              Real             |       Total      |
[10/30 10:16:26    144s] |    DRVs        +------------------+------------+------------------|
[10/30 10:16:26    144s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:16:26    144s] +----------------+------------------+------------+------------------+
[10/30 10:16:26    144s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:16:26    144s] |   max_tran     |     36 (36)      |   -0.199   |     72 (72)      |
[10/30 10:16:26    144s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:26    144s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:26    144s] +----------------+------------------+------------+------------------+
[10/30 10:16:26    144s] 
[10/30 10:16:26    144s] Density: 6.548%
[10/30 10:16:26    144s]        (100.003% with Fillers)
[10/30 10:16:26    144s] Total number of glitch violations: 0
[10/30 10:16:26    144s] ------------------------------------------------------------
[10/30 10:16:26    144s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2076.4M
[10/30 10:16:26    144s] **opt_design ... cpu = 0:00:37, real = 0:00:31, mem = 1457.3M, totSessionCpu=0:02:24 **
[10/30 10:16:26    144s] **opt_design ... cpu = 0:00:37, real = 0:00:31, mem = 1457.3M, totSessionCpu=0:02:24 **
[10/30 10:16:26    144s] Executing marking Critical Nets1
[10/30 10:16:26    144s] *** Timing NOT met, worst failing slack is -0.058
[10/30 10:16:26    144s] *** Check timing (0:00:00.0)
[10/30 10:16:26    144s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[10/30 10:16:26    144s] Info: 22 clock nets excluded from IPO operation.
[10/30 10:16:26    144s] End AAE Lib Interpolated Model. (MEM=1923.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:26    144s] PhyDesignGrid: maxLocalDensity 1.00
[10/30 10:16:26    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=1923.8M
[10/30 10:16:26    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:1923.8M
[10/30 10:16:26    144s] #spOpts: N=130 mergeVia=F cut2cut 
[10/30 10:16:26    144s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1923.8M
[10/30 10:16:26    144s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1923.8M
[10/30 10:16:26    144s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1923.8M
[10/30 10:16:26    144s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1923.8M
[10/30 10:16:26    144s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.006, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.033, REAL:0.034, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.033, REAL:0.034, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.001, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1925.3M
[10/30 10:16:26    144s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.001, REAL:0.002, MEM:1925.3M
[10/30 10:16:26    144s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1925.3MB).
[10/30 10:16:26    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.050, MEM:1925.3M
[10/30 10:16:26    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=1925.3M
[10/30 10:16:28    146s] *info: 22 clock nets excluded
[10/30 10:16:28    146s] *info: 8 special nets excluded.
[10/30 10:16:28    146s] *info: 12 no-driver nets excluded.
[10/30 10:16:28    146s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[10/30 10:16:28    146s] PathGroup :  reg2reg  TargetSlack : 0.1 
[10/30 10:16:28    146s] ** GigaOpt Optimizer WNS Slack -0.058 TNS Slack -0.058 Density 100.00
[10/30 10:16:28    146s] Optimizer TNS Opt
[10/30 10:16:28    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2120.3M
[10/30 10:16:28    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2120.3M
[10/30 10:16:28    146s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/30 10:16:28    146s] Info: End MT loop @oiCellDelayCachingJob.
[10/30 10:16:28    146s] Active Path Group: reg2reg  
[10/30 10:16:28    146s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:28    146s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                 End Point                  |
[10/30 10:16:28    146s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:28    146s] |  -0.058|   -0.058|  -0.058|   -0.058|   100.00%|   0:00:00.0| 2136.3M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:16:28    146s] |  -0.058|   -0.058|  -0.058|   -0.058|   100.00%|   0:00:00.0| 2174.5M|ss_100C_1v60.setup_view|  reg2reg| accumulator_reg[31]/D                      |
[10/30 10:16:28    146s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------------------------+
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2174.5M) ***
[10/30 10:16:28    146s]   Timing Snapshot: (TGT)
[10/30 10:16:28    146s]      Weighted WNS: -0.158
[10/30 10:16:28    146s]       All  PG WNS: -0.158
[10/30 10:16:28    146s]       High PG WNS: -0.158
[10/30 10:16:28    146s]       All  PG TNS: -0.058
[10/30 10:16:28    146s]       High PG TNS: -0.058
[10/30 10:16:28    146s]    Category Slack: { [L, -0.158] [H, -0.158] [H, -0.158] }
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] Checking setup slack degradation ...
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] Recovery Manager:
[10/30 10:16:28    146s]   Low  Effort WNS Jump: 0.000 (REF: -0.167, TGT: -0.158, Threshold: 0.150) - Skip
[10/30 10:16:28    146s]   High Effort WNS Jump: 0.000 (REF: { -0.167, -0.167 }, TGT: { -0.158, -0.158 }, Threshold: 0.075) - Skip
[10/30 10:16:28    146s]   Low  Effort TNS Jump: 0.000 (REF: -0.067, TGT: -0.058, Threshold: 50.000) - Skip
[10/30 10:16:28    146s]   High Effort TNS Jump: 0.000 (REF: -0.067, TGT: -0.058, Threshold: 25.000) - Skip
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2174.5M) ***
[10/30 10:16:28    146s] **** Begin NDR-Layer Usage Statistics ****
[10/30 10:16:28    146s] Layer 3 has 22 constrained nets 
[10/30 10:16:28    146s] **** End NDR-Layer Usage Statistics ****
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2174.5M) ***
[10/30 10:16:28    146s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2071.5M
[10/30 10:16:28    146s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:2071.5M
[10/30 10:16:28    146s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2071.5M
[10/30 10:16:28    146s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2071.5M
[10/30 10:16:28    146s] End: GigaOpt Optimization in post-eco TNS mode
[10/30 10:16:28    146s] Running postRoute recovery in postEcoRoute mode
[10/30 10:16:28    146s] **opt_design ... cpu = 0:00:40, real = 0:00:33, mem = 1514.9M, totSessionCpu=0:02:27 **
[10/30 10:16:28    146s]   Timing/DRV Snapshot: (TGT)
[10/30 10:16:28    146s]      Weighted WNS: -0.158
[10/30 10:16:28    146s]       All  PG WNS: -0.158
[10/30 10:16:28    146s]       High PG WNS: -0.158
[10/30 10:16:28    146s]       All  PG TNS: -0.058
[10/30 10:16:28    146s]       High PG TNS: -0.058
[10/30 10:16:28    146s]          Tran DRV: 36
[10/30 10:16:28    146s]           Cap DRV: 0
[10/30 10:16:28    146s]        Fanout DRV: 0
[10/30 10:16:28    146s]            Glitch: 0
[10/30 10:16:28    146s]    Category Slack: { [L, -0.158] [H, -0.158] [H, -0.158] }
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] Checking setup slack degradation ...
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] Recovery Manager:
[10/30 10:16:28    146s]   Low  Effort WNS Jump: 0.000 (REF: -0.167, TGT: -0.158, Threshold: 0.150) - Skip
[10/30 10:16:28    146s]   High Effort WNS Jump: 0.000 (REF: { -0.167, -0.167 }, TGT: { -0.158, -0.158 }, Threshold: 0.075) - Skip
[10/30 10:16:28    146s]   Low  Effort TNS Jump: 0.000 (REF: -0.067, TGT: -0.058, Threshold: 50.000) - Skip
[10/30 10:16:28    146s]   High Effort TNS Jump: 0.000 (REF: -0.067, TGT: -0.058, Threshold: 25.000) - Skip
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] Recovery Manager:
[10/30 10:16:28    146s] Checking DRV degradation...
[10/30 10:16:28    146s]     Tran DRV degradation : 0 (37 -> 36, Margin 20) - Skip
[10/30 10:16:28    146s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/30 10:16:28    146s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/30 10:16:28    146s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/30 10:16:28    146s] 
[10/30 10:16:28    146s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/30 10:16:28    146s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1976.66M, totSessionCpu=0:02:27).
[10/30 10:16:28    146s] **opt_design ... cpu = 0:00:40, real = 0:00:33, mem = 1514.9M, totSessionCpu=0:02:27 **
[10/30 10:16:28    146s] 
[10/30 10:16:29    147s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:29    147s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:16:29    147s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:29    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:16:29    147s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:16:29    147s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:29    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:16:29    147s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.001, REAL:0.001, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.027, REAL:0.028, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.028, REAL:0.028, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.002, MEM:1970.1M
[10/30 10:16:29    147s] 
[10/30 10:16:29    147s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.003, REAL:0.003, MEM:1970.1M
[10/30 10:16:29    147s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:29    147s] UM:                                                                   postroute.recovery
[10/30 10:16:29    147s] Latch borrow mode reset to max_borrow
[10/30 10:16:29    147s] Set spgFreeCellsHonorFence to 1
[10/30 10:16:29    147s] cleaningup cpe interface
[10/30 10:16:29    147s] Reported timing to dir ./timingReports
[10/30 10:16:29    147s] **opt_design ... cpu = 0:00:40, real = 0:00:34, mem = 1510.1M, totSessionCpu=0:02:27 **
[10/30 10:16:29    147s] End AAE Lib Interpolated Model. (MEM=1938.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:29    147s] Begin: glitch net info
[10/30 10:16:29    147s] glitch slack range: number of glitch nets
[10/30 10:16:29    147s] glitch slack < -0.32 : 0
[10/30 10:16:29    147s] -0.32 < glitch slack < -0.28 : 0
[10/30 10:16:29    147s] -0.28 < glitch slack < -0.24 : 0
[10/30 10:16:29    147s] -0.24 < glitch slack < -0.2 : 0
[10/30 10:16:29    147s] -0.2 < glitch slack < -0.16 : 0
[10/30 10:16:29    147s] -0.16 < glitch slack < -0.12 : 0
[10/30 10:16:29    147s] -0.12 < glitch slack < -0.08 : 0
[10/30 10:16:29    147s] -0.08 < glitch slack < -0.04 : 0
[10/30 10:16:29    147s] -0.04 < glitch slack : 0
[10/30 10:16:29    147s] End: glitch net info
[10/30 10:16:29    147s] 2023/10/30 10:16:29 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:29    147s] 2023/10/30 10:16:29 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:29    147s] ** Profile ** Start :  cpu=0:00:00.0, mem=1938.1M
[10/30 10:16:29    147s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.001, REAL:0.001, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.002, REAL:0.002, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1938.1M
[10/30 10:16:29    147s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.005, REAL:0.002, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.006, REAL:0.003, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.028, REAL:0.027, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.006, REAL:0.006, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.039, REAL:0.039, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.039, REAL:0.039, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.001, REAL:0.002, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1970.1M
[10/30 10:16:29    147s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:29    147s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1970.1M
[10/30 10:16:29    147s] End AAE Lib Interpolated Model. (MEM=1970.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:29    147s]  
[10/30 10:16:29    147s] **INFO: Starting Blocking QThread with 4 CPU
[10/30 10:16:29    147s]    ____________________________________________________________________
[10/30 10:16:29    147s] __/ message from Blocking QThread
[10/30 10:16:29    147s] Multi-CPU acceleration using 4 CPU(s).
[10/30 10:16:29    147s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[10/30 10:16:29    147s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[10/30 10:16:29    147s] Multithreaded Timing Analysis is initialized with 4 threads
[10/30 10:16:29    147s] 
[10/30 10:16:29    147s] Multithreaded Timing Analysis is initialized with 4 threads
[10/30 10:16:29    147s] 
[10/30 10:16:29    147s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:16:29    147s] Begin IPO call back ...
[10/30 10:16:29    147s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:16:29    147s] Begin IPO call back ...
[10/30 10:16:29    147s] End IPO call back ...
[10/30 10:16:29    147s] End IPO call back ...
[10/30 10:16:29    147s] #################################################################################
[10/30 10:16:29    147s] # Design Stage: PostRoute
[10/30 10:16:29    147s] # Design Name: dot_product
[10/30 10:16:29    147s] # Design Mode: 130nm
[10/30 10:16:29    147s] #################################################################################
[10/30 10:16:29    147s] # Analysis Mode: MMMC OCV 
[10/30 10:16:29    147s] # Parasitics Mode: SPEF/RCDB
[10/30 10:16:29    147s] # Design Stage: PostRoute
[10/30 10:16:29    147s] # Design Name: dot_product
[10/30 10:16:29    147s] # Design Mode: 130nm
[10/30 10:16:29    147s] # Analysis Mode: MMMC OCV 
[10/30 10:16:29    147s] # Parasitics Mode: SPEF/RCDB
[10/30 10:16:29    147s] # Signoff Settings: SI [10/30 10:16:29    147s] # Signoff Settings: SI On 
[10/30 10:16:29    147s] #################################################################################
On 
[10/30 10:16:29    147s] #################################################################################
[10/30 10:16:29    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[10/30 10:16:29    147s] First Iteration Infinite Tw... 
[10/30 10:16:29    147s] Calculate late delays in OCV mode...
[10/30 10:16:29    147s] Calculate late delays in OCV mode...
[10/30 10:16:29    147s] Calculate early delays in OCV mode...
[10/30 10:16:29    147s] Calculate early delays in OCV mode...
[10/30 10:16:29    147s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:29    147s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:16:29    147s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:29    147s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/30 10:16:29    147s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:29    147s] Total number of fetched objects 2023
[10/30 10:16:29    147s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:29    147s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:30    147s] Total number of fetched objects 2023
[10/30 10:16:30    147s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:30    147s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:29    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:29    147s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[10/30 10:16:30    147s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[10/30 10:16:29    147s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[10/30 10:16:30    147s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[10/30 10:16:29    147s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
[10/30 10:16:29    147s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:29    147s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:16:30    147s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:30    147s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:16:29    147s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:29    147s] Starting SI iteration 2
[10/30 10:16:30    147s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/30 10:16:30    147s] Starting SI iteration 2
[10/30 10:16:29    147s] Calculate late delays in OCV mode...
[10/30 10:16:30    147s] Calculate late delays in OCV mode...
[10/30 10:16:29    147s] Calculate early delays in OCV mode...
[10/30 10:16:30    147s] Calculate early delays in OCV mode...
[10/30 10:16:29    147s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:30    147s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/30 10:16:29    147s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:29    147s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/30 10:16:29    147s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 38. 
[10/30 10:16:29    147s] Total number of fetched objects 2023
[10/30 10:16:29    147s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:29    147s] AAE_INFO-618: Total number of nets in the design is 2030,  4.2 percent of the nets selected for SI analysis
[10/30 10:16:30    147s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/30 10:16:30    147s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 38. 
[10/30 10:16:30    147s] Total number of fetched objects 2023
[10/30 10:16:30    147s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:30    147s] AAE_INFO-618: Total number of nets in the design is 2030,  4.2 percent of the nets selected for SI analysis
[10/30 10:16:29    147s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[10/30 10:16:29    147s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/30 10:16:29    147s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:30    147s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/30 10:16:30    147s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:29    147s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M)
[10/30 10:16:30    147s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M)
[10/30 10:16:29    147s] ** Profile ** Overall slacks : [10/30 10:16:30    147s] ** Profile ** Overall slacks :  cpu=0:00:01.1, mem=0.0M
 cpu=0:00:01.1, mem=0.0M
[10/30 10:16:30    147s] ** Profile ** ff_n40C_1v95.hold_view slacks :  cpu=0:00:00.0, mem=0.0M
[10/30 10:16:29    147s] ** Profile ** ff_n40C_1v95.hold_view slacks :  cpu=0:00:00.0, mem=0.0M
[10/30 10:16:29    147s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[10/30 10:16:30    147s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[10/30 10:16:29    147s] ** Profile ** ff_n40C_1v95.hold_view reports :  cpu=0:00:00.1, mem=0.0M
[10/30 10:16:30    147s] ** Profile ** ff_n40C_1v95.hold_view reports :  cpu=0:00:00.1, mem=0.0M
[10/30 10:16:29    147s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.4/0:00:01.0 (1.4), mem = 0.0M
[10/30 10:16:30    147s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.4/0:00:01.0 (1.4), mem = 0.0M
 
[10/30 10:16:30    148s] _______________________________________________________________________
[10/30 10:16:30    148s] ** Profile ** Overall slacks :  cpu=0:00:01.0, mem=2041.6M
[10/30 10:16:30    148s] ** Profile ** ss_100C_1v60.setup_view slacks :  cpu=0:00:00.0, mem=2041.6M
[10/30 10:16:30    148s] 2023/10/30 10:16:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:30    148s] 2023/10/30 10:16:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:30    148s] 2023/10/30 10:16:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:30    148s] 2023/10/30 10:16:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:30    148s] 2023/10/30 10:16:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:30    148s] 2023/10/30 10:16:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:31    148s] 2023/10/30 10:16:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:31    148s] 2023/10/30 10:16:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:31    148s] 2023/10/30 10:16:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:31    148s] 2023/10/30 10:16:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:31    148s] 2023/10/30 10:16:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:31    148s] 2023/10/30 10:16:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:31    148s] 2023/10/30 10:16:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:31    148s] 2023/10/30 10:16:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:31    148s] 2023/10/30 10:16:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:31    148s] 2023/10/30 10:16:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:31    148s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=2023.6M
[10/30 10:16:31    148s] ** Profile ** ss_100C_1v60.setup_view reports :  cpu=0:00:00.1, mem=2023.6M
[10/30 10:16:31    148s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=2023.6M
[10/30 10:16:31    148s] 
[10/30 10:16:31    148s] ------------------------------------------------------------
[10/30 10:16:31    148s]      opt_design Final SI Timing Summary                             
[10/30 10:16:31    148s] ------------------------------------------------------------
[10/30 10:16:31    148s] 
[10/30 10:16:31    148s] Setup views included:
[10/30 10:16:31    148s]  ss_100C_1v60.setup_view 
[10/30 10:16:31    148s] Hold  views included:
[10/30 10:16:31    148s]  ff_n40C_1v95.hold_view
[10/30 10:16:31    148s] 
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] |           WNS (ns):| -0.058  | -0.058  | 12.230  | 13.164  |
[10/30 10:16:31    148s] |           TNS (ns):| -0.058  | -0.058  |  0.000  |  0.000  |
[10/30 10:16:31    148s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[10/30 10:16:31    148s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] |ss_100C_1v60.setup_view
[10/30 10:16:31    148s] |                    | -0.058  | -0.058  | 12.230  | 13.164  |
[10/30 10:16:31    148s] |                    | -0.058  | -0.058  |  0.000  |  0.000  |
[10/30 10:16:31    148s] |                    |    1    |    1    |    0    |    0    |
[10/30 10:16:31    148s] |                    |   87    |   82    |    5    |   55    |
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] 
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] |           WNS (ns):|  0.088  |  0.238  |  0.537  |  0.088  |
[10/30 10:16:31    148s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:16:31    148s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[10/30 10:16:31    148s] |          All Paths:|   87    |   82    |    5    |   55    |
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] |ff_n40C_1v95.hold_view
[10/30 10:16:31    148s] |                    |  0.088  |  0.238  |  0.537  |  0.088  |
[10/30 10:16:31    148s] |                    |  0.000  |  0.000  |  0.000  |  0.000  |
[10/30 10:16:31    148s] |                    |    0    |    0    |    0    |    0    |
[10/30 10:16:31    148s] |                    |   87    |   82    |    5    |   55    |
[10/30 10:16:31    148s] +--------------------+---------+---------+---------+---------+
[10/30 10:16:31    148s] 
[10/30 10:16:31    148s] +----------------+-------------------------------+------------------+
[10/30 10:16:31    148s] |                |              Real             |       Total      |
[10/30 10:16:31    148s] |    DRVs        +------------------+------------+------------------|
[10/30 10:16:31    148s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/30 10:16:31    148s] +----------------+------------------+------------+------------------+
[10/30 10:16:31    148s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/30 10:16:31    148s] |   max_tran     |     36 (36)      |   -0.199   |     72 (72)      |
[10/30 10:16:31    148s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:31    148s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/30 10:16:31    148s] +----------------+------------------+------------+------------------+
[10/30 10:16:31    148s] 
[10/30 10:16:31    148s] Density: 6.548%
[10/30 10:16:31    148s]        (100.003% with Fillers)
[10/30 10:16:31    148s] Total number of glitch violations: 0
[10/30 10:16:31    148s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.4, REAL=0:00:02.0, MEM=2023.6M
[10/30 10:16:31    148s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2023.6M
[10/30 10:16:31    148s] **opt_design ... cpu = 0:00:42, real = 0:00:36, mem = 1514.2M, totSessionCpu=0:02:29 **
[10/30 10:16:31    148s]  ReSet Options after AAE Based Opt flow 
[10/30 10:16:31    148s] Deleting Cell Server ...
[10/30 10:16:31    148s] Deleting Lib Analyzer.
[10/30 10:16:31    148s] Opt: RC extraction mode changed to 'detail'
[10/30 10:16:31    148s] *** Finished opt_design ***
[10/30 10:16:31    148s] cleaningup cpe interface
[10/30 10:16:31    148s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:31    148s] UM:                                      -0.058 ns         -0.058 ns  final
[10/30 10:16:32    148s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:32    148s] [hotspot] |            |   max hotspot | total hotspot |
[10/30 10:16:32    148s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:32    148s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/30 10:16:32    148s] [hotspot] | normalized |          0.00 |          0.00 |
[10/30 10:16:32    148s] [hotspot] +------------+---------------+---------------+
[10/30 10:16:32    148s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/30 10:16:32    148s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.001, REAL:0.001, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.026, REAL:0.027, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.026, REAL:0.027, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.001, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.001, REAL:0.002, MEM:1970.1M
[10/30 10:16:32    148s] 
[10/30 10:16:32    148s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M
[10/30 10:16:32    148s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.003, REAL:0.003, MEM:1970.1M
[10/30 10:16:32    149s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/30 10:16:32    149s] UM:         44.81             42         -0.058 ns         -0.058 ns  opt_design_postroute
[10/30 10:16:32    149s] 
[10/30 10:16:32    149s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:44.2 real=0:00:39.1)
[10/30 10:16:32    149s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:32    149s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.3 real=0:00:01.0)
[10/30 10:16:32    149s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.0)
[10/30 10:16:32    149s] 	OPT_RUNTIME:        AreaReclaim (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:32    149s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:04.7 real=0:00:04.2)
[10/30 10:16:32    149s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:32    149s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.8 real=0:00:00.5)
[10/30 10:16:32    149s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.9 real=0:00:02.7)
[10/30 10:16:32    149s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:09.2 real=0:00:08.9)
[10/30 10:16:32    149s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:07.2 real=0:00:07.1)
[10/30 10:16:32    149s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[10/30 10:16:32    149s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:09.0 real=0:00:04.3)
[10/30 10:16:32    149s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.3 real=0:00:00.9)
[10/30 10:16:32    149s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[10/30 10:16:32    149s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[10/30 10:16:32    149s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/30 10:16:32    149s] cleaningup cpe interface
[10/30 10:16:32    149s] Info: pop threads available for lower-level modules during optimization.
[10/30 10:16:32    149s] Info: Destroy the CCOpt slew target map.
[10/30 10:16:32    149s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[10/30 10:16:32    149s] @file(par.tcl) 216: puts "write_db pre_write_regs" 
[10/30 10:16:32    149s] write_db pre_write_regs
[10/30 10:16:32    149s] @file(par.tcl) 217: write_db pre_write_regs
[10/30 10:16:32    149s] #% Begin write_db save design ... (date=10/30 10:16:32, mem=1519.4M)
[10/30 10:16:32    149s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:32    149s] The in-memory database contained RC information but was not saved. To save 
[10/30 10:16:32    149s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/30 10:16:32    149s] so it should only be saved when it is really desired.
[10/30 10:16:32    149s] % Begin Save ccopt configuration ... (date=10/30 10:16:32, mem=1519.4M)
[10/30 10:16:32    149s] % End Save ccopt configuration ... (date=10/30 10:16:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1519.8M, current mem=1519.8M)
[10/30 10:16:32    149s] % Begin Save netlist data ... (date=10/30 10:16:32, mem=1519.8M)
[10/30 10:16:32    149s] Writing Binary DB to pre_write_regs/dot_product.v.bin in multi-threaded mode...
[10/30 10:16:32    149s] % End Save netlist data ... (date=10/30 10:16:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1520.3M, current mem=1520.3M)
[10/30 10:16:32    149s] Saving symbol-table file in separate thread ...
[10/30 10:16:32    149s] Saving congestion map file in separate thread ...
[10/30 10:16:32    149s] Saving congestion map file pre_write_regs/dot_product.route.congmap.gz ...
[10/30 10:16:32    149s] % Begin Save AAE data ... (date=10/30 10:16:32, mem=1520.4M)
[10/30 10:16:32    149s] Saving AAE Data ...
[10/30 10:16:32    149s] % End Save AAE data ... (date=10/30 10:16:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1520.4M, current mem=1520.4M)
[10/30 10:16:32    149s] 2023/10/30 10:16:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:32    149s] 2023/10/30 10:16:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:32    149s] 2023/10/30 10:16:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:32    149s] 2023/10/30 10:16:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:32    149s] % Begin Save clock tree data ... (date=10/30 10:16:32, mem=1520.5M)
[10/30 10:16:32    149s] % End Save clock tree data ... (date=10/30 10:16:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1520.7M, current mem=1520.7M)
[10/30 10:16:32    149s] Saving preference file pre_write_regs/gui.pref.tcl ...
[10/30 10:16:32    149s] Saving mode setting ...
[10/30 10:16:32    149s] Saving root attributes to be loaded post write_db ...
[10/30 10:16:32    149s] Saving global file ...
[10/30 10:16:32    149s] Saving root attributes to be loaded previous write_db ...
[10/30 10:16:32    149s] 2023/10/30 10:16:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:32    149s] 2023/10/30 10:16:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:32    149s] Saving Drc markers ...
[10/30 10:16:32    149s] 2023/10/30 10:16:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:32    149s] 2023/10/30 10:16:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:33    149s] ... 6 markers are saved ...
[10/30 10:16:33    149s] ... 5 geometry drc markers are saved ...
[10/30 10:16:33    149s] ... 1 antenna drc markers are saved ...
[10/30 10:16:33    149s] % Begin Save routing data ... (date=10/30 10:16:33, mem=1527.2M)
[10/30 10:16:33    149s] Saving route file ...
[10/30 10:16:33    149s] 2023/10/30 10:16:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:33    149s] 2023/10/30 10:16:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:33    149s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1970.1M) ***
[10/30 10:16:33    149s] % End Save routing data ... (date=10/30 10:16:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.5M, current mem=1527.5M)
[10/30 10:16:33    149s] Saving floorplan file in separate thread ...
[10/30 10:16:33    149s] Saving PG Conn file in separate thread ...
[10/30 10:16:33    149s] Saving placement file in separate thread ...
[10/30 10:16:33    149s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:16:33    149s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1986.1M) ***
[10/30 10:16:33    149s] 2023/10/30 10:16:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:33    149s] 2023/10/30 10:16:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:33    149s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:33    149s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:33    149s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:33    149s] Saving property file pre_write_regs/dot_product.prop
[10/30 10:16:33    149s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1986.1M) ***
[10/30 10:16:33    149s] #Saving pin access data to file pre_write_regs/dot_product.apa ...
[10/30 10:16:33    149s] #
[10/30 10:16:33    149s] % Begin Save power constraints data ... (date=10/30 10:16:33, mem=1528.6M)
[10/30 10:16:33    149s] % End Save power constraints data ... (date=10/30 10:16:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1528.6M, current mem=1528.6M)
[10/30 10:16:33    149s] Saving CPF database ...
[10/30 10:16:33    149s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:16:34    149s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:34    149s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:34    149s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:34    149s] Generated self-contained design pre_write_regs
[10/30 10:16:34    149s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:34    149s] #% End write_db save design ... (date=10/30 10:16:34, total cpu=0:00:00.9, real=0:00:02.0, peak res=1528.6M, current mem=1464.9M)
[10/30 10:16:34    149s] 
[10/30 10:16:34    149s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:16:34    149s] Severity  ID               Count  Summary                                  
[10/30 10:16:34    149s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:16:34    149s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:16:34    149s] 
[10/30 10:16:34    149s] @file(par.tcl) 218: puts "ln -sfn pre_write_regs latest" 
[10/30 10:16:34    149s] ln -sfn pre_write_regs latest
[10/30 10:16:34    149s] @file(par.tcl) 219: ln -sfn pre_write_regs latest
[10/30 10:16:34    149s] @file(par.tcl) 221: set write_cells_ir "./find_regs_cells.json"
[10/30 10:16:34    149s] @file(par.tcl) 222: set write_cells_ir [open $write_cells_ir "w"]
[10/30 10:16:34    149s] @file(par.tcl) 223: puts $write_cells_ir "\["
[10/30 10:16:34    149s] @file(par.tcl) 225: set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]
[10/30 10:16:34    150s] @file(par.tcl) 227: set len [llength $refs]
[10/30 10:16:34    150s] @file(par.tcl) 229: for {set i 0} {$i < [llength $refs]} {incr i} {
[10/30 10:16:34    150s]             if {$i == $len - 1} {
[10/30 10:16:34    150s]                 puts $write_cells_ir "    \"[lindex $refs $i]\""
[10/30 10:16:34    150s]             } else {
[10/30 10:16:34    150s]                 puts $write_cells_ir "    \"[lindex $refs $i]\","
[10/30 10:16:34    150s]             }
[10/30 10:16:34    150s]         }
[10/30 10:16:34    150s] @file(par.tcl) 237: puts $write_cells_ir "\]"
[10/30 10:16:34    150s] @file(par.tcl) 238: close $write_cells_ir
[10/30 10:16:34    150s] @file(par.tcl) 239: set write_regs_ir "./find_regs_paths.json"
[10/30 10:16:34    150s] @file(par.tcl) 240: set write_regs_ir [open $write_regs_ir "w"]
[10/30 10:16:34    150s] @file(par.tcl) 241: puts $write_regs_ir "\["
[10/30 10:16:34    150s] @file(par.tcl) 243: set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
[10/30 10:16:34    150s] @file(par.tcl) 245: set len [llength $regs]
[10/30 10:16:34    150s] @file(par.tcl) 247: for {set i 0} {$i < [llength $regs]} {incr i} {
[10/30 10:16:34    150s]             #regsub -all {/} [lindex $regs $i] . myreg
[10/30 10:16:34    150s]             set myreg [lindex $regs $i]
[10/30 10:16:34    150s]             if {$i == $len - 1} {
[10/30 10:16:34    150s]                 puts $write_regs_ir "    \"$myreg\""
[10/30 10:16:34    150s]             } else {
[10/30 10:16:34    150s]                 puts $write_regs_ir "    \"$myreg\","
[10/30 10:16:34    150s]             }
[10/30 10:16:34    150s]         }
[10/30 10:16:34    150s] @file(par.tcl) 257: puts $write_regs_ir "\]"
[10/30 10:16:34    150s] @file(par.tcl) 259: close $write_regs_ir
[10/30 10:16:34    150s] @file(par.tcl) 261: puts "write_db pre_sky130_connect_nets2" 
[10/30 10:16:34    150s] write_db pre_sky130_connect_nets2
[10/30 10:16:34    150s] @file(par.tcl) 262: write_db pre_sky130_connect_nets2
[10/30 10:16:34    150s] #% Begin write_db save design ... (date=10/30 10:16:34, mem=1464.9M)
[10/30 10:16:34    150s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:34    150s] The in-memory database contained RC information but was not saved. To save 
[10/30 10:16:34    150s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/30 10:16:34    150s] so it should only be saved when it is really desired.
[10/30 10:16:34    150s] % Begin Save ccopt configuration ... (date=10/30 10:16:34, mem=1464.9M)
[10/30 10:16:34    150s] % End Save ccopt configuration ... (date=10/30 10:16:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.9M, current mem=1464.9M)
[10/30 10:16:34    150s] % Begin Save netlist data ... (date=10/30 10:16:34, mem=1464.9M)
[10/30 10:16:34    150s] Writing Binary DB to pre_sky130_connect_nets2/dot_product.v.bin in multi-threaded mode...
[10/30 10:16:34    150s] % End Save netlist data ... (date=10/30 10:16:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.4M, current mem=1467.4M)
[10/30 10:16:34    150s] Saving symbol-table file in separate thread ...
[10/30 10:16:34    150s] Saving congestion map file in separate thread ...
[10/30 10:16:34    150s] Saving congestion map file pre_sky130_connect_nets2/dot_product.route.congmap.gz ...
[10/30 10:16:34    150s] % Begin Save AAE data ... (date=10/30 10:16:34, mem=1467.4M)
[10/30 10:16:34    150s] Saving AAE Data ...
[10/30 10:16:34    150s] % End Save AAE data ... (date=10/30 10:16:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.4M, current mem=1467.4M)
[10/30 10:16:34    150s] 2023/10/30 10:16:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:34    150s] 2023/10/30 10:16:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:34    150s] 2023/10/30 10:16:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:34    150s] 2023/10/30 10:16:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:35    150s] % Begin Save clock tree data ... (date=10/30 10:16:34, mem=1467.4M)
[10/30 10:16:35    150s] % End Save clock tree data ... (date=10/30 10:16:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.4M, current mem=1467.4M)
[10/30 10:16:35    150s] Saving preference file pre_sky130_connect_nets2/gui.pref.tcl ...
[10/30 10:16:35    150s] Saving mode setting ...
[10/30 10:16:35    150s] Saving root attributes to be loaded post write_db ...
[10/30 10:16:35    150s] Saving global file ...
[10/30 10:16:35    150s] Saving root attributes to be loaded previous write_db ...
[10/30 10:16:35    150s] 2023/10/30 10:16:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:35    150s] 2023/10/30 10:16:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:35    150s] Saving Drc markers ...
[10/30 10:16:35    150s] 2023/10/30 10:16:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:35    150s] 2023/10/30 10:16:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:35    150s] ... 6 markers are saved ...
[10/30 10:16:35    150s] ... 5 geometry drc markers are saved ...
[10/30 10:16:35    150s] ... 1 antenna drc markers are saved ...
[10/30 10:16:35    150s] % Begin Save routing data ... (date=10/30 10:16:35, mem=1474.4M)
[10/30 10:16:35    150s] Saving route file ...
[10/30 10:16:35    150s] 2023/10/30 10:16:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:35    150s] 2023/10/30 10:16:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:35    150s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1960.4M) ***
[10/30 10:16:35    150s] % End Save routing data ... (date=10/30 10:16:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.5M, current mem=1474.5M)
[10/30 10:16:35    150s] Saving floorplan file in separate thread ...
[10/30 10:16:35    150s] Saving PG Conn file in separate thread ...
[10/30 10:16:35    150s] Saving placement file in separate thread ...
[10/30 10:16:35    150s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:16:35    150s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1976.4M) ***
[10/30 10:16:35    150s] 2023/10/30 10:16:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:35    150s] 2023/10/30 10:16:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:35    150s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:35    150s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:35    150s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:35    150s] Saving property file pre_sky130_connect_nets2/dot_product.prop
[10/30 10:16:35    150s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1976.4M) ***
[10/30 10:16:35    150s] #Saving pin access data to file pre_sky130_connect_nets2/dot_product.apa ...
[10/30 10:16:36    150s] #
[10/30 10:16:36    150s] % Begin Save power constraints data ... (date=10/30 10:16:36, mem=1476.4M)
[10/30 10:16:36    150s] % End Save power constraints data ... (date=10/30 10:16:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1476.4M, current mem=1476.4M)
[10/30 10:16:36    150s] Saving CPF database ...
[10/30 10:16:36    150s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:16:37    150s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:37    150s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:37    150s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:37    150s] Generated self-contained design pre_sky130_connect_nets2
[10/30 10:16:37    150s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:37    150s] #% End write_db save design ... (date=10/30 10:16:37, total cpu=0:00:00.8, real=0:00:03.0, peak res=1476.4M, current mem=1466.3M)
[10/30 10:16:37    150s] 
[10/30 10:16:37    150s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:16:37    150s] Severity  ID               Count  Summary                                  
[10/30 10:16:37    150s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:16:37    150s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:16:37    150s] 
[10/30 10:16:37    150s] @file(par.tcl) 263: puts "ln -sfn pre_sky130_connect_nets2 latest" 
[10/30 10:16:37    150s] ln -sfn pre_sky130_connect_nets2 latest
[10/30 10:16:37    150s] @file(par.tcl) 264: ln -sfn pre_sky130_connect_nets2 latest
[10/30 10:16:37    150s] @file(par.tcl) 265: connect_global_net VDD -type pg_pin -pin_base_name VPWR -all -auto_tie -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 266: connect_global_net VDD -type net    -net_base_name VPWR -all -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 267: connect_global_net VDD -type pg_pin -pin_base_name VPB -all -auto_tie -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 268: connect_global_net VDD -type net    -net_base_name VPB -all -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 269: connect_global_net VDD -type pg_pin -pin_base_name vdd -all -auto_tie -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 270: connect_global_net VDD -type net    -net_base_name vdd -all -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 271: connect_global_net VSS -type pg_pin -pin_base_name VGND -all -auto_tie -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 272: connect_global_net VSS -type net    -net_base_name VGND -all -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 273: connect_global_net VSS -type pg_pin -pin_base_name VNB -all -auto_tie -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 274: connect_global_net VSS -type net    -net_base_name VNB -all -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 275: connect_global_net VSS -type pg_pin -pin_base_name vss -all -auto_tie -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 276: connect_global_net VSS -type net    -net_base_name vss -all -netlist_override
[10/30 10:16:37    150s] @file(par.tcl) 277: puts "write_db pre_write_design" 
[10/30 10:16:37    150s] write_db pre_write_design
[10/30 10:16:37    150s] @file(par.tcl) 278: write_db pre_write_design
[10/30 10:16:37    150s] #% Begin write_db save design ... (date=10/30 10:16:37, mem=1466.3M)
[10/30 10:16:37    150s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:37    150s] The in-memory database contained RC information but was not saved. To save 
[10/30 10:16:37    150s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/30 10:16:37    150s] so it should only be saved when it is really desired.
[10/30 10:16:37    150s] % Begin Save ccopt configuration ... (date=10/30 10:16:37, mem=1466.3M)
[10/30 10:16:37    150s] % End Save ccopt configuration ... (date=10/30 10:16:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.3M, current mem=1466.3M)
[10/30 10:16:37    150s] % Begin Save netlist data ... (date=10/30 10:16:37, mem=1466.3M)
[10/30 10:16:37    150s] Writing Binary DB to pre_write_design/dot_product.v.bin in multi-threaded mode...
[10/30 10:16:37    150s] % End Save netlist data ... (date=10/30 10:16:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1468.8M, current mem=1468.8M)
[10/30 10:16:37    150s] Saving symbol-table file in separate thread ...
[10/30 10:16:37    150s] Saving congestion map file in separate thread ...
[10/30 10:16:37    150s] Saving congestion map file pre_write_design/dot_product.route.congmap.gz ...
[10/30 10:16:37    150s] % Begin Save AAE data ... (date=10/30 10:16:37, mem=1468.8M)
[10/30 10:16:37    150s] Saving AAE Data ...
[10/30 10:16:37    150s] % End Save AAE data ... (date=10/30 10:16:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1468.8M, current mem=1468.8M)
[10/30 10:16:37    150s] 2023/10/30 10:16:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:37    150s] 2023/10/30 10:16:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:37    150s] 2023/10/30 10:16:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:37    150s] 2023/10/30 10:16:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:37    150s] % Begin Save clock tree data ... (date=10/30 10:16:37, mem=1468.8M)
[10/30 10:16:37    150s] % End Save clock tree data ... (date=10/30 10:16:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1468.8M, current mem=1468.8M)
[10/30 10:16:37    150s] Saving preference file pre_write_design/gui.pref.tcl ...
[10/30 10:16:37    150s] Saving mode setting ...
[10/30 10:16:37    150s] Saving root attributes to be loaded post write_db ...
[10/30 10:16:37    151s] Saving global file ...
[10/30 10:16:37    151s] Saving root attributes to be loaded previous write_db ...
[10/30 10:16:37    151s] 2023/10/30 10:16:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:37    151s] 2023/10/30 10:16:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:37    151s] Saving Drc markers ...
[10/30 10:16:38    151s] 2023/10/30 10:16:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:38    151s] 2023/10/30 10:16:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:38    151s] ... 6 markers are saved ...
[10/30 10:16:38    151s] ... 5 geometry drc markers are saved ...
[10/30 10:16:38    151s] ... 1 antenna drc markers are saved ...
[10/30 10:16:38    151s] % Begin Save routing data ... (date=10/30 10:16:38, mem=1475.8M)
[10/30 10:16:38    151s] Saving route file ...
[10/30 10:16:38    151s] 2023/10/30 10:16:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:38    151s] 2023/10/30 10:16:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:38    151s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1977.5M) ***
[10/30 10:16:38    151s] % End Save routing data ... (date=10/30 10:16:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1476.0M, current mem=1476.0M)
[10/30 10:16:38    151s] Saving floorplan file in separate thread ...
[10/30 10:16:38    151s] Saving PG Conn file in separate thread ...
[10/30 10:16:38    151s] Saving placement file in separate thread ...
[10/30 10:16:38    151s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:16:38    151s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1993.5M) ***
[10/30 10:16:38    151s] 2023/10/30 10:16:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:38    151s] 2023/10/30 10:16:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:38    151s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:38    151s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:38    151s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:38    151s] Saving property file pre_write_design/dot_product.prop
[10/30 10:16:38    151s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1993.5M) ***
[10/30 10:16:38    151s] #Saving pin access data to file pre_write_design/dot_product.apa ...
[10/30 10:16:38    151s] #
[10/30 10:16:38    151s] % Begin Save power constraints data ... (date=10/30 10:16:38, mem=1477.7M)
[10/30 10:16:38    151s] % End Save power constraints data ... (date=10/30 10:16:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.7M, current mem=1477.7M)
[10/30 10:16:38    151s] Saving CPF database ...
[10/30 10:16:38    151s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:16:39    151s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:39    151s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:39    151s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:39    151s] Generated self-contained design pre_write_design
[10/30 10:16:39    151s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:39    151s] #% End write_db save design ... (date=10/30 10:16:39, total cpu=0:00:00.8, real=0:00:02.0, peak res=1477.7M, current mem=1467.7M)
[10/30 10:16:39    151s] 
[10/30 10:16:39    151s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:16:39    151s] Severity  ID               Count  Summary                                  
[10/30 10:16:39    151s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:16:39    151s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:16:39    151s] 
[10/30 10:16:39    151s] @file(par.tcl) 279: puts "ln -sfn pre_write_design latest" 
[10/30 10:16:39    151s] ln -sfn pre_write_design latest
[10/30 10:16:39    151s] @file(par.tcl) 280: ln -sfn pre_write_design latest
[10/30 10:16:39    151s] @file(par.tcl) 281: puts "write_db dot_product_FINAL -def -verilog" 
[10/30 10:16:39    151s] write_db dot_product_FINAL -def -verilog
[10/30 10:16:39    151s] @file(par.tcl) 282: write_db dot_product_FINAL -def -verilog
[10/30 10:16:39    151s] #% Begin write_db save design ... (date=10/30 10:16:39, mem=1467.7M)
[10/30 10:16:39    151s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:39    151s] The in-memory database contained RC information but was not saved. To save 
[10/30 10:16:39    151s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/30 10:16:39    151s] so it should only be saved when it is really desired.
[10/30 10:16:39    151s] % Begin Save ccopt configuration ... (date=10/30 10:16:39, mem=1467.7M)
[10/30 10:16:39    151s] % End Save ccopt configuration ... (date=10/30 10:16:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.7M, current mem=1467.7M)
[10/30 10:16:39    151s] % Begin Save netlist data ... (date=10/30 10:16:39, mem=1467.7M)
[10/30 10:16:39    151s] Writing Binary DB to dot_product_FINAL/dot_product.v.bin in multi-threaded mode...
[10/30 10:16:39    151s] % End Save netlist data ... (date=10/30 10:16:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.2M, current mem=1470.2M)
[10/30 10:16:39    151s] Writing Netlist "dot_product_FINAL/dot_product.v.gz" ...
[10/30 10:16:39    151s] 2023/10/30 10:16:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:39    151s] 2023/10/30 10:16:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:39    151s] Saving symbol-table file in separate thread ...
[10/30 10:16:39    151s] Saving congestion map file in separate thread ...
[10/30 10:16:39    151s] Saving congestion map file dot_product_FINAL/dot_product.route.congmap.gz ...
[10/30 10:16:39    151s] % Begin Save AAE data ... (date=10/30 10:16:39, mem=1470.2M)
[10/30 10:16:39    151s] Saving AAE Data ...
[10/30 10:16:39    151s] % End Save AAE data ... (date=10/30 10:16:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.2M, current mem=1470.2M)
[10/30 10:16:40    151s] 2023/10/30 10:16:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:40    151s] 2023/10/30 10:16:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:40    151s] 2023/10/30 10:16:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:40    151s] 2023/10/30 10:16:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:40    151s] % Begin Save clock tree data ... (date=10/30 10:16:40, mem=1470.2M)
[10/30 10:16:40    151s] % End Save clock tree data ... (date=10/30 10:16:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.2M, current mem=1470.2M)
[10/30 10:16:40    151s] Saving preference file dot_product_FINAL/gui.pref.tcl ...
[10/30 10:16:40    151s] Saving mode setting ...
[10/30 10:16:40    151s] Saving root attributes to be loaded post write_db ...
[10/30 10:16:40    151s] Saving global file ...
[10/30 10:16:40    151s] Saving root attributes to be loaded previous write_db ...
[10/30 10:16:40    151s] 2023/10/30 10:16:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:40    151s] 2023/10/30 10:16:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:40    151s] Saving Drc markers ...
[10/30 10:16:40    151s] 2023/10/30 10:16:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:40    151s] 2023/10/30 10:16:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:40    151s] ... 6 markers are saved ...
[10/30 10:16:40    151s] ... 5 geometry drc markers are saved ...
[10/30 10:16:40    151s] ... 1 antenna drc markers are saved ...
[10/30 10:16:40    151s] % Begin Save routing data ... (date=10/30 10:16:40, mem=1477.2M)
[10/30 10:16:40    151s] Saving route file ...
[10/30 10:16:40    151s] 2023/10/30 10:16:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:40    151s] 2023/10/30 10:16:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:40    151s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1993.5M) ***
[10/30 10:16:40    151s] % End Save routing data ... (date=10/30 10:16:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.4M, current mem=1477.4M)
[10/30 10:16:40    151s] Saving Def ...
[10/30 10:16:40    151s] Writing DEF file 'dot_product_FINAL/dot_product.def.gz', current time is Mon Oct 30 10:16:40 2023 ...
[10/30 10:16:40    151s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[10/30 10:16:40    151s] 2023/10/30 10:16:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:40    151s] 2023/10/30 10:16:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:40    152s] DEF file 'dot_product_FINAL/dot_product.def.gz' is written, current time is Mon Oct 30 10:16:40 2023 ...
[10/30 10:16:40    152s] Saving floorplan file in separate thread ...
[10/30 10:16:40    152s] Saving PG Conn file in separate thread ...
[10/30 10:16:40    152s] Saving placement file in separate thread ...
[10/30 10:16:40    152s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:16:40    152s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2009.5M) ***
[10/30 10:16:41    152s] 2023/10/30 10:16:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:41    152s] 2023/10/30 10:16:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:41    152s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/30 10:16:41    152s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:41    152s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:41    152s] Saving property file dot_product_FINAL/dot_product.prop
[10/30 10:16:41    152s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2009.5M) ***
[10/30 10:16:41    152s] #Saving pin access data to file dot_product_FINAL/dot_product.apa ...
[10/30 10:16:41    152s] #
[10/30 10:16:41    152s] % Begin Save power constraints data ... (date=10/30 10:16:41, mem=1481.0M)
[10/30 10:16:41    152s] % End Save power constraints data ... (date=10/30 10:16:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1481.0M, current mem=1481.0M)
[10/30 10:16:41    152s] Saving CPF database ...
[10/30 10:16:41    152s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:16:42    152s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:42    152s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:42    152s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:42    152s] Generated self-contained design dot_product_FINAL
[10/30 10:16:42    152s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:42    152s] #% End write_db save design ... (date=10/30 10:16:42, total cpu=0:00:00.9, real=0:00:03.0, peak res=1481.0M, current mem=1470.9M)
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:16:42    152s] Severity  ID               Count  Summary                                  
[10/30 10:16:42    152s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:16:42    152s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] @file(par.tcl) 283: puts "set_db write_stream_virtual_connection false" 
[10/30 10:16:42    152s] set_db write_stream_virtual_connection false
[10/30 10:16:42    152s] @file(par.tcl) 284: set_db write_stream_virtual_connection false
[10/30 10:16:42    152s] @file(par.tcl) 285: puts "connect_global_net VDD -type net -net_base_name VPWR" 
[10/30 10:16:42    152s] connect_global_net VDD -type net -net_base_name VPWR
[10/30 10:16:42    152s] @file(par.tcl) 286: connect_global_net VDD -type net -net_base_name VPWR
[10/30 10:16:42    152s] @file(par.tcl) 287: puts "connect_global_net VDD -type net -net_base_name VPB" 
[10/30 10:16:42    152s] connect_global_net VDD -type net -net_base_name VPB
[10/30 10:16:42    152s] @file(par.tcl) 288: connect_global_net VDD -type net -net_base_name VPB
[10/30 10:16:42    152s] @file(par.tcl) 289: puts "connect_global_net VDD -type net -net_base_name vdd" 
[10/30 10:16:42    152s] connect_global_net VDD -type net -net_base_name vdd
[10/30 10:16:42    152s] @file(par.tcl) 290: connect_global_net VDD -type net -net_base_name vdd
[10/30 10:16:42    152s] @file(par.tcl) 291: puts "connect_global_net VSS -type net -net_base_name VGND" 
[10/30 10:16:42    152s] connect_global_net VSS -type net -net_base_name VGND
[10/30 10:16:42    152s] @file(par.tcl) 292: connect_global_net VSS -type net -net_base_name VGND
[10/30 10:16:42    152s] @file(par.tcl) 293: puts "connect_global_net VSS -type net -net_base_name VNB" 
[10/30 10:16:42    152s] connect_global_net VSS -type net -net_base_name VNB
[10/30 10:16:42    152s] @file(par.tcl) 294: connect_global_net VSS -type net -net_base_name VNB
[10/30 10:16:42    152s] @file(par.tcl) 295: puts "connect_global_net VSS -type net -net_base_name vss" 
[10/30 10:16:42    152s] connect_global_net VSS -type net -net_base_name vss
[10/30 10:16:42    152s] @file(par.tcl) 296: connect_global_net VSS -type net -net_base_name vss
[10/30 10:16:42    152s] @file(par.tcl) 297: puts "write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.lvs.v -top_module_first -top_module dot_product -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } " 
[10/30 10:16:42    152s] write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.lvs.v -top_module_first -top_module dot_product -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/30 10:16:42    152s] @file(par.tcl) 298: write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.lvs.v -top_module_first -top_module dot_product -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/30 10:16:42    152s] Writing Netlist "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.lvs.v" ...
[10/30 10:16:42    152s] **WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
[10/30 10:16:42    152s] Pwr name (VDD).
[10/30 10:16:42    152s] Gnd name (VSS).
[10/30 10:16:42    152s] 1 Pwr names and 1 Gnd names.
[10/30 10:16:42    152s] @file(par.tcl) 299: puts "write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.sim.v -top_module_first -top_module dot_product -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } " 
[10/30 10:16:42    152s] write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.sim.v -top_module_first -top_module dot_product -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/30 10:16:42    152s] @file(par.tcl) 300: write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.sim.v -top_module_first -top_module dot_product -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/30 10:16:42    152s] Writing Netlist "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.sim.v" ...
[10/30 10:16:42    152s] @file(par.tcl) 301: puts "write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.gds" 
[10/30 10:16:42    152s] write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.gds
[10/30 10:16:42    152s] @file(par.tcl) 302: write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.gds
[10/30 10:16:42    152s] Finding the highest version number among the merge files
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds has version number: 3
[10/30 10:16:42    152s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds has version number: 3
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Parse map file...
[10/30 10:16:42    152s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[10/30 10:16:42    152s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[10/30 10:16:42    152s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[10/30 10:16:42    152s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[10/30 10:16:42    152s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[10/30 10:16:42    152s] DIEAREA         ALL                                  235   4Writing GDSII file ...
[10/30 10:16:42    152s] 	****** db unit per micron = 1000 ******
[10/30 10:16:42    152s] 	****** output gds2 file unit per micron = 1000 ******
[10/30 10:16:42    152s] 	****** unit scaling factor = 1 ******
[10/30 10:16:42    152s] Output for instance
[10/30 10:16:42    152s] Output for bump
[10/30 10:16:42    152s] Output for physical terminals
[10/30 10:16:42    152s] Output for logical terminals
[10/30 10:16:42    152s] Output for regular nets
[10/30 10:16:42    152s] Output for special nets and metal fills
[10/30 10:16:42    152s] Output for via structure generation
[10/30 10:16:42    152s] Statistics for GDS generated (version 3)
[10/30 10:16:42    152s] ----------------------------------------
[10/30 10:16:42    152s] Stream Out Layer Mapping Information:
[10/30 10:16:42    152s] GDS Layer Number          GDS Layer Name
[10/30 10:16:42    152s] ----------------------------------------
[10/30 10:16:42    152s]     67                               li1
[10/30 10:16:42    152s]     67                              mcon
[10/30 10:16:42    152s]     68                              met1
[10/30 10:16:42    152s]     68                               via
[10/30 10:16:42    152s]     69                              met2
[10/30 10:16:42    152s]     69                              via2
[10/30 10:16:42    152s]     70                              met3
[10/30 10:16:42    152s]     70                              via3
[10/30 10:16:42    152s]     71                              met4
[10/30 10:16:42    152s]     71                              via4
[10/30 10:16:42    152s]     72                              met5
[10/30 10:16:42    152s]     68                              met1
[10/30 10:16:42    152s]     69                              met2
[10/30 10:16:42    152s]     70                              met3
[10/30 10:16:42    152s]     71                              met4
[10/30 10:16:42    152s]     72                              met5
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Stream Out Information Processed for GDS version 3:
[10/30 10:16:42    152s] Units: 1000 DBU
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Object                             Count
[10/30 10:16:42    152s] ----------------------------------------
[10/30 10:16:42    152s] Instances                          36909
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Ports/Pins                          1244
[10/30 10:16:42    152s]     metal layer met1                 884
[10/30 10:16:42    152s]     metal layer met2                 132
[10/30 10:16:42    152s]     metal layer met4                  88
[10/30 10:16:42    152s]     metal layer met5                 140
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Nets                               26283
[10/30 10:16:42    152s]     metal layer li1                  146
[10/30 10:16:42    152s]     metal layer met1               13461
[10/30 10:16:42    152s]     metal layer met2               10410
[10/30 10:16:42    152s]     metal layer met3                1694
[10/30 10:16:42    152s]     metal layer met4                 541
[10/30 10:16:42    152s]     metal layer met5                  31
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s]     Via Instances                  12908
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Special Nets                         431
[10/30 10:16:42    152s]     metal layer met1                 324
[10/30 10:16:42    152s]     metal layer met2                  14
[10/30 10:16:42    152s]     metal layer met3                  42
[10/30 10:16:42    152s]     metal layer met4                  16
[10/30 10:16:42    152s]     metal layer met5                  35
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s]     Via Instances                   1998
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Metal Fills                            0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s]     Via Instances                      0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Metal FillOPCs                         0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s]     Via Instances                      0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Metal FillDRCs                         0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s]     Via Instances                      0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Text                                 622
[10/30 10:16:42    152s]     metal layer met1                 442
[10/30 10:16:42    152s]     metal layer met2                  66
[10/30 10:16:42    152s]     metal layer met4                  44
[10/30 10:16:42    152s]     metal layer met5                  70
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Blockages                              0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Custom Text                            0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Custom Box                             0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Trim Metal                             0
[10/30 10:16:42    152s] 
[10/30 10:16:42    152s] Merging with GDS libraries
[10/30 10:16:42    152s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds to register cell name ......
[10/30 10:16:42    152s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds to register cell name ......
[10/30 10:16:43    152s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds to register cell name ......
[10/30 10:16:43    152s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds to register cell name ......
[10/30 10:16:43    153s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds to register cell name ......
[10/30 10:16:43    153s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds to register cell name ......
[10/30 10:16:44    153s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds to register cell name ......
[10/30 10:16:44    153s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds to register cell name ......
[10/30 10:16:44    154s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds to register cell name ......
[10/30 10:16:45    154s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds to register cell name ......
[10/30 10:16:45    154s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds to register cell name ......
[10/30 10:16:45    154s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds to register cell name ......
[10/30 10:16:45    154s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds to register cell name ......
[10/30 10:16:46    155s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds to register cell name ......
[10/30 10:16:46    155s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds to register cell name ......
[10/30 10:16:46    155s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds to register cell name ......
[10/30 10:16:46    155s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds to register cell name ......
[10/30 10:16:47    155s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds ......
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has version number: 3.
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has units: 1000 per micron.
[10/30 10:16:47    155s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    155s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds ......
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has version number: 3.
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has units: 1000 per micron.
[10/30 10:16:47    155s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    155s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds ......
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has version number: 3.
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has units: 1000 per micron.
[10/30 10:16:47    155s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    155s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds ......
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has version number: 3.
[10/30 10:16:47    155s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has units: 1000 per micron.
[10/30 10:16:47    155s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds ......
[10/30 10:16:47    156s]     There are 4 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds has version number: 3.
[10/30 10:16:47    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds has units: 1000 per micron.
[10/30 10:16:47    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:47    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds ......
[10/30 10:16:48    156s]     There are 3818 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds
[10/30 10:16:48    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds has version number: 3.
[10/30 10:16:48    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds has units: 1000 per micron.
[10/30 10:16:48    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:48    156s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds ......
[10/30 10:16:48    156s]     There are 4012 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds
[10/30 10:16:48    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds has version number: 3.
[10/30 10:16:48    156s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds has units: 1000 per micron.
[10/30 10:16:48    156s] 	****** unit scaling factor = 1 ******
[10/30 10:16:48    156s] ######Streamout is finished!
[10/30 10:16:48    156s] @file(par.tcl) 303: puts "write_sdf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.par.sdf" 
[10/30 10:16:48    156s] write_sdf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.par.sdf
[10/30 10:16:48    156s] @file(par.tcl) 304: write_sdf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.par.sdf
[10/30 10:16:48    156s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[10/30 10:16:48    156s] Starting SI iteration 1 using Infinite Timing Windows
[10/30 10:16:48    156s] Begin IPO call back ...
[10/30 10:16:48    156s] End IPO call back ...
[10/30 10:16:48    157s] #################################################################################
[10/30 10:16:48    157s] # Design Stage: PostRoute
[10/30 10:16:48    157s] # Design Name: dot_product
[10/30 10:16:48    157s] # Design Mode: 130nm
[10/30 10:16:48    157s] # Analysis Mode: MMMC OCV 
[10/30 10:16:48    157s] # Parasitics Mode: SPEF/RCDB
[10/30 10:16:48    157s] # Signoff Settings: SI On 
[10/30 10:16:48    157s] #################################################################################
[10/30 10:16:48    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 1970.2M, InitMEM = 1970.2M)
[10/30 10:16:48    157s] Setting infinite Tws ...
[10/30 10:16:48    157s] First Iteration Infinite Tw... 
[10/30 10:16:48    157s] Calculate early delays in OCV mode...
[10/30 10:16:48    157s] Calculate late delays in OCV mode...
[10/30 10:16:48    157s] Calculate late delays in OCV mode...
[10/30 10:16:48    157s] Calculate early delays in OCV mode...
[10/30 10:16:48    157s] Start delay calculation (fullDC) (4 T). (MEM=1970.24)
[10/30 10:16:48    157s] End AAE Lib Interpolated Model. (MEM=1986.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:48    157s] Total number of fetched objects 2023
[10/30 10:16:48    157s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:48    157s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:48    157s] Total number of fetched objects 2023
[10/30 10:16:48    157s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:48    157s] AAE_INFO-618: Total number of nets in the design is 2030,  100.0 percent of the nets selected for SI analysis
[10/30 10:16:48    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:48    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:48    157s] End delay calculation. (MEM=2158.15 CPU=0:00:00.7 REAL=0:00:00.0)
[10/30 10:16:48    157s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 2158.1M) ***
[10/30 10:16:48    157s] End delay calculation (fullDC). (MEM=2158.15 CPU=0:00:00.8 REAL=0:00:00.0)
[10/30 10:16:48    158s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2126.1M)
[10/30 10:16:48    158s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/30 10:16:48    158s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2158.1M)
[10/30 10:16:48    158s] Starting SI iteration 2
[10/30 10:16:48    158s] Calculate early delays in OCV mode...
[10/30 10:16:48    158s] Calculate late delays in OCV mode...
[10/30 10:16:48    158s] Calculate late delays in OCV mode...
[10/30 10:16:48    158s] Calculate early delays in OCV mode...
[10/30 10:16:48    158s] Start delay calculation (fullDC) (4 T). (MEM=2001.52)
[10/30 10:16:48    158s] End AAE Lib Interpolated Model. (MEM=2001.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/30 10:16:48    158s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 0. 
[10/30 10:16:48    158s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 0. 
[10/30 10:16:48    158s] Total number of fetched objects 2023
[10/30 10:16:48    158s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:48    158s] AAE_INFO-618: Total number of nets in the design is 2030,  8.2 percent of the nets selected for SI analysis
[10/30 10:16:48    158s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/30 10:16:48    158s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 38. 
[10/30 10:16:48    158s] Total number of fetched objects 2023
[10/30 10:16:48    158s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/30 10:16:48    158s] AAE_INFO-618: Total number of nets in the design is 2030,  4.7 percent of the nets selected for SI analysis
[10/30 10:16:48    158s] End delay calculation. (MEM=2122.15 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:48    158s] End delay calculation (fullDC). (MEM=2122.15 CPU=0:00:00.1 REAL=0:00:00.0)
[10/30 10:16:48    158s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2122.1M) ***
[10/30 10:16:49    158s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin b_stored_reg/SCE is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[10/30 10:16:49    158s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin b_stored_reg/DE is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[10/30 10:16:49    158s] @file(par.tcl) 305: puts "set_db extract_rc_coupled true" 
[10/30 10:16:49    158s] set_db extract_rc_coupled true
[10/30 10:16:49    158s] @file(par.tcl) 306: set_db extract_rc_coupled true
[10/30 10:16:49    158s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 7988 times net's RC data read were performed.
[10/30 10:16:49    158s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/30 10:16:49    158s] Type 'man IMPEXT-3493' for more detail.
[10/30 10:16:49    158s] @file(par.tcl) 307: puts "extract_rc" 
[10/30 10:16:49    158s] extract_rc
[10/30 10:16:49    158s] @file(par.tcl) 308: extract_rc
[10/30 10:16:49    158s] Extraction called for design 'dot_product' of instances=36909 and nets=2030 using extraction engine 'post_route' at effort level 'low' .
[10/30 10:16:49    158s] post_route (extract_rc_effort_level low) RC Extraction called for design dot_product.
[10/30 10:16:49    158s] RC Extraction called in multi-corner(2) mode.
[10/30 10:16:49    158s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/30 10:16:49    158s] Type 'man IMPEXT-6197' for more detail.
[10/30 10:16:49    158s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/30 10:16:49    158s] * Layer Id             : 1 - M1
[10/30 10:16:49    158s]       Thickness        : 0.1
[10/30 10:16:49    158s]       Min Width        : 0.17
[10/30 10:16:49    158s]       Layer Dielectric : 4.1
[10/30 10:16:49    158s] * Layer Id             : 2 - M2
[10/30 10:16:49    158s]       Thickness        : 0.35
[10/30 10:16:49    158s]       Min Width        : 0.14
[10/30 10:16:49    158s]       Layer Dielectric : 4.1
[10/30 10:16:49    158s] * Layer Id             : 3 - M3
[10/30 10:16:49    158s]       Thickness        : 0.35
[10/30 10:16:49    158s]       Min Width        : 0.14
[10/30 10:16:49    158s]       Layer Dielectric : 4.1
[10/30 10:16:49    158s] * Layer Id             : 4 - M4
[10/30 10:16:49    158s]       Thickness        : 0.8
[10/30 10:16:49    158s]       Min Width        : 0.3
[10/30 10:16:49    158s]       Layer Dielectric : 4.1
[10/30 10:16:49    158s] * Layer Id             : 5 - M5
[10/30 10:16:49    158s]       Thickness        : 0.8
[10/30 10:16:49    158s]       Min Width        : 0.3
[10/30 10:16:49    158s]       Layer Dielectric : 4.1
[10/30 10:16:49    158s] * Layer Id             : 6 - M6
[10/30 10:16:49    158s]       Thickness        : 1.2
[10/30 10:16:49    158s]       Min Width        : 1.6
[10/30 10:16:49    158s]       Layer Dielectric : 4.1
[10/30 10:16:49    158s] extractDetailRC Option : -outfile /tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d -maxResLength 200  -basic
[10/30 10:16:49    158s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[10/30 10:16:49    158s]       RC Corner Indexes            0       1   
[10/30 10:16:49    158s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/30 10:16:49    158s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/30 10:16:49    158s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/30 10:16:49    158s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/30 10:16:49    158s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/30 10:16:49    158s] Shrink Factor                : 1.00000
[10/30 10:16:49    158s] Initializing multi-corner resistance tables ...
[10/30 10:16:49    158s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2107.9M)
[10/30 10:16:49    158s] Creating parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for storing RC.
[10/30 10:16:49    158s] Extracted 10.006% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 20.0079% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 30.006% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 40.0079% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 50.006% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 60.0079% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 70.006% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 80.0079% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] Extracted 90.006% (CPU Time= 0:00:00.0  MEM= 2155.9M)
[10/30 10:16:49    158s] 2023/10/30 10:16:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:49    158s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2155.9M)
[10/30 10:16:49    158s] Number of Extracted Resistors     : 39446
[10/30 10:16:49    158s] Number of Extracted Ground Cap.   : 40216
[10/30 10:16:49    158s] Number of Extracted Coupling Cap. : 74100
[10/30 10:16:49    158s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:49    158s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/30 10:16:49    158s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2131.9M)
[10/30 10:16:49    158s] Creating parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb_Filter.rcdb.d' for storing RC.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:49    158s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 2008 times net's RC data read were performed.
[10/30 10:16:49    158s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2131.875M)
[10/30 10:16:49    158s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:49    158s] processing rcdb (/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d) for hinst (top) of cell (dot_product);
[10/30 10:16:49    158s] 2023/10/30 10:16:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:49    158s] 2023/10/30 10:16:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:49    158s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2131.875M)
[10/30 10:16:49    158s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2131.875M)
[10/30 10:16:49    158s] @file(par.tcl) 309: puts "write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc" 
[10/30 10:16:49    158s] write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc
[10/30 10:16:49    158s] @file(par.tcl) 310: write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc
[10/30 10:16:49    158s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:49    158s] RC Out has the following PVT Info:
[10/30 10:16:49    158s]    RC:ss_100C_1v60.setup_rc, Operating temperature 100 C
[10/30 10:16:49    158s] Dumping Spef file.....
[10/30 10:16:49    158s] Printing D_NET...
[10/30 10:16:49    158s] rcOut completed:: 10 % rcOut completed:: 20 % rcOut completed:: 30 % rcOut completed:: 40 % rcOut completed:: 50 % rcOut completed:: 60 % rcOut completed:: 70 % rcOut completed:: 80 % rcOut completed:: 90 % 
[10/30 10:16:49    158s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2131.9M)
[10/30 10:16:49    158s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 2008 times net's RC data read were performed.
[10/30 10:16:49    158s] Opening parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d' for reading.
[10/30 10:16:49    158s] @file(par.tcl) 311: puts "write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc" 
[10/30 10:16:49    158s] write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc
[10/30 10:16:49    158s] @file(par.tcl) 312: write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab6/build/par-rundir/dot_product.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc
[10/30 10:16:49    158s] RC Out has the following PVT Info:
[10/30 10:16:49    158s]    RC:ff_n40C_1v95.hold_rc, Operating temperature -40 C
[10/30 10:16:49    158s] Dumping Spef file.....
[10/30 10:16:49    158s] Printing D_NET...
[10/30 10:16:49    158s] rcOut completed:: 10 % rcOut completed:: 20 % rcOut completed:: 30 % rcOut completed:: 40 % rcOut completed:: 50 % rcOut completed:: 60 % rcOut completed:: 70 % rcOut completed:: 80 % rcOut completed:: 90 % [10/30 10:16:49    158s] Closing parasitic data file '/tmp/innovus_temp_852501_c111-15.EECS.Berkeley.EDU_eecs151-aeq_SLXVY3/dot_product_852501_RX16Z6.rcdb.d'. 2008 times net's RC data read were performed.

[10/30 10:16:49    158s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2131.9M)
[10/30 10:16:49    158s] @file(par.tcl) 313: puts "write_db post_write_design" 
[10/30 10:16:49    158s] write_db post_write_design
[10/30 10:16:49    158s] @file(par.tcl) 314: write_db post_write_design
[10/30 10:16:49    158s] #% Begin write_db save design ... (date=10/30 10:16:49, mem=1520.8M)
[10/30 10:16:49    158s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:49    158s] The in-memory database contained RC information but was not saved. To save 
[10/30 10:16:49    158s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/30 10:16:49    158s] so it should only be saved when it is really desired.
[10/30 10:16:49    158s] % Begin Save ccopt configuration ... (date=10/30 10:16:49, mem=1520.8M)
[10/30 10:16:49    158s] % End Save ccopt configuration ... (date=10/30 10:16:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1521.1M, current mem=1521.1M)
[10/30 10:16:49    158s] % Begin Save netlist data ... (date=10/30 10:16:49, mem=1521.1M)
[10/30 10:16:49    158s] Writing Binary DB to post_write_design/dot_product.v.bin in multi-threaded mode...
[10/30 10:16:49    158s] % End Save netlist data ... (date=10/30 10:16:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1521.1M, current mem=1521.1M)
[10/30 10:16:49    158s] Saving symbol-table file in separate thread ...
[10/30 10:16:49    158s] Saving congestion map file in separate thread ...
[10/30 10:16:49    158s] Saving congestion map file post_write_design/dot_product.route.congmap.gz ...
[10/30 10:16:49    158s] % Begin Save AAE data ... (date=10/30 10:16:49, mem=1521.1M)
[10/30 10:16:49    158s] Saving AAE Data ...
[10/30 10:16:49    158s] % End Save AAE data ... (date=10/30 10:16:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1521.1M, current mem=1521.1M)
[10/30 10:16:49    158s] 2023/10/30 10:16:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:49    158s] 2023/10/30 10:16:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:49    158s] 2023/10/30 10:16:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:49    158s] % Begin Save clock tree data ... (date=10/30 10:16:49, mem=1521.1M)
[10/30 10:16:49    158s] % End Save clock tree data ... (date=10/30 10:16:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1521.1M, current mem=1521.1M)
[10/30 10:16:49    158s] Saving preference file post_write_design/gui.pref.tcl ...
[10/30 10:16:50    158s] Saving mode setting ...
[10/30 10:16:50    158s] Saving root attributes to be loaded post write_db ...
[10/30 10:16:50    158s] Saving global file ...
[10/30 10:16:50    158s] Saving root attributes to be loaded previous write_db ...
[10/30 10:16:50    158s] 2023/10/30 10:16:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:50    158s] 2023/10/30 10:16:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:50    158s] Saving Drc markers ...
[10/30 10:16:50    158s] 2023/10/30 10:16:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:50    158s] 2023/10/30 10:16:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:50    158s] ... 6 markers are saved ...
[10/30 10:16:50    158s] ... 5 geometry drc markers are saved ...
[10/30 10:16:50    158s] ... 1 antenna drc markers are saved ...
[10/30 10:16:50    158s] % Begin Save routing data ... (date=10/30 10:16:50, mem=1526.4M)
[10/30 10:16:50    158s] Saving route file ...
[10/30 10:16:50    158s] 2023/10/30 10:16:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:50    158s] 2023/10/30 10:16:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:50    158s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2131.9M) ***
[10/30 10:16:50    158s] % End Save routing data ... (date=10/30 10:16:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.4M, current mem=1526.4M)
[10/30 10:16:50    158s] Saving floorplan file in separate thread ...
[10/30 10:16:50    158s] Saving PG Conn file in separate thread ...
[10/30 10:16:50    158s] Saving placement file in separate thread ...
[10/30 10:16:50    158s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/30 10:16:50    158s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2139.9M) ***
[10/30 10:16:50    158s] 2023/10/30 10:16:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/30 10:16:50    158s] 2023/10/30 10:16:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/30 10:16:50    158s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:50    158s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:50    158s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/30 10:16:50    158s] Saving property file post_write_design/dot_product.prop
[10/30 10:16:50    158s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2147.9M) ***
[10/30 10:16:50    158s] #Saving pin access data to file post_write_design/dot_product.apa ...
[10/30 10:16:50    159s] #
[10/30 10:16:50    159s] % Begin Save power constraints data ... (date=10/30 10:16:50, mem=1527.4M)
[10/30 10:16:50    159s] % End Save power constraints data ... (date=10/30 10:16:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.4M, current mem=1527.4M)
[10/30 10:16:50    159s] Saving CPF database ...
[10/30 10:16:50    159s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/30 10:16:52    159s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:52    159s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:52    159s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/30 10:16:52    159s] Generated self-contained design post_write_design
[10/30 10:16:52    159s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/30 10:16:52    159s] #% End write_db save design ... (date=10/30 10:16:52, total cpu=0:00:00.8, real=0:00:03.0, peak res=1527.4M, current mem=1421.7M)
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:16:52    159s] Severity  ID               Count  Summary                                  
[10/30 10:16:52    159s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/30 10:16:52    159s] *** Message Summary: 3 warning(s), 0 error(s)
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] @file(par.tcl) 315: puts "ln -sfn post_write_design latest" 
[10/30 10:16:52    159s] ln -sfn post_write_design latest
[10/30 10:16:52    159s] @file(par.tcl) 316: ln -sfn post_write_design latest
[10/30 10:16:52    159s] @file(par.tcl) 317: puts "exit" 
[10/30 10:16:52    159s] exit
[10/30 10:16:52    159s] @file(par.tcl) 318: exit
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] --------------------------------------------------------------------------------
[10/30 10:16:52    159s] Exiting Innovus on Mon Oct 30 10:16:52 2023
[10/30 10:16:52    159s]   Total CPU time:     0:03:09
[10/30 10:16:52    159s]   Total real time:    0:02:54
[10/30 10:16:52    159s]   Peak memory (main): 1567.25MB
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] *** Memory Usage v#1 (Current mem = 1971.938M, initial mem = 274.547M) ***
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] *** Summary of all messages that are not suppressed in this session:
[10/30 10:16:52    159s] Severity  ID               Count  Summary                                  
[10/30 10:16:52    159s] ERROR     IMPLF-24             2  Pin '%s' defined multiple times in same ...
[10/30 10:16:52    159s] WARNING   IMPLF-200          668  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/30 10:16:52    159s] WARNING   IMPLF-201          477  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/30 10:16:52    159s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[10/30 10:16:52    159s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/30 10:16:52    159s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[10/30 10:16:52    159s] ERROR     IMPMSMV-3502         3  Power net %s is not associated with any ...
[10/30 10:16:52    159s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[10/30 10:16:52    159s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[10/30 10:16:52    159s] WARNING   IMPTS-419          113  Timing arc(s) mismatch found in cell '%s...
[10/30 10:16:52    159s] WARNING   IMPOGDS-392          5  Unknown layer %s                         
[10/30 10:16:52    159s] WARNING   IMPEXT-6197         13  The Cap table file is not specified. Thi...
[10/30 10:16:52    159s] WARNING   IMPEXT-2766         12  The sheet resistance for layer %s is not...
[10/30 10:16:52    159s] WARNING   IMPEXT-2773         12  The via resistance between layers %s and...
[10/30 10:16:52    159s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[10/30 10:16:52    159s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[10/30 10:16:52    159s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[10/30 10:16:52    159s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[10/30 10:16:52    159s] WARNING   IMPVL-535            1  -topModuleFirst is not supported for sav...
[10/30 10:16:52    159s] WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
[10/30 10:16:52    159s] WARNING   IMPPP-133        14898  The block boundary of instance '%s' was ...
[10/30 10:16:52    159s] WARNING   IMPPP-358           16  The %s edge of the area you specified is...
[10/30 10:16:52    159s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[10/30 10:16:52    159s] ERROR     IMPSP-9022           4  Command '%s' completed with some error(s...
[10/30 10:16:52    159s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[10/30 10:16:52    159s] ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
[10/30 10:16:52    159s] WARNING   IMPSP-510            2  There is no SAMEMASK rule defined in the...
[10/30 10:16:52    159s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/30 10:16:52    159s] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[10/30 10:16:52    159s] WARNING   IMPOPT-3564          3  The following cells are set dont_use tem...
[10/30 10:16:52    159s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[10/30 10:16:52    159s] WARNING   IMPCCOPT-1183        3  The library has no usable balanced %ss f...
[10/30 10:16:52    159s] WARNING   IMPCCOPT-1261       44  The skew target of %s for %s is too smal...
[10/30 10:16:52    159s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[10/30 10:16:52    159s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[10/30 10:16:52    159s] WARNING   IMPUDM-33           30  Global variable "%s" is obsolete and wil...
[10/30 10:16:52    159s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[10/30 10:16:52    159s] WARNING   SDF-802              2  The sum of the Setup and Hold sides of t...
[10/30 10:16:52    159s] WARNING   SDF-808              1  The software is currently operating in a...
[10/30 10:16:52    159s] WARNING   TCLCMD-958           2  Previously defined source objects for cl...
[10/30 10:16:52    159s] WARNING   TCLCMD-1086          2  Clock group '%s' has already been define...
[10/30 10:16:52    159s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[10/30 10:16:52    159s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[10/30 10:16:52    159s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[10/30 10:16:52    159s] ERROR     TECHLIB-702         12  No pg_pin with name '%s' has been read i...
[10/30 10:16:52    159s] WARNING   TECHLIB-905         14  Found a function attribute specified on ...
[10/30 10:16:52    159s] WARNING   TECHLIB-1161         6  The library level attribute %s on line %...
[10/30 10:16:52    159s] WARNING   TECHLIB-1320         4  The user-defined attribute '%s' is not p...
[10/30 10:16:52    159s] WARNING   TECHLIB-1334        20  The group '%s' is not specified in the '...
[10/30 10:16:52    159s] WARNING   TECHLIB-9153         6  Duplicate definition for attribute '%s' ...
[10/30 10:16:52    159s] *** Message Summary: 16450 warning(s), 26 error(s)
[10/30 10:16:52    159s] 
[10/30 10:16:52    159s] --- Ending "Innovus" (totcpu=0:02:39, real=0:02:52, mem=