INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2021.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/Vivado/2021.1/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'DMA_PCIS_AXI4_arid' [/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/design/cl_nova.v:144]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 6 for port 'DMA_PCIS_AXI4_awid' [/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/design/cl_nova.v:155]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'DMA_PCIS_AXI4_bid' [/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/design/cl_nova.v:163]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'DMA_PCIS_AXI4_rid' [/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/design/cl_nova.v:168]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'DMA_PCIS_AXI4_awid' [/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/design/cl_test.v:405]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axi_bid' [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/sim/AXIcrossbar1.v:1116]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 's_axi_rid' [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/sim/AXIcrossbar1.v:1121]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:696]
WARNING: [VRFC 10-3597] non-void function 'write_cfg_info_to_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:376]
WARNING: [VRFC 10-3597] non-void function 'write_bdr_ld_data_to_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:387]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:402]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:403]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:404]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:405]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:406]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:407]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:408]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:409]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:410]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:411]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:412]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:413]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:414]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:415]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:416]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:417]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:418]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:419]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:423]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:424]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:425]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:426]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:427]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:428]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:429]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:430]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:431]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:432]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:433]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:434]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:435]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:436]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:437]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:438]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:439]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:440]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:444]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:445]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:446]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:447]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:448]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:449]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:450]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:451]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:452]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:453]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:454]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:455]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:456]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:457]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:458]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:459]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:460]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:461]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:465]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:466]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:467]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:468]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:469]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:470]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:471]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:472]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:473]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:474]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:475]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:476]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:477]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:478]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:479]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:480]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:481]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:482]
WARNING: [VRFC 10-3597] non-void function 'device_bdr_ld' called as a task without void casting [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:393]
WARNING: [VRFC 10-5021] port 'M_A_ACT_N' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:357]
WARNING: [VRFC 10-5021] port 'drck' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:674]
WARNING: [VRFC 10-5021] port 's_axi_awsize' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1333]
WARNING: [VRFC 10-5021] port 's_axi_awsize' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1390]
WARNING: [VRFC 10-5021] port 'c0_ddr4_app_sref_req' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1462]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2530]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2688]
WARNING: [VRFC 10-5021] port 'cl_sh_ddr_awsize' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_ddr_a_b_d_template.inc:29]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:937]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:940]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1090]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1093]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1244]
WARNING: [VRFC 10-5021] port 'DCITERMDISABLE' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv:1247]
WARNING: [VRFC 10-5021] port 'trst_n' is not connected on this instance [/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/design/nova_subsystem.v:331]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2530, File /home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2688, File /home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/muheet/stableEnv/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_5.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling package xil_defaultlib.riscv
Compiling package xil_defaultlib.dm
Compiling package xil_defaultlib.reg_intf
Compiling package xil_defaultlib.ariane_axi
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.ariane_pkg
Compiling package xil_defaultlib.ariane_soc
Compiling package xil_defaultlib.wt_cache_pkg
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/muheet/stableEnv/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_3_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_wtr
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_rd_wr(tRTW=11)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTBITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_3_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_3_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_3_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_pi(DBYTES=9,DM_D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=20,TC...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_3_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_INIT=...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_MASK=...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.sh_ddr(DDR_A_PRESENT=0,DDR_B_PRE...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.ua_narrow [\ua_narrow(c_axi_data_width=64,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_5.SRL_FIFO [\SRL_FIFO(c_data_bits=5,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture xlx_design_subsystem_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.xlx_design_subsystem_axi_bram_ctrl_0_0 [xlx_design_subsystem_axi_bram_ct...]
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_srl_f...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_splitter
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_arbiter_res...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_crossba...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_crossba...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_fifo_gen(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_fifo(...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_fifo_gen(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_fifo(...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_a_d...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_w_d...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_b_d...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_a_d...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_r_d...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_axi...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_top...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_dwidth_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_a...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_protoco...
Compiling architecture rtl of entity axi_uartlite_v2_0_28.baudrate [\baudrate(c_ratio=65)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.uartlite_rx [\uartlite_rx(c_family="virtexupl...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.uartlite_tx [\uartlite_tx(c_family="virtexupl...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.uartlite_core [\uartlite_core(c_family="virtexu...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.axi_uartlite [\axi_uartlite(c_family="virtexup...]
Compiling architecture xlx_design_subsystem_axi_uartlite_0_0_arch of entity xil_defaultlib.xlx_design_subsystem_axi_uartlite_0_0 [xlx_design_subsystem_axi_uartlit...]
Compiling module xil_defaultlib.blk_mem_gen_v8_4_4_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_4_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xlx_design_subsystem_blk_mem_gen...
Compiling module xil_defaultlib.xlx_design_subsystem
Compiling module xil_defaultlib.xlx_subsystem
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=64,AXI_DA...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=64,AXI_DA...
Compiling module xil_defaultlib.REG_BUS(ADDR_WIDTH=32,DATA_WIDTH...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b0101,DEPT...
Compiling module xil_defaultlib.fifo_v2(DATA_WIDTH=32'b0101,DEPT...
Compiling module xil_defaultlib.axi_multiplexer(DATA_WIDTH=74,N_...
Compiling module xil_defaultlib.axi_DW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_address_decoder_BW(AXI_ID_IN...
Compiling module xil_defaultlib.axi_address_decoder_BR(N_TARG_PO...
Compiling module xil_defaultlib.axi_request_block(AXI_ADDRESS_W=...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.axi_request_block(AXI_ADDRESS_W=...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.axi_request_block(AXI_ADDRESS_W=...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.axi_request_block(AXI_ADDRESS_W=...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataTy...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_ADDRESS_W=6...
Compiling module xil_defaultlib.axi_request_block(AXI_ADDRESS_W=...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0101,DataT...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_BW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0101,DataT...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_BR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_address_decoder_AR(ADDR_WIDT...
Compiling module xil_defaultlib.axi_address_decoder_AW(ADDR_WIDT...
Compiling module xil_defaultlib.axi_address_decoder_DW(N_INIT_PO...
Compiling module xil_defaultlib.axi_response_block(AXI_ADDRESS_W...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0101,DataT...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_BW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0101,DataT...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_BR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_response_block(AXI_ADDRESS_W...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0101,DataT...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_BW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0101,DataT...
Compiling module xil_defaultlib.stream_arbiter_flushable(DATA_T=...
Compiling module xil_defaultlib.stream_arbiter(DATA_T=axi_meta_t...
Compiling module xil_defaultlib.axi_node_arbiter(AUX_WIDTH=32'b0...
Compiling module xil_defaultlib.axi_BR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_response_block(AXI_ADDRESS_W...
Compiling module xil_defaultlib.axi_node(AXI_ADDRESS_W=64,AXI_US...
Compiling module xil_defaultlib.axi_node_intf_wrap(NB_MASTER=5,N...
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b01100100,...
Compiling module xil_defaultlib.fifo_v2(DATA_WIDTH=32'b01100100,...
Compiling module xil_defaultlib.fifo(DATA_WIDTH=32'b01100100,DEP...
Compiling module xil_defaultlib.axi_single_slice(BUFFER_DEPTH=2,...
Compiling module xil_defaultlib.axi_aw_buffer(ID_WIDTH=6,ADDR_WI...
Compiling module xil_defaultlib.axi_ar_buffer(ID_WIDTH=6,ADDR_WI...
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b01001010,...
Compiling module xil_defaultlib.fifo_v2(DATA_WIDTH=32'b01001010,...
Compiling module xil_defaultlib.fifo(DATA_WIDTH=32'b01001010,DEP...
Compiling module xil_defaultlib.axi_single_slice(BUFFER_DEPTH=2,...
Compiling module xil_defaultlib.axi_w_buffer(DATA_WIDTH=64,USER_...
Compiling module xil_defaultlib.axi_r_buffer(ID_WIDTH=32'b0110,D...
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b01001,DEP...
Compiling module xil_defaultlib.fifo_v2(DATA_WIDTH=32'b01001,DEP...
Compiling module xil_defaultlib.fifo(DATA_WIDTH=32'b01001,DEPTH=...
Compiling module xil_defaultlib.axi_single_slice(BUFFER_DEPTH=2,...
Compiling module xil_defaultlib.axi_b_buffer(ID_WIDTH=6,USER_WID...
Compiling module xil_defaultlib.axi2apb_64_32(AXI4_ADDRESS_WIDTH...
Compiling module xil_defaultlib.apb_to_reg(reg_o=REG_BUS(ADDR_WI...
Compiling module xil_defaultlib.rv_plic_gateway(N_SOURCE=30)
Compiling module xil_defaultlib.rv_plic_target(N_SOURCE=30)
Compiling module xil_defaultlib.plic_regs
Compiling module xil_defaultlib.plic_top_default
Compiling module xil_defaultlib.axi_lite_interface(AXI_ADDR_WIDT...
Compiling module xil_defaultlib.clint_sync(STAGES=32'b010)
Compiling module xil_defaultlib.clint_sync_wedge
Compiling module xil_defaultlib.clint(AXI_ADDR_WIDTH=32'b0100000...
Compiling module xil_defaultlib.axi_slave_connect(slave=AXI_BUS(...
Compiling module xil_defaultlib.timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.apb_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.cluster_clock_inverter
Compiling module xil_defaultlib.pulp_clock_mux2
Compiling module xil_defaultlib.dmi_jtag_tap
Compiling module xil_defaultlib.cdc_2phase_src(T=dmi_req_t_dm_xi...
Compiling module xil_defaultlib.cdc_2phase_dst(T=dmi_req_t_dm_xi...
Compiling module xil_defaultlib.cdc_2phase(T=dmi_req_t_dm_xil_de...
Compiling module xil_defaultlib.cdc_2phase_src(T=dmi_resp_t_dm_x...
Compiling module xil_defaultlib.cdc_2phase_dst(T=dmi_resp_t_dm_x...
Compiling module xil_defaultlib.cdc_2phase(T=dmi_resp_t_dm_xil_d...
Compiling module xil_defaultlib.dmi_cdc
Compiling module xil_defaultlib.dmi_jtag
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b0100000,D...
Compiling module xil_defaultlib.fifo_v2(DEPTH=32'b010,dtype=logi...
Compiling module xil_defaultlib.dm_csrs(BusWidth=64,SelectableHa...
Compiling module xil_defaultlib.dm_sba(BusWidth=64)
Compiling module xil_defaultlib.debug_rom
Compiling module xil_defaultlib.dm_mem(NrHarts=1,BusWidth=64,Sel...
Compiling module xil_defaultlib.dm_top(BusWidth=64,SelectableHar...
Compiling module xil_defaultlib.axi2mem(AXI_ID_WIDTH=32'b0110,AX...
Compiling module xil_defaultlib.axi_adapter(DATA_WIDTH=32'b01000...
Compiling module xil_defaultlib.axi_master_connect(master=AXI_BU...
Compiling module xil_defaultlib.instr_realign_default
Compiling module xil_defaultlib.ras(DEPTH=32'b010)
Compiling module xil_defaultlib.unread
Compiling module xil_defaultlib.btb(NR_ENTRIES=32)
Compiling module xil_defaultlib.bht(NR_ENTRIES=32'b010000000)
Compiling module xil_defaultlib.instr_scan
Compiling module xil_defaultlib.lzc(WIDTH=32'b010)
Compiling module xil_defaultlib.popcount(INPUT_WIDTH=32'b010)
Compiling module xil_defaultlib.fifo_v3(DEPTH=32'b0100,dtype=ins...
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b01000000,...
Compiling module xil_defaultlib.instr_queue_default
Compiling module xil_defaultlib.frontend(ArianeCfg='{2,32,128,32...
Compiling module xil_defaultlib.compressed_decoder
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.re_name
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b01001,Data...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b01100,Data...
Compiling module xil_defaultlib.scoreboard(NR_ENTRIES=32'b01000,...
Compiling module xil_defaultlib.ariane_regfile(DATA_WIDTH=32'b01...
Compiling module xil_defaultlib.ariane_regfile(DATA_WIDTH=32'b01...
Compiling module xil_defaultlib.issue_read_operands(NR_COMMIT_PO...
Compiling module xil_defaultlib.issue_stage(NR_ENTRIES=32'b01000...
Compiling module xil_defaultlib.alu_default
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.csr_buffer
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.lzc(WIDTH=32'b01000000,MODE=1'b1...
Compiling module xil_defaultlib.serdiv
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.tlb(TLB_ENTRIES=32'b010000,ASID_...
Compiling module xil_defaultlib.lzc(WIDTH=32'b0111000)
Compiling module xil_defaultlib.pmp_entry(PLEN=32'b0111000,PMP_L...
Compiling module xil_defaultlib.pmp(PLEN=32'b0111000,PMP_LEN=32'...
Compiling module xil_defaultlib.ptw(ASID_WIDTH=16,ArianeCfg='{2,...
Compiling module xil_defaultlib.mmu(INSTR_TLB_ENTRIES=32'b010000...
Compiling module xil_defaultlib.store_buffer
Compiling module xil_defaultlib.fifo_v3(DEPTH=32'b01,dtype=amo_o...
Compiling module xil_defaultlib.amo_buffer
Compiling module xil_defaultlib.store_unit
Compiling module xil_defaultlib.load_unit(ArianeCfg='{2,32,128,3...
Compiling module xil_defaultlib.shift_reg(dtype=logic[196:0],Dep...
Compiling module xil_defaultlib.shift_reg(dtype=logic[196:0],Dep...
Compiling module xil_defaultlib.lsu_bypass
Compiling module xil_defaultlib.load_store_unit(ASID_WIDTH=32'b0...
Compiling module xil_defaultlib.ex_stage(ASID_WIDTH=32'b010000,A...
Compiling module xil_defaultlib.commit_stage(NR_COMMIT_PORTS=32'...
Compiling module xil_defaultlib.csr_regfile(AsidWidth=16,NrCommi...
Compiling module xil_defaultlib.perf_counters_default
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.lzc(WIDTH=32'b0100)
Compiling module xil_defaultlib.lfsr(LfsrWidth=32'b0100,OutWidth...
Compiling module xil_defaultlib.SyncSpRamBeNx64(ADDR_WIDTH=8,DAT...
Compiling module xil_defaultlib.sram(DATA_WIDTH=32'b0101101,NUM_...
Compiling module xil_defaultlib.sram(DATA_WIDTH=32'b010000000,NU...
Compiling module xil_defaultlib.cva6_icache(RdTxId=2'b0,ArianeCf...
Compiling module xil_defaultlib.lzc(WIDTH=32'b011)
Compiling module xil_defaultlib.lzc(WIDTH=32'b01000)
Compiling module xil_defaultlib.lfsr(LfsrWidth=32'b01000,OutWidt...
Compiling module xil_defaultlib.exp_backoff(Seed=32'b011)
Compiling module xil_defaultlib.wt_dcache_missunit(Axi64BitCompl...
Compiling module xil_defaultlib.wt_dcache_ctrl(RdTxId=2'b01,Aria...
Compiling module xil_defaultlib.fifo_v3(DATA_WIDTH=32'b010,DEPTH...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b0100,DataW...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b01000,Data...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b01000,Data...
Compiling module xil_defaultlib.wt_dcache_wbuffer(ArianeCfg='{2,...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b011,DataWi...
Compiling module xil_defaultlib.sram(DATA_WIDTH=32'b01000000000,...
Compiling module xil_defaultlib.wt_dcache_mem(Axi64BitCompliant=...
Compiling module xil_defaultlib.wt_dcache(RdAmoTxId=2'b01,Ariane...
Compiling module xil_defaultlib.rr_arb_tree(NumIn=32'b010,DataWi...
Compiling module xil_defaultlib.fifo_v3(DEPTH=32'b010,dtype=icac...
Compiling module xil_defaultlib.fifo_v3(DEPTH=32'b010,dtype=dcac...
Compiling module xil_defaultlib.fifo_v3(FALL_THROUGH=1'b1,DATA_W...
Compiling module xil_defaultlib.axi_shim(AxiNumWords=32'b010,Axi...
Compiling module xil_defaultlib.wt_axi_adapter_default
Compiling module xil_defaultlib.wt_cache_subsystem(ArianeCfg='{2...
Compiling module xil_defaultlib.ariane(ArianeCfg='{2,32,128,32'b...
Compiling module xil_defaultlib.hydra_su_default
Compiling module xil_defaultlib.nova_subsystem
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.AXIcrossbar1_axi_crossbar_0_0
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axi_r...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.AXIcrossbar1_axi_crossbar_1_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_a_u...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_w_u...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_24_axi_r...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_axi...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_top...
Compiling module xil_defaultlib.AXIcrossbar1_axi_dwidth_converte...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_axi...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_24_top...
Compiling module xil_defaultlib.AXIcrossbar1_axi_dwidth_converte...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_24_a...
Compiling module xil_defaultlib.AXIcrossbar1_axi_protocol_conver...
Compiling architecture axicrossbar1_axi_uartlite_0_0_arch of entity xil_defaultlib.AXIcrossbar1_axi_uartlite_0_0 [axicrossbar1_axi_uartlite_0_0_de...]
Compiling module xil_defaultlib.AXIcrossbar1
Compiling module xil_defaultlib.AXIcrossbar1_wrapper
Compiling module xil_defaultlib.cl_test
Compiling module xil_defaultlib.cl_nova
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test
WARNING: [XSIM 43-3373] "/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/tests/test.sv" Line 31. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Built simulation snapshot tb
