

================================================================
== Vivado HLS Report for 'counter_stream_hls'
================================================================
* Date:           Fri May 27 18:14:28 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        counter_stream_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- counter_stream_hls_label0  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    107|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     212|    336|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     65|
|Register         |        -|      -|     230|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     442|    508|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance               |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |counter_stream_hls_AXILiteS_s_axi_U    |counter_stream_hls_AXILiteS_s_axi    |        0|      0|   68|  104|
    |counter_stream_hls_cpuControl_s_axi_U  |counter_stream_hls_cpuControl_s_axi  |        0|      0|  144|  232|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                     |        0|      0|  212|  336|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_113_p2       |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_119_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_124_p2     |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_157      |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_108_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 107|         128|          98|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   1|          4|    1|          4|
    |ap_sig_ioackin_counter_TREADY  |   1|          2|    1|          2|
    |i_reg_82                       |  31|          2|   31|         62|
    |phi_mul_reg_93                 |  32|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  65|         10|   65|        132|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_reg_ioackin_counter_TREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_index_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |i_cast_reg_144                  |  31|   0|   32|          1|
    |i_reg_82                        |  31|   0|   31|          0|
    |init_read_reg_139               |  32|   0|   32|          0|
    |numWord_read_reg_129            |  32|   0|   32|          0|
    |phi_mul_reg_93                  |  32|   0|   32|          0|
    |resolution_read_reg_134         |  32|   0|   32|          0|
    |tmp_2_reg_163                   |  32|   0|   32|          0|
    |tmp_reg_149                     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 230|   0|  231|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID    |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWREADY    | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWADDR     |  in |    5|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WVALID     |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WREADY     | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WDATA      |  in |   32|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WSTRB      |  in |    4|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARVALID    |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARREADY    | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARADDR     |  in |    5|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RVALID     | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RREADY     |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RDATA      | out |   32|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RRESP      | out |    2|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BVALID     | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BREADY     |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BRESP      | out |    2|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |     cpuControl     |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_done                   | out |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | counter_stream_hls | return value |
|counter_TDATA             | out |   32|    axis    |       counter      |    pointer   |
|counter_TVALID            | out |    1|    axis    |       counter      |    pointer   |
|counter_TREADY            |  in |    1|    axis    |       counter      |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp)
	3  / (tmp)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %init) nounwind, !map !0

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %resolution) nounwind, !map !6

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numWord) nounwind, !map !10

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter) nounwind, !map !14

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %index) nounwind, !map !20

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @counter_stream_hls_str) nounwind

ST_1: numWord_read [1/1] 1.00ns
:6  %numWord_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numWord) nounwind

ST_1: resolution_read [1/1] 1.00ns
:7  %resolution_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %resolution) nounwind

ST_1: init_read [1/1] 1.00ns
:8  %init_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %init) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %index, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %numWord, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %resolution, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %init, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 1.57ns
:14  br label %1


 <State 2>: 3.89ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %2 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:3  %tmp = icmp slt i32 %i_cast, %numWord_read

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add i31 %i, 1

ST_2: stg_25 [1/1] 0.00ns
:5  br i1 %tmp, label %2, label %3

ST_2: next_mul [1/1] 2.44ns
:3  %next_mul = add i32 %phi_mul, %resolution_read

ST_2: tmp_2 [1/1] 2.44ns
:4  %tmp_2 = add nsw i32 %phi_mul, %init_read


 <State 3>: 1.00ns
ST_3: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str4) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str4) nounwind

ST_3: stg_30 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: stg_31 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %counter, i32 %tmp_2) nounwind

ST_3: stg_32 [1/1] 1.00ns
:6  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %index, i32 %i_cast) nounwind

ST_3: empty [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_3: stg_34 [1/1] 0.00ns
:8  br label %1


 <State 4>: 0.00ns
ST_4: stg_35 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff95ae52ee0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ resolution]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff95add6d90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numWord]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff95ac06130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7ff95ae6fa50; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7ff95ac06250; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5           (specbitsmap    ) [ 00000]
stg_6           (specbitsmap    ) [ 00000]
stg_7           (specbitsmap    ) [ 00000]
stg_8           (specbitsmap    ) [ 00000]
stg_9           (specbitsmap    ) [ 00000]
stg_10          (spectopmodule  ) [ 00000]
numWord_read    (read           ) [ 00110]
resolution_read (read           ) [ 00110]
init_read       (read           ) [ 00110]
stg_14          (specinterface  ) [ 00000]
stg_15          (specinterface  ) [ 00000]
stg_16          (specinterface  ) [ 00000]
stg_17          (specinterface  ) [ 00000]
stg_18          (specinterface  ) [ 00000]
stg_19          (br             ) [ 01110]
i               (phi            ) [ 00100]
phi_mul         (phi            ) [ 00100]
i_cast          (zext           ) [ 00110]
tmp             (icmp           ) [ 00110]
i_1             (add            ) [ 01110]
stg_25          (br             ) [ 00000]
next_mul        (add            ) [ 01110]
tmp_2           (add            ) [ 00110]
stg_28          (specloopname   ) [ 00000]
tmp_3           (specregionbegin) [ 00000]
stg_30          (specpipeline   ) [ 00000]
stg_31          (write          ) [ 00000]
stg_32          (write          ) [ 00000]
empty           (specregionend  ) [ 00000]
stg_34          (br             ) [ 01110]
stg_35          (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="init">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="resolution">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resolution"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numWord">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numWord"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="index">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_stream_hls_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="numWord_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numWord_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="resolution_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="resolution_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="init_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stg_31_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="1"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_31/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="stg_32_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="31" slack="1"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="1"/>
<pin id="84" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="31" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="phi_mul_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="phi_mul_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="next_mul_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="numWord_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numWord_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="resolution_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resolution_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="init_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_cast_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="next_mul_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="86" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="86" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="97" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="97" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="50" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="137"><net_src comp="56" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="142"><net_src comp="62" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="147"><net_src comp="104" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="152"><net_src comp="108" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="113" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="161"><net_src comp="119" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="166"><net_src comp="124" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: counter | {3 }
	Port: index | {3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 2
		i_1 : 1
		stg_25 : 3
		next_mul : 1
		tmp_2 : 1
	State 3
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_1_fu_113         |    0    |    31   |
|    add   |       next_mul_fu_119      |    0    |    32   |
|          |        tmp_2_fu_124        |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |         tmp_fu_108         |    0    |    11   |
|----------|----------------------------|---------|---------|
|          |   numWord_read_read_fu_50  |    0    |    0    |
|   read   | resolution_read_read_fu_56 |    0    |    0    |
|          |    init_read_read_fu_62    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |     stg_31_write_fu_68     |    0    |    0    |
|          |     stg_32_write_fu_75     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        i_cast_fu_104       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   106   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_153      |   31   |
|     i_cast_reg_144    |   32   |
|        i_reg_82       |   31   |
|   init_read_reg_139   |   32   |
|    next_mul_reg_158   |   32   |
|  numWord_read_reg_129 |   32   |
|     phi_mul_reg_93    |   32   |
|resolution_read_reg_134|   32   |
|     tmp_2_reg_163     |   32   |
|      tmp_reg_149      |    1   |
+-----------------------+--------+
|         Total         |   287  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   106  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   287  |    -   |
+-----------+--------+--------+
|   Total   |   287  |   106  |
+-----------+--------+--------+
