Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ubuntuaspiretank/p4p/P4P-Team44/top(1)_project/hw/sys.qsys --block-symbol-file --output-directory=/home/ubuntuaspiretank/p4p/P4P-Team44/top(1)_project/hw/sys --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading hw/sys.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module cpu
Progress: Parameterizing module jtag_uart
Progress: Parameterizing module nvmm
Progress: Parameterizing module ram
Progress: Parameterizing module reset_in
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ubuntuaspiretank/p4p/P4P-Team44/top(1)_project/hw/sys.qsys --synthesis=VHDL --output-directory=/home/ubuntuaspiretank/p4p/P4P-Team44/top(1)_project/hw/sys --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading hw/sys.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module cpu
Progress: Parameterizing module jtag_uart
Progress: Parameterizing module nvmm
Progress: Parameterizing module ram
Progress: Parameterizing module reset_in
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys: "Transforming system: sys"
Info: sys: "Naming system components in system: sys"
Info: sys: "Processing generation queue"
Info: sys: "Generating: sys"
Info: sys: "Generating: sys_clock_in"
Info: sys: "Generating: cpu"
Info: sys: "Generating: jtag_uart"
Info: sys: "Generating: sys_nvmm_0"
Info: sys: "Generating: sys_intel_onchip_memory_0"
Info: sys: "Generating: sys_reset_in"
Info: sys: "Generating: sys_sysid_qsys_0"
Info: sys: "Generating: sys_altera_mm_interconnect_1920_gyhm4jy"
Info: sys: "Generating: sys_altera_irq_mapper_2001_ghcid5i"
Info: sys: "Generating: altera_reset_controller"
Info: sys: "Generating: sys_altera_merlin_axi_translator_1950_sjnedva"
Info: sys: "Generating: sys_altera_merlin_slave_translator_191_x56fcki"
Info: sys: "Generating: sys_altera_merlin_axi_master_ni_1980_4qd7sla"
Info: sys: "Generating: sys_altera_merlin_slave_agent_1921_b6r3djy"
Info: sys: "Generating: sys_altera_avalon_sc_fifo_1932_5j7ufsq"
Info: sys: "Generating: sys_altera_merlin_router_1921_hemdkoi"
Info: sys: "Generating: sys_altera_merlin_router_1921_jqiow2y"
Info: sys: "Generating: sys_altera_merlin_router_1921_7fls4eq"
Info: sys: "Generating: sys_altera_merlin_router_1921_42yp2zy"
Info: sys: "Generating: sys_altera_merlin_traffic_limiter_1921_7c7jj4q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: sys: "Generating: sys_altera_merlin_burst_adapter_1932_yh5s4ha"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_k7pyk6y"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_zzwenmi"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1922_oted5cy"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1922_esaz2xq"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_7espnsi"
Info: sys: "Generating: sys_altera_merlin_demultiplexer_1921_imrd56i"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1922_5yxsbci"
Info: sys: "Generating: sys_altera_merlin_multiplexer_1922_hobyaqy"
Info: sys: "Generating: sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xbo52nq"
Info: sys: "Generating: sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_2vkiicy"
Info: sys: "Generating: sys_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: sys: Done "sys" with 33 modules, 44 files
Info: Finished: Create HDL design files for synthesis
