$date
	Thu Oct 12 03:06:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! ext [31:0] $end
$var reg 2 " EOp [1:0] $end
$var reg 16 # imm [15:0] $end
$scope module myExt $end
$var wire 2 $ EOp [1:0] $end
$var wire 16 % imm [15:0] $end
$var wire 32 & ext [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111000000000001 &
b1111000000000001 %
b0 $
b1111000000000001 #
b0 "
b11111111111111111111000000000001 !
$end
#1
b1111000000000001 !
b1111000000000001 &
b1 "
b1 $
#2
b11110000000000010000000000000000 !
b11110000000000010000000000000000 &
b10 "
b10 $
#3
b11111111111111111100000000000100 !
b11111111111111111100000000000100 &
b11 "
b11 $
#10
