// Seed: 3207999829
module module_0 (
    input  tri1  id_0,
    output wor   id_1
    , id_6,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4
);
  generate
    if (-1) begin : LABEL_0
      assign id_1 = 1;
    end
  endgenerate
endmodule
module module_1 (
    output tri   id_0
    , id_5,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri   id_3
);
  tri1 id_6 = 1;
  assign id_0 = ~(id_2 | id_6) ? -1 / 1'd0 - id_5 : -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
