

================================================================
== Vivado HLS Report for 'toCubieCube'
================================================================
* Date:           Thu Jul  4 02:08:18 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.167|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  228|  1084|  228|  1084|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_convert_edge_fu_430  |convert_edge  |    1|    2|    1|    2|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    8|    8|         1|          -|          -|       8|    no    |
        |- Loop 2     |   12|   12|         1|          -|          -|      12|    no    |
        |- Loop 3     |   96|  352|  12 ~ 44 |          -|          -|       8|    no    |
        | + Loop 3.1  |    3|   11|         3|          -|          -|  1 ~ 3 |    no    |
        | + Loop 3.2  |    3|   26|         3|          -|          -|  1 ~ 8 |    no    |
        |- Loop 4     |  108|  708|  9 ~ 59  |          -|          -|      12|    no    |
        | + Loop 4.1  |    4|   51|         4|          -|          -| 1 ~ 12 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    477|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      15|    208|
|Memory           |        0|      -|      36|     11|
|Multiplexer      |        -|      -|       -|    352|
|Register         |        -|      -|     108|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     159|   1048|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+--------------+---------+-------+----+-----+
    |grp_convert_edge_fu_430  |convert_edge  |        0|      0|  15|  208|
    +-------------------------+--------------+---------+-------+----+-----+
    |Total                    |              |        0|      0|  15|  208|
    +-------------------------+--------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |cornerFacelet_U  |toCubieCube_cornebkb  |        0|  12|   3|    24|    6|     1|          144|
    |cornerColor_1_U  |toCubieCube_cornecud  |        0|   3|   1|     8|    3|     1|           24|
    |cornerColor_2_U  |toCubieCube_cornedEe  |        0|   3|   1|     8|    3|     1|           24|
    |edgeColor_0_U    |toCubieCube_edgeCg8j  |        0|   3|   1|    12|    3|     1|           36|
    |edgeColor_1_U    |toCubieCube_edgeChbi  |        0|   3|   1|    12|    3|     1|           36|
    |edgeFacelet_0_U  |toCubieCube_edgeFeOg  |        0|   6|   2|    12|    6|     1|           72|
    |edgeFacelet_1_U  |toCubieCube_edgeFfYi  |        0|   6|   2|    12|    6|     1|           72|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  36|  11|    88|   30|     7|          408|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_487_p2                    |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_925_p2                     |     +    |      0|  0|  13|           4|           1|
    |i_8_fu_453_p2                     |     +    |      0|  0|  13|           4|           1|
    |i_9_fu_470_p2                     |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_670_p2                     |     +    |      0|  0|  13|           4|           1|
    |j_fu_953_p2                       |     +    |      0|  0|  13|           4|           1|
    |ori_1_fu_521_p2                   |     +    |      0|  0|  10|           2|           1|
    |tmp_29_fu_568_p2                  |     +    |      0|  0|  12|           3|           1|
    |tmp_33_fu_612_p2                  |     +    |      0|  0|  12|           3|           2|
    |tmp_34_fu_531_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_52_fu_602_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_54_fu_624_p2                  |     +    |      0|  0|  12|           3|           2|
    |tmp_56_fu_642_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_31_fu_509_p2                  |     -    |      0|  0|  15|           6|           6|
    |ap_block_state21_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_987_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp10_fu_839_p2               |    and   |      0|  0|   2|           1|           1|
    |sel_tmp12_fu_857_p2               |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_741_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_fu_799_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_781_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_447_p2               |   icmp   |      0|  0|  11|           4|           5|
    |exitcond8_fu_481_p2               |   icmp   |      0|  0|  11|           4|           5|
    |exitcond9_fu_464_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_919_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_21_fu_515_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_28_fu_947_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_297_i_fu_705_p2               |   icmp   |      0|  0|   9|           4|           2|
    |tmp_298_i_fu_711_p2               |   icmp   |      0|  0|   9|           4|           2|
    |tmp_299_i_fu_717_p2               |   icmp   |      0|  0|   9|           4|           3|
    |tmp_300_i_fu_723_p2               |   icmp   |      0|  0|   9|           4|           3|
    |tmp_301_i_fu_729_p2               |   icmp   |      0|  0|   9|           4|           3|
    |tmp_35_fu_574_p2                  |   icmp   |      0|  0|   9|           3|           2|
    |tmp_37_fu_964_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_39_fu_546_p2                  |   icmp   |      0|  0|   9|           3|           2|
    |tmp_40_fu_970_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_41_fu_981_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_42_fu_976_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_44_fu_681_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_47_fu_687_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_48_fu_552_p2                  |   icmp   |      0|  0|   9|           3|           1|
    |tmp_53_fu_618_p2                  |   icmp   |      0|  0|   9|           3|           2|
    |tmp_57_fu_905_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_i_29_fu_699_p2                |   icmp   |      0|  0|   9|           4|           1|
    |tmp_i_fu_693_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |ap_predicate_op213_call_state21   |    or    |      0|  0|   2|           1|           1|
    |sel_tmp13_demorgan_fu_787_p2      |    or    |      0|  0|   2|           1|           1|
    |sel_tmp14_fu_891_p2               |    or    |      0|  0|   2|           1|           1|
    |sel_tmp22_demorgan_fu_827_p2      |    or    |      0|  0|   2|           1|           1|
    |sel_tmp33_demorgan_fu_845_p2      |    or    |      0|  0|   2|           1|           1|
    |sel_tmp6_demorgan_fu_769_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp20_fu_885_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_751_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_813_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_871_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_49_fu_558_p2                  |    or    |      0|  0|   2|           1|           1|
    |ccRet_co_0_d0                     |  select  |      0|  0|   2|           1|           2|
    |merge_i_fu_897_p3                 |  select  |      0|  0|   3|           1|           3|
    |p_0_i_fu_877_p3                   |  select  |      0|  0|   3|           1|           3|
    |sel_tmp13_fu_863_p3               |  select  |      0|  0|   4|           1|           3|
    |sel_tmp3_fu_757_p3                |  select  |      0|  0|   3|           1|           2|
    |sel_tmp8_cast_fu_805_p3           |  select  |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_819_p3                |  select  |      0|  0|   3|           1|           3|
    |tmp_51_fu_590_p3                  |  select  |      0|  0|   3|           1|           3|
    |tmp_55_fu_630_p3                  |  select  |      0|  0|   3|           1|           3|
    |sel_tmp11_fu_851_p2               |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_735_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_793_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_775_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp8_fu_833_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_50_fu_580_p2                  |    xor   |      0|  0|   3|           2|           3|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 477|         175|         157|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  109|         23|    1|         23|
    |ccRet_cp_0_address0     |   15|          3|    3|          9|
    |ccRet_cp_0_d0           |   15|          3|    3|          9|
    |ccRet_eo_0_address0     |   15|          3|    4|         12|
    |ccRet_eo_0_d0           |   15|          3|    1|          3|
    |ccRet_ep_0_address0     |   21|          4|    4|         16|
    |ccRet_ep_0_d0           |   15|          3|    4|         12|
    |cornerFacelet_address0  |   15|          3|    5|         15|
    |edgeColor_1_address0    |   15|          3|    4|         12|
    |facecube_0_f_address0   |   21|          4|    6|         24|
    |facecube_0_f_address1   |   15|          3|    6|         18|
    |i_1_reg_361             |    9|          2|    4|          8|
    |i_2_reg_372             |    9|          2|    4|          8|
    |i_3_reg_407             |    9|          2|    4|          8|
    |i_reg_350               |    9|          2|    4|          8|
    |in_assign_reg_395       |    9|          2|    4|          8|
    |j_1_reg_418             |    9|          2|    4|          8|
    |ori_reg_383             |    9|          2|    2|          4|
    |reg_437                 |    9|          2|    3|          6|
    |reg_442                 |    9|          2|    3|          6|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  352|         73|   73|        217|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  22|   0|   22|          0|
    |edgeColor_0_load_reg_1164             |   3|   0|    3|          0|
    |grp_convert_edge_fu_430_ap_start_reg  |   1|   0|    1|          0|
    |i_10_reg_1011                         |   4|   0|    4|          0|
    |i_1_reg_361                           |   4|   0|    4|          0|
    |i_2_reg_372                           |   4|   0|    4|          0|
    |i_3_reg_407                           |   4|   0|    4|          0|
    |i_4_reg_1111                          |   4|   0|    4|          0|
    |i_reg_350                             |   4|   0|    4|          0|
    |in_assign_reg_395                     |   4|   0|    4|          0|
    |j_1_reg_418                           |   4|   0|    4|          0|
    |j_2_reg_1076                          |   4|   0|    4|          0|
    |j_reg_1148                            |   4|   0|    4|          0|
    |merge_i_reg_1103                      |   3|   0|    3|          0|
    |ori_1_reg_1033                        |   2|   0|    2|          0|
    |ori_reg_383                           |   2|   0|    2|          0|
    |reg_437                               |   3|   0|    3|          0|
    |reg_442                               |   3|   0|    3|          0|
    |tmp_20_reg_1016                       |   4|   0|   64|         60|
    |tmp_21_reg_1029                       |   1|   0|    1|          0|
    |tmp_22_reg_1116                       |   4|   0|   64|         60|
    |tmp_28_reg_1144                       |   1|   0|    1|          0|
    |tmp_31_reg_1022                       |   6|   0|    6|          0|
    |tmp_36_reg_1153                       |   4|   0|   64|         60|
    |tmp_37_reg_1169                       |   1|   0|    1|          0|
    |tmp_40_reg_1178                       |   1|   0|    1|          0|
    |tmp_42_reg_1187                       |   1|   0|    1|          0|
    |tmp_43_reg_1081                       |   4|   0|   64|         60|
    |tmp_44_reg_1091                       |   1|   0|    1|          0|
    |tmp_58_reg_1072                       |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 108|   0|  348|        240|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  toCubieCube | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  toCubieCube | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  toCubieCube | return value |
|ap_done                | out |    1| ap_ctrl_hs |  toCubieCube | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  toCubieCube | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  toCubieCube | return value |
|facecube_0_f_address0  | out |    6|  ap_memory | facecube_0_f |     array    |
|facecube_0_f_ce0       | out |    1|  ap_memory | facecube_0_f |     array    |
|facecube_0_f_q0        |  in |    3|  ap_memory | facecube_0_f |     array    |
|facecube_0_f_address1  | out |    6|  ap_memory | facecube_0_f |     array    |
|facecube_0_f_ce1       | out |    1|  ap_memory | facecube_0_f |     array    |
|facecube_0_f_q1        |  in |    3|  ap_memory | facecube_0_f |     array    |
|ccRet_cp_0_address0    | out |    3|  ap_memory |  ccRet_cp_0  |     array    |
|ccRet_cp_0_ce0         | out |    1|  ap_memory |  ccRet_cp_0  |     array    |
|ccRet_cp_0_we0         | out |    1|  ap_memory |  ccRet_cp_0  |     array    |
|ccRet_cp_0_d0          | out |    3|  ap_memory |  ccRet_cp_0  |     array    |
|ccRet_ep_0_address0    | out |    4|  ap_memory |  ccRet_ep_0  |     array    |
|ccRet_ep_0_ce0         | out |    1|  ap_memory |  ccRet_ep_0  |     array    |
|ccRet_ep_0_we0         | out |    1|  ap_memory |  ccRet_ep_0  |     array    |
|ccRet_ep_0_d0          | out |    4|  ap_memory |  ccRet_ep_0  |     array    |
|ccRet_co_0_address0    | out |    3|  ap_memory |  ccRet_co_0  |     array    |
|ccRet_co_0_ce0         | out |    1|  ap_memory |  ccRet_co_0  |     array    |
|ccRet_co_0_we0         | out |    1|  ap_memory |  ccRet_co_0  |     array    |
|ccRet_co_0_d0          | out |    2|  ap_memory |  ccRet_co_0  |     array    |
|ccRet_eo_0_address0    | out |    4|  ap_memory |  ccRet_eo_0  |     array    |
|ccRet_eo_0_ce0         | out |    1|  ap_memory |  ccRet_eo_0  |     array    |
|ccRet_eo_0_we0         | out |    1|  ap_memory |  ccRet_eo_0  |     array    |
|ccRet_eo_0_d0          | out |    1|  ap_memory |  ccRet_eo_0  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

