# Arch Assignments

Assignments of UW-Madison CS552 course-

```
hw1/        : Designs demultiplexer and full adders from basic gates 
hw2/        : Designs carry lookahead adder and barrel shifter from basic gates
hw3/        : Designs a 16-bit register
processor/  : Designs a 16-bit five-stage pipelined processor similar to MIPS 
R2000 for Wisc ISA. The Wisc ISA has about 30 instructions in 4 different 
formats. Features of the processor include pipelining, multi-cycle memory, 
instruction and data caches, forwarding and branch prediction.   
```