--------------------------------------------------------------------------------
Release 8.1i Trace I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

D:\PROGRAMAS\Xilinxs\bin\nt\trce.exe -ise aluparc.ise -intstyle ise -e 3 -l 3
-s 4 -xml ALU ALU.ncd -o ALU.twr ALU.pcf


Design file:              alu.ncd
Physical constraint file: alu.pcf
Device,speed:             xa3s200,-4 (PRODUCTION 1.37 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
datoa<0>    |    3.019(R)|   -0.463(R)|CLK_BUFGP         |   0.000|
datoa<1>    |    3.019(R)|   -0.463(R)|CLK_BUFGP         |   0.000|
datoa<2>    |    3.019(R)|   -0.463(R)|CLK_BUFGP         |   0.000|
datoa<3>    |    3.019(R)|   -0.464(R)|CLK_BUFGP         |   0.000|
datob<0>    |    3.019(R)|   -0.463(R)|CLK_BUFGP         |   0.000|
datob<1>    |    3.019(R)|   -0.463(R)|CLK_BUFGP         |   0.000|
datob<2>    |    3.019(R)|   -0.463(R)|CLK_BUFGP         |   0.000|
datob<3>    |    3.019(R)|   -0.464(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock selecs<0>
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
datoa<0>    |    3.007(F)|    3.263(F)|C6/_n0010         |   0.000|
datoa<1>    |    3.201(F)|    2.641(F)|C6/_n0010         |   0.000|
datoa<2>    |    3.436(F)|    2.844(F)|C6/_n0010         |   0.000|
datoa<3>    |    2.951(F)|    2.537(F)|C6/_n0010         |   0.000|
datob<0>    |    3.455(F)|    2.668(F)|C6/_n0010         |   0.000|
datob<1>    |    3.748(F)|    2.767(F)|C6/_n0010         |   0.000|
datob<2>    |    2.381(F)|    3.056(F)|C6/_n0010         |   0.000|
datob<3>    |    1.173(F)|    3.618(F)|C6/_n0010         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock selecs<1>
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
datoa<0>    |    2.882(F)|    3.420(F)|C6/_n0010         |   0.000|
datoa<1>    |    3.076(F)|    2.798(F)|C6/_n0010         |   0.000|
datoa<2>    |    3.311(F)|    3.001(F)|C6/_n0010         |   0.000|
datoa<3>    |    2.826(F)|    2.694(F)|C6/_n0010         |   0.000|
datob<0>    |    3.330(F)|    2.825(F)|C6/_n0010         |   0.000|
datob<1>    |    3.623(F)|    2.924(F)|C6/_n0010         |   0.000|
datob<2>    |    2.256(F)|    3.213(F)|C6/_n0010         |   0.000|
datob<3>    |    1.048(F)|    3.775(F)|C6/_n0010         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock selecs<2>
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
datoa<0>    |    2.847(F)|    3.464(F)|C6/_n0010         |   0.000|
datoa<1>    |    3.041(F)|    2.842(F)|C6/_n0010         |   0.000|
datoa<2>    |    3.276(F)|    3.045(F)|C6/_n0010         |   0.000|
datoa<3>    |    2.791(F)|    2.738(F)|C6/_n0010         |   0.000|
datob<0>    |    3.295(F)|    2.869(F)|C6/_n0010         |   0.000|
datob<1>    |    3.588(F)|    2.968(F)|C6/_n0010         |   0.000|
datob<2>    |    2.221(F)|    3.257(F)|C6/_n0010         |   0.000|
datob<3>    |    1.013(F)|    3.819(F)|C6/_n0010         |   0.000|
------------+------------+------------+------------------+--------+

Clock selecs<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
res<0>      |   10.583(F)|C6/_n0010         |   0.000|
res<1>      |   10.728(F)|C6/_n0010         |   0.000|
res<2>      |   10.728(F)|C6/_n0010         |   0.000|
res<3>      |   10.599(F)|C6/_n0010         |   0.000|
resm<0>     |   10.713(F)|C6/_n0010         |   0.000|
resm<1>     |   10.559(F)|C6/_n0010         |   0.000|
resm<2>     |   10.523(F)|C6/_n0010         |   0.000|
resm<3>     |   10.741(F)|C6/_n0010         |   0.000|
resm<4>     |   10.713(F)|C6/_n0010         |   0.000|
resm<5>     |   10.713(F)|C6/_n0010         |   0.000|
resm<6>     |   10.741(F)|C6/_n0010         |   0.000|
------------+------------+------------------+--------+

Clock selecs<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
res<0>      |   10.740(F)|C6/_n0010         |   0.000|
res<1>      |   10.885(F)|C6/_n0010         |   0.000|
res<2>      |   10.885(F)|C6/_n0010         |   0.000|
res<3>      |   10.756(F)|C6/_n0010         |   0.000|
resm<0>     |   10.870(F)|C6/_n0010         |   0.000|
resm<1>     |   10.716(F)|C6/_n0010         |   0.000|
resm<2>     |   10.680(F)|C6/_n0010         |   0.000|
resm<3>     |   10.898(F)|C6/_n0010         |   0.000|
resm<4>     |   10.870(F)|C6/_n0010         |   0.000|
resm<5>     |   10.870(F)|C6/_n0010         |   0.000|
resm<6>     |   10.898(F)|C6/_n0010         |   0.000|
------------+------------+------------------+--------+

Clock selecs<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
res<0>      |   10.784(F)|C6/_n0010         |   0.000|
res<1>      |   10.929(F)|C6/_n0010         |   0.000|
res<2>      |   10.929(F)|C6/_n0010         |   0.000|
res<3>      |   10.800(F)|C6/_n0010         |   0.000|
resm<0>     |   10.914(F)|C6/_n0010         |   0.000|
resm<1>     |   10.760(F)|C6/_n0010         |   0.000|
resm<2>     |   10.724(F)|C6/_n0010         |   0.000|
resm<3>     |   10.942(F)|C6/_n0010         |   0.000|
resm<4>     |   10.914(F)|C6/_n0010         |   0.000|
resm<5>     |   10.914(F)|C6/_n0010         |   0.000|
resm<6>     |   10.942(F)|C6/_n0010         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock selecs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.490|         |
selecs<0>      |         |         |    1.857|    1.857|
selecs<1>      |         |         |    1.733|    1.733|
selecs<2>      |         |         |    0.178|    0.178|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selecs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.490|         |
selecs<0>      |         |         |    1.732|    1.732|
selecs<1>      |         |         |    1.608|    1.608|
selecs<2>      |         |         |    0.053|    0.053|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selecs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.490|         |
selecs<0>      |         |         |    1.697|    1.697|
selecs<1>      |         |         |    1.573|    1.573|
selecs<2>      |         |         |    0.018|    0.018|
---------------+---------+---------+---------+---------+

Analysis completed Sun Apr 15 20:30:12 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 100 MB
