{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754965359471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754965359471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 12 09:22:17 2025 " "Processing started: Tue Aug 12 09:22:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754965359471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965359471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965359471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754965359928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754965359928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_year DONE_YEAR years.v(11) " "Verilog HDL Declaration information at years.v(11): object \"done_year\" differs only in case from object \"DONE_YEAR\" in the same scope" {  } { { "../hdl/year/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/year/years.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754965368052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/year/years.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/year/years.v" { { "Info" "ISGN_ENTITY_NAME" "1 years " "Found entity 1: years" {  } { { "../hdl/year/years.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/year/years.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/top/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/top/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/second/tick.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/second/tick.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick " "Found entity 1: tick" {  } { { "../hdl/second/tick.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/second/tick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE seconds.v(14) " "Verilog HDL Declaration information at seconds.v(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../hdl/second/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/second/seconds.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754965368063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/second/seconds.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/second/seconds.v" { { "Info" "ISGN_ENTITY_NAME" "1 seconds " "Found entity 1: seconds" {  } { { "../hdl/second/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/second/seconds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_month DONE_MONTH months.v(11) " "Verilog HDL Declaration information at months.v(11): object \"done_month\" differs only in case from object \"DONE_MONTH\" in the same scope" {  } { { "../hdl/month/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/month/months.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754965368064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/month/months.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/month/months.v" { { "Info" "ISGN_ENTITY_NAME" "1 months " "Found entity 1: months" {  } { { "../hdl/month/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/month/months.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_min DONE_MIN minutes.v(15) " "Verilog HDL Declaration information at minutes.v(15): object \"done_min\" differs only in case from object \"DONE_MIN\" in the same scope" {  } { { "../hdl/minute/minutes.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/minute/minutes.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754965368066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/minute/minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/minute/minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 minutes " "Found entity 1: minutes" {  } { { "../hdl/minute/minutes.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/minute/minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/led7/led7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/led7/led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg " "Found entity 1: led7seg" {  } { { "../hdl/led7/led7seg.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/led7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/led7/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/led7/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../hdl/led7/decode.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_hour DONE_HOUR hours.v(12) " "Verilog HDL Declaration information at hours.v(12): object \"done_hour\" differs only in case from object \"DONE_HOUR\" in the same scope" {  } { { "../hdl/hour/hours.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/hour/hours.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754965368112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/hour/hours.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/hour/hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 hours " "Found entity 1: hours" {  } { { "../hdl/hour/hours.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/hour/hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done_day DONE_DAY days.v(13) " "Verilog HDL Declaration information at days.v(13): object \"done_day\" differs only in case from object \"DONE_DAY\" in the same scope" {  } { { "../hdl/day/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/day/days.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754965368114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design/fpga_trainning/clock_centry/hdl/day/days.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design/fpga_trainning/clock_centry/hdl/day/days.v" { { "Info" "ISGN_ENTITY_NAME" "1 days " "Found entity 1: days" {  } { { "../hdl/day/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/day/days.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754965368114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754965368170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick tick:ticks " "Elaborating entity \"tick\" for hierarchy \"tick:ticks\"" {  } { { "../hdl/top/top.v" "ticks" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seconds seconds:seconds " "Elaborating entity \"seconds\" for hierarchy \"seconds:seconds\"" {  } { { "../hdl/top/top.v" "seconds" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368208 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done seconds.v(35) " "Verilog HDL Always Construct warning at seconds.v(35): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/second/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/second/seconds.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1754965368229 "|top|seconds:seconds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done seconds.v(50) " "Inferred latch for \"done\" at seconds.v(50)" {  } { { "../hdl/second/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/second/seconds.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965368229 "|top|seconds:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minutes minutes:mintues " "Elaborating entity \"minutes\" for hierarchy \"minutes:mintues\"" {  } { { "../hdl/top/top.v" "mintues" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hours hours:hours " "Elaborating entity \"hours\" for hierarchy \"hours:hours\"" {  } { { "../hdl/top/top.v" "hours" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "days days:days " "Elaborating entity \"days\" for hierarchy \"days:days\"" {  } { { "../hdl/top/top.v" "days" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 days.v(63) " "Verilog HDL assignment warning at days.v(63): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/day/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/day/days.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754965368270 "|top|days:days"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "months months:months " "Elaborating entity \"months\" for hierarchy \"months:months\"" {  } { { "../hdl/top/top.v" "months" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "years years:years " "Elaborating entity \"years\" for hierarchy \"years:years\"" {  } { { "../hdl/top/top.v" "years" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_sec " "Elaborating entity \"decode\" for hierarchy \"decode:decode_sec\"" {  } { { "../hdl/top/top.v" "decode_sec" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg led7seg:led7seg_unit_sec " "Elaborating entity \"led7seg\" for hierarchy \"led7seg:led7seg_unit_sec\"" {  } { { "../hdl/top/top.v" "led7seg_unit_sec" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965368333 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_sec\|Ram0 " "RAM logic \"decode:decode_sec\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram0" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_month\|Ram0 " "RAM logic \"decode:decode_month\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram0" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_sec\|Ram1 " "RAM logic \"decode:decode_sec\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram1" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_month\|Ram1 " "RAM logic \"decode:decode_month\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram1" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_day\|Ram0 " "RAM logic \"decode:decode_day\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram0" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_day\|Ram1 " "RAM logic \"decode:decode_day\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram1" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_hour\|Ram0 " "RAM logic \"decode:decode_hour\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram0" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_year\|Ram0 " "RAM logic \"decode:decode_year\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram0" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_hour\|Ram1 " "RAM logic \"decode:decode_hour\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram1" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_year\|Ram1 " "RAM logic \"decode:decode_year\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram1" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_min\|Ram0 " "RAM logic \"decode:decode_min\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram0" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode:decode_min\|Ram1 " "RAM logic \"decode:decode_min\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/led7/decode.v" "Ram1" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/led7/decode.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1754965368694 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1754965368694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seconds:seconds\|done " "Latch seconds:seconds\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display " "Ports D and ENA on the latch are fed by the same signal display" {  } { { "../hdl/top/top.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/top/top.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1754965369110 ""}  } { { "../hdl/second/seconds.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/second/seconds.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1754965369110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/month/months.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/month/months.v" 20 -1 0 } } { "../hdl/day/days.v" "" { Text "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/hdl/day/days.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1754965369112 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1754965369112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754965369402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.map.smsg " "Generated suppressed messages file D:/DIGITAL_DESIGN/FPGA_trainning/clock_centry/quartus/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965370602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754965370721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754965370721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "472 " "Implemented 472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754965370774 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754965370774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754965370774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754965370774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754965370817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 12 09:22:50 2025 " "Processing ended: Tue Aug 12 09:22:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754965370817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754965370817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754965370817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754965370817 ""}
