{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@243:253@HdlStmAssign", "assign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n\nassign dest_burst_valid = dest_data_request_id != dest_id_next;\nassign dest_burst_ready = ~dest_valid | dest_last_beat;\n\n/*\n * The data valid signal for the destination side is asserted if there are one\n * or more pending bursts. It is de-asserted if there are no more pending burst\n * and it is the last beat of the current burst\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@242:252", "\nassign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n\nassign dest_burst_valid = dest_data_request_id != dest_id_next;\nassign dest_burst_ready = ~dest_valid | dest_last_beat;\n\n/*\n * The data valid signal for the destination side is asserted if there are one\n * or more pending bursts. It is de-asserted if there are no more pending burst\n"]], "Diff Content": {"Delete": [[248, "assign dest_burst_ready = ~dest_valid | dest_last_beat;\n"]], "Add": []}}