Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Dec 10 22:54:45 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SLIDE_SW<3>_IBUF
   SLIDE_SW<4>_IBUF
   SLIDE_SW<5>_IBUF
   SLIDE_SW<6>_IBUF
   SLIDE_SW<7>_IBUF


