Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	comm/U108/B2 comm/U108/ZN core/U206/I core/U206/ZN core/U207/A2 core/U207/ZN core/U602/A1 core/U602/ZN comm/U84/I comm/U84/ZN 
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'comm/U108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'comm/U108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'comm/U108'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Thu Dec 11 19:44:00 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: comm/uart0/receiver/rx_data_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comm/middle_byte_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  comm/uart0/receiver/rx_data_reg[0]/CP (DFQD1BWP)        0.00       0.00 r
  comm/uart0/receiver/rx_data_reg[0]/Q (DFQD1BWP)         0.12       0.12 f
  comm/U81/ZN (INVD1BWP)                                  0.02       0.14 r
  comm/U110/ZN (MAOI22D0BWP)                              0.03       0.18 f
  comm/middle_byte_reg[0]/D (DFCNQD1BWP)                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  comm/middle_byte_reg[0]/CP (DFCNQD1BWP)                 0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Thu Dec 11 19:44:00 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: core/cmdr/dump_channel_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comm/uart0/transmitter/data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/cmdr/dump_channel_reg[1]/CP (DFCNQD1BWP)           0.00       0.00 r
  core/cmdr/dump_channel_reg[1]/Q (DFCNQD1BWP)            0.17       0.17 r
  core/U146/ZN (NR2D3BWP)                                 0.03       0.20 f
  core/U154/Z (AO222D1BWP)                                0.14       0.35 f
  core/U251/CO (HA1D1BWP)                                 0.04       0.39 f
  core/U255/CO (FA1D1BWP)                                 0.06       0.45 f
  core/U260/CO (FA1D1BWP)                                 0.06       0.51 f
  core/U174/CO (FA1D1BWP)                                 0.06       0.58 f
  core/U26/ZN (INVD1BWP)                                  0.02       0.60 r
  core/U158/ZN (OAI21D1BWP)                               0.02       0.62 f
  core/U168/CO (FA1D1BWP)                                 0.07       0.69 f
  core/U178/CO (FA1D1BWP)                                 0.06       0.75 f
  core/U245/CO (FA1D2BWP)                                 0.07       0.82 f
  core/U159/ZN (CKND2BWP)                                 0.02       0.84 r
  core/U160/ZN (CKND2D3BWP)                               0.02       0.87 f
  core/U256/ZN (IOA21D1BWP)                               0.05       0.92 f
  core/U257/ZN (CKND1BWP)                                 0.04       0.96 r
  core/U438/ZN (NR2D1BWP)                                 0.03       0.99 f
  core/U29/S (HA1D0BWP)                                   0.07       1.07 r
  core/mult_x_91/U30/S (CMPE42D1BWP)                      0.18       1.25 r
  core/mult_x_91/U29/S (CMPE42D1BWP)                      0.19       1.44 f
  core/U586/CO (FA1D1BWP)                                 0.13       1.57 f
  core/U589/CO (FA1D1BWP)                                 0.06       1.63 f
  core/U620/CO (FA1D1BWP)                                 0.06       1.70 f
  core/U593/CO (FA1D1BWP)                                 0.06       1.76 f
  core/U582/CO (FA1D1BWP)                                 0.07       1.83 f
  core/U282/ZN (IND2D1BWP)                                0.02       1.85 r
  core/U284/ZN (ND3D1BWP)                                 0.04       1.89 f
  core/U293/CO (FA1D1BWP)                                 0.07       1.96 f
  core/U287/CO (FA1D1BWP)                                 0.07       2.03 f
  core/U285/ZN (OAI211D2BWP)                              0.04       2.07 r
  core/U286/ZN (IOA21D2BWP)                               0.03       2.10 f
  core/U622/Z (AO211D1BWP)                                0.10       2.20 f
  core/resp_data[2] (dig_core)                            0.00       2.20 f
  comm/tx_data[2] (UART_comm)                             0.00       2.20 f
  comm/U148/Z (AO222D1BWP)                                0.13       2.33 f
  comm/uart0/transmitter/data_reg[2]/D (DFQD1BWP)         0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  comm/uart0/transmitter/data_reg[2]/CP (DFQD1BWP)        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
