# compile verilog/system verilog design source files
verilog xil_defaultlib  "cu_tb_func_synth.v"
verilog xil_defaultlib  "../../../../lab2_1.srcs/sim_1/new/cu_tb.v"

# Do not sort compile order
nosort
