<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_dacc.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_dacc.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_DACC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_DACC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Digital-to-Analog Converter Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_DACC Digital-to-Analog Converter Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Dacc hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_dacc.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_dacc.html#a48b4e673b7ee90e09f94a9fce1ba2990">00042</a>   __O  uint32_t DACC_CR;       <span class="comment">/**&lt; \brief (Dacc Offset: 0x00) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_dacc.html#a45307b0cc8da9f0aaccf3d1f1a368ef3">00043</a>   __IO uint32_t DACC_MR;       <span class="comment">/**&lt; \brief (Dacc Offset: 0x04) Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_dacc.html#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">00044</a>   __IO uint32_t DACC_TRIGR;    <span class="comment">/**&lt; \brief (Dacc Offset: 0x08) Trigger Register */</span>
<a name="l00045"></a>00045   __I  uint32_t Reserved1[1];
<a name="l00046"></a><a class="code" href="struct_dacc.html#a0548f522857f9bfe33e0ebf6abaedcb7">00046</a>   __O  uint32_t DACC_CHER;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x10) Channel Enable Register */</span>
<a name="l00047"></a><a class="code" href="struct_dacc.html#aeffc0a6a58c0954b5ef80d34958981a4">00047</a>   __O  uint32_t DACC_CHDR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x14) Channel Disable Register */</span>
<a name="l00048"></a><a class="code" href="struct_dacc.html#a4b296351c32f8be2a39872d3f8a96da7">00048</a>   __I  uint32_t DACC_CHSR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x18) Channel Status Register */</span>
<a name="l00049"></a><a class="code" href="struct_dacc.html#a464e8a873d46157bb9e19371623291d0">00049</a>   __O  uint32_t DACC_CDR[2];   <span class="comment">/**&lt; \brief (Dacc Offset: 0x1C) Conversion Data Register */</span>
<a name="l00050"></a><a class="code" href="struct_dacc.html#afae3036f4a7fb6730c8194904f898a93">00050</a>   __O  uint32_t DACC_IER;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00051"></a><a class="code" href="struct_dacc.html#a167106a9f9219c19702012e03f1d4b61">00051</a>   __O  uint32_t DACC_IDR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00052"></a><a class="code" href="struct_dacc.html#a145af762db0fefcca94c7cf37aed98a1">00052</a>   __I  uint32_t DACC_IMR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00053"></a><a class="code" href="struct_dacc.html#a9412cfef25e8248b3a160e83072cc513">00053</a>   __I  uint32_t DACC_ISR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x30) Interrupt Status Register */</span>
<a name="l00054"></a>00054   __I  uint32_t Reserved2[24];
<a name="l00055"></a><a class="code" href="struct_dacc.html#a723e7b1c3acf89bfd9e92ed169c7fdf5">00055</a>   __IO uint32_t DACC_ACR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x94) Analog Current Register */</span>
<a name="l00056"></a>00056   __I  uint32_t Reserved3[19];
<a name="l00057"></a><a class="code" href="struct_dacc.html#ae5deaa688b44a8ad9d11524ca4e6a560">00057</a>   __IO uint32_t DACC_WPMR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00058"></a><a class="code" href="struct_dacc.html#a238d3925d9af596e25cd6810cd2357df">00058</a>   __I  uint32_t DACC_WPSR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00059"></a>00059 } <a class="code" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a>;
<a name="l00060"></a>00060 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00061"></a>00061 <span class="comment">/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */</span>
<a name="l00062"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaa8176bc1ae37b9ba55f9033d46d79fa5">00062</a> <span class="preprocessor">#define DACC_CR_SWRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CR) Software Reset */</span>
<a name="l00063"></a>00063 <span class="comment">/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */</span>
<a name="l00064"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga29e0dc592ac888f4abe448adf2722c98">00064</a> <span class="preprocessor">#define DACC_MR_MAXS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_MR) Max Speed Mode for Channel 0 */</span>
<a name="l00065"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga6547b6ad84ec78fce2c1d4b67899c833">00065</a> <span class="preprocessor">#define   DACC_MR_MAXS0_TRIG_EVENT (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_MR) External trigger mode or Free-running mode enabled. (See TRGENx.DACC_TRIGR.) */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga67994dbe57e33a2389edaf96e304df4d">00066</a> <span class="preprocessor">#define   DACC_MR_MAXS0_MAXIMUM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_MR) Max speed mode enabled. */</span>
<a name="l00067"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga0989c8a554aacac0763f13927f55eb32">00067</a> <span class="preprocessor">#define DACC_MR_MAXS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_MR) Max Speed Mode for Channel 1 */</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gacb927c4acd659bb4acde789366f0e025">00068</a> <span class="preprocessor">#define   DACC_MR_MAXS1_TRIG_EVENT (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_MR) External trigger mode or Free-running mode enabled. (See TRGENx.DACC_TRIGR.) */</span>
<a name="l00069"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga5f8f03d32cd8f4d2a03f641f0dce1270">00069</a> <span class="preprocessor">#define   DACC_MR_MAXS1_MAXIMUM (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_MR) Max speed mode enabled. */</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gae6ede753603ae1989dc7a498acb3edb7">00070</a> <span class="preprocessor">#define DACC_MR_WORD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_MR) Word Transfer Mode */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga5107a7f4c65f4c0c2ad77f01b029e4fe">00071</a> <span class="preprocessor">#define   DACC_MR_WORD_DISABLED (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_MR) One data to convert is written to the FIFO per access to DACC. */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga416fcd77d77d340014b65077170639bc">00072</a> <span class="preprocessor">#define   DACC_MR_WORD_ENABLED (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_MR) Two data to convert are written to the FIFO per access to DACC (reduces the number of requests to DMA and the number of system bus accesses). */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaed5aefb254ed11244cc75f207b5f85c0">00073</a> <span class="preprocessor">#define DACC_MR_ZERO (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DACC_MR) Must always be written to 0. */</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga30577d02692cf4ae0dab9f92ba3fdabd">00074</a> <span class="preprocessor">#define DACC_MR_DIFF (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DACC_MR) Differential Mode */</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaaa1fa4715ef606a2521fac0a4dbee870">00075</a> <span class="preprocessor">#define   DACC_MR_DIFF_DISABLED (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DACC_MR) DAC0 and DAC1 are single-ended outputs. */</span>
<a name="l00076"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga6d3853c9fbd7e70d4b809e639dfa5bf0">00076</a> <span class="preprocessor">#define   DACC_MR_DIFF_ENABLED (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DACC_MR) DACP and DACN are differential outputs. The differential level is configured by the channel 0 value. */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define DACC_MR_PRESCALER_Pos 24</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga523fbe5f7c7c46fad299fc2cfa3d4fed">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_PRESCALER_Msk (0xfu &lt;&lt; DACC_MR_PRESCALER_Pos) </span><span class="comment">/**&lt; \brief (DACC_MR) Peripheral Clock to DAC Clock Ratio */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define DACC_MR_PRESCALER(value) ((DACC_MR_PRESCALER_Msk &amp; ((value) &lt;&lt; DACC_MR_PRESCALER_Pos)))</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="comment">/* -------- DACC_TRIGR : (DACC Offset: 0x08) Trigger Register -------- */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaa79895370f44865a7afc726e44e6e14d">00081</a> <span class="preprocessor">#define DACC_TRIGR_TRGEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) Trigger Enable of Channel 0 */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga3874eed634ccda2d837c06c53abcb8f1">00082</a> <span class="preprocessor">#define   DACC_TRIGR_TRGEN0_DIS (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) External trigger mode disabled. DACC is in Free-running mode or Max speed mode. */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaffe993f252c53ea5e322bb60b71da1b4">00083</a> <span class="preprocessor">#define   DACC_TRIGR_TRGEN0_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) External trigger mode enabled. */</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga93446d83d08d50a7c935cc72dc65f0b5">00084</a> <span class="preprocessor">#define DACC_TRIGR_TRGEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) Trigger Enable of Channel 1 */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga0b63b712cfe1f4b10b351d86b62541ec">00085</a> <span class="preprocessor">#define   DACC_TRIGR_TRGEN1_DIS (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) External trigger mode disabled. DACC is in Free-running mode or Max speed mode. */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaf68d3abaf933a0ebb5a92a6aed86d75d">00086</a> <span class="preprocessor">#define   DACC_TRIGR_TRGEN1_EN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) External trigger mode enabled. */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define DACC_TRIGR_TRGSEL0_Pos 4</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga7f7c4181078b0adc1bb6aad1d7230558">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL0_Msk (0x7u &lt;&lt; DACC_TRIGR_TRGSEL0_Pos) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) Trigger Selection of Channel 0 */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define DACC_TRIGR_TRGSEL0(value) ((DACC_TRIGR_TRGSEL0_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_TRGSEL0_Pos)))</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga2efb8a501fd81fee1171579b04a96a4a">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL0 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) TC0 output */</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga55bbde54d19f2204fe8b9f984226b784">00091</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL1 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) TC1 output */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gab6559428590109974fc4fb7d4fbeeffc">00092</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL2 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) TC2 output */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gad0294c89fa2d2696e306854254ee6607">00093</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL3 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM0 event 0 */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaf4de29e722a6090d1edc4f3d0a076d74">00094</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL4 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM0 event 1 */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaa2a1e70f6a4c33057e99ed6f8f815d09">00095</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL5 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM1 event 0 */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga12e3a8862ce80f4acfc810740c680986">00096</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL6 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM1 event 1 */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define DACC_TRIGR_TRGSEL1_Pos 8</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga01e2d4d98cefc826211334d24cbe7e85">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL1_Msk (0x7u &lt;&lt; DACC_TRIGR_TRGSEL1_Pos) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) Trigger Selection of Channel 1 */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define DACC_TRIGR_TRGSEL1(value) ((DACC_TRIGR_TRGSEL1_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_TRGSEL1_Pos)))</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga87b5af4bfaf0f112fe41c6d64e3c1c47">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL0 (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) TC0 output */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaefff45f11b89390b32bd1c4126727ed0">00101</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL1 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) TC1 output */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga85f645003294af7b03bfbc2a00ea8d34">00102</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL2 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) TC2 output */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga073b607d5c7b21c7dc9141f688252648">00103</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL3 (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM0 event 0 */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga94ed4cd3f7eb672caedf1e3350ed9503">00104</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL4 (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM0 event 1 */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga17777281fec926766b1cb82c38e9ee66">00105</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL5 (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM1 event 0 */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga52ab49c99643b988c99db880b89d04e7">00106</a> <span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL6 (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) PWM1 event 1 */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define DACC_TRIGR_OSR0_Pos 16</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga78e1a872c12bb5f465383f8cf25cb1b9">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRIGR_OSR0_Msk (0x7u &lt;&lt; DACC_TRIGR_OSR0_Pos) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) Over Sampling Ratio of Channel 0 */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define DACC_TRIGR_OSR0(value) ((DACC_TRIGR_OSR0_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_OSR0_Pos)))</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga297975ae5e5cfbca2744210c7e13d4a9">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_1 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 1 */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gafb7f6e00468a1226c93b1fad86f20b96">00111</a> <span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_2 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 2 */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gafd48fbecca40768f20e2ebd74890d269">00112</a> <span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_4 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 4 */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaa86ab4cac4679abe9d428323258ffca3">00113</a> <span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_8 (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 8 */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaeb95b834b918f9b402304186aa4784d4">00114</a> <span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_16 (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 16 */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga02d71159fb787296396f6554a6ecd6e4">00115</a> <span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_32 (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 32 */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define DACC_TRIGR_OSR1_Pos 20</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaf21a132f2cfb19c0c3dc63f4dee3b822">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRIGR_OSR1_Msk (0x7u &lt;&lt; DACC_TRIGR_OSR1_Pos) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) Over Sampling Ratio of Channel 1 */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define DACC_TRIGR_OSR1(value) ((DACC_TRIGR_OSR1_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_OSR1_Pos)))</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga216203466a5c930231b9775c0ea9ecca">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_1 (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 1 */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gae9df1ca57ea3b312d852f427e4323439">00120</a> <span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_2 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 2 */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaf37b32a599d7034b7c95bba85e9ea06d">00121</a> <span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_4 (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 4 */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gac5fd772559468a983d4522a0501f7d55">00122</a> <span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_8 (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 8 */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga1ba754609718180ed6295007f27b2c78">00123</a> <span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_16 (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 16 */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaafc5f4d81ff0fbd172437334aa59421d">00124</a> <span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_32 (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_TRIGR) OSR = 32 */</span>
<a name="l00125"></a>00125 <span class="comment">/* -------- DACC_CHER : (DACC Offset: 0x10) Channel Enable Register -------- */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gac8b3985c81918d521e2583f52b68e3ef">00126</a> <span class="preprocessor">#define DACC_CHER_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CHER) Channel 0 Enable */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gac9f00c5d99a192fecaaadc2f446f72cf">00127</a> <span class="preprocessor">#define DACC_CHER_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_CHER) Channel 1 Enable */</span>
<a name="l00128"></a>00128 <span class="comment">/* -------- DACC_CHDR : (DACC Offset: 0x14) Channel Disable Register -------- */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga77429d91a0aeb4be5583e5fa77397390">00129</a> <span class="preprocessor">#define DACC_CHDR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CHDR) Channel 0 Disable */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gad4462a62f59410e234273f245528978c">00130</a> <span class="preprocessor">#define DACC_CHDR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_CHDR) Channel 1 Disable */</span>
<a name="l00131"></a>00131 <span class="comment">/* -------- DACC_CHSR : (DACC Offset: 0x18) Channel Status Register -------- */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaf295ca5d00d52f32a4d5f1eb2cde392a">00132</a> <span class="preprocessor">#define DACC_CHSR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CHSR) Channel 0 Status */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">00133</a> <span class="preprocessor">#define DACC_CHSR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_CHSR) Channel 1 Status */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gae61689d9ba2c0254853d4065b3aa0cd5">00134</a> <span class="preprocessor">#define DACC_CHSR_DACRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_CHSR) DAC Ready Flag */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga4b1ab7b9cc5f5cb249259e605feb1669">00135</a> <span class="preprocessor">#define DACC_CHSR_DACRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DACC_CHSR) DAC Ready Flag */</span>
<a name="l00136"></a>00136 <span class="comment">/* -------- DACC_CDR[2] : (DACC Offset: 0x1C) Conversion Data Register -------- */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define DACC_CDR_DATA0_Pos 0</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga6acbacc00d4d5356b572f9da4c6c302d">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CDR_DATA0_Msk (0xffffu &lt;&lt; DACC_CDR_DATA0_Pos) </span><span class="comment">/**&lt; \brief (DACC_CDR[2]) Data to Convert for channel 0 */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define DACC_CDR_DATA0(value) ((DACC_CDR_DATA0_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA0_Pos)))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define DACC_CDR_DATA1_Pos 16</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga1bab1ab6c2b9e5612a5df6688a2eb562">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CDR_DATA1_Msk (0xffffu &lt;&lt; DACC_CDR_DATA1_Pos) </span><span class="comment">/**&lt; \brief (DACC_CDR[2]) Data to Convert for channel 1 */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define DACC_CDR_DATA1(value) ((DACC_CDR_DATA1_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA1_Pos)))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="comment">/* -------- DACC_IER : (DACC Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga489d6cc8d1ff6e937994af44316c22b7">00144</a> <span class="preprocessor">#define DACC_IER_TXRDY0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_IER) Transmit Ready Interrupt Enable of channel 0 */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gac31d31dfc3e3589383030bea306fc828">00145</a> <span class="preprocessor">#define DACC_IER_TXRDY1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_IER) Transmit Ready Interrupt Enable of channel 1 */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga38938fa16b5c772eb19e018fd951e197">00146</a> <span class="preprocessor">#define DACC_IER_EOC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_IER) End of Conversion Interrupt Enable of channel 0 */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga87d5c817b6057244a87d9a5d45e7238b">00147</a> <span class="preprocessor">#define DACC_IER_EOC1 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DACC_IER) End of Conversion Interrupt Enable of channel 1 */</span>
<a name="l00148"></a>00148 <span class="comment">/* -------- DACC_IDR : (DACC Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga1a8a67f0f11e9829efde8e5863945e9a">00149</a> <span class="preprocessor">#define DACC_IDR_TXRDY0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_IDR) Transmit Ready Interrupt Disable of channel 0 */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gafaba419443c6e6a0c043cb138e95e642">00150</a> <span class="preprocessor">#define DACC_IDR_TXRDY1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_IDR) Transmit Ready Interrupt Disable of channel 1 */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga57a90df130dbd8eafc2b82ba7df20f60">00151</a> <span class="preprocessor">#define DACC_IDR_EOC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_IDR) End of Conversion Interrupt Disable of channel 0 */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga9ef86fbe14c8d33916818b752312b3da">00152</a> <span class="preprocessor">#define DACC_IDR_EOC1 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DACC_IDR) End of Conversion Interrupt Disable of channel 1 */</span>
<a name="l00153"></a>00153 <span class="comment">/* -------- DACC_IMR : (DACC Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga7ffdcd7043e838f493bc71fc9ea94284">00154</a> <span class="preprocessor">#define DACC_IMR_TXRDY0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_IMR) Transmit Ready Interrupt Mask of channel 0 */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga93aa8db846aa0f193e2dccbbf8bd02a8">00155</a> <span class="preprocessor">#define DACC_IMR_TXRDY1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_IMR) Transmit Ready Interrupt Mask of channel 1 */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gad020f8bb8b179ef316c4570f3d9095d8">00156</a> <span class="preprocessor">#define DACC_IMR_EOC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_IMR) End of Conversion Interrupt Mask of channel 0 */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga41100b531d6ec298c52cd3d88e9e477e">00157</a> <span class="preprocessor">#define DACC_IMR_EOC1 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DACC_IMR) End of Conversion Interrupt Mask of channel 1 */</span>
<a name="l00158"></a>00158 <span class="comment">/* -------- DACC_ISR : (DACC Offset: 0x30) Interrupt Status Register -------- */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga225e20ca565a57a55017d44cb0cfba64">00159</a> <span class="preprocessor">#define DACC_ISR_TXRDY0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_ISR) Transmit Ready Interrupt Flag of channel 0 */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gacdcc771d83c743c6e1b4e7190f3c7bd9">00160</a> <span class="preprocessor">#define DACC_ISR_TXRDY1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_ISR) Transmit Ready Interrupt Flag of channel 1 */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga472045e786f9773b4d0ab594984eae8a">00161</a> <span class="preprocessor">#define DACC_ISR_EOC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_ISR) End of Conversion Interrupt Flag of channel 0 */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga95e6abde3c8f55549c9479a1e6c325e6">00162</a> <span class="preprocessor">#define DACC_ISR_EOC1 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DACC_ISR) End of Conversion Interrupt Flag of channel 1 */</span>
<a name="l00163"></a>00163 <span class="comment">/* -------- DACC_ACR : (DACC Offset: 0x94) Analog Current Register -------- */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define DACC_ACR_IBCTLCH0_Pos 0</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gac0141f6aecaf89513c65406a80d7508e">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLCH0_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos) </span><span class="comment">/**&lt; \brief (DACC_ACR) Analog Output Current Control */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH0_Pos)))</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1_Pos 2</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga00133890f47c9a405b760dcbf5890770">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos) </span><span class="comment">/**&lt; \brief (DACC_ACR) Analog Output Current Control */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH1_Pos)))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="comment">/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gad0c6e53d0e18a3eb85089900bcdb5858">00171</a> <span class="preprocessor">#define DACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_WPMR) Write Protection Enable */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define DACC_WPMR_WPKEY_Pos 8</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga2fc886a375d5f556ca61dc734837691d">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (DACC_WPMR) Write Protect Key */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DACC_WPMR_WPKEY_Pos)))</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga9641d65dcf5bd61f91298b1079c07ab3">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define   DACC_WPMR_WPKEY_PASSWD (0x444143u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_WPMR) Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0. */</span>
<a name="l00176"></a>00176 <span class="comment">/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#ga5ae2d17379a2528900c8084440ee66a3">00177</a> <span class="preprocessor">#define DACC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_WPSR) Write Protection Violation Status */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define DACC_WPSR_WPVSRC_Pos 8</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___d_a_c_c.html#gaec9589b916ff63d79b578e7b3d8f2af9">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_WPSR_WPVSRC_Msk (0xffu &lt;&lt; DACC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (DACC_WPSR) Write Protection Violation Source */</span>
<a name="l00180"></a>00180 <span class="comment"></span>
<a name="l00181"></a>00181 <span class="comment">/*@}*/</span>
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_DACC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
