[2021-09-09 09:06:42,325]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 09:06:42,325]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:42,637]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; ".

Peak memory: 14614528 bytes

[2021-09-09 09:06:42,637]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:42,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34852864 bytes

[2021-09-09 09:06:42,776]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 09:06:42,776]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:42,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :60
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():60
		max delay       :3
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 7507968 bytes

[2021-09-09 09:06:42,810]mapper_test.py:220:[INFO]: area: 60 level: 3
[2021-09-09 10:54:26,766]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 10:54:26,767]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:27,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; ".

Peak memory: 14389248 bytes

[2021-09-09 10:54:27,066]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:27,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34848768 bytes

[2021-09-09 10:54:27,236]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 10:54:27,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:29,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :66
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():60
		max delay       :3
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15265792 bytes

[2021-09-09 10:54:29,027]mapper_test.py:220:[INFO]: area: 60 level: 3
[2021-09-09 12:23:29,461]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 12:23:29,461]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:29,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; ".

Peak memory: 14790656 bytes

[2021-09-09 12:23:29,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:29,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34631680 bytes

[2021-09-09 12:23:29,945]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 12:23:29,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:31,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :60
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :66
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():60
		max delay       :3
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15130624 bytes

[2021-09-09 12:23:31,871]mapper_test.py:220:[INFO]: area: 60 level: 3
[2021-09-09 14:51:56,294]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 14:51:56,294]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:56,295]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:56,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 14:51:56,418]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 14:51:56,418]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:58,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15196160 bytes

[2021-09-09 14:51:58,288]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-09 15:20:57,302]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 15:20:57,302]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:57,303]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:57,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34832384 bytes

[2021-09-09 15:20:57,432]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 15:20:57,432]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:59,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15233024 bytes

[2021-09-09 15:20:59,361]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-09 15:58:56,640]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 15:58:56,640]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:56,640]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:56,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34865152 bytes

[2021-09-09 15:58:56,782]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 15:58:56,783]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:58,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15331328 bytes

[2021-09-09 15:58:58,803]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-09 16:33:32,752]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 16:33:32,753]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:32,753]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:32,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34865152 bytes

[2021-09-09 16:33:32,889]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 16:33:32,889]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:34,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15183872 bytes

[2021-09-09 16:33:34,894]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-09 17:10:15,760]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-09 17:10:15,761]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:15,761]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:15,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34684928 bytes

[2021-09-09 17:10:15,937]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-09 17:10:15,937]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:17,974]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15228928 bytes

[2021-09-09 17:10:17,974]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-13 23:18:30,831]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-13 23:18:30,832]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:30,832]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:30,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34656256 bytes

[2021-09-13 23:18:30,961]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-13 23:18:30,961]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:32,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :76
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 13488128 bytes

[2021-09-13 23:18:32,773]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-13 23:39:57,765]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-13 23:39:57,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:57,766]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:57,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34217984 bytes

[2021-09-13 23:39:57,893]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-13 23:39:57,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:57,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 7139328 bytes

[2021-09-13 23:39:57,931]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-14 08:46:49,761]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-14 08:46:49,761]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:49,761]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:49,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34578432 bytes

[2021-09-14 08:46:49,886]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-14 08:46:49,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:51,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 15273984 bytes

[2021-09-14 08:46:51,662]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-14 09:18:53,684]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-14 09:18:53,684]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:53,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:53,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34516992 bytes

[2021-09-14 09:18:53,858]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-14 09:18:53,858]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:53,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 7618560 bytes

[2021-09-14 09:18:53,891]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-15 15:22:48,115]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-15 15:22:48,115]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:48,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:48,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34430976 bytes

[2021-09-15 15:22:48,274]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-15 15:22:48,275]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:49,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 14102528 bytes

[2021-09-15 15:22:49,917]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-15 15:52:33,084]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-15 15:52:33,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:33,084]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:33,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34324480 bytes

[2021-09-15 15:52:33,197]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-15 15:52:33,198]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:33,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6545408 bytes

[2021-09-15 15:52:33,229]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-18 13:53:28,272]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-18 13:53:28,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:28,273]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:28,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34549760 bytes

[2021-09-18 13:53:28,386]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-18 13:53:28,386]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:29,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12541952 bytes

[2021-09-18 13:53:29,985]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-18 16:18:26,424]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-18 16:18:26,425]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:26,425]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:26,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34611200 bytes

[2021-09-18 16:18:26,536]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-18 16:18:26,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:28,155]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12107776 bytes

[2021-09-18 16:18:28,155]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-22 08:52:57,642]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-22 08:52:57,643]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:57,643]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:57,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34385920 bytes

[2021-09-22 08:52:57,757]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-22 08:52:57,757]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:58,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :4
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11579392 bytes

[2021-09-22 08:52:58,567]mapper_test.py:220:[INFO]: area: 69 level: 4
[2021-09-22 11:17:17,169]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-22 11:17:17,169]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:17,169]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:17,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34578432 bytes

[2021-09-22 11:17:17,339]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-22 11:17:17,340]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:18,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11800576 bytes

[2021-09-22 11:17:18,953]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-23 16:35:09,905]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-23 16:35:09,905]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:09,906]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:10,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34369536 bytes

[2021-09-23 16:35:10,070]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-23 16:35:10,070]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:11,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
balancing!
	current map manager:
		current min nodes:116
		current min depth:6
rewriting!
	current map manager:
		current min nodes:116
		current min depth:6
balancing!
	current map manager:
		current min nodes:116
		current min depth:5
rewriting!
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11800576 bytes

[2021-09-23 16:35:11,687]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-23 16:59:14,920]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-23 16:59:14,920]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:14,921]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:15,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34553856 bytes

[2021-09-23 16:59:15,034]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-23 16:59:15,034]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:16,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
balancing!
	current map manager:
		current min nodes:116
		current min depth:6
rewriting!
	current map manager:
		current min nodes:116
		current min depth:6
balancing!
	current map manager:
		current min nodes:116
		current min depth:5
rewriting!
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11730944 bytes

[2021-09-23 16:59:16,650]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-23 17:40:22,461]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-23 17:40:22,462]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:22,462]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:22,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34447360 bytes

[2021-09-23 17:40:22,572]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-23 17:40:22,572]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:24,187]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
balancing!
	current map manager:
		current min nodes:116
		current min depth:6
rewriting!
	current map manager:
		current min nodes:116
		current min depth:6
balancing!
	current map manager:
		current min nodes:116
		current min depth:5
rewriting!
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11927552 bytes

[2021-09-23 17:40:24,188]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-23 17:59:53,889]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-23 17:59:53,889]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:53,889]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:54,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34349056 bytes

[2021-09-23 17:59:54,056]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-23 17:59:54,056]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:55,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
balancing!
	current map manager:
		current min nodes:116
		current min depth:6
rewriting!
	current map manager:
		current min nodes:116
		current min depth:6
balancing!
	current map manager:
		current min nodes:116
		current min depth:5
rewriting!
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11804672 bytes

[2021-09-23 17:59:55,638]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-27 16:27:20,149]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-27 16:27:20,149]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:20,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:20,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34414592 bytes

[2021-09-27 16:27:20,319]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-27 16:27:20,320]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:21,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
balancing!
	current map manager:
		current min nodes:116
		current min depth:6
rewriting!
	current map manager:
		current min nodes:116
		current min depth:6
balancing!
	current map manager:
		current min nodes:116
		current min depth:5
rewriting!
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12173312 bytes

[2021-09-27 16:27:21,933]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-27 17:34:11,999]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-27 17:34:12,000]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:12,000]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:12,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34639872 bytes

[2021-09-27 17:34:12,113]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-27 17:34:12,113]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:13,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
balancing!
	current map manager:
		current min nodes:116
		current min depth:6
rewriting!
	current map manager:
		current min nodes:116
		current min depth:6
balancing!
	current map manager:
		current min nodes:116
		current min depth:5
rewriting!
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12201984 bytes

[2021-09-27 17:34:13,748]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-28 02:00:22,564]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-28 02:00:22,564]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:22,565]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:22,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-09-28 02:00:22,679]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-28 02:00:22,680]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:24,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12226560 bytes

[2021-09-28 02:00:24,343]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-28 16:40:22,504]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-28 16:40:22,504]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:22,504]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:22,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34480128 bytes

[2021-09-28 16:40:22,623]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-28 16:40:22,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:24,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12500992 bytes

[2021-09-28 16:40:24,265]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-09-28 17:19:17,545]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-09-28 17:19:17,545]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:17,546]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:17,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34390016 bytes

[2021-09-28 17:19:17,659]mapper_test.py:156:[INFO]: area: 51 level: 3
[2021-09-28 17:19:17,659]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:19,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 12206080 bytes

[2021-09-28 17:19:19,256]mapper_test.py:220:[INFO]: area: 69 level: 3
[2021-10-09 10:37:18,712]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-09 10:37:18,712]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:18,713]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:18,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34418688 bytes

[2021-10-09 10:37:18,837]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-09 10:37:18,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:18,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6901760 bytes

[2021-10-09 10:37:18,898]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-09 11:19:59,561]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-09 11:19:59,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:59,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:59,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-10-09 11:19:59,685]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-09 11:19:59,686]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:59,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6938624 bytes

[2021-10-09 11:19:59,766]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-09 16:28:31,037]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-09 16:28:31,037]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:31,038]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:31,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34537472 bytes

[2021-10-09 16:28:31,156]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-09 16:28:31,156]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:31,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11243520 bytes

[2021-10-09 16:28:31,998]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-09 16:45:41,643]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-09 16:45:41,643]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:41,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:41,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34238464 bytes

[2021-10-09 16:45:41,807]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-09 16:45:41,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:42,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11128832 bytes

[2021-10-09 16:45:42,652]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-12 10:50:06,411]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-12 10:50:06,412]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:06,412]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:06,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34316288 bytes

[2021-10-12 10:50:06,585]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-12 10:50:06,585]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:08,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11481088 bytes

[2021-10-12 10:50:08,299]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-12 11:13:53,207]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-12 11:13:53,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:53,208]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:53,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34627584 bytes

[2021-10-12 11:13:53,333]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-12 11:13:53,333]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:53,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6664192 bytes

[2021-10-12 11:13:53,394]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-12 13:25:32,680]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-12 13:25:32,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:32,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:32,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34516992 bytes

[2021-10-12 13:25:32,806]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-12 13:25:32,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:34,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11558912 bytes

[2021-10-12 13:25:34,552]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-12 14:56:08,207]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-12 14:56:08,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:08,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:08,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34349056 bytes

[2021-10-12 14:56:08,366]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-12 14:56:08,366]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:10,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :74
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11419648 bytes

[2021-10-12 14:56:10,047]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-12 18:40:42,510]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-12 18:40:42,510]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:42,510]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:42,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34619392 bytes

[2021-10-12 18:40:42,675]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-12 18:40:42,675]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:44,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11161600 bytes

[2021-10-12 18:40:44,387]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-18 11:34:10,707]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-18 11:34:10,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:10,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:10,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34492416 bytes

[2021-10-18 11:34:10,832]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-18 11:34:10,832]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:12,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11153408 bytes

[2021-10-18 11:34:12,543]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-18 12:02:33,730]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-18 12:02:33,730]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:33,731]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:33,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34549760 bytes

[2021-10-18 12:02:33,853]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-18 12:02:33,854]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:33,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 5955584 bytes

[2021-10-18 12:02:33,875]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-19 14:10:31,148]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-19 14:10:31,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:31,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:31,263]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34336768 bytes

[2021-10-19 14:10:31,265]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-19 14:10:31,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:31,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 5967872 bytes

[2021-10-19 14:10:31,287]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-22 13:28:37,483]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-22 13:28:37,483]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:37,484]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:37,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34455552 bytes

[2021-10-22 13:28:37,603]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-22 13:28:37,603]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:37,671]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 8916992 bytes

[2021-10-22 13:28:37,671]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-22 13:49:30,314]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-22 13:49:30,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:30,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:30,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34193408 bytes

[2021-10-22 13:49:30,430]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-22 13:49:30,430]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:30,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 8957952 bytes

[2021-10-22 13:49:30,491]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-22 14:00:52,408]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-22 14:00:52,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:52,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:52,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34390016 bytes

[2021-10-22 14:00:52,530]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-22 14:00:52,530]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:52,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 5996544 bytes

[2021-10-22 14:00:52,553]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-22 14:04:13,041]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-22 14:04:13,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:13,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:13,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34213888 bytes

[2021-10-22 14:04:13,156]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-22 14:04:13,156]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:13,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6062080 bytes

[2021-10-22 14:04:13,186]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-23 13:24:22,764]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-23 13:24:22,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:22,765]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:22,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34664448 bytes

[2021-10-23 13:24:22,932]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-23 13:24:22,933]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:24,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :79
score:100
	Report mapping result:
		klut_size()     :88
		klut.num_gates():79
		max delay       :3
		max area        :79
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11202560 bytes

[2021-10-23 13:24:24,650]mapper_test.py:224:[INFO]: area: 79 level: 3
[2021-10-24 17:35:35,454]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-24 17:35:35,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:35,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:35,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34332672 bytes

[2021-10-24 17:35:35,625]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-24 17:35:35,626]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:37,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :79
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11096064 bytes

[2021-10-24 17:35:37,303]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-24 17:56:01,445]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-24 17:56:01,445]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:01,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:01,561]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34504704 bytes

[2021-10-24 17:56:01,563]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-24 17:56:01,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:03,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:6
	current map manager:
		current min nodes:116
		current min depth:5
	current map manager:
		current min nodes:116
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :69
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11268096 bytes

[2021-10-24 17:56:03,271]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-26 10:24:05,680]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-26 10:24:05,681]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:05,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:05,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-10-26 10:24:05,805]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-26 10:24:05,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:05,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	current map manager:
		current min nodes:116
		current min depth:8
	Report mapping result:
		klut_size()     :67
		klut.num_gates():58
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6012928 bytes

[2021-10-26 10:24:05,833]mapper_test.py:224:[INFO]: area: 58 level: 3
[2021-10-26 10:53:17,527]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-26 10:53:17,528]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:17,528]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:17,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34279424 bytes

[2021-10-26 10:53:17,653]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-26 10:53:17,653]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:19,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :67
		klut.num_gates():58
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 11022336 bytes

[2021-10-26 10:53:19,375]mapper_test.py:224:[INFO]: area: 58 level: 3
[2021-10-26 11:15:03,187]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-26 11:15:03,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:03,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:03,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 11:15:03,353]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-26 11:15:03,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:05,006]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():67
		max delay       :3
		max area        :79
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 10940416 bytes

[2021-10-26 11:15:05,006]mapper_test.py:224:[INFO]: area: 67 level: 3
[2021-10-26 12:13:08,301]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-26 12:13:08,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:08,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:08,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34336768 bytes

[2021-10-26 12:13:08,461]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-26 12:13:08,461]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:10,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 10887168 bytes

[2021-10-26 12:13:10,132]mapper_test.py:224:[INFO]: area: 69 level: 3
[2021-10-26 14:11:44,876]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-26 14:11:44,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:44,876]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:44,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34406400 bytes

[2021-10-26 14:11:44,997]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-26 14:11:44,997]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:45,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :67
		klut.num_gates():58
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 6000640 bytes

[2021-10-26 14:11:45,025]mapper_test.py:224:[INFO]: area: 58 level: 3
[2021-10-29 16:08:47,044]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-10-29 16:08:47,045]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:47,045]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:47,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-10-29 16:08:47,221]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-10-29 16:08:47,222]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:47,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :82
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
Peak memory: 5709824 bytes

[2021-10-29 16:08:47,249]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-11-03 09:49:46,588]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-03 09:49:46,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:46,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:46,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34500608 bytes

[2021-11-03 09:49:46,712]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-03 09:49:46,713]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:46,739]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :82
		klut.num_gates():73
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig_output.v
	Peak memory: 6103040 bytes

[2021-11-03 09:49:46,740]mapper_test.py:226:[INFO]: area: 73 level: 3
[2021-11-03 10:01:45,869]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-03 10:01:45,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:45,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:45,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34553856 bytes

[2021-11-03 10:01:45,990]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-03 10:01:45,991]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:46,018]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :83
		klut.num_gates():74
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig_output.v
	Peak memory: 6066176 bytes

[2021-11-03 10:01:46,018]mapper_test.py:226:[INFO]: area: 74 level: 3
[2021-11-03 13:41:46,477]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-03 13:41:46,477]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:46,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:46,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34361344 bytes

[2021-11-03 13:41:46,605]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-03 13:41:46,606]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:46,640]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :83
		klut.num_gates():74
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig_output.v
	Peak memory: 5902336 bytes

[2021-11-03 13:41:46,641]mapper_test.py:226:[INFO]: area: 74 level: 3
[2021-11-03 13:48:01,816]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-03 13:48:01,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:01,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:01,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34328576 bytes

[2021-11-03 13:48:01,939]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-03 13:48:01,939]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:01,976]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :83
		klut.num_gates():74
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig_output.v
	Peak memory: 6168576 bytes

[2021-11-03 13:48:01,976]mapper_test.py:226:[INFO]: area: 74 level: 3
[2021-11-04 15:54:52,526]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-04 15:54:52,527]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:52,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:52,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34631680 bytes

[2021-11-04 15:54:52,660]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-04 15:54:52,661]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:52,692]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig_output.v
	Peak memory: 5959680 bytes

[2021-11-04 15:54:52,693]mapper_test.py:226:[INFO]: area: 55 level: 3
[2021-11-04 17:06:49,511]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-04 17:06:49,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:49,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:49,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34308096 bytes

[2021-11-04 17:06:49,629]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-04 17:06:49,630]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:49,671]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.002718 secs
Mapping time: 0.002732 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig_output.v
	Peak memory: 5988352 bytes

[2021-11-04 17:06:49,671]mapper_test.py:230:[INFO]: area: 55 level: 3
[2021-11-16 12:26:47,651]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-16 12:26:47,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:47,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:47,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34082816 bytes

[2021-11-16 12:26:47,779]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-16 12:26:47,779]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:47,813]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.002756 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-16 12:26:47,813]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-16 14:15:42,488]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-16 14:15:42,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:42,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:42,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34426880 bytes

[2021-11-16 14:15:42,608]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-16 14:15:42,608]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:42,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.001944 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-16 14:15:42,629]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-16 14:22:01,983]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-16 14:22:01,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:01,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:02,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34340864 bytes

[2021-11-16 14:22:02,193]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-16 14:22:02,193]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:02,255]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.001856 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-16 14:22:02,255]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-16 14:28:16,416]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-16 14:28:16,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:16,416]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:16,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34648064 bytes

[2021-11-16 14:28:16,583]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-16 14:28:16,583]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:16,613]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
best size: 69
curr size: 69
best size: 55
curr size: 55
Mapping time: 0.001898 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 6078464 bytes

[2021-11-16 14:28:16,614]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-17 16:34:40,159]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-17 16:34:40,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:40,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:40,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34664448 bytes

[2021-11-17 16:34:40,293]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-17 16:34:40,294]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:40,315]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.002244 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-17 16:34:40,316]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-18 10:17:05,444]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-18 10:17:05,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:05,445]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:05,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-11-18 10:17:05,568]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-18 10:17:05,568]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:05,591]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.004936 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 6021120 bytes

[2021-11-18 10:17:05,592]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-23 16:09:56,151]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-23 16:09:56,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:56,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:56,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34455552 bytes

[2021-11-23 16:09:56,273]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-23 16:09:56,273]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:56,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.004575 secs
	Report mapping result:
		klut_size()     :67
		klut.num_gates():58
		max delay       :3
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 6012928 bytes

[2021-11-23 16:09:56,306]mapper_test.py:228:[INFO]: area: 58 level: 3
[2021-11-23 16:40:53,739]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-23 16:40:53,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:53,739]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:53,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-11-23 16:40:53,916]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-23 16:40:53,916]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:53,949]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.004902 secs
	Report mapping result:
		klut_size()     :67
		klut.num_gates():58
		max delay       :3
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5795840 bytes

[2021-11-23 16:40:53,950]mapper_test.py:228:[INFO]: area: 58 level: 3
[2021-11-24 11:37:43,866]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 11:37:43,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:43,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:43,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34627584 bytes

[2021-11-24 11:37:43,993]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 11:37:43,993]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:44,020]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.000156 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-24 11:37:44,020]mapper_test.py:228:[INFO]: area: 69 level: 3
[2021-11-24 12:00:58,726]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 12:00:58,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:58,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:58,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34545664 bytes

[2021-11-24 12:00:58,840]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 12:00:58,841]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:58,860]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.000153 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-24 12:00:58,861]mapper_test.py:228:[INFO]: area: 69 level: 3
[2021-11-24 12:04:25,479]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 12:04:25,479]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:25,479]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:25,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34258944 bytes

[2021-11-24 12:04:25,603]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 12:04:25,604]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:25,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.001894 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-24 12:04:25,633]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-24 12:10:17,797]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 12:10:17,798]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:17,798]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:17,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34570240 bytes

[2021-11-24 12:10:17,918]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 12:10:17,919]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:17,938]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00076 secs
	Report mapping result:
		klut_size()     :60
		klut.num_gates():51
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 5738496 bytes

[2021-11-24 12:10:17,938]mapper_test.py:228:[INFO]: area: 51 level: 3
[2021-11-24 12:56:24,067]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 12:56:24,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:24,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:24,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34344960 bytes

[2021-11-24 12:56:24,237]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 12:56:24,238]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:24,264]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.001844 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 12:56:24,265]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-24 13:00:47,278]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 13:00:47,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:47,279]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:47,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34328576 bytes

[2021-11-24 13:00:47,448]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 13:00:47,448]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:49,171]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.001786 secs
Mapping time: 0.001951 secs
	Report mapping result:
		klut_size()     :64
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 11149312 bytes

[2021-11-24 13:00:49,172]mapper_test.py:228:[INFO]: area: 55 level: 3
[2021-11-24 13:24:26,237]mapper_test.py:79:[INFO]: run case "ctrl"
[2021-11-24 13:24:26,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:26,238]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:26,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     108.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      70.0.  Edge =      214.  Cut =      466.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
P:  Del =    3.00.  Ar =      53.0.  Edge =      186.  Cut =      458.  T =     0.00 sec
E:  Del =    3.00.  Ar =      53.0.  Edge =      185.  Cut =      458.  T =     0.00 sec
F:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      183.  Cut =      431.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      413.  T =     0.00 sec
A:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
E:  Del =    3.00.  Ar =      51.0.  Edge =      175.  Cut =      403.  T =     0.00 sec
Total time =     0.00 sec
Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-11-24 13:24:26,354]mapper_test.py:160:[INFO]: area: 51 level: 3
[2021-11-24 13:24:26,354]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:28,025]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
Mapping time: 0.000146 secs
Mapping time: 0.000158 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():69
		max delay       :3
		max area        :69
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v
	Peak memory: 11075584 bytes

[2021-11-24 13:24:28,025]mapper_test.py:228:[INFO]: area: 69 level: 3
