#list
#prop_list
new_pins
#list
#end
name
tie_wovdd
inst_list
#list
#list
I4
#list
#prop_list
cell_name
noConn
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
I4
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
I5
#list
#prop_list
cell_name
noConn
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
I5
#end
#end
#end
#end
pin_map
#list
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#end
pin_map
#list
#list
EN
EN
#end
#list
I
I
#end
#list
O
O
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw_XTOP_ICDRVM0_ICDRV0
inst_list
#list
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
ISW1
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW1
#end
#end
#end
#list
ISW2
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW2
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
ISW0
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ITIE0
#list
#prop_list
cell_name
tie_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ITIE0
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN<2:0>
#end
#list
VO
VO
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
momcap_center_1x
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
C0
#list
#prop_list
cell_name
pcapacitor
term_mapping
#list
#end
lib_name
analogLib
params
#list
#end
name
C0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#end
pin_map
#list
#list
BOTTOM
BOTTOM
#end
#list
TOP
TOP
#end
#end
#end
#prop_list
new_pins
#list
#end
name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0_1
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
8
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#end
pin_map
#list
#list
EN
EN
#end
#list
I
I
#end
#list
O
O
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
nsw_wovdd
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN1
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
IN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IN0
#end
#end
#end
#end
pin_map
#list
#list
EN
EN
#end
#list
I
I
#end
#list
O
O
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
salatch_pmos
inst_list
#list
#list
IBUFP0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IBUFP0
#end
#end
#end
#list
IRGNP1
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
22
#end
#list
w
4
#end
#end
name
IRGNP1
#end
#end
#end
#list
IINDM0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
6
#end
#list
w
4
#end
#end
name
IINDM0
#end
#end
#end
#list
IRGNNDM1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IRGNNDM1
#end
#end
#end
#list
PIN10
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN10
#end
#end
#end
#list
IRST2
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
6
#end
#list
w
4
#end
#end
name
IRST2
#end
#end
#end
#list
IOSM0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IOSM0
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
IRGNN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IRGNN0
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
IRGNPDM1
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IRGNPDM1
#end
#end
#end
#list
IOSPB0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
20
#end
#list
w
4
#end
#end
name
IOSPB0
#end
#end
#end
#list
ICKP0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
24
#end
#list
w
4
#end
#end
name
ICKP0
#end
#end
#end
#list
PIN8
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN8
#end
#end
#end
#list
IRGNNDM0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IRGNNDM0
#end
#end
#end
#list
IRST3
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
6
#end
#list
w
4
#end
#end
name
IRST3
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN6
#end
#end
#end
#list
IOSP0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IOSP0
#end
#end
#end
#list
IRGNP0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
22
#end
#list
w
4
#end
#end
name
IRGNP0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ICKPDM0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
52
#end
#list
w
4
#end
#end
name
ICKPDM0
#end
#end
#end
#list
IRGNPDM0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
4
#end
#list
w
4
#end
#end
name
IRGNPDM0
#end
#end
#end
#list
IRGNPDM2
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IRGNPDM2
#end
#end
#end
#list
IRGNN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IRGNN1
#end
#end
#end
#list
IINP0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IINP0
#end
#end
#end
#list
IINDM1
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
2
#end
#list
w
4
#end
#end
name
IINDM1
#end
#end
#end
#list
IBUFN0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IBUFN0
#end
#end
#end
#list
IBUFN1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IBUFN1
#end
#end
#end
#list
IOSMB0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
20
#end
#list
w
4
#end
#end
name
IOSMB0
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
PIN9
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN9
#end
#end
#end
#list
IRST0
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
6
#end
#list
w
4
#end
#end
name
IRST0
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
IINM0
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IINM0
#end
#end
#end
#list
IRST1
#list
#prop_list
cell_name
nmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
6
#end
#list
w
4
#end
#end
name
IRST1
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
IBUFP1
#list
#prop_list
cell_name
pmos4_ulvt
term_mapping
#list
#end
lib_name
BAG_prim
params
#list
#list
l
18n
#end
#list
nf
12
#end
#list
w
4
#end
#end
name
IBUFP1
#end
#end
#end
#end
pin_map
#list
#list
CLKB
CLKB
#end
#list
INM
INM
#end
#list
INP
INP
#end
#list
INTM
INTM
#end
#list
INTP
INTP
#end
#list
OSM
OSM
#end
#list
OSP
OSP
#end
#list
OUTM
OUTM
#end
#list
OUTP
OUTP
#end
#list
VDD
VDD
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw
inst_list
#list
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
ISW1
#list
#prop_list
cell_name
nsw_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW1
#end
#end
#end
#list
ISW2
#list
#prop_list
cell_name
nsw_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW2
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
ISW0
#list
#prop_list
cell_name
nsw_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ITIE0
#list
#prop_list
cell_name
tie_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ITIE0
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN<2:0>
#end
#list
VO
VO
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw_XTOP_ICDRVM0_ICDRV0_1
inst_list
#list
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
ISW1
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0_1
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW1
#end
#end
#end
#list
ISW2
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0_1
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW2
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
ISW0
#list
#prop_list
cell_name
nsw_wovdd_XTOP_ICDRVM0_ICDRV0_ISW0_1
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISW0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
ITIE0
#list
#prop_list
cell_name
tie_wovdd
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ITIE0
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN<2:0>
#end
#list
VO
VO
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdrv_nsw_array
inst_list
#list
#list
PIN10
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN10
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
ICDRV0
#list
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN0<2:0>
#end
#list
VO
VO<0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV0
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN1<2:0>
#end
#list
VO
VO<1>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV1
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN2<2:0>
#end
#list
VO
VO<2>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV2
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN3<2:0>
#end
#list
VO
VO<3>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV3
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN4<2:0>
#end
#list
VO
VO<4>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV4
#end
#prop_list
cell_name
capdrv_nsw
term_mapping
#list
#list
EN<2:0>
EN5<2:0>
#end
#list
VO
VO<5>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV5
#end
#prop_list
cell_name
capdrv_nsw_XTOP_ICDRVM0_ICDRV0
term_mapping
#list
#list
EN<2:0>
EN6<2:0>
#end
#list
VO
VO<6>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV6
#end
#prop_list
cell_name
capdrv_nsw_XTOP_ICDRVM0_ICDRV0_1
term_mapping
#list
#list
EN<2:0>
EN7<2:0>
#end
#list
VO
VO<7>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRV7
#end
#end
#end
#list
PIN12
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN12
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#end
pin_map
#list
#list
EN<2:0>
EN0<2:0>,EN1<2:0>,EN2<2:0>,EN3<2:0>,EN4<2:0>,EN5<2:0>,EN6<2:0>,EN7<2:0>
#end
#list
VO
VO<7:0>
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#prop_list
new_pins
#list
#end
name
capdac
inst_list
#list
#list
PIN1
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
C0
#list
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
IC0_0
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#list
CDAC0
#list
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I0
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<1>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I1<1:0>
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<2>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I2<3:0>
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<3>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I3<7:0>
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<4>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I4<15:0>
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<5>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I5<27:0>
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<6>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I6<52:0>
#end
#prop_list
cell_name
momcap_center_1x
term_mapping
#list
#list
BOTTOM
I<7>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
I7<99:0>
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#end
pin_map
#list
#list
I
I<7:0>
#end
#list
I_C0
I_C0
#end
#list
O
O
#end
#end
#end
#prop_list
new_pins
#list
#end
name
sarafe_nsw
inst_list
#list
#list
PIN24
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN24
#end
#end
#end
#list
ICDRVM0
#list
#prop_list
cell_name
capdrv_nsw_array
term_mapping
#list
#list
EN0<2:0>,EN1<2:0>,EN2<2:0>,EN3<2:0>,EN4<2:0>,EN5<2:0>,EN6<2:0>,EN7<2:0>
ENR0<2:0>,ENR1<2:0>,ENR2<2:0>,ENR3<2:0>,ENR4<2:0>,ENR5<2:0>,ENR6<2:0>,ENR7<2:0>
#end
#list
VO<7:0>
VOR<7:0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRVM0
#end
#end
#end
#list
PIN23
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN23
#end
#end
#end
#list
ICAPP0
#list
#prop_list
cell_name
capdac
term_mapping
#list
#list
I<7:0>
VOL<7:0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICAPP0
#end
#end
#end
#list
PIN5
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN5
#end
#end
#end
#list
ICAPM0
#list
#prop_list
cell_name
capdac
term_mapping
#list
#list
I<7:0>
VOR<7:0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICAPM0
#end
#end
#end
#list
PIN6
#list
#prop_list
cell_name
iopin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN6
#end
#end
#end
#list
I6
#list
#prop_list
cell_name
noConn
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
I6
#end
#end
#end
#list
PIN4
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN4
#end
#end
#end
#list
I5
#list
#prop_list
cell_name
noConn
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
I5
#end
#end
#end
#list
PIN2
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN2
#end
#end
#end
#list
PIN1
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN1
#end
#end
#end
#list
ISA0
#list
#prop_list
cell_name
salatch_pmos
term_mapping
#list
#end
lib_name
adc_sar_generated
params
#list
#end
name
ISA0
#end
#end
#end
#list
PIN28
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN28
#end
#end
#end
#list
PIN8
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN8
#end
#end
#end
#list
PIN7
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN7
#end
#end
#end
#list
PIN25
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN25
#end
#end
#end
#list
PIN26
#list
#prop_list
cell_name
opin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN26
#end
#end
#end
#list
ICDRVP0
#list
#prop_list
cell_name
capdrv_nsw_array
term_mapping
#list
#list
EN0<2:0>,EN1<2:0>,EN2<2:0>,EN3<2:0>,EN4<2:0>,EN5<2:0>,EN6<2:0>,EN7<2:0>
ENL0<2:0>,ENL1<2:0>,ENL2<2:0>,ENL3<2:0>,ENL4<2:0>,ENL5<2:0>,ENL6<2:0>,ENL7<2:0>
#end
#list
VO<7:0>
VOL<7:0>
#end
#end
lib_name
adc_sar_generated
params
#list
#end
name
ICDRVP0
#end
#end
#end
#list
PIN0
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN0
#end
#end
#end
#list
PIN3
#list
#prop_list
cell_name
ipin
term_mapping
#list
#end
lib_name
basic
params
#list
#end
name
PIN3
#end
#end
#end
#end
pin_map
#list
#list
CLKB
CLKB
#end
#list
ENL0<2:0>
ENL0<2:0>,ENL1<2:0>,ENL2<2:0>,ENL3<2:0>,ENL4<2:0>,ENL5<2:0>,ENL6<2:0>,ENL7<2:0>
#end
#list
ENR0<2:0>
ENR0<2:0>,ENR1<2:0>,ENR2<2:0>,ENR3<2:0>,ENR4<2:0>,ENR5<2:0>,ENR6<2:0>,ENR7<2:0>
#end
#list
INM
INM
#end
#list
INP
INP
#end
#list
OSM
OSM
#end
#list
OSP
OSP
#end
#list
OUTM
OUTM
#end
#list
OUTP
OUTP
#end
#list
VDD
VDD
#end
#list
VOL
VOL<7:0>
#end
#list
VOR
VOR<7:0>
#end
#list
VREF<2:0>
VREF<2:0>
#end
#list
VSS
VSS
#end
#end
#end
#end
