// Seed: 3105017179
module module_0 (
    input  tri   id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  wire id_5;
  wor  id_6 = id_2.id_2;
  final id_1 = -1;
  parameter id_7 = -1;
  parameter id_8 = "";
  wire id_9 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor id_10
);
  logic [7:0][-1] id_12 = 1'b0;
  wor id_13 = -1'b0;
  id_14(
      .id_0(1'h0), .id_1(id_0), .id_2(id_6), .id_3(id_9), .id_4(id_3), .id_5((-1'b0))
  );
  wire id_15, id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_5
  );
endmodule
