# FPGA-implementation-of-8-bit-ALU-using-VHDL
Program manual

0 - addition 1 - subtraction 2 - division 3 - multiplication 4 - right shift 5 - left shift (for shifting operation 'b(7)' port is used to temporary reset . 'b(2 to 1)' is used to define number of shifting operations . do b(7) = 0 , then load data , then do b(7) = 1.

8 - 14 logical 15 - buffer

![242347193-101895a2-d44e-4959-abca-df85945d1ef4](https://github.com/dhirajchandra45/FPGA-implementation-of-8-bit-ALU-using-VHDL/assets/78075510/2bc9e2fb-b069-494c-b055-b3ea08e991b1)
