# Reading C:/altera/11.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do RAM1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/RAM {C:/Users/user/Desktop/RAM/RAM1.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/RAM {C:/Users/user/Desktop/RAM/tb_RAM1.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module tb_RAM1
# 
# Top level modules:
# 	tb_RAM1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs="+acc" tb_RAM1
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_RAM1 
# Loading work.tb_RAM1
# Loading work.RAM1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module tb_RAM1 at C:/Users/user/Desktop/RAM/tb_RAM1.v line 30
# Simulation Breakpoint: Break in Module tb_RAM1 at C:/Users/user/Desktop/RAM/tb_RAM1.v line 30
# MACRO ./RAM1_run_msim_rtl_verilog.do PAUSED at line 17
