// Seed: 586192048
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(id_1) begin
    id_2 <= id_3 << "";
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  timeunit 1ps; module_0();
  wire id_4;
endmodule
