// Seed: 760637540
module module_0 ();
  logic [-1 : -1] id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output logic id_2
);
  always @(posedge 1, posedge id_0) id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_3 = 32'd63
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  and primCall (id_10, id_4, id_5, id_7, id_8, id_9);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  logic [1 : id_3] module_2;
  logic [1 'b0 +  1 : id_1] id_12;
  ;
  wire id_13;
  ;
endmodule
