{
  "Top": "canny",
  "RtlTop": "canny",
  "RtlPrefix": "",
  "RtlSubPrefix": "canny_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "upperThresh": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "upperThresh",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lowerThresh": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "lowerThresh",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top -name canny \"canny\"",
      "set_directive_pipeline \"canny\/NonMaxSup_y\"",
      "set_directive_unroll \"canny\/gradient_theta_shift\"",
      "set_directive_unroll \"canny\/canny_label0\"",
      "set_directive_unroll \"canny\/canny_label1\"",
      "set_directive_unroll \"canny\/canny_label2\"",
      "set_directive_unroll \"canny\/canny_label3\"",
      "set_directive_unroll \"canny\/canny_label4\"",
      "set_directive_unroll \"canny\/canny_label5\"",
      "set_directive_unroll \"canny\/canny_label6\"",
      "set_directive_unroll \"canny\/canny_label7\"",
      "set_directive_unroll \"canny\/canny_label8\"",
      "set_directive_unroll \"canny\/canny_label9\"",
      "set_directive_unroll \"canny\/canny_label10\"",
      "set_directive_unroll \"canny\/canny_label11\"",
      "set_directive_unroll \"canny\/canny_label12\"",
      "set_directive_unroll \"canny\/canny_label13\"",
      "set_directive_unroll \"canny\/canny_label14\"",
      "set_directive_unroll \"canny\/canny_label15\"",
      "set_directive_unroll \"canny\/canny_label16\"",
      "set_directive_unroll \"canny\/canny_label17\"",
      "set_directive_unroll \"canny\/canny_label18\"",
      "set_directive_unroll \"canny\/canny_label19\"",
      "set_directive_unroll \"canny\/canny_label20\"",
      "set_directive_unroll \"canny\/canny_label21\"",
      "set_directive_unroll \"canny\/canny_label22\"",
      "set_directive_unroll \"canny\/canny_label23\"",
      "set_directive_unroll \"canny\/canny_label24\"",
      "set_directive_unroll \"canny\/canny_label25\"",
      "set_directive_unroll \"canny\/canny_label26\"",
      "set_directive_unroll \"canny\/canny_label27\"",
      "set_directive_unroll \"canny\/canny_label28\"",
      "set_directive_unroll \"canny\/canny_label29\"",
      "set_directive_unroll \"canny\/canny_label30\"",
      "set_directive_unroll \"canny\/canny_label31\"",
      "set_directive_unroll \"canny\/canny_label32\"",
      "set_directive_unroll \"canny\/canny_label33\"",
      "set_directive_unroll \"canny\/canny_label34\"",
      "set_directive_unroll \"canny\/canny_label35\"",
      "set_directive_unroll \"canny\/canny_label36\"",
      "set_directive_unroll \"canny\/canny_label37\"",
      "set_directive_unroll \"canny\/canny_label38\"",
      "set_directive_unroll \"canny\/canny_label39\"",
      "set_directive_unroll \"canny\/canny_label40\"",
      "set_directive_unroll \"canny\/canny_label41\"",
      "set_directive_top canny -name canny"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "canny"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4.8",
    "Uncertainty": "0",
    "IsCombinational": "0",
    "II": "16823",
    "Latency": "16822"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.800 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "canny",
    "Version": "1.0",
    "DisplayName": "Canny",
    "Revision": "2112768732",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_canny_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/canny.cpp"],
    "Vhdl": [
      "impl\/vhdl\/canny_ama_addmuladd_17s_17s_6ns_17ns_17_4_1.vhd",
      "impl\/vhdl\/canny_canny_Pipeline_idx_idy.vhd",
      "impl\/vhdl\/canny_canny_Pipeline_read_img.vhd",
      "impl\/vhdl\/canny_canny_Pipeline_rest_result.vhd",
      "impl\/vhdl\/canny_control_s_axi.vhd",
      "impl\/vhdl\/canny_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/canny_mac_mul_sub_17s_6ns_17ns_17_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_11s_11s_22s_22_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_17s_6ns_17ns_17_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_17s_7s_17ns_17_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_11s_11s_22_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_17s_6ns_17_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_17s_7s_17_4_1.vhd",
      "impl\/vhdl\/canny_mux_315_32_1_1.vhd",
      "impl\/vhdl\/canny_mux_325_32_1_1.vhd",
      "impl\/vhdl\/canny_mux_2511_32_1_1.vhd",
      "impl\/vhdl\/canny_mux_2544_32_1_1.vhd",
      "impl\/vhdl\/canny_regslice_both.vhd",
      "impl\/vhdl\/canny_sdiv_16ns_11s_10_20_1.vhd",
      "impl\/vhdl\/canny.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/canny_ama_addmuladd_17s_17s_6ns_17ns_17_4_1.v",
      "impl\/verilog\/canny_canny_Pipeline_idx_idy.v",
      "impl\/verilog\/canny_canny_Pipeline_read_img.v",
      "impl\/verilog\/canny_canny_Pipeline_rest_result.v",
      "impl\/verilog\/canny_control_s_axi.v",
      "impl\/verilog\/canny_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/canny_mac_mul_sub_17s_6ns_17ns_17_4_1.v",
      "impl\/verilog\/canny_mac_muladd_11s_11s_22s_22_4_1.v",
      "impl\/verilog\/canny_mac_muladd_17s_6ns_17ns_17_4_1.v",
      "impl\/verilog\/canny_mac_muladd_17s_7s_17ns_17_4_1.v",
      "impl\/verilog\/canny_mul_mul_11s_11s_22_4_1.v",
      "impl\/verilog\/canny_mul_mul_17s_6ns_17_4_1.v",
      "impl\/verilog\/canny_mul_mul_17s_7s_17_4_1.v",
      "impl\/verilog\/canny_mux_315_32_1_1.v",
      "impl\/verilog\/canny_mux_325_32_1_1.v",
      "impl\/verilog\/canny_mux_2511_32_1_1.v",
      "impl\/verilog\/canny_mux_2544_32_1_1.v",
      "impl\/verilog\/canny_regslice_both.v",
      "impl\/verilog\/canny_sdiv_16ns_11s_10_20_1.v",
      "impl\/verilog\/canny.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/canny_v1_0\/data\/canny.mdd",
      "impl\/misc\/drivers\/canny_v1_0\/data\/canny.tcl",
      "impl\/misc\/drivers\/canny_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/canny_v1_0\/src\/xcanny.c",
      "impl\/misc\/drivers\/canny_v1_0\/src\/xcanny.h",
      "impl\/misc\/drivers\/canny_v1_0\/src\/xcanny_hw.h",
      "impl\/misc\/drivers\/canny_v1_0\/src\/xcanny_linux.c",
      "impl\/misc\/drivers\/canny_v1_0\/src\/xcanny_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/canny.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "upperThresh",
          "access": "W",
          "description": "Data signal of upperThresh",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "upperThresh",
              "access": "W",
              "description": "Bit 31 to 0 of upperThresh"
            }]
        },
        {
          "offset": "0x18",
          "name": "lowerThresh",
          "access": "W",
          "description": "Data signal of lowerThresh",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "lowerThresh",
              "access": "W",
              "description": "Bit 31 to 0 of lowerThresh"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "upperThresh"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "lowerThresh"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TREADY",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TREADY",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "dst"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "canny",
      "Instances": [
        {
          "ModuleName": "canny_Pipeline_read_img",
          "InstanceName": "grp_canny_Pipeline_read_img_fu_3664"
        },
        {
          "ModuleName": "canny_Pipeline_idx_idy",
          "InstanceName": "grp_canny_Pipeline_idx_idy_fu_4186"
        },
        {
          "ModuleName": "canny_Pipeline_rest_result",
          "InstanceName": "grp_canny_Pipeline_rest_result_fu_5097"
        }
      ]
    },
    "Info": {
      "canny_Pipeline_read_img": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "canny_Pipeline_idx_idy": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "canny_Pipeline_rest_result": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "canny": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "canny_Pipeline_read_img": {
        "Latency": {
          "LatencyBest": "261",
          "LatencyAvg": "261",
          "LatencyWorst": "261",
          "PipelineII": "261",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.80",
          "Uncertainty": "0.00",
          "Estimate": "3.411"
        },
        "Loops": [{
            "Name": "read_img",
            "TripCount": "259",
            "Latency": "259",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "16523",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "65",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "canny_Pipeline_idx_idy": {
        "Latency": {
          "LatencyBest": "16420",
          "LatencyAvg": "16420",
          "LatencyWorst": "16420",
          "PipelineII": "16420",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.80",
          "Uncertainty": "0.00",
          "Estimate": "4.752"
        },
        "Loops": [{
            "Name": "idx_idy",
            "TripCount": "16384",
            "Latency": "16416",
            "PipelineII": "1",
            "PipelineDepth": "34"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "35159",
          "AVAIL_FF": "106400",
          "UTIL_FF": "33",
          "LUT": "10664",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "canny_Pipeline_rest_result": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "132",
          "PipelineII": "132",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.80",
          "Uncertainty": "0.00",
          "Estimate": "4.125"
        },
        "Loops": [{
            "Name": "rest_result",
            "TripCount": "129",
            "Latency": "130",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "7013",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "3876",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "canny": {
        "Latency": {
          "LatencyBest": "16822",
          "LatencyAvg": "16822",
          "LatencyWorst": "16822",
          "PipelineII": "16823",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.80",
          "Uncertainty": "0.00",
          "Estimate": "4.752"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "65790",
          "AVAIL_FF": "106400",
          "UTIL_FF": "61",
          "LUT": "14889",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-13 22:12:19 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
