Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  4 16:14:51 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     144         
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.173        0.000                      0                    9        0.264        0.000                      0                    9        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.173        0.000                      0                    9        0.264        0.000                      0                    9        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.642ns (34.354%)  route 1.227ns (65.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.549     5.070    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  S0/score_1_reg[1]/Q
                         net (fo=4, routed)           1.227     6.815    S0/score_1[1]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.939    S0/score_1[1]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.434    14.775    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)        0.077    15.112    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.666ns (35.187%)  route 1.227ns (64.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.549     5.070    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  S0/score_1_reg[1]/Q
                         net (fo=4, routed)           1.227     6.815    S0/score_1[1]
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.148     6.963 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.963    S0/score_1[2]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.434    14.775    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)        0.118    15.153    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.621     5.142    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.426    A0/p_1_in
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.327     6.753 r  A0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.753    A0/cnt[1]_i_1__0_n_0
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.505    14.846    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.075    15.182    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.565     5.086    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.370    B0/cnt_reg[1]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.327     6.697 r  B0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.697    B0/p_0_in__1[1]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.445    14.786    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.621     5.142    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.404    A0/cnt_reg_n_0_[0]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.528 r  A0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.528    A0/cnt[0]_i_1__0_n_0
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.505    14.846    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.029    15.136    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.565     5.086    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.348    B0/cnt_reg__0[0]
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.472 r  B0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.472    B0/p_0_in__1[0]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.445    14.786    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.718ns (53.830%)  route 0.616ns (46.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.565     5.086    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.121    B0/cnt_reg[1]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.299     6.420 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.420    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444    14.785    B0/CLK
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.087    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  8.667    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.718ns (54.315%)  route 0.604ns (45.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.621     5.142    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.604     6.165    A0/p_1_in
    SLICE_X6Y21          LUT3 (Prop_lut3_I0_O)        0.299     6.464 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.464    A0/PIXEL_CLK_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.505    14.846    A0/CLK
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.077    15.161    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.549     5.070    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.518     5.588 f  S0/score_1_reg[0]/Q
                         net (fo=5, routed)           0.675     6.263    S0/score_1[0]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.387 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.387    S0/score_1[0]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.434    14.775    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X10Y24         FDCE (Setup_fdce_C_D)        0.081    15.116    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  8.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.445    B0/CLK
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.175     1.784    B0/BALLE_CLK
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.829    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.958    B0/CLK
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.868%)  route 0.202ns (49.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    A0/CLK
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.202     1.832    A0/PIXEL_CLK
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.045     1.877 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.877    A0/PIXEL_CLK_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.979    A0/CLK
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120     1.586    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.179%)  route 0.179ns (41.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.553     1.436    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.148     1.584 r  S0/score_1_reg[2]/Q
                         net (fo=3, routed)           0.179     1.763    S0/score_1[2]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.101     1.864 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    S0/score_1[2]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.947    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y24         FDCE (Hold_fdce_C_D)         0.131     1.567    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.553     1.436    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  S0/score_1_reg[0]/Q
                         net (fo=5, routed)           0.243     1.843    S0/score_1[0]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    S0/score_1[0]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.947    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y24         FDCE (Hold_fdce_C_D)         0.121     1.557    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.024%)  route 0.245ns (53.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.553     1.436    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  S0/score_1_reg[0]/Q
                         net (fo=5, routed)           0.245     1.845    S0/score_1[0]
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    S0/score_1[1]_i_1_n_0
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.947    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y24         FDCE (Hold_fdce_C_D)         0.120     1.556    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.882    A0/cnt_reg_n_0_[0]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.044     1.926 r  A0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    A0/cnt[1]_i_1__0_n_0
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.979    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.107     1.573    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.446    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg__0[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.044     1.906 r  B0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    B0/p_0_in__1[1]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.832     1.959    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.882    A0/cnt_reg_n_0_[0]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  A0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.927    A0/cnt[0]_i_1__0_n_0
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.979    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.091     1.557    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.446    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg__0[0]
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  B0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    B0/p_0_in__1[0]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.832     1.959    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   B0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y24   S0/score_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y24   S0/score_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y24   S0/score_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           438 Endpoints
Min Delay           438 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.132ns  (logic 5.792ns (44.108%)  route 7.340ns (55.892%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.750     9.602    BLUE_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.132 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.132    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.773ns  (logic 5.781ns (45.261%)  route 6.992ns (54.739%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.402     9.254    BLUE_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.773 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.773    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.637ns  (logic 5.786ns (45.786%)  route 6.851ns (54.214%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.261     9.113    BLUE_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.637 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.637    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.457ns  (logic 5.767ns (46.297%)  route 6.690ns (53.703%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.100     8.952    BLUE_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.457 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.457    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.330ns  (logic 5.791ns (46.967%)  route 6.539ns (53.033%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.949     8.801    BLUE_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.330 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.330    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.174ns  (logic 5.786ns (47.528%)  route 6.388ns (52.472%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.798     8.650    BLUE_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.174 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.174    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.020ns  (logic 5.783ns (48.112%)  route 6.237ns (51.888%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.647     8.499    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.020 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.020    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.873ns  (logic 5.787ns (48.740%)  route 6.086ns (51.260%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.496     8.348    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.873 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.873    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.700ns  (logic 5.765ns (49.275%)  route 5.935ns (50.725%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.345     8.197    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.700 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.700    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.565ns  (logic 5.781ns (49.986%)  route 5.784ns (50.014%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[8]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  B1/yBalle_reg[8]/Q
                         net (fo=7, routed)           1.391     1.810    B1/yBalle_reg_n_0_[8]
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.296     2.106 r  B1/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     2.106    B1/i__carry__0_i_6__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.482 r  B1/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.482    B1/i__carry__0_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.701 r  B1/i__carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     3.513    B1/i__carry__1_i_1_n_7
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.295     3.808 r  B1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     3.808    B1/i__carry__1_i_4__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.341 f  B1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.387     5.728    A1/BLUE[0]_0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.194     8.046    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.565 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.565    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE                         0.000     0.000 r  A1/countX_reg[9]/C
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  A1/countX_reg[9]/Q
                         net (fo=12, routed)          0.105     0.269    A1/Q[9]
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.314 r  A1/countX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.314    A1/p_0_in[5]
    SLICE_X7Y23          FDCE                                         r  A1/countX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE                         0.000     0.000 r  A1/countX_reg[9]/C
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  A1/countX_reg[9]/Q
                         net (fo=12, routed)          0.105     0.269    A1/Q[9]
    SLICE_X7Y23          LUT5 (Prop_lut5_I4_O)        0.048     0.317 r  A1/countX[6]_i_1/O
                         net (fo=1, routed)           0.000     0.317    A1/p_0_in[6]
    SLICE_X7Y23          FDCE                                         r  A1/countX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.170%)  route 0.122ns (36.830%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/countY_reg[6]/Q
                         net (fo=14, routed)          0.122     0.286    A1/countY_reg[9]_0[6]
    SLICE_X11Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  A1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.331    A1/countY[8]_i_1_n_0
    SLICE_X11Y26         FDCE                                         r  A1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.782%)  route 0.141ns (40.218%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE                         0.000     0.000 r  A1/countY_reg[1]/C
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/countY_reg[1]/Q
                         net (fo=14, routed)          0.141     0.305    A1/countY_reg[9]_0[1]
    SLICE_X11Y25         LUT4 (Prop_lut4_I0_O)        0.045     0.350 r  A1/countY[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    A1/p_0_in__0[2]
    SLICE_X11Y25         FDCE                                         r  A1/countY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.213ns (60.237%)  route 0.141ns (39.763%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE                         0.000     0.000 r  A1/countY_reg[1]/C
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/countY_reg[1]/Q
                         net (fo=14, routed)          0.141     0.305    A1/countY_reg[9]_0[1]
    SLICE_X11Y25         LUT5 (Prop_lut5_I2_O)        0.049     0.354 r  A1/countY[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    A1/p_0_in__0[3]
    SLICE_X11Y25         FDCE                                         r  A1/countY_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.560%)  route 0.168ns (47.440%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE                         0.000     0.000 r  A1/countY_reg[8]/C
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  A1/countY_reg[8]/Q
                         net (fo=11, routed)          0.168     0.309    A1/countY_reg[9]_0[8]
    SLICE_X11Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  A1/countY[9]_i_2/O
                         net (fo=1, routed)           0.000     0.354    A1/p_0_in__0[9]
    SLICE_X11Y26         FDCE                                         r  A1/countY_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  B1/VyBalle_reg[31]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[31]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle[31]
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[31]_i_2/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[31]
    SLICE_X5Y34          FDCE                                         r  B1/VyBalle_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  B1/VyBalle_reg[11]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle[11]
    SLICE_X9Y29          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[11]
    SLICE_X9Y29          FDCE                                         r  B1/VyBalle_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE                         0.000     0.000 r  B1/VyBalle_reg[17]/C
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[17]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle[17]
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[17]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[17]
    SLICE_X7Y26          FDCE                                         r  B1/VyBalle_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/yBalle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE                         0.000     0.000 r  B1/yBalle_reg[1]/C
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/yBalle_reg[1]/Q
                         net (fo=7, routed)           0.168     0.309    B1/yBalle_reg_n_0_[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.045     0.354 r  B1/yBalle[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/yBalle[1]_i_1_n_0
    SLICE_X5Y27          FDCE                                         r  B1/yBalle_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.642ns (30.423%)  route 1.468ns (69.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.549     5.070    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  S0/score_1_reg[0]/Q
                         net (fo=5, routed)           0.912     6.500    S0/score_1[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.624 r  S0/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.556     7.181    S1/RED_OBUF[3]_inst_i_1
    SLICE_X9Y24          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.246ns (41.296%)  route 0.350ns (58.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.553     1.436    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.148     1.584 r  S0/score_1_reg[2]/Q
                         net (fo=3, routed)           0.154     1.738    S0/score_1[2]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.098     1.836 r  S0/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.196     2.032    S1/RED_OBUF[3]_inst_i_1
    SLICE_X9Y24          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.602ns  (logic 1.565ns (20.590%)  route 6.037ns (79.410%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=155, routed)         6.037     7.478    B0/RST_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.602 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.602    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444     4.785    B0/CLK
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 1.441ns (21.033%)  route 5.411ns (78.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         5.411     6.852    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.445     4.786    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 1.441ns (21.033%)  route 5.411ns (78.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         5.411     6.852    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.445     4.786    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.441ns (33.331%)  route 2.883ns (66.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.883     4.324    S0/RST_IBUF
    SLICE_X10Y24         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.434     4.775    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.441ns (33.331%)  route 2.883ns (66.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.883     4.324    S0/RST_IBUF
    SLICE_X10Y24         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.434     4.775    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.441ns (33.331%)  route 2.883ns (66.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.883     4.324    S0/RST_IBUF
    SLICE_X10Y24         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.434     4.775    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 1.441ns (49.037%)  route 1.498ns (50.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         1.498     2.939    A0/RST_IBUF
    SLICE_X5Y21          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.505     4.846    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 1.441ns (49.037%)  route 1.498ns (50.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=155, routed)         1.498     2.939    A0/RST_IBUF
    SLICE_X5Y21          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.505     4.846    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 1.565ns (55.745%)  route 1.243ns (44.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=155, routed)         1.243     2.684    A0/RST_IBUF
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.124     2.808 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.808    A0/PIXEL_CLK_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.505     4.846    A0/CLK
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.255ns (33.658%)  route 0.502ns (66.342%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=155, routed)         0.502     0.711    A0/RST_IBUF
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.045     0.756 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.756    A0/PIXEL_CLK_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.979    A0/CLK
    SLICE_X6Y21          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.210ns (26.275%)  route 0.588ns (73.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         0.588     0.797    A0/RST_IBUF
    SLICE_X5Y21          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.979    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.210ns (26.275%)  route 0.588ns (73.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         0.588     0.797    A0/RST_IBUF
    SLICE_X5Y21          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.979    A0/CLK
    SLICE_X5Y21          FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.898%)  route 1.415ns (87.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         1.415     1.624    S0/RST_IBUF
    SLICE_X10Y24         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.947    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.898%)  route 1.415ns (87.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         1.415     1.624    S0/RST_IBUF
    SLICE_X10Y24         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.947    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.898%)  route 1.415ns (87.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         1.415     1.624    S0/RST_IBUF
    SLICE_X10Y24         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.947    S0/CLK
    SLICE_X10Y24         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.756ns  (logic 0.210ns (7.603%)  route 2.546ns (92.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.546     2.756    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.832     1.959    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.756ns  (logic 0.210ns (7.603%)  route 2.546ns (92.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.546     2.756    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.832     1.959    B0/CLK
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.028ns  (logic 0.255ns (8.405%)  route 2.774ns (91.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=155, routed)         2.774     2.983    B0/RST_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.028 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.028    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.958    B0/CLK
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C





