{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764677789063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764677789064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 13:16:28 2025 " "Processing started: Tue Dec 02 13:16:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764677789064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764677789064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off funct_gen -c funct_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off funct_gen -c funct_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764677789064 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764677789644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/sin_lut.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677789676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677789676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_select.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_select " "Found entity 1: frequency_select" {  } { { "frequency_select.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/frequency_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677789678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677789678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs_frequency_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs_frequency_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDFS_frequency_converter " "Found entity 1: DDFS_frequency_converter" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677789681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677789681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs " "Found entity 1: ddfs" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677789684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677789684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funct_gen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funct_gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 funct_gen " "Found entity 1: funct_gen" {  } { { "funct_gen.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677789686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677789686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpla-SYN " "Found design unit 1: altpla-SYN" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677790003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTPLa " "Found entity 1: ALTPLa" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677790003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677790003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677790005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677790005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "funct_gen " "Elaborating entity \"funct_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764677790063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddfs ddfs:inst3 " "Elaborating entity \"ddfs\" for hierarchy \"ddfs:inst3\"" {  } { { "funct_gen.bdf" "inst3" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { { 160 1176 1392 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(67) " "Verilog HDL assignment warning at ddfs.v(67): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790087 "|funct_gen|ddfs:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(81) " "Verilog HDL assignment warning at ddfs.v(81): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790087 "|funct_gen|ddfs:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs.v(97) " "Verilog HDL assignment warning at ddfs.v(97): truncated value with size 32 to match size of target (10)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790087 "|funct_gen|ddfs:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs.v(103) " "Verilog HDL assignment warning at ddfs.v(103): truncated value with size 32 to match size of target (10)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790087 "|funct_gen|ddfs:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(114) " "Verilog HDL assignment warning at ddfs.v(114): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790087 "|funct_gen|ddfs:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(125) " "Verilog HDL assignment warning at ddfs.v(125): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790088 "|funct_gen|ddfs:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(130) " "Verilog HDL assignment warning at ddfs.v(130): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790088 "|funct_gen|ddfs:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ddfs:inst3\|sin_lut:lut_inst " "Elaborating entity \"sin_lut\" for hierarchy \"ddfs:inst3\|sin_lut:lut_inst\"" {  } { { "ddfs.v" "lut_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790089 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sin_lut.v(17) " "Net \"rom.data_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764677790090 "|funct_gen|ddfs:inst3|sin_lut:lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sin_lut.v(17) " "Net \"rom.waddr_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764677790090 "|funct_gen|ddfs:inst3|sin_lut:lut_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sin_lut.v(17) " "Net \"rom.we_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764677790090 "|funct_gen|ddfs:inst3|sin_lut:lut_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider ddfs:inst3\|freq_divider:f_div_inst " "Elaborating entity \"freq_divider\" for hierarchy \"ddfs:inst3\|freq_divider:f_div_inst\"" {  } { { "ddfs.v" "f_div_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(33) " "Verilog HDL assignment warning at freq_divider.v(33): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(34) " "Verilog HDL assignment warning at freq_divider.v(34): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(37) " "Verilog HDL assignment warning at freq_divider.v(37): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(38) " "Verilog HDL assignment warning at freq_divider.v(38): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(41) " "Verilog HDL assignment warning at freq_divider.v(41): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(42) " "Verilog HDL assignment warning at freq_divider.v(42): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(45) " "Verilog HDL assignment warning at freq_divider.v(45): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790093 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(46) " "Verilog HDL assignment warning at freq_divider.v(46): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(49) " "Verilog HDL assignment warning at freq_divider.v(49): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(50) " "Verilog HDL assignment warning at freq_divider.v(50): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(53) " "Verilog HDL assignment warning at freq_divider.v(53): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(54) " "Verilog HDL assignment warning at freq_divider.v(54): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(57) " "Verilog HDL assignment warning at freq_divider.v(57): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(58) " "Verilog HDL assignment warning at freq_divider.v(58): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(61) " "Verilog HDL assignment warning at freq_divider.v(61): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(62) " "Verilog HDL assignment warning at freq_divider.v(62): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790094 "|funct_gen|ddfs:inst3|freq_divider:f_div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLa ALTPLa:inst1 " "Elaborating entity \"ALTPLa\" for hierarchy \"ALTPLa:inst1\"" {  } { { "funct_gen.bdf" "inst1" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { { 240 -216 -72 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLa:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLa:inst1\|altpll:altpll_component\"" {  } { { "ALTPLa.vhd" "altpll_component" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLa:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLa:inst1\|altpll:altpll_component\"" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLa:inst1\|altpll:altpll_component " "Instantiated megafunction \"ALTPLa:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790134 ""}  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677790134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_select frequency_select:inst " "Elaborating entity \"frequency_select\" for hierarchy \"frequency_select:inst\"" {  } { { "funct_gen.bdf" "inst" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { { 208 400 608 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDFS_frequency_converter frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst " "Elaborating entity \"DDFS_frequency_converter\" for hierarchy \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\"" {  } { { "frequency_select.v" "DDFS_f_conv_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/frequency_select.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(21) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(21): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(22) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(22): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(23) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(23): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(24) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(24): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(25) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(25): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(26) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(26): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 7 DDFS_frequency_converter.v(27) " "Verilog HDL assignment warning at DDFS_frequency_converter.v(27): truncated value with size 64 to match size of target (7)" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764677790144 "|funct_gen|frequency_select:inst2|DDFS_frequency_converter:DDFS_f_conv_inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ddfs:inst3\|sin_lut:lut_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ddfs:inst3\|sin_lut:lut_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif " "Parameter INIT_FILE set to db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764677790818 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1764677790818 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764677790818 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div1\"" {  } { { "DDFS_frequency_converter.v" "Div1" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div2\"" {  } { { "DDFS_frequency_converter.v" "Div2" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div0\"" {  } { { "DDFS_frequency_converter.v" "Div0" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div4\"" {  } { { "DDFS_frequency_converter.v" "Div4" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div5\"" {  } { { "DDFS_frequency_converter.v" "Div5" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div3\"" {  } { { "DDFS_frequency_converter.v" "Div3" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|Div6\"" {  } { { "DDFS_frequency_converter.v" "Div6" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790819 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764677790819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddfs:inst3\|sin_lut:lut_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ddfs:inst3\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddfs:inst3\|sin_lut:lut_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ddfs:inst3\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif " "Parameter \"INIT_FILE\" = \"db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790860 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677790860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3871 " "Found entity 1: altsyncram_3871" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/altsyncram_3871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677790910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677790910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677790932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677790932 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677790932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677790983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677790983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677790993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677790993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677791145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791145 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677791145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677791265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791265 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677791265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jem " "Found entity 1: lpm_divide_jem" {  } { { "db/lpm_divide_jem.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_jem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_s2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677791378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791378 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677791378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ufm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ufm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ufm " "Found entity 1: lpm_divide_ufm" {  } { { "db/lpm_divide_ufm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_ufm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i5f " "Found entity 1: alt_u_div_i5f" {  } { { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_i5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677791507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791507 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677791507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677791648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791648 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677791648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4gm " "Found entity 1: lpm_divide_4gm" {  } { { "db/lpm_divide_4gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_4gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u5f " "Found entity 1: alt_u_div_u5f" {  } { { "db/alt_u_div_u5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_u5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6\"" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677791775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6 " "Instantiated megafunction \"frequency_select:inst\|DDFS_frequency_converter:DDFS_f_conv_inst\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764677791775 ""}  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764677791775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5gm " "Found entity 1: lpm_divide_5gm" {  } { { "db/lpm_divide_5gm.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_5gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764677791892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764677791892 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddfs:inst3\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a0 " "Synthesized away node \"ddfs:inst3\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/altsyncram_3871.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v" 47 0 0 } } { "funct_gen.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { { 160 1176 1392 336 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677792266 "|funct_gen|ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_3871:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1764677792266 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1764677792266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "funct_gen.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { { 200 1496 1672 216 "VGA_BLANK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764677795044 "|funct_gen|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "funct_gen.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf" { { 216 1496 1672 232 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764677795044 "|funct_gen|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1764677795044 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764677795947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764677796396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764677796396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4972 " "Implemented 4972 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764677796614 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764677796614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4914 " "Implemented 4914 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764677796614 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764677796614 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1764677796614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764677796614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764677796678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 13:16:36 2025 " "Processing ended: Tue Dec 02 13:16:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764677796678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764677796678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764677796678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764677796678 ""}
