Classic Timing Analyzer report for Project2
Wed Nov 02 18:42:07 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.095 ns                                       ; IN                         ; UpDownCounter:inst3|inst27~DUPLICATE ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.562 ns                                       ; UpDownCounter:inst3|inst21 ; q3                                   ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.199 ns                                      ; OUT                        ; UpDownCounter:inst3|inst8~DUPLICATE  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst27 ; inst4                                ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst27           ; inst4                                ; CLK        ; CLK      ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst20           ; inst4                                ; CLK        ; CLK      ; None                        ; None                      ; 0.913 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst21           ; inst4                                ; CLK        ; CLK      ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8            ; UpDownCounter:inst3|inst20           ; CLK        ; CLK      ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst21           ; UpDownCounter:inst3|inst20           ; CLK        ; CLK      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst21           ; UpDownCounter:inst3|inst27           ; CLK        ; CLK      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst21           ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8~DUPLICATE  ; inst4                                ; CLK        ; CLK      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst27~DUPLICATE ; UpDownCounter:inst3|inst20           ; CLK        ; CLK      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8            ; UpDownCounter:inst3|inst21           ; CLK        ; CLK      ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8            ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.592 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8            ; UpDownCounter:inst3|inst27           ; CLK        ; CLK      ; None                        ; None                      ; 0.591 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst21           ; UpDownCounter:inst3|inst21           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4                                ; inst4                                ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst27           ; UpDownCounter:inst3|inst27           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8            ; UpDownCounter:inst3|inst8            ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst20           ; UpDownCounter:inst3|inst20           ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst27~DUPLICATE ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UpDownCounter:inst3|inst8~DUPLICATE  ; UpDownCounter:inst3|inst8~DUPLICATE  ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                   ; To Clock ;
+-------+--------------+------------+------+--------------------------------------+----------+
; N/A   ; None         ; 3.095 ns   ; IN   ; UpDownCounter:inst3|inst27           ; CLK      ;
; N/A   ; None         ; 3.095 ns   ; IN   ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK      ;
; N/A   ; None         ; 3.091 ns   ; IN   ; UpDownCounter:inst3|inst8            ; CLK      ;
; N/A   ; None         ; 3.091 ns   ; IN   ; UpDownCounter:inst3|inst8~DUPLICATE  ; CLK      ;
; N/A   ; None         ; 3.078 ns   ; IN   ; UpDownCounter:inst3|inst21           ; CLK      ;
; N/A   ; None         ; 3.078 ns   ; IN   ; inst4                                ; CLK      ;
; N/A   ; None         ; 3.042 ns   ; T    ; inst4                                ; CLK      ;
; N/A   ; None         ; 2.788 ns   ; OUT  ; UpDownCounter:inst3|inst20           ; CLK      ;
; N/A   ; None         ; 2.745 ns   ; IN   ; UpDownCounter:inst3|inst20           ; CLK      ;
; N/A   ; None         ; 2.690 ns   ; OUT  ; UpDownCounter:inst3|inst27           ; CLK      ;
; N/A   ; None         ; 2.690 ns   ; OUT  ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.575 ns   ; Ent  ; inst4                                ; CLK      ;
; N/A   ; None         ; 2.441 ns   ; OUT  ; UpDownCounter:inst3|inst21           ; CLK      ;
; N/A   ; None         ; 2.439 ns   ; OUT  ; UpDownCounter:inst3|inst8            ; CLK      ;
; N/A   ; None         ; 2.438 ns   ; OUT  ; UpDownCounter:inst3|inst8~DUPLICATE  ; CLK      ;
+-------+--------------+------------+------+--------------------------------------+----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+--------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To    ; From Clock ;
+-------+--------------+------------+--------------------------------------+-------+------------+
; N/A   ; None         ; 7.562 ns   ; UpDownCounter:inst3|inst21           ; q3    ; CLK        ;
; N/A   ; None         ; 7.234 ns   ; UpDownCounter:inst3|inst20           ; q1    ; CLK        ;
; N/A   ; None         ; 6.865 ns   ; UpDownCounter:inst3|inst8~DUPLICATE  ; q4    ; CLK        ;
; N/A   ; None         ; 6.621 ns   ; UpDownCounter:inst3|inst27~DUPLICATE ; Close ; CLK        ;
; N/A   ; None         ; 6.547 ns   ; UpDownCounter:inst3|inst20           ; Close ; CLK        ;
; N/A   ; None         ; 6.436 ns   ; UpDownCounter:inst3|inst21           ; Close ; CLK        ;
; N/A   ; None         ; 6.402 ns   ; UpDownCounter:inst3|inst8            ; Close ; CLK        ;
; N/A   ; None         ; 5.807 ns   ; inst4                                ; Open  ; CLK        ;
; N/A   ; None         ; 5.130 ns   ; UpDownCounter:inst3|inst27~DUPLICATE ; q2    ; CLK        ;
+-------+--------------+------------+--------------------------------------+-------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                   ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------+----------+
; N/A           ; None        ; -2.199 ns ; OUT  ; UpDownCounter:inst3|inst8~DUPLICATE  ; CLK      ;
; N/A           ; None        ; -2.200 ns ; OUT  ; UpDownCounter:inst3|inst8            ; CLK      ;
; N/A           ; None        ; -2.202 ns ; OUT  ; UpDownCounter:inst3|inst21           ; CLK      ;
; N/A           ; None        ; -2.336 ns ; Ent  ; inst4                                ; CLK      ;
; N/A           ; None        ; -2.451 ns ; OUT  ; UpDownCounter:inst3|inst27           ; CLK      ;
; N/A           ; None        ; -2.451 ns ; OUT  ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.506 ns ; IN   ; UpDownCounter:inst3|inst20           ; CLK      ;
; N/A           ; None        ; -2.549 ns ; OUT  ; UpDownCounter:inst3|inst20           ; CLK      ;
; N/A           ; None        ; -2.803 ns ; T    ; inst4                                ; CLK      ;
; N/A           ; None        ; -2.839 ns ; IN   ; UpDownCounter:inst3|inst21           ; CLK      ;
; N/A           ; None        ; -2.839 ns ; IN   ; inst4                                ; CLK      ;
; N/A           ; None        ; -2.852 ns ; IN   ; UpDownCounter:inst3|inst8            ; CLK      ;
; N/A           ; None        ; -2.852 ns ; IN   ; UpDownCounter:inst3|inst8~DUPLICATE  ; CLK      ;
; N/A           ; None        ; -2.856 ns ; IN   ; UpDownCounter:inst3|inst27           ; CLK      ;
; N/A           ; None        ; -2.856 ns ; IN   ; UpDownCounter:inst3|inst27~DUPLICATE ; CLK      ;
+---------------+-------------+-----------+------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Nov 02 18:42:06 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project2 -c Project2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "UpDownCounter:inst3|inst27" and destination register "inst4"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.031 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3|inst27'
            Info: 2: + IC(0.254 ns) + CELL(0.346 ns) = 0.600 ns; Loc. = LCCOMB_X27_Y2_N0; Fanout = 1; COMB Node = 'inst18'
            Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 0.876 ns; Loc. = LCCOMB_X27_Y2_N10; Fanout = 1; COMB Node = 'inst4~3'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.031 ns; Loc. = LCFF_X27_Y2_N11; Fanout = 2; REG Node = 'inst4'
            Info: Total cell delay = 0.554 ns ( 53.73 % )
            Info: Total interconnect delay = 0.477 ns ( 46.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N11; Fanout = 2; REG Node = 'inst4'
                Info: Total cell delay = 1.472 ns ( 59.00 % )
                Info: Total interconnect delay = 1.023 ns ( 41.00 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3|inst27'
                Info: Total cell delay = 1.472 ns ( 59.00 % )
                Info: Total interconnect delay = 1.023 ns ( 41.00 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "UpDownCounter:inst3|inst27" (data pin = "IN", clock pin = "CLK") is 3.095 ns
    Info: + Longest pin to register delay is 5.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 7; PIN Node = 'IN'
        Info: 2: + IC(4.189 ns) + CELL(0.357 ns) = 5.345 ns; Loc. = LCCOMB_X27_Y2_N18; Fanout = 1; COMB Node = 'UpDownCounter:inst3|inst27~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.500 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3|inst27'
        Info: Total cell delay = 1.311 ns ( 23.84 % )
        Info: Total interconnect delay = 4.189 ns ( 76.16 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3|inst27'
        Info: Total cell delay = 1.472 ns ( 59.00 % )
        Info: Total interconnect delay = 1.023 ns ( 41.00 % )
Info: tco from clock "CLK" to destination pin "q3" through register "UpDownCounter:inst3|inst21" is 7.562 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N9; Fanout = 7; REG Node = 'UpDownCounter:inst3|inst21'
        Info: Total cell delay = 1.472 ns ( 59.00 % )
        Info: Total interconnect delay = 1.023 ns ( 41.00 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N9; Fanout = 7; REG Node = 'UpDownCounter:inst3|inst21'
        Info: 2: + IC(2.991 ns) + CELL(1.982 ns) = 4.973 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'q3'
        Info: Total cell delay = 1.982 ns ( 39.86 % )
        Info: Total interconnect delay = 2.991 ns ( 60.14 % )
Info: th for register "UpDownCounter:inst3|inst8~DUPLICATE" (data pin = "OUT", clock pin = "CLK") is -2.199 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N15; Fanout = 3; REG Node = 'UpDownCounter:inst3|inst8~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.00 % )
        Info: Total interconnect delay = 1.023 ns ( 41.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 6; PIN Node = 'OUT'
        Info: 2: + IC(3.778 ns) + CELL(0.053 ns) = 4.688 ns; Loc. = LCCOMB_X27_Y2_N14; Fanout = 1; COMB Node = 'UpDownCounter:inst3|inst8~3DUPLICATE'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.843 ns; Loc. = LCFF_X27_Y2_N15; Fanout = 3; REG Node = 'UpDownCounter:inst3|inst8~DUPLICATE'
        Info: Total cell delay = 1.065 ns ( 21.99 % )
        Info: Total interconnect delay = 3.778 ns ( 78.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Wed Nov 02 18:42:07 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


