$date
	Sun Sep  6 04:46:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var reg 8 ! a [0:7] $end
$var reg 8 " b [0:7] $end
$var reg 8 # c [0:7] $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
b0 #
b0 "
b0 !
$end
#1
0$
#2
1$
b1 !
#3
0$
#4
1$
b10 "
#5
0$
#6
1$
b11 #
#7
0$
#8
1$
