[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstHighConn/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 65
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/ConstHighConn/dut.sv
n<> u<64> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<64> s<63> l<1:1> el<1:0>
  n<> u<63> t<Source_text> p<64> c<31> l<1:1> el<9:10>
    n<> u<31> t<Description> p<63> c<30> s<62> l<1:1> el<3:10>
      n<> u<30> t<Module_declaration> p<31> c<13> l<1:1> el<3:10>
        n<> u<13> t<Module_ansi_header> p<30> c<2> s<28> l<1:1> el<1:29>
          n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
          n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:12> el<1:28>
            n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:13> el<1:27>
              n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:13> el<1:25>
                n<> u<4> t<PortDir_Out> p<9> s<8> l<1:13> el<1:19>
                n<> u<8> t<Net_port_type> p<9> c<7> l<1:20> el<1:25>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:20> el<1:25>
                    n<> u<6> t<Data_type> p<7> c<5> l<1:20> el<1:25>
                      n<> u<5> t<IntVec_TypeLogic> p<6> l<1:20> el<1:25>
              n<o> u<10> t<StringConst> p<11> l<1:26> el<1:27>
        n<> u<28> t<Non_port_module_item> p<30> c<27> s<29> l<2:4> el<2:20>
          n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:20>
            n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:20>
              n<> u<25> t<Continuous_assign> p<26> c<24> l<2:4> el<2:20>
                n<> u<24> t<List_of_net_assignments> p<25> c<23> l<2:11> el<2:19>
                  n<> u<23> t<Net_assignment> p<24> c<18> l<2:11> el<2:19>
                    n<> u<18> t<Net_lvalue> p<23> c<15> s<22> l<2:11> el<2:12>
                      n<> u<15> t<Ps_or_hierarchical_identifier> p<18> c<14> s<17> l<2:11> el<2:12>
                        n<o> u<14> t<StringConst> p<15> l<2:11> el<2:12>
                      n<> u<17> t<Constant_select> p<18> c<16> l<2:13> el<2:13>
                        n<> u<16> t<Constant_bit_select> p<17> l<2:13> el<2:13>
                    n<> u<22> t<Expression> p<23> c<21> l<2:15> el<2:19>
                      n<> u<21> t<Primary> p<22> c<20> l<2:15> el<2:19>
                        n<> u<20> t<Primary_literal> p<21> c<19> l<2:15> el<2:19>
                          n<> u<19> t<Number_1Tickb1> p<20> l<2:15> el<2:19>
        n<> u<29> t<ENDMODULE> p<30> l<3:1> el<3:10>
    n<> u<62> t<Description> p<63> c<61> l<5:1> el<9:10>
      n<> u<61> t<Module_declaration> p<62> c<43> l<5:1> el<9:10>
        n<> u<43> t<Module_ansi_header> p<61> c<32> s<59> l<5:1> el<5:29>
          n<module> u<32> t<Module_keyword> p<43> s<33> l<5:1> el<5:7>
          n<top> u<33> t<StringConst> p<43> s<42> l<5:8> el<5:11>
          n<> u<42> t<List_of_port_declarations> p<43> c<41> l<5:12> el<5:28>
            n<> u<41> t<Ansi_port_declaration> p<42> c<39> l<5:13> el<5:27>
              n<> u<39> t<Net_port_header> p<41> c<34> s<40> l<5:13> el<5:25>
                n<> u<34> t<PortDir_Out> p<39> s<38> l<5:13> el<5:19>
                n<> u<38> t<Net_port_type> p<39> c<37> l<5:20> el<5:25>
                  n<> u<37> t<Data_type_or_implicit> p<38> c<36> l<5:20> el<5:25>
                    n<> u<36> t<Data_type> p<37> c<35> l<5:20> el<5:25>
                      n<> u<35> t<IntVec_TypeLogic> p<36> l<5:20> el<5:25>
              n<o> u<40> t<StringConst> p<41> l<5:26> el<5:27>
        n<> u<59> t<Non_port_module_item> p<61> c<58> s<60> l<7:4> el<7:21>
          n<> u<58> t<Module_or_generate_item> p<59> c<57> l<7:4> el<7:21>
            n<> u<57> t<Module_instantiation> p<58> c<44> l<7:4> el<7:21>
              n<dut> u<44> t<StringConst> p<57> s<56> l<7:4> el<7:7>
              n<> u<56> t<Hierarchical_instance> p<57> c<46> l<7:8> el<7:20>
                n<> u<46> t<Name_of_instance> p<56> c<45> s<55> l<7:8> el<7:9>
                  n<d> u<45> t<StringConst> p<46> l<7:8> el<7:9>
                n<> u<55> t<List_of_port_connections> p<56> c<54> l<7:10> el<7:19>
                  n<> u<54> t<Named_port_connection> p<55> c<47> l<7:10> el<7:19>
                    n<o> u<47> t<StringConst> p<54> s<52> l<7:11> el<7:12>
                    n<> u<52> t<OPEN_PARENS> p<54> s<51> l<7:12> el<7:13>
                    n<> u<51> t<Expression> p<54> c<50> s<53> l<7:13> el<7:18>
                      n<> u<50> t<Primary> p<51> c<49> l<7:13> el<7:18>
                        n<> u<49> t<Primary_literal> p<50> c<48> l<7:13> el<7:18>
                          n<15'b0> u<48> t<IntConst> p<49> l<7:13> el<7:18>
                    n<> u<53> t<CLOSE_PARENS> p<54> l<7:18> el<7:19>
        n<> u<60> t<ENDMODULE> p<61> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstHighConn/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstHighConn/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstHighConn/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstHighConn/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
ContAssign                                             1
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 2
Port                                                   3
RefModule                                              1
RefObj                                                 3
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstHighConn/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConstHighConn/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConstHighConn/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.o), line:1:26, endln:1:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiPort:
  \_Port: (o), line:1:26, endln:1:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@dut.o.o), line:1:26, endln:1:27
      |vpiParent:
      \_Port: (o), line:1:26, endln:1:27
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:1:26, endln:1:27
    |vpiTypedef:
    \_RefTypespec: (work@dut.o)
      |vpiParent:
      \_Port: (o), line:1:26, endln:1:27
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:25
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:2:15, endln:2:19
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:19
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@dut.o), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:19
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:1:26, endln:1:27
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:5:26, endln:5:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:5:1, endln:9:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_Port: (o), line:5:26, endln:5:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:5:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@top.o.o), line:5:26, endln:5:27
      |vpiParent:
      \_Port: (o), line:5:26, endln:5:27
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:5:26, endln:5:27
    |vpiTypedef:
    \_RefTypespec: (work@top.o)
      |vpiParent:
      \_Port: (o), line:5:26, endln:5:27
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:5:20, endln:5:25
  |vpiRefModule:
  \_RefModule: work@dut (d), line:7:8, endln:7:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:5:1, endln:9:10
    |vpiName:d
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstHighConn/dut.sv, line:1:1, endln:3:10
    |vpiPort:
    \_Port: (o), line:7:10, endln:7:19
      |vpiParent:
      \_RefModule: work@dut (d), line:7:8, endln:7:9
      |vpiName:o
      |vpiHighConn:
      \_Constant: , line:7:13, endln:7:18
        |vpiDecompile:15'b0
        |vpiSize:15
        |BIN:0
        |vpiConstType:3
\_weaklyReferenced:
\_LogicTypespec: , line:1:20, endln:1:25
\_LogicTypespec: , line:5:20, endln:5:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
