/**
 * \file IfxGeth_PinMap_BGA436_COM.h
 * \brief GETH  details
 * \ingroup IfxLld_Geth
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2023 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 * Version: MC_ACE_A3G_HWA_Ports/Unknown
 * Document: TC4Dx_Pin_Assignment_v0.45_LETH_patched.xls
 *
 * \defgroup IfxLld_Geth_
 * \ingroup IfxLld_Geth
 * \defgroup IfxLld_Geth__Pinmap Variables Pinmap Variables
 * \ingroup IfxLld_Geth_
 * \defgroup IfxLld_Geth__PinTables PinTables
 * \ingroup IfxLld_Geth_
 */

#ifndef IFXGETH_PINMAP_BGA436_COM_H
#define IFXGETH_PINMAP_BGA436_COM_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxGeth_PinMap.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

#define IFXGETH_PINMAP_NUM_MODULES          1

#define IFXGETH_PINMAP_MDIO_INOUT_NUM_ITEMS 4

#define IFXGETH_PINMAP_NUM_PORTS            2

#define IFXGETH_PINMAP_COL_IN_NUM_ITEMS     3

#define IFXGETH_PINMAP_CRS_IN_NUM_ITEMS     4

#define IFXGETH_PINMAP_CRSDV_IN_NUM_ITEMS   4

#define IFXGETH_PINMAP_GREFCLK_IN_NUM_ITEMS 1

#define IFXGETH_PINMAP_MDC_OUT_NUM_ITEMS    3

#define IFXGETH_PINMAP_PPS_OUT_NUM_ITEMS    2

#define IFXGETH_PINMAP_REFCLK_IN_NUM_ITEMS  4

#define IFXGETH_PINMAP_RXCLK_IN_NUM_ITEMS   4

#define IFXGETH_PINMAP_RXCTL_IN_NUM_ITEMS   1

#define IFXGETH_PINMAP_RXD_IN_NUM_ITEMS     16

#define IFXGETH_PINMAP_RXDV_IN_NUM_ITEMS    4

#define IFXGETH_PINMAP_RXER_IN_NUM_ITEMS    4

#define IFXGETH_PINMAP_TXCLK_IN_NUM_ITEMS   4

#define IFXGETH_PINMAP_TXCLK_OUT_NUM_ITEMS  1

#define IFXGETH_PINMAP_TXCTL_OUT_NUM_ITEMS  1

#define IFXGETH_PINMAP_TXD_OUT_NUM_ITEMS    19

#define IFXGETH_PINMAP_TXEN_OUT_NUM_ITEMS   7

#define IFXGETH_PINMAP_TXER_OUT_NUM_ITEMS   3

/******************************************************************************/
/*-------------------Global Exported Variables/Constants----------------------*/
/******************************************************************************/
/** \brief Port0 Collision MII
 */
IFX_EXTERN IfxGeth_Col_In     IfxGeth0_P0_COL_P15_8_IN;

/** \brief Port0 Collision MII
 */
IFX_EXTERN IfxGeth_Col_In     IfxGeth0_P0_COL_P21_6_IN;

/** \brief Port0 Carrier Sense MII
 */
IFX_EXTERN IfxGeth_Crs_In     IfxGeth0_P0_CRSC_P16_10_IN;

/** \brief Port0 Carrier Sense / Data Valid combi-signal for RMII (P0_CRSDVA must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Crsdv_In   IfxGeth0_P0_CRSDVB_P16_10_IN;

/** \brief Port0 Carrier Sense / Data Valid combi-signal for RMII (P0_CRSDVA must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Crsdv_In   IfxGeth0_P0_CRSDVC_P16_1_IN;

/** \brief Port0 Carrier Sense / Data Valid combi-signal for RMII (P0_CRSDVA must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Crsdv_In   IfxGeth0_P0_CRSDVD_P20_8_IN;

/** \brief Port0 Carrier Sense MII
 */
IFX_EXTERN IfxGeth_Crs_In     IfxGeth0_P0_CRSD_P20_1_IN;

/** \brief Port0 MDIO Clock
 */
IFX_EXTERN IfxGeth_Mdc_Out    IfxGeth0_P0_MDC_P02_8_OUT;

/** \brief Port0 MDIO Clock
 */
IFX_EXTERN IfxGeth_Mdc_Out    IfxGeth0_P0_MDC_P16_11_OUT;

/** \brief Port0 MDIO Clock
 */
IFX_EXTERN IfxGeth_Mdc_Out    IfxGeth0_P0_MDC_P21_2_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD0_P16_6_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD0_P20_10_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD1_P16_8_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD1_P20_9_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD2_P16_9_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD2_P20_0_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD3_P16_10_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_MII_TXD3_P20_7_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P0_MII_TXEN_P16_13_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P0_MII_TXEN_P21_5_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Pps_Out    IfxGeth0_P0_PPS_P14_2_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Pps_Out    IfxGeth0_P0_PPS_P14_3_OUT;

/** \brief Port0 Reference Clock input for RMII (50 MHz)
 */
IFX_EXTERN IfxGeth_Refclk_In  IfxGeth0_P0_REFCLKB_P21_4_IN;

/** \brief Port0 Reference Clock input for RMII (50 MHz)
 */
IFX_EXTERN IfxGeth_Refclk_In  IfxGeth0_P0_REFCLKD_P16_2_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Grefclk_In IfxGeth0_P0_RGMII_GREFCLK_P16_0_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P0_RGMII_RXCLK_P16_2_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Rxctl_In   IfxGeth0_P0_RGMII_RXCTL_P16_1_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RGMII_RXD0_P16_4_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RGMII_RXD1_P16_3_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RGMII_RXD2_P16_5_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RGMII_RXD3_P16_7_IN;

/** \brief
 */
IFX_EXTERN IfxGeth_Txclk_Out  IfxGeth0_P0_RGMII_TXCLK_P16_12_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txctl_Out  IfxGeth0_P0_RGMII_TXCTL_P16_13_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RGMII_TXD0_P16_6_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RGMII_TXD1_P16_8_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RGMII_TXD2_P16_9_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RGMII_TXD3_P16_10_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIB_TXD0_P20_10_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIB_TXD1_P20_9_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P0_RMIIB_TXEN_P21_5_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIC_TXD0_P16_6_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIC_TXD0_P16_9_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIC_TXD1_P16_8_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P0_RMIIC_TXEN_P16_12_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P0_RMIIC_TXEN_P16_13_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIRC_TXD0_P16_6_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P0_RMIIRC_TXD1_P16_8_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P0_RMIIRC_TXEN_P16_13_OUT;

/** \brief Port0 Receive Clock MII
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P0_RXCLKB_P21_4_IN;

/** \brief Port0 Receive Clock MII
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P0_RXCLKD_P16_2_IN;

/** \brief Port0 Receive Data 0 MII, RMII (P0_RXD0A must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD0B_P16_4_IN;

/** \brief Port0 Receive Data 0 MII, RMII (P0_RXD0A must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD0C_P20_12_IN;

/** \brief Port0 Receive Data 0 MII, RMII (P0_RXD0A must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD0D_P16_4_IN;

/** \brief Port0 Receive Data 1 MII and RMII (P0_RXD1A must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD1B_P16_3_IN;

/** \brief Port0 Receive Data 1 MII and RMII (P0_RXD1A must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD1C_P20_11_IN;

/** \brief Port0 Receive Data 1 MII and RMII (P0_RXD1A must only be used with P0_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD1D_P16_0_IN;

/** \brief Port0 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD2B_P16_5_IN;

/** \brief Port0 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD2C_P20_13_IN;

/** \brief Port0 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD2D_P16_5_IN;

/** \brief Port0 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD3B_P16_7_IN;

/** \brief Port0 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD3C_P20_14_IN;

/** \brief Port0 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P0_RXD3D_P16_7_IN;

/** \brief Port0 Receive Data Valid MII
 */
IFX_EXTERN IfxGeth_Rxdv_In    IfxGeth0_P0_RXDVB_P16_10_IN;

/** \brief Port0 Receive Data Valid MII
 */
IFX_EXTERN IfxGeth_Rxdv_In    IfxGeth0_P0_RXDVC_P16_1_IN;

/** \brief Port0 Receive Data Valid MII
 */
IFX_EXTERN IfxGeth_Rxdv_In    IfxGeth0_P0_RXDVD_P20_8_IN;

/** \brief Port0 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P0_RXERB_P21_7_IN;

/** \brief Port0 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P0_RXERC_P10_0_IN;

/** \brief Port0 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P0_RXERD_P22_1_IN;

/** \brief Port0 Transmit Clock Input for MII
 */
IFX_EXTERN IfxGeth_Txclk_In   IfxGeth0_P0_TXCLKC_P16_0_IN;

/** \brief Port0 Transmit Clock Input for MII
 */
IFX_EXTERN IfxGeth_Txclk_In   IfxGeth0_P0_TXCLKD_P20_3_IN;

/** \brief Port0 Transmit Error MII
 */
IFX_EXTERN IfxGeth_Txer_Out   IfxGeth0_P0_TXER_P16_12_OUT;

/** \brief Port0 Transmit Error MII
 */
IFX_EXTERN IfxGeth_Txer_Out   IfxGeth0_P0_TXER_P20_6_OUT;

/** \brief Port1 Collision MII
 */
IFX_EXTERN IfxGeth_Col_In     IfxGeth0_P1_COL_P22_2_IN;

/** \brief Port1 Collision MII
 */
IFX_EXTERN IfxGeth_Col_In     IfxGeth0_P1_COL_P22_3_IN;

/** \brief Port1 Collision MII
 */
IFX_EXTERN IfxGeth_Col_In     IfxGeth0_P1_COL_P32_7_IN;

/** \brief Port1 Carrier Sense MII
 */
IFX_EXTERN IfxGeth_Crs_In     IfxGeth0_P1_CRSA_P22_6_IN;

/** \brief Port1 Carrier Sense MII
 */
IFX_EXTERN IfxGeth_Crs_In     IfxGeth0_P1_CRSB_P22_0_IN;

/** \brief Port1 Carrier Sense / Data Valid combi-signal for RMII (P1_CRSDVA must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Crsdv_In   IfxGeth0_P1_CRSDVA_P22_6_IN;

/** \brief Port1 Carrier Sense / Data Valid combi-signal for RMII (P1_CRSDVA must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Crsdv_In   IfxGeth0_P1_CRSDVB_P22_0_IN;

/** \brief Port1 Carrier Sense / Data Valid combi-signal for RMII (P1_CRSDVA must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Crsdv_In   IfxGeth0_P1_CRSDVD_P30_1_IN;

/** \brief Port1 MDIO Clock
 */
IFX_EXTERN IfxGeth_Mdc_Out    IfxGeth0_P1_MDC_P02_8_OUT;

/** \brief Port1 MDIO Clock
 */
IFX_EXTERN IfxGeth_Mdc_Out    IfxGeth0_P1_MDC_P16_11_OUT;

/** \brief Port1 MDIO Clock
 */
IFX_EXTERN IfxGeth_Mdc_Out    IfxGeth0_P1_MDC_P21_2_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD0_P22_10_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD0_P23_5_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD0_P30_9_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD1_P22_9_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD1_P23_4_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD1_P30_10_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD2_P23_3_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD2_P30_6_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD3_P23_2_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_MII_TXD3_P30_7_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_MII_TXEN_P22_11_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_MII_TXEN_P22_2_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_MII_TXEN_P30_11_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Pps_Out    IfxGeth0_P1_PPS_P14_4_OUT;

/** \brief
 */
IFX_EXTERN IfxGeth_Pps_Out    IfxGeth0_P1_PPS_P14_8_OUT;

/** \brief Port1 Reference Clock input for RMII (50 MHz)
 */
IFX_EXTERN IfxGeth_Refclk_In  IfxGeth0_P1_REFCLKA_P22_5_IN;

/** \brief Port1 Reference Clock input for RMII (50 MHz)
 */
IFX_EXTERN IfxGeth_Refclk_In  IfxGeth0_P1_REFCLKB_P22_1_IN;

/** \brief Port1 Reference Clock input for RMII (50 MHz)
 */
IFX_EXTERN IfxGeth_Refclk_In  IfxGeth0_P1_REFCLKC_P22_3_IN;

/** \brief Port1 Reference Clock input for RMII (50 MHz)
 */
IFX_EXTERN IfxGeth_Refclk_In  IfxGeth0_P1_REFCLKD_P30_0_IN;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIIA_TXD0_P23_5_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIIA_TXD1_P23_4_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_RMIIA_TXEN_P22_2_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIIB_TXD0_P23_5_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIIB_TXD1_P23_4_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_RMIIB_TXEN_P22_2_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIIC_TXD0_P22_10_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIIC_TXD1_P22_9_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_RMIIC_TXEN_P22_11_OUT;

/** \brief RMII TXD0 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIID_TXD0_P30_9_OUT;

/** \brief RMII TXD1 Pipelined
 */
IFX_EXTERN IfxGeth_Txd_Out    IfxGeth0_P1_RMIID_TXD1_P30_10_OUT;

/** \brief RMII TXEN Pipelined
 */
IFX_EXTERN IfxGeth_Txen_Out   IfxGeth0_P1_RMIID_TXEN_P30_11_OUT;

/** \brief Port1 Receive Clock MII
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P1_RXCLKA_P22_5_IN;

/** \brief Port1 Receive Clock MII
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P1_RXCLKB_P22_1_IN;

/** \brief Port1 Receive Clock MII
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P1_RXCLKC_P22_3_IN;

/** \brief Port1 Receive Clock MII
 */
IFX_EXTERN IfxGeth_Rxclk_In   IfxGeth0_P1_RXCLKD_P30_0_IN;

/** \brief Port1 Receive Data 0 MII, RMII (P1_RXD0A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD0A_P22_4_IN;

/** \brief Port1 Receive Data 0 MII, RMII (P1_RXD0A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD0B_P22_3_IN;

/** \brief Port1 Receive Data 0 MII, RMII (P1_RXD0A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD0C_P22_4_IN;

/** \brief Port1 Receive Data 0 MII, RMII (P1_RXD0A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD0D_P30_5_IN;

/** \brief Port1 Receive Data 1 MII and RMII (P1_RXD1A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD1A_P23_7_IN;

/** \brief Port1 Receive Data 1 MII and RMII (P1_RXD1A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD1B_P23_1_IN;

/** \brief Port1 Receive Data 1 MII and RMII (P1_RXD1A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD1C_P23_7_IN;

/** \brief Port1 Receive Data 1 MII and RMII (P1_RXD1A must only be used with P1_REFCLKA)
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD1D_P30_4_IN;

/** \brief Port1 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD2A_P23_6_IN;

/** \brief Port1 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD2B_P23_6_IN;

/** \brief Port1 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD2C_P23_6_IN;

/** \brief Port1 Receive Data 2 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD2D_P30_3_IN;

/** \brief Port1 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD3A_P22_11_IN;

/** \brief Port1 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD3B_P22_11_IN;

/** \brief Port1 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD3C_P23_5_IN;

/** \brief Port1 Receive Data 3 MII
 */
IFX_EXTERN IfxGeth_Rxd_In     IfxGeth0_P1_RXD3D_P30_2_IN;

/** \brief Port1 Receive Data Valid MII
 */
IFX_EXTERN IfxGeth_Rxdv_In    IfxGeth0_P1_RXDVA_P22_6_IN;

/** \brief Port1 Receive Data Valid MII
 */
IFX_EXTERN IfxGeth_Rxdv_In    IfxGeth0_P1_RXDVB_P22_0_IN;

/** \brief Port1 Receive Data Valid MII
 */
IFX_EXTERN IfxGeth_Rxdv_In    IfxGeth0_P1_RXDVD_P30_1_IN;

/** \brief Port1 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P1_RXERA_P22_1_IN;

/** \brief Port1 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P1_RXERB_P32_7_IN;

/** \brief Port1 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P1_RXERC_P20_0_IN;

/** \brief Port1 Receive Error MII
 */
IFX_EXTERN IfxGeth_Rxer_In    IfxGeth0_P1_RXERD_P31_6_IN;

/** \brief Port1 Transmit Clock Input for MII
 */
IFX_EXTERN IfxGeth_Txclk_In   IfxGeth0_P1_TXCLKA_P22_7_IN;

/** \brief Port1 Transmit Clock Input for MII
 */
IFX_EXTERN IfxGeth_Txclk_In   IfxGeth0_P1_TXCLKB_P22_5_IN;

/** \brief Port1 Transmit Clock Input for MII
 */
IFX_EXTERN IfxGeth_Txclk_In   IfxGeth0_P1_TXCLKD_P31_7_IN;

/** \brief Port1 Transmit Error MII
 */
IFX_EXTERN IfxGeth_Txer_Out   IfxGeth0_P1_TXER_P23_0_OUT;

/** \brief Port1 Transmit Error MII
 */
IFX_EXTERN IfxGeth_Txer_Out   IfxGeth0_P1_TXER_P25_1_OUT;

/** \brief Port1 Transmit Error MII
 */
IFX_EXTERN IfxGeth_Txer_Out   IfxGeth0_P1_TXER_P30_8_OUT;

/** \brief and
 */
IFX_EXTERN IfxGeth_Mdio_InOut IfxGeth0_PX_MDIO_P00_0_INOUT;

/** \brief and
 */
IFX_EXTERN IfxGeth_Mdio_InOut IfxGeth0_PX_MDIO_P16_14_INOUT;

/** \brief and
 */
IFX_EXTERN IfxGeth_Mdio_InOut IfxGeth0_PX_MDIO_P21_3_INOUT;

/** \addtogroup IfxLld_Geth__PinTables
 * \{ */

/******************************************************************************/
/*-------------------Global Exported Variables/Constants----------------------*/
/******************************************************************************/
/** \brief IfxGeth_Col_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Col_In     *IfxGeth_Col_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_COL_IN_NUM_ITEMS];

/** \brief IfxGeth_Crs_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Crs_In     *IfxGeth_Crs_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_CRS_IN_NUM_ITEMS];

/** \brief IfxGeth_Crsdv_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Crsdv_In   *IfxGeth_Crsdv_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_CRSDV_IN_NUM_ITEMS];

/** \brief IfxGeth_Grefclk_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Grefclk_In *IfxGeth_Grefclk_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_GREFCLK_IN_NUM_ITEMS];

/** \brief IfxGeth_Mdc_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Mdc_Out    *IfxGeth_Mdc_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_MDC_OUT_NUM_ITEMS];

/** \brief IfxGeth_Mdio_InOut Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Mdio_InOut *IfxGeth_Mdio_InOut_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_MDIO_INOUT_NUM_ITEMS];

/** \brief IfxGeth_Pps_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Pps_Out    *IfxGeth_Pps_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_PPS_OUT_NUM_ITEMS];

/** \brief IfxGeth_Refclk_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Refclk_In  *IfxGeth_Refclk_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_REFCLK_IN_NUM_ITEMS];

/** \brief IfxGeth_Rxclk_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Rxclk_In   *IfxGeth_Rxclk_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_RXCLK_IN_NUM_ITEMS];

/** \brief IfxGeth_Rxctl_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Rxctl_In   *IfxGeth_Rxctl_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_RXCTL_IN_NUM_ITEMS];

/** \brief IfxGeth_Rxd_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Rxd_In     *IfxGeth_Rxd_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_RXD_IN_NUM_ITEMS];

/** \brief IfxGeth_Rxdv_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Rxdv_In    *IfxGeth_Rxdv_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_RXDV_IN_NUM_ITEMS];

/** \brief IfxGeth_Rxer_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Rxer_In    *IfxGeth_Rxer_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_RXER_IN_NUM_ITEMS];

/** \brief IfxGeth_Txclk_In Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Txclk_In   *IfxGeth_Txclk_In_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_TXCLK_IN_NUM_ITEMS];

/** \brief IfxGeth_Txclk_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Txclk_Out  *IfxGeth_Txclk_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_TXCLK_OUT_NUM_ITEMS];

/** \brief IfxGeth_Txctl_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Txctl_Out  *IfxGeth_Txctl_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_TXCTL_OUT_NUM_ITEMS];

/** \brief IfxGeth_Txd_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Txd_Out    *IfxGeth_Txd_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_TXD_OUT_NUM_ITEMS];

/** \brief IfxGeth_Txen_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Txen_Out   *IfxGeth_Txen_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_TXEN_OUT_NUM_ITEMS];

/** \brief IfxGeth_Txer_Out Table
 */
IFX_EXTERN IFX_CONST IfxGeth_Txer_Out   *IfxGeth_Txer_Out_pinTable[IFXGETH_PINMAP_NUM_MODULES][IFXGETH_PINMAP_NUM_PORTS][IFXGETH_PINMAP_TXER_OUT_NUM_ITEMS];

/** \} */

#endif /* IFXGETH_PINMAP_BGA436_COM_H */
