ENOMEM,VAR_0
GFP_KERNEL,VAR_1
IMX_A35_CLK,VAR_2
IMX_ADMA_ADC0_CLK,VAR_3
IMX_ADMA_CAN0_CLK,VAR_4
IMX_ADMA_FTM0_CLK,VAR_5
IMX_ADMA_FTM1_CLK,VAR_6
IMX_ADMA_I2C0_CLK,VAR_7
IMX_ADMA_I2C1_CLK,VAR_8
IMX_ADMA_I2C2_CLK,VAR_9
IMX_ADMA_I2C3_CLK,VAR_10
IMX_ADMA_IPG_CLK_ROOT,VAR_11
IMX_ADMA_LCD_CLK,VAR_12
IMX_ADMA_PWM_CLK,VAR_13
IMX_ADMA_SPI0_CLK,VAR_14
IMX_ADMA_SPI1_CLK,VAR_15
IMX_ADMA_SPI2_CLK,VAR_16
IMX_ADMA_SPI3_CLK,VAR_17
IMX_ADMA_UART0_CLK,VAR_18
IMX_ADMA_UART1_CLK,VAR_19
IMX_ADMA_UART2_CLK,VAR_20
IMX_ADMA_UART3_CLK,VAR_21
IMX_CLK_DUMMY,VAR_22
IMX_CONN_AHB_CLK_ROOT,VAR_23
IMX_CONN_AXI_CLK_ROOT,VAR_24
IMX_CONN_ENET0_BYPASS_CLK,VAR_25
IMX_CONN_ENET0_RGMII_CLK,VAR_26
IMX_CONN_ENET0_ROOT_CLK,VAR_27
IMX_CONN_ENET1_BYPASS_CLK,VAR_28
IMX_CONN_ENET1_RGMII_CLK,VAR_29
IMX_CONN_ENET1_ROOT_CLK,VAR_30
IMX_CONN_GPMI_BCH_CLK,VAR_31
IMX_CONN_GPMI_BCH_IO_CLK,VAR_32
IMX_CONN_IPG_CLK_ROOT,VAR_33
IMX_CONN_SDHC0_CLK,VAR_34
IMX_CONN_SDHC1_CLK,VAR_35
IMX_CONN_SDHC2_CLK,VAR_36
IMX_CONN_USB2_ACLK,VAR_37
IMX_CONN_USB2_BUS_CLK,VAR_38
IMX_CONN_USB2_LPM_CLK,VAR_39
IMX_CSI0_CORE_CLK,VAR_40
IMX_CSI0_ESC_CLK,VAR_41
IMX_CSI0_I2C0_CLK,VAR_42
IMX_CSI0_PWM0_CLK,VAR_43
IMX_DC0_DISP0_CLK,VAR_44
IMX_DC0_DISP1_CLK,VAR_45
IMX_DC_AXI_EXT_CLK,VAR_46
IMX_DC_AXI_INT_CLK,VAR_47
IMX_DC_CFG_CLK,VAR_48
IMX_GPU0_CORE_CLK,VAR_49
IMX_GPU0_SHADER_CLK,VAR_50
IMX_HSIO_AXI_CLK,VAR_51
IMX_HSIO_PER_CLK,VAR_52
IMX_IMG_AXI_CLK,VAR_53
IMX_IMG_IPG_CLK,VAR_54
IMX_IMG_PXL_CLK,VAR_55
IMX_LSIO_BUS_CLK,VAR_56
IMX_LSIO_FSPI0_CLK,VAR_57
IMX_LSIO_FSPI1_CLK,VAR_58
IMX_LSIO_GPT0_CLK,VAR_59
IMX_LSIO_GPT1_CLK,VAR_60
IMX_LSIO_GPT2_CLK,VAR_61
IMX_LSIO_GPT3_CLK,VAR_62
IMX_LSIO_GPT4_CLK,VAR_63
IMX_LSIO_MEM_CLK,VAR_64
IMX_LSIO_PWM0_CLK,VAR_65
IMX_LSIO_PWM1_CLK,VAR_66
IMX_LSIO_PWM2_CLK,VAR_67
IMX_LSIO_PWM3_CLK,VAR_68
IMX_LSIO_PWM4_CLK,VAR_69
IMX_LSIO_PWM5_CLK,VAR_70
IMX_LSIO_PWM6_CLK,VAR_71
IMX_LSIO_PWM7_CLK,VAR_72
IMX_MIPI0_I2C0_CLK,VAR_73
IMX_MIPI0_I2C1_CLK,VAR_74
IMX_MIPI_IPG_CLK,VAR_75
IMX_SCU_CLK_END,VAR_76
IMX_SC_PM_CLK_BYPASS,VAR_77
IMX_SC_PM_CLK_CPU,VAR_78
IMX_SC_PM_CLK_MISC,VAR_79
IMX_SC_PM_CLK_MISC0,VAR_80
IMX_SC_PM_CLK_MISC1,VAR_81
IMX_SC_PM_CLK_MISC2,VAR_82
IMX_SC_PM_CLK_MST_BUS,VAR_83
IMX_SC_PM_CLK_PER,VAR_84
IMX_SC_R_A35,VAR_85
IMX_SC_R_ADC_0,VAR_86
IMX_SC_R_CAN_0,VAR_87
IMX_SC_R_CSI_0,VAR_88
IMX_SC_R_CSI_0_I2C_0,VAR_89
IMX_SC_R_CSI_0_PWM_0,VAR_90
IMX_SC_R_DC_0,VAR_91
IMX_SC_R_ENET_0,VAR_92
IMX_SC_R_ENET_1,VAR_93
IMX_SC_R_FSPI_0,VAR_94
IMX_SC_R_FSPI_1,VAR_95
IMX_SC_R_FTM_0,VAR_96
IMX_SC_R_FTM_1,VAR_97
IMX_SC_R_GPT_0,VAR_98
IMX_SC_R_GPT_1,VAR_99
IMX_SC_R_GPT_2,VAR_100
IMX_SC_R_GPT_3,VAR_101
IMX_SC_R_GPT_4,VAR_102
IMX_SC_R_GPU_0_PID0,VAR_103
IMX_SC_R_I2C_0,VAR_104
IMX_SC_R_I2C_1,VAR_105
IMX_SC_R_I2C_2,VAR_106
IMX_SC_R_I2C_3,VAR_107
IMX_SC_R_LCD_0,VAR_108
IMX_SC_R_LCD_0_PWM_0,VAR_109
IMX_SC_R_MIPI_0_I2C_0,VAR_110
IMX_SC_R_MIPI_0_I2C_1,VAR_111
IMX_SC_R_NAND,VAR_112
IMX_SC_R_PWM_0,VAR_113
IMX_SC_R_PWM_1,VAR_114
IMX_SC_R_PWM_2,VAR_115
IMX_SC_R_PWM_3,VAR_116
IMX_SC_R_PWM_4,VAR_117
IMX_SC_R_PWM_5,VAR_118
IMX_SC_R_PWM_6,VAR_119
IMX_SC_R_PWM_7,VAR_120
IMX_SC_R_SDHC_0,VAR_121
IMX_SC_R_SDHC_1,VAR_122
IMX_SC_R_SDHC_2,VAR_123
IMX_SC_R_SPI_0,VAR_124
IMX_SC_R_SPI_1,VAR_125
IMX_SC_R_SPI_2,VAR_126
IMX_SC_R_SPI_3,VAR_127
IMX_SC_R_UART_0,VAR_128
IMX_SC_R_UART_1,VAR_129
IMX_SC_R_UART_2,VAR_130
IMX_SC_R_UART_3,VAR_131
IMX_SC_R_USB_2,VAR_132
IS_ERR,FUNC_0
PTR_ERR,FUNC_1
clk_hw_register_fixed_rate,FUNC_2
devm_kzalloc,FUNC_3
hws,VAR_133
imx_clk_scu,FUNC_4
imx_clk_scu_init,FUNC_5
of_clk_add_hw_provider,FUNC_6
of_clk_hw_onecell_get,VAR_134
pr_warn,FUNC_7
struct_size,FUNC_8
imx8qxp_clk_probe,FUNC_9
pdev,VAR_135
ccm_node,VAR_136
clk_data,VAR_137
clks,VAR_138
ret,VAR_139
i,VAR_140
