// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_top_process_udp_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_rx_data_internal_dout,
        s_axis_rx_data_internal_empty_n,
        s_axis_rx_data_internal_read,
        regListenPort_dout,
        regListenPort_empty_n,
        regListenPort_read,
        rx_udpMetaFifo_din,
        rx_udpMetaFifo_full_n,
        rx_udpMetaFifo_write,
        rx_udp2shiftFifo_din,
        rx_udp2shiftFifo_full_n,
        rx_udp2shiftFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] s_axis_rx_data_internal_dout;
input   s_axis_rx_data_internal_empty_n;
output   s_axis_rx_data_internal_read;
input  [15:0] regListenPort_dout;
input   regListenPort_empty_n;
output   regListenPort_read;
output  [48:0] rx_udpMetaFifo_din;
input   rx_udpMetaFifo_full_n;
output   rx_udpMetaFifo_write;
output  [1023:0] rx_udp2shiftFifo_din;
input   rx_udp2shiftFifo_full_n;
output   rx_udp2shiftFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_axis_rx_data_internal_read;
reg regListenPort_read;
reg rx_udpMetaFifo_write;
reg rx_udp2shiftFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_106_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_448;
reg   [0:0] tmp_i_reg_448_pp0_iter1_reg;
reg   [0:0] metaWritten_load_reg_485;
reg    ap_predicate_op76_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_448_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_reg_495;
reg    ap_predicate_op77_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] pu_header_ready;
reg   [15:0] pu_header_idx;
reg   [63:0] pu_header_header_V;
reg   [0:0] metaWritten;
reg    regListenPort_blk_n;
wire    ap_block_pp0_stage0;
reg    s_axis_rx_data_internal_blk_n;
reg    rx_udp2shiftFifo_blk_n;
reg    rx_udpMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] s_axis_rx_data_internal_read_reg_452;
reg   [1023:0] s_axis_rx_data_internal_read_reg_452_pp0_iter1_reg;
reg   [1023:0] s_axis_rx_data_internal_read_reg_452_pp0_iter2_reg;
reg   [0:0] currWord_last_V_reg_459;
reg   [15:0] regListenPort_read_reg_467;
wire   [63:0] p_Result_s_fu_306_p2;
wire   [0:0] pu_header_ready_load_load_fu_189_p1;
wire   [0:0] metaWritten_load_load_fu_318_p1;
wire   [0:0] icmp_ln1064_fu_390_p2;
reg   [0:0] ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_pu_header_ready_flag_0_i_reg_140;
reg   [15:0] ap_phi_mux_pu_header_idx_new_0_i_phi_fu_154_p4;
wire   [15:0] add_ln67_fu_204_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_pu_header_idx_new_0_i_reg_151;
reg   [0:0] ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_metaWritten_flag_0_i_reg_161;
wire   [63:0] ap_phi_reg_pp0_iter0_p_Val2_7_in_i_in_in_reg_172;
reg   [63:0] ap_phi_reg_pp0_iter1_p_Val2_7_in_i_in_in_reg_172;
reg   [63:0] ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172;
wire   [0:0] xor_ln73_fu_327_p2;
wire   [0:0] or_ln73_fu_322_p2;
wire   [15:0] select_ln73_fu_332_p3;
wire   [0:0] or_ln73_1_fu_339_p2;
reg    ap_block_pp0_stage0_01001;
wire   [18:0] tmp_fu_211_p3;
wire   [25:0] zext_ln414_fu_219_p1;
wire   [0:0] trunc_ln414_fu_229_p1;
wire   [0:0] icmp_ln414_fu_223_p2;
wire   [63:0] st8_fu_232_p3;
wire   [63:0] tmp_2_fu_201_p1;
wire   [63:0] select_ln414_fu_240_p3;
reg   [63:0] tmp_1_fu_248_p4;
wire   [63:0] select_ln414_2_fu_266_p3;
wire   [63:0] select_ln414_3_fu_274_p3;
wire   [63:0] and_ln414_fu_282_p2;
wire   [63:0] xor_ln414_fu_288_p2;
wire   [63:0] select_ln414_1_fu_258_p3;
wire   [63:0] and_ln414_1_fu_294_p2;
wire   [63:0] and_ln414_2_fu_300_p2;
wire   [7:0] p_Result_15_i_fu_372_p4;
wire   [7:0] p_Result_i_fu_362_p4;
wire   [15:0] p_Result_5_fu_382_p3;
wire   [7:0] p_Result_20_i_fu_419_p4;
wire   [7:0] p_Result_19_i_fu_409_p4;
wire   [7:0] trunc_ln674_fu_405_p1;
wire   [7:0] p_Result_17_i_fu_395_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_165;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pu_header_ready = 1'd0;
#0 pu_header_idx = 16'd0;
#0 pu_header_header_V = 64'd0;
#0 metaWritten = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if (((tmp_i_reg_448 == 1'd1) & (pu_header_ready_load_load_fu_189_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172 <= p_Result_s_fu_306_p2;
        end else if (((tmp_i_reg_448 == 1'd1) & (pu_header_ready_load_load_fu_189_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172 <= pu_header_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172 <= ap_phi_reg_pp0_iter1_p_Val2_7_in_i_in_in_reg_172;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_7_in_i_in_in_reg_172 <= ap_phi_reg_pp0_iter0_p_Val2_7_in_i_in_in_reg_172;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_last_V_reg_459 <= s_axis_rx_data_internal_dout[32'd576];
        s_axis_rx_data_internal_read_reg_452 <= s_axis_rx_data_internal_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_448_pp0_iter1_reg == 1'd1))) begin
        icmp_ln1064_reg_495 <= icmp_ln1064_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_448 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln73_1_fu_339_p2 == 1'd1))) begin
        metaWritten <= xor_ln73_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_448 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        metaWritten_load_reg_485 <= metaWritten;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_448 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pu_header_ready_load_load_fu_189_p1 == 1'd0))) begin
        pu_header_header_V <= p_Result_s_fu_306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_448 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln73_fu_322_p2 == 1'd1))) begin
        pu_header_idx <= select_ln73_fu_332_p3;
        pu_header_ready <= xor_ln73_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regListenPort_read_reg_467 <= regListenPort_dout;
        s_axis_rx_data_internal_read_reg_452_pp0_iter1_reg <= s_axis_rx_data_internal_read_reg_452;
        tmp_i_reg_448 <= tmp_i_nbreadreq_fu_106_p3;
        tmp_i_reg_448_pp0_iter1_reg <= tmp_i_reg_448;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        s_axis_rx_data_internal_read_reg_452_pp0_iter2_reg <= s_axis_rx_data_internal_read_reg_452_pp0_iter1_reg;
        tmp_i_reg_448_pp0_iter2_reg <= tmp_i_reg_448_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_reg_448 == 1'd1)) begin
        if ((metaWritten_load_load_fu_318_p1 == 1'd0)) begin
            ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4 = 1'd1;
        end else if ((metaWritten_load_load_fu_318_p1 == 1'd1)) begin
            ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4 = ap_phi_reg_pp0_iter1_metaWritten_flag_0_i_reg_161;
        end
    end else begin
        ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4 = ap_phi_reg_pp0_iter1_metaWritten_flag_0_i_reg_161;
    end
end

always @ (*) begin
    if (((tmp_i_reg_448 == 1'd1) & (pu_header_ready_load_load_fu_189_p1 == 1'd0))) begin
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_154_p4 = add_ln67_fu_204_p2;
    end else begin
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_154_p4 = ap_phi_reg_pp0_iter1_pu_header_idx_new_0_i_reg_151;
    end
end

always @ (*) begin
    if ((tmp_i_reg_448 == 1'd1)) begin
        if ((pu_header_ready_load_load_fu_189_p1 == 1'd0)) begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4 = 1'd1;
        end else if ((pu_header_ready_load_load_fu_189_p1 == 1'd1)) begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4 = 1'd0;
        end else begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4 = ap_phi_reg_pp0_iter1_pu_header_ready_flag_0_i_reg_140;
        end
    end else begin
        ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4 = ap_phi_reg_pp0_iter1_pu_header_ready_flag_0_i_reg_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regListenPort_blk_n = regListenPort_empty_n;
    end else begin
        regListenPort_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regListenPort_read = 1'b1;
    end else begin
        regListenPort_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op77_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        rx_udp2shiftFifo_blk_n = rx_udp2shiftFifo_full_n;
    end else begin
        rx_udp2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op77_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        rx_udp2shiftFifo_write = 1'b1;
    end else begin
        rx_udp2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op76_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rx_udpMetaFifo_blk_n = rx_udpMetaFifo_full_n;
    end else begin
        rx_udpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op76_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rx_udpMetaFifo_write = 1'b1;
    end else begin
        rx_udpMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_axis_rx_data_internal_blk_n = s_axis_rx_data_internal_empty_n;
    end else begin
        s_axis_rx_data_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_axis_rx_data_internal_read = 1'b1;
    end else begin
        s_axis_rx_data_internal_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_204_p2 = (pu_header_idx + 16'd1);

assign and_ln414_1_fu_294_p2 = (xor_ln414_fu_288_p2 & pu_header_header_V);

assign and_ln414_2_fu_300_p2 = (select_ln414_1_fu_258_p3 & and_ln414_fu_282_p2);

assign and_ln414_fu_282_p2 = (select_ln414_3_fu_274_p3 & select_ln414_2_fu_266_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op77_write_state4 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_op76_write_state3 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((regListenPort_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op77_write_state4 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_op76_write_state3 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((regListenPort_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op77_write_state4 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_op76_write_state3 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((regListenPort_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_106_p3 == 1'd1) & (s_axis_rx_data_internal_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (regListenPort_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op76_write_state3 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op77_write_state4 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_165 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_Val2_7_in_i_in_in_reg_172 = 'bx;

assign ap_phi_reg_pp0_iter1_metaWritten_flag_0_i_reg_161 = 'bx;

assign ap_phi_reg_pp0_iter1_pu_header_idx_new_0_i_reg_151 = 'bx;

assign ap_phi_reg_pp0_iter1_pu_header_ready_flag_0_i_reg_140 = 'bx;

always @ (*) begin
    ap_predicate_op76_write_state3 = ((metaWritten_load_reg_485 == 1'd0) & (tmp_i_reg_448_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op77_write_state4 = ((icmp_ln1064_reg_495 == 1'd1) & (tmp_i_reg_448_pp0_iter2_reg == 1'd1));
end

assign icmp_ln1064_fu_390_p2 = ((p_Result_5_fu_382_p3 == regListenPort_read_reg_467) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_223_p2 = ((zext_ln414_fu_219_p1 != 26'd0) ? 1'b1 : 1'b0);

assign metaWritten_load_load_fu_318_p1 = metaWritten;

assign or_ln73_1_fu_339_p2 = (currWord_last_V_reg_459 | ap_phi_mux_metaWritten_flag_0_i_phi_fu_164_p4);

assign or_ln73_fu_322_p2 = (currWord_last_V_reg_459 | ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_143_p4);

assign p_Result_15_i_fu_372_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172[23:16]}};

assign p_Result_17_i_fu_395_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172[15:8]}};

assign p_Result_19_i_fu_409_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172[47:40]}};

assign p_Result_20_i_fu_419_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172[39:32]}};

assign p_Result_5_fu_382_p3 = {{p_Result_15_i_fu_372_p4}, {p_Result_i_fu_362_p4}};

assign p_Result_i_fu_362_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172[31:24]}};

assign p_Result_s_fu_306_p2 = (and_ln414_2_fu_300_p2 | and_ln414_1_fu_294_p2);

assign pu_header_ready_load_load_fu_189_p1 = pu_header_ready;

assign rx_udp2shiftFifo_din = s_axis_rx_data_internal_read_reg_452_pp0_iter2_reg;

assign rx_udpMetaFifo_din = {{{{{{{icmp_ln1064_fu_390_p2}, {p_Result_20_i_fu_419_p4}}, {p_Result_19_i_fu_409_p4}}, {p_Result_15_i_fu_372_p4}}, {p_Result_i_fu_362_p4}}, {trunc_ln674_fu_405_p1}}, {p_Result_17_i_fu_395_p4}};

assign select_ln414_1_fu_258_p3 = ((icmp_ln414_fu_223_p2[0:0] == 1'b1) ? tmp_1_fu_248_p4 : tmp_2_fu_201_p1);

assign select_ln414_2_fu_266_p3 = ((icmp_ln414_fu_223_p2[0:0] == 1'b1) ? 64'd9223372036854775808 : 64'd18446744073709551615);

assign select_ln414_3_fu_274_p3 = ((icmp_ln414_fu_223_p2[0:0] == 1'b1) ? 64'd1 : 64'd18446744073709551615);

assign select_ln414_fu_240_p3 = ((icmp_ln414_fu_223_p2[0:0] == 1'b1) ? st8_fu_232_p3 : tmp_2_fu_201_p1);

assign select_ln73_fu_332_p3 = ((currWord_last_V_reg_459[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_pu_header_idx_new_0_i_phi_fu_154_p4);

assign st8_fu_232_p3 = {{trunc_ln414_fu_229_p1}, {63'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_240_p3) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            tmp_1_fu_248_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_1_fu_248_p4[ap_tvar_int_0] = select_ln414_fu_240_p3[63 - ap_tvar_int_0];
        end
    end
end

assign tmp_2_fu_201_p1 = s_axis_rx_data_internal_read_reg_452[63:0];

assign tmp_fu_211_p3 = {{pu_header_idx}, {3'd0}};

assign tmp_i_nbreadreq_fu_106_p3 = s_axis_rx_data_internal_empty_n;

assign trunc_ln414_fu_229_p1 = s_axis_rx_data_internal_read_reg_452[0:0];

assign trunc_ln674_fu_405_p1 = ap_phi_reg_pp0_iter2_p_Val2_7_in_i_in_in_reg_172[7:0];

assign xor_ln414_fu_288_p2 = (64'd18446744073709551615 ^ and_ln414_fu_282_p2);

assign xor_ln73_fu_327_p2 = (currWord_last_V_reg_459 ^ 1'd1);

assign zext_ln414_fu_219_p1 = tmp_fu_211_p3;

endmodule //udp_top_process_udp_512_s
