# do Microprocessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/fredi/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/fredi/Documents/miniprocessor/Microprocessor {/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:35 on Jun 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/fredi/Documents/miniprocessor/Microprocessor" /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv 
# -- Compiling module load_tb
# 
# Top level modules:
# 	load_tb
# End time: 10:50:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/fredi/Documents/miniprocessor/Microprocessor {/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:35 on Jun 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/fredi/Documents/miniprocessor/Microprocessor" /home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 10:50:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/fredi/Documents/miniprocessor/Microprocessor {/home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:35 on Jun 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/fredi/Documents/miniprocessor/Microprocessor" /home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 10:50:36 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/fredi/Documents/miniprocessor/Microprocessor {/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:36 on Jun 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/fredi/Documents/miniprocessor/Microprocessor" /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 10:50:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/fredi/Documents/miniprocessor/Microprocessor {/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:36 on Jun 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/fredi/Documents/miniprocessor/Microprocessor" /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv 
# -- Compiling module load_tb
# 
# Top level modules:
# 	load_tb
# End time: 10:50:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  load_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" load_tb 
# Start time: 10:50:36 on Jun 04,2024
# Loading sv_std.std
# Loading work.load_tb
# Loading work.Control_Unit
# Loading work.Memory
# Loading work.register_file
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'R15'. The port definition is at: /home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /load_tb/RF_DUT File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 113
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# TEST LOAD:
# cicle 0 ->   reg_write: 0   |    RD1 value: 000000000     |  inst: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#      TEST MEMORY
# ram address: 00   |    ram ret data: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx     |  write enable: 1     |      RAM_WDATA: 00000001 
# 
# Reg input data : 000
# ** Note: $stop    : /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv(182)
#    Time: 40 ps  Iteration: 0  Instance: /load_tb
# Break in Module load_tb at /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv line 182
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# End time: 10:51:21 on Jun 04,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 1
