
*** Running vivado
    with args -log cMutexMerge3_1b.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cMutexMerge3_1b.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cMutexMerge3_1b.tcl -notrace
Command: synth_design -top cMutexMerge3_1b -part xcvu13p-fhgb2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40352 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 564.270 ; gain = 185.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cMutexMerge3_1b' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/cMutexMerge3_1b.v:9]
INFO: [Synth 8-6157] synthesizing module 'cFifo1' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/cFifo1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sender' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/sender.v:11]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39008]
INFO: [Synth 8-6155] done synthesizing module 'sender' (2#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/sender.v:11]
INFO: [Synth 8-6157] synthesizing module 'relay' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/relay.v:8]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39042]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (4#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-6155] done synthesizing module 'relay' (5#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/relay.v:8]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/receiver.v:11]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (6#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/receiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'delay1Unit' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/delay1Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay1Unit' (7#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/delay1Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay1U' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/delay1U.v:12]
INFO: [Synth 8-6155] done synthesizing module 'delay1U' (8#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/delay1U.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cFifo1' (9#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/cFifo1.v:9]
INFO: [Synth 8-6157] synthesizing module 'contTap' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/contTap.v:11]
INFO: [Synth 8-6155] done synthesizing module 'contTap' (10#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/contTap.v:11]
INFO: [Synth 8-6157] synthesizing module 'delay2Unit' [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/delay2Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay2Unit' (11#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/delay2Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cMutexMerge3_1b' (12#1) [D:/Xilinx/Verilog/MMU_240607/MMU_240607.srcs/sources_1/new/cMutexMerge3_1b.v:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.043 ; gain = 249.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.043 ; gain = 249.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-fhgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.043 ; gain = 249.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu13p-fhgb2104-2-i
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.043 ; gain = 249.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cMutexMerge3_1b 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sender 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delay1Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     3|
|2     |LUT1 |    39|
|3     |LUT2 |    22|
|4     |LUT3 |     4|
|5     |LUT6 |     1|
|6     |FDCE |    13|
|7     |FDPE |     9|
|8     |IBUF |     8|
|9     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   104|
|2     |  firstTap    |contTap__1    |     2|
|3     |  secondTap   |contTap__2    |     2|
|4     |  thirdTap    |contTap       |     2|
|5     |  delay0      |delay2Unit__1 |     8|
|6     |    delay0    |delay1Unit__6 |     4|
|7     |    delay1    |delay1Unit__5 |     4|
|8     |  delay1      |delay2Unit    |     8|
|9     |    delay0    |delay1Unit__4 |     4|
|10    |    delay1    |delay1Unit    |     4|
|11    |  firstFifo   |cFifo1        |    20|
|12    |    relay0    |relay__1      |     8|
|13    |    receiver  |receiver__1   |     1|
|14    |    outdelay0 |delay1Unit__1 |     4|
|15    |    outdelay1 |delay1U__1    |     2|
|16    |    sender    |sender_3      |     2|
|17    |  secondFifo  |cFifo1_0      |    20|
|18    |    relay0    |relay__2      |     8|
|19    |    receiver  |receiver__2   |     1|
|20    |    outdelay0 |delay1Unit__2 |     4|
|21    |    outdelay1 |delay1U__2    |     2|
|22    |    sender    |sender_2      |     3|
|23    |  thirdFifo   |cFifo1_1      |    19|
|24    |    relay0    |relay         |     8|
|25    |    receiver  |receiver      |     1|
|26    |    outdelay0 |delay1Unit__3 |     4|
|27    |    outdelay1 |delay1U       |     2|
|28    |    sender    |sender        |     2|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.406 ; gain = 1250.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1766.352 ; gain = 1411.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Verilog/MMU_240607/MMU_240607.runs/synth_1/cMutexMerge3_1b.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cMutexMerge3_1b_utilization_synth.rpt -pb cMutexMerge3_1b_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 21:35:13 2024...
