// Seed: 2186449495
module module_0 ();
  tri0 id_1;
  assign id_1 = -1 == id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    output wand id_6,
    output supply0 id_7
);
  always @(posedge id_0 or posedge id_4) force id_2 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd34,
    parameter id_2 = 32'd39,
    parameter id_4 = 32'd34,
    parameter id_6 = 32'd21
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire _id_2;
  inout wire _id_1;
  logic [id_2 : (  1  ==  1  ?  -1 : (  id_1  !=  -1  &&  id_6  )  )] id_7["" : id_4];
endmodule
