\acrodef{AC}[AC]{Arrenhius \& Current}
\acrodef{AER}[AER]{Address Event Representation}
\acrodef{AEX}[AEX]{AER EXtension board}
\acrodef{AMDA}[AMDA]{``AER Motherboard with D/A converters''}
\acrodef{API}[API]{Application Programming Interface}
\acrodef{BM}[BM]{Boltzmann Machine}
\acrodef{CAVIAR}[CAVIAR]{Convolution AER Vision Architecture for Real-Time}
\acrodef{CCN}[CCN]{Cooperative and Competitive Network}
\acrodef{CD}[CD]{Contrastive Divergence}
\acrodef{CMOS}[CMOS]{Complementary Metal--Oxide--Semiconductor}
\acrodef{COTS}[COTS]{Commercial Off-The-Shelf}
\acrodef{CPU}[CPU]{Central Processing Unit}
\acrodef{CV}[CV]{Coefficient of Variation}
\acrodef{CV}[CV]{Coefficient of Variation}
\acrodef{DAC}[DAC]{Digital--to--Analog}
\acrodef{DBN}[DBN]{Deep Belief Network}
\acrodef{DFA}[DFA]{Deterministic Finite Automaton}
\acrodef{DFA}[DFA]{Deterministic Finite Automaton}
\acrodef{divmod3}[DIVMOD3]{divisibility of a number by 3}
\acrodef{DPE}[DPE]{Dynamic Parameter Estimation}
\acrodef{DPI}[DPI]{Differential-Pair Integrator}
\acrodef{DSP}[DSP]{Digital Signal Processor}
\acrodef{DVS}[DVS]{Dynamic Vision Sensor}
\acrodef{EDVAC}[EDVAC]{Electronic Discrete Variable Automatic Computer}
\acrodef{EIF}[EI\&F]{Exponential Integrate \& Fire}
\acrodef{EIN}[EIN]{Excitatory--Inhibitory Network}
\acrodef{EPSC}[EPSC]{Excitatory Post-Synaptic Current}
\acrodef{EPSP}[EPSP]{Excitatory Post--Synaptic Potential}
\acrodef{FPGA}[FPGA]{Field Programmable Gate Array}
\acrodef{FSM}[FSM]{Finite State Machine}
\acrodef{GPU}[GPU]{Graphical Processing Unit}
\acrodef{HAL}[HAL]{Hardware Abstraction Layer}
\acrodef{HH}[H\&H]{Hodgkin \& Huxley}
\acrodef{HMM}[HMM]{Hidden Markov Model}
\acrodef{HW}[HW]{Hardware}
\acrodef{hWTA}[hWTA]{Hard Winner--Take--All}
\acrodef{IF2DWTA}[IF2DWTA]{Integrate \& Fire 2--Dimensional WTA}
\acrodef{IF}[I\&F]{Integrate \& Fire}
\acrodef{IFSLWTA}[IFSLWTA]{Integrate \& Fire Stop Learning WTA}
\acrodef{INCF}[INCF]{International Neuroinformatics Coordinating Facility}
\acrodef{INI}[INI]{Institute of Neuroinformatics}
\acrodef{IO}[IO]{Input-Output}
\acrodef{IPSC}[IPSC]{Inhibitory Post-Synaptic Current}
\acrodef{ISI}[ISI]{Inter--Spike Interval}
\acrodef{JFLAP}[JFLAP]{Java - Formal Languages and Automata Package}
\acrodef{LIF}[LI\&F]{Linear Integrate \& Fire}
\acrodef{LSM}[LSM]{Liquid State Machine}
\acrodef{LTD}[LTD]{Long-Term Depression}
\acrodef{LTI}[LTI]{Linear Time-Invariant}
\acrodef{LTP}[LTP]{Long-Term Potentiation}
\acrodef{LTU}[LTU]{Linear Threshold Unit}
\acrodef{MCMC}{Markov Chain Monte Carlo}
\acrodef{NHML}[NHML]{Neuromorphic Hardware Mark-up Language}
\acrodef{NMDA}[NMDA]{NMDA}
\acrodef{NME}[NE]{Neuromorphic Engineering}
\acrodef{PCB}[PCB]{Printed Circuit Board}
\acrodef{PRC}[PRC]{Phase Response Curve}
\acrodef{PSC}[PSC]{Post-Synaptic Current}
\acrodef{PSP}[PSP]{Post--Synaptic Potential}
\acrodef{RI}[KL]{Kullback-Leibler}
\acrodef{RRAM}[RRAM]{Resistive Random-Access Memory}
\acrodef{RBM}[RBM]{Restricted Boltzmann Machine}
\acrodef{ROC}[ROC]{Receiver Operator Characteristic}
\acrodef{SAC}[SAC]{Selective Attention Chip}
\acrodef{SCD}[SCD]{Spike-Based Contrastive Divergence}
\acrodef{SCX}[SCX]{Silicon CorteX}
\acrodef{STDP}[STDP]{Spike Time Dependent Plasticity}
\acrodef{SW}[SW]{Software}
\acrodef{sWTA}[SWTA]{Soft Winner--Take--All}
\acrodef{VHDL}[VHDL]{VHSIC Hardware Description Language}
\acrodef{VLSI}[VLSI]{Very  Large  Scale  Integration}
\acrodef{WTA}[WTA]{Winner--Take--All}
\acrodef{XML}[XML]{eXtensible Mark-up Language}
