{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628732346080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628732346080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 22:39:05 2021 " "Processing started: Wed Aug 11 22:39:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628732346080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628732346080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628732346080 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628732346409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UnidadeFuncional.v(20) " "Verilog HDL information at UnidadeFuncional.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/UnidadeFuncional.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/UnidadeFuncional.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628732346448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/unidadefuncional.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/unidadefuncional.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeFuncional " "Found entity 1: UnidadeFuncional" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/UnidadeFuncional.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/UnidadeFuncional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/rsstore.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/rsstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSstore " "Found entity 1: RSstore" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSstore.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSstore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/rsload.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/rsload.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSload " "Found entity 1: RSload" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSload.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSload.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/rsadders.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/rsadders.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSadders " "Found entity 1: RSadders" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/regn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/regn.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/pratica3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/pratica3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica3 " "Found entity 1: pratica3" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/pratica3.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/pratica3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346463 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../QuartoPeriodo/LAOC2/pratica3/mux.v " "Entity \"mux\" obtained from \"../../../QuartoPeriodo/LAOC2/pratica3/mux.v\" instead of from Quartus II megafunction library" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1628732346465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/iq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 IQ " "Found entity 1: IQ" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/IQ.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/IQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/fpregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/fpregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPregisters " "Found entity 1: FPregisters" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/FPregisters.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/FPregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/documents/quartoperiodo/laoc2/pratica3/cdb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lucas/documents/quartoperiodo/laoc2/pratica3/cdb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/CDB.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/CDB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_3_tomasulo.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_3_tomasulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_3_tomasulo " "Found entity 1: pratica_3_tomasulo" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628732346476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628732346476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instOutEnable CDB.v(41) " "Verilog HDL Implicit Net warning at CDB.v(41): created implicit net for \"instOutEnable\"" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/CDB.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/CDB.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628732346476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica_3_tomasulo " "Elaborating entity \"pratica_3_tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628732346506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"CDB:cdb\"" {  } { { "pratica_3_tomasulo.v" "cdb" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628732346510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CDB:cdb\|mux:CDBmux " "Elaborating entity \"mux\" for hierarchy \"CDB:cdb\|mux:CDBmux\"" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/CDB.v" "CDBmux" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/CDB.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628732346513 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(8) " "Verilog HDL Case Statement warning at mux.v(8): incomplete case statement has no default case item" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1628732346514 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout mux.v(8) " "Verilog HDL Always Construct warning at mux.v(8): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628732346514 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[0\] mux.v(8) " "Inferred latch for \"Rout\[0\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[1\] mux.v(8) " "Inferred latch for \"Rout\[1\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[2\] mux.v(8) " "Inferred latch for \"Rout\[2\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[3\] mux.v(8) " "Inferred latch for \"Rout\[3\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[4\] mux.v(8) " "Inferred latch for \"Rout\[4\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[5\] mux.v(8) " "Inferred latch for \"Rout\[5\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[6\] mux.v(8) " "Inferred latch for \"Rout\[6\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[7\] mux.v(8) " "Inferred latch for \"Rout\[7\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[8\] mux.v(8) " "Inferred latch for \"Rout\[8\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[9\] mux.v(8) " "Inferred latch for \"Rout\[9\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[10\] mux.v(8) " "Inferred latch for \"Rout\[10\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[11\] mux.v(8) " "Inferred latch for \"Rout\[11\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[12\] mux.v(8) " "Inferred latch for \"Rout\[12\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346515 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[13\] mux.v(8) " "Inferred latch for \"Rout\[13\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346516 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[14\] mux.v(8) " "Inferred latch for \"Rout\[14\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346516 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[15\] mux.v(8) " "Inferred latch for \"Rout\[15\]\" at mux.v(8)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/mux.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/mux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628732346516 "|pratica_3_tomasulo|CDB:cdb|mux:CDBmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPregisters CDB:cdb\|FPregisters:fpreg " "Elaborating entity \"FPregisters\" for hierarchy \"CDB:cdb\|FPregisters:fpreg\"" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/CDB.v" "fpreg" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/CDB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628732346518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IQ CDB:cdb\|IQ:queue " "Elaborating entity \"IQ\" for hierarchy \"CDB:cdb\|IQ:queue\"" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/CDB.v" "queue" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/CDB.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628732346522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IQ.v(36) " "Verilog HDL assignment warning at IQ.v(36): truncated value with size 32 to match size of target (16)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/IQ.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/IQ.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628732346523 "|pratica_3_tomasulo|CDB:cdb|IQ:queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.data_a 0 IQ.v(5) " "Net \"PC1.data_a\" at IQ.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/IQ.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/IQ.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628732346523 "|pratica_3_tomasulo|CDB:cdb|IQ:queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.waddr_a 0 IQ.v(5) " "Net \"PC1.waddr_a\" at IQ.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/IQ.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/IQ.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628732346523 "|pratica_3_tomasulo|CDB:cdb|IQ:queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.we_a 0 IQ.v(5) " "Net \"PC1.we_a\" at IQ.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/IQ.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/IQ.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628732346524 "|pratica_3_tomasulo|CDB:cdb|IQ:queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSadders CDB:cdb\|RSadders:RSa1 " "Elaborating entity \"RSadders\" for hierarchy \"CDB:cdb\|RSadders:RSa1\"" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/CDB.v" "RSa1" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/CDB.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628732346525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(83) " "Verilog HDL assignment warning at RSadders.v(83): truncated value with size 32 to match size of target (3)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(89) " "Verilog HDL assignment warning at RSadders.v(89): truncated value with size 32 to match size of target (3)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(103) " "Verilog HDL assignment warning at RSadders.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(104) " "Verilog HDL assignment warning at RSadders.v(104): truncated value with size 32 to match size of target (3)" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Qj\[0\] 0 RSadders.v(10) " "Net \"Qj\[0\]\" at RSadders.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Qk\[0\] 0 RSadders.v(11) " "Net \"Qk\[0\]\" at RSadders.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OP\[0\] 0 RSadders.v(12) " "Net \"OP\[0\]\" at RSadders.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628732346531 "|pratica_3_tomasulo|CDB:cdb|RSadders:RSa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeFuncional CDB:cdb\|RSadders:RSa1\|UnidadeFuncional:UF " "Elaborating entity \"UnidadeFuncional\" for hierarchy \"CDB:cdb\|RSadders:RSa1\|UnidadeFuncional:UF\"" {  } { { "../../../QuartoPeriodo/LAOC2/pratica3/RSadders.v" "UF" { Text "C:/Users/lucas/Documents/QuartoPeriodo/LAOC2/pratica3/RSadders.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628732346536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.map.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628732346846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628732346920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628732346920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628732346944 "|pratica_3_tomasulo|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628732346944 "|pratica_3_tomasulo|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628732346944 "|pratica_3_tomasulo|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628732346944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628732346945 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628732346945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628732346945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628732346961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 22:39:06 2021 " "Processing ended: Wed Aug 11 22:39:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628732346961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628732346961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628732346961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628732346961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628732348015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628732348016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 22:39:07 2021 " "Processing started: Wed Aug 11 22:39:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628732348016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628732348016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628732348016 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628732348101 ""}
{ "Info" "0" "" "Project  = pratica_3_tomasulo" {  } {  } 0 0 "Project  = pratica_3_tomasulo" 0 0 "Fitter" 0 0 1628732348102 ""}
{ "Info" "0" "" "Revision = pratica_3_tomasulo" {  } {  } 0 0 "Revision = pratica_3_tomasulo" 0 0 "Fitter" 0 0 1628732348102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1628732348155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pratica_3_tomasulo EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"pratica_3_tomasulo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628732348160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628732348186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628732348186 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628732348239 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628732348252 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1628732348750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1628732348750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628732348750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1628732348752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1628732348752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1628732348752 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628732348752 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1628732348825 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1628732348825 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Run } } } { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1628732348825 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1628732348825 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica_3_tomasulo.sdc " "Synopsys Design Constraints File file not found: 'pratica_3_tomasulo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628732348925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1628732348925 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1628732348926 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1628732348927 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1628732348927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628732348928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628732348928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628732348928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628732348929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628732348929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628732348929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628732348929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628732348929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628732348929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1628732348929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628732348929 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1628732348930 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1628732348930 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1628732348930 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1628732348931 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1628732348931 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1628732348931 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628732348935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628732350420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628732350471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628732350477 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628732350619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628732350620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628732350663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1628732351219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628732351219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628732351288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1628732351289 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1628732351289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628732351289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1628732351295 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628732351296 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628732351353 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628732351358 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628732351418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628732351660 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1628732351723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.fit.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628732351823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628732351908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 22:39:11 2021 " "Processing ended: Wed Aug 11 22:39:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628732351908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628732351908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628732351908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628732351908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628732352926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628732352926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 22:39:12 2021 " "Processing started: Wed Aug 11 22:39:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628732352926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628732352926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628732352926 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1628732354016 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628732354057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628732354595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 22:39:14 2021 " "Processing ended: Wed Aug 11 22:39:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628732354595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628732354595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628732354595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628732354595 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628732355194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628732355652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628732355652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 22:39:15 2021 " "Processing started: Wed Aug 11 22:39:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628732355652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628732355652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_sta pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628732355652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1628732355744 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628732355888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1628732355918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1628732355918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica_3_tomasulo.sdc " "Synopsys Design Constraints File file not found: 'pratica_3_tomasulo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1628732355984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1628732355984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1628732355985 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1628732355985 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1628732355986 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1628732355991 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1628732355993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732355994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732355998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356006 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1628732356010 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1628732356011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1628732356016 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1628732356016 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1628732356016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1628732356025 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1628732356028 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1628732356038 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1628732356038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628732356066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 22:39:16 2021 " "Processing ended: Wed Aug 11 22:39:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628732356066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628732356066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628732356066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628732356066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628732356955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628732356955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 22:39:16 2021 " "Processing started: Wed Aug 11 22:39:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628732356955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628732356955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628732356956 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pratica_3_tomasulo.vo\", \"pratica_3_tomasulo_fast.vo pratica_3_tomasulo_v.sdo pratica_3_tomasulo_v_fast.sdo C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/simulation/modelsim/ simulation " "Generated files \"pratica_3_tomasulo.vo\", \"pratica_3_tomasulo_fast.vo\", \"pratica_3_tomasulo_v.sdo\" and \"pratica_3_tomasulo_v_fast.sdo\" in directory \"C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1628732357233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628732357326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 22:39:17 2021 " "Processing ended: Wed Aug 11 22:39:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628732357326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628732357326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628732357326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628732357326 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628732357896 ""}
