INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/Bert_layer
	Log files: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/Bert_layer
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo.compile_summary, at Thu Sep 14 11:32:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Sep 14 11:32:48 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/Bert_layer/v++_compile_Bert_layer_guidance.html', at Thu Sep 14 11:32:51 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'Bert_layer'

===>The following messages were generated while  performing high-level synthesis for kernel: Bert_layer Log file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer/Bert_layer/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'l_read_inp_id_l_read_inp_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_inp_id_l_read_inp_j'
INFO: [v++ 204-61] Pipelining loop 'l_read_buf1_i_l_read_buf1_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_buf1_i_l_read_buf1_j'
INFO: [v++ 204-61] Pipelining loop 'l_read_buf3_i_l_read_buf3_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_buf3_i_l_read_buf3_j'
INFO: [v++ 204-61] Pipelining loop 'l_read_buf5_i_l_read_buf5_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_buf5_i_l_read_buf5_j'
INFO: [v++ 204-61] Pipelining loop 'l_read_buf7_i_l_read_buf7_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_buf7_i_l_read_buf7_j'
INFO: [v++ 204-61] Pipelining loop 'l_read_buf9_i_l_read_buf9_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_buf9_i_l_read_buf9_j'
INFO: [v++ 204-61] Pipelining loop 'l_read_buf11_i_l_read_buf11_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_read_buf11_i_l_read_buf11_j'
INFO: [v++ 204-61] Pipelining function '__hls_fptosi_float_i8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function '__hls_fptosi_float_i8'
INFO: [v++ 204-61] Pipelining loop 'l_load_j'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_load_j'
INFO: [v++ 204-61] Pipelining loop 'l_j1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [v++ 204-61] Pipelining loop 'init_block_AB'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [v++ 204-61] Pipelining loop 'data_in_buffer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [v++ 204-61] Pipelining loop 'data_load_A'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 204-61] Pipelining loop 'PE_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] The II Violation in module 'K_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('K_10_addr_1_write_ln85', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572) of variable 'tmp_i', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572 on array 'K_10' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'K_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'K_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('K_10_addr_3_write_ln85', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572) of variable 'tmp_2286_i', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572 on array 'K_10' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'K_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'K_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('K_10_addr_5_write_ln85', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572) of variable 'tmp_2288_i', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572 on array 'K_10' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'K_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'K_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('K_10_addr_7_write_ln85', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572) of variable 'tmp_2290_i', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572 on array 'K_10' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'K_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'K_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('K_10_addr_13_write_ln85', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572) of variable 'tmp_2296_i', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:85->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:572 on array 'K_10' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'K_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'V_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('V_10_addr_1_write_ln100', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:100->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576) of variable 'data_pack.data', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:98->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576 on array 'V_10' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'V_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'V_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('V_10_addr_3_write_ln100', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:100->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576) of variable 'data_pack.data', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:98->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576 on array 'V_10' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'V_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'V_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('V_10_addr_5_write_ln100', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:100->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576) of variable 'data_pack.data', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:98->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576 on array 'V_10' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'V_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'V_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('V_10_addr_7_write_ln100', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:100->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576) of variable 'data_pack.data', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:98->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576 on array 'V_10' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'V_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'V_writer_1_Pipeline_l_write_j' (loop 'l_write_j'): Unable to schedule 'store' operation ('V_10_addr_13_write_ln100', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:100->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576) of variable 'tmp_30_i', /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:98->/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/kernel.cpp:576 on array 'V_10' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'V_10'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc40' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_16', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc40' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_18', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc40' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_20', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc40' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_22', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc40' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_28', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc43' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc43' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc43' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_5', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc43' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_7', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'init_block_AB_proc43' (loop 'init_block_AB'): Unable to schedule 'load' operation ('B_load_13', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'B' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 312.54 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/Bert_layer/system_estimate_Bert_layer.xtxt
INFO: [v++ 60-586] Created _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_pack_io_dataflow_512_sa_opt.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 16h 36m 14s
INFO: [v++ 60-1653] Closing dispatch client.
