#VERSION#
1.06
#CRITTUPLE#
1
4
0
1
2
3
#CRITTUPLE#
2
4
0
1
2
3
#CRITTRANSTUPLE#
<init_state>
0
1
9
0
0
0
1
0
3
1
1
1
2
2
0
2
2
3
0
3
3
#CRITTRANSTUPLE#
<init_state>
0
2
9
0
0
0
1
0
3
1
1
1
2
2
0
2
2
3
0
3
3
#CRITVALUETONAMETUPLE#
1
4
0
STATE_IDLE
1
STATE_WR
2
SIATE_RESP
3
STATE_RD
#CRITVALUETONAMETUPLE#
2
4
0
STATE_IDLE
1
STATE_WR
2
SIATE_RESP
3
STATE_RD
#SIGNALTUPLE#
1
42898
u_marb.u_axi2mem1.cur_state
1
0
<obsolete>
0
<reference>
0
<resetValue>

0

u

#SIGNALTUPLE#
2
40835
u_marb.u_axi2mem0.cur_state
1
0
<obsolete>
0
<reference>
0
<resetValue>

0

u

#SIGNALTUPLE#
3
44733
u_sram_0.data_out_pre
31
0
<obsolete>
0
<reference>
0
<resetValue>
32'hxxxxxxxx
1
clk
u

#SIGNALTUPLE#
4
44649
u_sram_0.CS
0
0
<obsolete>
0
<reference>
0
<resetValue>

1
clk
u

#SIGNALTUPLE#
5
45524
u_sram_1.data_out_pre
31
0
<obsolete>
0
<reference>
0
<resetValue>
32'hxxxxxxxx
1
clk
u

#SIGNALTUPLE#
6
45440
u_sram_1.CS
0
0
<obsolete>
0
<reference>
0
<resetValue>

1
clk
u

#SIGNALTUPLE#
7
5897
u_cpu_top.u_sync.rstn_async_d2
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
8
1000
u_cpu_top.if2id_pc[0]
31
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
9
18034
u_cpu_top.u_idu.u_rfu.u_sync.rstn_async_d2
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
10
8582
u_cpu_top.u_idu.u_rfu.gpr[31][0]
31
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#POITUPLE#
1
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
(u_marb.u_axi2mem1.cur_state == STATE_IDLE)
<signalCorrelation-vector>
1

0
0
1
1
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
37
47
88
88
#POITUPLE#
2
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
(u_marb.u_axi2mem1.cur_state == STATE_WR)
<signalCorrelation-vector>
1

0
0
1
2
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
37
45
87
87
#POITUPLE#
3
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
(u_marb.u_axi2mem1.cur_state == SIATE_RESP)
<signalCorrelation-vector>
1

0
0
1
3
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
55
65
91
91
#POITUPLE#
4
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
(u_marb.u_axi2mem1.cur_state == STATE_RD)
<signalCorrelation-vector>
1

0
0
1
4
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
37
45
86
86
#POITUPLE#
5
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
FSM_IS_LLCK (u_marb.u_axi2mem1.cur_state != STATE_IDLE)
<signalCorrelation-vector>
1

0
0
1
5
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
9
19
85
85
#POITUPLE#
6
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem1.cur_state == STATE_IDLE)
<signalCorrelation-vector>
1

0
0
1
6
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
9
19
85
85
#POITUPLE#
7
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem1.cur_state == STATE_WR)
<signalCorrelation-vector>
1

0
0
1
7
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
9
17
90
90
#POITUPLE#
8
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem1.cur_state == SIATE_RESP)
<signalCorrelation-vector>
1

0
0
1
8
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
9
19
93
93
#POITUPLE#
9
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
1
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem1.cur_state == STATE_RD)
<signalCorrelation-vector>
1

0
0
1
9
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem1
9
17
96
96
#POITUPLE#
10
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
(u_marb.u_axi2mem0.cur_state == STATE_IDLE)
<signalCorrelation-vector>
1

0
0
1
10
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
37
47
88
88
#POITUPLE#
11
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
(u_marb.u_axi2mem0.cur_state == STATE_WR)
<signalCorrelation-vector>
1

0
0
1
11
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
37
45
87
87
#POITUPLE#
12
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
(u_marb.u_axi2mem0.cur_state == SIATE_RESP)
<signalCorrelation-vector>
1

0
0
1
12
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
55
65
91
91
#POITUPLE#
13
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
(u_marb.u_axi2mem0.cur_state == STATE_RD)
<signalCorrelation-vector>
1

0
0
1
13
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
37
45
86
86
#POITUPLE#
14
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
FSM_IS_LLCK (u_marb.u_axi2mem0.cur_state != STATE_IDLE)
<signalCorrelation-vector>
1

0
0
1
14
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
9
19
85
85
#POITUPLE#
15
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem0.cur_state == STATE_IDLE)
<signalCorrelation-vector>
1

0
0
1
15
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
9
19
85
85
#POITUPLE#
16
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem0.cur_state == STATE_WR)
<signalCorrelation-vector>
1

0
0
1
16
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
9
17
90
90
#POITUPLE#
17
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem0.cur_state == SIATE_RESP)
<signalCorrelation-vector>
1

0
0
1
17
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
9
19
93
93
#POITUPLE#
18
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
2
14
2
fsm
FSM_IS_DLCK (u_marb.u_axi2mem0.cur_state == STATE_RD)
<signalCorrelation-vector>
1

0
0
1
18
0
0
0
../src/bus/axi2mem_bridge.sv
u_marb.u_axi2mem0
9
17
96
96
#POITUPLE#
19
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
clk
1
clock
1
2
3
4
5
32
u_sram_0.:pr_1
u_sram_0.:pr_3
u_sram_0.:pr_5
u_sram_0.:pr_7
u_sram_0.:pr_9
u_sram_0.:pr_11
u_sram_0.:pr_13
u_sram_0.:pr_15
u_sram_0.:pr_17
u_sram_0.:pr_19
u_sram_0.:pr_21
u_sram_0.:pr_23
u_sram_0.:pr_25
u_sram_0.:pr_27
u_sram_0.:pr_29
u_sram_0.:pr_31
u_sram_0.:pr_33
u_sram_0.:pr_35
u_sram_0.:pr_37
u_sram_0.:pr_39
u_sram_0.:pr_41
u_sram_0.:pr_43
u_sram_0.:pr_45
u_sram_0.:pr_47
u_sram_0.:pr_49
u_sram_0.:pr_51
u_sram_0.:pr_53
u_sram_0.:pr_55
u_sram_0.:pr_57
u_sram_0.:pr_59
u_sram_0.:pr_61
u_sram_0.:pr_63
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
../mdl/sram.sv
u_sram_0
14
26
11
11
#POITUPLE#
20
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
clk
1
clock
1
2
5
6
5
32
u_sram_1.:pr_1
u_sram_1.:pr_3
u_sram_1.:pr_5
u_sram_1.:pr_7
u_sram_1.:pr_9
u_sram_1.:pr_11
u_sram_1.:pr_13
u_sram_1.:pr_15
u_sram_1.:pr_17
u_sram_1.:pr_19
u_sram_1.:pr_21
u_sram_1.:pr_23
u_sram_1.:pr_25
u_sram_1.:pr_27
u_sram_1.:pr_29
u_sram_1.:pr_31
u_sram_1.:pr_33
u_sram_1.:pr_35
u_sram_1.:pr_37
u_sram_1.:pr_39
u_sram_1.:pr_41
u_sram_1.:pr_43
u_sram_1.:pr_45
u_sram_1.:pr_47
u_sram_1.:pr_49
u_sram_1.:pr_51
u_sram_1.:pr_53
u_sram_1.:pr_55
u_sram_1.:pr_57
u_sram_1.:pr_59
u_sram_1.:pr_61
u_sram_1.:pr_63
<signalCorrelation-vector>
0
0
0
1
20
0
0
0
../mdl/sram.sv
u_sram_1
14
26
11
11
#POITUPLE#
21
11
2
1
0
0
0
18
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
21
0
0
0
../src/cpu/util.sv
u_cpu_top.u_sync
1
1
17
17
#POITUPLE#
22
11
2
1
0
0
0
22
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_cpu_top.u_csr
<signalCorrelation-vector>
0
0
0
1
22
0
0
0
../src/cpu/csr.sv
u_cpu_top.u_csr
22
63
34
34
#POITUPLE#
23
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
23
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
1
8
6
41
#POITUPLE#
24
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
24
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
17
26
3
3
#POITUPLE#
25
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
25
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
17
27
45
45
#POITUPLE#
26
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
26
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
9
16
196
251
#POITUPLE#
27
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
27
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
21
24
198
198
#POITUPLE#
28
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
28
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
28
32
198
198
#POITUPLE#
29
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
29
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
36
42
198
198
#POITUPLE#
30
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
30
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
26
30
200
200
#POITUPLE#
31
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
31
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
26
32
202
202
#POITUPLE#
32
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_cpu_top.u_cpu_tracer
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
59
82
254
254
#POITUPLE#
33
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
9
16
281
371
#POITUPLE#
34
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_cpu_top.u_cpu_tracer
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
57
80
374
374
#POITUPLE#
35
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
35
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
21
24
393
393
#POITUPLE#
36
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
21
24
399
399
#POITUPLE#
37
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
21
25
405
405
#POITUPLE#
38
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
26
30
407
407
#POITUPLE#
39
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
21
25
413
413
#POITUPLE#
40
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
26
30
415
415
#POITUPLE#
41
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
41
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
13
55
432
432
#POITUPLE#
42
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
42
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
13
16
442
442
#POITUPLE#
43
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
../include/cpu_tracer_task.sv
u_cpu_top.u_cpu_tracer
17
25
66
66
#POITUPLE#
44
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
../mdl/cpu_tracer.sv
u_cpu_top.u_cpu_tracer
74
81
23
23
#POITUPLE#
45
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
45
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator
1
1
287
287
#POITUPLE#
46
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
1
1
8
8
#POITUPLE#
47
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
32
88
228
228
#POITUPLE#
48
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
32
88
228
228
#POITUPLE#
49
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
32
87
240
240
#POITUPLE#
50
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
32
87
240
240
#POITUPLE#
51
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
51
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
32
88
254
254
#POITUPLE#
52
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
32
88
254
254
#POITUPLE#
53
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
267
267
#POITUPLE#
54
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
268
268
#POITUPLE#
55
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
269
269
#POITUPLE#
56
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
271
271
#POITUPLE#
57
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
57
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
272
272
#POITUPLE#
58
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
273
273
#POITUPLE#
59
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
274
274
#POITUPLE#
60
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
u_marb.u_axi_2to2_biu.u_mux
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
../src/bus/axi_2to1_mux.sv
u_marb.u_axi_2to2_biu.u_mux
30
39
275
275
#POITUPLE#
61
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
61
0
0
0
../src/bus/axi_1to2_dec.sv
u_marb.u_axi_2to2_biu.u_dec.u_b_fifo
1
1
359
359
#POITUPLE#
62
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
62
0
0
0
../src/bus/axi_1to2_dec.sv
u_marb.u_axi_2to2_biu.u_dec.u_axi_dfslv
1
1
404
404
#POITUPLE#
63
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
63
0
0
0
../src/bus/axi_1to2_dec.sv
u_marb.u_axi_2to2_biu.u_dec.u_axi_dfslv
1
1
404
404
#POITUPLE#
64
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
64
0
0
0
../src/bus/axi_1to2_dec.sv
u_marb.u_axi_2to2_biu.u_dec
1
1
8
8
#POITUPLE#
65
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
../src/cpu/util.sv
u_mem_cg_0
1
1
1
1
#POITUPLE#
66
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
66
0
0
0
../src/cpu/util.sv
u_mem_cg_0
1
1
1
1
#POITUPLE#
67
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
67
0
0
0
../mdl/sram.sv
u_sram_0
40
45
14
14
#POITUPLE#
68
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
68
0
0
0
../mdl/sram.sv
u_sram_0
40
45
14
14
#POITUPLE#
69
11
2
1
0
0
0
26
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
69
0
0
0
../mdl/cpu_tracer.sv
u_cpu_top.u_cpu_tracer
1
4
15
17
#POITUPLE#
70
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
70
0
0
0
../mdl/sram.sv
u_sram_0
11
4
25
27
#POITUPLE#
71
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
72
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
73
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
74
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
74
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
75
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
75
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
76
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
77
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
77
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
78
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
79
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
79
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
80
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
80
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
81
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
82
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
82
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
83
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
83
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
84
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
84
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
85
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
86
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
86
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
87
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
87
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
88
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
89
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
89
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
90
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
91
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
92
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
93
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
94
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
95
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
96
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
97
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
98
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
99
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
100
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
101
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
102
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
../mdl/sram.sv
u_sram_0
8
20
14
14
#POITUPLE#
103
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
7
8
19
0
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
../src/cpu/util.sv
u_cpu_top
5
53
32
33
#POITUPLE#
104
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
19
0
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
../src/cpu/cpu_top.sv
u_cpu_top
1
4
281
292
#POITUPLE#
105
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
19
0
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
../src/cpu/cpu_top.sv
u_cpu_top
1
4
375
450
#POITUPLE#
106
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
19
0
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
../src/cpu/cpu_top.sv
u_cpu_top
1
4
509
551
#POITUPLE#
107
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
19
0
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
../src/cpu/cpu_top.sv
u_cpu_top
1
4
591
614
#POITUPLE#
108
11
2
1
0
0
0
27
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
9
10
19
0
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
../src/cpu/util.sv
u_cpu_top.u_idu.u_rfu
5
53
32
33
#POITUPLE#
109
11
2
1
0
0
0
27
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
19
0
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
../src/cpu/rfu.sv
u_cpu_top.u_idu.u_rfu
5
8
26
35
#PROPERTYTUPLE#
1
1
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_IDLE_prop_1
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem1.cur_state == STATE_IDLE)
0
#PROPERTYTUPLE#
2
2
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_WR_prop_2
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem1.cur_state == STATE_WR)
0
#PROPERTYTUPLE#
3
3
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_SIATE_RESP_prop_3
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem1.cur_state == SIATE_RESP)
0
#PROPERTYTUPLE#
4
4
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_RD_prop_4
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem1.cur_state == STATE_RD)
0
#PROPERTYTUPLE#
5
5
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_livelock_STATE_IDLE_prop_5
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_livelock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
6
6
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_IDLE_prop_6
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
7
7
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_WR_prop_7
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
8
8
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_SIATE_RESP_prop_8
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
9
9
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_RD_prop_9
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
10
10
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_IDLE_prop_10
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem0.cur_state == STATE_IDLE)
0
#PROPERTYTUPLE#
11
11
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_WR_prop_11
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem0.cur_state == STATE_WR)
0
#PROPERTYTUPLE#
12
12
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_SIATE_RESP_prop_12
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem0.cur_state == SIATE_RESP)
0
#PROPERTYTUPLE#
13
13
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_RD_prop_13
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(u_marb.u_axi2mem0.cur_state == STATE_RD)
0
#PROPERTYTUPLE#
14
14
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_livelock_STATE_IDLE_prop_14
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_livelock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
15
15
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_IDLE_prop_15
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
16
16
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_WR_prop_16
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
17
17
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_SIATE_RESP_prop_17
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
18
18
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_RD_prop_18
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
19
19
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
5
<fpv-status-info>
<SL_AUTO_FORMAL_BUS>
1
<SL_AUTO_FORMAL_BUS>
unprocessed
?

0
0
1
0



floating_bus_prop_19
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
!(!u_sram_0.CS)
0
#PROPERTYTUPLE#
20
20
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
5
<fpv-status-info>
<SL_AUTO_FORMAL_BUS>
1
<SL_AUTO_FORMAL_BUS>
unprocessed
?

0
0
1
0



floating_bus_prop_20
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
!(!u_sram_1.CS)
0
#MESSAGETUPLE#
0
21
21
FIL_MS_DUNM
Warning
"Module name 'resetn_synchronizer' differs from file name 'util.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
22
22
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_cpu_top.u_csr. LHS operand is 8 bits, RHS operand is 7 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
23
23
CAS_NR_DEFA
Warning
"The case items of the case statement in module/design-unit cpu_tracer cover all the numerical values of the case expression. The default clause is not required"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
24
24
FNC_NO_AVAC
Warning
"Function regs_name is not assigned a value in some of the branches of conditional statement(s)"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
25
25
FNC_NO_AVAC
Warning
"Function fence_flag is not assigned a value in some of the branches of conditional statement(s)"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
26
26
CAS_NR_DEFA
Warning
"The case items of the case statement in module/design-unit cpu_tracer cover all the numerical values of the case expression. The default clause is not required"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
27
27
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rd' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
28
28
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rs1' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
29
29
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'imm_i' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
30
30
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rs1' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
31
31
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'imm_i' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
32
32
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator bit-wise and in module/design-unit u_cpu_top.u_cpu_tracer. LHS operand '(imm_u >> 12)' is 32 bits, RHS operand '20'hfffff' is 20 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
33
33
CAS_NR_DEFA
Warning
"The case items of the case statement in module/design-unit cpu_tracer cover all the numerical values of the case expression. The default clause is not required"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
34
34
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator bit-wise and in module/design-unit u_cpu_top.u_cpu_tracer. LHS operand '(imm_u >> 12)' is 32 bits, RHS operand '20'hfffff' is 20 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
35
35
CND_NS_MBEX
Warning
"Expression in condition does not result in a single bit value in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
36
36
CND_NS_MBEX
Warning
"Expression in condition does not result in a single bit value in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
37
37
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rs1' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
38
38
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rs2' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
39
39
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rs1' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
40
40
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rs2' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
41
41
ARY_NR_LOPR
Warning
"Logical logical or operator applied to multi-bit operand 'imm_i' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
42
42
ARY_NR_LOPR
Warning
"Logical logical negation operator applied to multi-bit operand 'rd' in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
43
43
FNC_NO_AVAC
Warning
"Function inst_dec is not assigned a value in some of the branches of conditional statement(s)"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
44
44
CND_NS_MBEX
Warning
"Expression in condition does not result in a single bit value in module/design-unit cpu_tracer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
45
45
FIL_MS_DUNM
Warning
"Module name 'axi_arbitrator_2s' differs from file name 'axi_2to1_mux.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
46
46
FIL_NR_MMOD
Warning
"More than one design-unit definition in file '../src/bus/axi_2to1_mux.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
47
47
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'u_marb.u_axi_2to2_biu.u_mux'. Length of RHS is greater than LHS. LHS 'm_awid[0 +: 1]' (unsigned) - 1 bit(s), RHS '(m_awid[0 +: 1] | ({1{s_awready[i]}} & i))' (unsigned) - 32 bit(s). 31 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
48
48
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator bit-wise inclusive or in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand 'm_awid[0 +: 1]' is 1 bits, RHS operand '({1{s_awready[i]}} & i)' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
49
49
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'u_marb.u_axi_2to2_biu.u_mux'. Length of RHS is greater than LHS. LHS 'm_wid[0 +: 1]' (unsigned) - 1 bit(s), RHS '(m_wid[0 +: 1] | ({1{s_wready[i]}} & i))' (unsigned) - 32 bit(s). 31 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
50
50
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator bit-wise inclusive or in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand 'm_wid[0 +: 1]' is 1 bits, RHS operand '({1{s_wready[i]}} & i)' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
51
51
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'u_marb.u_axi_2to2_biu.u_mux'. Length of RHS is greater than LHS. LHS 'm_arid[0 +: 1]' (unsigned) - 1 bit(s), RHS '(m_arid[0 +: 1] | ({1{s_arready[i]}} & i))' (unsigned) - 32 bit(s). 31 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
52
52
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator bit-wise inclusive or in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand 'm_arid[0 +: 1]' is 1 bits, RHS operand '({1{s_arready[i]}} & i)' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
53
53
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
54
54
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
55
55
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
56
56
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
57
57
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
58
58
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
59
59
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
60
60
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit u_marb.u_axi_2to2_biu.u_mux. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
61
61
FIL_MS_DUNM
Warning
"Module name 'axi_dec_fifo' differs from file name 'axi_1to2_dec.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
62
62
FIL_NR_MMOD
Warning
"More than one design-unit definition in file '../src/bus/axi_1to2_dec.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
63
63
FIL_MS_DUNM
Warning
"Module name 'axi_dfslv' differs from file name 'axi_1to2_dec.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
64
64
FIL_NR_MMOD
Warning
"More than one design-unit definition in file '../src/bus/axi_1to2_dec.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
65
65
FIL_NR_MMOD
Warning
"More than one design-unit definition in file '../src/cpu/util.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
66
66
FIL_MS_DUNM
Warning
"Module name 'CG' differs from file name 'util.sv'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
67
67
MOD_NR_SYXZ
Warning
"Synthesizing 'x'/'z' values in module 'sram'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
68
68
CST_NR_MSBZ
Warning
"Extension of 'z' bits in a constant"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
69
69
MOD_NR_INIB
Warning
"Module 'cpu_tracer' has an initial block, which is being ignored"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
70
70
FLP_NO_ASRT
Warning
"Flip-flop 'DO' does not have any asynchronous set or reset"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
71
71
SIG_IS_INTB
Warning
"Signal 'data_out_pre[31]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
72
72
SIG_IS_INTB
Warning
"Signal 'data_out_pre[30]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
73
73
SIG_IS_INTB
Warning
"Signal 'data_out_pre[29]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
74
74
SIG_IS_INTB
Warning
"Signal 'data_out_pre[28]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
75
75
SIG_IS_INTB
Warning
"Signal 'data_out_pre[27]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
76
76
SIG_IS_INTB
Warning
"Signal 'data_out_pre[26]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
77
77
SIG_IS_INTB
Warning
"Signal 'data_out_pre[25]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
78
78
SIG_IS_INTB
Warning
"Signal 'data_out_pre[24]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
79
79
SIG_IS_INTB
Warning
"Signal 'data_out_pre[23]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
80
80
SIG_IS_INTB
Warning
"Signal 'data_out_pre[22]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
81
81
SIG_IS_INTB
Warning
"Signal 'data_out_pre[21]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
82
82
SIG_IS_INTB
Warning
"Signal 'data_out_pre[20]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
83
83
SIG_IS_INTB
Warning
"Signal 'data_out_pre[19]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
84
84
SIG_IS_INTB
Warning
"Signal 'data_out_pre[18]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
85
85
SIG_IS_INTB
Warning
"Signal 'data_out_pre[17]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
86
86
SIG_IS_INTB
Warning
"Signal 'data_out_pre[16]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
87
87
SIG_IS_INTB
Warning
"Signal 'data_out_pre[15]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
88
88
SIG_IS_INTB
Warning
"Signal 'data_out_pre[14]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
89
89
SIG_IS_INTB
Warning
"Signal 'data_out_pre[13]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
90
90
SIG_IS_INTB
Warning
"Signal 'data_out_pre[12]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
91
91
SIG_IS_INTB
Warning
"Signal 'data_out_pre[11]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
92
92
SIG_IS_INTB
Warning
"Signal 'data_out_pre[10]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
93
93
SIG_IS_INTB
Warning
"Signal 'data_out_pre[9]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
94
94
SIG_IS_INTB
Warning
"Signal 'data_out_pre[8]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
95
95
SIG_IS_INTB
Warning
"Signal 'data_out_pre[7]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
96
96
SIG_IS_INTB
Warning
"Signal 'data_out_pre[6]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
97
97
SIG_IS_INTB
Warning
"Signal 'data_out_pre[5]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
98
98
SIG_IS_INTB
Warning
"Signal 'data_out_pre[4]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
99
99
SIG_IS_INTB
Warning
"Signal 'data_out_pre[3]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
100
100
SIG_IS_INTB
Warning
"Signal 'data_out_pre[2]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
101
101
SIG_IS_INTB
Warning
"Signal 'data_out_pre[1]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
102
102
SIG_IS_INTB
Warning
"Signal 'data_out_pre[0]' defined in module/design-unit 'sram', is inferred as a tri-state buffer"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
103
103
RST_IS_DFLP
Warning
"Signal 'u_cpu_top.u_sync.rstn_async_d2' driving reset of flip-flop 'u_cpu_top.if2id_pc[0]' is generated from flip-flop"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
104
104
RST_NO_HGHI
Warning
"The reset generation logic for clock 'u_cpu_top.u_sync.rstn_async_d2' is not at the same or a higher hierarchical level as the module/design-unit to which the clock applies"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
105
105
RST_NO_HGHI
Warning
"The reset generation logic for clock 'u_cpu_top.u_sync.rstn_async_d2' is not at the same or a higher hierarchical level as the module/design-unit to which the clock applies"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
106
106
RST_NO_HGHI
Warning
"The reset generation logic for clock 'u_cpu_top.u_sync.rstn_async_d2' is not at the same or a higher hierarchical level as the module/design-unit to which the clock applies"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
107
107
RST_NO_HGHI
Warning
"The reset generation logic for clock 'u_cpu_top.u_sync.rstn_async_d2' is not at the same or a higher hierarchical level as the module/design-unit to which the clock applies"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
108
108
RST_IS_DFLP
Warning
"Signal 'u_cpu_top.u_idu.u_rfu.u_sync.rstn_async_d2' driving reset of flip-flop 'u_cpu_top.u_idu.u_rfu.gpr[31][0]' is generated from flip-flop"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
109
109
RST_NO_HGHI
Warning
"The reset generation logic for clock 'u_cpu_top.u_idu.u_rfu.u_sync.rstn_async_d2' is not at the same or a higher hierarchical level as the module/design-unit to which the clock applies"
0
<label>

<waivers>
0
0
1
#MODULETUPLE#
1
cpu_top
1
1
#MODULETUPLE#
2
marb
1
2
#MODULETUPLE#
3
CG
2
3
4
#MODULETUPLE#
4
sram
2
5
6
#MODULETUPLE#
5
mem2axi_bridge
2
7
8
#MODULETUPLE#
6
axi_2to2_biu
1
9
#MODULETUPLE#
7
axi2mem_bridge
2
10
11
#MODULETUPLE#
8
axi_2to1_mux
1
12
#MODULETUPLE#
9
axi_1to2_dec
1
13
#MODULETUPLE#
10
axi_dec_fifo
2
14
15
#MODULETUPLE#
11
axi_dfslv
1
16
#MODULETUPLE#
12
axi_arbitrator_2s
1
17
#MODULETUPLE#
13
resetn_synchronizer
2
18
29
#MODULETUPLE#
14
hzu
1
19
#MODULETUPLE#
15
ifu
1
20
#MODULETUPLE#
16
idu
1
21
#MODULETUPLE#
17
csr
1
22
#MODULETUPLE#
18
alu
1
23
#MODULETUPLE#
19
dpu
1
24
#MODULETUPLE#
20
pmu
1
25
#MODULETUPLE#
21
cpu_tracer
1
26
#MODULETUPLE#
22
rfu
1
27
#MODULETUPLE#
23
dec
1
28
#INSTANCETUPLE#
1
u_cpu_top
1
#INSTANCETUPLE#
2
u_marb
2
#INSTANCETUPLE#
3
u_mem_cg_0
3
#INSTANCETUPLE#
4
u_mem_cg_1
3
#INSTANCETUPLE#
5
u_sram_0
4
#INSTANCETUPLE#
6
u_sram_1
4
#INSTANCETUPLE#
7
u_marb.u_mem2axi0
5
#INSTANCETUPLE#
8
u_marb.u_mem2axi1
5
#INSTANCETUPLE#
9
u_marb.u_axi_2to2_biu
6
#INSTANCETUPLE#
10
u_marb.u_axi2mem0
7
#INSTANCETUPLE#
11
u_marb.u_axi2mem1
7
#INSTANCETUPLE#
12
u_marb.u_axi_2to2_biu.u_mux
8
#INSTANCETUPLE#
13
u_marb.u_axi_2to2_biu.u_dec
9
#INSTANCETUPLE#
14
u_marb.u_axi_2to2_biu.u_dec.u_b_fifo
10
#INSTANCETUPLE#
15
u_marb.u_axi_2to2_biu.u_dec.u_r_fifo
10
#INSTANCETUPLE#
16
u_marb.u_axi_2to2_biu.u_dec.u_axi_dfslv
11
#INSTANCETUPLE#
17
u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator
12
#INSTANCETUPLE#
18
u_cpu_top.u_sync
13
#INSTANCETUPLE#
19
u_cpu_top.u_hzu
14
#INSTANCETUPLE#
20
u_cpu_top.u_ifu
15
#INSTANCETUPLE#
21
u_cpu_top.u_idu
16
#INSTANCETUPLE#
22
u_cpu_top.u_csr
17
#INSTANCETUPLE#
23
u_cpu_top.u_alu
18
#INSTANCETUPLE#
24
u_cpu_top.u_dpu
19
#INSTANCETUPLE#
25
u_cpu_top.u_pmu
20
#INSTANCETUPLE#
26
u_cpu_top.u_cpu_tracer
21
#INSTANCETUPLE#
27
u_cpu_top.u_idu.u_rfu
22
#INSTANCETUPLE#
28
u_cpu_top.u_idu.u_dec
23
#INSTANCETUPLE#
29
u_cpu_top.u_idu.u_rfu.u_sync
13
#SCANHISTORYTUPLE#
0
0
0
<source-checksums>
0
<tag-category>
0
<tag-defenition>
19

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a 
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality. 

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus. 
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000: 
           next = 3'b001;
       3'b001: 
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010: 
               next = 3'b100;
       3'b011: 
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered. 
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c                
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits. 
   Remodel the design to avoid this violation.
FSM_IS_DLCK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LLCK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no 
   scenario where the mentioned source state will move to the first target state 
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00: 
            next = 2'b01;
           2'b01: 
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10: 
             next = 2'b11;
           2'b11: 
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00: 
             next = 2'b01;
           2'b01: 
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10: 
               next = 2'b11;
           2'b11: 
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable. 
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   
   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value. 
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'. 
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
19
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DLCK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_LIVELOCK
FSM_IS_LLCK
Livelock condition found (%d) in the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
cpu_wrap
<progress-events>
1
1634572800
1
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
2
AUTO_FORMAL_BUS
AUTO_FORMAL_FSM
<hal-category-is-enabled>
0
<candidate-merged-group>
106
$prop$../mdl/sram.sv1111
../mdl/sram.sv
11
11


2
2
19
20
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
$prop$BUS_IS_FLOT../mdl/sram.sv1111
../mdl/sram.sv
11
11
BUS_IS_FLOT

0
2
19
20
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
8
6
7
8
9
15
16
17
18
$prop$FSM_IS_LLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_LLCK

0
2
5
14
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
8
1
2
3
4
10
11
12
13
Warning$msg$../include/cpu_tracer_task.sv33
../include/cpu_tracer_task.sv
3
3

Warning
3
1
24
Warning$msg$../include/cpu_tracer_task.sv641
../include/cpu_tracer_task.sv
6
41

Warning
3
1
23
Warning$msg$../include/cpu_tracer_task.sv4545
../include/cpu_tracer_task.sv
45
45

Warning
3
1
25
Warning$msg$../include/cpu_tracer_task.sv6666
../include/cpu_tracer_task.sv
66
66

Warning
3
1
43
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
6
26
27
28
29
30
31
Warning$msg$../include/cpu_tracer_task.sv254254
../include/cpu_tracer_task.sv
254
254

Warning
3
1
32
Warning$msg$../include/cpu_tracer_task.sv281371
../include/cpu_tracer_task.sv
281
371

Warning
3
1
33
Warning$msg$../include/cpu_tracer_task.sv374374
../include/cpu_tracer_task.sv
374
374

Warning
3
1
34
Warning$msg$../include/cpu_tracer_task.sv393393
../include/cpu_tracer_task.sv
393
393

Warning
3
1
35
Warning$msg$../include/cpu_tracer_task.sv399399
../include/cpu_tracer_task.sv
399
399

Warning
3
1
36
Warning$msg$../include/cpu_tracer_task.sv405405
../include/cpu_tracer_task.sv
405
405

Warning
3
1
37
Warning$msg$../include/cpu_tracer_task.sv407407
../include/cpu_tracer_task.sv
407
407

Warning
3
1
38
Warning$msg$../include/cpu_tracer_task.sv413413
../include/cpu_tracer_task.sv
413
413

Warning
3
1
39
Warning$msg$../include/cpu_tracer_task.sv415415
../include/cpu_tracer_task.sv
415
415

Warning
3
1
40
Warning$msg$../include/cpu_tracer_task.sv432432
../include/cpu_tracer_task.sv
432
432

Warning
3
1
41
Warning$msg$../include/cpu_tracer_task.sv442442
../include/cpu_tracer_task.sv
442
442

Warning
3
1
42
Warning$msg$../mdl/cpu_tracer.sv1517
../mdl/cpu_tracer.sv
15
17

Warning
3
1
69
Warning$msg$../mdl/cpu_tracer.sv2323
../mdl/cpu_tracer.sv
23
23

Warning
3
1
44
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
34
67
68
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
Warning$msg$../mdl/sram.sv2527
../mdl/sram.sv
25
27

Warning
3
1
70
Warning$msg$../src/bus/axi_1to2_dec.sv88
../src/bus/axi_1to2_dec.sv
8
8

Warning
3
1
64
Warning$msg$../src/bus/axi_1to2_dec.sv359359
../src/bus/axi_1to2_dec.sv
359
359

Warning
3
1
61
Warning$msg$../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404

Warning
3
2
62
63
Warning$msg$../src/bus/axi_2to1_mux.sv88
../src/bus/axi_2to1_mux.sv
8
8

Warning
3
1
46
Warning$msg$../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228

Warning
3
2
47
48
Warning$msg$../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240

Warning
3
2
49
50
Warning$msg$../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254

Warning
3
2
51
52
Warning$msg$../src/bus/axi_2to1_mux.sv267267
../src/bus/axi_2to1_mux.sv
267
267

Warning
3
1
53
Warning$msg$../src/bus/axi_2to1_mux.sv268268
../src/bus/axi_2to1_mux.sv
268
268

Warning
3
1
54
Warning$msg$../src/bus/axi_2to1_mux.sv269269
../src/bus/axi_2to1_mux.sv
269
269

Warning
3
1
55
Warning$msg$../src/bus/axi_2to1_mux.sv271271
../src/bus/axi_2to1_mux.sv
271
271

Warning
3
1
56
Warning$msg$../src/bus/axi_2to1_mux.sv272272
../src/bus/axi_2to1_mux.sv
272
272

Warning
3
1
57
Warning$msg$../src/bus/axi_2to1_mux.sv273273
../src/bus/axi_2to1_mux.sv
273
273

Warning
3
1
58
Warning$msg$../src/bus/axi_2to1_mux.sv274274
../src/bus/axi_2to1_mux.sv
274
274

Warning
3
1
59
Warning$msg$../src/bus/axi_2to1_mux.sv275275
../src/bus/axi_2to1_mux.sv
275
275

Warning
3
1
60
Warning$msg$../src/bus/axi_2to1_mux.sv287287
../src/bus/axi_2to1_mux.sv
287
287

Warning
3
1
45
Warning$msg$../src/cpu/cpu_top.sv281292
../src/cpu/cpu_top.sv
281
292

Warning
3
1
104
Warning$msg$../src/cpu/cpu_top.sv375450
../src/cpu/cpu_top.sv
375
450

Warning
3
1
105
Warning$msg$../src/cpu/cpu_top.sv509551
../src/cpu/cpu_top.sv
509
551

Warning
3
1
106
Warning$msg$../src/cpu/cpu_top.sv591614
../src/cpu/cpu_top.sv
591
614

Warning
3
1
107
Warning$msg$../src/cpu/csr.sv3434
../src/cpu/csr.sv
34
34

Warning
3
1
22
Warning$msg$../src/cpu/rfu.sv2635
../src/cpu/rfu.sv
26
35

Warning
3
1
109
Warning$msg$../src/cpu/util.sv11
../src/cpu/util.sv
1
1

Warning
3
2
65
66
Warning$msg$../src/cpu/util.sv1717
../src/cpu/util.sv
17
17

Warning
3
1
21
Warning$msg$../src/cpu/util.sv3233
../src/cpu/util.sv
32
33

Warning
3
2
103
108
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv198198
../include/cpu_tracer_task.sv
198
198
ARY_NR_LOPR
Warning
1
3
27
28
29
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv200200
../include/cpu_tracer_task.sv
200
200
ARY_NR_LOPR
Warning
1
1
30
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv202202
../include/cpu_tracer_task.sv
202
202
ARY_NR_LOPR
Warning
1
1
31
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv405405
../include/cpu_tracer_task.sv
405
405
ARY_NR_LOPR
Warning
1
1
37
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv407407
../include/cpu_tracer_task.sv
407
407
ARY_NR_LOPR
Warning
1
1
38
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv413413
../include/cpu_tracer_task.sv
413
413
ARY_NR_LOPR
Warning
1
1
39
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv415415
../include/cpu_tracer_task.sv
415
415
ARY_NR_LOPR
Warning
1
1
40
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv432432
../include/cpu_tracer_task.sv
432
432
ARY_NR_LOPR
Warning
1
1
41
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv442442
../include/cpu_tracer_task.sv
442
442
ARY_NR_LOPR
Warning
1
1
42
Warning$msg$ASG_MS_RTRU../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228
ASG_MS_RTRU
Warning
1
1
47
Warning$msg$ASG_MS_RTRU../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240
ASG_MS_RTRU
Warning
1
1
49
Warning$msg$ASG_MS_RTRU../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254
ASG_MS_RTRU
Warning
1
1
51
Warning$msg$CAS_NR_DEFA../include/cpu_tracer_task.sv641
../include/cpu_tracer_task.sv
6
41
CAS_NR_DEFA
Warning
1
1
23
Warning$msg$CAS_NR_DEFA../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251
CAS_NR_DEFA
Warning
1
1
26
Warning$msg$CAS_NR_DEFA../include/cpu_tracer_task.sv281371
../include/cpu_tracer_task.sv
281
371
CAS_NR_DEFA
Warning
1
1
33
Warning$msg$CND_NS_MBEX../include/cpu_tracer_task.sv393393
../include/cpu_tracer_task.sv
393
393
CND_NS_MBEX
Warning
1
1
35
Warning$msg$CND_NS_MBEX../include/cpu_tracer_task.sv399399
../include/cpu_tracer_task.sv
399
399
CND_NS_MBEX
Warning
1
1
36
Warning$msg$CND_NS_MBEX../mdl/cpu_tracer.sv2323
../mdl/cpu_tracer.sv
23
23
CND_NS_MBEX
Warning
1
1
44
Warning$msg$CST_NR_MSBZ../mdl/sram.sv1414
../mdl/sram.sv
14
14
CST_NR_MSBZ
Warning
1
1
68
Warning$msg$FIL_MS_DUNM../src/bus/axi_1to2_dec.sv359359
../src/bus/axi_1to2_dec.sv
359
359
FIL_MS_DUNM
Warning
1
1
61
Warning$msg$FIL_MS_DUNM../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404
FIL_MS_DUNM
Warning
1
1
63
Warning$msg$FIL_MS_DUNM../src/bus/axi_2to1_mux.sv287287
../src/bus/axi_2to1_mux.sv
287
287
FIL_MS_DUNM
Warning
1
1
45
Warning$msg$FIL_MS_DUNM../src/cpu/util.sv11
../src/cpu/util.sv
1
1
FIL_MS_DUNM
Warning
1
1
66
Warning$msg$FIL_MS_DUNM../src/cpu/util.sv1717
../src/cpu/util.sv
17
17
FIL_MS_DUNM
Warning
1
1
21
Warning$msg$FIL_NR_MMOD../src/bus/axi_1to2_dec.sv88
../src/bus/axi_1to2_dec.sv
8
8
FIL_NR_MMOD
Warning
1
1
64
Warning$msg$FIL_NR_MMOD../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404
FIL_NR_MMOD
Warning
1
1
62
Warning$msg$FIL_NR_MMOD../src/bus/axi_2to1_mux.sv88
../src/bus/axi_2to1_mux.sv
8
8
FIL_NR_MMOD
Warning
1
1
46
Warning$msg$FIL_NR_MMOD../src/cpu/util.sv11
../src/cpu/util.sv
1
1
FIL_NR_MMOD
Warning
1
1
65
Warning$msg$FLP_NO_ASRT../mdl/sram.sv2527
../mdl/sram.sv
25
27
FLP_NO_ASRT
Warning
1
1
70
Warning$msg$FNC_NO_AVAC../include/cpu_tracer_task.sv33
../include/cpu_tracer_task.sv
3
3
FNC_NO_AVAC
Warning
1
1
24
Warning$msg$FNC_NO_AVAC../include/cpu_tracer_task.sv4545
../include/cpu_tracer_task.sv
45
45
FNC_NO_AVAC
Warning
1
1
25
Warning$msg$FNC_NO_AVAC../include/cpu_tracer_task.sv6666
../include/cpu_tracer_task.sv
66
66
FNC_NO_AVAC
Warning
1
1
43
Warning$msg$MOD_NR_INIB../mdl/cpu_tracer.sv1517
../mdl/cpu_tracer.sv
15
17
MOD_NR_INIB
Warning
1
1
69
Warning$msg$MOD_NR_SYXZ../mdl/sram.sv1414
../mdl/sram.sv
14
14
MOD_NR_SYXZ
Warning
1
1
67
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv267267
../src/bus/axi_2to1_mux.sv
267
267
OPR_NR_UCMP
Warning
1
1
53
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv268268
../src/bus/axi_2to1_mux.sv
268
268
OPR_NR_UCMP
Warning
1
1
54
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv269269
../src/bus/axi_2to1_mux.sv
269
269
OPR_NR_UCMP
Warning
1
1
55
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv271271
../src/bus/axi_2to1_mux.sv
271
271
OPR_NR_UCMP
Warning
1
1
56
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv272272
../src/bus/axi_2to1_mux.sv
272
272
OPR_NR_UCMP
Warning
1
1
57
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv273273
../src/bus/axi_2to1_mux.sv
273
273
OPR_NR_UCMP
Warning
1
1
58
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv274274
../src/bus/axi_2to1_mux.sv
274
274
OPR_NR_UCMP
Warning
1
1
59
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv275275
../src/bus/axi_2to1_mux.sv
275
275
OPR_NR_UCMP
Warning
1
1
60
Warning$msg$OPR_NR_UCMP../src/cpu/csr.sv3434
../src/cpu/csr.sv
34
34
OPR_NR_UCMP
Warning
1
1
22
Warning$msg$OPR_NR_UEOP../include/cpu_tracer_task.sv254254
../include/cpu_tracer_task.sv
254
254
OPR_NR_UEOP
Warning
1
1
32
Warning$msg$OPR_NR_UEOP../include/cpu_tracer_task.sv374374
../include/cpu_tracer_task.sv
374
374
OPR_NR_UEOP
Warning
1
1
34
Warning$msg$OPR_NR_UEOP../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228
OPR_NR_UEOP
Warning
1
1
48
Warning$msg$OPR_NR_UEOP../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240
OPR_NR_UEOP
Warning
1
1
50
Warning$msg$OPR_NR_UEOP../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254
OPR_NR_UEOP
Warning
1
1
52
Warning$msg$RST_IS_DFLP../src/cpu/util.sv3233
../src/cpu/util.sv
32
33
RST_IS_DFLP
Warning
1
2
103
108
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv281292
../src/cpu/cpu_top.sv
281
292
RST_NO_HGHI
Warning
1
1
104
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv375450
../src/cpu/cpu_top.sv
375
450
RST_NO_HGHI
Warning
1
1
105
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv509551
../src/cpu/cpu_top.sv
509
551
RST_NO_HGHI
Warning
1
1
106
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv591614
../src/cpu/cpu_top.sv
591
614
RST_NO_HGHI
Warning
1
1
107
Warning$msg$RST_NO_HGHI../src/cpu/rfu.sv2635
../src/cpu/rfu.sv
26
35
RST_NO_HGHI
Warning
1
1
109
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
32
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
<id-to-merged-signature>
218
1
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
1
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
2
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
2
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
3
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
3
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
4
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
4
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
5
0
$prop$FSM_IS_LLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_LLCK

0
5
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
6
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
6
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
7
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
7
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
8
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
8
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
9
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
9
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
10
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
10
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
11
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
11
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
12
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
12
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
13
0
$prop$FSM_NO_RCHB../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_NO_RCHB

0
13
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
14
0
$prop$FSM_IS_LLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_LLCK

0
14
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
15
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
15
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
16
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
16
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
17
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
17
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
18
0
$prop$FSM_IS_DLCK../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96
FSM_IS_DLCK

0
18
2
$prop$../src/bus/axi2mem_bridge.sv8596
../src/bus/axi2mem_bridge.sv
85
96


2
19
0
$prop$BUS_IS_FLOT../mdl/sram.sv1111
../mdl/sram.sv
11
11
BUS_IS_FLOT

0
19
2
$prop$../mdl/sram.sv1111
../mdl/sram.sv
11
11


2
20
0
$prop$BUS_IS_FLOT../mdl/sram.sv1111
../mdl/sram.sv
11
11
BUS_IS_FLOT

0
20
2
$prop$../mdl/sram.sv1111
../mdl/sram.sv
11
11


2
21
1
Warning$msg$FIL_MS_DUNM../src/cpu/util.sv1717
../src/cpu/util.sv
17
17
FIL_MS_DUNM
Warning
1
21
3
Warning$msg$../src/cpu/util.sv1717
../src/cpu/util.sv
17
17

Warning
3
22
1
Warning$msg$OPR_NR_UCMP../src/cpu/csr.sv3434
../src/cpu/csr.sv
34
34
OPR_NR_UCMP
Warning
1
22
3
Warning$msg$../src/cpu/csr.sv3434
../src/cpu/csr.sv
34
34

Warning
3
23
1
Warning$msg$CAS_NR_DEFA../include/cpu_tracer_task.sv641
../include/cpu_tracer_task.sv
6
41
CAS_NR_DEFA
Warning
1
23
3
Warning$msg$../include/cpu_tracer_task.sv641
../include/cpu_tracer_task.sv
6
41

Warning
3
24
1
Warning$msg$FNC_NO_AVAC../include/cpu_tracer_task.sv33
../include/cpu_tracer_task.sv
3
3
FNC_NO_AVAC
Warning
1
24
3
Warning$msg$../include/cpu_tracer_task.sv33
../include/cpu_tracer_task.sv
3
3

Warning
3
25
1
Warning$msg$FNC_NO_AVAC../include/cpu_tracer_task.sv4545
../include/cpu_tracer_task.sv
45
45
FNC_NO_AVAC
Warning
1
25
3
Warning$msg$../include/cpu_tracer_task.sv4545
../include/cpu_tracer_task.sv
45
45

Warning
3
26
1
Warning$msg$CAS_NR_DEFA../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251
CAS_NR_DEFA
Warning
1
26
3
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
27
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv198198
../include/cpu_tracer_task.sv
198
198
ARY_NR_LOPR
Warning
1
27
3
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
28
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv198198
../include/cpu_tracer_task.sv
198
198
ARY_NR_LOPR
Warning
1
28
3
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
29
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv198198
../include/cpu_tracer_task.sv
198
198
ARY_NR_LOPR
Warning
1
29
3
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
30
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv200200
../include/cpu_tracer_task.sv
200
200
ARY_NR_LOPR
Warning
1
30
3
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
31
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv202202
../include/cpu_tracer_task.sv
202
202
ARY_NR_LOPR
Warning
1
31
3
Warning$msg$../include/cpu_tracer_task.sv196251
../include/cpu_tracer_task.sv
196
251

Warning
3
32
1
Warning$msg$OPR_NR_UEOP../include/cpu_tracer_task.sv254254
../include/cpu_tracer_task.sv
254
254
OPR_NR_UEOP
Warning
1
32
3
Warning$msg$../include/cpu_tracer_task.sv254254
../include/cpu_tracer_task.sv
254
254

Warning
3
33
1
Warning$msg$CAS_NR_DEFA../include/cpu_tracer_task.sv281371
../include/cpu_tracer_task.sv
281
371
CAS_NR_DEFA
Warning
1
33
3
Warning$msg$../include/cpu_tracer_task.sv281371
../include/cpu_tracer_task.sv
281
371

Warning
3
34
1
Warning$msg$OPR_NR_UEOP../include/cpu_tracer_task.sv374374
../include/cpu_tracer_task.sv
374
374
OPR_NR_UEOP
Warning
1
34
3
Warning$msg$../include/cpu_tracer_task.sv374374
../include/cpu_tracer_task.sv
374
374

Warning
3
35
1
Warning$msg$CND_NS_MBEX../include/cpu_tracer_task.sv393393
../include/cpu_tracer_task.sv
393
393
CND_NS_MBEX
Warning
1
35
3
Warning$msg$../include/cpu_tracer_task.sv393393
../include/cpu_tracer_task.sv
393
393

Warning
3
36
1
Warning$msg$CND_NS_MBEX../include/cpu_tracer_task.sv399399
../include/cpu_tracer_task.sv
399
399
CND_NS_MBEX
Warning
1
36
3
Warning$msg$../include/cpu_tracer_task.sv399399
../include/cpu_tracer_task.sv
399
399

Warning
3
37
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv405405
../include/cpu_tracer_task.sv
405
405
ARY_NR_LOPR
Warning
1
37
3
Warning$msg$../include/cpu_tracer_task.sv405405
../include/cpu_tracer_task.sv
405
405

Warning
3
38
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv407407
../include/cpu_tracer_task.sv
407
407
ARY_NR_LOPR
Warning
1
38
3
Warning$msg$../include/cpu_tracer_task.sv407407
../include/cpu_tracer_task.sv
407
407

Warning
3
39
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv413413
../include/cpu_tracer_task.sv
413
413
ARY_NR_LOPR
Warning
1
39
3
Warning$msg$../include/cpu_tracer_task.sv413413
../include/cpu_tracer_task.sv
413
413

Warning
3
40
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv415415
../include/cpu_tracer_task.sv
415
415
ARY_NR_LOPR
Warning
1
40
3
Warning$msg$../include/cpu_tracer_task.sv415415
../include/cpu_tracer_task.sv
415
415

Warning
3
41
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv432432
../include/cpu_tracer_task.sv
432
432
ARY_NR_LOPR
Warning
1
41
3
Warning$msg$../include/cpu_tracer_task.sv432432
../include/cpu_tracer_task.sv
432
432

Warning
3
42
1
Warning$msg$ARY_NR_LOPR../include/cpu_tracer_task.sv442442
../include/cpu_tracer_task.sv
442
442
ARY_NR_LOPR
Warning
1
42
3
Warning$msg$../include/cpu_tracer_task.sv442442
../include/cpu_tracer_task.sv
442
442

Warning
3
43
1
Warning$msg$FNC_NO_AVAC../include/cpu_tracer_task.sv6666
../include/cpu_tracer_task.sv
66
66
FNC_NO_AVAC
Warning
1
43
3
Warning$msg$../include/cpu_tracer_task.sv6666
../include/cpu_tracer_task.sv
66
66

Warning
3
44
1
Warning$msg$CND_NS_MBEX../mdl/cpu_tracer.sv2323
../mdl/cpu_tracer.sv
23
23
CND_NS_MBEX
Warning
1
44
3
Warning$msg$../mdl/cpu_tracer.sv2323
../mdl/cpu_tracer.sv
23
23

Warning
3
45
1
Warning$msg$FIL_MS_DUNM../src/bus/axi_2to1_mux.sv287287
../src/bus/axi_2to1_mux.sv
287
287
FIL_MS_DUNM
Warning
1
45
3
Warning$msg$../src/bus/axi_2to1_mux.sv287287
../src/bus/axi_2to1_mux.sv
287
287

Warning
3
46
1
Warning$msg$FIL_NR_MMOD../src/bus/axi_2to1_mux.sv88
../src/bus/axi_2to1_mux.sv
8
8
FIL_NR_MMOD
Warning
1
46
3
Warning$msg$../src/bus/axi_2to1_mux.sv88
../src/bus/axi_2to1_mux.sv
8
8

Warning
3
47
1
Warning$msg$ASG_MS_RTRU../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228
ASG_MS_RTRU
Warning
1
47
3
Warning$msg$../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228

Warning
3
48
1
Warning$msg$OPR_NR_UEOP../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228
OPR_NR_UEOP
Warning
1
48
3
Warning$msg$../src/bus/axi_2to1_mux.sv228228
../src/bus/axi_2to1_mux.sv
228
228

Warning
3
49
1
Warning$msg$ASG_MS_RTRU../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240
ASG_MS_RTRU
Warning
1
49
3
Warning$msg$../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240

Warning
3
50
1
Warning$msg$OPR_NR_UEOP../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240
OPR_NR_UEOP
Warning
1
50
3
Warning$msg$../src/bus/axi_2to1_mux.sv240240
../src/bus/axi_2to1_mux.sv
240
240

Warning
3
51
1
Warning$msg$ASG_MS_RTRU../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254
ASG_MS_RTRU
Warning
1
51
3
Warning$msg$../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254

Warning
3
52
1
Warning$msg$OPR_NR_UEOP../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254
OPR_NR_UEOP
Warning
1
52
3
Warning$msg$../src/bus/axi_2to1_mux.sv254254
../src/bus/axi_2to1_mux.sv
254
254

Warning
3
53
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv267267
../src/bus/axi_2to1_mux.sv
267
267
OPR_NR_UCMP
Warning
1
53
3
Warning$msg$../src/bus/axi_2to1_mux.sv267267
../src/bus/axi_2to1_mux.sv
267
267

Warning
3
54
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv268268
../src/bus/axi_2to1_mux.sv
268
268
OPR_NR_UCMP
Warning
1
54
3
Warning$msg$../src/bus/axi_2to1_mux.sv268268
../src/bus/axi_2to1_mux.sv
268
268

Warning
3
55
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv269269
../src/bus/axi_2to1_mux.sv
269
269
OPR_NR_UCMP
Warning
1
55
3
Warning$msg$../src/bus/axi_2to1_mux.sv269269
../src/bus/axi_2to1_mux.sv
269
269

Warning
3
56
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv271271
../src/bus/axi_2to1_mux.sv
271
271
OPR_NR_UCMP
Warning
1
56
3
Warning$msg$../src/bus/axi_2to1_mux.sv271271
../src/bus/axi_2to1_mux.sv
271
271

Warning
3
57
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv272272
../src/bus/axi_2to1_mux.sv
272
272
OPR_NR_UCMP
Warning
1
57
3
Warning$msg$../src/bus/axi_2to1_mux.sv272272
../src/bus/axi_2to1_mux.sv
272
272

Warning
3
58
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv273273
../src/bus/axi_2to1_mux.sv
273
273
OPR_NR_UCMP
Warning
1
58
3
Warning$msg$../src/bus/axi_2to1_mux.sv273273
../src/bus/axi_2to1_mux.sv
273
273

Warning
3
59
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv274274
../src/bus/axi_2to1_mux.sv
274
274
OPR_NR_UCMP
Warning
1
59
3
Warning$msg$../src/bus/axi_2to1_mux.sv274274
../src/bus/axi_2to1_mux.sv
274
274

Warning
3
60
1
Warning$msg$OPR_NR_UCMP../src/bus/axi_2to1_mux.sv275275
../src/bus/axi_2to1_mux.sv
275
275
OPR_NR_UCMP
Warning
1
60
3
Warning$msg$../src/bus/axi_2to1_mux.sv275275
../src/bus/axi_2to1_mux.sv
275
275

Warning
3
61
1
Warning$msg$FIL_MS_DUNM../src/bus/axi_1to2_dec.sv359359
../src/bus/axi_1to2_dec.sv
359
359
FIL_MS_DUNM
Warning
1
61
3
Warning$msg$../src/bus/axi_1to2_dec.sv359359
../src/bus/axi_1to2_dec.sv
359
359

Warning
3
62
1
Warning$msg$FIL_NR_MMOD../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404
FIL_NR_MMOD
Warning
1
62
3
Warning$msg$../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404

Warning
3
63
1
Warning$msg$FIL_MS_DUNM../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404
FIL_MS_DUNM
Warning
1
63
3
Warning$msg$../src/bus/axi_1to2_dec.sv404404
../src/bus/axi_1to2_dec.sv
404
404

Warning
3
64
1
Warning$msg$FIL_NR_MMOD../src/bus/axi_1to2_dec.sv88
../src/bus/axi_1to2_dec.sv
8
8
FIL_NR_MMOD
Warning
1
64
3
Warning$msg$../src/bus/axi_1to2_dec.sv88
../src/bus/axi_1to2_dec.sv
8
8

Warning
3
65
1
Warning$msg$FIL_NR_MMOD../src/cpu/util.sv11
../src/cpu/util.sv
1
1
FIL_NR_MMOD
Warning
1
65
3
Warning$msg$../src/cpu/util.sv11
../src/cpu/util.sv
1
1

Warning
3
66
1
Warning$msg$FIL_MS_DUNM../src/cpu/util.sv11
../src/cpu/util.sv
1
1
FIL_MS_DUNM
Warning
1
66
3
Warning$msg$../src/cpu/util.sv11
../src/cpu/util.sv
1
1

Warning
3
67
1
Warning$msg$MOD_NR_SYXZ../mdl/sram.sv1414
../mdl/sram.sv
14
14
MOD_NR_SYXZ
Warning
1
67
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
68
1
Warning$msg$CST_NR_MSBZ../mdl/sram.sv1414
../mdl/sram.sv
14
14
CST_NR_MSBZ
Warning
1
68
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
69
1
Warning$msg$MOD_NR_INIB../mdl/cpu_tracer.sv1517
../mdl/cpu_tracer.sv
15
17
MOD_NR_INIB
Warning
1
69
3
Warning$msg$../mdl/cpu_tracer.sv1517
../mdl/cpu_tracer.sv
15
17

Warning
3
70
1
Warning$msg$FLP_NO_ASRT../mdl/sram.sv2527
../mdl/sram.sv
25
27
FLP_NO_ASRT
Warning
1
70
3
Warning$msg$../mdl/sram.sv2527
../mdl/sram.sv
25
27

Warning
3
71
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
71
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
72
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
72
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
73
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
73
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
74
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
74
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
75
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
75
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
76
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
76
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
77
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
77
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
78
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
78
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
79
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
79
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
80
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
80
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
81
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
81
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
82
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
82
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
83
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
83
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
84
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
84
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
85
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
85
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
86
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
86
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
87
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
87
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
88
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
88
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
89
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
89
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
90
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
90
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
91
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
91
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
92
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
92
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
93
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
93
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
94
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
94
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
95
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
95
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
96
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
96
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
97
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
97
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
98
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
98
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
99
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
99
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
100
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
100
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
101
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
101
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
102
1
Warning$msg$SIG_IS_INTB../mdl/sram.sv1414
../mdl/sram.sv
14
14
SIG_IS_INTB
Warning
1
102
3
Warning$msg$../mdl/sram.sv1414
../mdl/sram.sv
14
14

Warning
3
103
1
Warning$msg$RST_IS_DFLP../src/cpu/util.sv3233
../src/cpu/util.sv
32
33
RST_IS_DFLP
Warning
1
103
3
Warning$msg$../src/cpu/util.sv3233
../src/cpu/util.sv
32
33

Warning
3
104
1
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv281292
../src/cpu/cpu_top.sv
281
292
RST_NO_HGHI
Warning
1
104
3
Warning$msg$../src/cpu/cpu_top.sv281292
../src/cpu/cpu_top.sv
281
292

Warning
3
105
1
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv375450
../src/cpu/cpu_top.sv
375
450
RST_NO_HGHI
Warning
1
105
3
Warning$msg$../src/cpu/cpu_top.sv375450
../src/cpu/cpu_top.sv
375
450

Warning
3
106
1
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv509551
../src/cpu/cpu_top.sv
509
551
RST_NO_HGHI
Warning
1
106
3
Warning$msg$../src/cpu/cpu_top.sv509551
../src/cpu/cpu_top.sv
509
551

Warning
3
107
1
Warning$msg$RST_NO_HGHI../src/cpu/cpu_top.sv591614
../src/cpu/cpu_top.sv
591
614
RST_NO_HGHI
Warning
1
107
3
Warning$msg$../src/cpu/cpu_top.sv591614
../src/cpu/cpu_top.sv
591
614

Warning
3
108
1
Warning$msg$RST_IS_DFLP../src/cpu/util.sv3233
../src/cpu/util.sv
32
33
RST_IS_DFLP
Warning
1
108
3
Warning$msg$../src/cpu/util.sv3233
../src/cpu/util.sv
32
33

Warning
3
109
1
Warning$msg$RST_NO_HGHI../src/cpu/rfu.sv2635
../src/cpu/rfu.sv
26
35
RST_NO_HGHI
Warning
1
109
3
Warning$msg$../src/cpu/rfu.sv2635
../src/cpu/rfu.sv
26
35

Warning
3
<propertyId-to-fsmInfo>
8
1
0
1
STATE_IDLE
2
0
1
STATE_WR
3
0
1
SIATE_RESP
4
0
1
STATE_RD
10
0
1
STATE_IDLE
11
0
1
STATE_WR
12
0
1
SIATE_RESP
13
0
1
STATE_RD
<fsmName-to-idleState>
0
