#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov  3 23:20:10 2024
# Process ID: 2505479
# Current directory: /users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1
# Command line: vivado -log design_1_matmul_optimized_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matmul_optimized_0_0.tcl
# Log file: /users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/design_1_matmul_optimized_0_0.vds
# Journal file: /users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/vivado.jou
# Running On: bondi.eecs.uci.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 25, Host memory: 134526 MB
#-----------------------------------------------------------
source design_1_matmul_optimized_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.605 ; gain = 125.984 ; free physical = 36145 ; free virtual = 111020
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_matmul_optimized_0_0
Command: synth_design -top design_1_matmul_optimized_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2505534
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3367.945 ; gain = 251.832 ; free physical = 34620 ; free virtual = 109494
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_optimized_0_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/synth/design_1_matmul_optimized_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_A_local_RAM_AUTO_1R1W' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_A_local_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_A_local_RAM_AUTO_1R1W' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_A_local_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_flow_control_loop_pipe_sequential_init' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_flow_control_loop_pipe_sequential_init' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/ip/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/ip/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/ip/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/ip/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_ctrl_s_axi' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_ctrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_ctrl_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_ctrl_s_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_store' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_srl' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_srl' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_mem' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_mem' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_store' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_load' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_mem__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_mem__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_load' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_write' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_burst_converter' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_burst_converter' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_throttle' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized5' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized5' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized6' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_srl__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_fifo__parameterized6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_throttle' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_write' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_read' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi_read' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataA_m_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_store' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_srl' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_srl' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_mem' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_mem' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_store' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_load' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_mem__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_mem__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_load' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_write' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_burst_converter' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_burst_converter' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_throttle' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized5' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized5' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized6' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_srl__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_fifo__parameterized6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_throttle' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_write' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_read' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi_read' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataAB_m_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_store' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_srl' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_srl' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_mem' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_mem' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_store' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_load' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_mem__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_mem__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_load' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_write' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_burst_converter' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_burst_converter' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_throttle' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized5' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized5' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized6' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_srl__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_fifo__parameterized6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_throttle' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_write' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_read' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi_read' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized_dataB_m_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matmul_optimized' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_optimized_0_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/synth/design_1_matmul_optimized_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_ctrl_s_axi.v:303]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matmul_optimized_dataB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module matmul_optimized_dataB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module matmul_optimized_dataB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matmul_optimized_dataB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matmul_optimized_dataB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module matmul_optimized_dataB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module matmul_optimized_dataB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matmul_optimized_dataB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matmul_optimized_dataB_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matmul_optimized_dataB_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matmul_optimized_dataAB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module matmul_optimized_dataAB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module matmul_optimized_dataAB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matmul_optimized_dataAB_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matmul_optimized_dataAB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module matmul_optimized_dataAB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module matmul_optimized_dataAB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matmul_optimized_dataAB_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matmul_optimized_dataAB_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matmul_optimized_dataAB_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matmul_optimized_dataA_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module matmul_optimized_dataA_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module matmul_optimized_dataA_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matmul_optimized_dataA_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matmul_optimized_dataA_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module matmul_optimized_dataA_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module matmul_optimized_dataA_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matmul_optimized_dataA_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matmul_optimized_dataA_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matmul_optimized_dataA_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_AWREADY in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_ARREADY in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RVALID in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[31] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[30] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[29] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[28] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[27] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[26] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[25] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[24] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[23] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[22] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[21] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[20] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[19] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[18] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[17] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[16] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[15] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[14] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[13] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[12] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[11] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[10] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[9] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[8] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[7] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[6] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[5] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[4] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[3] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[2] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[1] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RDATA[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RLAST in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RID[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[8] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[7] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[6] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[5] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[4] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[3] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[2] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[1] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RFIFONUM[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RUSER[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RRESP[1] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_RRESP[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_BVALID in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_BRESP[1] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_BRESP[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_BID[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_dataAB_BUSER[0] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[61] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[60] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[59] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[58] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[57] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[56] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[55] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[54] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[53] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[52] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[51] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[50] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[49] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[48] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[47] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln47[46] in module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3582.820 ; gain = 466.707 ; free physical = 34468 ; free virtual = 109343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3582.820 ; gain = 466.707 ; free physical = 34493 ; free virtual = 109368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3582.820 ; gain = 466.707 ; free physical = 34493 ; free virtual = 109368
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3590.820 ; gain = 0.000 ; free physical = 34485 ; free virtual = 109362
INFO: [Netlist 29-17] Analyzing 1888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/constraints/matmul_optimized_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3784.445 ; gain = 24.781 ; free physical = 34312 ; free virtual = 109189
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/constraints/matmul_optimized_ooc.xdc] for cell 'inst'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3784.445 ; gain = 0.000 ; free physical = 34312 ; free virtual = 109188
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  FDE => FDRE: 176 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3795.352 ; gain = 10.906 ; free physical = 34297 ; free virtual = 109173
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3795.352 ; gain = 679.238 ; free physical = 34175 ; free virtual = 109041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3795.352 ; gain = 679.238 ; free physical = 34175 ; free virtual = 109041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3795.352 ; gain = 679.238 ; free physical = 34175 ; free virtual = 109042
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln25_reg_1076_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln25_reg_1076_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v:872]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln25_reg_1081_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v:859]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln25_reg_1081_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v:875]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter59_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2556]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter58_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2555]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter57_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2554]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter56_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2553]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter55_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2552]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter54_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2551]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter53_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2550]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter52_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2549]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter51_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2548]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter50_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2547]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter49_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2545]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter48_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2544]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter47_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2543]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter46_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2542]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter45_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2541]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter44_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2540]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter43_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2539]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter42_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2538]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter41_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2537]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter40_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2536]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter39_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2534]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter38_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2533]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter37_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2532]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter36_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2531]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter35_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2530]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter34_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2529]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter33_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2528]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter32_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2527]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter31_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2526]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter30_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2525]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter29_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2523]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter28_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2522]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2521]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2520]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter25_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2519]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter24_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2518]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter23_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2517]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter22_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2516]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter21_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2515]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter20_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2514]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2513]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2512]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2511]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2510]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2509]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2508]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2507]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2506]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2505]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2504]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2504]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2560]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2559]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2558]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2557]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2546]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2535]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2524]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2573]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_1105_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2581]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter67_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2499]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter66_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2498]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter65_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2497]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter64_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2496]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter63_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2495]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter62_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2494]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter61_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2493]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter60_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2492]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter59_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2490]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter58_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2489]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter57_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2488]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter56_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2487]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter55_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2486]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter54_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2485]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter53_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2484]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter52_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2483]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter51_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2482]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter50_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2481]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter49_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2479]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter48_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2478]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter47_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2477]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter46_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2476]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter45_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2475]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter44_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2474]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter43_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2473]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter42_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2472]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter41_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2471]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter40_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2470]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter39_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2468]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter38_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2467]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter37_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2466]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter36_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2465]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter35_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2464]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter34_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2463]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter33_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2462]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_1065_pp0_iter32_reg_reg' and it is trimmed from '5' to '4' bits. [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v:2461]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matmul_optimized_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matmul_optimized_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataA_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataAB_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataB_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "matmul_optimized_A_local_RAM_AUTO_1R1W:/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matmul_optimized_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matmul_optimized_ctrl_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataA_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataA_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataAB_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataAB_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataB_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matmul_optimized_dataB_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 3795.352 ; gain = 679.238 ; free physical = 34075 ; free virtual = 108947
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1:/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1:/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1:/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1:/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1:/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1:/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1:/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1:/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1:/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1:/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/A_local_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_3_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_4_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_5_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_6_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_7_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_8_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_9_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_10_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_11_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_12_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_13_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_14_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_15_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_3_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_4_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_5_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_6_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_7_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_8_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_9_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_10_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_11_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_12_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_13_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_14_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_15_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_3_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_4_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_5_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_6_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_7_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_8_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_9_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_10_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_11_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_12_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_13_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_14_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_15_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_3_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_4_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_5_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_6_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_7_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_8_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_9_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_10_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_11_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_12_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_13_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_14_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_local_15_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_3_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_4_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_5_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_6_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_7_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_8_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_9_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_10_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_11_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_12_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_13_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_14_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/B_local_15_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_1_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_2_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_3_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_4_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_5_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_6_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_7_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_8_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_9_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_10_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_11_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_12_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_13_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_14_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/AB_local_15_U/ram_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module matmul_optimized_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module matmul_optimized_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_optimized_dataB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_optimized_dataB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_optimized_dataB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_optimized_dataB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_optimized_dataAB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_optimized_dataAB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_optimized_dataA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_optimized_dataA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module matmul_optimized_dataA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module matmul_optimized_dataA_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 3795.352 ; gain = 679.238 ; free physical = 32618 ; free virtual = 107468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 4104.414 ; gain = 988.301 ; free physical = 32468 ; free virtual = 107319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 32335 ; free virtual = 107205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/dataB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataA_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31295 ; free virtual = 106165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31227 ; free virtual = 106097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31225 ; free virtual = 106095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31181 ; free virtual = 106051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31179 ; free virtual = 106049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:02:45 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31166 ; free virtual = 106035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:02:45 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31164 ; free virtual = 106034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_1385                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1341 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1325                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1275 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1258                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1208 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1191                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1141 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1124                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1074 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1057                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1007 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_990                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_940  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_923                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_873  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_856                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_806  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_789                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_739  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_722                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_672  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_655                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_605  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_588                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_538  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_521                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_471  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_454                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_404  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_357  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_358  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_355  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_338  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_339  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_336  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_319  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_320  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_317  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_300  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_301  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_298  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_281  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_282  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_279  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_262  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_263  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_260  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_243  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_244  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_241  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_224  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_225  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_222  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_205  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_206  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_203  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_186  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_187  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_184  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_167  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_168  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_165  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_148  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_149  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_146  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_129  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_130  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_127  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_110  | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_111  | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_108  | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_91   | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_92   | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_89   | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    87|
|2     |DSP48E1  |    80|
|3     |LUT1     |   101|
|4     |LUT2     |   701|
|5     |LUT3     |  2053|
|6     |LUT4     |  1783|
|7     |LUT5     |  1484|
|8     |LUT6     |  2523|
|9     |MUXCY    |  1184|
|10    |MUXF7    |    46|
|11    |RAM16X1S |  1536|
|12    |RAMB18E2 |     3|
|14    |SRL16E   |   444|
|15    |SRLC32E  |     3|
|16    |XORCY    |   400|
|17    |FDE      |   176|
|18    |FDRE     | 11821|
|19    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:02:45 . Memory (MB): peak = 4324.516 ; gain = 1208.402 ; free physical = 31164 ; free virtual = 106034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 147 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:02:29 . Memory (MB): peak = 4324.516 ; gain = 995.871 ; free physical = 31164 ; free virtual = 106034
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:02:45 . Memory (MB): peak = 4324.523 ; gain = 1208.402 ; free physical = 31164 ; free virtual = 106034
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4324.523 ; gain = 0.000 ; free physical = 31360 ; free virtual = 106232
INFO: [Netlist 29-17] Analyzing 3509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4356.531 ; gain = 0.000 ; free physical = 31358 ; free virtual = 106232
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2000 instances were transformed.
  (CARRY4) => CARRY8: 208 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  FDE => FDRE: 176 instances
  RAM16X1S => RAM32X1S (RAMS32): 1536 instances

Synth Design complete | Checksum: 154039dd
INFO: [Common 17-83] Releasing license: Synthesis
385 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 4356.531 ; gain = 2158.512 ; free physical = 31359 ; free virtual = 106233
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3855.817; main = 3486.947; forked = 369.630
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5305.012; main = 4356.535; forked = 980.492
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/design_1_matmul_optimized_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matmul_optimized_0_0, cache-ID = 4def807f27ea6bd8
INFO: [Coretcl 2-1174] Renamed 1577 cell refs.
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/design_1_matmul_optimized_0_0_synth_1/design_1_matmul_optimized_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matmul_optimized_0_0_utilization_synth.rpt -pb design_1_matmul_optimized_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 23:23:45 2024...
