: // Synopsys, Inc.
: //

: // Generated by: VCS Coverage Metrics Q-2020.03-SP2-6_Full64
: // User: team3_03
: // Date: Sat Oct 30 10:22:11 2021

: Disabling fsm sequence coverage for module testbench ... 
: Disabling fsm sequence coverage for module testbench.uut ... 
: Disabling fsm sequence coverage for module testbench.uut.flash_io_buf[0] ... 
: Disabling fsm sequence coverage for module testbench.uut.flash_io_buf[1] ... 
: Disabling fsm sequence coverage for module testbench.uut.flash_io_buf[2] ... 
: Disabling fsm sequence coverage for module testbench.uut.flash_io_buf[3] ... 
: Disabling fsm sequence coverage for module testbench.uut.soc ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.cpu ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.cpu.genblk1.pcpi_mul ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.cpu.genblk2.pcpi_div ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.spimemio ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.spimemio.xfer ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.simpleuart ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_picosoc.memory ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.seq ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.seq.u_Sequencer ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.code_mem ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.coeff_mem0 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.coeff_mem1 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_1 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_1.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_2 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_2.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_3 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_3.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_4 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_4.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_5 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_5.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_6 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_6.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_7 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_7.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_8 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_8.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_9 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_9.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_10 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_10.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_11 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_11.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_12 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_12.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_13 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_13.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_14 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_14.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_15 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_15.u_DW02_mult_4_stage ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[0] ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[0].u0_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[0].u1_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[1] ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[1].u0_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[1].u1_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[2] ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[2].u0_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[2].u1_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[3] ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[3].u0_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.uut.soc.u_top.mem.ram[3].u1_spsram8192161782 ... 
: Disabling fsm sequence coverage for module testbench.spiflash ... 
: Starting toggle coverage for module testbench
: Starting toggle coverage for module testbench.uut
: Starting toggle coverage for module testbench.uut.flash_io_buf[0]
: Starting toggle coverage for module testbench.uut.flash_io_buf[1]
: Starting toggle coverage for module testbench.uut.flash_io_buf[2]
: Starting toggle coverage for module testbench.uut.flash_io_buf[3]
: Starting toggle coverage for module testbench.uut.soc
: Starting toggle coverage for module testbench.uut.soc.u_picosoc
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.cpu
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.cpu.genblk1.pcpi_mul
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.cpu.genblk2.pcpi_div
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.spimemio
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.spimemio.xfer
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.simpleuart
: Starting toggle coverage for module testbench.uut.soc.u_picosoc.memory
: Starting toggle coverage for module testbench.uut.soc.u_top
: Starting toggle coverage for module testbench.uut.soc.u_top.seq
: Starting toggle coverage for module testbench.uut.soc.u_top.seq.u_Sequencer
: Starting toggle coverage for module testbench.uut.soc.u_top.comp
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.code_mem
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.coeff_mem0
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.coeff_mem1
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_1
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_2
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_3
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_4
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_5
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_6
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_7
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_8
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_9
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_10
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_11
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_12
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_13
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_14
: Starting toggle coverage for module testbench.uut.soc.u_top.comp.u_Compute.Mul8X8_15
: Starting toggle coverage for module testbench.uut.soc.u_top.mem
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[0]
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[0].u0_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[0].u1_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[1]
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[1].u0_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[1].u1_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[2]
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[2].u0_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[2].u1_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[3]
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[3].u0_spsram8192161782
: Starting toggle coverage for module testbench.uut.soc.u_top.mem.ram[3].u1_spsram8192161782
: Starting toggle coverage for module testbench.spiflash
: Reporting line coverage at the end of simulation ...
: End of Line Coverage ...
: Reporting condition coverage at the end of simulation ...
: End of Condition Coverage ...
