{
  "design": {
    "design_info": {
      "boundary_crc": "0x93EF8814DF91964F",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../Zynq_Testing.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ConstantIP_0": "",
      "ConstantIP_1": "",
      "ConstantIP_3": "",
      "NCO_0": ""
    },
    "ports": {
      "clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Data": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ConstantIP_0": {
        "vlnv": "xilinx.com:module_ref:ConstantIP:1.0",
        "xci_name": "system_ConstantIP_0_0",
        "xci_path": "ip\\system_ConstantIP_0_0\\system_ConstantIP_0_0.xci",
        "inst_hier_path": "ConstantIP_0",
        "parameters": {
          "OutputConstant": {
            "value": "150000000"
          },
          "OutputSize": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ConstantIP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ConstantIP_1": {
        "vlnv": "xilinx.com:module_ref:ConstantIP:1.0",
        "xci_name": "system_ConstantIP_1_0",
        "xci_path": "ip\\system_ConstantIP_1_0\\system_ConstantIP_1_0.xci",
        "inst_hier_path": "ConstantIP_1",
        "parameters": {
          "OutputSize": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ConstantIP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ConstantIP_3": {
        "vlnv": "xilinx.com:module_ref:ConstantIP:1.0",
        "xci_name": "system_ConstantIP_3_0",
        "xci_path": "ip\\system_ConstantIP_3_0\\system_ConstantIP_3_0.xci",
        "inst_hier_path": "ConstantIP_3",
        "parameters": {
          "OutputSize": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ConstantIP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "NCO_0": {
        "vlnv": "xilinx.com:module_ref:NCO:1.0",
        "xci_name": "system_NCO_0_1",
        "xci_path": "ip\\system_NCO_0_1\\system_NCO_0_1.xci",
        "inst_hier_path": "NCO_0",
        "parameters": {
          "ADC_SIZE": {
            "value": "32"
          },
          "ROM_Size": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NCO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Frequency": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PhaseOffset": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_clock",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ConstantIP_0_D": {
        "ports": [
          "ConstantIP_0/D",
          "NCO_0/Frequency"
        ]
      },
      "ConstantIP_1_D": {
        "ports": [
          "ConstantIP_1/D",
          "NCO_0/PhaseOffset"
        ]
      },
      "NCO_0_Dout": {
        "ports": [
          "NCO_0/Dout",
          "Data"
        ]
      },
      "Net": {
        "ports": [
          "ConstantIP_3/D",
          "NCO_0/rst"
        ]
      },
      "clock_1": {
        "ports": [
          "clock",
          "NCO_0/clock"
        ]
      }
    }
  }
}