read design test1.v -Verilog -Golden   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
read library -Both -Replace  -sensitive    -Verilog cadlib.v -nooptimize   
read design test1out.v -Verilog -Revised   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
set system mode lec
add compared points -all
compare
exit -f
