
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ac  00800100  00001fdc  00002070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001fdc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000313  008001ac  008001ac  0000211c  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  0000211c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e7  00000000  00000000  0000286c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  00002958  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003bc5  00000000  00000000  00002b98  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e73  00000000  00000000  0000675d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000016d3  00000000  00000000  000075d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009e8  00000000  00000000  00008ca4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000010f4  00000000  00000000  0000968c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002246  00000000  00000000  0000a780  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  0000c9c6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 34 02 	jmp	0x468	; 0x468 <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 da 01 	jmp	0x3b4	; 0x3b4 <__vector_9>
      28:	0c 94 90 01 	jmp	0x320	; 0x320 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 ff 01 	jmp	0x3fe	; 0x3fe <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	ec ed       	ldi	r30, 0xDC	; 220
      78:	ff e1       	ldi	r31, 0x1F	; 31
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ac 3a       	cpi	r26, 0xAC	; 172
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	14 e0       	ldi	r17, 0x04	; 4
      88:	ac ea       	ldi	r26, 0xAC	; 172
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	af 3b       	cpi	r26, 0xBF	; 191
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 3e 02 	call	0x47c	; 0x47c <main>
      9a:	0c 94 ec 0f 	jmp	0x1fd8	; 0x1fd8 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     120:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     122:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     124:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     126:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     128:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     12a:	8c 91       	ld	r24, X
     12c:	82 b9       	out	0x02, r24	; 2
     12e:	8d e0       	ldi	r24, 0x0D	; 13
     130:	8a 95       	dec	r24
     132:	f1 f7       	brne	.-4      	; 0x130 <set_control_voltage+0x10>
     134:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     136:	ea ed       	ldi	r30, 0xDA	; 218
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	40 81       	ld	r20, Z
     13c:	21 e0       	ldi	r18, 0x01	; 1
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	c9 01       	movw	r24, r18
     142:	11 96       	adiw	r26, 0x01	; 1
     144:	0c 90       	ld	r0, X
     146:	11 97       	sbiw	r26, 0x01	; 1
     148:	02 c0       	rjmp	.+4      	; 0x14e <set_control_voltage+0x2e>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	0a 94       	dec	r0
     150:	e2 f7       	brpl	.-8      	; 0x14a <set_control_voltage+0x2a>
     152:	84 2b       	or	r24, r20
     154:	80 83       	st	Z, r24
     156:	82 e4       	ldi	r24, 0x42	; 66
     158:	8a 95       	dec	r24
     15a:	f1 f7       	brne	.-4      	; 0x158 <set_control_voltage+0x38>
     15c:	00 c0       	rjmp	.+0      	; 0x15e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     15e:	80 81       	ld	r24, Z
     160:	11 96       	adiw	r26, 0x01	; 1
     162:	0c 90       	ld	r0, X
     164:	11 97       	sbiw	r26, 0x01	; 1
     166:	02 c0       	rjmp	.+4      	; 0x16c <set_control_voltage+0x4c>
     168:	22 0f       	add	r18, r18
     16a:	33 1f       	adc	r19, r19
     16c:	0a 94       	dec	r0
     16e:	e2 f7       	brpl	.-8      	; 0x168 <set_control_voltage+0x48>
     170:	20 95       	com	r18
     172:	28 23       	and	r18, r24
     174:	20 83       	st	Z, r18
	
}	
     176:	08 95       	ret

00000178 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     178:	83 b3       	in	r24, 0x13	; 19
     17a:	83 60       	ori	r24, 0x03	; 3
     17c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     182:	97 b1       	in	r25, 0x07	; 7
     184:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     186:	e9 ed       	ldi	r30, 0xD9	; 217
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	80 81       	ld	r24, Z
     18c:	8f 60       	ori	r24, 0x0F	; 15
     18e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     190:	ea ed       	ldi	r30, 0xDA	; 218
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	80 7f       	andi	r24, 0xF0	; 240
     198:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     19a:	84 b3       	in	r24, 0x14	; 20
     19c:	83 60       	ori	r24, 0x03	; 3
     19e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     1a0:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     1a2:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     1a4:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1a6:	a0 9a       	sbi	0x14, 0	; 20
}
     1a8:	08 95       	ret

000001aa <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1aa:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1ac:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1ae:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1b0:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     1b2:	62 b9       	out	0x02, r22	; 2
     1b4:	2d e0       	ldi	r18, 0x0D	; 13
     1b6:	2a 95       	dec	r18
     1b8:	f1 f7       	brne	.-4      	; 0x1b6 <set_dac+0xc>
     1ba:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     1bc:	ea ed       	ldi	r30, 0xDA	; 218
     1be:	f0 e0       	ldi	r31, 0x00	; 0
     1c0:	40 81       	ld	r20, Z
     1c2:	21 e0       	ldi	r18, 0x01	; 1
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	b9 01       	movw	r22, r18
     1c8:	02 c0       	rjmp	.+4      	; 0x1ce <set_dac+0x24>
     1ca:	66 0f       	add	r22, r22
     1cc:	77 1f       	adc	r23, r23
     1ce:	8a 95       	dec	r24
     1d0:	e2 f7       	brpl	.-8      	; 0x1ca <set_dac+0x20>
     1d2:	cb 01       	movw	r24, r22
     1d4:	94 2f       	mov	r25, r20
     1d6:	98 2b       	or	r25, r24
     1d8:	90 83       	st	Z, r25
     1da:	72 e4       	ldi	r23, 0x42	; 66
     1dc:	7a 95       	dec	r23
     1de:	f1 f7       	brne	.-4      	; 0x1dc <set_dac+0x32>
     1e0:	00 c0       	rjmp	.+0      	; 0x1e2 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     1e2:	90 81       	ld	r25, Z
     1e4:	80 95       	com	r24
     1e6:	89 23       	and	r24, r25
     1e8:	80 83       	st	Z, r24
	
}
     1ea:	08 95       	ret

000001ec <display_dec>:
#include "display_map.h"

volatile uint8_t place = 0;

void display_dec(uint16_t number, uint8_t digit)
{
     1ec:	cf 93       	push	r28
     1ee:	df 93       	push	r29
     1f0:	cd b7       	in	r28, 0x3d	; 61
     1f2:	de b7       	in	r29, 0x3e	; 62
     1f4:	2a 97       	sbiw	r28, 0x0a	; 10
     1f6:	0f b6       	in	r0, 0x3f	; 63
     1f8:	f8 94       	cli
     1fa:	de bf       	out	0x3e, r29	; 62
     1fc:	0f be       	out	0x3f, r0	; 63
     1fe:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     200:	de 01       	movw	r26, r28
     202:	11 96       	adiw	r26, 0x01	; 1
     204:	ee e3       	ldi	r30, 0x3E	; 62
     206:	f1 e0       	ldi	r31, 0x01	; 1
     208:	3a e0       	ldi	r19, 0x0A	; 10
     20a:	01 90       	ld	r0, Z+
     20c:	0d 92       	st	X+, r0
     20e:	31 50       	subi	r19, 0x01	; 1
     210:	e1 f7       	brne	.-8      	; 0x20a <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     212:	3f ef       	ldi	r19, 0xFF	; 255
     214:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     216:	ea ed       	ldi	r30, 0xDA	; 218
     218:	f0 e0       	ldi	r31, 0x00	; 0
     21a:	30 81       	ld	r19, Z
     21c:	30 61       	ori	r19, 0x10	; 16
     21e:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     220:	30 81       	ld	r19, Z
     222:	3f 7e       	andi	r19, 0xEF	; 239
     224:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     226:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     228:	30 81       	ld	r19, Z
     22a:	30 62       	ori	r19, 0x20	; 32
     22c:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     22e:	30 81       	ld	r19, Z
     230:	3f 7d       	andi	r19, 0xDF	; 223
     232:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     234:	62 30       	cpi	r22, 0x02	; 2
     236:	f9 f0       	breq	.+62     	; 0x276 <display_dec+0x8a>
     238:	63 30       	cpi	r22, 0x03	; 3
     23a:	18 f4       	brcc	.+6      	; 0x242 <display_dec+0x56>
     23c:	61 30       	cpi	r22, 0x01	; 1
     23e:	a1 f5       	brne	.+104    	; 0x2a8 <display_dec+0xbc>
     240:	0d c0       	rjmp	.+26     	; 0x25c <display_dec+0x70>
     242:	64 30       	cpi	r22, 0x04	; 4
     244:	29 f1       	breq	.+74     	; 0x290 <display_dec+0xa4>
     246:	68 30       	cpi	r22, 0x08	; 8
     248:	79 f5       	brne	.+94     	; 0x2a8 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     24a:	6a e0       	ldi	r22, 0x0A	; 10
     24c:	70 e0       	ldi	r23, 0x00	; 0
     24e:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     252:	fe 01       	movw	r30, r28
     254:	e8 0f       	add	r30, r24
     256:	f9 1f       	adc	r31, r25
     258:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     25a:	26 c0       	rjmp	.+76     	; 0x2a8 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     25c:	64 e6       	ldi	r22, 0x64	; 100
     25e:	70 e0       	ldi	r23, 0x00	; 0
     260:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     264:	6a e0       	ldi	r22, 0x0A	; 10
     266:	70 e0       	ldi	r23, 0x00	; 0
     268:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     26c:	fe 01       	movw	r30, r28
     26e:	e6 0f       	add	r30, r22
     270:	f7 1f       	adc	r31, r23
     272:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     274:	19 c0       	rjmp	.+50     	; 0x2a8 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     276:	68 ee       	ldi	r22, 0xE8	; 232
     278:	73 e0       	ldi	r23, 0x03	; 3
     27a:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     27e:	64 e6       	ldi	r22, 0x64	; 100
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     286:	fe 01       	movw	r30, r28
     288:	e6 0f       	add	r30, r22
     28a:	f7 1f       	adc	r31, r23
     28c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     28e:	0c c0       	rjmp	.+24     	; 0x2a8 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     290:	60 e1       	ldi	r22, 0x10	; 16
     292:	77 e2       	ldi	r23, 0x27	; 39
     294:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     298:	68 ee       	ldi	r22, 0xE8	; 232
     29a:	73 e0       	ldi	r23, 0x03	; 3
     29c:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
     2a0:	fe 01       	movw	r30, r28
     2a2:	e6 0f       	add	r30, r22
     2a4:	f7 1f       	adc	r31, r23
     2a6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     2a8:	20 95       	com	r18
     2aa:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2ac:	ea ed       	ldi	r30, 0xDA	; 218
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	80 61       	ori	r24, 0x10	; 16
     2b4:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2b6:	80 81       	ld	r24, Z
     2b8:	8f 7e       	andi	r24, 0xEF	; 239
     2ba:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     2bc:	2a 96       	adiw	r28, 0x0a	; 10
     2be:	0f b6       	in	r0, 0x3f	; 63
     2c0:	f8 94       	cli
     2c2:	de bf       	out	0x3e, r29	; 62
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	cd bf       	out	0x3d, r28	; 61
     2c8:	df 91       	pop	r29
     2ca:	cf 91       	pop	r28
     2cc:	08 95       	ret

000002ce <update_display>:

void update_display(uint16_t number, uint8_t type) {
     2ce:	cf 93       	push	r28
     2d0:	df 93       	push	r29
     2d2:	00 d0       	rcall	.+0      	; 0x2d4 <update_display+0x6>
     2d4:	00 d0       	rcall	.+0      	; 0x2d6 <update_display+0x8>
     2d6:	cd b7       	in	r28, 0x3d	; 61
     2d8:	de b7       	in	r29, 0x3e	; 62

	uint8_t digit[] = {
     2da:	28 e0       	ldi	r18, 0x08	; 8
     2dc:	29 83       	std	Y+1, r18	; 0x01
     2de:	21 e0       	ldi	r18, 0x01	; 1
     2e0:	2a 83       	std	Y+2, r18	; 0x02
     2e2:	22 e0       	ldi	r18, 0x02	; 2
     2e4:	2b 83       	std	Y+3, r18	; 0x03
     2e6:	24 e0       	ldi	r18, 0x04	; 4
     2e8:	2c 83       	std	Y+4, r18	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	if (type == DEC) {
     2ea:	66 23       	and	r22, r22
     2ec:	91 f4       	brne	.+36     	; 0x312 <update_display+0x44>

		
			
		display_dec(number, digit[place]);
     2ee:	20 91 b0 01 	lds	r18, 0x01B0
     2f2:	fe 01       	movw	r30, r28
     2f4:	e2 0f       	add	r30, r18
     2f6:	f1 1d       	adc	r31, r1
     2f8:	61 81       	ldd	r22, Z+1	; 0x01
     2fa:	0e 94 f6 00 	call	0x1ec	; 0x1ec <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     2fe:	80 91 b0 01 	lds	r24, 0x01B0
     302:	98 2f       	mov	r25, r24
     304:	9f 5f       	subi	r25, 0xFF	; 255
     306:	90 93 b0 01 	sts	0x01B0, r25
     30a:	83 30       	cpi	r24, 0x03	; 3
     30c:	11 f4       	brne	.+4      	; 0x312 <update_display+0x44>
		{
			place = 0;
     30e:	10 92 b0 01 	sts	0x01B0, r1
		
		
	}
	
	
     312:	0f 90       	pop	r0
     314:	0f 90       	pop	r0
     316:	0f 90       	pop	r0
     318:	0f 90       	pop	r0
     31a:	df 91       	pop	r29
     31c:	cf 91       	pop	r28
     31e:	08 95       	ret

00000320 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     320:	1f 92       	push	r1
     322:	0f 92       	push	r0
     324:	0f b6       	in	r0, 0x3f	; 63
     326:	0f 92       	push	r0
     328:	11 24       	eor	r1, r1
     32a:	8f 93       	push	r24
     32c:	9f 93       	push	r25
     32e:	ef 93       	push	r30
     330:	ff 93       	push	r31
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     332:	80 91 d0 03 	lds	r24, 0x03D0
     336:	81 50       	subi	r24, 0x01	; 1
     338:	87 bd       	out	0x27, r24	; 39
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
     33a:	85 b1       	in	r24, 0x05	; 5
     33c:	80 58       	subi	r24, 0x80	; 128
     33e:	85 b9       	out	0x05, r24	; 5
	if (period_counter == 0) {
     340:	80 91 d1 03 	lds	r24, 0x03D1
     344:	88 23       	and	r24, r24
     346:	a1 f4       	brne	.+40     	; 0x370 <__vector_10+0x50>
		count_finished = FALSE;
     348:	10 92 ce 03 	sts	0x03CE, r1
		no_overflow = TRUE;
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	80 93 aa 01 	sts	0x01AA, r24
		period_counter = 1; //set period counter to 1
     352:	80 93 d1 03 	sts	0x03D1, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     356:	e1 e8       	ldi	r30, 0x81	; 129
     358:	f0 e0       	ldi	r31, 0x00	; 0
     35a:	80 81       	ld	r24, Z
     35c:	90 91 cf 03 	lds	r25, 0x03CF
     360:	89 2b       	or	r24, r25
     362:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     364:	ef e6       	ldi	r30, 0x6F	; 111
     366:	f0 e0       	ldi	r31, 0x00	; 0
     368:	80 81       	ld	r24, Z
     36a:	81 60       	ori	r24, 0x01	; 1
     36c:	80 83       	st	Z, r24
     36e:	19 c0       	rjmp	.+50     	; 0x3a2 <__vector_10+0x82>
	} else {
		
		osc_count = TCNT1;
     370:	e4 e8       	ldi	r30, 0x84	; 132
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	80 81       	ld	r24, Z
     376:	91 81       	ldd	r25, Z+1	; 0x01
     378:	90 93 cd 03 	sts	0x03CD, r25
     37c:	80 93 cc 03 	sts	0x03CC, r24
		value_to_display = osc_count;
     380:	80 91 cc 03 	lds	r24, 0x03CC
     384:	90 91 cd 03 	lds	r25, 0x03CD
     388:	90 93 49 01 	sts	0x0149, r25
     38c:	80 93 48 01 	sts	0x0148, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     390:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     394:	81 e0       	ldi	r24, 0x01	; 1
     396:	80 93 ce 03 	sts	0x03CE, r24
		period_counter = 0;
     39a:	10 92 d1 03 	sts	0x03D1, r1
		TCNT1 = 0; //reset timer/counter 1
     39e:	11 82       	std	Z+1, r1	; 0x01
     3a0:	10 82       	st	Z, r1
	}
	
	
	
	
}
     3a2:	ff 91       	pop	r31
     3a4:	ef 91       	pop	r30
     3a6:	9f 91       	pop	r25
     3a8:	8f 91       	pop	r24
     3aa:	0f 90       	pop	r0
     3ac:	0f be       	out	0x3f, r0	; 63
     3ae:	0f 90       	pop	r0
     3b0:	1f 90       	pop	r1
     3b2:	18 95       	reti

000003b4 <__vector_9>:



ISR (TIMER1_OVF_vect) {
     3b4:	1f 92       	push	r1
     3b6:	0f 92       	push	r0
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	0f 92       	push	r0
     3bc:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     3be:	10 92 aa 01 	sts	0x01AA, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
	
     3c2:	0f 90       	pop	r0
     3c4:	0f be       	out	0x3f, r0	; 63
     3c6:	0f 90       	pop	r0
     3c8:	1f 90       	pop	r1
     3ca:	18 95       	reti

000003cc <note_on_event>:



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	value_to_display = note;
     3cc:	84 2f       	mov	r24, r20
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	90 93 49 01 	sts	0x0149, r25
     3d4:	80 93 48 01 	sts	0x0148, r24
	midi_note_number = note;
     3d8:	40 93 b2 01 	sts	0x01B2, r20
	if (velocity == 0) {
     3dc:	22 23       	and	r18, r18
     3de:	11 f4       	brne	.+4      	; 0x3e4 <note_on_event+0x18>
		
		PORTF &= ~(1<<GATE);
     3e0:	89 98       	cbi	0x11, 1	; 17
     3e2:	08 95       	ret
	} else {
		PORTF |= (1<<GATE);
     3e4:	89 9a       	sbi	0x11, 1	; 17
     3e6:	08 95       	ret

000003e8 <note_off_event>:
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	PORTF &= ~(1<<GATE);
     3e8:	89 98       	cbi	0x11, 1	; 17
}
     3ea:	08 95       	ret

000003ec <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     3ec:	87 e2       	ldi	r24, 0x27	; 39
     3ee:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     3f2:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     3f6:	88 e9       	ldi	r24, 0x98	; 152
     3f8:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     3fc:	08 95       	ret

000003fe <__vector_13>:
	//THOUS,
//};



ISR (USART_RX_vect) { // USART receive interrupt
     3fe:	1f 92       	push	r1
     400:	0f 92       	push	r0
     402:	0f b6       	in	r0, 0x3f	; 63
     404:	0f 92       	push	r0
     406:	11 24       	eor	r1, r1
     408:	2f 93       	push	r18
     40a:	3f 93       	push	r19
     40c:	4f 93       	push	r20
     40e:	5f 93       	push	r21
     410:	6f 93       	push	r22
     412:	7f 93       	push	r23
     414:	8f 93       	push	r24
     416:	9f 93       	push	r25
     418:	af 93       	push	r26
     41a:	bf 93       	push	r27
     41c:	ef 93       	push	r30
     41e:	ff 93       	push	r31
     420:	cf 93       	push	r28
     422:	df 93       	push	r29
     424:	0f 92       	push	r0
     426:	cd b7       	in	r28, 0x3d	; 61
     428:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     42a:	80 91 c6 00 	lds	r24, 0x00C6
     42e:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte);	
     430:	82 ed       	ldi	r24, 0xD2	; 210
     432:	93 e0       	ldi	r25, 0x03	; 3
     434:	61 e0       	ldi	r22, 0x01	; 1
     436:	ae 01       	movw	r20, r28
     438:	4f 5f       	subi	r20, 0xFF	; 255
     43a:	5f 4f       	sbci	r21, 0xFF	; 255
     43c:	0e 94 b8 0b 	call	0x1770	; 0x1770 <midi_device_input>
	  	
}
     440:	0f 90       	pop	r0
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	ff 91       	pop	r31
     448:	ef 91       	pop	r30
     44a:	bf 91       	pop	r27
     44c:	af 91       	pop	r26
     44e:	9f 91       	pop	r25
     450:	8f 91       	pop	r24
     452:	7f 91       	pop	r23
     454:	6f 91       	pop	r22
     456:	5f 91       	pop	r21
     458:	4f 91       	pop	r20
     45a:	3f 91       	pop	r19
     45c:	2f 91       	pop	r18
     45e:	0f 90       	pop	r0
     460:	0f be       	out	0x3f, r0	; 63
     462:	0f 90       	pop	r0
     464:	1f 90       	pop	r1
     466:	18 95       	reti

00000468 <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
     468:	1f 92       	push	r1
     46a:	0f 92       	push	r0
     46c:	0f b6       	in	r0, 0x3f	; 63
     46e:	0f 92       	push	r0
     470:	11 24       	eor	r1, r1
		//place = 0;
	//}
	

	
}	
     472:	0f 90       	pop	r0
     474:	0f be       	out	0x3f, r0	; 63
     476:	0f 90       	pop	r0
     478:	1f 90       	pop	r1
     47a:	18 95       	reti

0000047c <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     47c:	80 e8       	ldi	r24, 0x80	; 128
     47e:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     480:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     482:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     484:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     486:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     488:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     48a:	0e 94 60 03 	call	0x6c0	; 0x6c0 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     48e:	a9 ed       	ldi	r26, 0xD9	; 217
     490:	b0 e0       	ldi	r27, 0x00	; 0
     492:	8c 91       	ld	r24, X
     494:	80 6c       	ori	r24, 0xC0	; 192
     496:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     498:	ea ed       	ldi	r30, 0xDA	; 218
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	80 81       	ld	r24, Z
     49e:	80 6c       	ori	r24, 0xC0	; 192
     4a0:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     4a2:	81 b1       	in	r24, 0x01	; 1
     4a4:	8f ef       	ldi	r24, 0xFF	; 255
     4a6:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     4a8:	92 b1       	in	r25, 0x02	; 2
     4aa:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     4ac:	8c 91       	ld	r24, X
     4ae:	80 63       	ori	r24, 0x30	; 48
     4b0:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     4b2:	80 81       	ld	r24, Z
     4b4:	8f 7c       	andi	r24, 0xCF	; 207
     4b6:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     4b8:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     4ba:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     4be:	0e 94 bc 00 	call	0x178	; 0x178 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     4c2:	c2 ed       	ldi	r28, 0xD2	; 210
     4c4:	d3 e0       	ldi	r29, 0x03	; 3
     4c6:	ce 01       	movw	r24, r28
     4c8:	0e 94 87 0b 	call	0x170e	; 0x170e <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     4cc:	ce 01       	movw	r24, r28
     4ce:	66 ee       	ldi	r22, 0xE6	; 230
     4d0:	71 e0       	ldi	r23, 0x01	; 1
     4d2:	0e 94 4f 0b 	call	0x169e	; 0x169e <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     4d6:	ce 01       	movw	r24, r28
     4d8:	64 ef       	ldi	r22, 0xF4	; 244
     4da:	71 e0       	ldi	r23, 0x01	; 1
     4dc:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     4e0:	0e 94 f6 01 	call	0x3ec	; 0x3ec <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     4e4:	0e 94 7f 03 	call	0x6fe	; 0x6fe <update_spi>
	//TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
	//TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
	

		
	sei(); //enable global interrupts
     4e8:	78 94       	sei
	
	////set initial pitch offset CVs
	vco1_init_cv = set_vco_init_cv(VCO1);
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	0e 94 50 05 	call	0xaa0	; 0xaa0 <set_vco_init_cv>
     4f0:	90 93 cb 03 	sts	0x03CB, r25
     4f4:	80 93 ca 03 	sts	0x03CA, r24
	vco2_init_cv = set_vco_init_cv(VCO2);
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	0e 94 50 05 	call	0xaa0	; 0xaa0 <set_vco_init_cv>
     4fe:	90 93 c9 03 	sts	0x03C9, r25
     502:	80 93 c8 03 	sts	0x03C8, r24
	value_to_display = vco1_init_cv;
     506:	80 91 ca 03 	lds	r24, 0x03CA
     50a:	90 91 cb 03 	lds	r25, 0x03CB
     50e:	90 93 49 01 	sts	0x0149, r25
     512:	80 93 48 01 	sts	0x0148, r24
	//
	//}		

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     516:	ce 01       	movw	r24, r28
     518:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <midi_device_process>
	
		//display_dec(value_to_display, digit[place]);
		update_display(value_to_display, DEC);
     51c:	80 91 48 01 	lds	r24, 0x0148
     520:	90 91 49 01 	lds	r25, 0x0149
     524:	60 e0       	ldi	r22, 0x00	; 0
     526:	0e 94 67 01 	call	0x2ce	; 0x2ce <update_display>
			
		scan_pots_and_update_control_voltages();
     52a:	0e 94 a4 02 	call	0x548	; 0x548 <scan_pots_and_update_control_voltages>

			
		//do SPI read/write every 5 interrupts (16.5 ms)
		if (switch_timer++ == 5)
     52e:	80 91 b1 01 	lds	r24, 0x01B1
     532:	98 2f       	mov	r25, r24
     534:	9f 5f       	subi	r25, 0xFF	; 255
     536:	90 93 b1 01 	sts	0x01B1, r25
     53a:	85 30       	cpi	r24, 0x05	; 5
     53c:	61 f7       	brne	.-40     	; 0x516 <main+0x9a>
		{
			switch_timer = 0;
     53e:	10 92 b1 01 	sts	0x01B1, r1
			update_spi();
     542:	0e 94 7f 03 	call	0x6fe	; 0x6fe <update_spi>
     546:	e7 cf       	rjmp	.-50     	; 0x516 <main+0x9a>

00000548 <scan_pots_and_update_control_voltages>:
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     548:	ef 92       	push	r14
     54a:	ff 92       	push	r15
     54c:	0f 93       	push	r16
     54e:	1f 93       	push	r17
     550:	cf 93       	push	r28
     552:	df 93       	push	r29

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     554:	08 e6       	ldi	r16, 0x68	; 104
     556:	11 e0       	ldi	r17, 0x01	; 1
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     558:	ee 24       	eor	r14, r14
     55a:	ff 24       	eor	r15, r15
     55c:	e3 94       	inc	r14
     55e:	c0 e0       	ldi	r28, 0x00	; 0
     560:	d0 e0       	ldi	r29, 0x00	; 0
     562:	06 c0       	rjmp	.+12     	; 0x570 <scan_pots_and_update_control_voltages+0x28>

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     564:	21 96       	adiw	r28, 0x01	; 1
     566:	08 94       	sec
     568:	e1 1c       	adc	r14, r1
     56a:	f1 1c       	adc	r15, r1
     56c:	0e 5f       	subi	r16, 0xFE	; 254
     56e:	1f 4f       	sbci	r17, 0xFF	; 255
	{

		adc_value = read_pot(POTMUX_EN0, i);
     570:	86 e0       	ldi	r24, 0x06	; 6
     572:	6c 2f       	mov	r22, r28
     574:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     578:	90 93 b6 01 	sts	0x01B6, r25
     57c:	80 93 b5 01 	sts	0x01B5, r24
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
     580:	ce 01       	movw	r24, r28
     582:	08 97       	sbiw	r24, 0x08	; 8
     584:	82 30       	cpi	r24, 0x02	; 2
     586:	91 05       	cpc	r25, r1
     588:	08 f0       	brcs	.+2      	; 0x58c <scan_pots_and_update_control_voltages+0x44>
     58a:	41 c0       	rjmp	.+130    	; 0x60e <scan_pots_and_update_control_voltages+0xc6>
		{
			uint16_t tune_value = vco2_init_cv;//6303;//9759; //init CV offset of about -5.8V
     58c:	20 91 c8 03 	lds	r18, 0x03C8
     590:	30 91 c9 03 	lds	r19, 0x03C9
			if (i == 9) tune_value = vco1_init_cv;//-= 1638; //add an octave (1V) to VCO2 pitch
     594:	c9 30       	cpi	r28, 0x09	; 9
     596:	d1 05       	cpc	r29, r1
     598:	21 f4       	brne	.+8      	; 0x5a2 <scan_pots_and_update_control_voltages+0x5a>
     59a:	20 91 ca 03 	lds	r18, 0x03CA
     59e:	30 91 cb 03 	lds	r19, 0x03CB
			if (adc_value >= 512) {
     5a2:	80 91 b5 01 	lds	r24, 0x01B5
     5a6:	90 91 b6 01 	lds	r25, 0x01B6
     5aa:	42 e0       	ldi	r20, 0x02	; 2
     5ac:	80 30       	cpi	r24, 0x00	; 0
     5ae:	94 07       	cpc	r25, r20
     5b0:	c0 f0       	brcs	.+48     	; 0x5e2 <scan_pots_and_update_control_voltages+0x9a>
				set_control_voltage(pot_decoder_0[i],(tune_value + (adc_value - 512)));
     5b2:	60 91 b5 01 	lds	r22, 0x01B5
     5b6:	70 91 b6 01 	lds	r23, 0x01B6
     5ba:	60 50       	subi	r22, 0x00	; 0
     5bc:	72 40       	sbci	r23, 0x02	; 2
     5be:	62 0f       	add	r22, r18
     5c0:	73 1f       	adc	r23, r19
     5c2:	f8 01       	movw	r30, r16
     5c4:	80 81       	ld	r24, Z
     5c6:	91 81       	ldd	r25, Z+1	; 0x01
     5c8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value - 512;
     5cc:	80 91 b5 01 	lds	r24, 0x01B5
     5d0:	90 91 b6 01 	lds	r25, 0x01B6
     5d4:	80 50       	subi	r24, 0x00	; 0
     5d6:	92 40       	sbci	r25, 0x02	; 2
     5d8:	90 93 b4 01 	sts	0x01B4, r25
     5dc:	80 93 b3 01 	sts	0x01B3, r24
     5e0:	29 c0       	rjmp	.+82     	; 0x634 <scan_pots_and_update_control_voltages+0xec>
			} else {
				set_control_voltage(pot_decoder_0[i],(tune_value - (512- adc_value)));
     5e2:	60 91 b5 01 	lds	r22, 0x01B5
     5e6:	70 91 b6 01 	lds	r23, 0x01B6
     5ea:	60 50       	subi	r22, 0x00	; 0
     5ec:	72 40       	sbci	r23, 0x02	; 2
     5ee:	62 0f       	add	r22, r18
     5f0:	73 1f       	adc	r23, r19
     5f2:	f8 01       	movw	r30, r16
     5f4:	80 81       	ld	r24, Z
     5f6:	91 81       	ldd	r25, Z+1	; 0x01
     5f8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value;
     5fc:	80 91 b5 01 	lds	r24, 0x01B5
     600:	90 91 b6 01 	lds	r25, 0x01B6
     604:	90 93 b4 01 	sts	0x01B4, r25
     608:	80 93 b3 01 	sts	0x01B3, r24
     60c:	13 c0       	rjmp	.+38     	; 0x634 <scan_pots_and_update_control_voltages+0xec>
			}

		} else if (i == 11) //exception to handle ARP_RATE pot
     60e:	cb 30       	cpi	r28, 0x0B	; 11
     610:	d1 05       	cpc	r29, r1
     612:	09 f4       	brne	.+2      	; 0x616 <scan_pots_and_update_control_voltages+0xce>
     614:	a7 cf       	rjmp	.-178    	; 0x564 <scan_pots_and_update_control_voltages+0x1c>
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_control_voltage(pot_decoder_0[i], adc_value << 4);
     616:	60 91 b5 01 	lds	r22, 0x01B5
     61a:	70 91 b6 01 	lds	r23, 0x01B6
     61e:	62 95       	swap	r22
     620:	72 95       	swap	r23
     622:	70 7f       	andi	r23, 0xF0	; 240
     624:	76 27       	eor	r23, r22
     626:	60 7f       	andi	r22, 0xF0	; 240
     628:	76 27       	eor	r23, r22
     62a:	f8 01       	movw	r30, r16
     62c:	80 81       	ld	r24, Z
     62e:	91 81       	ldd	r25, Z+1	; 0x01
     630:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     634:	f0 e1       	ldi	r31, 0x10	; 16
     636:	ef 16       	cp	r14, r31
     638:	f1 04       	cpc	r15, r1
     63a:	0c f4       	brge	.+2      	; 0x63e <scan_pots_and_update_control_voltages+0xf6>
     63c:	93 cf       	rjmp	.-218    	; 0x564 <scan_pots_and_update_control_voltages+0x1c>
     63e:	0a e4       	ldi	r16, 0x4A	; 74
     640:	11 e0       	ldi	r17, 0x01	; 1
     642:	c1 e0       	ldi	r28, 0x01	; 1
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     644:	87 e0       	ldi	r24, 0x07	; 7
     646:	6c 2f       	mov	r22, r28
     648:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     64c:	90 93 b6 01 	sts	0x01B6, r25
     650:	80 93 b5 01 	sts	0x01B5, r24
		set_control_voltage(pot_decoder_1[i], adc_value <<4);
     654:	60 91 b5 01 	lds	r22, 0x01B5
     658:	70 91 b6 01 	lds	r23, 0x01B6
     65c:	62 95       	swap	r22
     65e:	72 95       	swap	r23
     660:	70 7f       	andi	r23, 0xF0	; 240
     662:	76 27       	eor	r23, r22
     664:	60 7f       	andi	r22, 0xF0	; 240
     666:	76 27       	eor	r23, r22
     668:	f8 01       	movw	r30, r16
     66a:	81 91       	ld	r24, Z+
     66c:	91 91       	ld	r25, Z+
     66e:	8f 01       	movw	r16, r30
     670:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
     674:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
	}
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     676:	c0 31       	cpi	r28, 0x10	; 16
     678:	29 f7       	brne	.-54     	; 0x644 <scan_pots_and_update_control_voltages+0xfc>

	}
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	set_control_voltage(&vco1_pitch_cv, vco1_pitch_table[midi_note_number]);
     67a:	e0 91 b2 01 	lds	r30, 0x01B2
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	ee 0f       	add	r30, r30
     682:	ff 1f       	adc	r31, r31
     684:	e8 53       	subi	r30, 0x38	; 56
     686:	fd 4f       	sbci	r31, 0xFD	; 253
     688:	60 81       	ld	r22, Z
     68a:	71 81       	ldd	r23, Z+1	; 0x01
     68c:	8c e3       	ldi	r24, 0x3C	; 60
     68e:	91 e0       	ldi	r25, 0x01	; 1
     690:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	set_control_voltage(&vco2_pitch_cv, vco2_pitch_table[midi_note_number + 12]);
     694:	e0 91 b2 01 	lds	r30, 0x01B2
     698:	f0 e0       	ldi	r31, 0x00	; 0
     69a:	ee 0f       	add	r30, r30
     69c:	ff 1f       	adc	r31, r31
     69e:	e0 52       	subi	r30, 0x20	; 32
     6a0:	fe 4f       	sbci	r31, 0xFE	; 254
     6a2:	60 81       	ld	r22, Z
     6a4:	71 81       	ldd	r23, Z+1	; 0x01
     6a6:	8a e3       	ldi	r24, 0x3A	; 58
     6a8:	91 e0       	ldi	r25, 0x01	; 1
     6aa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     6ae:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     6b0:	a1 9a       	sbi	0x14, 1	; 20
	
	
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	1f 91       	pop	r17
     6b8:	0f 91       	pop	r16
     6ba:	ff 90       	pop	r15
     6bc:	ef 90       	pop	r14
     6be:	08 95       	ret

000006c0 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     6c0:	84 b1       	in	r24, 0x04	; 4
     6c2:	87 62       	ori	r24, 0x27	; 39
     6c4:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     6c6:	ec ed       	ldi	r30, 0xDC	; 220
     6c8:	f0 e0       	ldi	r31, 0x00	; 0
     6ca:	80 81       	ld	r24, Z
     6cc:	8c 65       	ori	r24, 0x5C	; 92
     6ce:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     6d0:	85 b1       	in	r24, 0x05	; 5
     6d2:	89 7d       	andi	r24, 0xD9	; 217
     6d4:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     6d6:	ed ed       	ldi	r30, 0xDD	; 221
     6d8:	f0 e0       	ldi	r31, 0x00	; 0
     6da:	80 81       	ld	r24, Z
     6dc:	83 7f       	andi	r24, 0xF3	; 243
     6de:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     6e0:	80 e5       	ldi	r24, 0x50	; 80
     6e2:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     6e4:	80 81       	ld	r24, Z
     6e6:	87 7f       	andi	r24, 0xF7	; 247
     6e8:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     6ea:	80 81       	ld	r24, Z
     6ec:	87 7f       	andi	r24, 0xF7	; 247
     6ee:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     6f0:	80 81       	ld	r24, Z
     6f2:	88 60       	ori	r24, 0x08	; 8
     6f4:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     6f6:	80 81       	ld	r24, Z
     6f8:	8f 7e       	andi	r24, 0xEF	; 239
     6fa:	80 83       	st	Z, r24
	
}
     6fc:	08 95       	ret

000006fe <update_spi>:

void update_spi(void) {
     6fe:	0f 93       	push	r16
     700:	1f 93       	push	r17
     702:	cf 93       	push	r28
     704:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     706:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     708:	c0 91 bd 01 	lds	r28, 0x01BD
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     70c:	40 91 bd 01 	lds	r20, 0x01BD
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     710:	00 91 bd 01 	lds	r16, 0x01BD
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     714:	80 91 bd 01 	lds	r24, 0x01BD
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     718:	a0 91 bd 01 	lds	r26, 0x01BD
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     71c:	60 91 bd 01 	lds	r22, 0x01BD
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     720:	20 91 bd 01 	lds	r18, 0x01BD
			ISW8_SW_ON << ISW8_LED;
     724:	90 91 c2 01 	lds	r25, 0x01C2
     728:	97 95       	ror	r25
     72a:	99 27       	eor	r25, r25
     72c:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     72e:	81 70       	andi	r24, 0x01	; 1
     730:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     732:	cc 1f       	adc	r28, r28
     734:	cc 27       	eor	r28, r28
     736:	cc 1f       	adc	r28, r28
     738:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     73a:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     73c:	46 95       	lsr	r20
     73e:	46 95       	lsr	r20
     740:	50 e0       	ldi	r21, 0x00	; 0
     742:	41 70       	andi	r20, 0x01	; 1
     744:	50 70       	andi	r21, 0x00	; 0
     746:	ca 01       	movw	r24, r20
     748:	88 0f       	add	r24, r24
     74a:	99 1f       	adc	r25, r25
     74c:	88 0f       	add	r24, r24
     74e:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     750:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     752:	06 95       	lsr	r16
     754:	10 e0       	ldi	r17, 0x00	; 0
     756:	01 70       	andi	r16, 0x01	; 1
     758:	10 70       	andi	r17, 0x00	; 0
     75a:	e8 01       	movw	r28, r16
     75c:	cc 0f       	add	r28, r28
     75e:	dd 1f       	adc	r29, r29
     760:	cc 0f       	add	r28, r28
     762:	dd 1f       	adc	r29, r29
     764:	cc 0f       	add	r28, r28
     766:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     768:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     76a:	a2 95       	swap	r26
     76c:	af 70       	andi	r26, 0x0F	; 15
     76e:	b0 e0       	ldi	r27, 0x00	; 0
     770:	a1 70       	andi	r26, 0x01	; 1
     772:	b0 70       	andi	r27, 0x00	; 0
     774:	fd 01       	movw	r30, r26
     776:	e2 95       	swap	r30
     778:	f2 95       	swap	r31
     77a:	f0 7f       	andi	r31, 0xF0	; 240
     77c:	fe 27       	eor	r31, r30
     77e:	e0 7f       	andi	r30, 0xF0	; 240
     780:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     782:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     784:	62 95       	swap	r22
     786:	66 95       	lsr	r22
     788:	67 70       	andi	r22, 0x07	; 7
     78a:	70 e0       	ldi	r23, 0x00	; 0
     78c:	61 70       	andi	r22, 0x01	; 1
     78e:	70 70       	andi	r23, 0x00	; 0
     790:	ab 01       	movw	r20, r22
     792:	44 0f       	add	r20, r20
     794:	55 1f       	adc	r21, r21
     796:	42 95       	swap	r20
     798:	52 95       	swap	r21
     79a:	50 7f       	andi	r21, 0xF0	; 240
     79c:	54 27       	eor	r21, r20
     79e:	40 7f       	andi	r20, 0xF0	; 240
     7a0:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     7a2:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     7a4:	22 95       	swap	r18
     7a6:	26 95       	lsr	r18
     7a8:	26 95       	lsr	r18
     7aa:	23 70       	andi	r18, 0x03	; 3
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	21 70       	andi	r18, 0x01	; 1
     7b0:	30 70       	andi	r19, 0x00	; 0
     7b2:	c9 01       	movw	r24, r18
     7b4:	00 24       	eor	r0, r0
     7b6:	96 95       	lsr	r25
     7b8:	87 95       	ror	r24
     7ba:	07 94       	ror	r0
     7bc:	96 95       	lsr	r25
     7be:	87 95       	ror	r24
     7c0:	07 94       	ror	r0
     7c2:	98 2f       	mov	r25, r24
     7c4:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     7c6:	84 2b       	or	r24, r20
     7c8:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     7ca:	0d b4       	in	r0, 0x2d	; 45
     7cc:	07 fe       	sbrs	r0, 7
     7ce:	fd cf       	rjmp	.-6      	; 0x7ca <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     7d0:	8e b5       	in	r24, 0x2e	; 46
     7d2:	80 93 bf 01 	sts	0x01BF, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     7d6:	80 91 bf 01 	lds	r24, 0x01BF
     7da:	90 91 be 01 	lds	r25, 0x01BE
     7de:	89 27       	eor	r24, r25
     7e0:	80 93 bf 01 	sts	0x01BF, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     7e4:	80 91 be 01 	lds	r24, 0x01BE
     7e8:	90 91 bf 01 	lds	r25, 0x01BF
     7ec:	89 27       	eor	r24, r25
     7ee:	80 93 be 01 	sts	0x01BE, r24
			spi_sw_current_state &= spi_sw_previous_state;
     7f2:	80 91 bf 01 	lds	r24, 0x01BF
     7f6:	90 91 be 01 	lds	r25, 0x01BE
     7fa:	89 23       	and	r24, r25
     7fc:	80 93 bf 01 	sts	0x01BF, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution.
     800:	80 91 bd 01 	lds	r24, 0x01BD
     804:	90 91 bf 01 	lds	r25, 0x01BF
     808:	89 27       	eor	r24, r25
     80a:	80 93 bd 01 	sts	0x01BD, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     80e:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     810:	0d b4       	in	r0, 0x2d	; 45
     812:	07 fe       	sbrs	r0, 7
     814:	fd cf       	rjmp	.-6      	; 0x810 <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     816:	8e b5       	in	r24, 0x2e	; 46
     818:	80 93 bc 01 	sts	0x01BC, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     81c:	80 91 bc 01 	lds	r24, 0x01BC
     820:	82 95       	swap	r24
     822:	86 95       	lsr	r24
     824:	87 70       	andi	r24, 0x07	; 7
     826:	81 70       	andi	r24, 0x01	; 1
     828:	80 93 c5 01 	sts	0x01C5, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     82c:	80 91 bc 01 	lds	r24, 0x01BC
     830:	82 95       	swap	r24
     832:	86 95       	lsr	r24
     834:	86 95       	lsr	r24
     836:	83 70       	andi	r24, 0x03	; 3
     838:	81 70       	andi	r24, 0x01	; 1
     83a:	80 93 c4 01 	sts	0x01C4, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     83e:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     840:	0d b4       	in	r0, 0x2d	; 45
     842:	07 fe       	sbrs	r0, 7
     844:	fd cf       	rjmp	.-6      	; 0x840 <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     846:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     848:	0d b4       	in	r0, 0x2d	; 45
     84a:	07 fe       	sbrs	r0, 7
     84c:	fd cf       	rjmp	.-6      	; 0x848 <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     84e:	20 91 c5 01 	lds	r18, 0x01C5
     852:	80 91 c6 01 	lds	r24, 0x01C6
     856:	90 91 c7 01 	lds	r25, 0x01C7
     85a:	22 0f       	add	r18, r18
     85c:	22 0f       	add	r18, r18
     85e:	87 95       	ror	r24
     860:	88 27       	eor	r24, r24
     862:	87 95       	ror	r24
     864:	82 2b       	or	r24, r18
     866:	89 2b       	or	r24, r25
     868:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     86a:	0d b4       	in	r0, 0x2d	; 45
     86c:	07 fe       	sbrs	r0, 7
     86e:	fd cf       	rjmp	.-6      	; 0x86a <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     870:	ed ed       	ldi	r30, 0xDD	; 221
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	80 81       	ld	r24, Z
     876:	87 7f       	andi	r24, 0xF7	; 247
     878:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     87a:	80 81       	ld	r24, Z
     87c:	88 60       	ori	r24, 0x08	; 8
     87e:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     880:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     882:	8f b1       	in	r24, 0x0f	; 15
     884:	80 93 c0 01 	sts	0x01C0, r24
			current_sw_state ^= previous_sw_state;
     888:	80 91 c0 01 	lds	r24, 0x01C0
     88c:	90 91 c1 01 	lds	r25, 0x01C1
     890:	89 27       	eor	r24, r25
     892:	80 93 c0 01 	sts	0x01C0, r24
			previous_sw_state ^= current_sw_state;
     896:	80 91 c1 01 	lds	r24, 0x01C1
     89a:	90 91 c0 01 	lds	r25, 0x01C0
     89e:	89 27       	eor	r24, r25
     8a0:	80 93 c1 01 	sts	0x01C1, r24
			current_sw_state &= previous_sw_state;
     8a4:	80 91 c0 01 	lds	r24, 0x01C0
     8a8:	90 91 c1 01 	lds	r25, 0x01C1
     8ac:	89 23       	and	r24, r25
     8ae:	80 93 c0 01 	sts	0x01C0, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     8b2:	80 91 c0 01 	lds	r24, 0x01C0
     8b6:	82 ff       	sbrs	r24, 2
     8b8:	06 c0       	rjmp	.+12     	; 0x8c6 <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     8ba:	90 91 c2 01 	lds	r25, 0x01C2
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	89 27       	eor	r24, r25
     8c2:	80 93 c2 01 	sts	0x01C2, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     8c6:	80 91 c0 01 	lds	r24, 0x01C0
     8ca:	84 ff       	sbrs	r24, 4
     8cc:	06 c0       	rjmp	.+12     	; 0x8da <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     8ce:	90 91 c6 01 	lds	r25, 0x01C6
     8d2:	81 e0       	ldi	r24, 0x01	; 1
     8d4:	89 27       	eor	r24, r25
     8d6:	80 93 c6 01 	sts	0x01C6, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     8da:	80 91 c0 01 	lds	r24, 0x01C0
     8de:	83 ff       	sbrs	r24, 3
     8e0:	06 c0       	rjmp	.+12     	; 0x8ee <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     8e2:	90 91 c7 01 	lds	r25, 0x01C7
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	89 27       	eor	r24, r25
     8ea:	80 93 c7 01 	sts	0x01C7, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     8ee:	ed ed       	ldi	r30, 0xDD	; 221
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	80 81       	ld	r24, Z
     8f4:	8f 7b       	andi	r24, 0xBF	; 191
     8f6:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     8f8:	40 91 bd 01 	lds	r20, 0x01BD
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8fc:	30 91 bd 01 	lds	r19, 0x01BD
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     900:	c0 91 bd 01 	lds	r28, 0x01BD
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     904:	00 91 bd 01 	lds	r16, 0x01BD
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     908:	60 91 bd 01 	lds	r22, 0x01BD
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     90c:	a0 91 bd 01 	lds	r26, 0x01BD
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     910:	20 91 bd 01 	lds	r18, 0x01BD
			ISW8_SW_ON << BMOD;
     914:	80 91 c2 01 	lds	r24, 0x01C2
     918:	82 95       	swap	r24
     91a:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     91c:	36 95       	lsr	r19
     91e:	36 95       	lsr	r19
     920:	31 70       	andi	r19, 0x01	; 1
     922:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     924:	10 e0       	ldi	r17, 0x00	; 0
     926:	01 70       	andi	r16, 0x01	; 1
     928:	10 70       	andi	r17, 0x00	; 0
     92a:	c8 01       	movw	r24, r16
     92c:	88 0f       	add	r24, r24
     92e:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     930:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     932:	a2 95       	swap	r26
     934:	a6 95       	lsr	r26
     936:	a7 70       	andi	r26, 0x07	; 7
     938:	a7 95       	ror	r26
     93a:	aa 27       	eor	r26, r26
     93c:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     93e:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     940:	44 1f       	adc	r20, r20
     942:	44 27       	eor	r20, r20
     944:	44 1f       	adc	r20, r20
     946:	44 0f       	add	r20, r20
     948:	44 0f       	add	r20, r20
     94a:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     94c:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     94e:	c6 95       	lsr	r28
     950:	d0 e0       	ldi	r29, 0x00	; 0
     952:	c1 70       	andi	r28, 0x01	; 1
     954:	d0 70       	andi	r29, 0x00	; 0
     956:	de 01       	movw	r26, r28
     958:	aa 0f       	add	r26, r26
     95a:	bb 1f       	adc	r27, r27
     95c:	aa 0f       	add	r26, r26
     95e:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     960:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     962:	62 95       	swap	r22
     964:	6f 70       	andi	r22, 0x0F	; 15
     966:	70 e0       	ldi	r23, 0x00	; 0
     968:	61 70       	andi	r22, 0x01	; 1
     96a:	70 70       	andi	r23, 0x00	; 0
     96c:	ab 01       	movw	r20, r22
     96e:	00 24       	eor	r0, r0
     970:	56 95       	lsr	r21
     972:	47 95       	ror	r20
     974:	07 94       	ror	r0
     976:	56 95       	lsr	r21
     978:	47 95       	ror	r20
     97a:	07 94       	ror	r0
     97c:	54 2f       	mov	r21, r20
     97e:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     980:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     982:	22 95       	swap	r18
     984:	26 95       	lsr	r18
     986:	26 95       	lsr	r18
     988:	23 70       	andi	r18, 0x03	; 3
     98a:	30 e0       	ldi	r19, 0x00	; 0
     98c:	21 70       	andi	r18, 0x01	; 1
     98e:	30 70       	andi	r19, 0x00	; 0
     990:	c9 01       	movw	r24, r18
     992:	88 0f       	add	r24, r24
     994:	99 1f       	adc	r25, r25
     996:	82 95       	swap	r24
     998:	92 95       	swap	r25
     99a:	90 7f       	andi	r25, 0xF0	; 240
     99c:	98 27       	eor	r25, r24
     99e:	80 7f       	andi	r24, 0xF0	; 240
     9a0:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     9a2:	84 2b       	or	r24, r20
     9a4:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
			ISW8_SW_ON << BMOD;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     9a6:	80 81       	ld	r24, Z
     9a8:	80 64       	ori	r24, 0x40	; 64
     9aa:	80 83       	st	Z, r24
     9ac:	00 00       	nop
			_delay_us(1); //why is this delay here????
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     9ae:	80 81       	ld	r24, Z
     9b0:	8f 7b       	andi	r24, 0xBF	; 191
     9b2:	80 83       	st	Z, r24
			DATA_BUS = 0;
     9b4:	12 b8       	out	0x02, r1	; 2
			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-ISW9_SW_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     9b6:	90 81       	ld	r25, Z
     9b8:	80 91 c7 01 	lds	r24, 0x01C7
     9bc:	20 81       	ld	r18, Z
     9be:	81 95       	neg	r24
     9c0:	82 27       	eor	r24, r18
     9c2:	80 71       	andi	r24, 0x10	; 16
     9c4:	89 27       	eor	r24, r25
     9c6:	80 83       	st	Z, r24
			
			if (ISW11_SW_ON) {
     9c8:	80 91 c6 01 	lds	r24, 0x01C6
     9cc:	88 23       	and	r24, r24
     9ce:	09 f4       	brne	.+2      	; 0x9d2 <update_spi+0x2d4>
     9d0:	62 c0       	rjmp	.+196    	; 0xa96 <update_spi+0x398>
				
				ISW11_SW_ON ^= 1<<0; //toggle switch state
     9d2:	90 91 c6 01 	lds	r25, 0x01C6
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	89 27       	eor	r24, r25
     9da:	80 93 c6 01 	sts	0x01C6, r24
				current_sw_state ^= (1<<ISW11_SW); //toggle read switch state
     9de:	90 91 c0 01 	lds	r25, 0x01C0
     9e2:	80 e1       	ldi	r24, 0x10	; 16
     9e4:	89 27       	eor	r24, r25
     9e6:	80 93 c0 01 	sts	0x01C0, r24
				vco1_init_cv = set_vco_init_cv(VCO1);
     9ea:	80 e0       	ldi	r24, 0x00	; 0
     9ec:	0e 94 50 05 	call	0xaa0	; 0xaa0 <set_vco_init_cv>
     9f0:	90 93 cb 03 	sts	0x03CB, r25
     9f4:	80 93 ca 03 	sts	0x03CA, r24
				vco2_init_cv = set_vco_init_cv(VCO2);
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	0e 94 50 05 	call	0xaa0	; 0xaa0 <set_vco_init_cv>
     9fe:	90 93 c9 03 	sts	0x03C9, r25
     a02:	80 93 c8 03 	sts	0x03C8, r24
				tune_octave(1, VCO1);
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(1, VCO2);
     a0e:	81 e0       	ldi	r24, 0x01	; 1
     a10:	61 e0       	ldi	r22, 0x01	; 1
     a12:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(2, VCO1);
     a16:	82 e0       	ldi	r24, 0x02	; 2
     a18:	60 e0       	ldi	r22, 0x00	; 0
     a1a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(2, VCO2);
     a1e:	82 e0       	ldi	r24, 0x02	; 2
     a20:	61 e0       	ldi	r22, 0x01	; 1
     a22:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(3, VCO1);
     a26:	83 e0       	ldi	r24, 0x03	; 3
     a28:	60 e0       	ldi	r22, 0x00	; 0
     a2a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(3, VCO2);
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	61 e0       	ldi	r22, 0x01	; 1
     a32:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(4, VCO1);
     a36:	84 e0       	ldi	r24, 0x04	; 4
     a38:	60 e0       	ldi	r22, 0x00	; 0
     a3a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(4, VCO2);
     a3e:	84 e0       	ldi	r24, 0x04	; 4
     a40:	61 e0       	ldi	r22, 0x01	; 1
     a42:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(5, VCO1);
     a46:	85 e0       	ldi	r24, 0x05	; 5
     a48:	60 e0       	ldi	r22, 0x00	; 0
     a4a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(5, VCO2);
     a4e:	85 e0       	ldi	r24, 0x05	; 5
     a50:	61 e0       	ldi	r22, 0x01	; 1
     a52:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(6, VCO1);
     a56:	86 e0       	ldi	r24, 0x06	; 6
     a58:	60 e0       	ldi	r22, 0x00	; 0
     a5a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(6, VCO2);
     a5e:	86 e0       	ldi	r24, 0x06	; 6
     a60:	61 e0       	ldi	r22, 0x01	; 1
     a62:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(7, VCO1);
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	60 e0       	ldi	r22, 0x00	; 0
     a6a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(7, VCO2);
     a6e:	87 e0       	ldi	r24, 0x07	; 7
     a70:	61 e0       	ldi	r22, 0x01	; 1
     a72:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(8, VCO1);
     a76:	88 e0       	ldi	r24, 0x08	; 8
     a78:	60 e0       	ldi	r22, 0x00	; 0
     a7a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(8, VCO2);
     a7e:	88 e0       	ldi	r24, 0x08	; 8
     a80:	61 e0       	ldi	r22, 0x01	; 1
     a82:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(9, VCO1);
     a86:	89 e0       	ldi	r24, 0x09	; 9
     a88:	60 e0       	ldi	r22, 0x00	; 0
     a8a:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				tune_octave(9, VCO2);
     a8e:	89 e0       	ldi	r24, 0x09	; 9
     a90:	61 e0       	ldi	r22, 0x01	; 1
     a92:	0e 94 f3 06 	call	0xde6	; 0xde6 <tune_octave>
				
			}
	
     a96:	df 91       	pop	r29
     a98:	cf 91       	pop	r28
     a9a:	1f 91       	pop	r17
     a9c:	0f 91       	pop	r16
     a9e:	08 95       	ret

00000aa0 <set_vco_init_cv>:
volatile uint16_t vco2_init_cv = 0;

uint16_t vco1_pitch_table[128] = {0};
uint16_t vco2_pitch_table[128] = {0};
	
uint16_t set_vco_init_cv(uint8_t vco) {
     aa0:	2f 92       	push	r2
     aa2:	3f 92       	push	r3
     aa4:	4f 92       	push	r4
     aa6:	5f 92       	push	r5
     aa8:	6f 92       	push	r6
     aaa:	7f 92       	push	r7
     aac:	8f 92       	push	r8
     aae:	9f 92       	push	r9
     ab0:	af 92       	push	r10
     ab2:	bf 92       	push	r11
     ab4:	cf 92       	push	r12
     ab6:	df 92       	push	r13
     ab8:	ef 92       	push	r14
     aba:	ff 92       	push	r15
     abc:	0f 93       	push	r16
     abe:	1f 93       	push	r17
     ac0:	cf 93       	push	r28
     ac2:	df 93       	push	r29
     ac4:	cd b7       	in	r28, 0x3d	; 61
     ac6:	de b7       	in	r29, 0x3e	; 62
     ac8:	28 97       	sbiw	r28, 0x08	; 8
     aca:	0f b6       	in	r0, 0x3f	; 63
     acc:	f8 94       	cli
     ace:	de bf       	out	0x3e, r29	; 62
     ad0:	0f be       	out	0x3f, r0	; 63
     ad2:	cd bf       	out	0x3d, r28	; 61
     ad4:	08 2f       	mov	r16, r24

	uint16_t init_cv = 0;
	 timer1_clock |= (1<<CS11) | (1<<CS10);
     ad6:	80 91 cf 03 	lds	r24, 0x03CF
     ada:	83 60       	ori	r24, 0x03	; 3
     adc:	80 93 cf 03 	sts	0x03CF, r24
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     ae0:	80 e2       	ldi	r24, 0x20	; 32
     ae2:	91 e0       	ldi	r25, 0x01	; 1
     ae4:	60 e0       	ldi	r22, 0x00	; 0
     ae6:	70 e0       	ldi	r23, 0x00	; 0
     ae8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     aec:	82 e3       	ldi	r24, 0x32	; 50
     aee:	91 e0       	ldi	r25, 0x01	; 1
     af0:	60 e0       	ldi	r22, 0x00	; 0
     af2:	70 e0       	ldi	r23, 0x00	; 0
     af4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     af8:	84 e3       	ldi	r24, 0x34	; 52
     afa:	91 e0       	ldi	r25, 0x01	; 1
     afc:	60 e0       	ldi	r22, 0x00	; 0
     afe:	70 e0       	ldi	r23, 0x00	; 0
     b00:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     b04:	8e ea       	ldi	r24, 0xAE	; 174
     b06:	91 e0       	ldi	r25, 0x01	; 1
     b08:	60 e0       	ldi	r22, 0x00	; 0
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     b10:	84 e2       	ldi	r24, 0x24	; 36
     b12:	91 e0       	ldi	r25, 0x01	; 1
     b14:	60 e0       	ldi	r22, 0x00	; 0
     b16:	70 e0       	ldi	r23, 0x00	; 0
     b18:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     b1c:	8e e2       	ldi	r24, 0x2E	; 46
     b1e:	91 e0       	ldi	r25, 0x01	; 1
     b20:	60 e0       	ldi	r22, 0x00	; 0
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     b28:	80 e3       	ldi	r24, 0x30	; 48
     b2a:	91 e0       	ldi	r25, 0x01	; 1
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     b34:	82 e1       	ldi	r24, 0x12	; 18
     b36:	91 e0       	ldi	r25, 0x01	; 1
     b38:	60 e0       	ldi	r22, 0x00	; 0
     b3a:	70 e0       	ldi	r23, 0x00	; 0
     b3c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     b40:	8c e1       	ldi	r24, 0x1C	; 28
     b42:	91 e0       	ldi	r25, 0x01	; 1
     b44:	60 e0       	ldi	r22, 0x00	; 0
     b46:	70 e0       	ldi	r23, 0x00	; 0
     b48:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     b4c:	84 e1       	ldi	r24, 0x14	; 20
     b4e:	91 e0       	ldi	r25, 0x01	; 1
     b50:	60 e0       	ldi	r22, 0x00	; 0
     b52:	70 e0       	ldi	r23, 0x00	; 0
     b54:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     b58:	86 e1       	ldi	r24, 0x16	; 22
     b5a:	91 e0       	ldi	r25, 0x01	; 1
     b5c:	60 e0       	ldi	r22, 0x00	; 0
     b5e:	70 e0       	ldi	r23, 0x00	; 0
     b60:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     b64:	88 e1       	ldi	r24, 0x18	; 24
     b66:	91 e0       	ldi	r25, 0x01	; 1
     b68:	6f ef       	ldi	r22, 0xFF	; 255
     b6a:	7f e3       	ldi	r23, 0x3F	; 63
     b6c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     b70:	8a e1       	ldi	r24, 0x1A	; 26
     b72:	91 e0       	ldi	r25, 0x01	; 1
     b74:	60 e0       	ldi	r22, 0x00	; 0
     b76:	70 e0       	ldi	r23, 0x00	; 0
     b78:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     b7c:	82 e2       	ldi	r24, 0x22	; 34
     b7e:	91 e0       	ldi	r25, 0x01	; 1
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	70 e0       	ldi	r23, 0x00	; 0
     b84:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     b88:	8c e0       	ldi	r24, 0x0C	; 12
     b8a:	91 e0       	ldi	r25, 0x01	; 1
     b8c:	60 e0       	ldi	r22, 0x00	; 0
     b8e:	70 e0       	ldi	r23, 0x00	; 0
     b90:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     b94:	88 e0       	ldi	r24, 0x08	; 8
     b96:	91 e0       	ldi	r25, 0x01	; 1
     b98:	60 e0       	ldi	r22, 0x00	; 0
     b9a:	70 e0       	ldi	r23, 0x00	; 0
     b9c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     ba0:	84 e0       	ldi	r24, 0x04	; 4
     ba2:	91 e0       	ldi	r25, 0x01	; 1
     ba4:	6f ef       	ldi	r22, 0xFF	; 255
     ba6:	7f e3       	ldi	r23, 0x3F	; 63
     ba8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	91 e0       	ldi	r25, 0x01	; 1
     bb0:	60 e0       	ldi	r22, 0x00	; 0
     bb2:	70 e0       	ldi	r23, 0x00	; 0
     bb4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     bb8:	80 e1       	ldi	r24, 0x10	; 16
     bba:	91 e0       	ldi	r25, 0x01	; 1
     bbc:	60 e0       	ldi	r22, 0x00	; 0
     bbe:	70 e0       	ldi	r23, 0x00	; 0
     bc0:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;
	
	
	
	count_finished = FALSE;
     bc4:	10 92 ce 03 	sts	0x03CE, r1
	if (vco == VCO1) { //turn on VCO1 pulse
     bc8:	00 23       	and	r16, r16
     bca:	c1 f4       	brne	.+48     	; 0xbfc <set_vco_init_cv+0x15c>
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     bcc:	0f 2e       	mov	r0, r31
     bce:	fc e3       	ldi	r31, 0x3C	; 60
     bd0:	4f 2e       	mov	r4, r31
     bd2:	f1 e0       	ldi	r31, 0x01	; 1
     bd4:	5f 2e       	mov	r5, r31
     bd6:	f0 2d       	mov	r31, r0
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     bd8:	0f 2e       	mov	r0, r31
     bda:	fc e2       	ldi	r31, 0x2C	; 44
     bdc:	2f 2e       	mov	r2, r31
     bde:	f1 e0       	ldi	r31, 0x01	; 1
     be0:	3f 2e       	mov	r3, r31
     be2:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     be4:	26 e3       	ldi	r18, 0x36	; 54
     be6:	31 e0       	ldi	r19, 0x01	; 1
     be8:	3a 83       	std	Y+2, r19	; 0x02
     bea:	29 83       	std	Y+1, r18	; 0x01
	count_finished = FALSE;
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     bec:	0f 2e       	mov	r0, r31
     bee:	f8 e2       	ldi	r31, 0x28	; 40
     bf0:	6f 2e       	mov	r6, r31
     bf2:	f1 e0       	ldi	r31, 0x01	; 1
     bf4:	7f 2e       	mov	r7, r31
     bf6:	f0 2d       	mov	r31, r0
	
	count_finished = FALSE;
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
     bf8:	81 e0       	ldi	r24, 0x01	; 1
     bfa:	17 c0       	rjmp	.+46     	; 0xc2a <set_vco_init_cv+0x18a>
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     bfc:	0f 2e       	mov	r0, r31
     bfe:	fa e3       	ldi	r31, 0x3A	; 58
     c00:	4f 2e       	mov	r4, r31
     c02:	f1 e0       	ldi	r31, 0x01	; 1
     c04:	5f 2e       	mov	r5, r31
     c06:	f0 2d       	mov	r31, r0
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     c08:	0f 2e       	mov	r0, r31
     c0a:	fe e1       	ldi	r31, 0x1E	; 30
     c0c:	2f 2e       	mov	r2, r31
     c0e:	f1 e0       	ldi	r31, 0x01	; 1
     c10:	3f 2e       	mov	r3, r31
     c12:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     c14:	88 e3       	ldi	r24, 0x38	; 56
     c16:	91 e0       	ldi	r25, 0x01	; 1
     c18:	9a 83       	std	Y+2, r25	; 0x02
     c1a:	89 83       	std	Y+1, r24	; 0x01
		
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     c1c:	0f 2e       	mov	r0, r31
     c1e:	fa e2       	ldi	r31, 0x2A	; 42
     c20:	6f 2e       	mov	r6, r31
     c22:	f1 e0       	ldi	r31, 0x01	; 1
     c24:	7f 2e       	mov	r7, r31
     c26:	f0 2d       	mov	r31, r0
		reference_count = 19111;//38222; //MIDI note C0
		
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
     c28:	80 e4       	ldi	r24, 0x40	; 64
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = 19111;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     c2a:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     c2c:	ed ed       	ldi	r30, 0xDD	; 221
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	80 64       	ori	r24, 0x40	; 64
     c34:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     c36:	80 81       	ld	r24, Z
     c38:	8f 7b       	andi	r24, 0xBF	; 191
     c3a:	80 83       	st	Z, r24
	DATA_BUS = 0;
     c3c:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     c3e:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     c40:	84 b5       	in	r24, 0x24	; 36
     c42:	8f 60       	ori	r24, 0x0F	; 15
     c44:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
     c4a:	ee e6       	ldi	r30, 0x6E	; 110
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	90 81       	ld	r25, Z
     c50:	92 60       	ori	r25, 0x02	; 2
     c52:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
     c54:	80 93 d0 03 	sts	0x03D0, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     c58:	ed e0       	ldi	r30, 0x0D	; 13
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	fc 83       	std	Y+4, r31	; 0x04
     c5e:	eb 83       	std	Y+3, r30	; 0x03
uint16_t vco1_pitch_table[128] = {0};
uint16_t vco2_pitch_table[128] = {0};
	
uint16_t set_vco_init_cv(uint8_t vco) {

	uint16_t init_cv = 0;
     c60:	18 86       	std	Y+8, r1	; 0x08
     c62:	1f 82       	std	Y+7, r1	; 0x07
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			update_display(vco + 1, DEC);
     c64:	80 2f       	mov	r24, r16
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	8c 01       	movw	r16, r24
     c6a:	0f 5f       	subi	r16, 0xFF	; 255
     c6c:	1f 4f       	sbci	r17, 0xFF	; 255

			
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
     c6e:	0f 2e       	mov	r0, r31
     c70:	f0 e2       	ldi	r31, 0x20	; 32
     c72:	ef 2e       	mov	r14, r31
     c74:	f1 e0       	ldi	r31, 0x01	; 1
     c76:	ff 2e       	mov	r15, r31
     c78:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
     c7a:	0f 2e       	mov	r0, r31
     c7c:	f8 e1       	ldi	r31, 0x18	; 24
     c7e:	cf 2e       	mov	r12, r31
     c80:	f1 e0       	ldi	r31, 0x01	; 1
     c82:	df 2e       	mov	r13, r31
     c84:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
     c86:	0f 2e       	mov	r0, r31
     c88:	f4 e0       	ldi	r31, 0x04	; 4
     c8a:	af 2e       	mov	r10, r31
     c8c:	f1 e0       	ldi	r31, 0x01	; 1
     c8e:	bf 2e       	mov	r11, r31
     c90:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     c92:	0f 2e       	mov	r0, r31
     c94:	f6 e0       	ldi	r31, 0x06	; 6
     c96:	8f 2e       	mov	r8, r31
     c98:	f1 e0       	ldi	r31, 0x01	; 1
     c9a:	9f 2e       	mov	r9, r31
     c9c:	f0 2d       	mov	r31, r0
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
     c9e:	21 e0       	ldi	r18, 0x01	; 1
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	0b 80       	ldd	r0, Y+3	; 0x03
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <set_vco_init_cv+0x20a>
     ca6:	22 0f       	add	r18, r18
     ca8:	33 1f       	adc	r19, r19
     caa:	0a 94       	dec	r0
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <set_vco_init_cv+0x206>
     cae:	3e 83       	std	Y+6, r19	; 0x06
     cb0:	2d 83       	std	Y+5, r18	; 0x05
     cb2:	8f 81       	ldd	r24, Y+7	; 0x07
     cb4:	98 85       	ldd	r25, Y+8	; 0x08
     cb6:	82 2b       	or	r24, r18
     cb8:	93 2b       	or	r25, r19
     cba:	98 87       	std	Y+8, r25	; 0x08
     cbc:	8f 83       	std	Y+7, r24	; 0x07
		
		set_control_voltage(vco_init_cv, init_cv);
     cbe:	c3 01       	movw	r24, r6
     cc0:	6f 81       	ldd	r22, Y+7	; 0x07
     cc2:	78 85       	ldd	r23, Y+8	; 0x08
     cc4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
		
		count_finished = FALSE;
     cc8:	10 92 ce 03 	sts	0x03CE, r1
		period_counter = 0;
     ccc:	10 92 d1 03 	sts	0x03D1, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     cd0:	80 91 ce 03 	lds	r24, 0x03CE
     cd4:	88 23       	and	r24, r24
     cd6:	89 f5       	brne	.+98     	; 0xd3a <set_vco_init_cv+0x29a>
			
			update_display(vco + 1, DEC);
     cd8:	c8 01       	movw	r24, r16
     cda:	60 e0       	ldi	r22, 0x00	; 0
     cdc:	0e 94 67 01 	call	0x2ce	; 0x2ce <update_display>

			
			set_control_voltage(vco_init_cv, init_cv);
     ce0:	c3 01       	movw	r24, r6
     ce2:	6f 81       	ldd	r22, Y+7	; 0x07
     ce4:	78 85       	ldd	r23, Y+8	; 0x08
     ce6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
     cea:	c1 01       	movw	r24, r2
     cec:	6f ef       	ldi	r22, 0xFF	; 255
     cee:	7f e3       	ldi	r23, 0x3F	; 63
     cf0:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
     cf4:	c7 01       	movw	r24, r14
     cf6:	60 e0       	ldi	r22, 0x00	; 0
     cf8:	70 e0       	ldi	r23, 0x00	; 0
     cfa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
     cfe:	c6 01       	movw	r24, r12
     d00:	6f ef       	ldi	r22, 0xFF	; 255
     d02:	7f e3       	ldi	r23, 0x3F	; 63
     d04:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
     d08:	c5 01       	movw	r24, r10
     d0a:	6f ef       	ldi	r22, 0xFF	; 255
     d0c:	7f e3       	ldi	r23, 0x3F	; 63
     d0e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     d12:	c4 01       	movw	r24, r8
     d14:	6f ef       	ldi	r22, 0xFF	; 255
     d16:	7f e3       	ldi	r23, 0x3F	; 63
     d18:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	9a 81       	ldd	r25, Y+2	; 0x02
     d20:	6f ef       	ldi	r22, 0xFF	; 255
     d22:	7f e3       	ldi	r23, 0x3F	; 63
     d24:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
     d28:	c2 01       	movw	r24, r4
     d2a:	60 e0       	ldi	r22, 0x00	; 0
     d2c:	70 e0       	ldi	r23, 0x00	; 0
     d2e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
		count_finished = FALSE;
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     d32:	80 91 ce 03 	lds	r24, 0x03CE
     d36:	88 23       	and	r24, r24
     d38:	79 f2       	breq	.-98     	; 0xcd8 <set_vco_init_cv+0x238>
			set_control_voltage(vco_pitch_cv, 0);	
			
		}
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE not AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count > reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
     d3a:	80 91 cc 03 	lds	r24, 0x03CC
     d3e:	90 91 cd 03 	lds	r25, 0x03CD
     d42:	ea e4       	ldi	r30, 0x4A	; 74
     d44:	88 3a       	cpi	r24, 0xA8	; 168
     d46:	9e 07       	cpc	r25, r30
     d48:	20 f4       	brcc	.+8      	; 0xd52 <set_vco_init_cv+0x2b2>
     d4a:	80 91 aa 01 	lds	r24, 0x01AA
     d4e:	88 23       	and	r24, r24
     d50:	51 f4       	brne	.+20     	; 0xd66 <set_vco_init_cv+0x2c6>
     d52:	8d 81       	ldd	r24, Y+5	; 0x05
     d54:	9e 81       	ldd	r25, Y+6	; 0x06
     d56:	80 95       	com	r24
     d58:	90 95       	com	r25
     d5a:	2f 81       	ldd	r18, Y+7	; 0x07
     d5c:	38 85       	ldd	r19, Y+8	; 0x08
     d5e:	28 23       	and	r18, r24
     d60:	39 23       	and	r19, r25
     d62:	38 87       	std	Y+8, r19	; 0x08
     d64:	2f 83       	std	Y+7, r18	; 0x07
		no_overflow = TRUE;
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	80 93 aa 01 	sts	0x01AA, r24
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     d6c:	8b 81       	ldd	r24, Y+3	; 0x03
     d6e:	9c 81       	ldd	r25, Y+4	; 0x04
     d70:	01 97       	sbiw	r24, 0x01	; 1
     d72:	9c 83       	std	Y+4, r25	; 0x04
     d74:	8b 83       	std	Y+3, r24	; 0x03
     d76:	ef ef       	ldi	r30, 0xFF	; 255
     d78:	8f 3f       	cpi	r24, 0xFF	; 255
     d7a:	9e 07       	cpc	r25, r30
     d7c:	09 f0       	breq	.+2      	; 0xd80 <set_vco_init_cv+0x2e0>
     d7e:	8f cf       	rjmp	.-226    	; 0xc9e <set_vco_init_cv+0x1fe>
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
     d80:	80 e0       	ldi	r24, 0x00	; 0
     d82:	91 e0       	ldi	r25, 0x01	; 1
     d84:	60 e0       	ldi	r22, 0x00	; 0
     d86:	70 e0       	ldi	r23, 0x00	; 0
     d88:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
     d8c:	82 e0       	ldi	r24, 0x02	; 2
     d8e:	91 e0       	ldi	r25, 0x01	; 1
     d90:	60 e0       	ldi	r22, 0x00	; 0
     d92:	70 e0       	ldi	r23, 0x00	; 0
     d94:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
     d98:	88 e1       	ldi	r24, 0x18	; 24
     d9a:	91 e0       	ldi	r25, 0x01	; 1
     d9c:	60 e0       	ldi	r22, 0x00	; 0
     d9e:	70 e0       	ldi	r23, 0x00	; 0
     da0:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
     da4:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
     da6:	ee e6       	ldi	r30, 0x6E	; 110
     da8:	f0 e0       	ldi	r31, 0x00	; 0
     daa:	80 81       	ld	r24, Z
     dac:	8d 7f       	andi	r24, 0xFD	; 253
     dae:	80 83       	st	Z, r24
	
	return init_cv;
	
}
     db0:	8f 81       	ldd	r24, Y+7	; 0x07
     db2:	98 85       	ldd	r25, Y+8	; 0x08
     db4:	28 96       	adiw	r28, 0x08	; 8
     db6:	0f b6       	in	r0, 0x3f	; 63
     db8:	f8 94       	cli
     dba:	de bf       	out	0x3e, r29	; 62
     dbc:	0f be       	out	0x3f, r0	; 63
     dbe:	cd bf       	out	0x3d, r28	; 61
     dc0:	df 91       	pop	r29
     dc2:	cf 91       	pop	r28
     dc4:	1f 91       	pop	r17
     dc6:	0f 91       	pop	r16
     dc8:	ff 90       	pop	r15
     dca:	ef 90       	pop	r14
     dcc:	df 90       	pop	r13
     dce:	cf 90       	pop	r12
     dd0:	bf 90       	pop	r11
     dd2:	af 90       	pop	r10
     dd4:	9f 90       	pop	r9
     dd6:	8f 90       	pop	r8
     dd8:	7f 90       	pop	r7
     dda:	6f 90       	pop	r6
     ddc:	5f 90       	pop	r5
     dde:	4f 90       	pop	r4
     de0:	3f 90       	pop	r3
     de2:	2f 90       	pop	r2
     de4:	08 95       	ret

00000de6 <tune_octave>:

void tune_octave(uint8_t octave, uint8_t vco) {
     de6:	2f 92       	push	r2
     de8:	3f 92       	push	r3
     dea:	4f 92       	push	r4
     dec:	5f 92       	push	r5
     dee:	6f 92       	push	r6
     df0:	7f 92       	push	r7
     df2:	8f 92       	push	r8
     df4:	9f 92       	push	r9
     df6:	af 92       	push	r10
     df8:	bf 92       	push	r11
     dfa:	cf 92       	push	r12
     dfc:	df 92       	push	r13
     dfe:	ef 92       	push	r14
     e00:	ff 92       	push	r15
     e02:	0f 93       	push	r16
     e04:	1f 93       	push	r17
     e06:	cf 93       	push	r28
     e08:	df 93       	push	r29
     e0a:	cd b7       	in	r28, 0x3d	; 61
     e0c:	de b7       	in	r29, 0x3e	; 62
     e0e:	e4 97       	sbiw	r28, 0x34	; 52
     e10:	0f b6       	in	r0, 0x3f	; 63
     e12:	f8 94       	cli
     e14:	de bf       	out	0x3e, r29	; 62
     e16:	0f be       	out	0x3f, r0	; 63
     e18:	cd bf       	out	0x3d, r28	; 61
     e1a:	e8 2e       	mov	r14, r24
     e1c:	06 2f       	mov	r16, r22

	uint16_t pitch_reference[12] = { //holds the 2.5MHz counts for each note within an octave independent of octave # being tuned
     e1e:	de 01       	movw	r26, r28
     e20:	11 96       	adiw	r26, 0x01	; 1
     e22:	e8 e8       	ldi	r30, 0x88	; 136
     e24:	f1 e0       	ldi	r31, 0x01	; 1
     e26:	88 e1       	ldi	r24, 0x18	; 24
     e28:	01 90       	ld	r0, Z+
     e2a:	0d 92       	st	X+, r0
     e2c:	81 50       	subi	r24, 0x01	; 1
     e2e:	e1 f7       	brne	.-8      	; 0xe28 <tune_octave+0x42>
	PITCH_Ab,
	PITCH_B
	    
    };
	
	uint8_t period_table[10] = {1, 2, 4, 1, 2, 4, 8, 16, 32, 64}; //the number of  periods that need to be counted for octaves 0-9
     e30:	de 01       	movw	r26, r28
     e32:	59 96       	adiw	r26, 0x19	; 25
     e34:	e0 ea       	ldi	r30, 0xA0	; 160
     e36:	f1 e0       	ldi	r31, 0x01	; 1
     e38:	8a e0       	ldi	r24, 0x0A	; 10
     e3a:	01 90       	ld	r0, Z+
     e3c:	0d 92       	st	X+, r0
     e3e:	81 50       	subi	r24, 0x01	; 1
     e40:	e1 f7       	brne	.-8      	; 0xe3a <tune_octave+0x54>
	//octaves 0-2 use /64 0.312500 MHz timer/counter1 clock rate
	//octaves 3-9 use /8 2.5 MHz timer/counter1 clock rate
	
	period = period_table[octave]; //set period number to be counted
     e42:	ce 2c       	mov	r12, r14
     e44:	dd 24       	eor	r13, r13
     e46:	fe 01       	movw	r30, r28
     e48:	ec 0d       	add	r30, r12
     e4a:	fd 1d       	adc	r31, r13
     e4c:	81 8d       	ldd	r24, Z+25	; 0x19
     e4e:	80 93 d0 03 	sts	0x03D0, r24
	
	//to do:
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     e52:	80 e2       	ldi	r24, 0x20	; 32
     e54:	91 e0       	ldi	r25, 0x01	; 1
     e56:	60 e0       	ldi	r22, 0x00	; 0
     e58:	70 e0       	ldi	r23, 0x00	; 0
     e5a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     e5e:	82 e3       	ldi	r24, 0x32	; 50
     e60:	91 e0       	ldi	r25, 0x01	; 1
     e62:	60 e0       	ldi	r22, 0x00	; 0
     e64:	70 e0       	ldi	r23, 0x00	; 0
     e66:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     e6a:	84 e3       	ldi	r24, 0x34	; 52
     e6c:	91 e0       	ldi	r25, 0x01	; 1
     e6e:	60 e0       	ldi	r22, 0x00	; 0
     e70:	70 e0       	ldi	r23, 0x00	; 0
     e72:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     e76:	8e ea       	ldi	r24, 0xAE	; 174
     e78:	91 e0       	ldi	r25, 0x01	; 1
     e7a:	60 e0       	ldi	r22, 0x00	; 0
     e7c:	70 e0       	ldi	r23, 0x00	; 0
     e7e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     e82:	84 e2       	ldi	r24, 0x24	; 36
     e84:	91 e0       	ldi	r25, 0x01	; 1
     e86:	60 e0       	ldi	r22, 0x00	; 0
     e88:	70 e0       	ldi	r23, 0x00	; 0
     e8a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     e8e:	8e e2       	ldi	r24, 0x2E	; 46
     e90:	91 e0       	ldi	r25, 0x01	; 1
     e92:	60 e0       	ldi	r22, 0x00	; 0
     e94:	70 e0       	ldi	r23, 0x00	; 0
     e96:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     e9a:	80 e3       	ldi	r24, 0x30	; 48
     e9c:	91 e0       	ldi	r25, 0x01	; 1
     e9e:	60 e0       	ldi	r22, 0x00	; 0
     ea0:	70 e0       	ldi	r23, 0x00	; 0
     ea2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     ea6:	82 e1       	ldi	r24, 0x12	; 18
     ea8:	91 e0       	ldi	r25, 0x01	; 1
     eaa:	60 e0       	ldi	r22, 0x00	; 0
     eac:	70 e0       	ldi	r23, 0x00	; 0
     eae:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     eb2:	8c e1       	ldi	r24, 0x1C	; 28
     eb4:	91 e0       	ldi	r25, 0x01	; 1
     eb6:	60 e0       	ldi	r22, 0x00	; 0
     eb8:	70 e0       	ldi	r23, 0x00	; 0
     eba:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     ebe:	84 e1       	ldi	r24, 0x14	; 20
     ec0:	91 e0       	ldi	r25, 0x01	; 1
     ec2:	60 e0       	ldi	r22, 0x00	; 0
     ec4:	70 e0       	ldi	r23, 0x00	; 0
     ec6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     eca:	86 e1       	ldi	r24, 0x16	; 22
     ecc:	91 e0       	ldi	r25, 0x01	; 1
     ece:	60 e0       	ldi	r22, 0x00	; 0
     ed0:	70 e0       	ldi	r23, 0x00	; 0
     ed2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     ed6:	88 e1       	ldi	r24, 0x18	; 24
     ed8:	91 e0       	ldi	r25, 0x01	; 1
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f e3       	ldi	r23, 0x3F	; 63
     ede:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     ee2:	8a e1       	ldi	r24, 0x1A	; 26
     ee4:	91 e0       	ldi	r25, 0x01	; 1
     ee6:	60 e0       	ldi	r22, 0x00	; 0
     ee8:	70 e0       	ldi	r23, 0x00	; 0
     eea:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     eee:	82 e2       	ldi	r24, 0x22	; 34
     ef0:	91 e0       	ldi	r25, 0x01	; 1
     ef2:	60 e0       	ldi	r22, 0x00	; 0
     ef4:	70 e0       	ldi	r23, 0x00	; 0
     ef6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     efa:	8c e0       	ldi	r24, 0x0C	; 12
     efc:	91 e0       	ldi	r25, 0x01	; 1
     efe:	60 e0       	ldi	r22, 0x00	; 0
     f00:	70 e0       	ldi	r23, 0x00	; 0
     f02:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     f06:	88 e0       	ldi	r24, 0x08	; 8
     f08:	91 e0       	ldi	r25, 0x01	; 1
     f0a:	60 e0       	ldi	r22, 0x00	; 0
     f0c:	70 e0       	ldi	r23, 0x00	; 0
     f0e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     f12:	84 e0       	ldi	r24, 0x04	; 4
     f14:	91 e0       	ldi	r25, 0x01	; 1
     f16:	6f ef       	ldi	r22, 0xFF	; 255
     f18:	7f e3       	ldi	r23, 0x3F	; 63
     f1a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	91 e0       	ldi	r25, 0x01	; 1
     f22:	60 e0       	ldi	r22, 0x00	; 0
     f24:	70 e0       	ldi	r23, 0x00	; 0
     f26:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     f2a:	80 e1       	ldi	r24, 0x10	; 16
     f2c:	91 e0       	ldi	r25, 0x01	; 1
     f2e:	60 e0       	ldi	r22, 0x00	; 0
     f30:	70 e0       	ldi	r23, 0x00	; 0
     f32:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;	

	if (vco == VCO1) { //set up parameters for VCO1 tuning
     f36:	00 23       	and	r16, r16
     f38:	19 f5       	brne	.+70     	; 0xf80 <tune_octave+0x19a>
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10;
		init_cv = vco1_init_cv;
     f3a:	20 91 ca 03 	lds	r18, 0x03CA
     f3e:	30 91 cb 03 	lds	r19, 0x03CB
     f42:	3e a3       	lds	r19, 0x5e
     f44:	2d a3       	lds	r18, 0x5d
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     f46:	0f 2e       	mov	r0, r31
     f48:	fc e3       	ldi	r31, 0x3C	; 60
     f4a:	4f 2e       	mov	r4, r31
     f4c:	f1 e0       	ldi	r31, 0x01	; 1
     f4e:	5f 2e       	mov	r5, r31
     f50:	f0 2d       	mov	r31, r0
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     f52:	8c e2       	ldi	r24, 0x2C	; 44
     f54:	91 e0       	ldi	r25, 0x01	; 1
     f56:	9a a7       	lds	r25, 0x7a
     f58:	89 a7       	lds	r24, 0x79
	if (vco == VCO1) { //set up parameters for VCO1 tuning
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     f5a:	e6 e3       	ldi	r30, 0x36	; 54
     f5c:	f1 e0       	ldi	r31, 0x01	; 1
     f5e:	f8 a7       	lds	r31, 0x78
     f60:	ef a3       	lds	r30, 0x5f

	if (vco == VCO1) { //set up parameters for VCO1 tuning
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     f62:	0f 2e       	mov	r0, r31
     f64:	f8 e2       	ldi	r31, 0x28	; 40
     f66:	2f 2e       	mov	r2, r31
     f68:	f1 e0       	ldi	r31, 0x01	; 1
     f6a:	3f 2e       	mov	r3, r31
     f6c:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10;
		init_cv = vco1_init_cv;
		vco_pitch_table = vco1_pitch_table;
     f6e:	08 ec       	ldi	r16, 0xC8	; 200
     f70:	12 e0       	ldi	r17, 0x02	; 2
		switch_byte |= (1<<VCO1_SAW);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10;
     f72:	0f 2e       	mov	r0, r31
     f74:	fa e0       	ldi	r31, 0x0A	; 10
     f76:	8f 2e       	mov	r8, r31
     f78:	f0 2d       	mov	r31, r0
	struct control_voltage *vco_pitch_cv;	

	if (vco == VCO1) { //set up parameters for VCO1 tuning
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_SAW);
     f7a:	aa 24       	eor	r10, r10
     f7c:	a3 94       	inc	r10
     f7e:	23 c0       	rjmp	.+70     	; 0xfc6 <tune_octave+0x1e0>
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20;
		init_cv = vco2_init_cv;
     f80:	20 91 c8 03 	lds	r18, 0x03C8
     f84:	30 91 c9 03 	lds	r19, 0x03C9
     f88:	3e a3       	lds	r19, 0x5e
     f8a:	2d a3       	lds	r18, 0x5d
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     f8c:	0f 2e       	mov	r0, r31
     f8e:	fa e3       	ldi	r31, 0x3A	; 58
     f90:	4f 2e       	mov	r4, r31
     f92:	f1 e0       	ldi	r31, 0x01	; 1
     f94:	5f 2e       	mov	r5, r31
     f96:	f0 2d       	mov	r31, r0
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     f98:	8e e1       	ldi	r24, 0x1E	; 30
     f9a:	91 e0       	ldi	r25, 0x01	; 1
     f9c:	9a a7       	lds	r25, 0x7a
     f9e:	89 a7       	lds	r24, 0x79
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     fa0:	e8 e3       	ldi	r30, 0x38	; 56
     fa2:	f1 e0       	ldi	r31, 0x01	; 1
     fa4:	f8 a7       	lds	r31, 0x78
     fa6:	ef a3       	lds	r30, 0x5f
		
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     fa8:	0f 2e       	mov	r0, r31
     faa:	fa e2       	ldi	r31, 0x2A	; 42
     fac:	2f 2e       	mov	r2, r31
     fae:	f1 e0       	ldi	r31, 0x01	; 1
     fb0:	3f 2e       	mov	r3, r31
     fb2:	f0 2d       	mov	r31, r0
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20;
		init_cv = vco2_init_cv;
		vco_pitch_table = vco2_pitch_table;
     fb4:	08 ec       	ldi	r16, 0xC8	; 200
     fb6:	11 e0       	ldi	r17, 0x01	; 1
		switch_byte |= (1<<VCO2_SAW);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20;
     fb8:	0f 2e       	mov	r0, r31
     fba:	f4 e1       	ldi	r31, 0x14	; 20
     fbc:	8f 2e       	mov	r8, r31
     fbe:	f0 2d       	mov	r31, r0
		
		
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_SAW);
     fc0:	aa 24       	eor	r10, r10
     fc2:	68 94       	set
     fc4:	a6 f8       	bld	r10, 6
		vco_number = 20;
		init_cv = vco2_init_cv;
		vco_pitch_table = vco2_pitch_table;
	}
	
	if (octave <= 2) {
     fc6:	f2 e0       	ldi	r31, 0x02	; 2
     fc8:	fe 15       	cp	r31, r14
     fca:	20 f0       	brcs	.+8      	; 0xfd4 <tune_octave+0x1ee>
		
		//set timer/counter1 to /64 0.3125 MHz
		timer1_clock = (1<<CS11) | (1<<CS10);
     fcc:	83 e0       	ldi	r24, 0x03	; 3
     fce:	80 93 cf 03 	sts	0x03CF, r24
     fd2:	03 c0       	rjmp	.+6      	; 0xfda <tune_octave+0x1f4>
		
	} else {
		
		//set timer/counter1 to /8 2.5 MHz
		timer1_clock = (1<<CS11);
     fd4:	82 e0       	ldi	r24, 0x02	; 2
     fd6:	80 93 cf 03 	sts	0x03CF, r24
		
	}

	//set VCO init offset CV
	set_control_voltage(vco_init_cv, init_cv);
     fda:	c1 01       	movw	r24, r2
     fdc:	6d a1       	lds	r22, 0x4d
     fde:	7e a1       	lds	r23, 0x4e
     fe0:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	//latch switch data
	DATA_BUS = switch_byte;
     fe4:	a2 b8       	out	0x02, r10	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     fe6:	ed ed       	ldi	r30, 0xDD	; 221
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	80 64       	ori	r24, 0x40	; 64
     fee:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     ff0:	80 81       	ld	r24, Z
     ff2:	8f 7b       	andi	r24, 0xBF	; 191
     ff4:	80 83       	st	Z, r24
	DATA_BUS = 0;
     ff6:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     ff8:	89 9a       	sbi	0x11, 1	; 17
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     ffa:	84 b5       	in	r24, 0x24	; 36
     ffc:	8f 60       	ori	r24, 0x0F	; 15
     ffe:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    1004:	ee e6       	ldi	r30, 0x6E	; 110
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	82 60       	ori	r24, 0x02	; 2
    100c:	80 83       	st	Z, r24
    100e:	9e 01       	movw	r18, r28
    1010:	2f 5f       	subi	r18, 0xFF	; 255
    1012:	3f 4f       	sbci	r19, 0xFF	; 255
    1014:	3a ab       	sts	0x5a, r19
    1016:	29 ab       	sts	0x59, r18
		
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    1018:	c6 01       	movw	r24, r12
    101a:	88 0f       	add	r24, r24
    101c:	99 1f       	adc	r25, r25
    101e:	8c 0d       	add	r24, r12
    1020:	9d 1d       	adc	r25, r13
	
	return init_cv;
	
}

void tune_octave(uint8_t octave, uint8_t vco) {
    1022:	88 0f       	add	r24, r24
    1024:	99 1f       	adc	r25, r25
    1026:	88 0f       	add	r24, r24
    1028:	99 1f       	adc	r25, r25
    102a:	88 0f       	add	r24, r24
    102c:	99 1f       	adc	r25, r25
    102e:	02 97       	sbiw	r24, 0x02	; 2
    1030:	f8 01       	movw	r30, r16
    1032:	e8 0f       	add	r30, r24
    1034:	f9 1f       	adc	r31, r25
    1036:	fc ab       	sts	0x5c, r31
    1038:	eb ab       	sts	0x5b, r30
    103a:	9e 01       	movw	r18, r28
    103c:	27 5e       	subi	r18, 0xE7	; 231
    103e:	3f 4f       	sbci	r19, 0xFF	; 255
    1040:	3c a3       	lds	r19, 0x5c
    1042:	2b a3       	lds	r18, 0x5b
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
				update_display(vco_number + octave, DEC);	
    1044:	c8 0c       	add	r12, r8
    1046:	d1 1c       	adc	r13, r1
				//need to have a watchdog timer here to escape while loop if it takes too long
			
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
				set_control_voltage(vco_init_cv, init_cv);
				set_control_voltage(vco_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);
    1048:	0f 2e       	mov	r0, r31
    104a:	f0 e2       	ldi	r31, 0x20	; 32
    104c:	af 2e       	mov	r10, r31
    104e:	f1 e0       	ldi	r31, 0x01	; 1
    1050:	bf 2e       	mov	r11, r31
    1052:	f0 2d       	mov	r31, r0
				set_control_voltage(&cutoff_cv, MAX);
    1054:	0f 2e       	mov	r0, r31
    1056:	f8 e1       	ldi	r31, 0x18	; 24
    1058:	8f 2e       	mov	r8, r31
    105a:	f1 e0       	ldi	r31, 0x01	; 1
    105c:	9f 2e       	mov	r9, r31
    105e:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_1_cv, MAX);
    1060:	0f 2e       	mov	r0, r31
    1062:	f4 e0       	ldi	r31, 0x04	; 4
    1064:	6f 2e       	mov	r6, r31
    1066:	f1 e0       	ldi	r31, 0x01	; 1
    1068:	7f 2e       	mov	r7, r31
    106a:	f0 2d       	mov	r31, r0
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
    106c:	e9 a9       	sts	0x49, r30
    106e:	fa a9       	sts	0x4a, r31
    1070:	21 91       	ld	r18, Z+
    1072:	31 91       	ld	r19, Z+
    1074:	fa ab       	sts	0x5a, r31
    1076:	e9 ab       	sts	0x59, r30
    1078:	3e a7       	lds	r19, 0x7e
    107a:	2d a7       	lds	r18, 0x7d
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    107c:	eb a9       	sts	0x4b, r30
    107e:	fc a9       	sts	0x4c, r31
    1080:	81 91       	ld	r24, Z+
    1082:	91 91       	ld	r25, Z+
    1084:	fc ab       	sts	0x5c, r31
    1086:	eb ab       	sts	0x5b, r30
    1088:	8c 01       	movw	r16, r24
    108a:	08 57       	subi	r16, 0x78	; 120
    108c:	1f 4f       	sbci	r17, 0xFF	; 255
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
    108e:	26 e0       	ldi	r18, 0x06	; 6
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	3c a7       	lds	r19, 0x7c
    1094:	2b a7       	lds	r18, 0x7b
				set_control_voltage(vco_init_cv, init_cv);
				set_control_voltage(vco_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);
				set_control_voltage(&cutoff_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1096:	0f 2e       	mov	r0, r31
    1098:	f6 e0       	ldi	r31, 0x06	; 6
    109a:	ef 2e       	mov	r14, r31
    109c:	f1 e0       	ldi	r31, 0x01	; 1
    109e:	ff 2e       	mov	r15, r31
    10a0:	f0 2d       	mov	r31, r0
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set
    10a2:	c8 01       	movw	r24, r16
    10a4:	0b a4       	lds	r16, 0xab
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <tune_octave+0x2c6>
    10a8:	96 95       	lsr	r25
    10aa:	87 95       	ror	r24
    10ac:	0a 94       	dec	r0
    10ae:	e2 f7       	brpl	.-8      	; 0x10a8 <tune_octave+0x2c2>
    10b0:	0b a4       	lds	r16, 0xab
    10b2:	02 c0       	rjmp	.+4      	; 0x10b8 <tune_octave+0x2d2>
    10b4:	88 0f       	add	r24, r24
    10b6:	99 1f       	adc	r25, r25
    10b8:	0a 94       	dec	r0
    10ba:	e2 f7       	brpl	.-8      	; 0x10b4 <tune_octave+0x2ce>
			osc_pitch_cv |= (1<<dac_bit);
    10bc:	e1 e0       	ldi	r30, 0x01	; 1
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	0b a4       	lds	r16, 0xab
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <tune_octave+0x2e2>
    10c4:	ee 0f       	add	r30, r30
    10c6:	ff 1f       	adc	r31, r31
    10c8:	0a 94       	dec	r0
    10ca:	e2 f7       	brpl	.-8      	; 0x10c4 <tune_octave+0x2de>
    10cc:	f8 ab       	sts	0x58, r31
    10ce:	ef a7       	lds	r30, 0x7f
    10d0:	8f 01       	movw	r16, r30
    10d2:	08 2b       	or	r16, r24
    10d4:	19 2b       	or	r17, r25

			set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    10d6:	c2 01       	movw	r24, r4
    10d8:	b8 01       	movw	r22, r16
    10da:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			count_finished = FALSE;
    10de:	10 92 ce 03 	sts	0x03CE, r1
			period_counter = 0;
    10e2:	10 92 d1 03 	sts	0x03D1, r1
			

			while (count_finished == FALSE) {
    10e6:	80 91 ce 03 	lds	r24, 0x03CE
    10ea:	88 23       	and	r24, r24
    10ec:	89 f5       	brne	.+98     	; 0x1150 <__stack+0x51>
				update_display(vco_number + octave, DEC);	
    10ee:	c6 01       	movw	r24, r12
    10f0:	60 e0       	ldi	r22, 0x00	; 0
    10f2:	0e 94 67 01 	call	0x2ce	; 0x2ce <update_display>
				//need to have a watchdog timer here to escape while loop if it takes too long
			
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    10f6:	c2 01       	movw	r24, r4
    10f8:	b8 01       	movw	r22, r16
    10fa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(vco_init_cv, init_cv);
    10fe:	c1 01       	movw	r24, r2
    1100:	6d a1       	lds	r22, 0x4d
    1102:	7e a1       	lds	r23, 0x4e
    1104:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(vco_pw_cv, MAX);
    1108:	89 a5       	lds	r24, 0x69
    110a:	9a a5       	lds	r25, 0x6a
    110c:	6f ef       	ldi	r22, 0xFF	; 255
    110e:	7f e3       	ldi	r23, 0x3F	; 63
    1110:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);
    1114:	c5 01       	movw	r24, r10
    1116:	60 e0       	ldi	r22, 0x00	; 0
    1118:	70 e0       	ldi	r23, 0x00	; 0
    111a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&cutoff_cv, MAX);
    111e:	c4 01       	movw	r24, r8
    1120:	6f ef       	ldi	r22, 0xFF	; 255
    1122:	7f e3       	ldi	r23, 0x3F	; 63
    1124:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
    1128:	c3 01       	movw	r24, r6
    112a:	6f ef       	ldi	r22, 0xFF	; 255
    112c:	7f e3       	ldi	r23, 0x3F	; 63
    112e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1132:	c7 01       	movw	r24, r14
    1134:	6f ef       	ldi	r22, 0xFF	; 255
    1136:	7f e3       	ldi	r23, 0x3F	; 63
    1138:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(vco_mix_cv, MAX);
    113c:	8f a1       	lds	r24, 0x4f
    113e:	98 a5       	lds	r25, 0x68
    1140:	6f ef       	ldi	r22, 0xFF	; 255
    1142:	7f e3       	ldi	r23, 0x3F	; 63
    1144:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, osc_pitch_cv);
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
    1148:	80 91 ce 03 	lds	r24, 0x03CE
    114c:	88 23       	and	r24, r24
    114e:	79 f2       	breq	.-98     	; 0x10ee <tune_octave+0x308>
			
			
			}							
				
			//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
			if ((osc_count < reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    1150:	80 91 cc 03 	lds	r24, 0x03CC
    1154:	90 91 cd 03 	lds	r25, 0x03CD
    1158:	2d a5       	lds	r18, 0x6d
    115a:	3e a5       	lds	r19, 0x6e
    115c:	82 17       	cp	r24, r18
    115e:	93 07       	cpc	r25, r19
    1160:	50 f4       	brcc	.+20     	; 0x1176 <__stack+0x77>
    1162:	80 91 aa 01 	lds	r24, 0x01AA
    1166:	81 30       	cpi	r24, 0x01	; 1
    1168:	31 f4       	brne	.+12     	; 0x1176 <__stack+0x77>
    116a:	8f a5       	lds	r24, 0x6f
    116c:	98 a9       	sts	0x48, r25
    116e:	80 95       	com	r24
    1170:	90 95       	com	r25
    1172:	08 23       	and	r16, r24
    1174:	19 23       	and	r17, r25
				
			if (osc_count == reference_count && no_overflow == TRUE) {
    1176:	80 91 cc 03 	lds	r24, 0x03CC
    117a:	90 91 cd 03 	lds	r25, 0x03CD
    117e:	ed a5       	lds	r30, 0x6d
    1180:	fe a5       	lds	r31, 0x6e
    1182:	8e 17       	cp	r24, r30
    1184:	9f 07       	cpc	r25, r31
    1186:	21 f4       	brne	.+8      	; 0x1190 <__stack+0x91>
    1188:	80 91 aa 01 	lds	r24, 0x01AA
    118c:	81 30       	cpi	r24, 0x01	; 1
    118e:	71 f0       	breq	.+28     	; 0x11ac <__stack+0xad>
				break;	//if you hit the reference count then get out of here		
			}				
			no_overflow = TRUE;
    1190:	81 e0       	ldi	r24, 0x01	; 1
    1192:	80 93 aa 01 	sts	0x01AA, r24
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
    1196:	2b a5       	lds	r18, 0x6b
    1198:	3c a5       	lds	r19, 0x6c
    119a:	21 50       	subi	r18, 0x01	; 1
    119c:	30 40       	sbci	r19, 0x00	; 0
    119e:	3c a7       	lds	r19, 0x7c
    11a0:	2b a7       	lds	r18, 0x7b
    11a2:	8f ef       	ldi	r24, 0xFF	; 255
    11a4:	2f 3f       	cpi	r18, 0xFF	; 255
    11a6:	38 07       	cpc	r19, r24
    11a8:	09 f0       	breq	.+2      	; 0x11ac <__stack+0xad>
    11aa:	7b cf       	rjmp	.-266    	; 0x10a2 <tune_octave+0x2bc>
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
		*(vco_pitch_table + (octave*12 + note_number)) = osc_pitch_cv;		
    11ac:	eb a9       	sts	0x4b, r30
    11ae:	fc a9       	sts	0x4c, r31
    11b0:	11 83       	std	Z+1, r17	; 0x01
    11b2:	00 83       	st	Z, r16
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
	for (int note_number = 0; note_number <= 11; note_number++) 
    11b4:	29 a9       	sts	0x49, r18
    11b6:	3a a9       	sts	0x4a, r19
    11b8:	8b a1       	lds	r24, 0x4b
    11ba:	9c a1       	lds	r25, 0x4c
    11bc:	28 17       	cp	r18, r24
    11be:	39 07       	cpc	r19, r25
    11c0:	09 f0       	breq	.+2      	; 0x11c4 <__stack+0xc5>
    11c2:	54 cf       	rjmp	.-344    	; 0x106c <tune_octave+0x286>
	//}



	
	PORTF &= ~(1<<GATE); //turn gate off
    11c4:	89 98       	cbi	0x11, 1	; 17
		
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    11c6:	ee e6       	ldi	r30, 0x6E	; 110
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	8d 7f       	andi	r24, 0xFD	; 253
    11ce:	80 83       	st	Z, r24
	
	
    11d0:	e4 96       	adiw	r28, 0x34	; 52
    11d2:	0f b6       	in	r0, 0x3f	; 63
    11d4:	f8 94       	cli
    11d6:	de bf       	out	0x3e, r29	; 62
    11d8:	0f be       	out	0x3f, r0	; 63
    11da:	cd bf       	out	0x3d, r28	; 61
    11dc:	df 91       	pop	r29
    11de:	cf 91       	pop	r28
    11e0:	1f 91       	pop	r17
    11e2:	0f 91       	pop	r16
    11e4:	ff 90       	pop	r15
    11e6:	ef 90       	pop	r14
    11e8:	df 90       	pop	r13
    11ea:	cf 90       	pop	r12
    11ec:	bf 90       	pop	r11
    11ee:	af 90       	pop	r10
    11f0:	9f 90       	pop	r9
    11f2:	8f 90       	pop	r8
    11f4:	7f 90       	pop	r7
    11f6:	6f 90       	pop	r6
    11f8:	5f 90       	pop	r5
    11fa:	4f 90       	pop	r4
    11fc:	3f 90       	pop	r3
    11fe:	2f 90       	pop	r2
    1200:	08 95       	ret

00001202 <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    1202:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    1204:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    1206:	74 83       	std	Z+4, r23	; 0x04
    1208:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    120a:	11 82       	std	Z+1, r1	; 0x01
    120c:	10 82       	st	Z, r1
}
    120e:	08 95       	ret

00001210 <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    1210:	1f 93       	push	r17
    1212:	cf 93       	push	r28
    1214:	df 93       	push	r29
    1216:	ec 01       	movw	r28, r24
    1218:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    121a:	0e 94 77 09 	call	0x12ee	; 0x12ee <store_and_clear_interrupt>
    121e:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    1220:	39 81       	ldd	r19, Y+1	; 0x01
    1222:	83 2f       	mov	r24, r19
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	01 96       	adiw	r24, 0x01	; 1
    1228:	6a 81       	ldd	r22, Y+2	; 0x02
    122a:	70 e0       	ldi	r23, 0x00	; 0
    122c:	0e 94 d0 0f 	call	0x1fa0	; 0x1fa0 <__divmodhi4>
    1230:	48 81       	ld	r20, Y
    1232:	50 e0       	ldi	r21, 0x00	; 0
    1234:	84 17       	cp	r24, r20
    1236:	95 07       	cpc	r25, r21
    1238:	29 f4       	brne	.+10     	; 0x1244 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    123a:	82 2f       	mov	r24, r18
    123c:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <restore_interrupt_setting>
      return false;
    1240:	80 e0       	ldi	r24, 0x00	; 0
    1242:	11 c0       	rjmp	.+34     	; 0x1266 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    1244:	eb 81       	ldd	r30, Y+3	; 0x03
    1246:	fc 81       	ldd	r31, Y+4	; 0x04
    1248:	e3 0f       	add	r30, r19
    124a:	f1 1d       	adc	r31, r1
    124c:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    124e:	89 81       	ldd	r24, Y+1	; 0x01
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	01 96       	adiw	r24, 0x01	; 1
    1254:	6a 81       	ldd	r22, Y+2	; 0x02
    1256:	70 e0       	ldi	r23, 0x00	; 0
    1258:	0e 94 d0 0f 	call	0x1fa0	; 0x1fa0 <__divmodhi4>
    125c:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    125e:	82 2f       	mov	r24, r18
    1260:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <restore_interrupt_setting>
      return true;
    1264:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    1266:	df 91       	pop	r29
    1268:	cf 91       	pop	r28
    126a:	1f 91       	pop	r17
    126c:	08 95       	ret

0000126e <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
    1272:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    1274:	0e 94 77 09 	call	0x12ee	; 0x12ee <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    1278:	29 81       	ldd	r18, Y+1	; 0x01
    127a:	98 81       	ld	r25, Y
    127c:	29 17       	cp	r18, r25
    127e:	18 f0       	brcs	.+6      	; 0x1286 <bytequeue_length+0x18>
      len = queue->end - queue->start;
    1280:	c2 2f       	mov	r28, r18
    1282:	c9 1b       	sub	r28, r25
    1284:	03 c0       	rjmp	.+6      	; 0x128c <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    1286:	ca 81       	ldd	r28, Y+2	; 0x02
    1288:	c2 0f       	add	r28, r18
    128a:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    128c:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <restore_interrupt_setting>
   return len;
}
    1290:	8c 2f       	mov	r24, r28
    1292:	df 91       	pop	r29
    1294:	cf 91       	pop	r28
    1296:	08 95       	ret

00001298 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    1298:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    129a:	20 81       	ld	r18, Z
    129c:	86 2f       	mov	r24, r22
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	82 0f       	add	r24, r18
    12a2:	91 1d       	adc	r25, r1
    12a4:	62 81       	ldd	r22, Z+2	; 0x02
    12a6:	70 e0       	ldi	r23, 0x00	; 0
    12a8:	0e 94 d0 0f 	call	0x1fa0	; 0x1fa0 <__divmodhi4>
    12ac:	03 80       	ldd	r0, Z+3	; 0x03
    12ae:	f4 81       	ldd	r31, Z+4	; 0x04
    12b0:	e0 2d       	mov	r30, r0
    12b2:	e8 0f       	add	r30, r24
    12b4:	f9 1f       	adc	r31, r25
}
    12b6:	80 81       	ld	r24, Z
    12b8:	08 95       	ret

000012ba <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    12ba:	1f 93       	push	r17
    12bc:	cf 93       	push	r28
    12be:	df 93       	push	r29
    12c0:	ec 01       	movw	r28, r24
    12c2:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    12c4:	0e 94 77 09 	call	0x12ee	; 0x12ee <store_and_clear_interrupt>
    12c8:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    12ca:	88 81       	ld	r24, Y
    12cc:	21 2f       	mov	r18, r17
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	28 0f       	add	r18, r24
    12d2:	31 1d       	adc	r19, r1
    12d4:	6a 81       	ldd	r22, Y+2	; 0x02
    12d6:	c9 01       	movw	r24, r18
    12d8:	70 e0       	ldi	r23, 0x00	; 0
    12da:	0e 94 d0 0f 	call	0x1fa0	; 0x1fa0 <__divmodhi4>
    12de:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    12e0:	84 2f       	mov	r24, r20
    12e2:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <restore_interrupt_setting>
}
    12e6:	df 91       	pop	r29
    12e8:	cf 91       	pop	r28
    12ea:	1f 91       	pop	r17
    12ec:	08 95       	ret

000012ee <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    12ee:	8f b7       	in	r24, 0x3f	; 63
   cli();
    12f0:	f8 94       	cli
   return sreg;
}
    12f2:	08 95       	ret

000012f4 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    12f4:	8f bf       	out	0x3f, r24	; 63
}
    12f6:	08 95       	ret

000012f8 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    12f8:	88 1f       	adc	r24, r24
    12fa:	88 27       	eor	r24, r24
    12fc:	88 1f       	adc	r24, r24
    12fe:	08 95       	ret

00001300 <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    1300:	91 e0       	ldi	r25, 0x01	; 1
    1302:	88 3f       	cpi	r24, 0xF8	; 248
    1304:	08 f4       	brcc	.+2      	; 0x1308 <midi_is_realtime+0x8>
    1306:	90 e0       	ldi	r25, 0x00	; 0
}
    1308:	89 2f       	mov	r24, r25
    130a:	08 95       	ret

0000130c <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    130c:	28 2f       	mov	r18, r24
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	20 7f       	andi	r18, 0xF0	; 240
    1312:	30 70       	andi	r19, 0x00	; 0
    1314:	20 3c       	cpi	r18, 0xC0	; 192
    1316:	31 05       	cpc	r19, r1
    1318:	e9 f1       	breq	.+122    	; 0x1394 <midi_packet_length+0x88>
    131a:	21 3c       	cpi	r18, 0xC1	; 193
    131c:	31 05       	cpc	r19, r1
    131e:	8c f4       	brge	.+34     	; 0x1342 <midi_packet_length+0x36>
    1320:	20 39       	cpi	r18, 0x90	; 144
    1322:	31 05       	cpc	r19, r1
    1324:	e1 f0       	breq	.+56     	; 0x135e <midi_packet_length+0x52>
    1326:	21 39       	cpi	r18, 0x91	; 145
    1328:	31 05       	cpc	r19, r1
    132a:	24 f4       	brge	.+8      	; 0x1334 <midi_packet_length+0x28>
    132c:	20 38       	cpi	r18, 0x80	; 128
    132e:	31 05       	cpc	r19, r1
    1330:	79 f5       	brne	.+94     	; 0x1390 <midi_packet_length+0x84>
    1332:	15 c0       	rjmp	.+42     	; 0x135e <midi_packet_length+0x52>
    1334:	20 3a       	cpi	r18, 0xA0	; 160
    1336:	31 05       	cpc	r19, r1
    1338:	91 f0       	breq	.+36     	; 0x135e <midi_packet_length+0x52>
    133a:	20 3b       	cpi	r18, 0xB0	; 176
    133c:	31 05       	cpc	r19, r1
    133e:	41 f5       	brne	.+80     	; 0x1390 <midi_packet_length+0x84>
    1340:	0e c0       	rjmp	.+28     	; 0x135e <midi_packet_length+0x52>
    1342:	20 3e       	cpi	r18, 0xE0	; 224
    1344:	31 05       	cpc	r19, r1
    1346:	59 f0       	breq	.+22     	; 0x135e <midi_packet_length+0x52>
    1348:	21 3e       	cpi	r18, 0xE1	; 225
    134a:	31 05       	cpc	r19, r1
    134c:	24 f4       	brge	.+8      	; 0x1356 <midi_packet_length+0x4a>
    134e:	20 3d       	cpi	r18, 0xD0	; 208
    1350:	31 05       	cpc	r19, r1
    1352:	f1 f4       	brne	.+60     	; 0x1390 <midi_packet_length+0x84>
    1354:	1f c0       	rjmp	.+62     	; 0x1394 <midi_packet_length+0x88>
    1356:	20 3f       	cpi	r18, 0xF0	; 240
    1358:	31 05       	cpc	r19, r1
    135a:	d1 f4       	brne	.+52     	; 0x1390 <midi_packet_length+0x84>
    135c:	02 c0       	rjmp	.+4      	; 0x1362 <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    135e:	83 e0       	ldi	r24, 0x03	; 3
    1360:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    1362:	86 3f       	cpi	r24, 0xF6	; 246
    1364:	79 f0       	breq	.+30     	; 0x1384 <midi_packet_length+0x78>
    1366:	87 3f       	cpi	r24, 0xF7	; 247
    1368:	38 f4       	brcc	.+14     	; 0x1378 <midi_packet_length+0x6c>
    136a:	82 3f       	cpi	r24, 0xF2	; 242
    136c:	a9 f0       	breq	.+42     	; 0x1398 <midi_packet_length+0x8c>
    136e:	83 3f       	cpi	r24, 0xF3	; 243
    1370:	59 f0       	breq	.+22     	; 0x1388 <midi_packet_length+0x7c>
    1372:	81 3f       	cpi	r24, 0xF1	; 241
    1374:	59 f4       	brne	.+22     	; 0x138c <midi_packet_length+0x80>
    1376:	08 c0       	rjmp	.+16     	; 0x1388 <midi_packet_length+0x7c>
    1378:	88 3f       	cpi	r24, 0xF8	; 248
    137a:	40 f0       	brcs	.+16     	; 0x138c <midi_packet_length+0x80>
    137c:	8d 3f       	cpi	r24, 0xFD	; 253
    137e:	10 f0       	brcs	.+4      	; 0x1384 <midi_packet_length+0x78>
    1380:	8e 3f       	cpi	r24, 0xFE	; 254
    1382:	20 f0       	brcs	.+8      	; 0x138c <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    1388:	82 e0       	ldi	r24, 0x02	; 2
    138a:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    138c:	80 e0       	ldi	r24, 0x00	; 0
    138e:	08 95       	ret
         }
      default:
         return UNDEFINED;
    1390:	80 e0       	ldi	r24, 0x00	; 0
    1392:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    1394:	82 e0       	ldi	r24, 0x02	; 2
    1396:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    1398:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    139a:	08 95       	ret

0000139c <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    139c:	0f 93       	push	r16
    139e:	34 2f       	mov	r19, r20
    13a0:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    13a2:	46 2f       	mov	r20, r22
    13a4:	4f 70       	andi	r20, 0x0F	; 15
    13a6:	40 6b       	ori	r20, 0xB0	; 176
    13a8:	23 2f       	mov	r18, r19
    13aa:	2f 77       	andi	r18, 0x7F	; 127
    13ac:	0f 77       	andi	r16, 0x7F	; 127
    13ae:	dc 01       	movw	r26, r24
    13b0:	ed 91       	ld	r30, X+
    13b2:	fc 91       	ld	r31, X
    13b4:	63 e0       	ldi	r22, 0x03	; 3
    13b6:	70 e0       	ldi	r23, 0x00	; 0
    13b8:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    13ba:	0f 91       	pop	r16
    13bc:	08 95       	ret

000013be <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    13be:	0f 93       	push	r16
    13c0:	34 2f       	mov	r19, r20
    13c2:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    13c4:	46 2f       	mov	r20, r22
    13c6:	4f 70       	andi	r20, 0x0F	; 15
    13c8:	40 69       	ori	r20, 0x90	; 144
    13ca:	23 2f       	mov	r18, r19
    13cc:	2f 77       	andi	r18, 0x7F	; 127
    13ce:	0f 77       	andi	r16, 0x7F	; 127
    13d0:	dc 01       	movw	r26, r24
    13d2:	ed 91       	ld	r30, X+
    13d4:	fc 91       	ld	r31, X
    13d6:	63 e0       	ldi	r22, 0x03	; 3
    13d8:	70 e0       	ldi	r23, 0x00	; 0
    13da:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    13dc:	0f 91       	pop	r16
    13de:	08 95       	ret

000013e0 <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    13e0:	0f 93       	push	r16
    13e2:	34 2f       	mov	r19, r20
    13e4:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    13e6:	46 2f       	mov	r20, r22
    13e8:	4f 70       	andi	r20, 0x0F	; 15
    13ea:	40 68       	ori	r20, 0x80	; 128
    13ec:	23 2f       	mov	r18, r19
    13ee:	2f 77       	andi	r18, 0x7F	; 127
    13f0:	0f 77       	andi	r16, 0x7F	; 127
    13f2:	dc 01       	movw	r26, r24
    13f4:	ed 91       	ld	r30, X+
    13f6:	fc 91       	ld	r31, X
    13f8:	63 e0       	ldi	r22, 0x03	; 3
    13fa:	70 e0       	ldi	r23, 0x00	; 0
    13fc:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    13fe:	0f 91       	pop	r16
    1400:	08 95       	ret

00001402 <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    1402:	0f 93       	push	r16
    1404:	34 2f       	mov	r19, r20
    1406:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    1408:	46 2f       	mov	r20, r22
    140a:	4f 70       	andi	r20, 0x0F	; 15
    140c:	40 6a       	ori	r20, 0xA0	; 160
    140e:	23 2f       	mov	r18, r19
    1410:	2f 77       	andi	r18, 0x7F	; 127
    1412:	0f 77       	andi	r16, 0x7F	; 127
    1414:	dc 01       	movw	r26, r24
    1416:	ed 91       	ld	r30, X+
    1418:	fc 91       	ld	r31, X
    141a:	63 e0       	ldi	r22, 0x03	; 3
    141c:	70 e0       	ldi	r23, 0x00	; 0
    141e:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    1420:	0f 91       	pop	r16
    1422:	08 95       	ret

00001424 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    1424:	0f 93       	push	r16
    1426:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    1428:	20 e2       	ldi	r18, 0x20	; 32
    142a:	40 30       	cpi	r20, 0x00	; 0
    142c:	52 07       	cpc	r21, r18
    142e:	44 f4       	brge	.+16     	; 0x1440 <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    1430:	a0 ee       	ldi	r26, 0xE0	; 224
    1432:	40 30       	cpi	r20, 0x00	; 0
    1434:	5a 07       	cpc	r21, r26
    1436:	3c f0       	brlt	.+14     	; 0x1446 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    1438:	8a 01       	movw	r16, r20
    143a:	00 50       	subi	r16, 0x00	; 0
    143c:	10 4e       	sbci	r17, 0xE0	; 224
    143e:	05 c0       	rjmp	.+10     	; 0x144a <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    1440:	0f ef       	ldi	r16, 0xFF	; 255
    1442:	1f e3       	ldi	r17, 0x3F	; 63
    1444:	02 c0       	rjmp	.+4      	; 0x144a <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    1446:	00 e0       	ldi	r16, 0x00	; 0
    1448:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    144a:	46 2f       	mov	r20, r22
    144c:	4f 70       	andi	r20, 0x0F	; 15
    144e:	40 6e       	ori	r20, 0xE0	; 224
    1450:	20 2f       	mov	r18, r16
    1452:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    1454:	00 0f       	add	r16, r16
    1456:	01 2f       	mov	r16, r17
    1458:	00 1f       	adc	r16, r16
    145a:	11 0b       	sbc	r17, r17
    145c:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    145e:	0f 77       	andi	r16, 0x7F	; 127
    1460:	dc 01       	movw	r26, r24
    1462:	ed 91       	ld	r30, X+
    1464:	fc 91       	ld	r31, X
    1466:	63 e0       	ldi	r22, 0x03	; 3
    1468:	70 e0       	ldi	r23, 0x00	; 0
    146a:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    146c:	1f 91       	pop	r17
    146e:	0f 91       	pop	r16
    1470:	08 95       	ret

00001472 <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    1472:	0f 93       	push	r16
    1474:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1476:	46 2f       	mov	r20, r22
    1478:	4f 70       	andi	r20, 0x0F	; 15
    147a:	40 6c       	ori	r20, 0xC0	; 192
    147c:	2f 77       	andi	r18, 0x7F	; 127
    147e:	dc 01       	movw	r26, r24
    1480:	ed 91       	ld	r30, X+
    1482:	fc 91       	ld	r31, X
    1484:	62 e0       	ldi	r22, 0x02	; 2
    1486:	70 e0       	ldi	r23, 0x00	; 0
    1488:	00 e0       	ldi	r16, 0x00	; 0
    148a:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    148c:	0f 91       	pop	r16
    148e:	08 95       	ret

00001490 <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    1490:	0f 93       	push	r16
    1492:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1494:	46 2f       	mov	r20, r22
    1496:	4f 70       	andi	r20, 0x0F	; 15
    1498:	40 6d       	ori	r20, 0xD0	; 208
    149a:	2f 77       	andi	r18, 0x7F	; 127
    149c:	dc 01       	movw	r26, r24
    149e:	ed 91       	ld	r30, X+
    14a0:	fc 91       	ld	r31, X
    14a2:	62 e0       	ldi	r22, 0x02	; 2
    14a4:	70 e0       	ldi	r23, 0x00	; 0
    14a6:	00 e0       	ldi	r16, 0x00	; 0
    14a8:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    14aa:	0f 91       	pop	r16
    14ac:	08 95       	ret

000014ae <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    14ae:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    14b0:	dc 01       	movw	r26, r24
    14b2:	ed 91       	ld	r30, X+
    14b4:	fc 91       	ld	r31, X
    14b6:	61 e0       	ldi	r22, 0x01	; 1
    14b8:	70 e0       	ldi	r23, 0x00	; 0
    14ba:	48 ef       	ldi	r20, 0xF8	; 248
    14bc:	20 e0       	ldi	r18, 0x00	; 0
    14be:	00 e0       	ldi	r16, 0x00	; 0
    14c0:	09 95       	icall
}
    14c2:	0f 91       	pop	r16
    14c4:	08 95       	ret

000014c6 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    14c6:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    14c8:	dc 01       	movw	r26, r24
    14ca:	ed 91       	ld	r30, X+
    14cc:	fc 91       	ld	r31, X
    14ce:	61 e0       	ldi	r22, 0x01	; 1
    14d0:	70 e0       	ldi	r23, 0x00	; 0
    14d2:	49 ef       	ldi	r20, 0xF9	; 249
    14d4:	20 e0       	ldi	r18, 0x00	; 0
    14d6:	00 e0       	ldi	r16, 0x00	; 0
    14d8:	09 95       	icall
}
    14da:	0f 91       	pop	r16
    14dc:	08 95       	ret

000014de <midi_send_start>:

void midi_send_start(MidiDevice * device){
    14de:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    14e0:	dc 01       	movw	r26, r24
    14e2:	ed 91       	ld	r30, X+
    14e4:	fc 91       	ld	r31, X
    14e6:	61 e0       	ldi	r22, 0x01	; 1
    14e8:	70 e0       	ldi	r23, 0x00	; 0
    14ea:	4a ef       	ldi	r20, 0xFA	; 250
    14ec:	20 e0       	ldi	r18, 0x00	; 0
    14ee:	00 e0       	ldi	r16, 0x00	; 0
    14f0:	09 95       	icall
}
    14f2:	0f 91       	pop	r16
    14f4:	08 95       	ret

000014f6 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    14f6:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    14f8:	dc 01       	movw	r26, r24
    14fa:	ed 91       	ld	r30, X+
    14fc:	fc 91       	ld	r31, X
    14fe:	61 e0       	ldi	r22, 0x01	; 1
    1500:	70 e0       	ldi	r23, 0x00	; 0
    1502:	4b ef       	ldi	r20, 0xFB	; 251
    1504:	20 e0       	ldi	r18, 0x00	; 0
    1506:	00 e0       	ldi	r16, 0x00	; 0
    1508:	09 95       	icall
}
    150a:	0f 91       	pop	r16
    150c:	08 95       	ret

0000150e <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    150e:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    1510:	dc 01       	movw	r26, r24
    1512:	ed 91       	ld	r30, X+
    1514:	fc 91       	ld	r31, X
    1516:	61 e0       	ldi	r22, 0x01	; 1
    1518:	70 e0       	ldi	r23, 0x00	; 0
    151a:	4c ef       	ldi	r20, 0xFC	; 252
    151c:	20 e0       	ldi	r18, 0x00	; 0
    151e:	00 e0       	ldi	r16, 0x00	; 0
    1520:	09 95       	icall
}
    1522:	0f 91       	pop	r16
    1524:	08 95       	ret

00001526 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    1526:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    1528:	dc 01       	movw	r26, r24
    152a:	ed 91       	ld	r30, X+
    152c:	fc 91       	ld	r31, X
    152e:	61 e0       	ldi	r22, 0x01	; 1
    1530:	70 e0       	ldi	r23, 0x00	; 0
    1532:	4e ef       	ldi	r20, 0xFE	; 254
    1534:	20 e0       	ldi	r18, 0x00	; 0
    1536:	00 e0       	ldi	r16, 0x00	; 0
    1538:	09 95       	icall
}
    153a:	0f 91       	pop	r16
    153c:	08 95       	ret

0000153e <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    153e:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    1540:	dc 01       	movw	r26, r24
    1542:	ed 91       	ld	r30, X+
    1544:	fc 91       	ld	r31, X
    1546:	61 e0       	ldi	r22, 0x01	; 1
    1548:	70 e0       	ldi	r23, 0x00	; 0
    154a:	4f ef       	ldi	r20, 0xFF	; 255
    154c:	20 e0       	ldi	r18, 0x00	; 0
    154e:	00 e0       	ldi	r16, 0x00	; 0
    1550:	09 95       	icall
}
    1552:	0f 91       	pop	r16
    1554:	08 95       	ret

00001556 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    1556:	0f 93       	push	r16
   device->send_func(device, 2,
    1558:	26 2f       	mov	r18, r22
    155a:	2f 77       	andi	r18, 0x7F	; 127
    155c:	dc 01       	movw	r26, r24
    155e:	ed 91       	ld	r30, X+
    1560:	fc 91       	ld	r31, X
    1562:	62 e0       	ldi	r22, 0x02	; 2
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	41 ef       	ldi	r20, 0xF1	; 241
    1568:	00 e0       	ldi	r16, 0x00	; 0
    156a:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    156c:	0f 91       	pop	r16
    156e:	08 95       	ret

00001570 <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    1570:	0f 93       	push	r16
    1572:	1f 93       	push	r17
   device->send_func(device, 3,
    1574:	26 2f       	mov	r18, r22
    1576:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    1578:	8b 01       	movw	r16, r22
    157a:	00 0f       	add	r16, r16
    157c:	01 2f       	mov	r16, r17
    157e:	00 1f       	adc	r16, r16
    1580:	11 0b       	sbc	r17, r17
    1582:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    1584:	0f 77       	andi	r16, 0x7F	; 127
    1586:	dc 01       	movw	r26, r24
    1588:	ed 91       	ld	r30, X+
    158a:	fc 91       	ld	r31, X
    158c:	63 e0       	ldi	r22, 0x03	; 3
    158e:	70 e0       	ldi	r23, 0x00	; 0
    1590:	42 ef       	ldi	r20, 0xF2	; 242
    1592:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    1594:	1f 91       	pop	r17
    1596:	0f 91       	pop	r16
    1598:	08 95       	ret

0000159a <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    159a:	0f 93       	push	r16
   device->send_func(device, 2,
    159c:	26 2f       	mov	r18, r22
    159e:	2f 77       	andi	r18, 0x7F	; 127
    15a0:	dc 01       	movw	r26, r24
    15a2:	ed 91       	ld	r30, X+
    15a4:	fc 91       	ld	r31, X
    15a6:	62 e0       	ldi	r22, 0x02	; 2
    15a8:	70 e0       	ldi	r23, 0x00	; 0
    15aa:	43 ef       	ldi	r20, 0xF3	; 243
    15ac:	00 e0       	ldi	r16, 0x00	; 0
    15ae:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    15b0:	0f 91       	pop	r16
    15b2:	08 95       	ret

000015b4 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    15b4:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    15b6:	dc 01       	movw	r26, r24
    15b8:	ed 91       	ld	r30, X+
    15ba:	fc 91       	ld	r31, X
    15bc:	61 e0       	ldi	r22, 0x01	; 1
    15be:	70 e0       	ldi	r23, 0x00	; 0
    15c0:	46 ef       	ldi	r20, 0xF6	; 246
    15c2:	20 e0       	ldi	r18, 0x00	; 0
    15c4:	00 e0       	ldi	r16, 0x00	; 0
    15c6:	09 95       	icall
}
    15c8:	0f 91       	pop	r16
    15ca:	08 95       	ret

000015cc <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    15cc:	0f 93       	push	r16
    15ce:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    15d0:	dc 01       	movw	r26, r24
    15d2:	ed 91       	ld	r30, X+
    15d4:	fc 91       	ld	r31, X
    15d6:	61 e0       	ldi	r22, 0x01	; 1
    15d8:	70 e0       	ldi	r23, 0x00	; 0
    15da:	20 e0       	ldi	r18, 0x00	; 0
    15dc:	00 e0       	ldi	r16, 0x00	; 0
    15de:	09 95       	icall
}
    15e0:	0f 91       	pop	r16
    15e2:	08 95       	ret

000015e4 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    15e4:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    15e6:	dc 01       	movw	r26, r24
    15e8:	ed 91       	ld	r30, X+
    15ea:	fc 91       	ld	r31, X
    15ec:	09 95       	icall
}
    15ee:	0f 91       	pop	r16
    15f0:	08 95       	ret

000015f2 <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    15f2:	6f 92       	push	r6
    15f4:	7f 92       	push	r7
    15f6:	8f 92       	push	r8
    15f8:	9f 92       	push	r9
    15fa:	af 92       	push	r10
    15fc:	bf 92       	push	r11
    15fe:	cf 92       	push	r12
    1600:	df 92       	push	r13
    1602:	ef 92       	push	r14
    1604:	ff 92       	push	r15
    1606:	0f 93       	push	r16
    1608:	1f 93       	push	r17
    160a:	cf 93       	push	r28
    160c:	df 93       	push	r29
    160e:	00 d0       	rcall	.+0      	; 0x1610 <midi_send_array+0x1e>
    1610:	0f 92       	push	r0
    1612:	cd b7       	in	r28, 0x3d	; 61
    1614:	de b7       	in	r29, 0x3e	; 62
    1616:	4c 01       	movw	r8, r24
    1618:	6b 01       	movw	r12, r22
    161a:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    161c:	61 15       	cp	r22, r1
    161e:	71 05       	cpc	r23, r1
    1620:	41 f1       	breq	.+80     	; 0x1672 <midi_send_array+0x80>
    1622:	ee 24       	eor	r14, r14
    1624:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    1626:	0f 2e       	mov	r0, r31
    1628:	f3 e0       	ldi	r31, 0x03	; 3
    162a:	6f 2e       	mov	r6, r31
    162c:	77 24       	eor	r7, r7
    162e:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    1630:	19 82       	std	Y+1, r1	; 0x01
    1632:	1a 82       	std	Y+2, r1	; 0x02
    1634:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    1636:	86 01       	movw	r16, r12
    1638:	0e 19       	sub	r16, r14
    163a:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    163c:	04 30       	cpi	r16, 0x04	; 4
    163e:	11 05       	cpc	r17, r1
    1640:	08 f0       	brcs	.+2      	; 0x1644 <midi_send_array+0x52>
    1642:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1644:	b5 01       	movw	r22, r10
    1646:	6e 0d       	add	r22, r14
    1648:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    164a:	ce 01       	movw	r24, r28
    164c:	01 96       	adiw	r24, 0x01	; 1
    164e:	40 2f       	mov	r20, r16
    1650:	51 2f       	mov	r21, r17
    1652:	0e 94 e3 0f 	call	0x1fc6	; 0x1fc6 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    1656:	c4 01       	movw	r24, r8
    1658:	b8 01       	movw	r22, r16
    165a:	49 81       	ldd	r20, Y+1	; 0x01
    165c:	2a 81       	ldd	r18, Y+2	; 0x02
    165e:	0b 81       	ldd	r16, Y+3	; 0x03
    1660:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1664:	83 e0       	ldi	r24, 0x03	; 3
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	e8 0e       	add	r14, r24
    166a:	f9 1e       	adc	r15, r25
    166c:	ec 14       	cp	r14, r12
    166e:	fd 04       	cpc	r15, r13
    1670:	f8 f2       	brcs	.-66     	; 0x1630 <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    1672:	0f 90       	pop	r0
    1674:	0f 90       	pop	r0
    1676:	0f 90       	pop	r0
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	1f 91       	pop	r17
    167e:	0f 91       	pop	r16
    1680:	ff 90       	pop	r15
    1682:	ef 90       	pop	r14
    1684:	df 90       	pop	r13
    1686:	cf 90       	pop	r12
    1688:	bf 90       	pop	r11
    168a:	af 90       	pop	r10
    168c:	9f 90       	pop	r9
    168e:	8f 90       	pop	r8
    1690:	7f 90       	pop	r7
    1692:	6f 90       	pop	r6
    1694:	08 95       	ret

00001696 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    1696:	fc 01       	movw	r30, r24
    1698:	73 83       	std	Z+3, r23	; 0x03
    169a:	62 83       	std	Z+2, r22	; 0x02
}
    169c:	08 95       	ret

0000169e <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    169e:	fc 01       	movw	r30, r24
    16a0:	75 83       	std	Z+5, r23	; 0x05
    16a2:	64 83       	std	Z+4, r22	; 0x04
}
    16a4:	08 95       	ret

000016a6 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    16a6:	fc 01       	movw	r30, r24
    16a8:	77 83       	std	Z+7, r23	; 0x07
    16aa:	66 83       	std	Z+6, r22	; 0x06
}
    16ac:	08 95       	ret

000016ae <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    16ae:	fc 01       	movw	r30, r24
    16b0:	71 87       	std	Z+9, r23	; 0x09
    16b2:	60 87       	std	Z+8, r22	; 0x08
}
    16b4:	08 95       	ret

000016b6 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    16b6:	fc 01       	movw	r30, r24
    16b8:	73 87       	std	Z+11, r23	; 0x0b
    16ba:	62 87       	std	Z+10, r22	; 0x0a
}
    16bc:	08 95       	ret

000016be <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    16be:	fc 01       	movw	r30, r24
    16c0:	75 87       	std	Z+13, r23	; 0x0d
    16c2:	64 87       	std	Z+12, r22	; 0x0c
}
    16c4:	08 95       	ret

000016c6 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    16c6:	fc 01       	movw	r30, r24
    16c8:	77 87       	std	Z+15, r23	; 0x0f
    16ca:	66 87       	std	Z+14, r22	; 0x0e
}
    16cc:	08 95       	ret

000016ce <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    16ce:	fc 01       	movw	r30, r24
    16d0:	71 8b       	std	Z+17, r23	; 0x11
    16d2:	60 8b       	std	Z+16, r22	; 0x10
}
    16d4:	08 95       	ret

000016d6 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    16d6:	fc 01       	movw	r30, r24
    16d8:	73 8b       	std	Z+19, r23	; 0x13
    16da:	62 8b       	std	Z+18, r22	; 0x12
}
    16dc:	08 95       	ret

000016de <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    16de:	fc 01       	movw	r30, r24
    16e0:	75 8b       	std	Z+21, r23	; 0x15
    16e2:	64 8b       	std	Z+20, r22	; 0x14
}
    16e4:	08 95       	ret

000016e6 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    16e6:	fc 01       	movw	r30, r24
    16e8:	77 8b       	std	Z+23, r23	; 0x17
    16ea:	66 8b       	std	Z+22, r22	; 0x16
}
    16ec:	08 95       	ret

000016ee <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    16ee:	fc 01       	movw	r30, r24
    16f0:	71 8f       	std	Z+25, r23	; 0x19
    16f2:	60 8f       	std	Z+24, r22	; 0x18
}
    16f4:	08 95       	ret

000016f6 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    16f6:	fc 01       	movw	r30, r24
    16f8:	73 8f       	std	Z+27, r23	; 0x1b
    16fa:	62 8f       	std	Z+26, r22	; 0x1a
}
    16fc:	08 95       	ret

000016fe <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    16fe:	fc 01       	movw	r30, r24
    1700:	75 8f       	std	Z+29, r23	; 0x1d
    1702:	64 8f       	std	Z+28, r22	; 0x1c
}
    1704:	08 95       	ret

00001706 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    1706:	fc 01       	movw	r30, r24
    1708:	77 8f       	std	Z+31, r23	; 0x1f
    170a:	66 8f       	std	Z+30, r22	; 0x1e
}
    170c:	08 95       	ret

0000170e <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    170e:	cf 93       	push	r28
    1710:	df 93       	push	r29
    1712:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    1714:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    1716:	1f a2       	lds	r17, 0x9f
    1718:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    171a:	bc 01       	movw	r22, r24
    171c:	68 5d       	subi	r22, 0xD8	; 216
    171e:	7f 4f       	sbci	r23, 0xFF	; 255
    1720:	88 51       	subi	r24, 0x18	; 24
    1722:	9f 4f       	sbci	r25, 0xFF	; 255
    1724:	40 ec       	ldi	r20, 0xC0	; 192
    1726:	0e 94 01 09 	call	0x1202	; 0x1202 <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    172a:	1b 82       	std	Y+3, r1	; 0x03
    172c:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    172e:	1d 82       	std	Y+5, r1	; 0x05
    1730:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    1732:	1f 82       	std	Y+7, r1	; 0x07
    1734:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    1736:	19 86       	std	Y+9, r1	; 0x09
    1738:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    173a:	1b 86       	std	Y+11, r1	; 0x0b
    173c:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    173e:	1d 86       	std	Y+13, r1	; 0x0d
    1740:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    1742:	1f 86       	std	Y+15, r1	; 0x0f
    1744:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    1746:	19 8a       	std	Y+17, r1	; 0x11
    1748:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    174a:	1b 8a       	std	Y+19, r1	; 0x13
    174c:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    174e:	1d 8a       	std	Y+21, r1	; 0x15
    1750:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    1752:	1f 8a       	std	Y+23, r1	; 0x17
    1754:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    1756:	19 8e       	std	Y+25, r1	; 0x19
    1758:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    175a:	1b 8e       	std	Y+27, r1	; 0x1b
    175c:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    175e:	1d 8e       	std	Y+29, r1	; 0x1d
    1760:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    1762:	1f 8e       	std	Y+31, r1	; 0x1f
    1764:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    1766:	19 a2       	lds	r17, 0x99
    1768:	18 a2       	lds	r17, 0x98
}
    176a:	df 91       	pop	r29
    176c:	cf 91       	pop	r28
    176e:	08 95       	ret

00001770 <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    1770:	ef 92       	push	r14
    1772:	ff 92       	push	r15
    1774:	0f 93       	push	r16
    1776:	1f 93       	push	r17
    1778:	cf 93       	push	r28
    177a:	df 93       	push	r29
    177c:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    177e:	66 23       	and	r22, r22
    1780:	99 f0       	breq	.+38     	; 0x17a8 <midi_device_input+0x38>
    1782:	04 2f       	mov	r16, r20
    1784:	15 2f       	mov	r17, r21
    1786:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    1788:	0f 2e       	mov	r0, r31
    178a:	f8 ee       	ldi	r31, 0xE8	; 232
    178c:	ef 2e       	mov	r14, r31
    178e:	ff 24       	eor	r15, r15
    1790:	f0 2d       	mov	r31, r0
    1792:	e8 0e       	add	r14, r24
    1794:	f9 1e       	adc	r15, r25
    1796:	f8 01       	movw	r30, r16
    1798:	61 91       	ld	r22, Z+
    179a:	8f 01       	movw	r16, r30
    179c:	c7 01       	movw	r24, r14
    179e:	0e 94 08 09 	call	0x1210	; 0x1210 <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    17a2:	cf 5f       	subi	r28, 0xFF	; 255
    17a4:	cd 17       	cp	r28, r29
    17a6:	b9 f7       	brne	.-18     	; 0x1796 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    17a8:	df 91       	pop	r29
    17aa:	cf 91       	pop	r28
    17ac:	1f 91       	pop	r17
    17ae:	0f 91       	pop	r16
    17b0:	ff 90       	pop	r15
    17b2:	ef 90       	pop	r14
    17b4:	08 95       	ret

000017b6 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    17b6:	fc 01       	movw	r30, r24
    17b8:	71 83       	std	Z+1, r23	; 0x01
    17ba:	60 83       	st	Z, r22
}
    17bc:	08 95       	ret

000017be <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    17be:	fc 01       	movw	r30, r24
    17c0:	71 a3       	lds	r23, 0x51
    17c2:	60 a3       	lds	r22, 0x50
}
    17c4:	08 95       	ret

000017c6 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    17c6:	af 92       	push	r10
    17c8:	bf 92       	push	r11
    17ca:	cf 92       	push	r12
    17cc:	df 92       	push	r13
    17ce:	ef 92       	push	r14
    17d0:	ff 92       	push	r15
    17d2:	0f 93       	push	r16
    17d4:	1f 93       	push	r17
    17d6:	cf 93       	push	r28
    17d8:	df 93       	push	r29
    17da:	00 d0       	rcall	.+0      	; 0x17dc <midi_input_callbacks+0x16>
    17dc:	0f 92       	push	r0
    17de:	cd b7       	in	r28, 0x3d	; 61
    17e0:	de b7       	in	r29, 0x3e	; 62
    17e2:	6c 01       	movw	r12, r24
    17e4:	5b 01       	movw	r10, r22
    17e6:	f4 2e       	mov	r15, r20
    17e8:	e2 2e       	mov	r14, r18
    17ea:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    17ec:	dc 01       	movw	r26, r24
    17ee:	95 96       	adiw	r26, 0x25	; 37
    17f0:	8c 91       	ld	r24, X
    17f2:	95 97       	sbiw	r26, 0x25	; 37
    17f4:	84 30       	cpi	r24, 0x04	; 4
    17f6:	e9 f4       	brne	.+58     	; 0x1832 <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    17f8:	5a 96       	adiw	r26, 0x1a	; 26
    17fa:	ed 91       	ld	r30, X+
    17fc:	fc 91       	ld	r31, X
    17fe:	5b 97       	sbiw	r26, 0x1b	; 27
    1800:	30 97       	sbiw	r30, 0x00	; 0
    1802:	09 f4       	brne	.+2      	; 0x1806 <midi_input_callbacks+0x40>
    1804:	ee c0       	rjmp	.+476    	; 0x19e2 <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    1806:	cb 01       	movw	r24, r22
    1808:	01 97       	sbiw	r24, 0x01	; 1
    180a:	63 e0       	ldi	r22, 0x03	; 3
    180c:	70 e0       	ldi	r23, 0x00	; 0
    180e:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1812:	cb 01       	movw	r24, r22
    1814:	88 0f       	add	r24, r24
    1816:	99 1f       	adc	r25, r25
    1818:	68 0f       	add	r22, r24
    181a:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    181c:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    181e:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    1820:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    1822:	4a 2d       	mov	r20, r10
    1824:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    1826:	c6 01       	movw	r24, r12
    1828:	9e 01       	movw	r18, r28
    182a:	2f 5f       	subi	r18, 0xFF	; 255
    182c:	3f 4f       	sbci	r19, 0xFF	; 255
    182e:	09 95       	icall
    1830:	c8 c0       	rjmp	.+400    	; 0x19c2 <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    1832:	62 30       	cpi	r22, 0x02	; 2
    1834:	71 05       	cpc	r23, r1
    1836:	09 f4       	brne	.+2      	; 0x183a <midi_input_callbacks+0x74>
    1838:	5f c0       	rjmp	.+190    	; 0x18f8 <midi_input_callbacks+0x132>
    183a:	63 30       	cpi	r22, 0x03	; 3
    183c:	71 05       	cpc	r23, r1
    183e:	29 f0       	breq	.+10     	; 0x184a <midi_input_callbacks+0x84>
    1840:	61 30       	cpi	r22, 0x01	; 1
    1842:	71 05       	cpc	r23, r1
    1844:	09 f0       	breq	.+2      	; 0x1848 <midi_input_callbacks+0x82>
    1846:	b3 c0       	rjmp	.+358    	; 0x19ae <midi_input_callbacks+0x1e8>
    1848:	99 c0       	rjmp	.+306    	; 0x197c <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    184a:	84 2f       	mov	r24, r20
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	80 7f       	andi	r24, 0xF0	; 240
    1850:	90 70       	andi	r25, 0x00	; 0
    1852:	80 3a       	cpi	r24, 0xA0	; 160
    1854:	91 05       	cpc	r25, r1
    1856:	29 f1       	breq	.+74     	; 0x18a2 <midi_input_callbacks+0xdc>
    1858:	81 3a       	cpi	r24, 0xA1	; 161
    185a:	91 05       	cpc	r25, r1
    185c:	3c f4       	brge	.+14     	; 0x186c <midi_input_callbacks+0xa6>
    185e:	80 38       	cpi	r24, 0x80	; 128
    1860:	91 05       	cpc	r25, r1
    1862:	c9 f0       	breq	.+50     	; 0x1896 <midi_input_callbacks+0xd0>
    1864:	80 39       	cpi	r24, 0x90	; 144
    1866:	91 05       	cpc	r25, r1
    1868:	91 f5       	brne	.+100    	; 0x18ce <midi_input_callbacks+0x108>
    186a:	0f c0       	rjmp	.+30     	; 0x188a <midi_input_callbacks+0xc4>
    186c:	80 3e       	cpi	r24, 0xE0	; 224
    186e:	91 05       	cpc	r25, r1
    1870:	f1 f0       	breq	.+60     	; 0x18ae <midi_input_callbacks+0xe8>
    1872:	80 3f       	cpi	r24, 0xF0	; 240
    1874:	91 05       	cpc	r25, r1
    1876:	09 f1       	breq	.+66     	; 0x18ba <midi_input_callbacks+0xf4>
    1878:	80 3b       	cpi	r24, 0xB0	; 176
    187a:	91 05       	cpc	r25, r1
    187c:	41 f5       	brne	.+80     	; 0x18ce <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    187e:	d6 01       	movw	r26, r12
    1880:	12 96       	adiw	r26, 0x02	; 2
    1882:	ed 91       	ld	r30, X+
    1884:	fc 91       	ld	r31, X
    1886:	13 97       	sbiw	r26, 0x03	; 3
              break;
    1888:	24 c0       	rjmp	.+72     	; 0x18d2 <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    188a:	d6 01       	movw	r26, r12
    188c:	14 96       	adiw	r26, 0x04	; 4
    188e:	ed 91       	ld	r30, X+
    1890:	fc 91       	ld	r31, X
    1892:	15 97       	sbiw	r26, 0x05	; 5
              break;
    1894:	1e c0       	rjmp	.+60     	; 0x18d2 <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    1896:	d6 01       	movw	r26, r12
    1898:	16 96       	adiw	r26, 0x06	; 6
    189a:	ed 91       	ld	r30, X+
    189c:	fc 91       	ld	r31, X
    189e:	17 97       	sbiw	r26, 0x07	; 7
              break;
    18a0:	18 c0       	rjmp	.+48     	; 0x18d2 <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    18a2:	d6 01       	movw	r26, r12
    18a4:	18 96       	adiw	r26, 0x08	; 8
    18a6:	ed 91       	ld	r30, X+
    18a8:	fc 91       	ld	r31, X
    18aa:	19 97       	sbiw	r26, 0x09	; 9
              break;
    18ac:	12 c0       	rjmp	.+36     	; 0x18d2 <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    18ae:	d6 01       	movw	r26, r12
    18b0:	1a 96       	adiw	r26, 0x0a	; 10
    18b2:	ed 91       	ld	r30, X+
    18b4:	fc 91       	ld	r31, X
    18b6:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    18b8:	0c c0       	rjmp	.+24     	; 0x18d2 <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    18ba:	b2 ef       	ldi	r27, 0xF2	; 242
    18bc:	4b 17       	cp	r20, r27
    18be:	09 f0       	breq	.+2      	; 0x18c2 <midi_input_callbacks+0xfc>
    18c0:	90 c0       	rjmp	.+288    	; 0x19e2 <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    18c2:	d6 01       	movw	r26, r12
    18c4:	1c 96       	adiw	r26, 0x0c	; 12
    18c6:	ed 91       	ld	r30, X+
    18c8:	fc 91       	ld	r31, X
    18ca:	1d 97       	sbiw	r26, 0x0d	; 13
    18cc:	02 c0       	rjmp	.+4      	; 0x18d2 <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    18ce:	e0 e0       	ldi	r30, 0x00	; 0
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    18d2:	30 97       	sbiw	r30, 0x00	; 0
    18d4:	09 f4       	brne	.+2      	; 0x18d8 <midi_input_callbacks+0x112>
    18d6:	85 c0       	rjmp	.+266    	; 0x19e2 <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    18d8:	b2 ef       	ldi	r27, 0xF2	; 242
    18da:	fb 16       	cp	r15, r27
    18dc:	31 f4       	brne	.+12     	; 0x18ea <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    18de:	c6 01       	movw	r24, r12
    18e0:	62 ef       	ldi	r22, 0xF2	; 242
    18e2:	4e 2d       	mov	r20, r14
    18e4:	21 2f       	mov	r18, r17
    18e6:	09 95       	icall
    18e8:	6c c0       	rjmp	.+216    	; 0x19c2 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    18ea:	6f 2d       	mov	r22, r15
    18ec:	6f 70       	andi	r22, 0x0F	; 15
    18ee:	c6 01       	movw	r24, r12
    18f0:	4e 2d       	mov	r20, r14
    18f2:	21 2f       	mov	r18, r17
    18f4:	09 95       	icall
    18f6:	65 c0       	rjmp	.+202    	; 0x19c2 <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    18f8:	84 2f       	mov	r24, r20
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	80 7f       	andi	r24, 0xF0	; 240
    18fe:	90 70       	andi	r25, 0x00	; 0
    1900:	80 3d       	cpi	r24, 0xD0	; 208
    1902:	91 05       	cpc	r25, r1
    1904:	61 f0       	breq	.+24     	; 0x191e <midi_input_callbacks+0x158>
    1906:	80 3f       	cpi	r24, 0xF0	; 240
    1908:	91 05       	cpc	r25, r1
    190a:	79 f0       	breq	.+30     	; 0x192a <midi_input_callbacks+0x164>
    190c:	80 3c       	cpi	r24, 0xC0	; 192
    190e:	91 05       	cpc	r25, r1
    1910:	f9 f4       	brne	.+62     	; 0x1950 <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    1912:	d6 01       	movw	r26, r12
    1914:	1e 96       	adiw	r26, 0x0e	; 14
    1916:	ed 91       	ld	r30, X+
    1918:	fc 91       	ld	r31, X
    191a:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    191c:	1b c0       	rjmp	.+54     	; 0x1954 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    191e:	d6 01       	movw	r26, r12
    1920:	50 96       	adiw	r26, 0x10	; 16
    1922:	ed 91       	ld	r30, X+
    1924:	fc 91       	ld	r31, X
    1926:	51 97       	sbiw	r26, 0x11	; 17
              break;
    1928:	15 c0       	rjmp	.+42     	; 0x1954 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    192a:	b3 ef       	ldi	r27, 0xF3	; 243
    192c:	4b 17       	cp	r20, r27
    192e:	31 f4       	brne	.+12     	; 0x193c <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    1930:	d6 01       	movw	r26, r12
    1932:	52 96       	adiw	r26, 0x12	; 18
    1934:	ed 91       	ld	r30, X+
    1936:	fc 91       	ld	r31, X
    1938:	53 97       	sbiw	r26, 0x13	; 19
    193a:	0c c0       	rjmp	.+24     	; 0x1954 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    193c:	b1 ef       	ldi	r27, 0xF1	; 241
    193e:	4b 17       	cp	r20, r27
    1940:	09 f0       	breq	.+2      	; 0x1944 <midi_input_callbacks+0x17e>
    1942:	4f c0       	rjmp	.+158    	; 0x19e2 <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    1944:	d6 01       	movw	r26, r12
    1946:	54 96       	adiw	r26, 0x14	; 20
    1948:	ed 91       	ld	r30, X+
    194a:	fc 91       	ld	r31, X
    194c:	55 97       	sbiw	r26, 0x15	; 21
    194e:	02 c0       	rjmp	.+4      	; 0x1954 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    1950:	e0 e0       	ldi	r30, 0x00	; 0
    1952:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    1954:	30 97       	sbiw	r30, 0x00	; 0
    1956:	09 f4       	brne	.+2      	; 0x195a <midi_input_callbacks+0x194>
    1958:	44 c0       	rjmp	.+136    	; 0x19e2 <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    195a:	b3 ef       	ldi	r27, 0xF3	; 243
    195c:	fb 16       	cp	r15, r27
    195e:	19 f0       	breq	.+6      	; 0x1966 <midi_input_callbacks+0x1a0>
    1960:	81 ef       	ldi	r24, 0xF1	; 241
    1962:	f8 16       	cp	r15, r24
    1964:	29 f4       	brne	.+10     	; 0x1970 <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    1966:	c6 01       	movw	r24, r12
    1968:	6f 2d       	mov	r22, r15
    196a:	4e 2d       	mov	r20, r14
    196c:	09 95       	icall
    196e:	29 c0       	rjmp	.+82     	; 0x19c2 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    1970:	6f 2d       	mov	r22, r15
    1972:	6f 70       	andi	r22, 0x0F	; 15
    1974:	c6 01       	movw	r24, r12
    1976:	4e 2d       	mov	r20, r14
    1978:	09 95       	icall
    197a:	23 c0       	rjmp	.+70     	; 0x19c2 <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    197c:	84 2f       	mov	r24, r20
    197e:	0e 94 80 09 	call	0x1300	; 0x1300 <midi_is_realtime>
    1982:	88 23       	and	r24, r24
    1984:	31 f0       	breq	.+12     	; 0x1992 <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    1986:	d6 01       	movw	r26, r12
    1988:	56 96       	adiw	r26, 0x16	; 22
    198a:	ed 91       	ld	r30, X+
    198c:	fc 91       	ld	r31, X
    198e:	57 97       	sbiw	r26, 0x17	; 23
    1990:	08 c0       	rjmp	.+16     	; 0x19a2 <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    1992:	b6 ef       	ldi	r27, 0xF6	; 246
    1994:	fb 16       	cp	r15, r27
    1996:	29 f5       	brne	.+74     	; 0x19e2 <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    1998:	d6 01       	movw	r26, r12
    199a:	58 96       	adiw	r26, 0x18	; 24
    199c:	ed 91       	ld	r30, X+
    199e:	fc 91       	ld	r31, X
    19a0:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    19a2:	30 97       	sbiw	r30, 0x00	; 0
    19a4:	f1 f0       	breq	.+60     	; 0x19e2 <midi_input_callbacks+0x21c>
            func(device, byte0);
    19a6:	c6 01       	movw	r24, r12
    19a8:	6f 2d       	mov	r22, r15
    19aa:	09 95       	icall
    19ac:	0a c0       	rjmp	.+20     	; 0x19c2 <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    19ae:	64 30       	cpi	r22, 0x04	; 4
    19b0:	71 05       	cpc	r23, r1
    19b2:	a8 f4       	brcc	.+42     	; 0x19de <midi_input_callbacks+0x218>
    19b4:	16 c0       	rjmp	.+44     	; 0x19e2 <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    19b6:	c6 01       	movw	r24, r12
    19b8:	b5 01       	movw	r22, r10
    19ba:	4f 2d       	mov	r20, r15
    19bc:	2e 2d       	mov	r18, r14
    19be:	01 2f       	mov	r16, r17
    19c0:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    19c2:	d6 01       	movw	r26, r12
    19c4:	5e 96       	adiw	r26, 0x1e	; 30
    19c6:	ed 91       	ld	r30, X+
    19c8:	fc 91       	ld	r31, X
    19ca:	5f 97       	sbiw	r26, 0x1f	; 31
    19cc:	30 97       	sbiw	r30, 0x00	; 0
    19ce:	89 f0       	breq	.+34     	; 0x19f2 <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    19d0:	c6 01       	movw	r24, r12
    19d2:	b5 01       	movw	r22, r10
    19d4:	4f 2d       	mov	r20, r15
    19d6:	2e 2d       	mov	r18, r14
    19d8:	01 2f       	mov	r16, r17
    19da:	09 95       	icall
    19dc:	0a c0       	rjmp	.+20     	; 0x19f2 <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    19de:	aa 24       	eor	r10, r10
    19e0:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    19e2:	d6 01       	movw	r26, r12
    19e4:	5c 96       	adiw	r26, 0x1c	; 28
    19e6:	ed 91       	ld	r30, X+
    19e8:	fc 91       	ld	r31, X
    19ea:	5d 97       	sbiw	r26, 0x1d	; 29
    19ec:	30 97       	sbiw	r30, 0x00	; 0
    19ee:	19 f7       	brne	.-58     	; 0x19b6 <midi_input_callbacks+0x1f0>
    19f0:	e8 cf       	rjmp	.-48     	; 0x19c2 <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    19f2:	0f 90       	pop	r0
    19f4:	0f 90       	pop	r0
    19f6:	0f 90       	pop	r0
    19f8:	df 91       	pop	r29
    19fa:	cf 91       	pop	r28
    19fc:	1f 91       	pop	r17
    19fe:	0f 91       	pop	r16
    1a00:	ff 90       	pop	r15
    1a02:	ef 90       	pop	r14
    1a04:	df 90       	pop	r13
    1a06:	cf 90       	pop	r12
    1a08:	bf 90       	pop	r11
    1a0a:	af 90       	pop	r10
    1a0c:	08 95       	ret

00001a0e <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1a0e:	ef 92       	push	r14
    1a10:	ff 92       	push	r15
    1a12:	0f 93       	push	r16
    1a14:	cf 93       	push	r28
    1a16:	df 93       	push	r29
    1a18:	7c 01       	movw	r14, r24
    1a1a:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    1a1c:	86 2f       	mov	r24, r22
    1a1e:	0e 94 80 09 	call	0x1300	; 0x1300 <midi_is_realtime>
    1a22:	88 23       	and	r24, r24
    1a24:	91 f0       	breq	.+36     	; 0x1a4a <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1a26:	d7 01       	movw	r26, r14
    1a28:	95 96       	adiw	r26, 0x25	; 37
    1a2a:	dc 91       	ld	r29, X
    1a2c:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    1a2e:	81 e0       	ldi	r24, 0x01	; 1
    1a30:	95 96       	adiw	r26, 0x25	; 37
    1a32:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    1a34:	c7 01       	movw	r24, r14
    1a36:	61 e0       	ldi	r22, 0x01	; 1
    1a38:	70 e0       	ldi	r23, 0x00	; 0
    1a3a:	4c 2f       	mov	r20, r28
    1a3c:	20 e0       	ldi	r18, 0x00	; 0
    1a3e:	00 e0       	ldi	r16, 0x00	; 0
    1a40:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <midi_input_callbacks>
    device->input_state = state;
    1a44:	f7 01       	movw	r30, r14
    1a46:	d5 a3       	lds	r29, 0x55
    1a48:	b7 c0       	rjmp	.+366    	; 0x1bb8 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    1a4a:	8c 2f       	mov	r24, r28
    1a4c:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <midi_is_statusbyte>
    1a50:	88 23       	and	r24, r24
    1a52:	09 f4       	brne	.+2      	; 0x1a56 <midi_process_byte+0x48>
    1a54:	73 c0       	rjmp	.+230    	; 0x1b3c <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    1a56:	d7 01       	movw	r26, r14
    1a58:	95 96       	adiw	r26, 0x25	; 37
    1a5a:	8c 91       	ld	r24, X
    1a5c:	95 97       	sbiw	r26, 0x25	; 37
    1a5e:	84 30       	cpi	r24, 0x04	; 4
    1a60:	49 f0       	breq	.+18     	; 0x1a74 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    1a62:	92 96       	adiw	r26, 0x22	; 34
    1a64:	cc 93       	st	X, r28
    1a66:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	97 96       	adiw	r26, 0x27	; 39
    1a6e:	9c 93       	st	X, r25
    1a70:	8e 93       	st	-X, r24
    1a72:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    1a74:	8c 2f       	mov	r24, r28
    1a76:	0e 94 86 09 	call	0x130c	; 0x130c <midi_packet_length>
    1a7a:	81 30       	cpi	r24, 0x01	; 1
    1a7c:	41 f0       	breq	.+16     	; 0x1a8e <midi_process_byte+0x80>
    1a7e:	81 30       	cpi	r24, 0x01	; 1
    1a80:	00 f1       	brcs	.+64     	; 0x1ac2 <midi_process_byte+0xb4>
    1a82:	82 30       	cpi	r24, 0x02	; 2
    1a84:	a1 f0       	breq	.+40     	; 0x1aae <midi_process_byte+0xa0>
    1a86:	83 30       	cpi	r24, 0x03	; 3
    1a88:	09 f0       	breq	.+2      	; 0x1a8c <midi_process_byte+0x7e>
    1a8a:	4f c0       	rjmp	.+158    	; 0x1b2a <midi_process_byte+0x11c>
    1a8c:	14 c0       	rjmp	.+40     	; 0x1ab6 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    1a8e:	81 e0       	ldi	r24, 0x01	; 1
    1a90:	f7 01       	movw	r30, r14
    1a92:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    1a94:	c7 01       	movw	r24, r14
    1a96:	61 e0       	ldi	r22, 0x01	; 1
    1a98:	70 e0       	ldi	r23, 0x00	; 0
    1a9a:	4c 2f       	mov	r20, r28
    1a9c:	20 e0       	ldi	r18, 0x00	; 0
    1a9e:	00 e0       	ldi	r16, 0x00	; 0
    1aa0:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <midi_input_callbacks>
        device->input_state = IDLE;
    1aa4:	d7 01       	movw	r26, r14
    1aa6:	95 96       	adiw	r26, 0x25	; 37
    1aa8:	1c 92       	st	X, r1
    1aaa:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1aac:	85 c0       	rjmp	.+266    	; 0x1bb8 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    1aae:	82 e0       	ldi	r24, 0x02	; 2
    1ab0:	f7 01       	movw	r30, r14
    1ab2:	85 a3       	lds	r24, 0x55
        break;
    1ab4:	81 c0       	rjmp	.+258    	; 0x1bb8 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    1ab6:	83 e0       	ldi	r24, 0x03	; 3
    1ab8:	d7 01       	movw	r26, r14
    1aba:	95 96       	adiw	r26, 0x25	; 37
    1abc:	8c 93       	st	X, r24
    1abe:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1ac0:	7b c0       	rjmp	.+246    	; 0x1bb8 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    1ac2:	c0 3f       	cpi	r28, 0xF0	; 240
    1ac4:	19 f0       	breq	.+6      	; 0x1acc <midi_process_byte+0xbe>
    1ac6:	c7 3f       	cpi	r28, 0xF7	; 247
    1ac8:	59 f5       	brne	.+86     	; 0x1b20 <midi_process_byte+0x112>
    1aca:	0a c0       	rjmp	.+20     	; 0x1ae0 <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    1acc:	84 e0       	ldi	r24, 0x04	; 4
    1ace:	f7 01       	movw	r30, r14
    1ad0:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    1ad2:	80 ef       	ldi	r24, 0xF0	; 240
    1ad4:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	97 a3       	lds	r25, 0x57
    1adc:	86 a3       	lds	r24, 0x56
            break;
    1ade:	6c c0       	rjmp	.+216    	; 0x1bb8 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    1ae0:	d7 01       	movw	r26, r14
    1ae2:	96 96       	adiw	r26, 0x26	; 38
    1ae4:	2d 91       	ld	r18, X+
    1ae6:	3c 91       	ld	r19, X
    1ae8:	97 97       	sbiw	r26, 0x27	; 39
    1aea:	c9 01       	movw	r24, r18
    1aec:	63 e0       	ldi	r22, 0x03	; 3
    1aee:	70 e0       	ldi	r23, 0x00	; 0
    1af0:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1af4:	f7 01       	movw	r30, r14
    1af6:	e8 0f       	add	r30, r24
    1af8:	f9 1f       	adc	r31, r25
    1afa:	87 ef       	ldi	r24, 0xF7	; 247
    1afc:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    1afe:	b9 01       	movw	r22, r18
    1b00:	6f 5f       	subi	r22, 0xFF	; 255
    1b02:	7f 4f       	sbci	r23, 0xFF	; 255
    1b04:	f7 01       	movw	r30, r14
    1b06:	77 a3       	lds	r23, 0x57
    1b08:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    1b0a:	c7 01       	movw	r24, r14
    1b0c:	42 a1       	lds	r20, 0x42
    1b0e:	23 a1       	lds	r18, 0x43
    1b10:	04 a1       	lds	r16, 0x44
    1b12:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    1b16:	d7 01       	movw	r26, r14
    1b18:	95 96       	adiw	r26, 0x25	; 37
    1b1a:	1c 92       	st	X, r1
    1b1c:	95 97       	sbiw	r26, 0x25	; 37
            break;
    1b1e:	4c c0       	rjmp	.+152    	; 0x1bb8 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    1b20:	f7 01       	movw	r30, r14
    1b22:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    1b24:	17 a2       	lds	r17, 0x97
    1b26:	16 a2       	lds	r17, 0x96
    1b28:	47 c0       	rjmp	.+142    	; 0x1bb8 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    1b2a:	d7 01       	movw	r26, r14
    1b2c:	95 96       	adiw	r26, 0x25	; 37
    1b2e:	1c 92       	st	X, r1
    1b30:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    1b32:	97 96       	adiw	r26, 0x27	; 39
    1b34:	1c 92       	st	X, r1
    1b36:	1e 92       	st	-X, r1
    1b38:	96 97       	sbiw	r26, 0x26	; 38
        break;
    1b3a:	3e c0       	rjmp	.+124    	; 0x1bb8 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    1b3c:	f7 01       	movw	r30, r14
    1b3e:	25 a1       	lds	r18, 0x45
    1b40:	22 23       	and	r18, r18
    1b42:	d1 f1       	breq	.+116    	; 0x1bb8 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    1b44:	06 a0       	lds	r16, 0x86
    1b46:	f7 a1       	lds	r31, 0x47
    1b48:	e0 2d       	mov	r30, r0
    1b4a:	cf 01       	movw	r24, r30
    1b4c:	63 e0       	ldi	r22, 0x03	; 3
    1b4e:	70 e0       	ldi	r23, 0x00	; 0
    1b50:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1b54:	ac 01       	movw	r20, r24
    1b56:	8e 0d       	add	r24, r14
    1b58:	9f 1d       	adc	r25, r15
    1b5a:	dc 01       	movw	r26, r24
    1b5c:	92 96       	adiw	r26, 0x22	; 34
    1b5e:	cc 93       	st	X, r28
    1b60:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    1b62:	bf 01       	movw	r22, r30
    1b64:	6f 5f       	subi	r22, 0xFF	; 255
    1b66:	7f 4f       	sbci	r23, 0xFF	; 255
    1b68:	f7 01       	movw	r30, r14
    1b6a:	77 a3       	lds	r23, 0x57
    1b6c:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    1b6e:	41 30       	cpi	r20, 0x01	; 1
    1b70:	51 05       	cpc	r21, r1
    1b72:	91 f0       	breq	.+36     	; 0x1b98 <midi_process_byte+0x18a>
    1b74:	42 30       	cpi	r20, 0x02	; 2
    1b76:	51 05       	cpc	r21, r1
    1b78:	f9 f4       	brne	.+62     	; 0x1bb8 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    1b7a:	c7 01       	movw	r24, r14
    1b7c:	42 a1       	lds	r20, 0x42
    1b7e:	23 a1       	lds	r18, 0x43
    1b80:	04 a1       	lds	r16, 0x44
    1b82:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    1b86:	f7 01       	movw	r30, r14
    1b88:	85 a1       	lds	r24, 0x45
    1b8a:	84 30       	cpi	r24, 0x04	; 4
    1b8c:	a9 f0       	breq	.+42     	; 0x1bb8 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    1b8e:	81 e0       	ldi	r24, 0x01	; 1
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	97 a3       	lds	r25, 0x57
    1b94:	86 a3       	lds	r24, 0x56
    1b96:	10 c0       	rjmp	.+32     	; 0x1bb8 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    1b98:	22 30       	cpi	r18, 0x02	; 2
    1b9a:	71 f4       	brne	.+28     	; 0x1bb8 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    1b9c:	c7 01       	movw	r24, r14
    1b9e:	42 a1       	lds	r20, 0x42
    1ba0:	23 a1       	lds	r18, 0x43
    1ba2:	00 e0       	ldi	r16, 0x00	; 0
    1ba4:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    1ba8:	f7 01       	movw	r30, r14
    1baa:	85 a1       	lds	r24, 0x45
    1bac:	84 30       	cpi	r24, 0x04	; 4
    1bae:	21 f0       	breq	.+8      	; 0x1bb8 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    1bb0:	81 e0       	ldi	r24, 0x01	; 1
    1bb2:	90 e0       	ldi	r25, 0x00	; 0
    1bb4:	97 a3       	lds	r25, 0x57
    1bb6:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    1bb8:	df 91       	pop	r29
    1bba:	cf 91       	pop	r28
    1bbc:	0f 91       	pop	r16
    1bbe:	ff 90       	pop	r15
    1bc0:	ef 90       	pop	r14
    1bc2:	08 95       	ret

00001bc4 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    1bc4:	cf 92       	push	r12
    1bc6:	df 92       	push	r13
    1bc8:	ef 92       	push	r14
    1bca:	ff 92       	push	r15
    1bcc:	0f 93       	push	r16
    1bce:	1f 93       	push	r17
    1bd0:	cf 93       	push	r28
    1bd2:	df 93       	push	r29
    1bd4:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    1bd6:	dc 01       	movw	r26, r24
    1bd8:	90 96       	adiw	r26, 0x20	; 32
    1bda:	ed 91       	ld	r30, X+
    1bdc:	fc 91       	ld	r31, X
    1bde:	91 97       	sbiw	r26, 0x21	; 33
    1be0:	30 97       	sbiw	r30, 0x00	; 0
    1be2:	09 f0       	breq	.+2      	; 0x1be6 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    1be4:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    1be6:	0f 2e       	mov	r0, r31
    1be8:	f8 ee       	ldi	r31, 0xE8	; 232
    1bea:	ef 2e       	mov	r14, r31
    1bec:	ff 24       	eor	r15, r15
    1bee:	f0 2d       	mov	r31, r0
    1bf0:	ec 0c       	add	r14, r12
    1bf2:	fd 1c       	adc	r15, r13
    1bf4:	c7 01       	movw	r24, r14
    1bf6:	0e 94 37 09 	call	0x126e	; 0x126e <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1bfa:	c8 2f       	mov	r28, r24
    1bfc:	d0 e0       	ldi	r29, 0x00	; 0
    1bfe:	20 97       	sbiw	r28, 0x00	; 0
    1c00:	99 f0       	breq	.+38     	; 0x1c28 <midi_device_process+0x64>
    1c02:	00 e0       	ldi	r16, 0x00	; 0
    1c04:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    1c06:	c7 01       	movw	r24, r14
    1c08:	60 e0       	ldi	r22, 0x00	; 0
    1c0a:	0e 94 4c 09 	call	0x1298	; 0x1298 <bytequeue_get>
    1c0e:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    1c10:	c6 01       	movw	r24, r12
    1c12:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    1c16:	c7 01       	movw	r24, r14
    1c18:	61 e0       	ldi	r22, 0x01	; 1
    1c1a:	0e 94 5d 09 	call	0x12ba	; 0x12ba <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1c1e:	0f 5f       	subi	r16, 0xFF	; 255
    1c20:	1f 4f       	sbci	r17, 0xFF	; 255
    1c22:	0c 17       	cp	r16, r28
    1c24:	1d 07       	cpc	r17, r29
    1c26:	78 f3       	brcs	.-34     	; 0x1c06 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    1c28:	df 91       	pop	r29
    1c2a:	cf 91       	pop	r28
    1c2c:	1f 91       	pop	r17
    1c2e:	0f 91       	pop	r16
    1c30:	ff 90       	pop	r15
    1c32:	ef 90       	pop	r14
    1c34:	df 90       	pop	r13
    1c36:	cf 90       	pop	r12
    1c38:	08 95       	ret

00001c3a <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    1c3a:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    1c3c:	67 e0       	ldi	r22, 0x07	; 7
    1c3e:	70 e0       	ldi	r23, 0x00	; 0
    1c40:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1c44:	48 2f       	mov	r20, r24
   if (remainder)
    1c46:	88 23       	and	r24, r24
    1c48:	81 f0       	breq	.+32     	; 0x1c6a <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    1c4a:	c9 01       	movw	r24, r18
    1c4c:	67 e0       	ldi	r22, 0x07	; 7
    1c4e:	70 e0       	ldi	r23, 0x00	; 0
    1c50:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1c54:	cb 01       	movw	r24, r22
    1c56:	88 0f       	add	r24, r24
    1c58:	99 1f       	adc	r25, r25
    1c5a:	88 0f       	add	r24, r24
    1c5c:	99 1f       	adc	r25, r25
    1c5e:	88 0f       	add	r24, r24
    1c60:	99 1f       	adc	r25, r25
    1c62:	01 96       	adiw	r24, 0x01	; 1
    1c64:	84 0f       	add	r24, r20
    1c66:	91 1d       	adc	r25, r1
    1c68:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    1c6a:	c9 01       	movw	r24, r18
    1c6c:	67 e0       	ldi	r22, 0x07	; 7
    1c6e:	70 e0       	ldi	r23, 0x00	; 0
    1c70:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1c74:	cb 01       	movw	r24, r22
    1c76:	88 0f       	add	r24, r24
    1c78:	99 1f       	adc	r25, r25
    1c7a:	88 0f       	add	r24, r24
    1c7c:	99 1f       	adc	r25, r25
    1c7e:	88 0f       	add	r24, r24
    1c80:	99 1f       	adc	r25, r25
}
    1c82:	08 95       	ret

00001c84 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    1c84:	48 2f       	mov	r20, r24
    1c86:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    1c88:	a1 f0       	breq	.+40     	; 0x1cb2 <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    1c8a:	9c 01       	movw	r18, r24
    1c8c:	36 95       	lsr	r19
    1c8e:	27 95       	ror	r18
    1c90:	36 95       	lsr	r19
    1c92:	27 95       	ror	r18
    1c94:	36 95       	lsr	r19
    1c96:	27 95       	ror	r18
    1c98:	c9 01       	movw	r24, r18
    1c9a:	88 0f       	add	r24, r24
    1c9c:	99 1f       	adc	r25, r25
    1c9e:	88 0f       	add	r24, r24
    1ca0:	99 1f       	adc	r25, r25
    1ca2:	88 0f       	add	r24, r24
    1ca4:	99 1f       	adc	r25, r25
    1ca6:	82 1b       	sub	r24, r18
    1ca8:	93 0b       	sbc	r25, r19
    1caa:	01 97       	sbiw	r24, 0x01	; 1
    1cac:	84 0f       	add	r24, r20
    1cae:	91 1d       	adc	r25, r1
    1cb0:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    1cb2:	9c 01       	movw	r18, r24
    1cb4:	36 95       	lsr	r19
    1cb6:	27 95       	ror	r18
    1cb8:	36 95       	lsr	r19
    1cba:	27 95       	ror	r18
    1cbc:	36 95       	lsr	r19
    1cbe:	27 95       	ror	r18
    1cc0:	c9 01       	movw	r24, r18
    1cc2:	88 0f       	add	r24, r24
    1cc4:	99 1f       	adc	r25, r25
    1cc6:	88 0f       	add	r24, r24
    1cc8:	99 1f       	adc	r25, r25
    1cca:	88 0f       	add	r24, r24
    1ccc:	99 1f       	adc	r25, r25
    1cce:	82 1b       	sub	r24, r18
    1cd0:	93 0b       	sbc	r25, r19
}
    1cd2:	08 95       	ret

00001cd4 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1cd4:	2f 92       	push	r2
    1cd6:	3f 92       	push	r3
    1cd8:	4f 92       	push	r4
    1cda:	5f 92       	push	r5
    1cdc:	6f 92       	push	r6
    1cde:	7f 92       	push	r7
    1ce0:	8f 92       	push	r8
    1ce2:	9f 92       	push	r9
    1ce4:	af 92       	push	r10
    1ce6:	bf 92       	push	r11
    1ce8:	cf 92       	push	r12
    1cea:	df 92       	push	r13
    1cec:	ef 92       	push	r14
    1cee:	ff 92       	push	r15
    1cf0:	0f 93       	push	r16
    1cf2:	1f 93       	push	r17
    1cf4:	cf 93       	push	r28
    1cf6:	df 93       	push	r29
    1cf8:	00 d0       	rcall	.+0      	; 0x1cfa <sysex_encode+0x26>
    1cfa:	00 d0       	rcall	.+0      	; 0x1cfc <sysex_encode+0x28>
    1cfc:	00 d0       	rcall	.+0      	; 0x1cfe <sysex_encode+0x2a>
    1cfe:	cd b7       	in	r28, 0x3d	; 61
    1d00:	de b7       	in	r29, 0x3e	; 62
    1d02:	1c 01       	movw	r2, r24
    1d04:	7a 83       	std	Y+2, r23	; 0x02
    1d06:	69 83       	std	Y+1, r22	; 0x01
    1d08:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    1d0a:	ca 01       	movw	r24, r20
    1d0c:	67 e0       	ldi	r22, 0x07	; 7
    1d0e:	70 e0       	ldi	r23, 0x00	; 0
    1d10:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
    1d14:	2b 01       	movw	r4, r22
    1d16:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1d18:	61 15       	cp	r22, r1
    1d1a:	71 05       	cpc	r23, r1
    1d1c:	b1 f1       	breq	.+108    	; 0x1d8a <sysex_encode+0xb6>
    1d1e:	81 01       	movw	r16, r2
    1d20:	e9 80       	ldd	r14, Y+1	; 0x01
    1d22:	fa 80       	ldd	r15, Y+2	; 0x02
    1d24:	cc 24       	eor	r12, r12
    1d26:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1d28:	88 24       	eor	r8, r8
    1d2a:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1d2c:	1e 83       	std	Y+6, r17	; 0x06
    1d2e:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    1d30:	f8 01       	movw	r30, r16
    1d32:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1d34:	fc 82       	std	Y+4, r15	; 0x04
    1d36:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1d38:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    1d3a:	ab 81       	ldd	r26, Y+3	; 0x03
    1d3c:	bc 81       	ldd	r27, Y+4	; 0x04
    1d3e:	2d 91       	ld	r18, X+
    1d40:	bc 83       	std	Y+4, r27	; 0x04
    1d42:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1d44:	4f 5f       	subi	r20, 0xFF	; 255
    1d46:	5f 4f       	sbci	r21, 0xFF	; 255
    1d48:	82 2f       	mov	r24, r18
    1d4a:	90 e0       	ldi	r25, 0x00	; 0
    1d4c:	80 78       	andi	r24, 0x80	; 128
    1d4e:	90 70       	andi	r25, 0x00	; 0
    1d50:	bc 01       	movw	r22, r24
    1d52:	04 2e       	mov	r0, r20
    1d54:	02 c0       	rjmp	.+4      	; 0x1d5a <sysex_encode+0x86>
    1d56:	75 95       	asr	r23
    1d58:	67 95       	ror	r22
    1d5a:	0a 94       	dec	r0
    1d5c:	e2 f7       	brpl	.-8      	; 0x1d56 <sysex_encode+0x82>
    1d5e:	ad 81       	ldd	r26, Y+5	; 0x05
    1d60:	be 81       	ldd	r27, Y+6	; 0x06
    1d62:	8c 91       	ld	r24, X
    1d64:	86 2b       	or	r24, r22
    1d66:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1d68:	2f 77       	andi	r18, 0x7F	; 127
    1d6a:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1d6c:	47 30       	cpi	r20, 0x07	; 7
    1d6e:	51 05       	cpc	r21, r1
    1d70:	21 f7       	brne	.-56     	; 0x1d3a <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1d72:	08 94       	sec
    1d74:	c1 1c       	adc	r12, r1
    1d76:	d1 1c       	adc	r13, r1
    1d78:	08 5f       	subi	r16, 0xF8	; 248
    1d7a:	1f 4f       	sbci	r17, 0xFF	; 255
    1d7c:	e7 e0       	ldi	r30, 0x07	; 7
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	ee 0e       	add	r14, r30
    1d82:	ff 1e       	adc	r15, r31
    1d84:	ca 14       	cp	r12, r10
    1d86:	db 04       	cpc	r13, r11
    1d88:	89 f6       	brne	.-94     	; 0x1d2c <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    1d8a:	c3 01       	movw	r24, r6
    1d8c:	67 e0       	ldi	r22, 0x07	; 7
    1d8e:	70 e0       	ldi	r23, 0x00	; 0
    1d90:	0e 94 bc 0f 	call	0x1f78	; 0x1f78 <__udivmodhi4>
   if (remainder) {
    1d94:	88 23       	and	r24, r24
    1d96:	d9 f1       	breq	.+118    	; 0x1e0e <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    1d98:	82 01       	movw	r16, r4
    1d9a:	00 0f       	add	r16, r16
    1d9c:	11 1f       	adc	r17, r17
    1d9e:	00 0f       	add	r16, r16
    1da0:	11 1f       	adc	r17, r17
    1da2:	00 0f       	add	r16, r16
    1da4:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    1da6:	78 01       	movw	r14, r16
    1da8:	e4 18       	sub	r14, r4
    1daa:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    1dac:	d1 01       	movw	r26, r2
    1dae:	a0 0f       	add	r26, r16
    1db0:	b1 1f       	adc	r27, r17
    1db2:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    1db4:	68 2f       	mov	r22, r24
    1db6:	70 e0       	ldi	r23, 0x00	; 0
    1db8:	61 15       	cp	r22, r1
    1dba:	71 05       	cpc	r23, r1
    1dbc:	19 f1       	breq	.+70     	; 0x1e04 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1dbe:	e9 81       	ldd	r30, Y+1	; 0x01
    1dc0:	fa 81       	ldd	r31, Y+2	; 0x02
    1dc2:	ee 0e       	add	r14, r30
    1dc4:	ff 1e       	adc	r15, r31
    1dc6:	c8 01       	movw	r24, r16
    1dc8:	01 96       	adiw	r24, 0x01	; 1
    1dca:	28 0e       	add	r2, r24
    1dcc:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1dce:	20 e0       	ldi	r18, 0x00	; 0
    1dd0:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    1dd2:	f7 01       	movw	r30, r14
    1dd4:	41 91       	ld	r20, Z+
    1dd6:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1dd8:	2f 5f       	subi	r18, 0xFF	; 255
    1dda:	3f 4f       	sbci	r19, 0xFF	; 255
    1ddc:	84 2f       	mov	r24, r20
    1dde:	90 e0       	ldi	r25, 0x00	; 0
    1de0:	80 78       	andi	r24, 0x80	; 128
    1de2:	90 70       	andi	r25, 0x00	; 0
    1de4:	02 2e       	mov	r0, r18
    1de6:	02 c0       	rjmp	.+4      	; 0x1dec <sysex_encode+0x118>
    1de8:	95 95       	asr	r25
    1dea:	87 95       	ror	r24
    1dec:	0a 94       	dec	r0
    1dee:	e2 f7       	brpl	.-8      	; 0x1de8 <sysex_encode+0x114>
    1df0:	9c 91       	ld	r25, X
    1df2:	89 2b       	or	r24, r25
    1df4:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1df6:	4f 77       	andi	r20, 0x7F	; 127
    1df8:	f1 01       	movw	r30, r2
    1dfa:	41 93       	st	Z+, r20
    1dfc:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1dfe:	26 17       	cp	r18, r22
    1e00:	37 07       	cpc	r19, r23
    1e02:	38 f3       	brcs	.-50     	; 0x1dd2 <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    1e04:	c8 01       	movw	r24, r16
    1e06:	01 96       	adiw	r24, 0x01	; 1
    1e08:	86 0f       	add	r24, r22
    1e0a:	97 1f       	adc	r25, r23
    1e0c:	07 c0       	rjmp	.+14     	; 0x1e1c <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    1e0e:	c2 01       	movw	r24, r4
    1e10:	88 0f       	add	r24, r24
    1e12:	99 1f       	adc	r25, r25
    1e14:	88 0f       	add	r24, r24
    1e16:	99 1f       	adc	r25, r25
    1e18:	88 0f       	add	r24, r24
    1e1a:	99 1f       	adc	r25, r25
   }
}
    1e1c:	26 96       	adiw	r28, 0x06	; 6
    1e1e:	0f b6       	in	r0, 0x3f	; 63
    1e20:	f8 94       	cli
    1e22:	de bf       	out	0x3e, r29	; 62
    1e24:	0f be       	out	0x3f, r0	; 63
    1e26:	cd bf       	out	0x3d, r28	; 61
    1e28:	df 91       	pop	r29
    1e2a:	cf 91       	pop	r28
    1e2c:	1f 91       	pop	r17
    1e2e:	0f 91       	pop	r16
    1e30:	ff 90       	pop	r15
    1e32:	ef 90       	pop	r14
    1e34:	df 90       	pop	r13
    1e36:	cf 90       	pop	r12
    1e38:	bf 90       	pop	r11
    1e3a:	af 90       	pop	r10
    1e3c:	9f 90       	pop	r9
    1e3e:	8f 90       	pop	r8
    1e40:	7f 90       	pop	r7
    1e42:	6f 90       	pop	r6
    1e44:	5f 90       	pop	r5
    1e46:	4f 90       	pop	r4
    1e48:	3f 90       	pop	r3
    1e4a:	2f 90       	pop	r2
    1e4c:	08 95       	ret

00001e4e <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1e4e:	6f 92       	push	r6
    1e50:	7f 92       	push	r7
    1e52:	8f 92       	push	r8
    1e54:	9f 92       	push	r9
    1e56:	af 92       	push	r10
    1e58:	bf 92       	push	r11
    1e5a:	cf 92       	push	r12
    1e5c:	df 92       	push	r13
    1e5e:	ef 92       	push	r14
    1e60:	ff 92       	push	r15
    1e62:	0f 93       	push	r16
    1e64:	1f 93       	push	r17
    1e66:	cf 93       	push	r28
    1e68:	df 93       	push	r29
    1e6a:	3c 01       	movw	r6, r24
    1e6c:	4b 01       	movw	r8, r22
    1e6e:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    1e70:	42 30       	cpi	r20, 0x02	; 2
    1e72:	51 05       	cpc	r21, r1
    1e74:	08 f4       	brcc	.+2      	; 0x1e78 <sysex_decode+0x2a>
    1e76:	6f c0       	rjmp	.+222    	; 0x1f56 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    1e78:	7a 01       	movw	r14, r20
    1e7a:	f6 94       	lsr	r15
    1e7c:	e7 94       	ror	r14
    1e7e:	f6 94       	lsr	r15
    1e80:	e7 94       	ror	r14
    1e82:	f6 94       	lsr	r15
    1e84:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1e86:	e1 14       	cp	r14, r1
    1e88:	f1 04       	cpc	r15, r1
    1e8a:	29 f1       	breq	.+74     	; 0x1ed6 <sysex_decode+0x88>
    1e8c:	eb 01       	movw	r28, r22
    1e8e:	b3 01       	movw	r22, r6
    1e90:	00 e0       	ldi	r16, 0x00	; 0
    1e92:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1e94:	cc 24       	eor	r12, r12
    1e96:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1e98:	de 01       	movw	r26, r28
    1e9a:	11 96       	adiw	r26, 0x01	; 1
    1e9c:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1e9e:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    1ea0:	2d 91       	ld	r18, X+
    1ea2:	2f 77       	andi	r18, 0x7F	; 127
    1ea4:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1ea6:	4f 5f       	subi	r20, 0xFF	; 255
    1ea8:	5f 4f       	sbci	r21, 0xFF	; 255
    1eaa:	88 81       	ld	r24, Y
    1eac:	90 e0       	ldi	r25, 0x00	; 0
    1eae:	04 2e       	mov	r0, r20
    1eb0:	02 c0       	rjmp	.+4      	; 0x1eb6 <sysex_decode+0x68>
    1eb2:	88 0f       	add	r24, r24
    1eb4:	99 1f       	adc	r25, r25
    1eb6:	0a 94       	dec	r0
    1eb8:	e2 f7       	brpl	.-8      	; 0x1eb2 <sysex_decode+0x64>
    1eba:	80 78       	andi	r24, 0x80	; 128
    1ebc:	28 2b       	or	r18, r24
    1ebe:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1ec0:	47 30       	cpi	r20, 0x07	; 7
    1ec2:	51 05       	cpc	r21, r1
    1ec4:	69 f7       	brne	.-38     	; 0x1ea0 <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1ec6:	0f 5f       	subi	r16, 0xFF	; 255
    1ec8:	1f 4f       	sbci	r17, 0xFF	; 255
    1eca:	28 96       	adiw	r28, 0x08	; 8
    1ecc:	69 5f       	subi	r22, 0xF9	; 249
    1ece:	7f 4f       	sbci	r23, 0xFF	; 255
    1ed0:	0e 15       	cp	r16, r14
    1ed2:	1f 05       	cpc	r17, r15
    1ed4:	09 f7       	brne	.-62     	; 0x1e98 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    1ed6:	5a 2d       	mov	r21, r10
    1ed8:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    1eda:	99 f1       	breq	.+102    	; 0x1f42 <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    1edc:	e7 01       	movw	r28, r14
    1ede:	cc 0f       	add	r28, r28
    1ee0:	dd 1f       	adc	r29, r29
    1ee2:	cc 0f       	add	r28, r28
    1ee4:	dd 1f       	adc	r29, r29
    1ee6:	cc 0f       	add	r28, r28
    1ee8:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    1eea:	8e 01       	movw	r16, r28
    1eec:	0e 19       	sub	r16, r14
    1eee:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    1ef0:	65 2f       	mov	r22, r21
    1ef2:	70 e0       	ldi	r23, 0x00	; 0
    1ef4:	61 50       	subi	r22, 0x01	; 1
    1ef6:	70 40       	sbci	r23, 0x00	; 0
    1ef8:	f9 f0       	breq	.+62     	; 0x1f38 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1efa:	ce 01       	movw	r24, r28
    1efc:	01 96       	adiw	r24, 0x01	; 1
    1efe:	d4 01       	movw	r26, r8
    1f00:	a8 0f       	add	r26, r24
    1f02:	b9 1f       	adc	r27, r25
    1f04:	f3 01       	movw	r30, r6
    1f06:	e0 0f       	add	r30, r16
    1f08:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1f0a:	20 e0       	ldi	r18, 0x00	; 0
    1f0c:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1f0e:	c8 0d       	add	r28, r8
    1f10:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    1f12:	4d 91       	ld	r20, X+
    1f14:	4f 77       	andi	r20, 0x7F	; 127
    1f16:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1f18:	2f 5f       	subi	r18, 0xFF	; 255
    1f1a:	3f 4f       	sbci	r19, 0xFF	; 255
    1f1c:	88 81       	ld	r24, Y
    1f1e:	90 e0       	ldi	r25, 0x00	; 0
    1f20:	02 2e       	mov	r0, r18
    1f22:	02 c0       	rjmp	.+4      	; 0x1f28 <sysex_decode+0xda>
    1f24:	88 0f       	add	r24, r24
    1f26:	99 1f       	adc	r25, r25
    1f28:	0a 94       	dec	r0
    1f2a:	e2 f7       	brpl	.-8      	; 0x1f24 <sysex_decode+0xd6>
    1f2c:	80 78       	andi	r24, 0x80	; 128
    1f2e:	48 2b       	or	r20, r24
    1f30:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1f32:	26 17       	cp	r18, r22
    1f34:	37 07       	cpc	r19, r23
    1f36:	68 f3       	brcs	.-38     	; 0x1f12 <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    1f38:	c8 01       	movw	r24, r16
    1f3a:	01 97       	sbiw	r24, 0x01	; 1
    1f3c:	85 0f       	add	r24, r21
    1f3e:	91 1d       	adc	r25, r1
    1f40:	0c c0       	rjmp	.+24     	; 0x1f5a <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    1f42:	c7 01       	movw	r24, r14
    1f44:	88 0f       	add	r24, r24
    1f46:	99 1f       	adc	r25, r25
    1f48:	88 0f       	add	r24, r24
    1f4a:	99 1f       	adc	r25, r25
    1f4c:	88 0f       	add	r24, r24
    1f4e:	99 1f       	adc	r25, r25
    1f50:	8e 19       	sub	r24, r14
    1f52:	9f 09       	sbc	r25, r15
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    1f56:	80 e0       	ldi	r24, 0x00	; 0
    1f58:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    1f5a:	df 91       	pop	r29
    1f5c:	cf 91       	pop	r28
    1f5e:	1f 91       	pop	r17
    1f60:	0f 91       	pop	r16
    1f62:	ff 90       	pop	r15
    1f64:	ef 90       	pop	r14
    1f66:	df 90       	pop	r13
    1f68:	cf 90       	pop	r12
    1f6a:	bf 90       	pop	r11
    1f6c:	af 90       	pop	r10
    1f6e:	9f 90       	pop	r9
    1f70:	8f 90       	pop	r8
    1f72:	7f 90       	pop	r7
    1f74:	6f 90       	pop	r6
    1f76:	08 95       	ret

00001f78 <__udivmodhi4>:
    1f78:	aa 1b       	sub	r26, r26
    1f7a:	bb 1b       	sub	r27, r27
    1f7c:	51 e1       	ldi	r21, 0x11	; 17
    1f7e:	07 c0       	rjmp	.+14     	; 0x1f8e <__udivmodhi4_ep>

00001f80 <__udivmodhi4_loop>:
    1f80:	aa 1f       	adc	r26, r26
    1f82:	bb 1f       	adc	r27, r27
    1f84:	a6 17       	cp	r26, r22
    1f86:	b7 07       	cpc	r27, r23
    1f88:	10 f0       	brcs	.+4      	; 0x1f8e <__udivmodhi4_ep>
    1f8a:	a6 1b       	sub	r26, r22
    1f8c:	b7 0b       	sbc	r27, r23

00001f8e <__udivmodhi4_ep>:
    1f8e:	88 1f       	adc	r24, r24
    1f90:	99 1f       	adc	r25, r25
    1f92:	5a 95       	dec	r21
    1f94:	a9 f7       	brne	.-22     	; 0x1f80 <__udivmodhi4_loop>
    1f96:	80 95       	com	r24
    1f98:	90 95       	com	r25
    1f9a:	bc 01       	movw	r22, r24
    1f9c:	cd 01       	movw	r24, r26
    1f9e:	08 95       	ret

00001fa0 <__divmodhi4>:
    1fa0:	97 fb       	bst	r25, 7
    1fa2:	09 2e       	mov	r0, r25
    1fa4:	07 26       	eor	r0, r23
    1fa6:	0a d0       	rcall	.+20     	; 0x1fbc <__divmodhi4_neg1>
    1fa8:	77 fd       	sbrc	r23, 7
    1faa:	04 d0       	rcall	.+8      	; 0x1fb4 <__divmodhi4_neg2>
    1fac:	e5 df       	rcall	.-54     	; 0x1f78 <__udivmodhi4>
    1fae:	06 d0       	rcall	.+12     	; 0x1fbc <__divmodhi4_neg1>
    1fb0:	00 20       	and	r0, r0
    1fb2:	1a f4       	brpl	.+6      	; 0x1fba <__divmodhi4_exit>

00001fb4 <__divmodhi4_neg2>:
    1fb4:	70 95       	com	r23
    1fb6:	61 95       	neg	r22
    1fb8:	7f 4f       	sbci	r23, 0xFF	; 255

00001fba <__divmodhi4_exit>:
    1fba:	08 95       	ret

00001fbc <__divmodhi4_neg1>:
    1fbc:	f6 f7       	brtc	.-4      	; 0x1fba <__divmodhi4_exit>
    1fbe:	90 95       	com	r25
    1fc0:	81 95       	neg	r24
    1fc2:	9f 4f       	sbci	r25, 0xFF	; 255
    1fc4:	08 95       	ret

00001fc6 <memcpy>:
    1fc6:	fb 01       	movw	r30, r22
    1fc8:	dc 01       	movw	r26, r24
    1fca:	02 c0       	rjmp	.+4      	; 0x1fd0 <memcpy+0xa>
    1fcc:	01 90       	ld	r0, Z+
    1fce:	0d 92       	st	X+, r0
    1fd0:	41 50       	subi	r20, 0x01	; 1
    1fd2:	50 40       	sbci	r21, 0x00	; 0
    1fd4:	d8 f7       	brcc	.-10     	; 0x1fcc <memcpy+0x6>
    1fd6:	08 95       	ret

00001fd8 <_exit>:
    1fd8:	f8 94       	cli

00001fda <__stop_program>:
    1fda:	ff cf       	rjmp	.-2      	; 0x1fda <__stop_program>
