
*** Running vivado
    with args -log RAM0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source RAM0.tcl -notrace
Command: synth_design -top RAM0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rsta is neither a static name nor a globally static expression [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:88]
WARNING: [Synth 8-1565] actual for formal port rstb is neither a static name nor a globally static expression [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'RAM0' [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:26]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.runs/synth_1/.Xil/Vivado-25844-DESKTOP-AMD550i/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'r' of component 'blk_mem_gen_1' [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.runs/synth_1/.Xil/Vivado-25844-DESKTOP-AMD550i/realtime/blk_mem_gen_1_stub.vhdl:27]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.runs/synth_1/.Xil/Vivado-25844-DESKTOP-AMD550i/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'r' of component 'blk_mem_gen_1' [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:88]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.runs/synth_1/.Xil/Vivado-25844-DESKTOP-AMD550i/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'r' of component 'blk_mem_gen_1' [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:88]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.runs/synth_1/.Xil/Vivado-25844-DESKTOP-AMD550i/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'r' of component 'blk_mem_gen_1' [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'RAM0' (1#1) [D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.srcs/sources_1/new/RAM0.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1249.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[0].r'
Finished Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[0].r'
Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[1].r'
Finished Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[1].r'
Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[2].r'
Finished Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[2].r'
Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[3].r'
Finished Parsing XDC File [d:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'ram_i[3].r'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1249.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for \ram_i[0].r . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \ram_i[1].r . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \ram_i[2].r . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \ram_i[3].r . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1249.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_1_bbox |     4|
|5     |LUT2               |    16|
|6     |LUT4               |    64|
|7     |IBUF               |   104|
|8     |OBUF               |    64|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.184 ; gain = 1.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.184 ; gain = 1.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.184 ; gain = 1.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1263.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b2dbcf5c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.078 ; gain = 28.645
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - UGent/FPGA/Project_2021/ConvolutionLayer/ConvolutionLayer.runs/synth_1/RAM0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAM0_utilization_synth.rpt -pb RAM0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 20:46:54 2021...
