{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 07:28:06 2017 " "Info: Processing started: Sat May 20 07:28:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uc -c uc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off uc -c uc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "uc EP3SL50F484C2 " "Info: Automatically selected device EP3SL50F484C2 for design uc" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3SL70F484C2 " "Info: Device EP3SL70F484C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3SE50F484C2 " "Info: Device EP3SE50F484C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ J18 " "Info: Pin ~ALTERA_DATA0~ is reserved at location J18" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 14713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "Critical Warning: No exact pin location assignment(s) for 97 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[0\] " "Info: Pin wPCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[0] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7989 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[1\] " "Info: Pin wPCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[1] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7990 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[2\] " "Info: Pin wPCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[2] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[3\] " "Info: Pin wPCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[3] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[4\] " "Info: Pin wPCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[4] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[5\] " "Info: Pin wPCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[5] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[6\] " "Info: Pin wPCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[6] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[7\] " "Info: Pin wPCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[7] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[8\] " "Info: Pin wPCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[8] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[9\] " "Info: Pin wPCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[9] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[10\] " "Info: Pin wPCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[10] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 7999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[11\] " "Info: Pin wPCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[11] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[12\] " "Info: Pin wPCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[12] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[13\] " "Info: Pin wPCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[13] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[14\] " "Info: Pin wPCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[14] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[15\] " "Info: Pin wPCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[15] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[16\] " "Info: Pin wPCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[16] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[17\] " "Info: Pin wPCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[17] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[18\] " "Info: Pin wPCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[18] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[19\] " "Info: Pin wPCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[19] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[20\] " "Info: Pin wPCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[20] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[21\] " "Info: Pin wPCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[21] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[22\] " "Info: Pin wPCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[22] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[23\] " "Info: Pin wPCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[23] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[24\] " "Info: Pin wPCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[24] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[25\] " "Info: Pin wPCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[25] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[26\] " "Info: Pin wPCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[26] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[27\] " "Info: Pin wPCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[27] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[28\] " "Info: Pin wPCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[28] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[29\] " "Info: Pin wPCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[29] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[30\] " "Info: Pin wPCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[30] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wPCOut\[31\] " "Info: Pin wPCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wPCOut[31] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 3 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[0\] " "Info: Pin wShiftRegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[0] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8021 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[1\] " "Info: Pin wShiftRegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[1] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8022 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[2\] " "Info: Pin wShiftRegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[2] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8023 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[3\] " "Info: Pin wShiftRegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[3] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8024 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[4\] " "Info: Pin wShiftRegOut\[4\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[4] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[5\] " "Info: Pin wShiftRegOut\[5\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[5] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[6\] " "Info: Pin wShiftRegOut\[6\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[6] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[7\] " "Info: Pin wShiftRegOut\[7\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[7] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[8\] " "Info: Pin wShiftRegOut\[8\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[8] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[9\] " "Info: Pin wShiftRegOut\[9\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[9] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[10\] " "Info: Pin wShiftRegOut\[10\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[10] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[11\] " "Info: Pin wShiftRegOut\[11\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[11] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[12\] " "Info: Pin wShiftRegOut\[12\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[12] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[13\] " "Info: Pin wShiftRegOut\[13\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[13] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[14\] " "Info: Pin wShiftRegOut\[14\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[14] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[15\] " "Info: Pin wShiftRegOut\[15\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[15] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[16\] " "Info: Pin wShiftRegOut\[16\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[16] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[17\] " "Info: Pin wShiftRegOut\[17\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[17] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[18\] " "Info: Pin wShiftRegOut\[18\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[18] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[19\] " "Info: Pin wShiftRegOut\[19\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[19] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[20\] " "Info: Pin wShiftRegOut\[20\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[20] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[21\] " "Info: Pin wShiftRegOut\[21\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[21] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[22\] " "Info: Pin wShiftRegOut\[22\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[22] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[23\] " "Info: Pin wShiftRegOut\[23\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[23] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[24\] " "Info: Pin wShiftRegOut\[24\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[24] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[25\] " "Info: Pin wShiftRegOut\[25\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[25] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[26\] " "Info: Pin wShiftRegOut\[26\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[26] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8047 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[27\] " "Info: Pin wShiftRegOut\[27\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[27] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[28\] " "Info: Pin wShiftRegOut\[28\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[28] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[29\] " "Info: Pin wShiftRegOut\[29\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[29] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[30\] " "Info: Pin wShiftRegOut\[30\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[30] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wShiftRegOut\[31\] " "Info: Pin wShiftRegOut\[31\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wShiftRegOut[31] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 4 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wShiftRegOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[0\] " "Info: Pin wALUResult\[0\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[0] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[1\] " "Info: Pin wALUResult\[1\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[1] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[2\] " "Info: Pin wALUResult\[2\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[2] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[3\] " "Info: Pin wALUResult\[3\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[3] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[4\] " "Info: Pin wALUResult\[4\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[4] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[5\] " "Info: Pin wALUResult\[5\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[5] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[6\] " "Info: Pin wALUResult\[6\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[6] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[7\] " "Info: Pin wALUResult\[7\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[7] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[8\] " "Info: Pin wALUResult\[8\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[8] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8061 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[9\] " "Info: Pin wALUResult\[9\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[9] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8062 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[10\] " "Info: Pin wALUResult\[10\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[10] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8063 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[11\] " "Info: Pin wALUResult\[11\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[11] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8064 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[12\] " "Info: Pin wALUResult\[12\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[12] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8065 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[13\] " "Info: Pin wALUResult\[13\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[13] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[14\] " "Info: Pin wALUResult\[14\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[14] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8067 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[15\] " "Info: Pin wALUResult\[15\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[15] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[16\] " "Info: Pin wALUResult\[16\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[16] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[17\] " "Info: Pin wALUResult\[17\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[17] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[18\] " "Info: Pin wALUResult\[18\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[18] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[19\] " "Info: Pin wALUResult\[19\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[19] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[20\] " "Info: Pin wALUResult\[20\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[20] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[21\] " "Info: Pin wALUResult\[21\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[21] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[22\] " "Info: Pin wALUResult\[22\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[22] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[23\] " "Info: Pin wALUResult\[23\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[23] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[24\] " "Info: Pin wALUResult\[24\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[24] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8077 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[25\] " "Info: Pin wALUResult\[25\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[25] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[26\] " "Info: Pin wALUResult\[26\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[26] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[27\] " "Info: Pin wALUResult\[27\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[27] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[28\] " "Info: Pin wALUResult\[28\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[28] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[29\] " "Info: Pin wALUResult\[29\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[29] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[30\] " "Info: Pin wALUResult\[30\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[30] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wALUResult\[31\] " "Info: Pin wALUResult\[31\] not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { wALUResult[31] } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 6 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { wALUResult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clk } } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 2 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 8124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[0\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[0\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|LS\|out\[0\]\|combout " "Warning: Node \"cpu\|LS\|out\[0\]\|combout\" is a latch" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[0\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[0\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[0\]\|combout " "Warning: Node \"cpu\|SS\|out\[0\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ExcptCtrlMux\|out\[0\]\|combout " "Warning: Node \"cpu\|ExcptCtrlMux\|out\[0\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[3\]\|combout " "Warning: Node \"cpu\|SS\|out\[3\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[27\]\|combout " "Warning: Node \"cpu\|SS\|out\[27\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[29\]\|combout " "Warning: Node \"cpu\|SS\|out\[29\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[26\]\|combout " "Warning: Node \"cpu\|SS\|out\[26\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[5\]\|combout " "Warning: Node \"cpu\|SS\|out\[5\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[31\]\|combout " "Warning: Node \"cpu\|SS\|out\[31\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[2\]\|combout " "Warning: Node \"cpu\|SS\|out\[2\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[30\]\|combout " "Warning: Node \"cpu\|SS\|out\[30\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[28\]\|combout " "Warning: Node \"cpu\|SS\|out\[28\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[4\]\|combout " "Warning: Node \"cpu\|SS\|out\[4\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[1\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[1\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[2\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[2\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[3\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[3\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[4\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[4\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[5\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[5\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[6\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[6\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[7\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[7\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[6\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[6\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[30\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[30\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[31\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[31\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[1\]\|combout " "Warning: Node \"cpu\|SS\|out\[1\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[1\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[1\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[2\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[2\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[3\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[3\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[4\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[4\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[5\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[5\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[7\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[7\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[29\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[29\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[28\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[28\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[16\]\|combout " "Warning: Node \"cpu\|SS\|out\[16\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[27\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[27\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[26\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[26\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[0\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[0\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[20\]\|combout " "Warning: Node \"cpu\|SS\|out\[20\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[19\]\|combout " "Warning: Node \"cpu\|SS\|out\[19\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[18\]\|combout " "Warning: Node \"cpu\|SS\|out\[18\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[17\]\|combout " "Warning: Node \"cpu\|SS\|out\[17\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[21\]\|combout " "Warning: Node \"cpu\|SS\|out\[21\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[25\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[25\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[24\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[24\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[30\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[30\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[25\]\|combout " "Warning: Node \"cpu\|SS\|out\[25\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[24\]\|combout " "Warning: Node \"cpu\|SS\|out\[24\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[22\]\|combout " "Warning: Node \"cpu\|SS\|out\[22\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[23\]\|combout " "Warning: Node \"cpu\|SS\|out\[23\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[31\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[31\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[6\]\|combout " "Warning: Node \"cpu\|SS\|out\[6\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[7\]\|combout " "Warning: Node \"cpu\|SS\|out\[7\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[29\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[29\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[23\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[23\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[22\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[22\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[28\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[28\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[15\]\|combout " "Warning: Node \"cpu\|SS\|out\[15\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[27\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[27\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[21\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[21\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[20\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[20\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[26\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[26\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[16\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[16\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[18\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[18\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[3\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[3\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[5\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[5\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[2\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[2\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[4\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[4\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[25\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[25\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[19\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[19\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[24\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[24\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[30\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[30\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[15\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[15\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[14\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[14\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[17\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[17\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[14\]\|combout " "Warning: Node \"cpu\|SS\|out\[14\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[13\]\|combout " "Warning: Node \"cpu\|SS\|out\[13\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[12\]\|combout " "Warning: Node \"cpu\|SS\|out\[12\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[11\]\|combout " "Warning: Node \"cpu\|SS\|out\[11\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[31\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[31\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[27\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[27\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[29\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[29\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[26\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[26\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[28\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[28\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[1\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[1\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[6\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[6\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[7\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[7\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[23\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[23\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[22\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[22\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[13\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[13\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[12\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[12\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[10\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[10\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[21\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[21\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[20\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[20\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[11\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[11\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[16\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[16\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[8\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[8\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|ALUSrcAMux\|out\[9\]\|combout " "Warning: Node \"cpu\|ALUSrcAMux\|out\[9\]\|combout\" is a latch" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[18\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[18\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[16\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[16\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[25\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[25\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[19\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[19\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[24\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[24\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[15\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[15\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[14\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[14\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[17\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[17\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[20\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[20\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[19\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[19\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[18\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[18\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[17\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[17\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[21\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[21\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[23\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[23\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[22\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[22\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[13\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[13\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[12\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[12\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[10\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[10\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[15\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[15\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[11\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[11\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[10\]\|combout " "Warning: Node \"cpu\|SS\|out\[10\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[8\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[8\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|PCSrcMux\|out\[9\]\|combout " "Warning: Node \"cpu\|PCSrcMux\|out\[9\]\|combout\" is a latch" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[8\]\|combout " "Warning: Node \"cpu\|SS\|out\[8\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|SS\|out\[9\]\|combout " "Warning: Node \"cpu\|SS\|out\[9\]\|combout\" is a latch" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[14\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[14\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[13\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[13\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[12\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[12\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[11\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[11\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[10\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[10\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[8\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[8\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|DataSrcMux\|out\[9\]\|combout " "Warning: Node \"cpu\|DataSrcMux\|out\[9\]\|combout\" is a latch" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'uc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|SSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|PCSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|LSCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ExcptCtrl\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|DataSrc\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uControl:uc\|ALUSrcA\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Info: Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "Info:    1.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 uControl:uc\|ALUSrcA\[0\] " "Info:    1.000 uControl:uc\|ALUSrcA\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 uControl:uc\|DataSrc\[0\] " "Info:    1.000 uControl:uc\|DataSrc\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 uControl:uc\|ExcptCtrl\[0\] " "Info:    1.000 uControl:uc\|ExcptCtrl\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 uControl:uc\|LSCtrl\[0\] " "Info:    1.000 uControl:uc\|LSCtrl\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 uControl:uc\|PCSrc\[0\] " "Info:    1.000 uControl:uc\|PCSrc\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 uControl:uc\|SSCtrl\[0\] " "Info:    1.000 uControl:uc\|SSCtrl\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN L22 (CLK1p)) " "Info: Automatically promoted node clk~input (placed in PIN L22 (CLK1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|ALUSrcA\[1\] " "Info: Destination node uControl:uc\|ALUSrcA\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|ALUSrcA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|PCSrc\[2\] " "Info: Destination node uControl:uc\|PCSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|PCSrc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|PCSrc\[1\] " "Info: Destination node uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|PCSrc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|LSCtrl\[1\] " "Info: Destination node uControl:uc\|LSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|LSCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|DataSrc\[3\] " "Info: Destination node uControl:uc\|DataSrc\[3\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|DataSrc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|DataSrc\[1\] " "Info: Destination node uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|DataSrc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|DataSrc\[2\] " "Info: Destination node uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|DataSrc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|SSCtrl\[1\] " "Info: Destination node uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|SSCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:uc\|ExcptCtrl\[1\] " "Info: Destination node uControl:uc\|ExcptCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { uControl:uc|ExcptCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 2 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 14325 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:cpu\|Mux3to1:ALUSrcAMux\|Mux32~0  " "Info: Automatically promoted node CPU:cpu\|Mux3to1:ALUSrcAMux\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:cpu|Mux3to1:ALUSrcAMux|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 10955 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:cpu\|Mux5to1:PCSrcMux\|Mux32~0  " "Info: Automatically promoted node CPU:cpu\|Mux5to1:PCSrcMux\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:cpu|Mux5to1:PCSrcMux|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 11331 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:cpu\|Mux9to1:DataSrcMux\|Mux32~0  " "Info: Automatically promoted node CPU:cpu\|Mux9to1:DataSrcMux\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:cpu|Mux9to1:DataSrcMux|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 11981 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:cpu\|StoreSize:SS\|Mux24~0  " "Info: Automatically promoted node CPU:cpu\|StoreSize:SS\|Mux24~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } } { "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:cpu|StoreSize:SS|Mux24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/git/ucHardware/" 0 { } { { 0 { 0 ""} 0 12003 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "96 unused 2.5V 0 96 0 " "Info: Number of I/O pins in group: 96 (unused VREF, 2.5V VCCIO, 0 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 24 " "Info: I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1C does not use undetermined 2 24 " "Info: I/O bank number 1C does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2C does not use undetermined 0 26 " "Info: I/O bank number 2C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2A does not use undetermined 0 24 " "Info: I/O bank number 2A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 24 " "Info: I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4C does not use undetermined 0 24 " "Info: I/O bank number 4C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 24 " "Info: I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5C does not use undetermined 0 26 " "Info: I/O bank number 5C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6C does not use undetermined 0 26 " "Info: I/O bank number 6C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 24 " "Info: I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7C does not use undetermined 0 24 " "Info: I/O bank number 7C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 24 " "Info: I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Info: Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X12_Y13 X24_Y25 " "Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X12_Y13 to location X24_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Info: Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 135 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 07:28:54 2017 " "Info: Processing ended: Sat May 20 07:28:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Info: Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Info: Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
