<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini51 BSP: PWM_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini51 BSP
   &#160;<span id="projectnumber">V3.02.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini51 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PWM_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa6d75699e3e16aa05d1eb98e6e93319d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aa6d75699e3e16aa05d1eb98e6e93319d">PPR</a></td></tr>
<tr class="separator:aa6d75699e3e16aa05d1eb98e6e93319d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c672a24174f9089a7f63c4eebb1014"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a57c672a24174f9089a7f63c4eebb1014">CSR</a></td></tr>
<tr class="separator:a57c672a24174f9089a7f63c4eebb1014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94ee71ef3c9cf3cee7a1d1cf097e28a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab94ee71ef3c9cf3cee7a1d1cf097e28a">PCR</a></td></tr>
<tr class="separator:ab94ee71ef3c9cf3cee7a1d1cf097e28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c697cddf110332d79cff50081007bdc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2c697cddf110332d79cff50081007bdc">CNR</a> [6]</td></tr>
<tr class="separator:a2c697cddf110332d79cff50081007bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8da3f923af214a5c491d33b37eb6995"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab8da3f923af214a5c491d33b37eb6995">CMR</a> [6]</td></tr>
<tr class="separator:ab8da3f923af214a5c491d33b37eb6995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ea7322db0cf9e5b7085e4b5706fade"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a27ea7322db0cf9e5b7085e4b5706fade">PIER</a></td></tr>
<tr class="separator:a27ea7322db0cf9e5b7085e4b5706fade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226ebe95ae5a9324e113c5909b36b5aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a226ebe95ae5a9324e113c5909b36b5aa">PIIR</a></td></tr>
<tr class="separator:a226ebe95ae5a9324e113c5909b36b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1091d87368dad22ea10d3c540616408"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac1091d87368dad22ea10d3c540616408">POE</a></td></tr>
<tr class="separator:ac1091d87368dad22ea10d3c540616408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbbc201be700501412b61392feb669b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a5dbbc201be700501412b61392feb669b">PFBCON</a></td></tr>
<tr class="separator:a5dbbc201be700501412b61392feb669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25bd7adbdd445dc5f0d816bc6453be7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab25bd7adbdd445dc5f0d816bc6453be7">PDZIR</a></td></tr>
<tr class="separator:ab25bd7adbdd445dc5f0d816bc6453be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fefd6661f76c1b1edcca461d32dd92"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ab4fefd6661f76c1b1edcca461d32dd92">TRGCON0</a></td></tr>
<tr class="separator:ab4fefd6661f76c1b1edcca461d32dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bd235b45257d850aa2e32eeee61fbf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af4bd235b45257d850aa2e32eeee61fbf">TRGCON1</a></td></tr>
<tr class="separator:af4bd235b45257d850aa2e32eeee61fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f806d2fb15090368714994e028b831"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a96f806d2fb15090368714994e028b831">TRGSTS0</a></td></tr>
<tr class="separator:a96f806d2fb15090368714994e028b831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696841c973022461c3088031c03ac058"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a696841c973022461c3088031c03ac058">TRGSTS1</a></td></tr>
<tr class="separator:a696841c973022461c3088031c03ac058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ab9f7949e58cf1bd2130847d8b7302"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a17ab9f7949e58cf1bd2130847d8b7302">PHCHG</a></td></tr>
<tr class="separator:a17ab9f7949e58cf1bd2130847d8b7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef00ce5dc18df57cfeca806f97b0c30a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aef00ce5dc18df57cfeca806f97b0c30a">PHCHGNXT</a></td></tr>
<tr class="separator:aef00ce5dc18df57cfeca806f97b0c30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ed24be91de88e35f9cf9931492b4d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a28ed24be91de88e35f9cf9931492b4d2">PHCHGMASK</a></td></tr>
<tr class="separator:a28ed24be91de88e35f9cf9931492b4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37e521865df16cc9792332248b8461e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac37e521865df16cc9792332248b8461e">INTACCUCTL</a></td></tr>
<tr class="separator:ac37e521865df16cc9792332248b8461e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup PWM Pulse Width Modulation Controller(PWM)
Memory Mapped Structure for PWM Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l04794">4794</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab8da3f923af214a5c491d33b37eb6995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8da3f923af214a5c491d33b37eb6995">&#9670;&nbsp;</a></span>CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMR
</font><br><p> <font size="2">
Offset: 0x24 ~ 0x38 PWM Comparator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMRn</td><td><div style="word-wrap: break-word;"><b>PWM Comparator Bits
</b><br>
CMR determines the PWM duty. n = 0, 1..5.
<br>
Edge-aligned mode:
<br>
PWM frequency = HCLK/((prescale+1)*(clock divider))/(CNRn+1); where xy, could be 01, 23, 45 depending on the selected PWM channel.
<br>
Duty ratio = (CMRn+1)/(CNRn+1).
<br>
CMRn >= CNRn: PWM output is always high.
<br>
CMRn < CNRn: PWM low width = (CNRn-CMRn) unit; PWM high width = (CMR+1) unit.
<br>
CMRn = 0: PWM low width = (CNRn) unit; PWM high width = 1 unit.
<br>
Center-aligned mode:
<br>
PWM frequency = HCLK/((prescale+1)*(clock divider)) /(2*CNRn+1); where xy, could be 01, 23, 45 depending on the selected PWM channel.
<br>
Duty ratio = (CNRn - CMRn)/(CNRn+1).
<br>
CMRn >= CNRn: PWM output is always low.
<br>
CMRn < CNRn: PWM low width = (CMRn + 1) * 2 unit; PWM high width = (CNRn - CMRn) * 2 unit.
<br>
CMRn = 0: PWM low width = 2 unit; PWM high width = (CNRn) * 2 unit.
<br>
(Unit = One PWM clock cycle).
<br>
Note: Any write to CMRn will take effect in next PWM cycle.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06656">6656</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a2c697cddf110332d79cff50081007bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c697cddf110332d79cff50081007bdc">&#9670;&nbsp;</a></span>CNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNR
</font><br><p> <font size="2">
Offset: 0x0C ~ 0x20 PWM Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CNRn</td><td><div style="word-wrap: break-word;"><b>PWM Counter/Timer Loaded Value
</b><br>
CNRn determines the PWM period. n = 0, 1..5.
<br>
Edge-aligned mode:
<br>
PWM frequency = HCLK/((prescale+1)*(clock divider))/(CNRn+1); where xy, could be 01, 23, 45 depending on the selected PWM channel.
<br>
Duty ratio = (CMRn+1)/(CNRn+1).
<br>
CMRn >= CNRn: PWM output is always high.
<br>
CMRn < CNRn: PWM low width = (CNRn-CMRn) unit; PWM high width = (CMR+1) unit.
<br>
CMRn = 0: PWM low width = (CNRn) unit; PWM high width = 1 unit.
<br>
Center-aligned mode:
<br>
PWM frequency = HCLK/((prescale+1)*(clock divider))/ (2*CNRn+1); where xy, could be 01, 23, 45 depending on the selected PWM channel.
<br>
Duty ratio = (CNRn - CMRn)/(CNRn+1).
<br>
CMRn >= CNRn: PWM output is always low.
<br>
CMRn < CNRn: PWM low width = (CMRn + 1) * 2 unit; PWM high width = (CNRn - CMRn) * 2 unit.
<br>
CMRn = 0: PWM low width = 2 unit; PWM high width = (CNRn) * 2 unit.
<br>
(Unit = One PWM clock cycle).
<br>
Note: Any write to CNRn will take effect in next PWM cycle.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06655">6655</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a57c672a24174f9089a7f63c4eebb1014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c672a24174f9089a7f63c4eebb1014">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CSR
</font><br><p> <font size="2">
Offset: 0x04  PWM Clock Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>CSR0</td><td><div style="word-wrap: break-word;"><b>Timer 0 Clock Source Selection
</b><br>
Select clock input for PWM timer.
<br>
(Table is the same as CSR5.)
<br>
</div></td></tr><tr><td>
[6:4]</td><td>CSR1</td><td><div style="word-wrap: break-word;"><b>Timer 1 Clock Source Selection
</b><br>
Select clock input for PWM timer.
<br>
(Table is the same as CSR5.)
<br>
</div></td></tr><tr><td>
[10:8]</td><td>CSR2</td><td><div style="word-wrap: break-word;"><b>Timer 2 Clock Source Selection
</b><br>
Select clock input for PWM timer.
<br>
(Table is the same as CSR5.)
<br>
</div></td></tr><tr><td>
[14:12]</td><td>CSR3</td><td><div style="word-wrap: break-word;"><b>Timer 3 Clock Source Selection
</b><br>
Select clock input for PWM timer.
<br>
(Table is the same as CSR5.)
<br>
</div></td></tr><tr><td>
[18:16]</td><td>CSR4</td><td><div style="word-wrap: break-word;"><b>Timer 4 Clock Source Selection
</b><br>
Select clock input for PWM timer.
<br>
(Table is the same as CSR5.)
<br>
</div></td></tr><tr><td>
[22:20]</td><td>CSR5</td><td><div style="word-wrap: break-word;"><b>Timer 5 Clock Source Selection
</b><br>
Select clock input for PWM timer.
<br>
000 = Input Clock Divided by 2.
<br>
001 = Input Clock Divided by 4.
<br>
010 = Input Clock Divided by 8.
<br>
011 = Input Clock Divided by 16.
<br>
100 = Input Clock Divided by 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06653">6653</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="ac37e521865df16cc9792332248b8461e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37e521865df16cc9792332248b8461e">&#9670;&nbsp;</a></span>INTACCUCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTACCUCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTACCUCTL
</font><br><p> <font size="2">
Offset: 0x84  Period Interrupt Accumulation Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>INTACCUEN0</td><td><div style="word-wrap: break-word;"><b>Interrupt Accumulation Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>PERIODCNT</td><td><div style="word-wrap: break-word;"><b>Interrupt Accumulation Bits
</b><br>
When INTACCUEN0 is set, PERIODCNT will decrease when every PWMPIF0 flag is set and when PERIODCNT reach to zero, the PWM0 interrupt will occurred and PERIODCNT will reload itself.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06672">6672</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="ab94ee71ef3c9cf3cee7a1d1cf097e28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94ee71ef3c9cf3cee7a1d1cf097e28a">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PCR
</font><br><p> <font size="2">
Offset: 0x08  PWM Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CH0EN</td><td><div style="word-wrap: break-word;"><b>PWM-timer 0 Enable/Disable Start Run
</b><br>
0 = Corresponding PWM-timer running Stopped.
<br>
1 = Corresponding PWM-timer start run Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>DB_MODE</td><td><div style="word-wrap: break-word;"><b>PWM Debug Mode Configuration Bit (Available In DEBUG Mode Only)
</b><br>
0 = Safe mode: The timer is frozen and PWM outputs are shut down Safe state for the inverter.
<br>
The timer can still be re-started from where it stops.
<br>
1 = Normal mode: The timer continues to operate normally May be dangerous in some cases since a constant duty cycle is applied to the inverter (no more interrupts serviced).
<br>
</div></td></tr><tr><td>
[2]</td><td>CH0INV</td><td><div style="word-wrap: break-word;"><b>PWM-timer 0 Output Inverter Enable Control
</b><br>
0 = Inverter Disabled.
<br>
1 = Inverter Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>CH0MOD</td><td><div style="word-wrap: break-word;"><b>PWM-timer 0 Auto-reload/One-shot Mode
</b><br>
0 = One-shot mode.
<br>
1 = Auto-reload mode.
<br>
Note: If there is a rising transition at this bit, it will cause CNR0 and CMR0 cleared.
<br>
</div></td></tr><tr><td>
[4]</td><td>CH1EN</td><td><div style="word-wrap: break-word;"><b>PWM-timer 1 Enable/Disable Start Run
</b><br>
0 = Corresponding PWM-timer running Stopped.
<br>
1 = Corresponding PWM-timer start run Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>CH1INV</td><td><div style="word-wrap: break-word;"><b>PWM-timer 1 Output Inverter ON/OFF
</b><br>
0 = Inverter OFF.
<br>
1 = Inverter ON.
<br>
</div></td></tr><tr><td>
[7]</td><td>CH1MOD</td><td><div style="word-wrap: break-word;"><b>PWM-timer 1 Auto-reload/One-shot Mode
</b><br>
0 = One-shot mode.
<br>
1 = Auto-reload mode.
<br>
Note: If there is a rising transition at this bit, it will cause CNR1 and CMR1 cleared.
<br>
</div></td></tr><tr><td>
[8]</td><td>CH2EN</td><td><div style="word-wrap: break-word;"><b>PWM-timer 2 Enable/Disable Start Run
</b><br>
0 = Corresponding PWM-timer running Stopped.
<br>
1 = Corresponding PWM-timer start run Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>CH2INV</td><td><div style="word-wrap: break-word;"><b>PWM-timer 2 Output Inverter Enable Control
</b><br>
0 = Inverter Disabled.
<br>
1 = Inverter Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>CH2MOD</td><td><div style="word-wrap: break-word;"><b>PWM-timer 2 Auto-reload/One-shot Mode
</b><br>
0 = One-shot mode.
<br>
1 = Auto-reload mode.
<br>
Note: If there is a rising transition at this bit, it will cause CNR2 and CMR2 cleared.
<br>
</div></td></tr><tr><td>
[12]</td><td>CH3EN</td><td><div style="word-wrap: break-word;"><b>PWM-timer 3 Enable/Disable Start Run
</b><br>
0 = Corresponding PWM-timer running Stopped.
<br>
1 = Corresponding PWM-timer start run Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>CH3INV</td><td><div style="word-wrap: break-word;"><b>PWM-timer 3 Output Inverter Enable Control
</b><br>
0 = Inverter Disabled.
<br>
1 = Inverter Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>CH3MOD</td><td><div style="word-wrap: break-word;"><b>PWM-timer 3 Auto-reload/One-shot Mode
</b><br>
0 = One-shot mode.
<br>
1 = Auto-reload mode.
<br>
Note: If there is a rising transition at this bit, it will cause CNR3 and CMR3 cleared.
<br>
</div></td></tr><tr><td>
[16]</td><td>CH4EN</td><td><div style="word-wrap: break-word;"><b>PWM-timer 4 Enable/Disable Start Run
</b><br>
0 = Corresponding PWM-timer running Stopped.
<br>
1 = Corresponding PWM-timer start run Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>CH4INV</td><td><div style="word-wrap: break-word;"><b>PWM-timer 4 Output Inverter Enable Control
</b><br>
0 = Inverter Disabled.
<br>
1 = Inverter Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>CH4MOD</td><td><div style="word-wrap: break-word;"><b>PWM-timer 4 Auto-reload/One-shot Mode
</b><br>
0 = One-shot mode.
<br>
1 = Auto-reload mode.
<br>
Note: If there is a rising transition at this bit, it will cause CNR4 and CMR4 cleared.
<br>
</div></td></tr><tr><td>
[20]</td><td>CH5EN</td><td><div style="word-wrap: break-word;"><b>PWM-timer 5 Enable/Disable Start Run
</b><br>
0 = Corresponding PWM-timer running Stopped.
<br>
1 = Corresponding PWM-timer start run Enabled.
<br>
</div></td></tr><tr><td>
[22]</td><td>CH5INV</td><td><div style="word-wrap: break-word;"><b>PWM-timer 5 Output Inverter Enable Control
</b><br>
0 = Inverter Disabled.
<br>
1 = Inverter Enabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>CH5MOD</td><td><div style="word-wrap: break-word;"><b>PWM-timer 5 Auto-reload/One-shot Mode
</b><br>
0 = One-shot mode.
<br>
1 = Auto-reload mode.
<br>
Note: If there is a rising transition at this bit, it will cause CNR5 and CMR5 cleared.
<br>
</div></td></tr><tr><td>
[24]</td><td>DZEN01</td><td><div style="word-wrap: break-word;"><b>Dead-zone 0 Generator Enable Control (PWM0 And PWM1 Pair For PWM Group)
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: When the dead-zone generator is enabled, the pair of PWM0 and PWM1 becomes a complementary pair for PWM group.
<br>
</div></td></tr><tr><td>
[25]</td><td>DZEN23</td><td><div style="word-wrap: break-word;"><b>Dead-zone 2 Generator Enable Control (PWM2 And PWM3 Pair For PWM Group)
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: When the dead-zone generator is enabled, the pair of PWM2 and PWM3 becomes a complementary pair for PWM group.
<br>
</div></td></tr><tr><td>
[26]</td><td>DZEN45</td><td><div style="word-wrap: break-word;"><b>Dead-zone 4 Generator Enable Control (PWM4 And PWM5 Pair For PWM Group)
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: When the dead-zone generator is enabled, the pair of PWM4 and PWM5 becomes a complementary pair for PWM group.
<br>
</div></td></tr><tr><td>
[27]</td><td>CLRPWM</td><td><div style="word-wrap: break-word;"><b>Clear PWM Counter Control Bit
</b><br>
0 = Do not clear PWM counter.
<br>
1 = All 16-bit PWM counters cleared to 0x0000.
<br>
Note: It is automatically cleared by hardware.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>PWMMOD</td><td><div style="word-wrap: break-word;"><b>PWM Operating Mode Selection
</b><br>
00 = Independent mode.
<br>
01 = Complementary mode.
<br>
10 = Synchronized mode.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[30]</td><td>GRP</td><td><div style="word-wrap: break-word;"><b>Group Bit
</b><br>
0 = The signals timing of all PWM channels are independent.
<br>
1 = Unify the signals timing of PWM0, PWM2 and PWM4 in the same phase which is controlled by PWM0 and also unify the signals timing of PWM1, PWM3 and PWM5 in the same phase which is controlled by PWM1.
<br>
</div></td></tr><tr><td>
[31]</td><td>PWMTYPE</td><td><div style="word-wrap: break-word;"><b>PWM Aligned Type Selection Bit
</b><br>
0 = Edge-aligned type.
<br>
1 = Center-aligned type.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06654">6654</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="ab25bd7adbdd445dc5f0d816bc6453be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab25bd7adbdd445dc5f0d816bc6453be7">&#9670;&nbsp;</a></span>PDZIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDZIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDZIR
</font><br><p> <font size="2">
Offset: 0x64  PWM Dead-zone Interval Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DZI01</td><td><div style="word-wrap: break-word;"><b>Dead-zone Interval Register For Pair Of Channel0 And Channel1 (PWM0 And PWM1 Pair)
</b><br>
These 8 bits determine dead-zone length.
<br>
The unit time of dead-zone length is received from corresponding CSR bits.
<br>
</div></td></tr><tr><td>
[15:8]</td><td>DZI23</td><td><div style="word-wrap: break-word;"><b>Dead-zone Interval Register For Pair Of Channel2 And Channel3 (PWM2 And PWM3 Pair)
</b><br>
These 8 bits determine dead-zone length.
<br>
The unit time of dead-zone length is received from corresponding CSR bits.
<br>
</div></td></tr><tr><td>
[23:16]</td><td>DZI45</td><td><div style="word-wrap: break-word;"><b>Dead-zone Interval Register For Pair Of Channel4 And Channel5 (PWM4 And PWM5 Pair)
</b><br>
These 8 bits determine dead-zone length.
<br>
The unit time of dead-zone length is received from corresponding CSR bits.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06664">6664</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a5dbbc201be700501412b61392feb669b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbbc201be700501412b61392feb669b">&#9670;&nbsp;</a></span>PFBCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PFBCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PFBCON
</font><br><p> <font size="2">
Offset: 0x60  PWM Fault Brake Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BKEN0</td><td><div style="word-wrap: break-word;"><b>Enable BKP0 Pin Trigger Fault Brake Function 0
</b><br>
0 = Disabling BKP0 pin can trigger brake function 0 (EINT0 or CPO1).
<br>
1 = Enabling a falling at BKP0 pin can trigger brake function 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>BKEN1</td><td><div style="word-wrap: break-word;"><b>Enable BKP1 Pin Trigger Fault Brake Function 1
</b><br>
0 = Disabling BKP1 pin can trigger brake function 1 (EINT1 or CPO0).
<br>
1 = Enabling a falling at BKP1 pin can trigger brake function 1.
<br>
</div></td></tr><tr><td>
[2]</td><td>CPO0BKEN</td><td><div style="word-wrap: break-word;"><b>BKP1 Fault Brake Function Source Selection
</b><br>
0 = EINT1 as one brake source in BKP1.
<br>
1 = CPO0 as one brake source in BKP1.
<br>
</div></td></tr><tr><td>
[3]</td><td>CPO1BKEN</td><td><div style="word-wrap: break-word;"><b>BKP0 Fault Brake Function Source Selection
</b><br>
0 = EINT0 as one brake source in BKP0.
<br>
1 = CPO1 as one brake source in BKP0.
<br>
</div></td></tr><tr><td>
[7]</td><td>BKF</td><td><div style="word-wrap: break-word;"><b>PWM Fault Brake Event Flag (Write 1 Clear)
</b><br>
0 = PWM output initial state when fault brake conditions asserted.
<br>
1 = PWM output fault brake state when fault brake conditions asserted.
<br>
Software can write 1 to clear this bit and must clear this bit before restart PWM counter.
<br>
</div></td></tr><tr><td>
[24]</td><td>PWMBKO0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Brake Output Select Bit
</b><br>
0 = PWM output low when fault brake conditions asserted.
<br>
1 = PWM output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[25]</td><td>PWMBKO1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Brake Output Select Bit
</b><br>
0 = PWM output low when fault brake conditions asserted.
<br>
1 = PWM output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[26]</td><td>PWMBKO2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Brake Output Select Bit
</b><br>
0 = PWM output low when fault brake conditions asserted.
<br>
1 = PWM output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[27]</td><td>PWMBKO3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Brake Output Select Bit
</b><br>
0 = PWM output low when fault brake conditions asserted.
<br>
1 = PWM output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[28]</td><td>PWMBKO4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Brake Output Select Bit
</b><br>
0 = PWM output low when fault brake conditions asserted.
<br>
1 = PWM output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[29]</td><td>PWMBKO5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Brake Output Select Bit
</b><br>
0 = PWM output low when fault brake conditions asserted.
<br>
1 = PWM output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[30]</td><td>D6BKO6</td><td><div style="word-wrap: break-word;"><b>D6 Brake Output Select Bit
</b><br>
0 = D6 output low when fault brake conditions asserted.
<br>
1 = D6 output high when fault brake conditions asserted.
<br>
</div></td></tr><tr><td>
[31]</td><td>D7BKO7</td><td><div style="word-wrap: break-word;"><b>D7 Brake Output Select Bit
</b><br>
0 = D7 output low when fault brake conditions asserted.
<br>
1 = D7 output high when fault brake conditions asserted.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06663">6663</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a17ab9f7949e58cf1bd2130847d8b7302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ab9f7949e58cf1bd2130847d8b7302">&#9670;&nbsp;</a></span>PHCHG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHCHG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHCHG
</font><br><p> <font size="2">
Offset: 0x78  Phase Change Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>D0</td><td><div style="word-wrap: break-word;"><b>D0: When PWM0 Is Zero, Channel 0's Output Waveform Is D0
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[1]</td><td>D1</td><td><div style="word-wrap: break-word;"><b>D1: When PWM1 Is Zero, Channel 1's Output Waveform Is D1
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[2]</td><td>D2</td><td><div style="word-wrap: break-word;"><b>D2: When PWM2 Is Zero, Channel 2's Output Waveform Is D2
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[3]</td><td>D3</td><td><div style="word-wrap: break-word;"><b>D3: When PWM3 Is Zero, Channel 3's Output Waveform Is D3
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[4]</td><td>D4</td><td><div style="word-wrap: break-word;"><b>D4: When PWM4 Is Zero, Channel 4's Output Waveform Is D4
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[5]</td><td>D5</td><td><div style="word-wrap: break-word;"><b>D5: When PWM5 Is Zero, Channel 5's Output Waveform Is D5
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[6]</td><td>D6</td><td><div style="word-wrap: break-word;"><b>D6: When MASK6 Is 1, Channel 6's Output Waveform Is D6
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[7]</td><td>D7</td><td><div style="word-wrap: break-word;"><b>D7: When MASK7 Is 1, Channel 7's Output Waveform Is D7
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[8]</td><td>PWM0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Output Enable Control
</b><br>
0 = Output D0 specified in bit 0 of PHCHG register.
<br>
1 = Output the original channel 0 waveform.
<br>
</div></td></tr><tr><td>
[9]</td><td>PWM1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Output Enable Control
</b><br>
0 = Output D1 specified in bit 1 of PHCHG register.
<br>
1 = Output the original channel 1 waveform.
<br>
</div></td></tr><tr><td>
[10]</td><td>PWM2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Output Enable Control
</b><br>
0 = Output D2 specified in bit 2 of PHCHG register.
<br>
1 = Output the original channel 2 waveform.
<br>
</div></td></tr><tr><td>
[11]</td><td>PWM3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Output Enable Control
</b><br>
0 = Output D3 specified in bit 3 of PHCHG register.
<br>
1 = Output the original channel 3 waveform.
<br>
</div></td></tr><tr><td>
[12]</td><td>PWM4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Output Enable Control
</b><br>
0 = Output D4 specified in bit 4 of PHCHG register.
<br>
1 = Output the original channel 4 waveform.
<br>
</div></td></tr><tr><td>
[13]</td><td>PWM5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Output Enable Control
</b><br>
0 = Output D5 specified in bit 5 of PHCHG register.
<br>
1 = Output the original channel 5 waveform.
<br>
</div></td></tr><tr><td>
[14]</td><td>ACCNT0</td><td><div style="word-wrap: break-word;"><b>Hardware Auto Clear CE0 When ACMP0 Trigger It
</b><br>
0 = Enabled.
<br>
1 = Disabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>ACCNT1</td><td><div style="word-wrap: break-word;"><b>Hardware Auto Clear CE1 When ACMP1 Trigger It
</b><br>
0 = Enabled.
<br>
1 = Disabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>CH01TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM0 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: only for PWM0,PWM1,PWM2,PWM3.
<br>
</div></td></tr><tr><td>
[17]</td><td>CH11TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM1 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[18]</td><td>CH21TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM2 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[19]</td><td>CH31TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM3 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>CMP1SEL</td><td><div style="word-wrap: break-word;"><b>CMP1SEL
</b><br>
Select the positive input source of ACMP1.
<br>
00 = Select P3.1 as the input of ACMP1.
<br>
01 = Select P3.2 as the input of ACMP1.
<br>
10 = Select P3.3 as the input of ACMP1.
<br>
11 = Select P3.4 as the input of ACMP1.
<br>
</div></td></tr><tr><td>
[22]</td><td>T1</td><td><div style="word-wrap: break-word;"><b>Timer1 Trigger PWM Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
When this bit is set, timer1 time-out event will update PHCHG with PHCHG_NXT register.
<br>
</div></td></tr><tr><td>
[23]</td><td>CE1</td><td><div style="word-wrap: break-word;"><b>ACMP1 Trigger Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit will be auto cleared when ACMP1 trigger PWM if ACCNT1 is set.
<br>
</div></td></tr><tr><td>
[24]</td><td>CH01TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM0 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[25]</td><td>CH11TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM1 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[26]</td><td>CH21TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM2 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[27]</td><td>CH31TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM3 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>CMP0SEL</td><td><div style="word-wrap: break-word;"><b>CMP0SEL
</b><br>
Select the positive input source of ACMP0.
<br>
00 = Select P1.5 as the input of ACMP0.
<br>
01 = Select P1.0 as the input of ACMP0.
<br>
10 = Select P1.2 as the input of ACMP0.
<br>
11 = Select P1.3 as the input of ACMP0.
<br>
</div></td></tr><tr><td>
[30]</td><td>T0</td><td><div style="word-wrap: break-word;"><b>Timer0 Trigger PWM Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
When this bit is set, timer0 time-out event will update PHCHG with PHCHG_NXT register.
<br>
</div></td></tr><tr><td>
[31]</td><td>CE0</td><td><div style="word-wrap: break-word;"><b>ACMP0 Trigger Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit will be auto cleared when ACMP0 trigger PWM if ACCNT0 is set.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06669">6669</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a28ed24be91de88e35f9cf9931492b4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ed24be91de88e35f9cf9931492b4d2">&#9670;&nbsp;</a></span>PHCHGMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHCHGMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHCHGMASK
</font><br><p> <font size="2">
Offset: 0x80  Phase Change MASK Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6]</td><td>MASK6</td><td><div style="word-wrap: break-word;"><b>MASK For D6
</b><br>
0 = Original GPIO P0.1.
<br>
1 = D6.
<br>
</div></td></tr><tr><td>
[7]</td><td>MASK7</td><td><div style="word-wrap: break-word;"><b>MASK For D7
</b><br>
0 = Original GPIO P0.0.
<br>
1 = D7.
<br>
</div></td></tr><tr><td>
[8]</td><td>CMPMASK0</td><td><div style="word-wrap: break-word;"><b>MASK For ACMP0
</b><br>
0 = The input of ACMP is controlled by CMP0CR.
<br>
1 = The input of ACMP is controlled by CMP0SEL of PHCHG register.
<br>
Note: Register CMP0CR is describe in Comparator Controller chapter
<br>
</div></td></tr><tr><td>
[9]</td><td>CMPMASK1</td><td><div style="word-wrap: break-word;"><b>MASK For ACMP1
</b><br>
0 = The input of ACMP is controlled by CMP1CR.
<br>
1 = The input of ACMP is controlled by CMP1SEL of PHCHG register.
<br>
Note: Register CMP1CR is describe in Comparator Controller chapter
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06671">6671</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="aef00ce5dc18df57cfeca806f97b0c30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef00ce5dc18df57cfeca806f97b0c30a">&#9670;&nbsp;</a></span>PHCHGNXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHCHGNXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHCHGNXT
</font><br><p> <font size="2">
Offset: 0x7C  Next Phase Change Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>D0</td><td><div style="word-wrap: break-word;"><b>D0: When PWM0 Is Zero, Channel 0's Output Waveform Is D0
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[1]</td><td>D1</td><td><div style="word-wrap: break-word;"><b>D1: When PWM1 Is Zero, Channel 1's Output Waveform Is D1
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[2]</td><td>D2</td><td><div style="word-wrap: break-word;"><b>D2: When PWM2 Is Zero, Channel 2's Output Waveform Is D2
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[3]</td><td>D3</td><td><div style="word-wrap: break-word;"><b>D3: When PWM3 Is Zero, Channel 3's Output Waveform Is D3
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[4]</td><td>D4</td><td><div style="word-wrap: break-word;"><b>D4: When PWM4 Is Zero, Channel 4's Output Waveform Is D4
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[5]</td><td>D5</td><td><div style="word-wrap: break-word;"><b>D5: When PWM5 Is Zero, Channel 5's Output Waveform Is D5
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[6]</td><td>D6</td><td><div style="word-wrap: break-word;"><b>D6: When MASK6 Is 1, Channel 6's Output Waveform Is D6
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[7]</td><td>D7</td><td><div style="word-wrap: break-word;"><b>D7: When MASK7 Is 1, Channel 7's Output Waveform Is D7
</b><br>
0 = Output low.
<br>
1 = Output high.
<br>
</div></td></tr><tr><td>
[8]</td><td>PWM0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Output Enable Control
</b><br>
0 = Output D0 specified in bit 0 of PHCHG register.
<br>
1 = Output the original channel 0 waveform.
<br>
</div></td></tr><tr><td>
[9]</td><td>PWM1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Output Enable Control
</b><br>
0 = Output D1 specified in bit 1 of PHCHG register.
<br>
1 = Output the original channel 1 waveform.
<br>
</div></td></tr><tr><td>
[10]</td><td>PWM2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Output Enable Control
</b><br>
0 = Output D2 specified in bit 2 of PHCHG register.
<br>
1 = Output the original channel 2 waveform.
<br>
</div></td></tr><tr><td>
[11]</td><td>PWM3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Output Enable Control
</b><br>
0 = Output D3 specified in bit 3 of PHCHG register.
<br>
1 = Output the original channel 3 waveform.
<br>
</div></td></tr><tr><td>
[12]</td><td>PWM4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Output Enable Control
</b><br>
0 = Output D4 specified in bit 4 of PHCHG register.
<br>
1 = Output the original channel 4 waveform.
<br>
</div></td></tr><tr><td>
[13]</td><td>PWM5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Output Enable Control
</b><br>
0 = Output D5 specified in bit 5 of PHCHG register.
<br>
1 = Output the original channel 5 waveform.
<br>
</div></td></tr><tr><td>
[14]</td><td>ACCNT0</td><td><div style="word-wrap: break-word;"><b>Hardware Auto Clear CE0 When ACMP0 Trigger It
</b><br>
0 = Enabled.
<br>
1 = Disabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>ACCNT1</td><td><div style="word-wrap: break-word;"><b>Hardware Auto Clear CE1 When ACMP1 Trigger It
</b><br>
0 = Enabled.
<br>
1 = Disabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>CH01TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM0 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: only for PWM0,PWM1,PWM2,PWM3.
<br>
</div></td></tr><tr><td>
[17]</td><td>CH11TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM1 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[18]</td><td>CH21TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM2 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[19]</td><td>CH31TOFF1</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM3 To Output Low Lasting For At Most One Period Cycle As Long As ACMP1 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>CMP1SEL</td><td><div style="word-wrap: break-word;"><b>CMP1SEL
</b><br>
Select the positive input source of ACMP1.
<br>
00 = Select P3.1 as the input of ACMP1.
<br>
01 = Select P3.2 as the input of ACMP1.
<br>
10 = Select P3.3 as the input of ACMP1.
<br>
11 = Select P3.4 as the input of ACMP1.
<br>
</div></td></tr><tr><td>
[22]</td><td>T1</td><td><div style="word-wrap: break-word;"><b>Timer1 Trigger PWM Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
When this bit is set, timer1 time-out event will update PHCHG with PHCHG_NXT register.
<br>
</div></td></tr><tr><td>
[23]</td><td>CE1</td><td><div style="word-wrap: break-word;"><b>ACMP1 Trigger Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit will be auto cleared when ACMP1 trigger PWM if ACCNT1 is set.
<br>
</div></td></tr><tr><td>
[24]</td><td>CH01TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM0 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[25]</td><td>CH11TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM1 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[26]</td><td>CH21TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM2 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[27]</td><td>CH31TOFF0</td><td><div style="word-wrap: break-word;"><b>Setting This Bit Will Force PWM3 To Output Low Lasting For At Most One Period Cycle As Long As ACMP0 Trigger It; This Feature Is Usually In Step Motor Application
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: Only for PWM0, PWM1, PWM2, PWM3.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>CMP0SEL</td><td><div style="word-wrap: break-word;"><b>CMP0SEL
</b><br>
Select the positive input source of ACMP0.
<br>
00 = Select P1.5 as the input of ACMP0.
<br>
01 = Select P1.0 as the input of ACMP0.
<br>
10 = Select P1.2 as the input of ACMP0.
<br>
11 = Select P1.3 as the input of ACMP0.
<br>
</div></td></tr><tr><td>
[30]</td><td>T0</td><td><div style="word-wrap: break-word;"><b>Timer0 Trigger PWM Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
When this bit is set, timer0 time-out event will update PHCHG with PHCHG_NXT register.
<br>
</div></td></tr><tr><td>
[31]</td><td>CE0</td><td><div style="word-wrap: break-word;"><b>ACMP0 Trigger Function Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit will be auto cleared when ACMP0 trigger PWM if ACCNT0 is set.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06670">6670</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a27ea7322db0cf9e5b7085e4b5706fade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ea7322db0cf9e5b7085e4b5706fade">&#9670;&nbsp;</a></span>PIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PIER
</font><br><p> <font size="2">
Offset: 0x54  PWM Interrupt Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PWMPIE0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Period Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PWMPIE1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Period Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PWMPIE2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Period Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>PWMPIE3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Period Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>PWMPIE4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Period Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>PWMPIE5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Period Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>PWMDIE0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Duty Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>PWMDIE1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Duty Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>PWMDIE2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Duty Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>PWMDIE3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Duty Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>PWMDIE4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Duty Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>PWMDIE5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Duty Interrupt Enable Control
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>BRKIE</td><td><div style="word-wrap: break-word;"><b>Fault Brake0 And 1 Interrupt Enable Control
</b><br>
0 = Disabling flags BKF0 and BKF1 to trigger PWM interrupt.
<br>
1 = Enabling flags BKF0 and BKF1 can trigger PWM interrupt.
<br>
</div></td></tr><tr><td>
[17]</td><td>INT_TYPE</td><td><div style="word-wrap: break-word;"><b>PWM Interrupt Type Selection Bit
</b><br>
0 = PWMPIFn will be set if PWM counter underflows.
<br>
1 = PWMPIFn will be set if PWM counter matches CNRn register.
<br>
Note: This bit is effective when PWM in central align mode only.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06660">6660</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a226ebe95ae5a9324e113c5909b36b5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226ebe95ae5a9324e113c5909b36b5aa">&#9670;&nbsp;</a></span>PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PIIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PIIR
</font><br><p> <font size="2">
Offset: 0x58  PWM Interrupt Indication Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PWMPIF0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Period Interrupt Flag
</b><br>
Flag is set by hardware when PWM0 down counter reaches zero.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[1]</td><td>PWMPIF1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Period Interrupt Flag
</b><br>
Flag is set by hardware when PWM1 down counter reaches zero.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>PWMPIF2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Period Interrupt Flag
</b><br>
Flag is set by hardware when PWM2 down counter reaches zero.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[3]</td><td>PWMPIF3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Period Interrupt Flag
</b><br>
Flag is set by hardware when PWM3 down counter reaches zero.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[4]</td><td>PWMPIF4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Period Interrupt Flag
</b><br>
Flag is set by hardware when PWM4 down counter reaches zero.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[5]</td><td>PWMPIF5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Period Interrupt Flag
</b><br>
Flag is set by hardware when PWM5 down counter reaches zero.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[8]</td><td>PWMDIF0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Duty Interrupt Flag
</b><br>
Flag is set by hardware when a channel 0 PWM counter reaches CMR0 in down-count direction.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[9]</td><td>PWMDIF1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Duty Interrupt Flag
</b><br>
Flag is set by hardware when a channel 1 PWM counter reaches CMR1 in down-count direction.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[10]</td><td>PWMDIF2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Duty Interrupt Flag
</b><br>
Flag is set by hardware when a channel 2 PWM counter reaches CMR2 in down-count direction.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[11]</td><td>PWMDIF3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Duty Interrupt Flag
</b><br>
Flag is set by hardware when a channel 3 PWM counter reaches CMR3 in down-count direction.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[12]</td><td>PWMDIF4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Duty Interrupt Flag
</b><br>
Flag is set by hardware when a channel 4 PWM counter reaches CMR4 in down-count direction.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[13]</td><td>PWMDIF5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Duty Interrupt Flag
</b><br>
Flag is set by hardware when a channel 5 PWM counter reaches CMR5 in down-count direction.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[16]</td><td>BKF0</td><td><div style="word-wrap: break-word;"><b>PWM Brake0 Flag
</b><br>
0 = PWM Brake does not recognize a falling signal at BKP0.
<br>
1 = When PWM Brake detects a falling signal at pin BKP0, this flag will be set to high.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[17]</td><td>BKF1</td><td><div style="word-wrap: break-word;"><b>PWM Brake1 Flag
</b><br>
0 = PWM Brake does not recognize a falling signal at BKP1.
<br>
1 = When PWM Brake detects a falling signal at pin BKP1, this flag will be set to high.
<br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06661">6661</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="ac1091d87368dad22ea10d3c540616408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1091d87368dad22ea10d3c540616408">&#9670;&nbsp;</a></span>POE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POE
</font><br><p> <font size="2">
Offset: 0x5C  PWM Output Enable for Channel 0~5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PWM0</td><td><div style="word-wrap: break-word;"><b>PWM Channel 0 Output Enable Control
</b><br>
0 = PWM channel 0 output to pin Disabled.
<br>
1 = PWM channel 0 output to pin Enabled.
<br>
Note: The corresponding GPIO pin must be switched to PWM function.
<br>
</div></td></tr><tr><td>
[1]</td><td>PWM1</td><td><div style="word-wrap: break-word;"><b>PWM Channel 1 Output Enable Control
</b><br>
0 = PWM channel 1 output to pin Disabled.
<br>
1 = PWM channel 1 output to pin Enabled.
<br>
Note: The corresponding GPIO pin must be switched to PWM function.
<br>
</div></td></tr><tr><td>
[2]</td><td>PWM2</td><td><div style="word-wrap: break-word;"><b>PWM Channel 2 Output Enable Control
</b><br>
0 = PWM channel 2 output to pin Disabled.
<br>
1 = PWM channel 2 output to pin Enabled.
<br>
Note: The corresponding GPIO pin must be switched to PWM function.
<br>
</div></td></tr><tr><td>
[3]</td><td>PWM3</td><td><div style="word-wrap: break-word;"><b>PWM Channel 3 Output Enable Control
</b><br>
0 = PWM channel 3 output to pin Disabled.
<br>
1 = PWM channel 3 output to pin Enabled.
<br>
Note: The corresponding GPIO pin must be switched to PWM function.
<br>
</div></td></tr><tr><td>
[4]</td><td>PWM4</td><td><div style="word-wrap: break-word;"><b>PWM Channel 4 Output Enable Control
</b><br>
0 = PWM channel 4 output to pin Disabled.
<br>
1 = PWM channel 4 output to pin Enabled.
<br>
Note: The corresponding GPIO pin must be switched to PWM function.
<br>
</div></td></tr><tr><td>
[5]</td><td>PWM5</td><td><div style="word-wrap: break-word;"><b>PWM Channel 5 Output Enable Control
</b><br>
0 = PWM channel 5 output to pin Disabled.
<br>
1 = PWM channel 5 output to pin Enabled.
<br>
Note: The corresponding GPIO pin must be switched to PWM function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06662">6662</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="aa6d75699e3e16aa05d1eb98e6e93319d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d75699e3e16aa05d1eb98e6e93319d">&#9670;&nbsp;</a></span>PPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PPR
</font><br><p> <font size="2">
Offset: 0x00  PWM Pre-scale Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>CP01</td><td><div style="word-wrap: break-word;"><b>Clock Prescaler 0 For PWM Counter 0 And 1
</b><br>
Clock input is divided by (CP01 + 1) before it is fed to the corresponding PWM counter.
<br>
If CP01 = 0, the clock prescaler 0 output clock will be stopped.
<br>
So the corresponding PWM counter will also be stopped.
<br>
</div></td></tr><tr><td>
[15:8]</td><td>CP23</td><td><div style="word-wrap: break-word;"><b>Clock Prescaler 2 For PWM Counter 2 And 3
</b><br>
Clock input is divided by (CP23 + 1) before it is fed to the corresponding PWM counter.
<br>
If CP23 = 0, the clock prescaler 2 output clock will be stopped.
<br>
So the corresponding PWM counter will also be stopped.
<br>
</div></td></tr><tr><td>
[23:16]</td><td>CP45</td><td><div style="word-wrap: break-word;"><b>Clock Prescaler 4 For PWM Counter 4 And 5
</b><br>
Clock input is divided by (CP45 + 1) before it is fed to the corresponding PWM counter.
<br>
If CP45 = 0, the clock prescaler 4 output clock will be stopped.
<br>
So the corresponding PWM counter will also be stopped.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06652">6652</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="ab4fefd6661f76c1b1edcca461d32dd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fefd6661f76c1b1edcca461d32dd92">&#9670;&nbsp;</a></span>TRGCON0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::TRGCON0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TRGCON0
</font><br><p> <font size="2">
Offset: 0x68  PWM Trigger Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CM0TRGREN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel0's Counter Matching CMR0 In Up-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[1]</td><td>CNT0TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel0's Counter Matching CNR0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[2]</td><td>CM0TRGFEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel0's Counter Matching CMR0 In Down-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[3]</td><td>P0TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel0's Counter Matching 0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[8]</td><td>CM1TRGREN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel1's Counter Matching CMR1 In Up-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[9]</td><td>CNT1TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel1's Counter Matching CNR1
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[10]</td><td>CM1TRGFEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel1's Counter Matching CMR1 In Down-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[11]</td><td>P1TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel1's Counter Matching 0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[16]</td><td>CM2TRGREN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel2's Counter Matching CMR2 In Up-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[17]</td><td>CNT2TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel2's Counter Matching CNR2
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[18]</td><td>CM2TRGFEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel2's Counter Matching CMR2 In Down-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[19]</td><td>P2TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel2's Counter Matching 0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[24]</td><td>CM3TRGREN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel3's Counter Matching CMR3 In Up-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[25]</td><td>CNT3TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel3's Counter Matching CNR3
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[26]</td><td>CM3TRGFEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel3's Counter Matching CMR3 In Down-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[27]</td><td>P3TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel3's Counter Matching 0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06665">6665</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="af4bd235b45257d850aa2e32eeee61fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4bd235b45257d850aa2e32eeee61fbf">&#9670;&nbsp;</a></span>TRGCON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::TRGCON1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TRGCON1
</font><br><p> <font size="2">
Offset: 0x6C  PWM Trigger Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CM4TRGREN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel4's Counter Matching CMR4 In Up-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[1]</td><td>CNT4TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel4's Counter Matching CNR4
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[2]</td><td>CM4TRGFEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel4's Counter Matching CMR4 In Down-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[3]</td><td>P4TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel4's Counter Matching 0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[8]</td><td>CM5TRGREN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel5's Counter Matching CMR5 In Up-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[9]</td><td>CNT5TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel5's Counter Matching CNR5
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is only valid for PWM in center aligned mode.
<br>
When PWM is in edged aligned mode, setting this bit is meaningless and will not take any effect.
<br>
</div></td></tr><tr><td>
[10]</td><td>CM5TRGFEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel5's Counter Matching CMR5 In Down-count Direction
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr><tr><td>
[11]</td><td>P5TRGEN</td><td><div style="word-wrap: break-word;"><b>Enable PWM Trigger ADC Function While Channel5's Counter Matching 0
</b><br>
0 = Disabled.
<br>
1 = Enabled.
<br>
Note: This bit is valid for both center aligned mode and edged aligned mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06666">6666</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a96f806d2fb15090368714994e028b831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f806d2fb15090368714994e028b831">&#9670;&nbsp;</a></span>TRGSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::TRGSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TRGSTS0
</font><br><p> <font size="2">
Offset: 0x70  PWM Trigger Status Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CMR0FLAG_R</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Up To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[1]</td><td>CNT0FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting To CNR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>CMR0FLAG_F</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Down To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[3]</td><td>PERID0FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Period
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[8]</td><td>CMR1FLAG_R</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Up To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[9]</td><td>CNT1FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting To CNR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[10]</td><td>CMR1FLAG_F</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Down To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[11]</td><td>PERID1FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Period
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[16]</td><td>CMR2FLAG_R</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Up To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[17]</td><td>CNT2FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting To CNR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[18]</td><td>CMR2FLAG_F</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Down To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[19]</td><td>PERID2FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Period
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[24]</td><td>CMR3FLAG_R</td><td><div style="word-wrap: break-word;"><b>When Counter Counting Up To CMR, This Bit Will Be Set For Trigger ADC
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[25]</td><td>CNT3FLAG</td><td><div style="word-wrap: break-word;"><b>When Counter Counting To CNR, This Bit Will Be Set For Trigger ADC
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[26]</td><td>CMR3FLAG_F</td><td><div style="word-wrap: break-word;"><b>When Counter Counting Down To CMR, This Bit Will Be Set For Trigger ADC
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[27]</td><td>PERID3FLAG</td><td><div style="word-wrap: break-word;"><b>When Counter Counting To Period, This Bit Will Be Set For Trigger ADC
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06667">6667</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<a id="a696841c973022461c3088031c03ac058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696841c973022461c3088031c03ac058">&#9670;&nbsp;</a></span>TRGSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::TRGSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TRGSTS1
</font><br><p> <font size="2">
Offset: 0x74  PWM Trigger Status Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CMR4FLAG_R</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Up To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[1]</td><td>CNT4FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting To CNR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>CMR4FLAG_F</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Down To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[3]</td><td>PERID4FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Period
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[8]</td><td>CMR5FLAG_R</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Up To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[9]</td><td>CNT5FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting To CNR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[10]</td><td>CMR5FLAG_F</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Counting Down To CMR
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[11]</td><td>PERID5FLAG</td><td><div style="word-wrap: break-word;"><b>ADC Trigger Flag By Period
</b><br>
Note: Software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_mini51_series_8h_source.html#l06668">6668</a> of file <a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/Mini51Series/Include/<a class="el" href="_mini51_series_8h_source.html">Mini51Series.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 14:41:13 for Mini51 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
