# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_add_sub_altbarrel_shift_h0e
# -- Compiling module fpu_add_sub_altbarrel_shift_6hb
# -- Compiling module fpu_add_sub_altpriority_encoder_3v7
# -- Compiling module fpu_add_sub_altpriority_encoder_3e8
# -- Compiling module fpu_add_sub_altpriority_encoder_6v7
# -- Compiling module fpu_add_sub_altpriority_encoder_6e8
# -- Compiling module fpu_add_sub_altpriority_encoder_bv7
# -- Compiling module fpu_add_sub_altpriority_encoder_be8
# -- Compiling module fpu_add_sub_altpriority_encoder_r08
# -- Compiling module fpu_add_sub_altpriority_encoder_rf8
# -- Compiling module fpu_add_sub_altpriority_encoder_qb6
# -- Compiling module fpu_add_sub_altpriority_encoder_nh8
# -- Compiling module fpu_add_sub_altpriority_encoder_qh8
# -- Compiling module fpu_add_sub_altpriority_encoder_vh8
# -- Compiling module fpu_add_sub_altpriority_encoder_fj8
# -- Compiling module fpu_add_sub_altpriority_encoder_n28
# -- Compiling module fpu_add_sub_altpriority_encoder_q28
# -- Compiling module fpu_add_sub_altpriority_encoder_v28
# -- Compiling module fpu_add_sub_altpriority_encoder_f48
# -- Compiling module fpu_add_sub_altpriority_encoder_e48
# -- Compiling module fpu_add_sub_altfp_add_sub_vtn
# -- Compiling module fpu_add_sub
# 
# Top level modules:
# 	fpu_add_sub
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_mult_altfp_mult_0gr
# -- Compiling module fpu_mult
# 
# Top level modules:
# 	fpu_mult
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_div_altfp_div_pst_t2j
# -- Compiling module fpu_div_altfp_div_bnm
# -- Compiling module fpu_div
# 
# Top level modules:
# 	fpu_div
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_compare_altfp_compare_0uc
# -- Compiling module fpu_compare
# 
# Top level modules:
# 	fpu_compare
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_sqrt_alt_sqrt_block_kfb
# -- Compiling module fpu_sqrt_altfp_sqrt_sef
# -- Compiling module fpu_sqrt
# 
# Top level modules:
# 	fpu_sqrt
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_convert_altbarrel_shift_brf
# -- Compiling module fpu_convert_altpriority_encoder_3e8
# -- Compiling module fpu_convert_altpriority_encoder_6e8
# -- Compiling module fpu_convert_altpriority_encoder_be8
# -- Compiling module fpu_convert_altpriority_encoder_rf8
# -- Compiling module fpu_convert_altpriority_encoder_3v7
# -- Compiling module fpu_convert_altpriority_encoder_6v7
# -- Compiling module fpu_convert_altpriority_encoder_bv7
# -- Compiling module fpu_convert_altpriority_encoder_r08
# -- Compiling module fpu_convert_altpriority_encoder_qb6
# -- Compiling module fpu_convert_altfp_convert_hvn
# -- Compiling module fpu_convert
# 
# Top level modules:
# 	fpu_convert
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2 {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fpu_convert_float_integer_altbarrel_shift_grf
# -- Compiling module fpu_convert_float_integer_altfp_convert_o6q
# -- Compiling module fpu_convert_float_integer
# 
# Top level modules:
# 	fpu_convert_float_integer
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_core {C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# -- Compiling module aluSource
# -- Compiling module controlUnit
# -- Compiling module forwardingUnit
# -- Compiling module HDU
# -- Compiling module immGen
# -- Compiling module float_regFile
# -- Compiling module regFile
# -- Compiling module register
# -- Compiling module DRAM
# ** Warning: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module IRAM
# -- Compiling module WB_MUX
# -- Compiling module memOut_MUX
# -- Compiling module pcIn_MUX
# -- Compiling module FPU
# -- Compiling module fpuController
# -- Compiling module top
# -- Compiling module riscv_core
# -- Compiling module sevSegDec
# -- Compiling module tb
# 
# Top level modules:
# 	top
# 	tb
# 
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/../riscv_core {C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/../riscv_core/riscv.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# -- Compiling module aluSource
# -- Compiling module controlUnit
# -- Compiling module forwardingUnit
# -- Compiling module HDU
# -- Compiling module immGen
# -- Compiling module float_regFile
# -- Compiling module regFile
# -- Compiling module register
# -- Compiling module DRAM
# ** Warning: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/../riscv_core/DRAM.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/../riscv_core/DRAM.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/../riscv_core/DRAM.v(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module IRAM
# -- Compiling module WB_MUX
# -- Compiling module memOut_MUX
# -- Compiling module pcIn_MUX
# -- Compiling module FPU
# -- Compiling module fpuController
# -- Compiling module top
# -- Compiling module riscv_core
# -- Compiling module sevSegDec
# -- Compiling module tb
# 
# Top level modules:
# 	top
# 	tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb 
# Loading work.tb
# Loading work.riscv_core
# Loading work.register
# Loading work.pcIn_MUX
# Loading work.IRAM
# Loading work.regFile
# Loading work.immGen
# Loading work.controlUnit
# Loading work.float_regFile
# Loading work.aluSource
# Loading work.alu
# Loading work.fpuController
# Loading work.FPU
# Loading work.fpu_add_sub
# Loading work.fpu_add_sub_altfp_add_sub_vtn
# Loading work.fpu_add_sub_altbarrel_shift_h0e
# Loading work.fpu_add_sub_altbarrel_shift_6hb
# Loading work.fpu_add_sub_altpriority_encoder_qb6
# Loading work.fpu_add_sub_altpriority_encoder_r08
# Loading work.fpu_add_sub_altpriority_encoder_bv7
# Loading work.fpu_add_sub_altpriority_encoder_6v7
# Loading work.fpu_add_sub_altpriority_encoder_3v7
# Loading work.fpu_add_sub_altpriority_encoder_3e8
# Loading work.fpu_add_sub_altpriority_encoder_6e8
# Loading work.fpu_add_sub_altpriority_encoder_be8
# Loading work.fpu_add_sub_altpriority_encoder_rf8
# Loading work.fpu_add_sub_altpriority_encoder_e48
# Loading work.fpu_add_sub_altpriority_encoder_fj8
# Loading work.fpu_add_sub_altpriority_encoder_vh8
# Loading work.fpu_add_sub_altpriority_encoder_qh8
# Loading work.fpu_add_sub_altpriority_encoder_nh8
# Loading work.fpu_add_sub_altpriority_encoder_f48
# Loading work.fpu_add_sub_altpriority_encoder_v28
# Loading work.fpu_add_sub_altpriority_encoder_q28
# Loading work.fpu_add_sub_altpriority_encoder_n28
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading work.fpu_mult
# Loading work.fpu_mult_altfp_mult_0gr
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpu_div
# Loading work.fpu_div_altfp_div_bnm
# Loading work.fpu_div_altfp_div_pst_t2j
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.fpu_compare
# Loading work.fpu_compare_altfp_compare_0uc
# Loading work.fpu_sqrt
# Loading work.fpu_sqrt_altfp_sqrt_sef
# Loading work.fpu_sqrt_alt_sqrt_block_kfb
# Loading work.fpu_convert
# Loading work.fpu_convert_altfp_convert_hvn
# Loading work.fpu_convert_altbarrel_shift_brf
# Loading work.fpu_convert_altpriority_encoder_qb6
# Loading work.fpu_convert_altpriority_encoder_rf8
# Loading work.fpu_convert_altpriority_encoder_be8
# Loading work.fpu_convert_altpriority_encoder_6e8
# Loading work.fpu_convert_altpriority_encoder_3e8
# Loading work.fpu_convert_altpriority_encoder_r08
# Loading work.fpu_convert_altpriority_encoder_bv7
# Loading work.fpu_convert_altpriority_encoder_6v7
# Loading work.fpu_convert_altpriority_encoder_3v7
# Loading work.fpu_convert_float_integer
# Loading work.fpu_convert_float_integer_altfp_convert_o6q
# Loading work.fpu_convert_float_integer_altbarrel_shift_grf
# Loading work.DRAM
# Loading work.memOut_MUX
# Loading work.WB_MUX
# Loading work.HDU
# Loading work.forwardingUnit
# ** Warning: (vsim-3016) C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v(254): Port type is incompatible with connection (port 'clock0').
# 
#         Region: /tb/riscv0/fpu/fpu_div_inst/fpu_div_altfp_div_bnm_component/altfp_div_pst1/altsyncram3
# ** Warning: Design size of 65 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# xxxxxxxx
# 7f800000
