\hypertarget{union__hw__gpio__pcor}{}\section{\+\_\+hw\+\_\+gpio\+\_\+pcor Union Reference}
\label{union__hw__gpio__pcor}\index{\+\_\+hw\+\_\+gpio\+\_\+pcor@{\+\_\+hw\+\_\+gpio\+\_\+pcor}}


H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+C\+OR -\/ Port Clear Output Register (W\+O\+RZ)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+gpio.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+pcor\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__gpio__pcor_a4c58d2af2e04322a0f855b5234f904f8}{}\label{union__hw__gpio__pcor_a4c58d2af2e04322a0f855b5234f904f8}

\item 
struct \hyperlink{struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields}{\+\_\+hw\+\_\+gpio\+\_\+pcor\+::\+\_\+hw\+\_\+gpio\+\_\+pcor\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__gpio__pcor_a14abb66de1dc74468ce6ce0eceb085c3}{}\label{union__hw__gpio__pcor_a14abb66de1dc74468ce6ce0eceb085c3}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+G\+P\+I\+O\+\_\+\+P\+C\+OR -\/ Port Clear Output Register (W\+O\+RZ) 

Reset value\+: 0x00000000U

This register configures whether to clear the fields of P\+D\+OR. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
