// Seed: 4103758912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_5;
  wire id_6 = id_6;
  id_7 :
  assert property (@(negedge 1) 1)
  else;
  assign id_5 = 1'b0;
  wire id_8;
  always id_7 = 1;
endmodule
module module_1;
  wire id_1;
  wor  id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1
  );
  wire id_4;
  initial begin
    id_3 = id_2 & id_2;
  end
  wand id_5;
  supply0 id_6 = id_3;
  initial id_5 = id_2;
  wire id_7;
endmodule
