$date
	Mon Aug  5 19:58:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_memory $end
$var wire 1 ! clk $end
$var wire 32 " read_address [31:0] $end
$var wire 1 # read_enable $end
$var reg 32 $ instruction [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
b0 "
1!
$end
#500
0!
#1000
b1010100100111000001100110110010 $
1!
#1500
0!
#2000
b100 "
1!
#2500
0!
#3000
b1000111100011111000111111100111 $
1!
#3500
0!
#4000
b1000 "
1!
#4500
0!
#5000
b1110111110001000110010011100 $
1!
#5500
0!
#6000
b1100 "
1!
#6500
0!
#7000
b100110101111111011000111111011 $
1!
#7500
0!
#8000
0#
1!
#8500
0!
#9000
bz $
1!
#9501
0!
#10001
b0 "
1!
#10501
0!
#11001
b100 "
1!
#11501
0!
#12001
b1000 "
1!
#12501
0!
#13001
b1100 "
1!
#13501
0!
#14001
1!
#14501
0!
#15001
1!
#15002
1#
#15502
0!
#16002
0#
b1111100101100001010101011011001 $
1!
#16502
0!
#17002
b0 "
bz $
1!
#17502
0!
#18002
1!
#18502
0!
#19002
b100 "
1!
#19502
0!
#20002
1!
#20502
0!
#21002
1#
1!
#21502
0!
#22002
b1000 "
b11000011010000111010101101111 $
1!
#22502
0!
#23002
b10100111101100101111011100101101 $
1!
#23502
0!
#24002
b1100 "
1!
#24502
0!
#25002
b1111100101100001010101011011001 $
1!
#25502
0!
#26002
0#
1!
#26502
0!
#27002
bz $
1!
#27003
