Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B4C26ABD6FB
	for <lists+qemu-devel@lfdr.de>; Tue, 20 May 2025 13:36:00 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uHLEI-0004aC-9Y; Tue, 20 May 2025 07:33:55 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1uHLE2-0004MS-SO
 for qemu-devel@nongnu.org; Tue, 20 May 2025 07:33:39 -0400
Received: from mail-vs1-xe2d.google.com ([2607:f8b0:4864:20::e2d])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1uHLDy-0001Zb-89
 for qemu-devel@nongnu.org; Tue, 20 May 2025 07:33:38 -0400
Received: by mail-vs1-xe2d.google.com with SMTP id
 ada2fe7eead31-4dfa28eb4d8so3123859137.1
 for <qemu-devel@nongnu.org>; Tue, 20 May 2025 04:33:32 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1747740811; x=1748345611; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:to:subject:user-agent:mime-version:date:message-id:from
 :to:cc:subject:date:message-id:reply-to;
 bh=fd11ekkjfrXxaFZeIFljZm4Y2T2aMORytHgpIUVaYtE=;
 b=PAZqzQyUdGyeNlw/dv1SvESTfZGOwBjFtXKhgrV7xEj2sSUCDJ3wWXbohXUi9Btqte
 NVduAV21i3C0VJo83qwSIKKz4bGUFTeD7G+hb33EeJ8LpEReZM9tMr8Ez/EOUXvtfaFr
 mo5JZYY88EdFjPNQNB5qbp8m/nOUabWVWlfpcJFRFphakS78XA9cXKStw27ifPcwWAqm
 zNoxTu6fRe/V2F/v5ixjwmFm34MwRTuHlds7yGc1drwSuB/TVFwz0kXl5cYYDjqNmbdt
 Xd8bgQxdgfLrDTosgOeBtw0wRGyQO6T1pI2GICZR+nvfkFgpCB7Dobke422TbxxqWjKS
 ekZw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1747740811; x=1748345611;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=fd11ekkjfrXxaFZeIFljZm4Y2T2aMORytHgpIUVaYtE=;
 b=VoKeJIsrVSHNDDOka3KEkTU+mzTvVLyP604rqXNIXk6H07p/SyW8KFToX0pq5daKVC
 UkjuN7vc55/4Ai3mZrGSoBM3BsqkY0SdLX/gFHAI1QP08W9vgbuUnTrvposO24jB2Cla
 i5zZGkghvCIKrgLOFAF6DtaX0RPq65UOmaUo+9JzJG0iEJE2CM13+G3xOG3wbJiJiWTz
 Jj7h1eDGaaSjJUr8SCAvLUSFIduyiKcKDJ5aU6TbysCIzz3T9di7oRcVGI/iIPzpGP7x
 JFuNR0eKor8qpjNRpJsMcopbG6qlialC2+LNIinPXSs4X93MLM4vuJ560SjcatUdzFqU
 Ra6w==
X-Forwarded-Encrypted: i=1;
 AJvYcCUL10bkJyi3qQ6sSqr4xCD5GfPMaNWtSXDmTLEh73HfDya0m3l3h6WzmSNQtVZhXjOQMzF6TkdC0GQd@nongnu.org
X-Gm-Message-State: AOJu0YwsRajcELH1ED3uUSKmWIW6TdXwyT5ankIJ4UvwMXWu4qoAfgBj
 XkOsT97kp7OrXwA3PvO799qRhtZ2YZBXQdCOiYPFmWpKAiABxvcToyRP2zNeaZfa1qc=
X-Gm-Gg: ASbGnctnaQGF9EfN5SwCykAGzGvrzwDSnukVdkBJkO4hOqcqk9cNFsrqKTdVaWW2WBN
 uweDU+QNNBkE1Ft4LQPLqUoM48sCRn1yjpw5HMMKr/1ef6LUFOBzpN0IHlJnV4TBHswApLthTHU
 //j5SXEbR75hZ7I9omQHwlfnrz6AXUKakSlHAtEahe4KO/Z6QTkbutDMAO8Mg3hZePrwTjVIZ/R
 oyGGw+m+5Aq3q0eLbuGf9rXwzH8IddLWJqpSZmrU+zMuk2iDu5C1NXVSYsI2ESmmJ5GmicSpJEq
 rdenR9jZbR5EvqozcmfVsgYGW/sSFkzJ3q4YkurOmx4M+s40Xxsou3uwe0IKQcnjTvQ=
X-Google-Smtp-Source: AGHT+IE4cyaVzNZQkoqtLnvsO1d0uHL9lkIAVf7qnHlpSO7pZuqBq6M3D7NYMTEB8ms2oKjRocXe+w==
X-Received: by 2002:a67:ef84:0:b0:4e1:449b:1b78 with SMTP id
 ada2fe7eead31-4e1449b1d4amr8509104137.9.1747740811440; 
 Tue, 20 May 2025 04:33:31 -0700 (PDT)
Received: from [192.168.68.110] ([152.250.131.100])
 by smtp.gmail.com with ESMTPSA id
 a1e0cc1a2514c-87bec10c9f0sm7276125241.1.2025.05.20.04.33.28
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 20 May 2025 04:33:31 -0700 (PDT)
Message-ID: <1e170923-9bb3-4327-a6ff-75c53bb2830f@ventanamicro.com>
Date: Tue, 20 May 2025 08:33:27 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH RFC] target: riscv: Fix satp mode initialization based on
 profile
To: Paolo Bonzini <pbonzini@redhat.com>, =?UTF-8?B?QmrDtnJuIFTDtnBlbA==?=
 <bjorn@kernel.org>, Alexandre Ghiti <alexghiti@rivosinc.com>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Bin Meng <bin.meng@windriver.com>, Weiwei Li <liwei1518@gmail.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
References: <20250516122319.4100121-1-alexghiti@rivosinc.com>
 <87y0usiz22.fsf@all.your.base.are.belong.to.us>
 <51356014-b645-4e86-b338-0d097bf80260@redhat.com>
Content-Language: en-US
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
In-Reply-To: <51356014-b645-4e86-b338-0d097bf80260@redhat.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::e2d;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-vs1-xe2d.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 5/20/25 7:53 AM, Paolo Bonzini wrote:
> On 5/19/25 14:07, Björn Töpel wrote:
>> When realizing the cpus, the first cpu calls riscv_cpu_add_profiles()
>> all profiles are disabled, whereas for the other cpu calls to
>> riscv_cpu_add_profiles() have some profiles enabled. Having some
>> profiles enabled, will issue a call to cpu_set_profile() that will
>> enforce the satp code that Alex removes in this patch.
> Ah so the problem is that *parent* profiles are not enabled until
> riscv_cpu_add_profiles().

The problem in Björn's case is that we shouldn't take the profile code path
for any CPUs since he's not enabling any profiles. There's a bug in how we're
detecting a profile presence for QMP for CPU0 and how this detection is changing
the cpu_init of CPU1 and above. I'll send a fix for it today.

> 
> With my patches to introduce RISCVCPUDef, it's a pretty easy fix:
> 
> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> index 629ac37501e..04b929af41c 100644
> --- a/target/riscv/cpu.c
> +++ b/target/riscv/cpu.c
> @@ -1083,6 +1083,19 @@ static bool riscv_cpu_is_dynamic(Object *cpu_obj)
>       return object_dynamic_cast(cpu_obj, TYPE_RISCV_DYNAMIC_CPU) != NULL;
>   }
> 
> +static void riscv_cpu_enable_profile(RISCVCPU *cpu,
> +                                     RISCVCPUProfile *profile)
> +{
> +    profile->enabled = true;
> +
> +    if (profile->u_parent) {
> +        riscv_cpu_enable_profile(cpu, profile->u_parent);
> +    }
> +    if (profile->s_parent) {
> +        riscv_cpu_enable_profile(cpu, profile->s_parent);
> +    }
> +}
> +
>   static void riscv_cpu_init(Object *obj)
>   {
>       RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(obj);
> @@ -1121,7 +1134,7 @@ static void riscv_cpu_init(Object *obj)
>       cpu->cfg.max_satp_mode = -1;
> 
>       if (mcc->def->profile) {
> -        mcc->def->profile->enabled = true;
> +        riscv_cpu_enable_profile(cpu, mcc->def->profile);
>       }
> 
>       env->misa_ext_mask = env->misa_ext = mcc->def->misa_ext;
> 
> Since they're all reviewed and Alistair has flushed his queue, I'll
> send them in my next pull request.
> 
> On top of them, probably profiles should also be converted to use
> RISCVCPUCfg and riscv_cpu_enable_profile() can then enable all the
> flags with riscv_cpu_cfg_merge().
> 

If we can do the same thing with less abstractions than what we're using
ATM I'll all for it.

> In general a lot (if not all) of the profile code should be moved out
> of tcg-cpu.c and into riscv_cpu_class_base_init().  I didn't do that
> because I didn't want to balloon an already-large series, but it's a
> pretty obvious extension of the RISCVCPUDef concept to include all
> profile features.

Note that KVM RISC-V does not have the same profile support as TCG - I'm not
sure if KVM RISC-V has RVA22 support, let alone RVA23. If we move the profile
logic to cpu.c we need to be careful with TCG assumptions affecting KVM CPUs.


Thanks,


Daniel

> 
> Paolo
> 


