

================================================================
== Vitis HLS Report for 'kernel_atax_Pipeline_merlinL6'
================================================================
* Date:           Thu Dec 12 12:54:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_atax
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.792 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.172 us|  0.172 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL6  |       41|       41|         1|          1|          1|    41|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        8|       53|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_206_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln83_fu_200_p2  |      icmp|   0|  0|  13|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          12|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    6|         12|
    |i_fu_48               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_48      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  kernel_atax_Pipeline_merlinL6|  return value|
|y_buf_18_address0  |  out|    6|   ap_memory|                       y_buf_18|         array|
|y_buf_18_ce0       |  out|    1|   ap_memory|                       y_buf_18|         array|
|y_buf_18_we0       |  out|    1|   ap_memory|                       y_buf_18|         array|
|y_buf_18_d0        |  out|   32|   ap_memory|                       y_buf_18|         array|
|y_buf_17_address0  |  out|    6|   ap_memory|                       y_buf_17|         array|
|y_buf_17_ce0       |  out|    1|   ap_memory|                       y_buf_17|         array|
|y_buf_17_we0       |  out|    1|   ap_memory|                       y_buf_17|         array|
|y_buf_17_d0        |  out|   32|   ap_memory|                       y_buf_17|         array|
|y_buf_16_address0  |  out|    6|   ap_memory|                       y_buf_16|         array|
|y_buf_16_ce0       |  out|    1|   ap_memory|                       y_buf_16|         array|
|y_buf_16_we0       |  out|    1|   ap_memory|                       y_buf_16|         array|
|y_buf_16_d0        |  out|   32|   ap_memory|                       y_buf_16|         array|
|y_buf_15_address0  |  out|    6|   ap_memory|                       y_buf_15|         array|
|y_buf_15_ce0       |  out|    1|   ap_memory|                       y_buf_15|         array|
|y_buf_15_we0       |  out|    1|   ap_memory|                       y_buf_15|         array|
|y_buf_15_d0        |  out|   32|   ap_memory|                       y_buf_15|         array|
|y_buf_14_address0  |  out|    6|   ap_memory|                       y_buf_14|         array|
|y_buf_14_ce0       |  out|    1|   ap_memory|                       y_buf_14|         array|
|y_buf_14_we0       |  out|    1|   ap_memory|                       y_buf_14|         array|
|y_buf_14_d0        |  out|   32|   ap_memory|                       y_buf_14|         array|
|y_buf_13_address0  |  out|    6|   ap_memory|                       y_buf_13|         array|
|y_buf_13_ce0       |  out|    1|   ap_memory|                       y_buf_13|         array|
|y_buf_13_we0       |  out|    1|   ap_memory|                       y_buf_13|         array|
|y_buf_13_d0        |  out|   32|   ap_memory|                       y_buf_13|         array|
|y_buf_12_address0  |  out|    6|   ap_memory|                       y_buf_12|         array|
|y_buf_12_ce0       |  out|    1|   ap_memory|                       y_buf_12|         array|
|y_buf_12_we0       |  out|    1|   ap_memory|                       y_buf_12|         array|
|y_buf_12_d0        |  out|   32|   ap_memory|                       y_buf_12|         array|
|y_buf_11_address0  |  out|    6|   ap_memory|                       y_buf_11|         array|
|y_buf_11_ce0       |  out|    1|   ap_memory|                       y_buf_11|         array|
|y_buf_11_we0       |  out|    1|   ap_memory|                       y_buf_11|         array|
|y_buf_11_d0        |  out|   32|   ap_memory|                       y_buf_11|         array|
|y_buf_10_address0  |  out|    6|   ap_memory|                       y_buf_10|         array|
|y_buf_10_ce0       |  out|    1|   ap_memory|                       y_buf_10|         array|
|y_buf_10_we0       |  out|    1|   ap_memory|                       y_buf_10|         array|
|y_buf_10_d0        |  out|   32|   ap_memory|                       y_buf_10|         array|
|y_buf_address0     |  out|    6|   ap_memory|                          y_buf|         array|
|y_buf_ce0          |  out|    1|   ap_memory|                          y_buf|         array|
|y_buf_we0          |  out|    1|   ap_memory|                          y_buf|         array|
|y_buf_d0           |  out|   32|   ap_memory|                          y_buf|         array|
+-------------------+-----+-----+------------+-------------------------------+--------------+

