#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4c0e04ea0 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v000001d4c0e7ba70_0 .var "clk", 0 0;
v000001d4c0e7c1f0_0 .var/i "i", 31 0;
v000001d4c0e7bf70_0 .var "in", 15 0;
v000001d4c0e7d4b0_0 .net "out", 15 0, v000001d4c0e7c970_0;  1 drivers
v000001d4c0e7d550_0 .var "reset", 0 0;
v000001d4c0e7cb50_0 .var "start", 0 0;
v000001d4c0e7c010_0 .net "temp_clrP", 0 0, v000001d4c0e26660_0;  1 drivers
v000001d4c0e7c330_0 .net "temp_decB", 0 0, v000001d4c0e26e80_0;  1 drivers
v000001d4c0e7b930_0 .net "temp_done", 0 0, v000001d4c0e260c0_0;  1 drivers
v000001d4c0e7d5f0_0 .net "temp_eqz", 0 0, v000001d4c0e7c290_0;  1 drivers
v000001d4c0e7c150_0 .net "temp_ldA", 0 0, v000001d4c0e26480_0;  1 drivers
v000001d4c0e7cc90_0 .net "temp_ldB", 0 0, v000001d4c0e26ac0_0;  1 drivers
v000001d4c0e7ca10_0 .net "temp_ldP", 0 0, v000001d4c0e26340_0;  1 drivers
E_000001d4c0e01ca0 .event negedge, v000001d4c0e26de0_0;
E_000001d4c0e01ce0 .event posedge, v000001d4c0e260c0_0;
E_000001d4c0e01de0 .event posedge, v000001d4c0e26de0_0;
S_000001d4c0e28250 .scope module, "RC" "reg_control" 2 12, 3 4 0, S_000001d4c0e04ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ldA";
    .port_info 3 /OUTPUT 1 "ldB";
    .port_info 4 /OUTPUT 1 "ldP";
    .port_info 5 /OUTPUT 1 "clr_p";
    .port_info 6 /OUTPUT 1 "decre";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /INPUT 1 "eqz";
P_000001d4c0dfe150 .param/l "S0" 0 3 9, C4<00>;
P_000001d4c0dfe188 .param/l "S1" 0 3 9, C4<01>;
P_000001d4c0dfe1c0 .param/l "S2" 0 3 9, C4<10>;
P_000001d4c0dfe1f8 .param/l "S3" 0 3 9, C4<11>;
v000001d4c0e26de0_0 .net "clk", 0 0, v000001d4c0e7ba70_0;  1 drivers
v000001d4c0e26660_0 .var "clr_p", 0 0;
v000001d4c0e26e80_0 .var "decre", 0 0;
v000001d4c0e260c0_0 .var "done", 0 0;
v000001d4c0e26840_0 .net "eqz", 0 0, v000001d4c0e7c290_0;  alias, 1 drivers
v000001d4c0e26480_0 .var "ldA", 0 0;
v000001d4c0e26ac0_0 .var "ldB", 0 0;
v000001d4c0e26340_0 .var "ldP", 0 0;
v000001d4c0e26160_0 .var "next_state", 1 0;
v000001d4c0e26ca0_0 .net "reset", 0 0, v000001d4c0e7d550_0;  1 drivers
v000001d4c0e26d40_0 .net "start", 0 0, v000001d4c0e7cb50_0;  1 drivers
v000001d4c0e268e0_0 .var "state", 1 0;
E_000001d4c0e02c20 .event anyedge, v000001d4c0e268e0_0, v000001d4c0e26840_0;
E_000001d4c0e02920 .event posedge, v000001d4c0e26ca0_0, v000001d4c0e26de0_0;
S_000001d4c0e28670 .scope module, "RD" "reg_datapath" 2 11, 4 51 0, S_000001d4c0e04ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "temp_a";
    .port_info 1 /OUTPUT 16 "temp_b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clr_p";
    .port_info 5 /INPUT 1 "decre";
    .port_info 6 /INPUT 1 "ldA";
    .port_info 7 /INPUT 1 "ldB";
    .port_info 8 /INPUT 1 "ldP";
    .port_info 9 /INPUT 1 "done";
    .port_info 10 /OUTPUT 1 "eqz";
v000001d4c0e7cab0_0 .net "clk", 0 0, v000001d4c0e7ba70_0;  alias, 1 drivers
v000001d4c0e7c470_0 .net "clr_p", 0 0, v000001d4c0e26660_0;  alias, 1 drivers
v000001d4c0e7cf10_0 .net "decre", 0 0, v000001d4c0e26e80_0;  alias, 1 drivers
v000001d4c0e7bb10_0 .net "done", 0 0, v000001d4c0e260c0_0;  alias, 1 drivers
v000001d4c0e7bc50_0 .net "eqz", 0 0, v000001d4c0e7c290_0;  alias, 1 drivers
v000001d4c0e7c790_0 .net "ldA", 0 0, v000001d4c0e26480_0;  alias, 1 drivers
v000001d4c0e7d690_0 .net "ldB", 0 0, v000001d4c0e26ac0_0;  alias, 1 drivers
v000001d4c0e7ce70_0 .net "ldP", 0 0, v000001d4c0e26340_0;  alias, 1 drivers
v000001d4c0e7d230_0 .net "out_a", 15 0, v000001d4c0e263e0_0;  1 drivers
v000001d4c0e7c0b0_0 .net "out_add", 15 0, L_000001d4c0e7c510;  1 drivers
v000001d4c0e7d370_0 .net "out_b", 15 0, v000001d4c0e7bd90_0;  1 drivers
v000001d4c0e7c830_0 .net "out_p", 15 0, v000001d4c0e7c5b0_0;  1 drivers
v000001d4c0e7b9d0_0 .net "reset", 0 0, v000001d4c0e7d550_0;  alias, 1 drivers
v000001d4c0e7c8d0_0 .net "temp_a", 15 0, v000001d4c0e7bf70_0;  1 drivers
v000001d4c0e7c970_0 .var "temp_b", 15 0;
E_000001d4c0e03460 .event anyedge, v000001d4c0e260c0_0, v000001d4c0e7bbb0_0;
S_000001d4c0e1cda0 .scope module, "A" "register" 4 60, 4 24 0, S_000001d4c0e28670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "decre";
    .port_info 6 /INPUT 1 "clr";
v000001d4c0e26980_0 .net "a", 15 0, v000001d4c0e7bf70_0;  alias, 1 drivers
v000001d4c0e263e0_0 .var "b", 15 0;
v000001d4c0e26a20_0 .net "clk", 0 0, v000001d4c0e7ba70_0;  alias, 1 drivers
L_000001d4c0ec00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4c0e26520_0 .net "clr", 0 0, L_000001d4c0ec00d0;  1 drivers
L_000001d4c0ec0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4c0e26b60_0 .net "decre", 0 0, L_000001d4c0ec0088;  1 drivers
v000001d4c0e26200_0 .net "ld", 0 0, v000001d4c0e26480_0;  alias, 1 drivers
v000001d4c0e262a0_0 .net "reset", 0 0, v000001d4c0e7d550_0;  alias, 1 drivers
v000001d4c0e265c0_0 .var "t", 15 0;
E_000001d4c0e02720 .event anyedge, v000001d4c0e265c0_0;
S_000001d4c0e1cf30 .scope module, "B" "register" 4 70, 4 24 0, S_000001d4c0e28670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "decre";
    .port_info 6 /INPUT 1 "clr";
v000001d4c0e26c00_0 .net "a", 15 0, v000001d4c0e7bf70_0;  alias, 1 drivers
v000001d4c0e7bd90_0 .var "b", 15 0;
v000001d4c0e7d2d0_0 .net "clk", 0 0, v000001d4c0e7ba70_0;  alias, 1 drivers
L_000001d4c0ec0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4c0e7c650_0 .net "clr", 0 0, L_000001d4c0ec0118;  1 drivers
v000001d4c0e7be30_0 .net "decre", 0 0, v000001d4c0e26e80_0;  alias, 1 drivers
v000001d4c0e7cd30_0 .net "ld", 0 0, v000001d4c0e26ac0_0;  alias, 1 drivers
v000001d4c0e7cfb0_0 .net "reset", 0 0, v000001d4c0e7d550_0;  alias, 1 drivers
v000001d4c0e7d730_0 .var "t", 15 0;
E_000001d4c0e02e60 .event anyedge, v000001d4c0e7d730_0;
S_000001d4c0e07ee0 .scope module, "C" "comp" 4 96, 4 12 0, S_000001d4c0e28670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eqz";
    .port_info 1 /INPUT 16 "a";
v000001d4c0e7c3d0_0 .net "a", 15 0, v000001d4c0e7bd90_0;  alias, 1 drivers
v000001d4c0e7c290_0 .var "eqz", 0 0;
E_000001d4c0e034e0 .event anyedge, v000001d4c0e7bd90_0;
S_000001d4c0e08070 .scope module, "K" "add" 4 90, 4 4 0, S_000001d4c0e28670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "result";
v000001d4c0e7bed0_0 .net "a", 15 0, v000001d4c0e263e0_0;  alias, 1 drivers
v000001d4c0e7bbb0_0 .net "b", 15 0, v000001d4c0e7c5b0_0;  alias, 1 drivers
v000001d4c0e7d050_0 .net "result", 15 0, L_000001d4c0e7c510;  alias, 1 drivers
L_000001d4c0e7c510 .arith/sum 16, v000001d4c0e263e0_0, v000001d4c0e7c5b0_0;
S_000001d4c0e0e6d0 .scope module, "P" "register" 4 80, 4 24 0, S_000001d4c0e28670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "decre";
    .port_info 6 /INPUT 1 "clr";
v000001d4c0e7c6f0_0 .net "a", 15 0, L_000001d4c0e7c510;  alias, 1 drivers
v000001d4c0e7c5b0_0 .var "b", 15 0;
v000001d4c0e7d0f0_0 .net "clk", 0 0, v000001d4c0e7ba70_0;  alias, 1 drivers
v000001d4c0e7bcf0_0 .net "clr", 0 0, v000001d4c0e26660_0;  alias, 1 drivers
L_000001d4c0ec0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4c0e7d410_0 .net "decre", 0 0, L_000001d4c0ec0160;  1 drivers
v000001d4c0e7d190_0 .net "ld", 0 0, v000001d4c0e26340_0;  alias, 1 drivers
v000001d4c0e7b890_0 .net "reset", 0 0, v000001d4c0e7d550_0;  alias, 1 drivers
v000001d4c0e7cdd0_0 .var "t", 15 0;
E_000001d4c0e031e0 .event anyedge, v000001d4c0e7cdd0_0;
    .scope S_000001d4c0e1cda0;
T_0 ;
    %wait E_000001d4c0e02920;
    %load/vec4 v000001d4c0e262a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d4c0e265c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d4c0e26200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d4c0e26980_0;
    %assign/vec4 v000001d4c0e265c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d4c0e26b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d4c0e265c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001d4c0e265c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001d4c0e26520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d4c0e265c0_0, 0;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d4c0e1cda0;
T_1 ;
    %wait E_000001d4c0e02720;
    %load/vec4 v000001d4c0e265c0_0;
    %store/vec4 v000001d4c0e263e0_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d4c0e1cf30;
T_2 ;
    %wait E_000001d4c0e02920;
    %load/vec4 v000001d4c0e7cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d4c0e7d730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d4c0e7cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d4c0e26c00_0;
    %assign/vec4 v000001d4c0e7d730_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d4c0e7be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001d4c0e7d730_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001d4c0e7d730_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001d4c0e7c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d4c0e7d730_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d4c0e1cf30;
T_3 ;
    %wait E_000001d4c0e02e60;
    %load/vec4 v000001d4c0e7d730_0;
    %store/vec4 v000001d4c0e7bd90_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d4c0e0e6d0;
T_4 ;
    %wait E_000001d4c0e02920;
    %load/vec4 v000001d4c0e7b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d4c0e7cdd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d4c0e7d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001d4c0e7c6f0_0;
    %assign/vec4 v000001d4c0e7cdd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001d4c0e7d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d4c0e7cdd0_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001d4c0e7cdd0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001d4c0e7bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d4c0e7cdd0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d4c0e0e6d0;
T_5 ;
    %wait E_000001d4c0e031e0;
    %load/vec4 v000001d4c0e7cdd0_0;
    %store/vec4 v000001d4c0e7c5b0_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d4c0e07ee0;
T_6 ;
    %wait E_000001d4c0e034e0;
    %load/vec4 v000001d4c0e7c3d0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e7c290_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e7c290_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d4c0e28670;
T_7 ;
    %wait E_000001d4c0e03460;
    %load/vec4 v000001d4c0e7bb10_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v000001d4c0e7c830_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v000001d4c0e7c970_0, 0, 16;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d4c0e28250;
T_8 ;
    %wait E_000001d4c0e02920;
    %load/vec4 v000001d4c0e26ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4c0e268e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d4c0e26160_0;
    %assign/vec4 v000001d4c0e268e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d4c0e28250;
T_9 ;
    %wait E_000001d4c0e02c20;
    %load/vec4 v000001d4c0e268e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e260c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d4c0e26160_0, 0, 2;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e260c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d4c0e26160_0, 0, 2;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e260c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d4c0e26160_0, 0, 2;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e260c0_0, 0, 1;
    %load/vec4 v000001d4c0e26840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26340_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d4c0e26160_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e26e80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d4c0e26160_0, 0, 2;
T_9.7 ;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e26660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e260c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d4c0e26160_0, 0, 2;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d4c0e04ea0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e7ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e7d550_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e7d550_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e7cb50_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001d4c0e04ea0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001d4c0e7ba70_0;
    %inv;
    %store/vec4 v000001d4c0e7ba70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d4c0e04ea0;
T_12 ;
    %vpi_call 2 21 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d4c0e04ea0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001d4c0e04ea0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d4c0e7c1f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d4c0e01de0;
    %load/vec4 v000001d4c0e7c1f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 30 "$display", "Test no.%d", S<0,vec4,s32> {1 0 0};
    %wait E_000001d4c0e01ca0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c0e7cb50_0, 0, 1;
    %vpi_func 2 33 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000100000000 {0 0 0};
    %pad/u 16;
    %store/vec4 v000001d4c0e7bf70_0, 0, 16;
    %vpi_call 2 34 "$display", $time, " Multiplier = %d", v000001d4c0e7bf70_0 {0 0 0};
    %wait E_000001d4c0e01ca0;
    %vpi_func 2 36 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000100000000 {0 0 0};
    %pad/u 16;
    %store/vec4 v000001d4c0e7bf70_0, 0, 16;
    %vpi_call 2 37 "$display", $time, " Multiplicand = %d", v000001d4c0e7bf70_0 {0 0 0};
    %wait E_000001d4c0e01ce0;
    %wait E_000001d4c0e01ca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c0e7cb50_0, 0, 1;
    %load/vec4 v000001d4c0e7c1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d4c0e7c1f0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\test_tb.v";
    ".\test1.v";
    ".\test.v";
