
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_alu><h1 id="entity-neorv32_cpu_alu">Entity: neorv32_cpu_alu</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1288.3333333333333 310"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="465,0 480,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="343.33333333333326" height="110" fill="black" x="480" y="0"></rect><rect id="SvgjsRect1007" width="339.33333333333326" height="105" fill="#bdecb6" x="482" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="460" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="495" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_M </tspan></text><line id="SvgjsLine1012" x1="465" y1="15" x2="480" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="460" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="495" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_Zmmul </tspan></text><line id="SvgjsLine1017" x1="465" y1="35" x2="480" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="460" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="495" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   CPU_EXTENSION_RISCV_Zfinx </tspan></text><line id="SvgjsLine1022" x1="465" y1="55" x2="480" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="460" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="495" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   FAST_MUL_EN </tspan></text><line id="SvgjsLine1027" x1="465" y1="75" x2="480" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="460" y="74.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="495" y="74.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   FAST_SHIFT_EN </tspan></text><line id="SvgjsLine1032" x1="465" y1="95" x2="480" y2="95" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1033" width="343.33333333333326" height="190" fill="black" x="480" y="115"></rect><rect id="SvgjsRect1034" width="339.33333333333326" height="185" fill="#fdfd96" x="482" y="117"></rect><text id="SvgjsText1035" font-family="Helvetica" x="460" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="495" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1039" x1="465" y1="130" x2="480" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="460" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="495" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1044" x1="465" y1="150" x2="480" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="460" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(ctrl_width_c-1 downto 0) </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="495" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ctrl_i </tspan></text><line id="SvgjsLine1049" x1="465" y1="170" x2="480" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="460" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="495" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs1_i </tspan></text><line id="SvgjsLine1054" x1="465" y1="190" x2="480" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="460" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="495" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs2_i </tspan></text><line id="SvgjsLine1059" x1="465" y1="210" x2="480" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="460" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="495" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   pc2_i </tspan></text><line id="SvgjsLine1064" x1="465" y1="230" x2="480" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="460" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="495" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   imm_i </tspan></text><line id="SvgjsLine1069" x1="465" y1="250" x2="480" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="460" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="495" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   csr_i </tspan></text><line id="SvgjsLine1074" x1="465" y1="270" x2="480" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="460" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(1 downto 0) </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="495" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   cmp_i </tspan></text><line id="SvgjsLine1079" x1="465" y1="290" x2="480" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="843.3333333333333" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="843.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="808.3333333333333" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="808.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   res_o </tspan></text><line id="SvgjsLine1084" x1="823.3333333333333" y1="130" x2="838.3333333333333" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="843.3333333333333" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="843.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="808.3333333333333" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="808.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   add_o </tspan></text><line id="SvgjsLine1089" x1="823.3333333333333" y1="150" x2="838.3333333333333" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1090" font-family="Helvetica" x="843.3333333333333" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="843.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(4 downto 0) </tspan></text><text id="SvgjsText1092" font-family="Helvetica" x="808.3333333333333" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1093" dy="26" x="808.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   fpu_flags_o </tspan></text><line id="SvgjsLine1094" x1="823.3333333333333" y1="170" x2="838.3333333333333" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1095" font-family="Helvetica" x="843.3333333333333" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="843.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1097" font-family="Helvetica" x="808.3333333333333" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1098" dy="26" x="808.3333333333333" svgjs:data="{&quot;newLined&quot;:true}">   idone_o </tspan></text><line id="SvgjsLine1099" x1="823.3333333333333" y1="190" x2="838.3333333333333" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Arithmetical/Logical Unit >&gt;                                                     # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Main data and address ALU and co-processor interface/arbiter.                                 # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU_EXTENSION_RISCV_M</td>
<td>boolean</td>
<td>false</td>
<td>implement mul/div extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_Zmmul</td>
<td>boolean</td>
<td>false</td>
<td>implement multiply-only M sub-extension?</td>
</tr>
<tr>
<td>CPU_EXTENSION_RISCV_Zfinx</td>
<td>boolean</td>
<td>false</td>
<td>implement 32-bit floating-point extension (using INT reg!)</td>
</tr>
<tr>
<td>FAST_MUL_EN</td>
<td>boolean</td>
<td>false</td>
<td>use DSPs for M extension's multiplier</td>
</tr>
<tr>
<td>FAST_SHIFT_EN</td>
<td>boolean</td>
<td>false</td>
<td>use barrel shifter for shift operations</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock, rising edge</td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global reset, low-active, async</td>
</tr>
<tr>
<td>ctrl_i</td>
<td>in</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>main control bus</td>
</tr>
<tr>
<td>rs1_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>rf source 1</td>
</tr>
<tr>
<td>rs2_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>rf source 2</td>
</tr>
<tr>
<td>pc2_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>delayed PC</td>
</tr>
<tr>
<td>imm_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>immediate</td>
</tr>
<tr>
<td>csr_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>CSR read data</td>
</tr>
<tr>
<td>cmp_i</td>
<td>in</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>comparator status</td>
</tr>
<tr>
<td>res_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>ALU result</td>
</tr>
<tr>
<td>add_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>address computation result</td>
</tr>
<tr>
<td>fpu_flags_o</td>
<td>out</td>
<td>std_ulogic_vector(4 downto 0)</td>
<td>FPU exception flags</td>
</tr>
<tr>
<td>idone_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>iterative processing units done?</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>opa</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>opb</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>addsub_res</td>
<td>std_ulogic_vector(data_width_c downto 0)</td>
<td>results --</td>
</tr>
<tr>
<td>cp_res</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>arith_res</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>logic_res</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>cp_ctrl</td>
<td>cp_ctrl_t</td>
<td></td>
</tr>
<tr>
<td>cp_start</td>
<td>std_ulogic_vector(3 downto 0)</td>
<td>trigger co-processor i</td>
</tr>
<tr>
<td>cp_valid</td>
<td>std_ulogic_vector(3 downto 0)</td>
<td>co-processor i done</td>
</tr>
<tr>
<td>cp_result</td>
<td>cp_data_if_t</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cp_ctrl_t</td>
<td></td>
<td>co-processor arbiter and interface --</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>binary_arithmetic_core: <em>( ctrl_i, opa, opb )</em><br />
operand b (second ALU input operand)</li>
</ul>
<h2 id="binary-addersubtracter-----------------------------------------------------------------">Binary Adder/Subtracter ----------------------------------------------------------------</h2>
<p><strong>Description</strong><br />
operand b (second ALU input operand)</p>
<h2 id="binary-addersubtracter------------------------------------------------------------------1">Binary Adder/Subtracter ----------------------------------------------------------------</h2>
<ul>
<li>arithmetic_core: <em>( ctrl_i, addsub_res )</em><br />
ALU arithmetic logic core --</li>
</ul>
<p><strong>Description</strong><br />
ALU arithmetic logic core --</p>
<ul>
<li>cp_arbiter: <em>( rstn_i, clk_i )</em></li>
</ul>
<h2 id="co-processor-arbiter--------------------------------------------------------------------">Co-Processor Arbiter -------------------------------------------------------------------</h2>
<p>Interface:<br />
Co-processor "valid" signal has to be asserted (for one cycle) one cycle before asserting output data<br />
Co-processor "output data" has to be always zero unless co-processor was explicitly triggered</p>
<p><strong>Description</strong></p>
<h2 id="co-processor-arbiter---------------------------------------------------------------------1">Co-Processor Arbiter -------------------------------------------------------------------</h2>
<p>Interface:<br />
Co-processor "valid" signal has to be asserted (for one cycle) one cycle before asserting output data<br />
Co-processor "output data" has to be always zero unless co-processor was explicitly triggered</p>
<ul>
<li>alu_logic_core: <em>( ctrl_i, rs1_i, opb )</em></li>
</ul>
<h2 id="alu-logic-core--------------------------------------------------------------------------">ALU Logic Core -------------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="alu-logic-core---------------------------------------------------------------------------1">ALU Logic Core -------------------------------------------------------------------------</h2>
<ul>
<li>alu_function_mux: <em>( ctrl_i, arith_res, logic_res, csr_i, cp_res )</em></li>
</ul>
<h2 id="alu-function-select---------------------------------------------------------------------">ALU Function Select --------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="alu-function-select----------------------------------------------------------------------1">ALU Function Select --------------------------------------------------------------------</h2><h2 id="instantiations">Instantiations</h2>
<ul>
<li>neorv32_cpu_cp_shifter_inst: neorv32_cpu_cp_shifter<br />
<strong>Description</strong></li>
</ul>
<hr />
<p>Co-Processors</p>
<hr />
<h2 id="co-processor-0-shifter-cpu-core-isa---------------------------------------------------">Co-Processor 0: Shifter (CPU Core ISA) --------------------------------------------------</h2><br><br><br><br><br><br>