// Seed: 1061780424
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_latch @(posedge 1) begin
    if (1) id_1 <= 1;
  end
  wire id_4;
  module_0();
  assign id_2 = 1'b0;
endmodule
module module_2 (
    output tri0  id_0,
    input  wire  id_1,
    input  tri1  id_2,
    output uwire id_3,
    output tri0  id_4
);
  tri1 id_6 = id_2;
  module_0();
  assign id_6 = 1'b0;
  wire id_7;
endmodule
