{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710795748345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710795748345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 00:02:28 2024 " "Processing started: Tue Mar 19 00:02:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710795748345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710795748345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart04 -c VERILOGStart04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart04 -c VERILOGStart04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710795748345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710795748770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart04.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart04.v" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart04 " "Found entity 1: VERILOGStart04" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710795748804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710795748804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VERILOGStart04 " "Elaborating entity \"VERILOGStart04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710795748825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttonWaitingPrev VERILOGStart04.v(15) " "Verilog HDL or VHDL warning at VERILOGStart04.v(15): object \"buttonWaitingPrev\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttonLeftPrev VERILOGStart04.v(15) " "Verilog HDL or VHDL warning at VERILOGStart04.v(15): object \"buttonLeftPrev\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttonRightPrev VERILOGStart04.v(15) " "Verilog HDL or VHDL warning at VERILOGStart04.v(15): object \"buttonRightPrev\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttonSelectionPrev VERILOGStart04.v(15) " "Verilog HDL or VHDL warning at VERILOGStart04.v(15): object \"buttonSelectionPrev\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "procentCount VERILOGStart04.v(28) " "Verilog HDL or VHDL warning at VERILOGStart04.v(28): object \"procentCount\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit0 VERILOGStart04.v(30) " "Verilog HDL or VHDL warning at VERILOGStart04.v(30): object \"digit0\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digitBuf1 VERILOGStart04.v(30) " "Verilog HDL or VHDL warning at VERILOGStart04.v(30): object \"digitBuf1\" assigned a value but never read" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710795748826 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VERILOGStart04.v(37) " "Verilog HDL assignment warning at VERILOGStart04.v(37): truncated value with size 32 to match size of target (19)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748827 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VERILOGStart04.v(44) " "Verilog HDL assignment warning at VERILOGStart04.v(44): truncated value with size 32 to match size of target (2)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748827 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 VERILOGStart04.v(93) " "Verilog HDL assignment warning at VERILOGStart04.v(93): truncated value with size 32 to match size of target (24)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(153) " "Verilog HDL assignment warning at VERILOGStart04.v(153): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(154) " "Verilog HDL assignment warning at VERILOGStart04.v(154): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(155) " "Verilog HDL assignment warning at VERILOGStart04.v(155): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(156) " "Verilog HDL assignment warning at VERILOGStart04.v(156): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(163) " "Verilog HDL assignment warning at VERILOGStart04.v(163): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(164) " "Verilog HDL assignment warning at VERILOGStart04.v(164): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748828 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(165) " "Verilog HDL assignment warning at VERILOGStart04.v(165): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(166) " "Verilog HDL assignment warning at VERILOGStart04.v(166): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(170) " "Verilog HDL assignment warning at VERILOGStart04.v(170): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(171) " "Verilog HDL assignment warning at VERILOGStart04.v(171): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(172) " "Verilog HDL assignment warning at VERILOGStart04.v(172): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(173) " "Verilog HDL assignment warning at VERILOGStart04.v(173): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(177) " "Verilog HDL assignment warning at VERILOGStart04.v(177): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(178) " "Verilog HDL assignment warning at VERILOGStart04.v(178): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(179) " "Verilog HDL assignment warning at VERILOGStart04.v(179): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(180) " "Verilog HDL assignment warning at VERILOGStart04.v(180): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(184) " "Verilog HDL assignment warning at VERILOGStart04.v(184): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(185) " "Verilog HDL assignment warning at VERILOGStart04.v(185): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(186) " "Verilog HDL assignment warning at VERILOGStart04.v(186): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(187) " "Verilog HDL assignment warning at VERILOGStart04.v(187): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(191) " "Verilog HDL assignment warning at VERILOGStart04.v(191): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748829 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(192) " "Verilog HDL assignment warning at VERILOGStart04.v(192): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(193) " "Verilog HDL assignment warning at VERILOGStart04.v(193): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(194) " "Verilog HDL assignment warning at VERILOGStart04.v(194): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(200) " "Verilog HDL assignment warning at VERILOGStart04.v(200): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(201) " "Verilog HDL assignment warning at VERILOGStart04.v(201): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VERILOGStart04.v(202) " "Verilog HDL assignment warning at VERILOGStart04.v(202): truncated value with size 32 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VERILOGStart04.v(203) " "Verilog HDL assignment warning at VERILOGStart04.v(203): truncated value with size 32 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(207) " "Verilog HDL assignment warning at VERILOGStart04.v(207): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(208) " "Verilog HDL assignment warning at VERILOGStart04.v(208): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(209) " "Verilog HDL assignment warning at VERILOGStart04.v(209): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(210) " "Verilog HDL assignment warning at VERILOGStart04.v(210): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748830 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(211) " "Verilog HDL assignment warning at VERILOGStart04.v(211): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(212) " "Verilog HDL assignment warning at VERILOGStart04.v(212): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(213) " "Verilog HDL assignment warning at VERILOGStart04.v(213): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(214) " "Verilog HDL assignment warning at VERILOGStart04.v(214): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(215) " "Verilog HDL assignment warning at VERILOGStart04.v(215): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(216) " "Verilog HDL assignment warning at VERILOGStart04.v(216): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(217) " "Verilog HDL assignment warning at VERILOGStart04.v(217): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(223) " "Verilog HDL assignment warning at VERILOGStart04.v(223): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(225) " "Verilog HDL assignment warning at VERILOGStart04.v(225): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(227) " "Verilog HDL assignment warning at VERILOGStart04.v(227): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(228) " "Verilog HDL assignment warning at VERILOGStart04.v(228): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(229) " "Verilog HDL assignment warning at VERILOGStart04.v(229): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748831 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(230) " "Verilog HDL assignment warning at VERILOGStart04.v(230): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(231) " "Verilog HDL assignment warning at VERILOGStart04.v(231): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(232) " "Verilog HDL assignment warning at VERILOGStart04.v(232): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(233) " "Verilog HDL assignment warning at VERILOGStart04.v(233): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(234) " "Verilog HDL assignment warning at VERILOGStart04.v(234): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(235) " "Verilog HDL assignment warning at VERILOGStart04.v(235): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(236) " "Verilog HDL assignment warning at VERILOGStart04.v(236): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(241) " "Verilog HDL assignment warning at VERILOGStart04.v(241): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VERILOGStart04.v(242) " "Verilog HDL assignment warning at VERILOGStart04.v(242): truncated value with size 32 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748832 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VERILOGStart04.v(246) " "Verilog HDL assignment warning at VERILOGStart04.v(246): truncated value with size 32 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VERILOGStart04.v(247) " "Verilog HDL assignment warning at VERILOGStart04.v(247): truncated value with size 32 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(249) " "Verilog HDL assignment warning at VERILOGStart04.v(249): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(250) " "Verilog HDL assignment warning at VERILOGStart04.v(250): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(251) " "Verilog HDL assignment warning at VERILOGStart04.v(251): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(252) " "Verilog HDL assignment warning at VERILOGStart04.v(252): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(253) " "Verilog HDL assignment warning at VERILOGStart04.v(253): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(254) " "Verilog HDL assignment warning at VERILOGStart04.v(254): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748833 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(255) " "Verilog HDL assignment warning at VERILOGStart04.v(255): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(256) " "Verilog HDL assignment warning at VERILOGStart04.v(256): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(257) " "Verilog HDL assignment warning at VERILOGStart04.v(257): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(258) " "Verilog HDL assignment warning at VERILOGStart04.v(258): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(259) " "Verilog HDL assignment warning at VERILOGStart04.v(259): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(265) " "Verilog HDL assignment warning at VERILOGStart04.v(265): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(267) " "Verilog HDL assignment warning at VERILOGStart04.v(267): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(269) " "Verilog HDL assignment warning at VERILOGStart04.v(269): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(270) " "Verilog HDL assignment warning at VERILOGStart04.v(270): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(271) " "Verilog HDL assignment warning at VERILOGStart04.v(271): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748834 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(272) " "Verilog HDL assignment warning at VERILOGStart04.v(272): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(273) " "Verilog HDL assignment warning at VERILOGStart04.v(273): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(274) " "Verilog HDL assignment warning at VERILOGStart04.v(274): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(275) " "Verilog HDL assignment warning at VERILOGStart04.v(275): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(276) " "Verilog HDL assignment warning at VERILOGStart04.v(276): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(277) " "Verilog HDL assignment warning at VERILOGStart04.v(277): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(278) " "Verilog HDL assignment warning at VERILOGStart04.v(278): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(284) " "Verilog HDL assignment warning at VERILOGStart04.v(284): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(286) " "Verilog HDL assignment warning at VERILOGStart04.v(286): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(288) " "Verilog HDL assignment warning at VERILOGStart04.v(288): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(289) " "Verilog HDL assignment warning at VERILOGStart04.v(289): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(290) " "Verilog HDL assignment warning at VERILOGStart04.v(290): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(291) " "Verilog HDL assignment warning at VERILOGStart04.v(291): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748835 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(292) " "Verilog HDL assignment warning at VERILOGStart04.v(292): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(293) " "Verilog HDL assignment warning at VERILOGStart04.v(293): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(294) " "Verilog HDL assignment warning at VERILOGStart04.v(294): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(295) " "Verilog HDL assignment warning at VERILOGStart04.v(295): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(296) " "Verilog HDL assignment warning at VERILOGStart04.v(296): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(297) " "Verilog HDL assignment warning at VERILOGStart04.v(297): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(302) " "Verilog HDL assignment warning at VERILOGStart04.v(302): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(303) " "Verilog HDL assignment warning at VERILOGStart04.v(303): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(304) " "Verilog HDL assignment warning at VERILOGStart04.v(304): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(305) " "Verilog HDL assignment warning at VERILOGStart04.v(305): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(309) " "Verilog HDL assignment warning at VERILOGStart04.v(309): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(310) " "Verilog HDL assignment warning at VERILOGStart04.v(310): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(311) " "Verilog HDL assignment warning at VERILOGStart04.v(311): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VERILOGStart04.v(312) " "Verilog HDL assignment warning at VERILOGStart04.v(312): truncated value with size 8 to match size of target (4)" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710795748836 "|VERILOGStart04"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[4\] GND " "Pin \"led5\[4\]\" is stuck at GND" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710795749242 "|VERILOGStart04|led5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[5\] GND " "Pin \"led5\[5\]\" is stuck at GND" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710795749242 "|VERILOGStart04|led5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[6\] GND " "Pin \"led5\[6\]\" is stuck at GND" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710795749242 "|VERILOGStart04|led5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[7\] GND " "Pin \"led5\[7\]\" is stuck at GND" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710795749242 "|VERILOGStart04|led5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710795749242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710795749317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710795749498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710795749498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonWaiting " "No output dependent on input pin \"buttonWaiting\"" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710795749525 "|VERILOGStart04|buttonWaiting"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonLeft " "No output dependent on input pin \"buttonLeft\"" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710795749525 "|VERILOGStart04|buttonLeft"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonRight " "No output dependent on input pin \"buttonRight\"" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710795749525 "|VERILOGStart04|buttonRight"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonSelection " "No output dependent on input pin \"buttonSelection\"" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710795749525 "|VERILOGStart04|buttonSelection"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710795749525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710795749525 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710795749525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710795749525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710795749525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710795749545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 00:02:29 2024 " "Processing ended: Tue Mar 19 00:02:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710795749545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710795749545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710795749545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710795749545 ""}
