<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_height_loop_entry6'" level="0">
<item name = "Date">Sat Jul 10 10:01:56 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">mapchip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.634 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 153, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="alpha_out_blk_n">9, 2, 1, 2</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="crip_out_blk_n">9, 2, 1, 2</column>
<column name="dstin_out_blk_n">9, 2, 1, 2</column>
<column name="dstout_out_blk_n">9, 2, 1, 2</column>
<column name="frame_size_out3_blk_n">9, 2, 1, 2</column>
<column name="frame_size_out_blk_n">9, 2, 1, 2</column>
<column name="id_out_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_out1_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_out_blk_n">9, 2, 1, 2</column>
<column name="mapchip_maxheight_out_blk_n">9, 2, 1, 2</column>
<column name="mapchip_maxwidth_out_blk_n">9, 2, 1, 2</column>
<column name="srcin_out_blk_n">9, 2, 1, 2</column>
<column name="xstart_pos_out_blk_n">9, 2, 1, 2</column>
<column name="y_out2_blk_n">9, 2, 1, 2</column>
<column name="y_out_blk_n">9, 2, 1, 2</column>
<column name="ystart_pos_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_height_loop.entry6, return value</column>
<column name="mapchip_draw_xsize">in, 32, ap_none, mapchip_draw_xsize, scalar</column>
<column name="id">in, 32, ap_none, id, scalar</column>
<column name="mapchip_maxheight">in, 32, ap_none, mapchip_maxheight, scalar</column>
<column name="ystart_pos">in, 32, ap_none, ystart_pos, scalar</column>
<column name="mapchip_maxwidth">in, 32, ap_none, mapchip_maxwidth, scalar</column>
<column name="xstart_pos">in, 32, ap_none, xstart_pos, scalar</column>
<column name="y">in, 32, ap_none, y, scalar</column>
<column name="srcin">in, 64, ap_none, srcin, scalar</column>
<column name="frame_size">in, 32, ap_none, frame_size, scalar</column>
<column name="dstin">in, 64, ap_none, dstin, scalar</column>
<column name="dstout">in, 64, ap_none, dstout, scalar</column>
<column name="crip">in, 24, ap_none, crip, scalar</column>
<column name="alpha">in, 8, ap_none, alpha, scalar</column>
<column name="mapchip_draw_xsize_out_din">out, 32, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out_full_n">in, 1, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out_write">out, 1, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out1_din">out, 32, ap_fifo, mapchip_draw_xsize_out1, pointer</column>
<column name="mapchip_draw_xsize_out1_full_n">in, 1, ap_fifo, mapchip_draw_xsize_out1, pointer</column>
<column name="mapchip_draw_xsize_out1_write">out, 1, ap_fifo, mapchip_draw_xsize_out1, pointer</column>
<column name="id_out_din">out, 32, ap_fifo, id_out, pointer</column>
<column name="id_out_full_n">in, 1, ap_fifo, id_out, pointer</column>
<column name="id_out_write">out, 1, ap_fifo, id_out, pointer</column>
<column name="mapchip_maxheight_out_din">out, 32, ap_fifo, mapchip_maxheight_out, pointer</column>
<column name="mapchip_maxheight_out_full_n">in, 1, ap_fifo, mapchip_maxheight_out, pointer</column>
<column name="mapchip_maxheight_out_write">out, 1, ap_fifo, mapchip_maxheight_out, pointer</column>
<column name="ystart_pos_out_din">out, 32, ap_fifo, ystart_pos_out, pointer</column>
<column name="ystart_pos_out_full_n">in, 1, ap_fifo, ystart_pos_out, pointer</column>
<column name="ystart_pos_out_write">out, 1, ap_fifo, ystart_pos_out, pointer</column>
<column name="mapchip_maxwidth_out_din">out, 32, ap_fifo, mapchip_maxwidth_out, pointer</column>
<column name="mapchip_maxwidth_out_full_n">in, 1, ap_fifo, mapchip_maxwidth_out, pointer</column>
<column name="mapchip_maxwidth_out_write">out, 1, ap_fifo, mapchip_maxwidth_out, pointer</column>
<column name="xstart_pos_out_din">out, 32, ap_fifo, xstart_pos_out, pointer</column>
<column name="xstart_pos_out_full_n">in, 1, ap_fifo, xstart_pos_out, pointer</column>
<column name="xstart_pos_out_write">out, 1, ap_fifo, xstart_pos_out, pointer</column>
<column name="y_out_din">out, 32, ap_fifo, y_out, pointer</column>
<column name="y_out_full_n">in, 1, ap_fifo, y_out, pointer</column>
<column name="y_out_write">out, 1, ap_fifo, y_out, pointer</column>
<column name="y_out2_din">out, 32, ap_fifo, y_out2, pointer</column>
<column name="y_out2_full_n">in, 1, ap_fifo, y_out2, pointer</column>
<column name="y_out2_write">out, 1, ap_fifo, y_out2, pointer</column>
<column name="srcin_out_din">out, 64, ap_fifo, srcin_out, pointer</column>
<column name="srcin_out_full_n">in, 1, ap_fifo, srcin_out, pointer</column>
<column name="srcin_out_write">out, 1, ap_fifo, srcin_out, pointer</column>
<column name="frame_size_out_din">out, 32, ap_fifo, frame_size_out, pointer</column>
<column name="frame_size_out_full_n">in, 1, ap_fifo, frame_size_out, pointer</column>
<column name="frame_size_out_write">out, 1, ap_fifo, frame_size_out, pointer</column>
<column name="frame_size_out3_din">out, 32, ap_fifo, frame_size_out3, pointer</column>
<column name="frame_size_out3_full_n">in, 1, ap_fifo, frame_size_out3, pointer</column>
<column name="frame_size_out3_write">out, 1, ap_fifo, frame_size_out3, pointer</column>
<column name="dstin_out_din">out, 64, ap_fifo, dstin_out, pointer</column>
<column name="dstin_out_full_n">in, 1, ap_fifo, dstin_out, pointer</column>
<column name="dstin_out_write">out, 1, ap_fifo, dstin_out, pointer</column>
<column name="dstout_out_din">out, 64, ap_fifo, dstout_out, pointer</column>
<column name="dstout_out_full_n">in, 1, ap_fifo, dstout_out, pointer</column>
<column name="dstout_out_write">out, 1, ap_fifo, dstout_out, pointer</column>
<column name="crip_out_din">out, 24, ap_fifo, crip_out, pointer</column>
<column name="crip_out_full_n">in, 1, ap_fifo, crip_out, pointer</column>
<column name="crip_out_write">out, 1, ap_fifo, crip_out, pointer</column>
<column name="alpha_out_din">out, 8, ap_fifo, alpha_out, pointer</column>
<column name="alpha_out_full_n">in, 1, ap_fifo, alpha_out, pointer</column>
<column name="alpha_out_write">out, 1, ap_fifo, alpha_out, pointer</column>
</table>
</item>
</section>
</profile>
