\doxysection{Memory\+Defs.\+h}
\hypertarget{_memory_defs_8h_source}{}\label{_memory_defs_8h_source}\index{osSTM32H7xx/MemoryDefs.h@{osSTM32H7xx/MemoryDefs.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#pragma\ once}}
\DoxyCodeLine{00002\ }
\DoxyCodeLine{00003\ \textcolor{preprocessor}{\#include\ <stm32h7xx.h>}}
\DoxyCodeLine{00004\ }
\DoxyCodeLine{00005\ \textcolor{comment}{//\_\_PACKED}}
\DoxyCodeLine{00006\ \textcolor{preprocessor}{\#define\ \_\_RAM\ \_\_attribute\_\_((section("{}.ramdata"{}),aligned(4)))\ }}
\DoxyCodeLine{00007\ \textcolor{preprocessor}{\#define\ \_\_RAM\_ALIGNED(a)\ \_\_attribute\_\_((section("{}.ramdata"{}),aligned(a)))}}
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#define\ \_\_RAM\_FUNC\ \_\_attribute\_\_((section("{}.fastcode"{}),aligned(4)))\ }}
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#define\ \_\_SHARED\ \_\_attribute\_\_((\ section("{}.shared"{}),aligned(4)\ ))}}
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\#define\ \_\_BACKUP\ \_\_attribute\_\_((\ section("{}.backup"{}),aligned(4)\ ))\ }}
\DoxyCodeLine{00011\ }
\DoxyCodeLine{00012\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM7}}
\DoxyCodeLine{00013\ \textcolor{preprocessor}{\#define\ \_\_DTCMRAM\ \_\_attribute\_\_((section("{}.dtcmram"{}),aligned(4)))\ }}
\DoxyCodeLine{00014\ \textcolor{preprocessor}{\#define\ \_\_ITCMRAM\ \_\_attribute\_\_((section("{}.itcmram"{}),aligned(4)))\ }}
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#define\ \_\_SDRAM\ \ \ \_\_attribute\_\_((section("{}.sdram"{}),aligned(4)))\ }}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00017\ }
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM4}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00020\ }
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM4}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ FLASH\_START\ \ \ \ \ FLASH\_BANK2\_BASE\ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 1M}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#define\ RAM\_D2\_START\ \ \ \ D2\_AXISRAM\_BASE\ \ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 288K}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ *\_ssdram,\ *\_esdram;}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#\ ifdef\ CORE\_CM7}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#define\ FLASH\_START\ \ \ \ \ FLASH\_BANK1\_BASE\ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 1M}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#define\ DTCMRAM\_START\ \ \ D1\_DTCMRAM\_BASE\ \ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 128K}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ DTCMRAM\_END\ \ \ \ \ (DTCMRAM\_START+0x1FFFFUL)\ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 128K}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ ITCMRAM\_START\ \ \ D1\_ITCMRAM\_BASE\ \ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 64K}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#define\ ITCMRAM\_END\ \ \ \ \ (ITCMRAM\_START+0x0000FFFFUL)\ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 64K}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ QSPI\_START\ \ \ \ \ \ QSPI\_BASE\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 128000K}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ QSPI\_END\ \ \ \ \ \ \ \ (QSPI\_START+0x07FFFFFF)\ }\textcolor{comment}{//,\ LENGTH\ =\ 128000K}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ RAM\_D1\_START\ \ \ \ D1\_AXISRAM\_BASE\ \ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 512K}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ RAM\_D1\_END\ \ \ \ \ \ (D1\_AXISRAM\_BASE+0x0003FFFFUL)\ \ }\textcolor{comment}{//,\ LENGTH\ =\ 512K}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#define\ SDRAM\_START\ \ \ \ \ ((uint32\_t)\&\_ssdram)\ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 0x800000U\ =\ 8388608}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#define\ SDRAM\_END\ \ \ \ \ \ \ ((uint32\_t)\&\_esdram)}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ SDRAM\_SIZE\ \ \ \ \ \ (SDRAM\_END-\/SDRAM\_START)}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ SHARED\_START\ \ \ \ D3\_SRAM\_BASE\ \ \ \ }\textcolor{comment}{//,\ LENGTH\ =\ 64K\ \ /*\ Shared\ SRAM4\ 0x38000000\ -\/\ 0x3800FFFF\ */}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ SHARED\_END\ \ \ \ \ \ 0x3800FFFF\ \ }\textcolor{comment}{//,\ LENGTH\ =\ 64K\ \ /*\ Shared\ SRAM4\ 0x38000000\ -\/\ 0x3800FFFF\ */}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ BKPSRAM\_START\ \ \ D3\_BKPSRAM\_BASE\ }\textcolor{comment}{//,\ LENGTH\ =\ 4K\ \ \ /*\ Backup\ SRAM4\ 0x38800000\ -\/\ 0x38800FFF\ */}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ BKPSRAM\_END\ \ \ \ \ 0x38800FFF\ \ }\textcolor{comment}{//,\ LENGTH\ =\ 4K\ \ \ /*\ Backup\ SRAM4\ 0x38800000\ -\/\ 0x38800FFF\ */}}

\end{DoxyCode}
