#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145805ac0 .scope module, "tb_two_input_and_gate" "tb_two_input_and_gate" 2 3;
 .timescale -9 -12;
v0x600003e443f0_0 .var "a", 0 0;
v0x600003e44480_0 .var "b", 0 0;
v0x600003e44510_0 .var/i "pass_count", 31 0;
v0x600003e445a0_0 .var/i "test_count", 31 0;
v0x600003e44630_0 .var "test_passed", 0 0;
v0x600003e446c0_0 .net "y", 0 0, L_0x600002740930;  1 drivers
S_0x145805c30 .scope task, "check_and_output" "check_and_output" 2 24, 2 24 0, S_0x145805ac0;
 .timescale -9 -12;
v0x600003e44090_0 .var "expected_a", 0 0;
v0x600003e44120_0 .var "expected_b", 0 0;
v0x600003e441b0_0 .var "expected_y", 0 0;
TD_tb_two_input_and_gate.check_and_output ;
    %load/vec4 v0x600003e44090_0;
    %store/vec4 v0x600003e443f0_0, 0, 1;
    %load/vec4 v0x600003e44120_0;
    %store/vec4 v0x600003e44480_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600003e445a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e445a0_0, 0, 32;
    %vpi_call 2 33 "$display", "Test %0d: a=%b, b=%b, y=%b (expected=%b)", v0x600003e445a0_0, v0x600003e443f0_0, v0x600003e44480_0, v0x600003e446c0_0, v0x600003e441b0_0 {0 0 0};
    %load/vec4 v0x600003e446c0_0;
    %load/vec4 v0x600003e441b0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 37 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600003e44510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e44510_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 40 "$display", "  FAIL: Expected y=%b, but got y=%b", v0x600003e441b0_0, v0x600003e446c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e44630_0, 0, 1;
T_0.1 ;
    %end;
S_0x145806000 .scope module, "uut" "two_input_and_gate" 2 17, 3 1 0, S_0x145805ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x600002740930 .functor AND 1, v0x600003e443f0_0, v0x600003e44480_0, C4<1>, C4<1>;
v0x600003e44240_0 .net "a", 0 0, v0x600003e443f0_0;  1 drivers
v0x600003e442d0_0 .net "b", 0 0, v0x600003e44480_0;  1 drivers
v0x600003e44360_0 .net "y", 0 0, L_0x600002740930;  alias, 1 drivers
    .scope S_0x145805ac0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e44630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003e445a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003e44510_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x145805ac0;
T_2 ;
    %vpi_call 2 47 "$display", "\012================== TESTBENCH START ==================" {0 0 0};
    %vpi_call 2 48 "$display", "Problem 3: 2-input AND gate" {0 0 0};
    %vpi_call 2 49 "$display", "Description: Implement AND gate functionality" {0 0 0};
    %vpi_call 2 50 "$display", "Truth table:" {0 0 0};
    %vpi_call 2 51 "$display", "  a | b | y" {0 0 0};
    %vpi_call 2 52 "$display", "  0 | 0 | 0" {0 0 0};
    %vpi_call 2 53 "$display", "  0 | 1 | 0" {0 0 0};
    %vpi_call 2 54 "$display", "  1 | 0 | 0" {0 0 0};
    %vpi_call 2 55 "$display", "  1 | 1 | 1" {0 0 0};
    %vpi_call 2 56 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 59 "$display", "Running exhaustive truth table tests:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e44090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e44120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e441b0_0, 0, 1;
    %fork TD_tb_two_input_and_gate.check_and_output, S_0x145805c30;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e44090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e44120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e441b0_0, 0, 1;
    %fork TD_tb_two_input_and_gate.check_and_output, S_0x145805c30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e44090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e44120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e441b0_0, 0, 1;
    %fork TD_tb_two_input_and_gate.check_and_output, S_0x145805c30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e44090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e44120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e441b0_0, 0, 1;
    %fork TD_tb_two_input_and_gate.check_and_output, S_0x145805c30;
    %join;
    %vpi_call 2 74 "$display", "\012Additional tests for unknown values:" {0 0 0};
    %load/vec4 v0x600003e445a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e445a0_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600003e443f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e44480_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 79 "$display", "Test %0d: a=x, b=1, y=%b", v0x600003e445a0_0, v0x600003e446c0_0 {0 0 0};
    %load/vec4 v0x600003e446c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 81 "$display", "  PASS: Unknown propagated correctly" {0 0 0};
    %load/vec4 v0x600003e44510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e44510_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003e446c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 85 "$display", "  PASS: Pessimistic evaluation (x AND 1 = 0)" {0 0 0};
    %load/vec4 v0x600003e44510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e44510_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 88 "$display", "  FAIL: Unexpected output for unknown input" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003e44630_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x600003e445a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e445a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003e443f0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x600003e44480_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 97 "$display", "Test %0d: a=1, b=z, y=%b", v0x600003e445a0_0, v0x600003e446c0_0 {0 0 0};
    %load/vec4 v0x600003e446c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_2.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600003e446c0_0;
    %cmpi/e 0, 1, 1;
    %flag_or 6, 8;
T_2.6;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 99 "$display", "  PASS: High-impedance handled" {0 0 0};
    %load/vec4 v0x600003e44510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003e44510_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 102 "$display", "  WARNING: High-impedance not propagated as expected" {0 0 0};
T_2.5 ;
    %vpi_call 2 107 "$display", "\012================== TEST RESULTS ====================" {0 0 0};
    %vpi_call 2 108 "$display", "Tests run: %0d", v0x600003e445a0_0 {0 0 0};
    %vpi_call 2 109 "$display", "Tests passed: %0d", v0x600003e44510_0 {0 0 0};
    %load/vec4 v0x600003e445a0_0;
    %load/vec4 v0x600003e44510_0;
    %sub;
    %vpi_call 2 110 "$display", "Tests failed: %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600003e44630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x600003e44510_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %vpi_call 2 113 "$display", "\012RESULT: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_2.8;
T_2.7 ;
    %vpi_call 2 115 "$display", "\012RESULT: TESTS FAILED \342\234\227" {0 0 0};
T_2.8 ;
    %vpi_call 2 117 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x145805ac0;
T_3 ;
    %delay 1000000, 0;
    %vpi_call 2 125 "$display", "\012ERROR: Timeout - Test did not complete" {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "solution.v";
