// Seed: 1567157197
module module_0;
  assign id_1.id_1[1'b0 : 1][1'b0] = id_1;
  assign id_1[1] = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    inout uwire id_1,
    output wand id_2,
    input uwire id_3,
    input tri id_4,
    output tri1 id_5,
    output wand id_6,
    input supply1 id_7
    , id_11,
    input tri1 id_8,
    input tri0 id_9
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
