master.vhd in the vhdl file
Code is well commented.
The demo runs in Altera DE1 CycloneII FPGA board.