Classic Timing Analyzer report for LCD_Picture_Disp
Tue May 09 11:55:23 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                               ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 12.887 ns                                      ; data[5]~en                                                                         ; data[5]                                                                                                     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; addr_rom[2]                                                                        ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6] ; data[6]~reg0                                                                                                ; clk        ; clk      ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                    ;                                                                                                             ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[2]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[7]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[1]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[0]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; state.DISPLAY1                                                                                              ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[2]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.565 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[9]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[6]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[5]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[8]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[3]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[4]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[1]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[0]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A                                     ; 214.78 MHz ( period = 4.656 ns )                    ; state.WRITERAM                                                                                              ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.397 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[8]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.106 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[6]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[7]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.102 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[5]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.101 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[4]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[3]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.089 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; addr_rom[9]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.081 ns                ;
; N/A                                     ; 228.78 MHz ( period = 4.371 ns )                    ; addr_rom[2]                                                                                                 ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.092 ns                ;
; N/A                                     ; 236.91 MHz ( period = 4.221 ns )                    ; addr_rom[1]                                                                                                 ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; addr_rom[2]                                                                                                 ; addr_rom[2]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; addr_rom[5]                                                                                                 ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; addr_rom[9]                                                                                                 ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 257.60 MHz ( period = 3.882 ns )                    ; addr_rom[4]                                                                                                 ; addr_rom[4]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; state.DISPLAY0                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; addr_rom[6]                                                                                                 ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; addr_rom[7]                                                                                                 ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; state.DISPLAY0                                                                                              ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; state.DISPLAY0                                                                                              ; state.DISPLAY1                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; addr_rom[3]                                                                                                 ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; state.IDLE                                                                                                  ; addr_rom[3]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; state.IDLE                                                                                                  ; addr_rom[8]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; state.IDLE                                                                                                  ; addr_rom[4]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; addr_rom[6]                                                                                                 ; addr_rom[6]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; state.WRITERAM                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; addr_rom[3]                                                                                                 ; addr_rom[3]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 281.37 MHz ( period = 3.554 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.290 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; addr_rom[5]                                                                                                 ; addr_rom[5]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; state.DISPLAY0                                                                                              ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; addr_rom[8]                                                                                                 ; addr_rom[8]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[0]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[1]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[2]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[3]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[7]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; state.STOP                                                                                                  ; data[7]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; state.WRITERAM                                                                                              ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; state.WRITERAM                                                                                              ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.46 MHz ( period = 3.396 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; state.IDLE                                                                                                  ; addr_rom[2]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; state.IDLE                                                                                                  ; addr_rom[0]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; addr_rom[4]                                                                                                 ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; addr_rom[7]                                                                                                 ; addr_rom[7]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; addr_rom[9]                                                                                                 ; addr_rom[9]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; state.IDLE                                                                                                  ; addr_rom[1]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; state.WRITERAM                                                                                              ; data[7]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; state.DISPLAY0                                                                                              ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; state.DISPLAY1                                                                                              ; state.WRITERAM                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; addr_rom[0]                                                                                                 ; addr_rom[0]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.932 ns                ;
; N/A                                     ; 314.96 MHz ( period = 3.175 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.911 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; addr_rom[1]                                                                                                 ; addr_rom[1]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 323.00 MHz ( period = 3.096 ns )                    ; LCD_count[9]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; LCD_count[9]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.798 ns                ;
; N/A                                     ; 327.44 MHz ( period = 3.054 ns )                    ; LCD_count[8]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; 327.65 MHz ( period = 3.052 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 327.65 MHz ( period = 3.052 ns )                    ; LCD_count[8]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; state.SETFUNCTION1                                                                                          ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.763 ns                ;
; N/A                                     ; 330.58 MHz ( period = 3.025 ns )                    ; LCD_count[11]                                                                                               ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 330.80 MHz ( period = 3.023 ns )                    ; LCD_count[11]                                                                                               ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; 333.00 MHz ( period = 3.003 ns )                    ; state.SETFUNCTION0                                                                                          ; state.SETMODE                                                                                               ; clk        ; clk      ; None                        ; None                      ; 2.744 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; state.SETFUNCTION1                                                                                          ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.691 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[5]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[3]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.IDLE                                                                                                  ; data[2]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.IDLE                                                                                                  ; data[7]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.IDLE                                                                                                  ; data[0]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.IDLE                                                                                                  ; data[1]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.IDLE                                                                                                  ; data[3]~en                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.657 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[7]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[5]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[7]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[7]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.625 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.DISPLAY1                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.609 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; state.SETFUNCTION1                                                                                          ; data[5]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[8]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; addr_rom[7]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[9]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; addr_rom[7]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; LCD_count[0]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6] ; data[6]~reg0 ; clk        ; clk      ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[5] ; data[5]~reg0 ; clk        ; clk      ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[4] ; data[4]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[7] ; data[7]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.046 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 12.887 ns  ; data[5]~en   ; data[5] ; clk        ;
; N/A   ; None         ; 12.694 ns  ; data[5]~reg0 ; data[5] ; clk        ;
; N/A   ; None         ; 12.557 ns  ; data[6]~en   ; data[6] ; clk        ;
; N/A   ; None         ; 12.214 ns  ; data[6]~reg0 ; data[6] ; clk        ;
; N/A   ; None         ; 12.211 ns  ; flag         ; en      ; clk        ;
; N/A   ; None         ; 12.198 ns  ; data[4]~reg0 ; data[4] ; clk        ;
; N/A   ; None         ; 11.761 ns  ; data[0]~reg0 ; data[0] ; clk        ;
; N/A   ; None         ; 11.741 ns  ; data[1]~reg0 ; data[1] ; clk        ;
; N/A   ; None         ; 11.599 ns  ; data[0]~en   ; data[0] ; clk        ;
; N/A   ; None         ; 11.578 ns  ; data[2]~reg0 ; data[2] ; clk        ;
; N/A   ; None         ; 11.563 ns  ; data[3]~reg0 ; data[3] ; clk        ;
; N/A   ; None         ; 11.501 ns  ; data[2]~en   ; data[2] ; clk        ;
; N/A   ; None         ; 11.469 ns  ; data[3]~en   ; data[3] ; clk        ;
; N/A   ; None         ; 11.325 ns  ; data[1]~en   ; data[1] ; clk        ;
; N/A   ; None         ; 11.309 ns  ; rs~reg0      ; rs      ; clk        ;
; N/A   ; None         ; 11.145 ns  ; data[7]~reg0 ; data[7] ; clk        ;
; N/A   ; None         ; 11.129 ns  ; data[4]~en   ; data[4] ; clk        ;
; N/A   ; None         ; 11.057 ns  ; data[7]~en   ; data[7] ; clk        ;
; N/A   ; None         ; 8.825 ns   ; LCD_clk      ; en      ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue May 09 11:55:22 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_Picture_Disp -c LCD_Picture_Disp --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_clk" as buffer
Info: Clock "clk" Internal fmax is restricted to 180.05 MHz between source register "addr_rom[2]" and destination memory "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2"
    Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 1.911 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 7; REG Node = 'addr_rom[2]'
            Info: 2: + IC(1.735 ns) + CELL(0.176 ns) = 1.911 ns; Loc. = M4K_X23_Y7; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2'
            Info: Total cell delay = 0.176 ns ( 9.21 % )
            Info: Total interconnect delay = 1.735 ns ( 90.79 % )
        Info: - Smallest clock skew is -3.191 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.845 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.760 ns) + CELL(0.835 ns) = 2.845 ns; Loc. = M4K_X23_Y7; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|ram_block1a4~porta_address_reg2'
                Info: Total cell delay = 1.945 ns ( 68.37 % )
                Info: Total interconnect delay = 0.900 ns ( 31.63 % )
            Info: - Longest clock path from clock "clk" to source register is 6.036 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.316 ns) + CELL(0.970 ns) = 3.396 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'LCD_clk'
                Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.517 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'LCD_clk~clkctrl'
                Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 6.036 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 7; REG Node = 'addr_rom[2]'
                Info: Total cell delay = 2.746 ns ( 45.49 % )
                Info: Total interconnect delay = 3.290 ns ( 54.51 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is 0.046 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]" and destination pin or register "data[6]~reg0" for clock "clk" (Hold time is 1.869 ns)
    Info: + Largest clock skew is 3.191 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.016 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.316 ns) + CELL(0.970 ns) = 3.396 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'LCD_clk'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.517 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'LCD_clk~clkctrl'
            Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 6.016 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 1; REG Node = 'data[6]~reg0'
            Info: Total cell delay = 2.746 ns ( 45.64 % )
            Info: Total interconnect delay = 3.270 ns ( 54.36 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.825 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.760 ns) + CELL(0.815 ns) = 2.825 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]'
            Info: Total cell delay = 1.925 ns ( 68.14 % )
            Info: Total interconnect delay = 0.900 ns ( 31.86 % )
    Info: - Micro clock to output delay of source is 0.260 ns
    Info: - Shortest memory to register delay is 1.368 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_lf31:auto_generated|q_a[6]'
        Info: 2: + IC(0.945 ns) + CELL(0.206 ns) = 1.260 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; COMB Node = 'Selector33~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.368 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 1; REG Node = 'data[6]~reg0'
        Info: Total cell delay = 0.423 ns ( 30.92 % )
        Info: Total interconnect delay = 0.945 ns ( 69.08 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "clk" to destination pin "data[5]" through register "data[5]~en" is 12.887 ns
    Info: + Longest clock path from clock "clk" to source register is 6.016 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.316 ns) + CELL(0.970 ns) = 3.396 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'LCD_clk'
        Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.517 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'LCD_clk~clkctrl'
        Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 6.016 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 1; REG Node = 'data[5]~en'
        Info: Total cell delay = 2.746 ns ( 45.64 % )
        Info: Total interconnect delay = 3.270 ns ( 54.36 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.567 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 1; REG Node = 'data[5]~en'
        Info: 2: + IC(3.462 ns) + CELL(3.105 ns) = 6.567 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'data[5]'
        Info: Total cell delay = 3.105 ns ( 47.28 % )
        Info: Total interconnect delay = 3.462 ns ( 52.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Tue May 09 11:55:23 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


