/// Auto-generated register definitions for SYSCFG
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::stm32f407::syscfg {

// ============================================================================
// SYSCFG - System configuration controller
// Base Address: 0x40013800
// ============================================================================

/// SYSCFG Register Structure
struct SYSCFG_Registers {

    /// memory remap register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MEMRM;

    /// peripheral mode configuration
          register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PMC;

    /// external interrupt configuration register
          1
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR1;

    /// external interrupt configuration register
          2
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR2;

    /// external interrupt configuration register
          3
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR3;

    /// external interrupt configuration register
          4
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR4;
    uint8_t RESERVED_0018[8]; ///< Reserved

    /// Compensation cell control
          register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CMPCR;
};

static_assert(sizeof(SYSCFG_Registers) >= 36, "SYSCFG_Registers size mismatch");

/// SYSCFG peripheral instance
inline SYSCFG_Registers* SYSCFG() {
    return reinterpret_cast<SYSCFG_Registers*>(0x40013800);
}

}  // namespace alloy::hal::st::stm32f4::stm32f407::syscfg
