// Seed: 2763997006
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wire id_8,
    output wire id_9,
    output wire id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13
);
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  id_3 :
  assert property (@(negedge id_0 or posedge id_3) "")
  else;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
