# This is a Makefile written in the Makefile programming language

# Define variables
CC = gcc
CFLAGS = -Wall -g
OUT = output
OBJECTS = main.o helper.o

# Define rules
all: $(OBJECTS)
    $(CC) $(CFLAGS) $(OBJECTS) -o $(OUT)

# Compile main.c to main.o
main.o: main.c
    $(CC) $(CFLAGS) -c main.c -o main.o

# Compile helper.c to helper.o
helper.o: helper.c
    $(CC) $(CFLAGS) -c helper.c -o helper.o

# Clean the output files
clean:
    rm -f $(OBJECTS) $(OUT)