# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {sim_tb_top_simulate.do}
# vsim -lib xil_defaultlib sim_tb_top_opt 
# Start time: 15:21:09 on Feb 19,2020
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading work.ddr4_0(fast)
# Loading work.ddr4_0_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_0_ddr4_mem_intfc(fast)
# Loading work.ddr4_0_phy(fast)
# Loading work.ddr4_0_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_0_ddr4_cal_riu(fast)
# Loading work.ddr4_0_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_tg_top(fast)
# Loading work.ddr4_v2_2_6_boot_mode_gen(fast)
# Loading work.ddr4_v2_2_6_prbs_mode_gen(fast)
# Loading work.ddr4_v2_2_6_custom_mode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_opcode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_wrapper(fast)
# Loading work.ddr4_v2_2_6_data_gen(fast)
# Loading work.prbs_data_gen(fast)
# Loading work.ddr4_v2_2_6_data_chk(fast)
# Loading work.proj_package(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# DEBUG:::CUSTOM_MODE:::at time =              533329 executing instruction 0
# DEBUG:::BOOT_MODE:::at time =              533329 executing instruction 0
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
run -all
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @3327304
# DEBUG:::BOOT_MODE::::at time =             4135362 instruction =00 axi_size_count =3 axi_length_count=255
# DEBUG:::BOOT_MODE::::at time =             5812611 instruction =00 axi_size_count =3 axi_length_count=127
# DEBUG:::BOOT_MODE::::at time =             6679739 instruction =00 axi_size_count =3 axi_length_count=63
# DEBUG:::BOOT_MODE::::at time =             7162811 instruction =00 axi_size_count =3 axi_length_count=31
# DEBUG:::BOOT_MODE::::at time =             7453854 instruction =00 axi_size_count =3 axi_length_count=15
# DEBUG:::BOOT_MODE::::at time =             7648883 instruction =00 axi_size_count =3 axi_length_count=7
# DEBUG:::BOOT_MODE::::at time =             7795904 instruction =00 axi_size_count =3 axi_length_count=3
# DEBUG:::BOOT_MODE::::at time =             7915922 instruction =00 axi_size_count =3 axi_length_count=1
# DEBUG:::BOOT_MODE::::at time =             8041941 instruction =00 axi_size_count =3 axi_length_count=0
# DEBUG:::BOOT_MODE:::at time =             8164959 executing instruction 1
# DEBUG:::BOOT_MODE::::at time =             8167959 instruction =01 axi_size_count =3 axi_length_count=15
# DEBUG:::BOOT_MODE::::at time =             8362988 instruction =01 axi_size_count =3 axi_length_count=7
# DEBUG:::BOOT_MODE::::at time =             8510010 instruction =01 axi_size_count =3 axi_length_count=3
# DEBUG:::BOOT_MODE::::at time =             8630028 instruction =01 axi_size_count =3 axi_length_count=1
# DEBUG:::BOOT_MODE:::at time =             8759047 executing instruction 2
# DEBUG:::BOOT_MODE::::at time =             8762047 instruction =02 axi_size_count =3 axi_length_count=1
# DEBUG:::BOOT_MODE:::at time =             8891067 executing instruction 3
# DEBUG:::BOOT_MODE:::at time =             8897067 executing instruction 0
# DEBUG:::PRBS_MODE::::at time =             8897067 instruction =0 axi_addr = xxxxxxxx length =x size =3 burst =x strb_pattern =X)
# DEBUG:::PRBS_MODE::::at time =             9041089 instruction =1 axi_addr = 0bcd1230 length =1 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             9185110 instruction =2 axi_addr = 179a2468 length =1 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             9329131 instruction =3 axi_addr = 0f3448d0 length =1 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             9473153 instruction =4 axi_addr = 1e6891a0 length =1 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             9635177 instruction =5 axi_addr = 1cd12340 length =3 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             9848208 instruction =6 axi_addr = 19a24680 length =7 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            10010232 instruction =7 axi_addr = 13448d00 length =3 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            10223264 instruction =8 axi_addr = 06891a00 length =7 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            10385288 instruction =9 axi_addr = 0d123400 length =3 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            10598319 instruction =10 axi_addr = 1a246800 length =7 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            10760343 instruction =11 axi_addr = 1448d000 length =3 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            11069389 instruction =12 axi_addr = 0891a000 length =15 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            11378435 instruction =13 axi_addr = 11234000 length =15 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            11687481 instruction =14 axi_addr = 02468000 length =15 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            11900512 instruction =15 axi_addr = 048d0000 length =7 size =3 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            12950668 instruction =16 axi_addr = 091a0000 length =60 size =3 burst =1 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            14219856 instruction =17 axi_addr = 12340000 length =121 size =3 burst =1 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            15080983 instruction =18 axi_addr = 04680000 length =115 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            15864099 instruction =19 axi_addr = 08d00000 length =102 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            16500194 instruction =20 axi_addr = 11a00000 length =77 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            16827242 instruction =21 axi_addr = 03400000 length =26 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            17310314 instruction =22 axi_addr = 06800000 length =52 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            18105431 instruction =23 axi_addr = 0d000000 length =104 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            18765529 instruction =24 axi_addr = 1a000000 length =81 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            19140585 instruction =25 axi_addr = 14000000 length =34 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            19719671 instruction =26 axi_addr = 08000000 length =68 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            20169737 instruction =27 axi_addr = 10000000 length =3 size =3 burst =2 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            20436777 instruction =28 axi_addr = 00000000 length =18 size =3 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            20883843 instruction =29 axi_addr = 00000000 length =36 size =3 burst =1 strb_pattern =2)
# ALL AXI TRANSACTIONS COMPLETE
# TEST PASSED
# Test Completed Successfully
# ** Note: $finish    : ../../../../imports/ddr4_v2_2_axi_tg_top.sv(573)
#    Time: 21420923 ps  Iteration: 13  Instance: /sim_tb_top/u_example_top/u_ddr4_v2_2_6_axi_tg_top
# 1
# Break at ../../../../imports/ddr4_v2_2_axi_tg_top.sv line 573
# End time: 15:46:41 on Feb 19,2020, Elapsed time: 0:25:32
# Errors: 10, Warnings: 0
