
*** Running vivado
    with args -log design_1_coproc_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_coproc_1_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_coproc_1_1.tcl -notrace
Command: synth_design -top design_1_coproc_1_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 361.656 ; gain = 104.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_coproc_1_1' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproc_1_1/synth/design_1_coproc_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'coproc_v1_0' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'coproc_v1_0_S00_AXI' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:373]
WARNING: [Synth 8-3848] Net int_buf in module/entity coproc_v1_0_S00_AXI does not have driver. [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:406]
INFO: [Synth 8-256] done synthesizing module 'coproc_v1_0_S00_AXI' (1#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'coproc_v1_0' (2#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_coproc_1_1' (3#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproc_1_1/synth/design_1_coproc_1_1.v:57]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port int_axi
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 415.164 ; gain = 158.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 415.164 ; gain = 158.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 776.141 ; gain = 0.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.141 ; gain = 519.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.141 ; gain = 519.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 776.141 ; gain = 519.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "start_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element t_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:428]
WARNING: [Synth 8-6014] Unused sequential element r_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:418]
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:442]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 776.141 ; gain = 519.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 132   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 134   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coproc_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 132   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 134   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "start_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:442]
WARNING: [Synth 8-6014] Unused sequential element r_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:418]
WARNING: [Synth 8-6014] Unused sequential element t_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/ab9c/hdl/coproc_v1_0_S00_AXI.v:428]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port int_axi
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design design_1_coproc_1_1 has unconnected port int_axi
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module coproc_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module coproc_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module coproc_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module coproc_v1_0_S00_AXI.
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproc_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproc_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module coproc_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module coproc_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 836.836 ; gain = 579.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 836.836 ; gain = 579.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 840.504 ; gain = 583.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |    23|
|3     |LUT2   |    56|
|4     |LUT3   |    24|
|5     |LUT4   |    43|
|6     |LUT5   |    22|
|7     |LUT6   |  2358|
|8     |MUXF7  |  1085|
|9     |MUXF8  |   512|
|10    |FDRE   |  4363|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  8501|
|2     |  inst                       |coproc_v1_0         |  8501|
|3     |    coproc_v1_0_S00_AXI_inst |coproc_v1_0_S00_AXI |  8496|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 883.883 ; gain = 626.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 883.883 ; gain = 265.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 883.883 ; gain = 626.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1611 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_coproc_1_1' is not ideal for floorplanning, since the cellview 'coproc_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 883.883 ; gain = 634.219
INFO: [Common 17-1381] The checkpoint 'D:/verilog/qos2/qos.runs/design_1_coproc_1_1_synth_1/design_1_coproc_1_1.dcp' has been generated.
