Total Cycles:                               37286 (372.86 msec)
Execution Cycles:                           19864 ( 53.27%)
Stall Cycles:                               17422 ( 46.73%)
Nops:                                         168 (  0.45%)
Executed operations:                        65479

Executed branches:                            906 (  1.38% ops)( 4.56% insts)
Not taken branches:                           379 (  0.58% ops)( 1.91% insts)(41.83% br)
Taken branches:                               527 (  0.80% ops)( 2.65% insts)(58.17% br)
  Taken uncond branches:                      410 (  0.63% ops)( 2.06% insts)(45.25% br)
  Taken cond branches:                        117 (  0.18% ops)( 0.59% insts)(12.91% br)
Size of Loaded Code:                        10432 Bytes

Instruction Memory Operations:
  Accesses:                                 22410
    Hits (Hit Rate):                        22287 ( 99.45%)
    Misses (Miss Rate):                       123 (  0.55%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1997 (100.00%)
    Due to Misses:                           1845 ( 92.39%)
    Due to Bus Conflicts:                     152 (  7.61%)

Data Memory Operations:                     Cache          
  Accesses:                                 12861 (100.00%)
    Hits (Hit Rate):                        11853 ( 92.16%)
    Misses (Miss Rate):                      1008 (  7.84%)
  Write Backs (% of Misses):                  614 ( 60.91%)
Data Memory Stall Cycles
  Total (in cycles):                        14898 (100.00%)
    Due to Misses:                          14112 ( 94.72%)
    Due to Bus Conflicts:                     786 (  5.28%)

Prefetches:                                 Cache          
  Accesses:                                   385 (100.00%)
    Misses:                                    64 ( 16.62%)
      Target Used too early:                    1 (  0.26%)
  Write Backs (% of Pft Misses):                1 (  1.56%)

Percentage Bus Bandwidth Consumed:          63.34%


Avg. IPC (no stalls):   3.30
Avg. IPC (with stalls): 1.76

  cycle counter =        19864
  total ops     =        65479
   width[ 0] =           13
   width[ 1] =         7891
   width[ 2] =          812
   width[ 3] =         2166
   width[ 4] =          685
   width[ 5] =         2048
   width[ 6] =         6081

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       34299    91.99        18969    95.49        13650    40.18          525     2.42 __vex_main
         453     1.21          144     0.72           56     0.16          210     0.97 __sfvwrite
         242     0.65          121     0.61           14     0.04           90     0.41 fflush
         234     0.63           52     0.26           28     0.08          120     0.55 __smakebuf
         224     0.60           62     0.31            0     0.00          150     0.69 _bcopy
         203     0.54           64     0.32           28     0.08          105     0.48 _malloc_r
         200     0.54           45     0.23           98     0.29           30     0.14 std
         195     0.52           54     0.27           42     0.12           75     0.35 __swsetup
         141     0.38           42     0.21           14     0.04           75     0.35 _morecore_r
         134     0.36           21     0.11           14     0.04           60     0.28 __sinit
         129     0.35           27     0.14           28     0.08           60     0.28 exit
         119     0.32           18     0.09           42     0.12           45     0.21 _fstat_r
         113     0.30           25     0.13           42     0.12           30     0.14 _puts_r
         109     0.29           54     0.27            0     0.00           45     0.21 _fwalk
         103     0.28           52     0.26           14     0.04           30     0.14 __wrap_strlen
          84     0.23           32     0.16           14     0.04           30     0.14 _sbrk_r
          79     0.21            9     0.05           28     0.08           30     0.14 puts
          71     0.19           22     0.11            0     0.00           45     0.21 __swrite
          69     0.19           20     0.10           -0    -0.00           45     0.21 _write_r
          58     0.16           22     0.11            0     0.00           30     0.14 __wrap_memmove
          24     0.06            7     0.04           -0    -0.00           15     0.07 _cleanup_r
           3     0.01            2     0.01            0     0.00            0     0.00 NOP
          -0             0             0  (others not profiled)

Simulation time  =     0.0039 s
Simulation speed =    16.6064 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


