{"vcs1":{"timestamp_begin":1681612615.181888047, "rt":0.83, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681612616.044179363, "rt":1.16, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681612617.227493958, "rt":0.57, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681612614.886303670}
{"VCS_COMP_START_TIME": 1681612614.886303670}
{"VCS_COMP_END_TIME": 1681612618.329394520}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
