$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 8 % count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 8 % count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
1$
b00000000 %
#2
0#
#3
1#
#4
0#
#5
1#
0$
b00000001 %
#6
0#
#7
1#
b00000010 %
#8
0#
#9
1#
b00000011 %
#10
0#
#11
1#
b00000100 %
#12
0#
#13
1#
b00000101 %
#14
0#
#15
1#
b00000110 %
#16
0#
#17
1#
b00000111 %
#18
0#
#19
1#
b00001000 %
#20
0#
#21
1#
b00001001 %
#22
0#
#23
1#
b00001010 %
#24
0#
#25
1#
b00001011 %
#26
0#
#27
1#
b00001100 %
#28
0#
#29
1#
b00001101 %
#30
0#
#31
1#
b00001110 %
#32
0#
#33
1#
b00001111 %
#34
0#
#35
1#
b00010000 %
#36
0#
#37
1#
b00010001 %
#38
0#
#39
1#
b00010010 %
#40
0#
#41
1#
b00010011 %
#42
0#
#43
1#
b00010100 %
#44
0#
#45
1#
b00010101 %
#46
0#
#47
1#
b00010110 %
#48
0#
#49
1#
b00010111 %
#50
0#
