// Seed: 4934610
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  assign id_1 = id_3;
  logic id_4;
  logic id_5;
  type_9(
      1, 1, id_2
  );
  logic id_6;
endmodule
