Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date              : Tue Oct 29 17:11:28 2024
| Host              : DESKTOP-JHBES8T running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file env_extr_bd_wrapper_timing_summary_routed.rpt -pb env_extr_bd_wrapper_timing_summary_routed.pb -rpx env_extr_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : env_extr_bd_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (85)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (85)
--------------------------------
 There are 85 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.478        0.000                      0               139319        0.033        0.000                      0               139319        4.238        0.000                       0                 41222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.478        0.000                      0               139319        0.033        0.000                      0               139319        4.238        0.000                       0                 41222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.197ns (2.133%)  route 9.040ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.731     9.280    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/aclken
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/aclk
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y200        SRLC32E (Setup_C6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.197ns (2.133%)  route 9.040ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.731     9.280    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/aclken
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/aclk
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y200        SRLC32E (Setup_B6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[78][4]_srl15/CE
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.197ns (2.133%)  route 9.040ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.731     9.280    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/aclken
    SLICE_X13Y200        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[78][4]_srl15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/aclk
    SLICE_X13Y200        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[78][4]_srl15/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y200        SRL16E (Setup_A6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[78][4]_srl15
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.197ns (2.133%)  route 9.040ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.731     9.280    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclken
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y200        SRLC32E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.197ns (2.133%)  route 9.040ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.731     9.280    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclken
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X13Y200        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][0]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y200        SRLC32E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][0]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[79][0]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 0.197ns (2.133%)  route 9.040ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.731     9.280    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclken
    SLICE_X13Y200        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[79][0]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X13Y200        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[79][0]_srl16/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y200        SRL16E (Setup_D6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[79][0]_srl16
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.197ns (2.135%)  route 9.031ns (97.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.722     9.271    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclken
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclk
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y197        SRLC32E (Setup_C6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.197ns (2.135%)  route 9.031ns (97.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.722     9.271    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclken
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclk
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][5]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y197        SRLC32E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.197ns (2.135%)  route 9.031ns (97.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.722     9.271    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclken
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclk
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y197        SRLC32E (Setup_B6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][4]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.197ns (2.135%)  route 9.031ns (97.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.059ns = ( 10.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X20Y114        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 f  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=15, routed)          0.308     0.467    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/Q[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     0.548 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.722     9.271    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclken
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=42737, unset)        0.059    10.059    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclk
    SLICE_X13Y197        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][5]_srl32/CLK
                         clock pessimism              0.000    10.059    
                         clock uncertainty           -0.035    10.024    
    SLICE_X13Y197        SRLC32E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.266     9.758    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][5]_srl32
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X46Y210        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[12]/Q
                         net (fo=1, routed)           0.047     0.147    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[11]
    SLICE_X45Y210        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X45Y210        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X45Y210        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.082ns (70.690%)  route 0.034ns (29.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y166        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[10]/Q
                         net (fo=2, routed)           0.034     0.130    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][10]_srl32_0
    SLICE_X13Y166        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/aclk
    SLICE_X13Y166        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][10]_srl32/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X13Y166        SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.039     0.096    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.082ns (60.294%)  route 0.054ns (39.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y69         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.054     0.150    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[9]
    SLICE_X40Y67         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X40Y67         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X40Y67         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[9].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[9].srlc32_used.u1/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.082ns (70.690%)  route 0.034ns (29.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/clk
    SLICE_X45Y112        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[9].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[0].delay_comp/reg_array[9].fde_used.u2/Q
                         net (fo=1, routed)           0.034     0.130    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/d[9]
    SLICE_X45Y112        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[9].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/clk
    SLICE_X45Y112        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[9].srlc32_used.u1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X45Y112        SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.036     0.093    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/delay1/srl_delay.synth_reg_srl_inst/complete_ones.srlc33e_array[1].delay_comp/reg_array[9].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.083ns (71.552%)  route 0.033ns (28.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/aclk
    SLICE_X53Y49         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/Q
                         net (fo=1, routed)           0.033     0.130    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/Q[5]
    SLICE_X53Y49         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
    SLICE_X53Y49         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X53Y49         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.036     0.093    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[16].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][18]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.082ns (68.541%)  route 0.038ns (31.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[16].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/aclk
    SLICE_X24Y149        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[16].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][18]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y149        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[16].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][18]__0/Q
                         net (fo=2, routed)           0.038     0.134    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][23]_srl32_0[18]
    SLICE_X24Y149        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/aclk
    SLICE_X24Y149        SRLC32E                                      r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][18]_srl32/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X24Y149        SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.039     0.096    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fir_polyphase_decimator_4/env_extr_fir_compiler_v7_2_i1_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.112ns (58.241%)  route 0.080ns (41.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.079ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.029     0.029    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X56Y46         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     0.141 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/Q
                         net (fo=2, routed)           0.080     0.221    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e_0[9]
    SLICE_X58Y45         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.079     0.079    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X58Y45         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.000     0.079    
    SLICE_X58Y45         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     0.183    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.sub_i/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/round.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.082ns (58.993%)  route 0.057ns (41.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.sub_i/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y211        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.sub_i/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y211        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/btrfly/logic_butterfly.sub_i/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=2, routed)           0.057     0.153    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/round.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e_0[10]
    SLICE_X37Y211        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/round.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/round.rounder_1i/reg_gate.delay_d_2/aclk
    SLICE_X37Y211        SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/round.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X37Y211        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/round.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.086ns (61.871%)  route 0.053ns (38.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X41Y58         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     0.100 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.053     0.153    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[9]
    SLICE_X41Y59         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X41Y59         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X41Y59         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[23].ff/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.083ns (59.712%)  route 0.056ns (40.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X41Y79         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[23].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[23].ff/Q
                         net (fo=1, routed)           0.056     0.153    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e_0[23]
    SLICE_X43Y79         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.057     0.057    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X43Y79         SRL16E                                       r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X43Y79         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y82   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y82   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y84   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y84   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y87   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y87   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y88   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y88   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y83   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y83   env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X32Y198  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.we_gen_reg_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X32Y198  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.we_gen_reg_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X32Y198  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.we_gen_reg_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X32Y198  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.we_gen_reg_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X41Y200  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            hilbert_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/soc_tready[0]
    SLICE_X22Y104        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     0.083 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/hilbert_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.083    hilbert_m_data_tvalid[0]
                                                                      r  hilbert_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            homo_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.060ns  (logic 0.060ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/soc_tready[0]
    SLICE_X18Y114        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.060     0.060 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/homo_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.060    homo_m_data_tvalid[0]
                                                                      r  homo_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            swt_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/soc_tready[0]
    SLICE_X44Y156        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     0.058 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/swt_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.058    swt_m_data_tvalid[0]
                                                                      r  swt_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            homo_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.021ns  (logic 0.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/soc_tready[0]
    SLICE_X18Y114        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.021     0.021 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/homo_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.021    homo_m_data_tvalid[0]
                                                                      r  homo_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            swt_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.021ns  (logic 0.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/soc_tready[0]
    SLICE_X44Y156        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     0.021 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/swt_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.021    swt_m_data_tvalid[0]
                                                                      r  swt_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            hilbert_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/soc_tready[0]
    SLICE_X22Y104        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.038     0.038 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/hilbert_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.038    hilbert_m_data_tvalid[0]
                                                                      r  hilbert_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swt_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.886ns  (logic 0.340ns (38.375%)  route 0.546ns (61.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X43Y177        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y177        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.546     0.702    env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net
    SLICE_X44Y156        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     0.929 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/swt/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/swt_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.929    swt_m_data_tvalid[0]
                                                                      r  swt_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.172ns (21.001%)  route 0.647ns (78.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.042     0.042    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y145        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.647     0.803    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register_q_net
    SLICE_X22Y104        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     0.861 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/hilbert_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.861    hilbert_m_data_tvalid[0]
                                                                      r  hilbert_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.668ns  (logic 0.197ns (29.491%)  route 0.471ns (70.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X8Y120         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.156 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.471     0.627    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register_q_net
    SLICE_X18Y114        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     0.711 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/homo_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.000     0.711    homo_m_data_tvalid[0]
                                                                      r  homo_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/relational8/op_mem_37_22_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psd_m_data_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.659ns  (logic 0.330ns (50.067%)  route 0.329ns (49.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/relational8/clk
    SLICE_X41Y122        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/relational8/op_mem_37_22_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.156 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/relational8/op_mem_37_22_reg[0]_replica/Q
                         net (fo=291, routed)         0.297     0.453    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/aclken_bufg_place_replica
    SLICE_X39Y124        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     0.670 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/psd_m_data_tvalid[0]_INST_0/O
                         net (fo=7, unset)            0.032     0.702    psd_m_data_tvalid[0]
                                                                      r  psd_m_data_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y167        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.161    hilbert_m_data_tdata[1]
                                                                      r  hilbert_m_data_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y169        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y169        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.161    hilbert_m_data_tdata[3]
                                                                      r  hilbert_m_data_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y167        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.161    hilbert_m_data_tdata[9]
                                                                      r  hilbert_m_data_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y144         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.161    homo_m_data_tdata[13]
                                                                      r  homo_m_data_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y141         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.161    homo_m_data_tdata[14]
                                                                      r  homo_m_data_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psd_m_data_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.043     0.043    env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X38Y132        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.161    psd_m_data_tdata[13]
                                                                      r  psd_m_data_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X28Y161        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y161        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    hilbert_m_data_tdata[0]
                                                                      r  hilbert_m_data_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y167        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    hilbert_m_data_tdata[15]
                                                                      r  hilbert_m_data_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y169        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y169        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    hilbert_m_data_tdata[2]
                                                                      r  hilbert_m_data_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y169        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y169        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    hilbert_m_data_tdata[4]
                                                                      r  hilbert_m_data_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y167        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    hilbert_m_data_tdata[5]
                                                                      r  hilbert_m_data_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hilbert_m_data_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y165        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y165        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    hilbert_m_data_tdata[8]
                                                                      r  hilbert_m_data_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y141         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    homo_m_data_tdata[0]
                                                                      r  homo_m_data_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y144         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    homo_m_data_tdata[12]
                                                                      r  homo_m_data_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y144         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    homo_m_data_tdata[15]
                                                                      r  homo_m_data_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            homo_m_data_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.014     0.014    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X7Y141         FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=0)                   0.000     0.096    homo_m_data_tdata[6]
                                                                      r  homo_m_data_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         16695 Endpoints
Min Delay         16695 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[81][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 0.136ns (1.519%)  route 8.819ns (98.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.819     8.955    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly/aclken
    SLICE_X13Y204        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[81][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly/aclk
    SLICE_X13Y204        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[81][0]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 0.271ns (3.030%)  route 8.673ns (96.970%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.445     8.944    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 0.271ns (3.030%)  route 8.673ns (96.970%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.445     8.944    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 0.271ns (3.030%)  route 8.673ns (96.970%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.445     8.944    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 0.271ns (3.030%)  route 8.673ns (96.970%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.445     8.944    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 0.136ns (1.521%)  route 8.807ns (98.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.807     8.943    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclken
    SLICE_X13Y201        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X13Y201        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][0]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 0.136ns (1.521%)  route 8.807ns (98.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        8.807     8.943    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclken
    SLICE_X13Y201        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X13Y201        FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[80][2]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 0.271ns (3.031%)  route 8.671ns (96.969%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.443     8.942    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 0.271ns (3.031%)  route 8.671ns (96.969%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.443     8.942    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/C

Slack:                    inf
  Source:                 soc_tready[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.942ns  (logic 0.271ns (3.031%)  route 8.671ns (96.969%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  soc_tready[0] (IN)
                         net (fo=55, unset)           0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/soc_tready[0]
    SLICE_X22Y109        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     0.136 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/env_extr_fir_compiler_v7_2_i2_instance_i_1/O
                         net (fo=6260, routed)        7.228     7.364    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclken
    SLICE_X20Y17         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.499 r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86/O
                         net (fo=32, routed)          1.443     8.942    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1_i_1__86_n_0
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.031     0.031    env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[87].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 steto_in_axis_tdata[0]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[6]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[6] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[7]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[1]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[2]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[3]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[4]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[5]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[8]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[8] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 steto_in_axis_tdata[14]
                            (input port)
  Destination:            env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  steto_in_axis_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42737, unset)        0.106     0.106    env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y80         RAMB18E2                                     r  env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fifo/comp2.core_instance2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK





