#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec  8 04:24:10 2023
# Process ID: 11724
# Current directory: D:/Verilog Projects/Memory Address Register/Memory Address Register.runs/synth_1
# Command line: vivado.exe -log Temp_Reg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Temp_Reg.tcl
# Log file: D:/Verilog Projects/Memory Address Register/Memory Address Register.runs/synth_1/Temp_Reg.vds
# Journal file: D:/Verilog Projects/Memory Address Register/Memory Address Register.runs/synth_1\vivado.jou
# Running On: Terry, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 6349 MB
#-----------------------------------------------------------
source Temp_Reg.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 449.047 ; gain = 164.281
Command: synth_design -top Temp_Reg -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19460
INFO: [Synth 8-11241] undeclared symbol 't0', assumed default net type 'wire' [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/Comb_circuit.v:6]
INFO: [Synth 8-11241] undeclared symbol 't1', assumed default net type 'wire' [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/Comb_circuit.v:8]
INFO: [Synth 8-11241] undeclared symbol 't2', assumed default net type 'wire' [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/Comb_circuit.v:9]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 887.312 ; gain = 414.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Temp_Reg' [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comb_Circuit' [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/Comb_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Comb_Circuit' (0#1) [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/Comb_circuit.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF' [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/DFF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (0#1) [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/DFF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Temp_Reg' (0#1) [D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/MAR.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 976.828 ; gain = 503.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 976.828 ; gain = 503.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 976.828 ; gain = 503.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 976.828 ; gain = 503.922
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1212.965 ; gain = 740.059
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |     5|
|3     |IBUF |     7|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
|2     |  T1     |DFF    |     1|
|3     |  T2     |DFF_0  |     1|
|4     |  T3     |DFF_1  |     1|
|5     |  T4     |DFF_2  |     1|
|6     |  T5     |DFF_3  |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1213.891 ; gain = 740.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1213.891 ; gain = 740.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1213.891 ; gain = 740.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1225.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d783f311
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1328.508 ; gain = 879.461
INFO: [Common 17-1381] The checkpoint 'D:/Verilog Projects/Memory Address Register/Memory Address Register.runs/synth_1/Temp_Reg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Temp_Reg_utilization_synth.rpt -pb Temp_Reg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 04:25:55 2023...
