// Seed: 4173156248
module module_0;
  initial id_1 <= id_1;
  assign id_1 = id_2;
  always id_1 <= #1 1;
  always id_1 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    output wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    input  wor   id_5
);
  wire id_7;
  tri id_8 = -1, id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  nor primCall (id_1, id_10, id_11, id_12, id_13, id_14, id_3, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  buf primCall (id_1, id_2);
  module_0 modCall_1 ();
endmodule
