[{"DBLP title": "Biomedical electronics serving as physical environmental and emotional watchdogs.", "DBLP authors": ["Rudy Lauwereins"], "year": 2012, "MAG papers": [{"PaperId": 2144174800, "PaperTitle": "biomedical electronics serving as physical environmental and emotional watchdogs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated biosensors for personalized medicine.", "DBLP authors": ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "year": 2012, "MAG papers": [{"PaperId": 2172067944, "PaperTitle": "integrated biosensors for personalized medicine", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0}}], "source": "ES"}, {"DBLP title": "Design challenges for secure implantable medical devices.", "DBLP authors": ["Wayne P. Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "year": 2012, "MAG papers": [{"PaperId": 2109673240, "PaperTitle": "design challenges for secure implantable medical devices", "Year": 2012, "CitationCount": 94, "EstimatedCitation": 142, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}, {"DBLP title": "Design of pin-constrained general-purpose digital microfluidic biochips.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 2066772290, "PaperTitle": "design of pin constrained general purpose digital microfluidic biochips", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Path scheduling on digital microfluidic biochips.", "DBLP authors": ["Daniel T. Grissom", "Philip Brisk"], "year": 2012, "MAG papers": [{"PaperId": 2130933259, "PaperTitle": "path scheduling on digital microfluidic biochips", "Year": 2012, "CitationCount": 49, "EstimatedCitation": 68, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Realizing reversible circuits using a new class of quantum gates.", "DBLP authors": ["Zahra Sasanian", "Robert Wille", "D. Michael Miller"], "year": 2012, "MAG papers": [{"PaperId": 2008313400, "PaperTitle": "realizing reversible circuits using a new class of quantum gates", "Year": 2012, "CitationCount": 47, "EstimatedCitation": 58, "Affiliations": {"university of victoria": 2.0, "university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors.", "DBLP authors": ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2012, "MAG papers": [{"PaperId": 2117181658, "PaperTitle": "physical synthesis onto a sea of tiles with double gate silicon nanowire transistors", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "A semiempirical model for wakeup time estimation in power-gated logic clusters.", "DBLP authors": ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"], "year": 2012, "MAG papers": [{"PaperId": 2054702236, "PaperTitle": "a semiempirical model for wakeup time estimation in power gated logic clusters", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of rennes": 3.0}}], "source": "ES"}, {"DBLP title": "Cost-effective power delivery to support per-core voltage domains for power-constrained processors.", "DBLP authors": ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "year": 2012, "MAG papers": [{"PaperId": 2107598857, "PaperTitle": "cost effective power delivery to support per core voltage domains for power constrained processors", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of wisconsin madison": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A hybrid and adaptive model for predicting register file and SRAM power using a reference design.", "DBLP authors": ["Eric Donkoh", "Alicia Lowery", "Emily Shriver"], "year": 2012, "MAG papers": [{"PaperId": 2073878337, "PaperTitle": "a hybrid and adaptive model for predicting register file and sram power using a reference design", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Coding-based energy minimization for phase change memory.", "DBLP authors": ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"], "year": 2012, "MAG papers": [{"PaperId": 2132792130, "PaperTitle": "coding based energy minimization for phase change memory", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of california los angeles": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "A code morphing methodology to automate power analysis countermeasures.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"], "year": 2012, "MAG papers": [{"PaperId": 2116207513, "PaperTitle": "a code morphing methodology to automate power analysis countermeasures", "Year": 2012, "CitationCount": 63, "EstimatedCitation": 69, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Security analysis of logic obfuscation.", "DBLP authors": ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2012, "MAG papers": [{"PaperId": 2067276029, "PaperTitle": "security analysis of logic obfuscation", "Year": 2012, "CitationCount": 287, "EstimatedCitation": 371, "Affiliations": {"new york university": 2.0, "air force research laboratory": 1.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry.", "DBLP authors": ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2012, "MAG papers": [{"PaperId": 2171985529, "PaperTitle": "hardware trojan horse benchmark via optimal creation and placement of malicious circuitry", "Year": 2012, "CitationCount": 47, "EstimatedCitation": 64, "Affiliations": {"university of california los angeles": 2.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction.", "DBLP authors": ["Domenic Forte", "Ankur Srivastava"], "year": 2012, "MAG papers": [{"PaperId": 2011978521, "PaperTitle": "on improving the uniqueness of silicon based physically unclonable functions via optical proximity correction", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Transformer: a functional-driven cycle-accurate multicore simulator.", "DBLP authors": ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "year": 2012, "MAG papers": [{"PaperId": 2127364658, "PaperTitle": "transformer a functional driven cycle accurate multicore simulator", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"shanghai jiao tong university": 1.0, "fudan university": 7.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "SAGA: SystemC acceleration on GPU architectures.", "DBLP authors": ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "year": 2012, "MAG papers": [{"PaperId": 2122740326, "PaperTitle": "saga systemc acceleration on gpu architectures", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of verona": 2.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Synchronization for hybrid MPSoC full-system simulation.", "DBLP authors": ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "year": 2012, "MAG papers": [{"PaperId": 1995379724, "PaperTitle": "synchronization for hybrid mpsoc full system simulation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"rwth aachen university": 6.0}}], "source": "ES"}, {"DBLP title": "A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation.", "DBLP authors": ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "year": 2012, "MAG papers": [{"PaperId": 2097202366, "PaperTitle": "a non intrusive timing synchronization interface for hardware assisted hw sw co simulation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Can EDA combat the rise of electronic counterfeiting?", "DBLP authors": ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "year": 2012, "MAG papers": [{"PaperId": 1967726944, "PaperTitle": "can eda combat the rise of electronic counterfeiting", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 65, "Affiliations": {"rice university": 1.0, "darpa": 1.0, "university of california los angeles": 1.0, "naval surface warfare center": 1.0, "ibm": 1.0, "booz allen hamilton": 1.0}}], "source": "ES"}, {"DBLP title": "Physics matters: statistical aging prediction under trapping/detrapping.", "DBLP authors": ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "year": 2012, "MAG papers": [{"PaperId": 2111642414, "PaperTitle": "physics matters statistical aging prediction under trapping detrapping", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 59, "Affiliations": {"arizona state university": 3.0, "kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "Library-aware resonant clock synthesis (LARCS).", "DBLP authors": ["Xuchu Hu", "Walter James Condley", "Matthew R. Guthaus"], "year": 2012, "MAG papers": [{"PaperId": 2019298840, "PaperTitle": "library aware resonant clock synthesis larcs", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california santa cruz": 3.0}}], "source": "ES"}, {"DBLP title": "Incremental power grid verification.", "DBLP authors": ["Abhishek", "Farid N. Najm"], "year": 2012, "MAG papers": [{"PaperId": 2127599966, "PaperTitle": "incremental power grid verification", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs.", "DBLP authors": ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 1978112218, "PaperTitle": "analysis of dc current crowding in through silicon vias and its impact on power integrity in 3d ics", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ibm": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters.", "DBLP authors": ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "year": 2012, "MAG papers": [{"PaperId": 2012637380, "PaperTitle": "tracking appliance usage information in residential settings using off the shelf low frequency meters", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of connecticut": 1.0, "yale university": 1.0}}], "source": "ES"}, {"DBLP title": "Implementing an FPGA system for real-time intent recognition for prosthetic legs.", "DBLP authors": ["Xiaorong Zhang", "He Huang", "Qing Yang"], "year": 2012, "MAG papers": [{"PaperId": 2079998853, "PaperTitle": "implementing an fpga system for real time intent recognition for prosthetic legs", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of rhode island": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical design and optimization for adaptive post-silicon tuning of MEMS filters.", "DBLP authors": ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "year": 2012, "MAG papers": [{"PaperId": 2088276251, "PaperTitle": "statistical design and optimization for adaptive post silicon tuning of mems filters", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 8.0}}], "source": "ES"}, {"DBLP title": "Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays.", "DBLP authors": ["G. Reza Chaji", "Javid Jaffari"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Software controlled cell bit-density to improve NAND flash lifetime.", "DBLP authors": ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "year": 2012, "MAG papers": [{"PaperId": 2129083811, "PaperTitle": "software controlled cell bit density to improve nand flash lifetime", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Observational wear leveling: an efficient algorithm for flash memory management.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2012, "MAG papers": [{"PaperId": 2065405058, "PaperTitle": "observational wear leveling an efficient algorithm for flash memory management", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs.", "DBLP authors": ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2012, "MAG papers": [{"PaperId": 2047379549, "PaperTitle": "cache revive architecting volatile stt ram caches for enhanced performance in cmps", "Year": 2012, "CitationCount": 203, "EstimatedCitation": 302, "Affiliations": {"pennsylvania state university": 5.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Point and discard: a hard-error-tolerant architecture for non-volatile last level caches.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2063878151, "PaperTitle": "point and discard a hard error tolerant architecture for non volatile last level caches", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Self-aware computing in the Angstrom processor.", "DBLP authors": ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "year": 2012, "MAG papers": [{"PaperId": 2166359847, "PaperTitle": "self aware computing in the angstrom processor", "Year": 2012, "CitationCount": 63, "EstimatedCitation": 98, "Affiliations": {"massachusetts institute of technology": 10.0, "freescale semiconductor": 1.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "The case for elastic operating system services in fos.", "DBLP authors": ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "year": 2012, "MAG papers": [{"PaperId": 2134860325, "PaperTitle": "the case for elastic operating system services in fos", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"massachusetts institute of technology": 4.0, "google": 1.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "A compiler and runtime for heterogeneous computing.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "year": 2012, "MAG papers": [{"PaperId": 2165673828, "PaperTitle": "a compiler and runtime for heterogeneous computing", "Year": 2012, "CitationCount": 53, "EstimatedCitation": 74, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "The HELIX project: overview and directions.", "DBLP authors": ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "year": 2012, "MAG papers": [{"PaperId": 1982851095, "PaperTitle": "the helix project overview and directions", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"harvard university": 4.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring sub-20nm FinFET design with predictive technology models.", "DBLP authors": ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "year": 2012, "MAG papers": [{"PaperId": 2135407913, "PaperTitle": "exploring sub 20nm finfet design with predictive technology models", "Year": 2012, "CitationCount": 201, "EstimatedCitation": 299, "Affiliations": {"arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions.", "DBLP authors": ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "year": 2012, "MAG papers": [{"PaperId": 2050845549, "PaperTitle": "fast nonlinear model order reduction via associated transforms of high order volterra transfer functions", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits.", "DBLP authors": ["Yangfeng Su", "Fan Yang", "Xuan Zeng"], "year": 2012, "MAG papers": [{"PaperId": 1976432889, "PaperTitle": "amor an efficient aggregating based model order reduction method for many terminal interconnect circuits", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"fudan university": 3.0}}], "source": "ES"}, {"DBLP title": "BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis.", "DBLP authors": ["Arie Meir", "Jaijeet S. Roychowdhury"], "year": 2012, "MAG papers": [{"PaperId": 2118214249, "PaperTitle": "blast efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric lagrange enabled transient adjoint analysis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics.", "DBLP authors": ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "year": 2012, "MAG papers": [{"PaperId": 2089494228, "PaperTitle": "dae2fsm automatic generation of accurate discrete time logical abstractions for continuous time circuit dynamics", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs.", "DBLP authors": ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 1966275349, "PaperTitle": "chip package co analysis of thermo mechanical stress and reliability in tsv based 3d ics", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"georgia institute of technology": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Symbolic model checking on SystemC designs.", "DBLP authors": ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang (Ric) Huang"], "year": 2012, "MAG papers": [{"PaperId": 1989210785, "PaperTitle": "symbolic model checking on systemc designs", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "System verification of concurrent RTL modules by compositional path predicate abstraction.", "DBLP authors": ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "year": 2012, "MAG papers": [{"PaperId": 1968029379, "PaperTitle": "system verification of concurrent rtl modules by compositional path predicate abstraction", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kaiserslautern university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Equivalence checking for behaviorally synthesized pipelines.", "DBLP authors": ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "year": 2012, "MAG papers": [{"PaperId": 2108124319, "PaperTitle": "equivalence checking for behaviorally synthesized pipelines", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"portland state university": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Proving correctness of regular expression accelerators.", "DBLP authors": ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"], "year": 2012, "MAG papers": [{"PaperId": 2054545183, "PaperTitle": "proving correctness of regular expression accelerators", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Sciduction: combining induction, deduction, and structure for verification and synthesis.", "DBLP authors": ["Sanjit A. Seshia"], "year": 2012, "MAG papers": [{"PaperId": 2949483594, "PaperTitle": "sciduction combining induction deduction and structure for verification and synthesis", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california berkeley": 1.0}}, {"PaperId": 1971824836, "PaperTitle": "sciduction combining induction deduction and structure for verification and synthesis", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "DBLP authors": ["Sahar Foroutan", "Abbas Sheibanyrad", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2012, "MAG papers": [{"PaperId": 1981494373, "PaperTitle": "cost efficient buffer sizing in shared memory 3d mpsocs using wide i o interfaces", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Attackboard: a novel dependency-aware traffic generator for exploring NoC design space.", "DBLP authors": ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "year": 2012, "MAG papers": [{"PaperId": 2070046826, "PaperTitle": "attackboard a novel dependency aware traffic generator for exploring noc design space", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "DBLP authors": ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2012, "MAG papers": [{"PaperId": 2050316739, "PaperTitle": "towards graceful aging degradation in nocs through an adaptive routing algorithm", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"utah state university": 3.0}}], "source": "ES"}, {"DBLP title": "Explicit modeling of control and data for improved NoC router estimation.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "year": 2012, "MAG papers": [{"PaperId": 2144658863, "PaperTitle": "explicit modeling of control and data for improved noc router estimation", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 65, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "DBLP authors": ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "year": 2012, "MAG papers": [{"PaperId": 2132231716, "PaperTitle": "approaching the theoretical limits of a mesh noc with a 16 node chip prototype in 45nm soi", "Year": 2012, "CitationCount": 74, "EstimatedCitation": 110, "Affiliations": {"massachusetts institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "DBLP authors": ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2012, "MAG papers": [{"PaperId": 1976692696, "PaperTitle": "high radix self arbitrating switch fabric with multiple arbitration schemes and quality of service", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "WCET-centric partial instruction cache locking.", "DBLP authors": ["Huping Ding", "Yun Liang", "Tulika Mitra"], "year": 2012, "MAG papers": [{"PaperId": 2009640059, "PaperTitle": "wcet centric partial instruction cache locking", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Worst-case execution time analysis for parallel run-time monitoring.", "DBLP authors": ["Daniel Lo", "G. Edward Suh"], "year": 2012, "MAG papers": [{"PaperId": 2034774575, "PaperTitle": "worst case execution time analysis for parallel run time monitoring", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Conforming the runtime inputs for hard real-time embedded systems.", "DBLP authors": ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois C. Knoll"], "year": 2012, "MAG papers": [{"PaperId": 1980446852, "PaperTitle": "conforming the runtime inputs for hard real time embedded systems", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "STM concurrency control for embedded real-time software with tighter time bounds.", "DBLP authors": ["Mohammed El-Shambakey", "Binoy Ravindran"], "year": 2012, "MAG papers": [{"PaperId": 2072259977, "PaperTitle": "stm concurrency control for embedded real time software with tighter time bounds", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2012, "MAG papers": [{"PaperId": 1994207346, "PaperTitle": "havoc a hybrid memory aware virtualization layer for on chip distributed scratchpad and non volatile memories", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Age-based PCM wear leveling with nearly zero search cost.", "DBLP authors": ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "year": 2012, "MAG papers": [{"PaperId": 2062604069, "PaperTitle": "age based pcm wear leveling with nearly zero search cost", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 91, "Affiliations": {"national taiwan university": 2.0, "center for information technology": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithms and data structures for fast and good VLSI routing.", "DBLP authors": ["Michael Gester", "Dirk M\u00fcller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "year": 2012, "MAG papers": [{"PaperId": 2013557211, "PaperTitle": "algorithms and data structures for fast and good vlsi routing", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of bonn": 6.0}}], "source": "ES"}, {"DBLP title": "Guiding a physical design closure system to produce easier-to-route designs with more predictable timing.", "DBLP authors": ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "year": 2012, "MAG papers": [{"PaperId": 2157541699, "PaperTitle": "guiding a physical design closure system to produce easier to route designs with more predictable timing", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Rule agnostic routing by using design fabrics.", "DBLP authors": ["Gyuszi Suto"], "year": 2012, "MAG papers": [{"PaperId": 2085968419, "PaperTitle": "rule agnostic routing by using design fabrics", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Making non-volatile nanomagnet logic non-volatile.", "DBLP authors": ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gy\u00f6rgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "year": 2012, "MAG papers": [{"PaperId": 2001320471, "PaperTitle": "making non volatile nanomagnet logic non volatile", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of notre dame": 10.0}}], "source": "ES"}, {"DBLP title": "mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices.", "DBLP authors": ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "year": 2012, "MAG papers": [{"PaperId": 2077116387, "PaperTitle": "mlogic ultra low voltage non volatile logic circuits using stt mtj devices", "Year": 2012, "CitationCount": 66, "EstimatedCitation": 90, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture.", "DBLP authors": ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2034097727, "PaperTitle": "future cache design using stt mrams for improved energy efficiency devices circuits and architecture", "Year": 2012, "CitationCount": 74, "EstimatedCitation": 107, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware realization of BSB recall function using memristor crossbar arrays.", "DBLP authors": ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "year": 2012, "MAG papers": [{"PaperId": 1976075132, "PaperTitle": "hardware realization of bsb recall function using memristor crossbar arrays", "Year": 2012, "CitationCount": 137, "EstimatedCitation": 173, "Affiliations": {"new york university": 2.0, "air force research laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "A methodology for energy-quality tradeoff using imprecise hardware.", "DBLP authors": ["Jiawei Huang", "John Lach", "Gabriel Robins"], "year": 2012, "MAG papers": [{"PaperId": 1965672260, "PaperTitle": "a methodology for energy quality tradeoff using imprecise hardware", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 100, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "On the exploitation of the inherent error resilience of wireless systems under unreliable silicon.", "DBLP authors": ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "year": 2012, "MAG papers": [{"PaperId": 2058109136, "PaperTitle": "on the exploitation of the inherent error resilience of wireless systems under unreliable silicon", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 1987931358, "PaperTitle": "near optimal dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of southern california": 4.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Networked architecture for hybrid electrical energy storage systems.", "DBLP authors": ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2153072886, "PaperTitle": "networked architecture for hybrid electrical energy storage systems", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"seoul national university": 3.0, "university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "A new uncertainty budgeting based method for robust analog/mixed-signal design.", "DBLP authors": ["Jin Sun", "Priyank Gupta", "Janet Meiling Wang Roveda"], "year": 2012, "MAG papers": [{"PaperId": 2111727208, "PaperTitle": "a new uncertainty budgeting based method for robust analog mixed signal design", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cirrus logic": 1.0, "university of arizona": 1.0}}], "source": "ES"}, {"DBLP title": "Variability-aware, discrete optimization for analog circuits.", "DBLP authors": ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "year": 2012, "MAG papers": [{"PaperId": 2029021634, "PaperTitle": "variability aware discrete optimization for analog circuits", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient multi-objective synthesis for microwave components based on computational intelligence techniques.", "DBLP authors": ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "year": 2012, "MAG papers": [{"PaperId": 1966328696, "PaperTitle": "efficient multi objective synthesis for microwave components based on computational intelligence techniques", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "Non-uniform multilevel analog routing with matching constraints.", "DBLP authors": ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "year": 2012, "MAG papers": [{"PaperId": 2067870394, "PaperTitle": "non uniform multilevel analog routing with matching constraints", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug.", "DBLP authors": ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "year": 2012, "MAG papers": [{"PaperId": 2052719012, "PaperTitle": "x tracer a reconfigurable x tolerant trace compressor for silicon debug", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Quick detection of difficult bugs for effective post-silicon validation.", "DBLP authors": ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "year": 2012, "MAG papers": [{"PaperId": 2134643952, "PaperTitle": "quick detection of difficult bugs for effective post silicon validation", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"stanford university": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Test-data volume optimization for diagnosis.", "DBLP authors": ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "year": 2012, "MAG papers": [{"PaperId": 2031335280, "PaperTitle": "test data volume optimization for diagnosis", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"carnegie mellon university": 6.0}}], "source": "ES"}, {"DBLP title": "Invariance-based concurrent error detection for advanced encryption standard.", "DBLP authors": ["Xiaofei Guo", "Ramesh Karri"], "year": 2012, "MAG papers": [{"PaperId": 2135669462, "PaperTitle": "invariance based concurrent error detection for advanced encryption standard", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating neuromorphic vision algorithms for recognition.", "DBLP authors": ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "year": 2012, "MAG papers": [{"PaperId": 2070192690, "PaperTitle": "accelerating neuromorphic vision algorithms for recognition", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 53, "Affiliations": {"pennsylvania state university": 5.0, "arizona state university": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical memristor modeling and case study in neuromorphic computing.", "DBLP authors": ["Robinson E. Pino", "Hai (Helen) Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "year": 2012, "MAG papers": [{"PaperId": 2086672837, "PaperTitle": "statistical memristor modeling and case study in neuromorphic computing", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"air force research laboratory": 1.0, "university of pittsburgh": 2.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology.", "DBLP authors": ["Qiang Ma", "Hongbo Zhang", "Martin D. F. Wong"], "year": 2012, "MAG papers": [{"PaperId": 2052163612, "PaperTitle": "triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology", "Year": 2012, "CitationCount": 45, "EstimatedCitation": 67, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "GDRouter: interleaved global routing and detailed routing for ultimate routability.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2012, "MAG papers": [{"PaperId": 2155039589, "PaperTitle": "gdrouter interleaved global routing and detailed routing for ultimate routability", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"cadence design systems": 1.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "Standard cell routing via boolean satisfiability.", "DBLP authors": ["Nikolai Ryzhenko", "Steven Burns"], "year": 2012, "MAG papers": [{"PaperId": 2009815534, "PaperTitle": "standard cell routing via boolean satisfiability", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction.", "DBLP authors": ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "year": 2012, "MAG papers": [{"PaperId": 2048690547, "PaperTitle": "an efficient algorithm for multi layer obstacle avoiding rectilinear steiner tree construction", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chung hsing university": 1.0, "center for information technology": 2.0}}], "source": "ES"}, {"DBLP title": "Avoiding game over: bringing design to the next level.", "DBLP authors": ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "year": 2012, "MAG papers": [{"PaperId": 2035501710, "PaperTitle": "avoiding game over bringing design to the next level", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"stanford university": 10.0}}], "source": "ES"}, {"DBLP title": "PowerField: a transient temperature-to-power technique based on Markov random field theory.", "DBLP authors": ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "year": 2012, "MAG papers": [{"PaperId": 2071439051, "PaperTitle": "powerfield a transient temperature to power technique based on markov random field theory", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 4.0, "electronics and telecommunications research institute": 1.0}}], "source": "ES"}, {"DBLP title": "EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors.", "DBLP authors": ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "year": 2012, "MAG papers": [{"PaperId": 2162404471, "PaperTitle": "eigenmaps algorithms for optimal thermal maps extraction and sensor placement on multicore processors", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0}}], "source": "ES"}, {"DBLP title": "An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring.", "DBLP authors": ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "year": 2012, "MAG papers": [{"PaperId": 2033500158, "PaperTitle": "an information theoretic framework for optimal temperature sensor allocation and full chip thermal monitoring", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ibm": 3.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints.", "DBLP authors": ["Jie Meng", "Katsutoshi Kawakami", "Ayse K. Coskun"], "year": 2012, "MAG papers": [{"PaperId": 2126339718, "PaperTitle": "optimizing energy efficiency of 3 d multicore systems with stacked dram under power and thermal constraints", "Year": 2012, "CitationCount": 97, "EstimatedCitation": 150, "Affiliations": {"boston university": 3.0}}], "source": "ES"}, {"DBLP title": "Static dataflow with access patterns: semantics and analysis.", "DBLP authors": ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "year": 2012, "MAG papers": [{"PaperId": 2123407602, "PaperTitle": "static dataflow with access patterns semantics and analysis", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california berkeley": 1.0, "national instruments": 7.0}}], "source": "ES"}, {"DBLP title": "Executing synchronous dataflow graphs on a SPM-based multicore architecture.", "DBLP authors": ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "year": 2012, "MAG papers": [{"PaperId": 2031745718, "PaperTitle": "executing synchronous dataflow graphs on a spm based multicore architecture", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 59, "Affiliations": {"hanyang university": 1.0, "chonbuk national university": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC.", "DBLP authors": ["Glenn Leary", "Weijia Che", "Karam S. Chatha"], "year": 2012, "MAG papers": [{"PaperId": 2046358077, "PaperTitle": "system level synthesis of memory architecture for stream processing sub systems of a mpsoc", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Courteous cache sharing: being nice to others in capacity management.", "DBLP authors": ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "year": 2012, "MAG papers": [{"PaperId": 2062265336, "PaperTitle": "courteous cache sharing being nice to others in capacity management", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "A hybrid approach to cyber-physical systems verification.", "DBLP authors": ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "year": 2012, "MAG papers": [{"PaperId": 2103671225, "PaperTitle": "a hybrid approach to cyber physical systems verification", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 77, "Affiliations": {"massachusetts institute of technology": 1.0, "uppsala university": 1.0, "technische universitat munchen": 2.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Reliable computing with ultra-reduced instruction set co-processors.", "DBLP authors": ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "year": 2012, "MAG papers": [{"PaperId": 2003740940, "PaperTitle": "reliable computing with ultra reduced instruction set co processors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of waterloo": 5.0}}], "source": "ES"}, {"DBLP title": "Identification of recovered ICs using fingerprints from a light-weight on-chip sensor.", "DBLP authors": ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"], "year": 2012, "MAG papers": [{"PaperId": 2124458446, "PaperTitle": "identification of recovered ics using fingerprints from a light weight on chip sensor", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 77, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Confidentiality preserving integer programming for global routing.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"], "year": 2012, "MAG papers": [{"PaperId": 1971524902, "PaperTitle": "confidentiality preserving integer programming for global routing", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Design tools for artificial nervous systems.", "DBLP authors": ["Louis Scheffer"], "year": 2012, "MAG papers": [{"PaperId": 2151521527, "PaperTitle": "design tools for artificial nervous systems", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"howard hughes medical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic river network simulation at large scale.", "DBLP authors": ["Frank Liu", "Ben R. Hodges"], "year": 2012, "MAG papers": [{"PaperId": 2065954922, "PaperTitle": "dynamic river network simulation at large scale", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Humans for EDA and EDA for humans.", "DBLP authors": ["Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 1994633263, "PaperTitle": "humans for eda and eda for humans", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Application of logic synthesis to the understanding and cure of genetic diseases.", "DBLP authors": ["Pey-Chang Kent Lin", "Sunil P. Khatri"], "year": 2012, "MAG papers": [{"PaperId": 2009295991, "PaperTitle": "application of logic synthesis to the understanding and cure of genetic diseases", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting die-to-die thermal coupling in 3D IC placement.", "DBLP authors": ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 2036396224, "PaperTitle": "exploiting die to die thermal coupling in 3d ic placement", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement.", "DBLP authors": ["Myung-Chul Kim", "Igor L. Markov"], "year": 2012, "MAG papers": [{"PaperId": 2043679008, "PaperTitle": "complx a competitive primal dual lagrange optimization for global placement", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 52, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning.", "DBLP authors": ["Samuel I. Ward", "Duo Ding", "David Z. Pan"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Structure-aware placement for datapath-intensive circuit designs.", "DBLP authors": ["Sheng Chou", "Meng-Kai Hsu", "Yao-Wen Chang"], "year": 2012, "MAG papers": [{"PaperId": 2018351041, "PaperTitle": "structure aware placement for datapath intensive circuit designs", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "GLARE: global and local wiring aware routability evaluation.", "DBLP authors": ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. T\u00e9llez", "Douglas Keller", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 1999116995, "PaperTitle": "glare global and local wiring aware routability evaluation", "Year": 2012, "CitationCount": 64, "EstimatedCitation": 81, "Affiliations": {"ibm": 8.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "The DAC 2012 routability-driven placement contest and benchmark suite.", "DBLP authors": ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "year": 2012, "MAG papers": [{"PaperId": 1978226299, "PaperTitle": "the dac 2012 routability driven placement contest and benchmark suite", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 78, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Removing overhead from high-level interfaces.", "DBLP authors": ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "year": 2012, "MAG papers": [{"PaperId": 2169800386, "PaperTitle": "removing overhead from high level interfaces", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "On the asymptotic costs of multiplexer-based reconfigurability.", "DBLP authors": ["Johnathan York", "Derek Chiou"], "year": 2012, "MAG papers": [{"PaperId": 2152513544, "PaperTitle": "on the asymptotic costs of multiplexer based reconfigurability", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "SALSA: systematic logic synthesis of approximate circuits.", "DBLP authors": ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "year": 2012, "MAG papers": [{"PaperId": 1996431812, "PaperTitle": "salsa systematic logic synthesis of approximate circuits", "Year": 2012, "CitationCount": 238, "EstimatedCitation": 332, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "Timing ECO optimization using metal-configurable gate-array spare cells.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2012, "MAG papers": [{"PaperId": 2056592439, "PaperTitle": "timing eco optimization using metal configurable gate array spare cells", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Early prediction of NBTI effects using RTL source code analysis.", "DBLP authors": ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "year": 2012, "MAG papers": [{"PaperId": 2032036590, "PaperTitle": "early prediction of nbti effects using rtl source code analysis", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 3.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Generalized SAT-sweeping for post-mapping optimization.", "DBLP authors": ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"], "year": 2012, "MAG papers": [{"PaperId": 2086940066, "PaperTitle": "generalized sat sweeping for post mapping optimization", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 2.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Accuracy-configurable adder for approximate arithmetic designs.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang"], "year": 2012, "MAG papers": [{"PaperId": 2045294186, "PaperTitle": "accuracy configurable adder for approximate arithmetic designs", "Year": 2012, "CitationCount": 275, "EstimatedCitation": 447, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Recovery-based design for variation-tolerant SoCs.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Sujit Dey", "Anand Raghunathan"], "year": 2012, "MAG papers": [{"PaperId": 2059802459, "PaperTitle": "recovery based design for variation tolerant socs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"purdue university": 2.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "DBLP authors": ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "year": 2012, "MAG papers": [{"PaperId": 2110820058, "PaperTitle": "a hybrid noc design for cache coherence optimization for chip multiprocessors", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0, "pennsylvania state university": 5.0}}], "source": "ES"}, {"DBLP title": "Architecture support for accelerator-rich CMPs.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "year": 2012, "MAG papers": [{"PaperId": 2089162427, "PaperTitle": "architecture support for accelerator rich cmps", "Year": 2012, "CitationCount": 77, "EstimatedCitation": 111, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC.", "DBLP authors": ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "year": 2012, "MAG papers": [{"PaperId": 2153882937, "PaperTitle": "a qos aware memory controller for dynamically balancing gpu and cpu bandwidth use in an mpsoc", "Year": 2012, "CitationCount": 102, "EstimatedCitation": 155, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Metronome: operating system level performance management via self-adaptive computing.", "DBLP authors": ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2012, "MAG papers": [{"PaperId": 2044014395, "PaperTitle": "metronome operating system level performance management via self adaptive computing", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 66, "Affiliations": {"harvard university": 1.0, "massachusetts institute of technology": 3.0, "polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive power management of on-chip video memory for multiview video coding.", "DBLP authors": ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2060846336, "PaperTitle": "adaptive power management of on chip video memory for multiview video coding", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency.", "DBLP authors": ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "year": 2012, "MAG papers": [{"PaperId": 2012623042, "PaperTitle": "heterogeneous multi channel fine grained dram control for both system performance and power efficiency", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Joint management of RAM and flash memory with access pattern considerations.", "DBLP authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2012, "MAG papers": [{"PaperId": 2077410202, "PaperTitle": "joint management of ram and flash memory with access pattern considerations", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"center for information technology": 2.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU.", "DBLP authors": ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "year": 2012, "MAG papers": [{"PaperId": 2076217257, "PaperTitle": "hybrid dram pram based main memory for single chip cpu gpu", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"pohang university of science and technology": 4.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Write performance improvement by hiding R drift latency in phase-change RAM.", "DBLP authors": ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2012, "MAG papers": [{"PaperId": 1984381469, "PaperTitle": "write performance improvement by hiding r drift latency in phase change ram", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "year": 2012, "MAG papers": [{"PaperId": 2043465878, "PaperTitle": "constructing large and fast multi level cell stt mram based cache for embedded processors", "Year": 2012, "CitationCount": 65, "EstimatedCitation": 84, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Incorrect systems: it's not the problem, it's the solution.", "DBLP authors": ["Christoph M. Kirsch", "Hannes Payer"], "year": 2012, "MAG papers": [{"PaperId": 2160059864, "PaperTitle": "incorrect systems it s not the problem it s the solution", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of salzburg": 2.0}}], "source": "ES"}, {"DBLP title": "On software design for stochastic processors.", "DBLP authors": ["Joseph Sloan", "John Sartori", "Rakesh Kumar"], "year": 2012, "MAG papers": [{"PaperId": 2129079372, "PaperTitle": "on software design for stochastic processors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "What to do about the end of Moore's law, probably!", "DBLP authors": ["Krishna V. Palem", "Lingamneni Avinash"], "year": 2012, "MAG papers": [{"PaperId": 2072343993, "PaperTitle": "what to do about the end of moore s law probably", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 55, "Affiliations": {"nanyang technological university": 1.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Obtaining and reasoning about good enough software.", "DBLP authors": ["Martin C. Rinard"], "year": 2012, "MAG papers": [{"PaperId": 2131861073, "PaperTitle": "obtaining and reasoning about good enough software", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Improving gate-level simulation accuracy when unknowns exist.", "DBLP authors": ["Kai-Hui Chang", "Chris Browy"], "year": 2012, "MAG papers": [{"PaperId": 1971807768, "PaperTitle": "improving gate level simulation accuracy when unknowns exist", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automated feature localization for hardware designs using coverage metrics.", "DBLP authors": ["Jan Malburg", "Alexander Finder", "G\u00f6rschwin Fey"], "year": 2012, "MAG papers": [{"PaperId": 2395469942, "PaperTitle": "automated feature localization for hardware designs using coverage metrics", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 2.0, "german aerospace center": 1.0}}, {"PaperId": 1964621223, "PaperTitle": "automated feature localization for hardware designs using coverage metrics", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"german aerospace center": 1.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Path directed abstraction and refinement in SAT-based design debugging.", "DBLP authors": ["Brian Keng", "Andreas G. Veneris"], "year": 2012, "MAG papers": [{"PaperId": 2026007917, "PaperTitle": "path directed abstraction and refinement in sat based design debugging", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Checking architectural outputs instruction-by-instruction on acceleration platforms.", "DBLP authors": ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 2125840012, "PaperTitle": "checking architectural outputs instruction by instruction on acceleration platforms", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of michigan": 2.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Standard cell sizing for subthreshold operation.", "DBLP authors": ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jos\u00e9 Pineda de Gyvez"], "year": 2012, "MAG papers": [{"PaperId": 2004113442, "PaperTitle": "standard cell sizing for subthreshold operation", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"imec": 3.0}}], "source": "ES"}, {"DBLP title": "Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits.", "DBLP authors": ["Mingoo Seok"], "year": 2012, "MAG papers": [{"PaperId": 1992373463, "PaperTitle": "decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Regaining throughput using completion detection for error-resilient, near-threshold logic.", "DBLP authors": ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"], "year": 2012, "MAG papers": [{"PaperId": 2104776782, "PaperTitle": "regaining throughput using completion detection for error resilient near threshold logic", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"oregon state university": 3.0}}], "source": "ES"}, {"DBLP title": "Process variation in near-threshold wide SIMD architectures.", "DBLP authors": ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "year": 2012, "MAG papers": [{"PaperId": 2024702153, "PaperTitle": "process variation in near threshold wide simd architectures", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of michigan": 7.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Run-time power-down strategies for real-time SDRAM memory controllers.", "DBLP authors": ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"], "year": 2012, "MAG papers": [{"PaperId": 1978052494, "PaperTitle": "run time power down strategies for real time sdram memory controllers", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"eindhoven university of technology": 2.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Embedding statistical tests for on-chip dynamic voltage and temperature monitoring.", "DBLP authors": ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beign\u00e9"], "year": 2012, "MAG papers": [{"PaperId": 1997298515, "PaperTitle": "embedding statistical tests for on chip dynamic voltage and temperature monitoring", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices.", "DBLP authors": ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "year": 2012, "MAG papers": [{"PaperId": 2063599058, "PaperTitle": "quality retaining oled dynamic voltage scaling for video streaming applications on mobile devices", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 58, "Affiliations": {"city university of hong kong": 2.0, "university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Traffic-aware power optimization for network applications on multicore servers.", "DBLP authors": ["Jilong Kuang", "Laxmi N. Bhuyan", "Raymond Klefstad"], "year": 2012, "MAG papers": [{"PaperId": 2148365656, "PaperTitle": "traffic aware power optimization for network applications on multicore servers", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Alternate hammering test for application-specific DRAMs and an industrial case study.", "DBLP authors": ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "year": 2012, "MAG papers": [{"PaperId": 2008861475, "PaperTitle": "alternate hammering test for application specific drams and an industrial case study", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national chiao tung university": 2.0, "mediatek": 1.0, "united microelectronics corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Goal-oriented stimulus generation for analog circuits.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "year": 2012, "MAG papers": [{"PaperId": 1992306745, "PaperTitle": "goal oriented stimulus generation for analog circuits", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation.", "DBLP authors": ["Fangming Ye", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 1987638749, "PaperTitle": "tsv open defects in 3d integrated circuits characterization test and optimal spare allocation", "Year": 2012, "CitationCount": 95, "EstimatedCitation": 119, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Small delay testing for TSVs in 3-D ICs.", "DBLP authors": ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "year": 2012, "MAG papers": [{"PaperId": 1985664729, "PaperTitle": "small delay testing for tsvs in 3 d ics", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 71, "Affiliations": {"mentor graphics": 3.0, "national tsing hua university": 2.0, "industrial technology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "Yield estimation via multi-cones.", "DBLP authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "year": 2012, "MAG papers": [{"PaperId": 2067378304, "PaperTitle": "yield estimation via multi cones", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"american university of beirut": 1.0, "ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits.", "DBLP authors": ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2163637641, "PaperTitle": "efficient trimmed sample monte carlo methodology and yield aware design flow for analog circuits", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tsmc": 5.0}}], "source": "ES"}, {"DBLP title": "Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng"], "year": 2012, "MAG papers": [{"PaperId": 2142227654, "PaperTitle": "towards efficient spice accurate nonlinear circuit simulation with on the fly support circuit preconditioners", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Sparse LU factorization for parallel circuit simulation on GPU.", "DBLP authors": ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "year": 2012, "MAG papers": [{"PaperId": 2130886743, "PaperTitle": "sparse lu factorization for parallel circuit simulation on gpu", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Assessing the performance limits of parallelized near-threshold computing.", "DBLP authors": ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2012, "MAG papers": [{"PaperId": 2085503707, "PaperTitle": "assessing the performance limits of parallelized near threshold computing", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 65, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "Near-threshold voltage (NTV) design: opportunities and challenges.", "DBLP authors": ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "year": 2012, "MAG papers": [{"PaperId": 2168159483, "PaperTitle": "near threshold voltage ntv design opportunities and challenges", "Year": 2012, "CitationCount": 196, "EstimatedCitation": 296, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Near-threshold operation for power-efficient computing?: it depends...", "DBLP authors": ["Leland Chang", "Wilfried Haensch"], "year": 2012, "MAG papers": [{"PaperId": 1966483730, "PaperTitle": "near threshold operation for power efficient computing it depends", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate process-hotspot detection using critical design rule extraction.", "DBLP authors": ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "year": 2012, "MAG papers": [{"PaperId": 2068961782, "PaperTitle": "accurate process hotspot detection using critical design rule extraction", "Year": 2012, "CitationCount": 62, "EstimatedCitation": 69, "Affiliations": {"stanford university": 1.0, "synopsys": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Improved tangent space based distance metric for accurate lithographic hotspot classification.", "DBLP authors": ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "year": 2012, "MAG papers": [{"PaperId": 2052332151, "PaperTitle": "improved tangent space based distance metric for accurate lithographic hotspot classification", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"synopsys": 1.0, "stanford university": 1.0, "fudan university": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous flare level and flare variation minimization with dummification in EUVL.", "DBLP authors": ["Shao-Yun Fang", "Yao-Wen Chang"], "year": 2012, "MAG papers": [{"PaperId": 2031031170, "PaperTitle": "simultaneous flare level and flare variation minimization with dummification in euvl", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A novel layout decomposition algorithm for triple patterning lithography.", "DBLP authors": ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"], "year": 2012, "MAG papers": [{"PaperId": 2172169799, "PaperTitle": "a novel layout decomposition algorithm for triple patterning lithography", "Year": 2012, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method.", "DBLP authors": ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2058578697, "PaperTitle": "ps3 ram a fast portable and scalable statistical stt ram reliability analysis method", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of pittsburgh": 3.0, "pennsylvania state university": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting narrow-width values for process variation-tolerant 3-D microprocessors.", "DBLP authors": ["Joonho Kong", "Sung Woo Chung"], "year": 2012, "MAG papers": [{"PaperId": 2017346811, "PaperTitle": "exploiting narrow width values for process variation tolerant 3 d microprocessors", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"korea university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware synthesis of recursive functions through partial stream rewriting.", "DBLP authors": ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"], "year": 2012, "MAG papers": [{"PaperId": 1969407187, "PaperTitle": "hardware synthesis of recursive functions through partial stream rewriting", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of arkansas": 1.0, "university of rostock": 2.0}}], "source": "ES"}, {"DBLP title": "Chisel: constructing hardware in a Scala embedded language.", "DBLP authors": ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "year": 2012, "MAG papers": [{"PaperId": 1983394510, "PaperTitle": "chisel constructing hardware in a scala embedded language", "Year": 2012, "CitationCount": 320, "EstimatedCitation": 569, "Affiliations": {"university of california berkeley": 8.0}}], "source": "ES"}, {"DBLP title": "Specification and synthesis of hardware checkpointing and rollback mechanisms.", "DBLP authors": ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "year": 2012, "MAG papers": [{"PaperId": 2039024767, "PaperTitle": "specification and synthesis of hardware checkpointing and rollback mechanisms", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimizing memory hierarchy allocation with loop transformations for high-level synthesis.", "DBLP authors": ["Jason Cong", "Peng Zhang", "Yi Zou"], "year": 2012, "MAG papers": [{"PaperId": 1977813547, "PaperTitle": "optimizing memory hierarchy allocation with loop transformations for high level synthesis", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 75, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "A metric for layout-friendly microarchitecture optimization in high-level synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu"], "year": 2012, "MAG papers": [{"PaperId": 2146241631, "PaperTitle": "a metric for layout friendly microarchitecture optimization in high level synthesis", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Computer generation of streaming sorting networks.", "DBLP authors": ["Marcela Zuluaga", "Peter A. Milder", "Markus P\u00fcschel"], "year": 2012, "MAG papers": [{"PaperId": 2037524288, "PaperTitle": "computer generation of streaming sorting networks", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"eth zurich": 2.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs.", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "year": 2012, "MAG papers": [{"PaperId": 2052559368, "PaperTitle": "communication aware mapping of kpn applications onto heterogeneous mpsocs", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 67, "Affiliations": {"rwth aachen university": 4.0}}], "source": "ES"}, {"DBLP title": "Unrolling and retiming of stream applications onto embedded multicore processors.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2012, "MAG papers": [{"PaperId": 1995225987, "PaperTitle": "unrolling and retiming of stream applications onto embedded multicore processors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems.", "DBLP authors": ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles W. Anderson"], "year": 2012, "MAG papers": [{"PaperId": 2029951793, "PaperTitle": "exploiting spatiotemporal and device contexts for energy efficient mobile embedded systems", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"colorado state university": 4.0}}], "source": "ES"}, {"DBLP title": "EPIMap: using epimorphism to map applications on CGRAs.", "DBLP authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "year": 2012, "MAG papers": [{"PaperId": 2023027709, "PaperTitle": "epimap using epimorphism to map applications on cgras", "Year": 2012, "CitationCount": 81, "EstimatedCitation": 111, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Instruction scheduling for reliability-aware compilation.", "DBLP authors": ["Semeen Rehman", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2033908103, "PaperTitle": "instruction scheduling for reliability aware compilation", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Compiling for energy efficiency on timing speculative processors.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2012, "MAG papers": [{"PaperId": 2098339342, "PaperTitle": "compiling for energy efficiency on timing speculative processors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}]