[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/VarSelectGenStmt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 179
LIB: work
FILE: ${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv
n<> u<178> t<Top_level_rule> c<1> l<1:1> el<25:1>
  n<> u<1> t<Null_rule> p<178> s<177> l<1:1>
  n<> u<177> t<Source_text> p<178> c<47> l<1:1> el<23:10>
    n<> u<47> t<Description> p<177> c<46> s<176> l<1:1> el<6:10>
      n<> u<46> t<Module_declaration> p<47> c<44> l<1:1> el<6:10>
        n<> u<44> t<Module_ansi_header> p<46> c<2> s<45> l<1:1> el<4:3>
          n<module> u<2> t<Module_keyword> p<44> s<3> l<1:1> el<1:7>
          n<aes_sbox> u<3> t<STRING_CONST> p<44> s<4> l<1:8> el<1:16>
          n<> u<4> t<Package_import_declaration_list> p<44> s<43> l<2:1> el<2:1>
          n<> u<43> t<Port_declaration_list> p<44> c<42> l<2:1> el<4:2>
            n<> u<42> t<Ansi_port_declaration> p<43> c<40> l<3:3> el<3:38>
              n<> u<40> t<Net_port_header> p<42> c<5> s<41> l<3:3> el<3:31>
                n<> u<5> t<PortDir_Inp> p<40> s<39> l<3:3> el<3:8>
                n<> u<39> t<Net_port_type> p<40> c<38> l<3:10> el<3:31>
                  n<> u<38> t<Data_type_or_implicit> p<39> c<37> l<3:10> el<3:31>
                    n<> u<37> t<Data_type> p<38> c<6> l<3:10> el<3:31>
                      n<> u<6> t<IntVec_TypeLogic> p<37> s<16> l<3:10> el<3:15>
                      n<> u<16> t<Packed_dimension> p<37> c<15> s<26> l<3:16> el<3:21>
                        n<> u<15> t<Constant_range> p<16> c<10> l<3:17> el<3:20>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:17> el<3:18>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<3:17> el<3:18>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<3:17> el<3:18>
                                n<3> u<7> t<INT_CONST> p<8> l<3:17> el<3:18>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<3:19> el<3:20>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<3:19> el<3:20>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<3:19> el<3:20>
                                n<0> u<11> t<INT_CONST> p<12> l<3:19> el<3:20>
                      n<> u<26> t<Packed_dimension> p<37> c<25> s<36> l<3:21> el<3:26>
                        n<> u<25> t<Constant_range> p<26> c<20> l<3:22> el<3:25>
                          n<> u<20> t<Constant_expression> p<25> c<19> s<24> l<3:22> el<3:23>
                            n<> u<19> t<Constant_primary> p<20> c<18> l<3:22> el<3:23>
                              n<> u<18> t<Primary_literal> p<19> c<17> l<3:22> el<3:23>
                                n<3> u<17> t<INT_CONST> p<18> l<3:22> el<3:23>
                          n<> u<24> t<Constant_expression> p<25> c<23> l<3:24> el<3:25>
                            n<> u<23> t<Constant_primary> p<24> c<22> l<3:24> el<3:25>
                              n<> u<22> t<Primary_literal> p<23> c<21> l<3:24> el<3:25>
                                n<0> u<21> t<INT_CONST> p<22> l<3:24> el<3:25>
                      n<> u<36> t<Packed_dimension> p<37> c<35> l<3:26> el<3:31>
                        n<> u<35> t<Constant_range> p<36> c<30> l<3:27> el<3:30>
                          n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<3:27> el<3:28>
                            n<> u<29> t<Constant_primary> p<30> c<28> l<3:27> el<3:28>
                              n<> u<28> t<Primary_literal> p<29> c<27> l<3:27> el<3:28>
                                n<7> u<27> t<INT_CONST> p<28> l<3:27> el<3:28>
                          n<> u<34> t<Constant_expression> p<35> c<33> l<3:29> el<3:30>
                            n<> u<33> t<Constant_primary> p<34> c<32> l<3:29> el<3:30>
                              n<> u<32> t<Primary_literal> p<33> c<31> l<3:29> el<3:30>
                                n<0> u<31> t<INT_CONST> p<32> l<3:29> el<3:30>
              n<data_i> u<41> t<STRING_CONST> p<42> l<3:32> el<3:38>
        n<> u<45> t<ENDMODULE> p<46> l<6:1> el<6:10>
    n<> u<176> t<Description> p<177> c<175> l<8:1> el<23:10>
      n<> u<175> t<Module_declaration> p<176> c<91> l<8:1> el<23:10>
        n<> u<91> t<Module_ansi_header> p<175> c<48> s<92> l<8:1> el<11:3>
          n<module> u<48> t<Module_keyword> p<91> s<49> l<8:1> el<8:7>
          n<aes_sub_bytes> u<49> t<STRING_CONST> p<91> s<50> l<8:8> el<8:21>
          n<> u<50> t<Package_import_declaration_list> p<91> s<51> l<8:22> el<8:22>
          n<> u<51> t<Parameter_port_list> p<91> s<90> l<8:22> el<9:2>
          n<> u<90> t<Port_declaration_list> p<91> c<89> l<9:3> el<11:2>
            n<> u<89> t<Ansi_port_declaration> p<90> c<87> l<10:3> el<10:38>
              n<> u<87> t<Net_port_header> p<89> c<52> s<88> l<10:3> el<10:31>
                n<> u<52> t<PortDir_Inp> p<87> s<86> l<10:3> el<10:8>
                n<> u<86> t<Net_port_type> p<87> c<85> l<10:10> el<10:31>
                  n<> u<85> t<Data_type_or_implicit> p<86> c<84> l<10:10> el<10:31>
                    n<> u<84> t<Data_type> p<85> c<53> l<10:10> el<10:31>
                      n<> u<53> t<IntVec_TypeLogic> p<84> s<63> l<10:10> el<10:15>
                      n<> u<63> t<Packed_dimension> p<84> c<62> s<73> l<10:16> el<10:21>
                        n<> u<62> t<Constant_range> p<63> c<57> l<10:17> el<10:20>
                          n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<10:17> el<10:18>
                            n<> u<56> t<Constant_primary> p<57> c<55> l<10:17> el<10:18>
                              n<> u<55> t<Primary_literal> p<56> c<54> l<10:17> el<10:18>
                                n<3> u<54> t<INT_CONST> p<55> l<10:17> el<10:18>
                          n<> u<61> t<Constant_expression> p<62> c<60> l<10:19> el<10:20>
                            n<> u<60> t<Constant_primary> p<61> c<59> l<10:19> el<10:20>
                              n<> u<59> t<Primary_literal> p<60> c<58> l<10:19> el<10:20>
                                n<0> u<58> t<INT_CONST> p<59> l<10:19> el<10:20>
                      n<> u<73> t<Packed_dimension> p<84> c<72> s<83> l<10:21> el<10:26>
                        n<> u<72> t<Constant_range> p<73> c<67> l<10:22> el<10:25>
                          n<> u<67> t<Constant_expression> p<72> c<66> s<71> l<10:22> el<10:23>
                            n<> u<66> t<Constant_primary> p<67> c<65> l<10:22> el<10:23>
                              n<> u<65> t<Primary_literal> p<66> c<64> l<10:22> el<10:23>
                                n<3> u<64> t<INT_CONST> p<65> l<10:22> el<10:23>
                          n<> u<71> t<Constant_expression> p<72> c<70> l<10:24> el<10:25>
                            n<> u<70> t<Constant_primary> p<71> c<69> l<10:24> el<10:25>
                              n<> u<69> t<Primary_literal> p<70> c<68> l<10:24> el<10:25>
                                n<0> u<68> t<INT_CONST> p<69> l<10:24> el<10:25>
                      n<> u<83> t<Packed_dimension> p<84> c<82> l<10:26> el<10:31>
                        n<> u<82> t<Constant_range> p<83> c<77> l<10:27> el<10:30>
                          n<> u<77> t<Constant_expression> p<82> c<76> s<81> l<10:27> el<10:28>
                            n<> u<76> t<Constant_primary> p<77> c<75> l<10:27> el<10:28>
                              n<> u<75> t<Primary_literal> p<76> c<74> l<10:27> el<10:28>
                                n<7> u<74> t<INT_CONST> p<75> l<10:27> el<10:28>
                          n<> u<81> t<Constant_expression> p<82> c<80> l<10:29> el<10:30>
                            n<> u<80> t<Constant_primary> p<81> c<79> l<10:29> el<10:30>
                              n<> u<79> t<Primary_literal> p<80> c<78> l<10:29> el<10:30>
                                n<0> u<78> t<INT_CONST> p<79> l<10:29> el<10:30>
              n<data_i> u<88> t<STRING_CONST> p<89> l<10:32> el<10:38>
        n<// Individually substitute bytes> u<92> t<LINE_COMMENT> p<175> s<173> l<13:3> el<13:35>
        n<> u<173> t<Non_port_module_item> p<175> c<172> s<174> l<14:3> el<21:6>
          n<> u<172> t<Module_or_generate_item> p<173> c<171> l<14:3> el<21:6>
            n<> u<171> t<Module_common_item> p<172> c<170> l<14:3> el<21:6>
              n<> u<170> t<Loop_generate_construct> p<171> c<98> l<14:3> el<21:6>
                n<> u<98> t<Genvar_initialization> p<170> c<93> s<108> l<14:8> el<14:20>
                  n<j> u<93> t<STRING_CONST> p<98> s<97> l<14:15> el<14:16>
                  n<> u<97> t<Constant_expression> p<98> c<96> l<14:19> el<14:20>
                    n<> u<96> t<Constant_primary> p<97> c<95> l<14:19> el<14:20>
                      n<> u<95> t<Primary_literal> p<96> c<94> l<14:19> el<14:20>
                        n<0> u<94> t<INT_CONST> p<95> l<14:19> el<14:20>
                n<> u<108> t<Constant_expression> p<170> c<102> s<111> l<14:22> el<14:27>
                  n<> u<102> t<Constant_expression> p<108> c<101> s<107> l<14:22> el<14:23>
                    n<> u<101> t<Constant_primary> p<102> c<100> l<14:22> el<14:23>
                      n<> u<100> t<Primary_literal> p<101> c<99> l<14:22> el<14:23>
                        n<j> u<99> t<STRING_CONST> p<100> l<14:22> el<14:23>
                  n<> u<107> t<BinOp_Less> p<108> s<106> l<14:24> el<14:25>
                  n<> u<106> t<Constant_expression> p<108> c<105> l<14:26> el<14:27>
                    n<> u<105> t<Constant_primary> p<106> c<104> l<14:26> el<14:27>
                      n<> u<104> t<Primary_literal> p<105> c<103> l<14:26> el<14:27>
                        n<2> u<103> t<INT_CONST> p<104> l<14:26> el<14:27>
                n<> u<111> t<Genvar_iteration> p<170> c<109> s<169> l<14:29> el<14:32>
                  n<j> u<109> t<STRING_CONST> p<111> s<110> l<14:29> el<14:30>
                  n<> u<110> t<IncDec_PlusPlus> p<111> l<14:30> el<14:32>
                n<> u<169> t<Generate_item> p<170> c<168> l<14:34> el<21:6>
                  n<> u<168> t<Generate_begin_end_block> p<169> c<112> l<14:34> el<21:6>
                    n<gen_sbox_j> u<112> t<STRING_CONST> p<168> s<166> l<14:42> el<14:52>
                    n<> u<166> t<Generate_item> p<168> c<165> s<167> l<15:5> el<20:8>
                      n<> u<165> t<Module_or_generate_item> p<166> c<164> l<15:5> el<20:8>
                        n<> u<164> t<Module_common_item> p<165> c<163> l<15:5> el<20:8>
                          n<> u<163> t<Loop_generate_construct> p<164> c<118> l<15:5> el<20:8>
                            n<> u<118> t<Genvar_initialization> p<163> c<113> s<128> l<15:10> el<15:22>
                              n<i> u<113> t<STRING_CONST> p<118> s<117> l<15:17> el<15:18>
                              n<> u<117> t<Constant_expression> p<118> c<116> l<15:21> el<15:22>
                                n<> u<116> t<Constant_primary> p<117> c<115> l<15:21> el<15:22>
                                  n<> u<115> t<Primary_literal> p<116> c<114> l<15:21> el<15:22>
                                    n<0> u<114> t<INT_CONST> p<115> l<15:21> el<15:22>
                            n<> u<128> t<Constant_expression> p<163> c<122> s<131> l<15:24> el<15:29>
                              n<> u<122> t<Constant_expression> p<128> c<121> s<127> l<15:24> el<15:25>
                                n<> u<121> t<Constant_primary> p<122> c<120> l<15:24> el<15:25>
                                  n<> u<120> t<Primary_literal> p<121> c<119> l<15:24> el<15:25>
                                    n<i> u<119> t<STRING_CONST> p<120> l<15:24> el<15:25>
                              n<> u<127> t<BinOp_Less> p<128> s<126> l<15:26> el<15:27>
                              n<> u<126> t<Constant_expression> p<128> c<125> l<15:28> el<15:29>
                                n<> u<125> t<Constant_primary> p<126> c<124> l<15:28> el<15:29>
                                  n<> u<124> t<Primary_literal> p<125> c<123> l<15:28> el<15:29>
                                    n<2> u<123> t<INT_CONST> p<124> l<15:28> el<15:29>
                            n<> u<131> t<Genvar_iteration> p<163> c<129> s<162> l<15:31> el<15:34>
                              n<i> u<129> t<STRING_CONST> p<131> s<130> l<15:31> el<15:32>
                              n<> u<130> t<IncDec_PlusPlus> p<131> l<15:32> el<15:34>
                            n<> u<162> t<Generate_item> p<163> c<161> l<15:36> el<20:8>
                              n<> u<161> t<Generate_begin_end_block> p<162> c<132> l<15:36> el<20:8>
                                n<gen_sbox_i> u<132> t<STRING_CONST> p<161> s<159> l<15:44> el<15:54>
                                n<> u<159> t<Generate_item> p<161> c<158> s<160> l<16:7> el<19:9>
                                  n<> u<158> t<Module_or_generate_item> p<159> c<157> l<16:7> el<19:9>
                                    n<> u<157> t<Module_instantiation> p<158> c<133> l<16:7> el<19:9>
                                      n<aes_sbox> u<133> t<STRING_CONST> p<157> s<134> l<16:7> el<16:15>
                                      n<> u<134> t<Parameter_value_assignment> p<157> s<156> l<16:16> el<17:8>
                                      n<> u<156> t<Hierarchical_instance> p<157> c<136> l<17:9> el<19:8>
                                        n<> u<136> t<Name_of_instance> p<156> c<135> s<155> l<17:9> el<17:20>
                                          n<aes_sbox_ij> u<135> t<STRING_CONST> p<136> l<17:9> el<17:20>
                                        n<> u<155> t<Port_connection_list> p<156> c<154> l<18:9> el<18:33>
                                          n<> u<154> t<Named_port_connection> p<155> c<137> l<18:9> el<18:33>
                                            n<data_i> u<137> t<STRING_CONST> p<154> s<152> l<18:10> el<18:16>
                                            n<> u<152> t<OPEN_PARENS> p<154> s<151> l<18:17> el<18:18>
                                            n<> u<151> t<Expression> p<154> c<150> s<153> l<18:19> el<18:31>
                                              n<> u<150> t<Primary> p<151> c<149> l<18:19> el<18:31>
                                                n<> u<149> t<Complex_func_call> p<150> c<138> l<18:19> el<18:31>
                                                  n<data_i> u<138> t<STRING_CONST> p<149> s<148> l<18:19> el<18:25>
                                                  n<> u<148> t<Select> p<149> c<147> l<18:25> el<18:31>
                                                    n<> u<147> t<Bit_select> p<148> c<142> l<18:25> el<18:31>
                                                      n<> u<142> t<Expression> p<147> c<141> s<146> l<18:26> el<18:27>
                                                        n<> u<141> t<Primary> p<142> c<140> l<18:26> el<18:27>
                                                          n<> u<140> t<Primary_literal> p<141> c<139> l<18:26> el<18:27>
                                                            n<i> u<139> t<STRING_CONST> p<140> l<18:26> el<18:27>
                                                      n<> u<146> t<Expression> p<147> c<145> l<18:29> el<18:30>
                                                        n<> u<145> t<Primary> p<146> c<144> l<18:29> el<18:30>
                                                          n<> u<144> t<Primary_literal> p<145> c<143> l<18:29> el<18:30>
                                                            n<j> u<143> t<STRING_CONST> p<144> l<18:29> el<18:30>
                                            n<> u<153> t<CLOSE_PARENS> p<154> l<18:32> el<18:33>
                                n<> u<160> t<END> p<161> l<20:5> el<20:8>
                    n<> u<167> t<END> p<168> l<21:3> el<21:6>
        n<> u<174> t<ENDMODULE> p<175> l<23:1> el<23:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv:1:1: No timescale set for "aes_sbox".
[WRN:PA0205] ${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv:8:1: No timescale set for "aes_sub_bytes".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv:1:1: Compile module "work@aes_sbox".
[INF:CP0303] ${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv:8:1: Compile module "work@aes_sub_bytes".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  2
Constant                                               4
Design                                                 1
GenFor                                                 2
Identifier                                             4
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         2
Net                                                    2
Operation                                              4
Port                                                   3
RefModule                                              1
RefObj                                                 6
RefTypespec                                            4
SourceFile                                             1
VarSelect                                              1
Variable                                               2
------------------------------------------------------------
Total:                                                47
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/VarSelectGenStmt/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@aes_sbox)
    |vpiParent:
    \_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
    |vpiName:work@aes_sbox
  |vpiTypespec:
  \_LogicTypespec: , line:3:10, endln:3:15
    |vpiParent:
    \_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:10, endln:3:15
  |vpiImportTypespec:
  \_Net: (work@aes_sbox.data_i), line:3:32, endln:3:38
    |vpiParent:
    \_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@aes_sbox.data_i), line:3:10, endln:3:15
      |vpiParent:
      \_Net: (work@aes_sbox.data_i), line:3:32, endln:3:38
      |vpiFullName:work@aes_sbox.data_i
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:15
    |vpiName:data_i
    |vpiFullName:work@aes_sbox.data_i
    |vpiNetType:36
  |vpiDefName:work@aes_sbox
  |vpiNet:
  \_Net: (work@aes_sbox.data_i), line:3:32, endln:3:38
  |vpiPort:
  \_Port: (data_i), line:3:32, endln:3:38
    |vpiParent:
    \_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
    |vpiName:data_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@aes_sbox.data_i), line:3:10, endln:3:15
      |vpiParent:
      \_Port: (data_i), line:3:32, endln:3:38
      |vpiFullName:work@aes_sbox.data_i
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:15
|vpiAllModules:
\_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@aes_sub_bytes)
    |vpiParent:
    \_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
    |vpiName:work@aes_sub_bytes
  |vpiInternalScope:
  \_GenFor: (work@aes_sub_bytes), line:14:3, endln:21:6
    |vpiParent:
    \_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
    |vpiFullName:work@aes_sub_bytes
    |vpiVariable:
    \_Variable: (work@aes_sub_bytes.j), line:14:15, endln:14:16
      |vpiParent:
      \_GenFor: (work@aes_sub_bytes), line:14:3, endln:21:6
      |vpiName:j
      |vpiFullName:work@aes_sub_bytes.j
    |vpiInternalScope:
    \_Begin: (work@aes_sub_bytes.gen_sbox_j), line:14:34, endln:21:6
      |vpiParent:
      \_GenFor: (work@aes_sub_bytes), line:14:3, endln:21:6
      |vpiName:
      \_Identifier: (gen_sbox_j)
        |vpiParent:
        \_Begin: (work@aes_sub_bytes.gen_sbox_j), line:14:34, endln:21:6
        |vpiName:gen_sbox_j
      |vpiFullName:work@aes_sub_bytes.gen_sbox_j
      |vpiInternalScope:
      \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
        |vpiParent:
        \_Begin: (work@aes_sub_bytes.gen_sbox_j), line:14:34, endln:21:6
        |vpiFullName:work@aes_sub_bytes.gen_sbox_j
        |vpiVariable:
        \_Variable: (work@aes_sub_bytes.gen_sbox_j.i), line:15:17, endln:15:18
          |vpiParent:
          \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
          |vpiName:i
          |vpiFullName:work@aes_sub_bytes.gen_sbox_j.i
        |vpiInternalScope:
        \_Begin: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i), line:15:36, endln:20:8
          |vpiParent:
          \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
          |vpiName:
          \_Identifier: (gen_sbox_i)
            |vpiParent:
            \_Begin: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i), line:15:36, endln:20:8
            |vpiName:gen_sbox_i
          |vpiFullName:work@aes_sub_bytes.gen_sbox_j.gen_sbox_i
          |vpiTypespec:
          \_ModuleTypespec: (aes_sbox)
            |vpiParent:
            \_Design: (unnamed)
            |vpiName:aes_sbox
            |vpiModule:
            \_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
          |vpiStmt:
          \_RefModule: work@aes_sbox (aes_sbox_ij), line:16:7, endln:16:15
            |vpiParent:
            \_Begin: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i), line:15:36, endln:20:8
            |vpiName:aes_sbox_ij
            |vpiDefName:work@aes_sbox
            |vpiActual:
            \_Module: work@aes_sbox (work@aes_sbox), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:1:1, endln:6:10
            |vpiPort:
            \_Port: (data_i), line:18:10, endln:18:16
              |vpiParent:
              \_RefModule: work@aes_sbox (aes_sbox_ij), line:16:7, endln:16:15
              |vpiName:data_i
              |vpiHighConn:
              \_VarSelect: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i), line:18:19, endln:18:31
                |vpiParent:
                \_Port: (data_i), line:18:10, endln:18:16
                |vpiName:data_i
                |vpiFullName:work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i
                |vpiActual:
                \_Net: (work@aes_sub_bytes.data_i), line:10:32, endln:10:38
                |vpiIndex:
                \_RefObj: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i.i), line:18:26, endln:18:27
                  |vpiParent:
                  \_VarSelect: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i), line:18:19, endln:18:31
                  |vpiName:i
                  |vpiFullName:work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i.i
                  |vpiActual:
                  \_Variable: (work@aes_sub_bytes.gen_sbox_j.i), line:15:17, endln:15:18
                |vpiIndex:
                \_RefObj: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i.j), line:18:29, endln:18:30
                  |vpiParent:
                  \_VarSelect: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i), line:18:19, endln:18:31
                  |vpiName:j
                  |vpiFullName:work@aes_sub_bytes.gen_sbox_j.gen_sbox_i.aes_sbox_ij.data_i.data_i.j
                  |vpiActual:
                  \_Variable: (work@aes_sub_bytes.j), line:14:15, endln:14:16
        |vpiImportTypespec:
        \_Variable: (work@aes_sub_bytes.gen_sbox_j.i), line:15:17, endln:15:18
        |vpiForInitStmt:
        \_Assignment: , line:15:10, endln:15:22
          |vpiParent:
          \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
          |vpiRhs:
          \_Constant: , line:15:21, endln:15:22
            |vpiParent:
            \_Assignment: , line:15:10, endln:15:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_Variable: (work@aes_sub_bytes.gen_sbox_j.i), line:15:17, endln:15:18
        |vpiCondition:
        \_Operation: , line:15:24, endln:15:29
          |vpiParent:
          \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@aes_sub_bytes.gen_sbox_j.i), line:15:24, endln:15:25
            |vpiParent:
            \_Operation: , line:15:24, endln:15:29
            |vpiName:i
            |vpiFullName:work@aes_sub_bytes.gen_sbox_j.i
            |vpiActual:
            \_Variable: (work@aes_sub_bytes.gen_sbox_j.i), line:15:17, endln:15:18
          |vpiOperand:
          \_Constant: , line:15:28, endln:15:29
            |vpiParent:
            \_Operation: , line:15:24, endln:15:29
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiForIncStmt:
        \_Operation: , line:15:31, endln:15:34
          |vpiParent:
          \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@aes_sub_bytes.gen_sbox_j.i), line:15:31, endln:15:32
            |vpiParent:
            \_Operation: , line:15:31, endln:15:34
            |vpiName:i
            |vpiFullName:work@aes_sub_bytes.gen_sbox_j.i
            |vpiActual:
            \_Variable: (work@aes_sub_bytes.gen_sbox_j.i), line:15:17, endln:15:18
        |vpiStmt:
        \_Begin: (work@aes_sub_bytes.gen_sbox_j.gen_sbox_i), line:15:36, endln:20:8
      |vpiStmt:
      \_GenFor: (work@aes_sub_bytes.gen_sbox_j), line:15:5, endln:20:8
    |vpiImportTypespec:
    \_Variable: (work@aes_sub_bytes.j), line:14:15, endln:14:16
    |vpiForInitStmt:
    \_Assignment: , line:14:8, endln:14:20
      |vpiParent:
      \_GenFor: (work@aes_sub_bytes), line:14:3, endln:21:6
      |vpiRhs:
      \_Constant: , line:14:19, endln:14:20
        |vpiParent:
        \_Assignment: , line:14:8, endln:14:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_Variable: (work@aes_sub_bytes.j), line:14:15, endln:14:16
    |vpiCondition:
    \_Operation: , line:14:22, endln:14:27
      |vpiParent:
      \_GenFor: (work@aes_sub_bytes), line:14:3, endln:21:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@aes_sub_bytes.j), line:14:22, endln:14:23
        |vpiParent:
        \_Operation: , line:14:22, endln:14:27
        |vpiName:j
        |vpiFullName:work@aes_sub_bytes.j
        |vpiActual:
        \_Variable: (work@aes_sub_bytes.j), line:14:15, endln:14:16
      |vpiOperand:
      \_Constant: , line:14:26, endln:14:27
        |vpiParent:
        \_Operation: , line:14:22, endln:14:27
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:14:29, endln:14:32
      |vpiParent:
      \_GenFor: (work@aes_sub_bytes), line:14:3, endln:21:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@aes_sub_bytes.j), line:14:29, endln:14:30
        |vpiParent:
        \_Operation: , line:14:29, endln:14:32
        |vpiName:j
        |vpiFullName:work@aes_sub_bytes.j
        |vpiActual:
        \_Variable: (work@aes_sub_bytes.j), line:14:15, endln:14:16
    |vpiStmt:
    \_Begin: (work@aes_sub_bytes.gen_sbox_j), line:14:34, endln:21:6
  |vpiTypespec:
  \_LogicTypespec: , line:10:10, endln:10:15
    |vpiParent:
    \_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:10, endln:10:15
  |vpiImportTypespec:
  \_Net: (work@aes_sub_bytes.data_i), line:10:32, endln:10:38
    |vpiParent:
    \_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@aes_sub_bytes.data_i), line:10:10, endln:10:15
      |vpiParent:
      \_Net: (work@aes_sub_bytes.data_i), line:10:32, endln:10:38
      |vpiFullName:work@aes_sub_bytes.data_i
      |vpiActual:
      \_LogicTypespec: , line:10:10, endln:10:15
    |vpiName:data_i
    |vpiFullName:work@aes_sub_bytes.data_i
    |vpiNetType:36
  |vpiDefName:work@aes_sub_bytes
  |vpiNet:
  \_Net: (work@aes_sub_bytes.data_i), line:10:32, endln:10:38
  |vpiPort:
  \_Port: (data_i), line:10:32, endln:10:38
    |vpiParent:
    \_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
    |vpiName:data_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@aes_sub_bytes.data_i), line:10:10, endln:10:15
      |vpiParent:
      \_Port: (data_i), line:10:32, endln:10:38
      |vpiFullName:work@aes_sub_bytes.data_i
      |vpiActual:
      \_LogicTypespec: , line:10:10, endln:10:15
|vpiTypespec:
\_ModuleTypespec: (aes_sbox)
|vpiTypespec:
\_ModuleTypespec: (aes_sub_bytes)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:aes_sub_bytes
  |vpiModule:
  \_Module: work@aes_sub_bytes (work@aes_sub_bytes), file:${SURELOG_DIR}/tests/VarSelectGenStmt/dut.sv, line:8:1, endln:23:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
