Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
J. Ahn, M. Fiorentino, R. G. Beausoleil, N. Binkert, A. Davis, D. Fattal, N. P. Jouppi, M. McLaren, C. M. Santori, R. S. Schreiber, S. M. Spillane, D. Vantrease, and Q. Xu. 2009. Devices and architectures for photonic chip-scale integration. J. Appl. Phys. A Mater. Sci. Process. 95, 4, 989--997.
Z. H. Al-Awwami , M. S. Obaidat , M. Al-Mulhem, ZOMA: A Preemptive Deadlock Recovery Mechanism for Fully Adaptive Routing in Wormhole Networks, Proceedings of the 2001 International Conference on Computer Networks and Mobile Computing (ICCNMC'01), p.519, October 16-19, 2001
Shirish Bahirat , Sudeep Pasricha, Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629453]
K. Banerjee and A. Mehrotra. 2002. A power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans. Electron. Devices 49, 11, 2001--2007.
T. Barwicz, H. Byun, F. Gan, C. W. Holzwarth, M. A. Popovic, P. T. Rakich, M. R. Watts, E. P. Ippen, F. X. Krtner, H. I. Smith, J. S. Orcutt, R. J. Ram, V. Stojanovic, O. O. Olubuyide, J. L. Hoyt, S. Spector, M. Geis, M. Grein, T. Lyszczarz, and J. U. Yoon. 2007. Silicon photonics for compact, energy-efficient interconnects. J. Optical Netw. 6, 1, 63--73.
Christopher Batten , Ajay Joshi , Jason Orcutt , Anatoly Khilo , Benjamin Moss , Charles Holzwarth , Milos Popovic , Hanqing Li , Henry Smith , Judy Hoyt , Franz Kartner , Rajeev Ram , Vladimir Stojanovic , Krste Asanovic, Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.21-30, August 26-28, 2008[doi>10.1109/HOTI.2008.11]
Rizwan Bashirullah , Wentai Liu , Ralph K. Cavin, III, Current-mode signaling in deep submicrometer global interconnects, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.406-417, June 2003[doi>10.1109/TVLSI.2003.812366]
Raymond G. Beausoleil, Large-scale integrated photonics for high-performance interconnects, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-54, June 2011[doi>10.1145/1970406.1970408]
Kerry Bernstein , Paul Andry , Jerome Cann , Phil Emma , David Greenberg , Wilfried Haensch , Mike Ignatowski , Steve Koester , John Magerlein , Ruchir Puri , Albert Young, Interconnects in the third dimension: design challenges for 3D ICs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278623]
A. Biberman, B. Lee, K. Bergman, P. Dong, and M. Lipson. 2008. Demonstration of all-optical multi-wavelength message routing for silicon photonic networks. In Proceedings of the Optical Fiber Communication/National Fiber Optic Engineers Conference (OFC/NFOEC'08). 1--3.
Aleksandr Biberman , Kyle Preston , Gilbert Hendry , Nicolás Sherwood-Droz , Johnnie Chan , Jacob S. Levy , Michal Lipson , Keren Bergman, Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-25, June 2011[doi>10.1145/1970406.1970409]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Enrique V. Carrera , Ricardo Bianchini, OPTNET: a cost-effective optical network for multiprocessors, Proceedings of the 12th international conference on Supercomputing, p.401-408, July 1998, Melbourne, Australia[doi>10.1145/277830.277929]
Enrique V. Carrera , Ricardo Bianchini, OPTNET: a cost-effective optical network for multiprocessors, Proceedings of the 12th international conference on Supercomputing, p.401-408, July 1998, Melbourne, Australia[doi>10.1145/277830.277929]
M.-C. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. W. Tam. 2008a. OPTNET: A cost-effective optical network for multiprocessors. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 191--202.
M.-C. Frank Chang , Eran Socher , Sai-Wang Tam , Jason Cong , Glenn Reinman, RF interconnects for communications on-chip, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353649]
Guoqing Chen , Hui Chen , Mikhail Haurylau , Nicholas Nelson , Philippe M. Fauchet , Eby G. Friedman , David Albonesi, Predictions of CMOS compatible on-chip optical interconnect, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA[doi>10.1145/1053355.1053360]
D. Chiarulli, S. Levitan, R. Melhem, M. Bidnurkar, R. Ditmore, G. Gravenstreter, Z. Guo, J. Qao, and C. Teza. 1994. Optoelectronic buses for high performance computing. Proc. IEEE 82, 11, 1701--1710.
Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]
J. Collet, F. Caignet, F. Sellaye, and D. Litaize. 2003. Performance constraints for onchip optical interconnects. IEEE J. Select. Topics Quantum Electron. 9, 2, 425--432.
J. Cunningham, S. Ivan, Z. Xuezhe, P. Thierry, M. Attila, L. Ying, T. Hiren, L. Guoliang, Y. Jin, R. Kannan, and A. Krishnamoorthy. 2010. Highly-efficient thermally-tuned resonant optical filters. J. Optics Express 18, 18, 19055--19063.
E. Desouza, M. Nuss, W. Knox, and D. Miller. 1995. Wavelength-division multiplexing with femtosecond pulses. J. Optics Express 20, 10, 1166--1168.
DESIGNW. 2011. http://www.designw.com/.
Duo Ding , David Z. Pan, OIL: a nano-photonics optical interconnect library for a new photonic networks-on-chip architecture, Proceedings of the 11th international workshop on System level interconnect prediction, July 26-27, 2009, San Francisco, CA, USA[doi>10.1145/1572471.1572475]
Rostislav Reuven Dobkin , Arkadiy Morgenshtein , Avinoam Kolodny , Ran Ginosar, Parallel vs. serial on-chip communication, Proceedings of the 2008 international workshop on System level interconnect prediction, April 05-08, 2008, Newcastle, United Kingdom[doi>10.1145/1353610.1353620]
Rajeev K. Dokania , Alyssa B. Apsel, Analysis of challenges for on-chip optical interconnects, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531607]
M. Dresselhaus, G. Dresselhaus, P. Avouris, and R. Smalley. 2001. Carbon Nanotubes: Synthesis, Structure, Properties, and Applications. Springer.
Brett Feero , Partha Pratim Pande, Performance Evaluation for Three-Dimensional Networks-On-Chip, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.305-310, March 09-11, 2007[doi>10.1109/ISVLSI.2007.79]
Maged Ghoneima , Yehea Ismail , Muhammad M. Khellah , James Tschanz , Vivek De, Serial-link bus: a low-power on-chip bus architecture, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.9, p.2020-2032, September 2009[doi>10.1109/TCSI.2008.2010155]
J. Goodman, F. Leonberger, K. Sun-Yuan, and R. Athale. 1984. Optical interconnects for vlsi systems. IEEE Optical Interconnect. VLSI Syst. 72, 7, 850--866.
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
W. Green, M. Rooks, L. Sekaric, and Y. Vlasov. 2007. Ultra-compact, low RF power, 10 Gb/s silicon mach-zehnder modulator. J. Optics Express 15, 25, 17106--17113.
Cary Gunn, CMOS Photonics for High-Speed Interconnects, IEEE Micro, v.26 n.2, p.58-66, March 2006[doi>10.1109/MM.2006.32]
Amit Gupta , Steven P. Levitan , Leo Selavo , Donald M. Chiarulli, High-Speed Optoelectronics Receivers in SiGe, Proceedings of the 17th International Conference on VLSI Design, p.957, January 05-09, 2004
Joon-Ho Ha , Timothy Mark Pinkston,SPEED DMON: cache coherence on an optical multichannel interconnect architecture, Journal of Parallel and Distributed Computing, v.41 n.1, p.78-91, Feb 25 1997[doi>10.1006/jpdc.1996.1287]
M. Haurylau, G. Chen, H. Chen, J. Zhang, N. Nelson, D. Albonesi, E. Friedman, and P. Fauchet. 2006. On-chip optical interconnect roadmap: Challenges and critical directions. J. Select. Topics Quantum Electronics 12, 6, 1699--1705.
W. Haensch. 2007. Is 3d the next big thing in microprocessors&quest; In Proceedings of the International Solid State Circuits Conference (ISSCC'07).
I.-W. Hsieh, X. Chen, J. Dadap, N. Panoiu, J. Osgood, S. McNab, and Y. Vlasov. 2006. Ultrafast-pulse self-phase modulation and third-order dispersion in si photonic wire-waveguides. J. Optics Express 14, 25, 12380--12387.
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
H. Jin, M. Frumkin, and J. Yan. 1999. The openmp implementation of nas parallel benchmarks and its performance. Tech. rep. NAS-99-011, NASA Ames Research Center.
Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yu-Hsiang Kao , H. Jonathan Chao, BLOCON: a bufferless photonic Clos Network-on-Chip architecture, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999960]
Himanshu Kaul , Dennis Sylvester, A novel buffer circuit for energy efficient signaling in dual-VDD systems, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057772]
S. Kawanishi, H. Takara, K. Uchiyama, I. Shake, and K. Mori. 1999. 3 tbit/s (160 gbit/s19 channel) optical tdm and wdm transmission experiment. Proc. Electron. Lett. 35, 10, 826--827.
S. Kimura, T. Hayakawa, T. Horiyama, M. Nakanishi, and K. Watanabe. 2003. An on-chip high speed serial communication method based on independent ring oscillators. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'03). 390--391.
Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]
M. Kobrinsky, B. Block, J. Zheng, B. Barnett, E. Mohammed, M. Reshotko, F. Robertson, S. List, and Young. 2004. On-chip optical interconnects. Intel Technol. 8, 2, 129--142.
B. Koch, A. Fang, O. Cohen, and J. Bowers. 2007. Mode-locked silicon evanescent lasers. J. Optics Express 15, 18.
C. Kochar, A. Kodi, and A. Louri. 2007. Nd-rapid: A multidimensional scalable fault-tolerant optoelectronic interconnection for high performance computing systems. J. Optical Netw. 6, 5.
A. Kodi and A. Louri. 2004. Rapid: Reconfigurable and scalable all-photonic in-104 interconnect for distributed shared memory multiprocessors. J. Light-Wave Technol. 22, 2101--2110.
Pranay Koka , Michael O. McCracken , Herb Schwetman , Xuezhe Zheng , Ron Ho , Ashok V. Krishnamoorthy, Silicon-photonic network architectures for scalable, power-efficient multi-chip systems, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815977]
Somayyeh Koohi , Shaahin Hessabi, Power efficient nanophotonic on-chip network for future large scale multiprocessor architectures, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.114-121, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941492]
F. Kreup, A. Graham, M. Liebau, G. Duesberg, R. Seidel, and E. Unger. 2004. Carbon nanotubes for interconnect applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'04). 683--686.
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Per Larsson-Edefors , Daniel Eckerbert , Henrik Eriksson, Dual Threshold Voltage Circuits in the Presence of Resistive Interconnects, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.225, February 20-21, 2003
Zheng Li , Moustafa Mohamed , Xi Chen , Hongyu Zhou , Alan Mickelson , Li Shang , Manish Vachharajani, Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-22, June 2011[doi>10.1145/1970406.1970410]
Zheng Li , Moustafa Mohamed , Xi Chen , Eric Dudley , Ke Meng , Li Shang , Alan R. Mickelson , Russ Joseph , Manish Vachharajani , Brian Schwartz , Yihe Sun, Reliability Modeling and Management of Nanophotonic On-Chip Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.98-111, January 2012[doi>10.1109/TVLSI.2010.2089072]
D. Miller, J. Weiner, and D. Chemla 1986. For a summary of work on quantum well electroabsorption and further discussion of qcse theory. IEEE J. Quantum Electron. 22, 1816.
A. Morgenshtein, I. Cidon, A. Kolodny, and R. Ginosar. 2004. Comparative analysis of serial vs parallel links. In Proceedings of the International Symposium on System-on-Chip (SSOC'04). 185--188.
R. Morris and A. Kodi. 2010. Exploring the design of 64- and 256-core power efficient nanophotonic interconnect. IEEE J. Select. Topics Quantum Electron. 16, 5, 1386--1393.
Ian O'Connor, Optical solutions for system-level interconnect, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966764]
Umit Y. Ogras , Radu Marculescu, "It's a small world after all": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]
John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]
A. Pappu and A. Apsel. 2005. Analysis of intrachip electrical and optical fanout. Appl. Optics 44, 30, 6361--6372.
Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]
Sudeep Pasricha , Shirish Bahirat, OPAL: a multi-layer hybrid photonic NoC for 3D ICs, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.345-350, January 25-28, 2011, Yokohama, Japan
Sudeep Pasricha , Fadi Kurdahi , Nikil Dutt, System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.1-7, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585785]
Sudeep Pasricha , Nikil Dutt, ORB: an on-chip optical ring bus communication architecture for multi-processor systems-on-chip, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
S. Pasricha and N. Dutt. 2008b. Trends in emerging on-chip interconnect technologies. IPSJ Trans. Syst. LSI Des. Methodol. 1, 2--17.
Sudeep Pasricha , Nikil Dutt, On-Chip Communication Architectures: System on Chip Interconnect, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
R. Patti. 2006. Three-dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94, 6, 1214--1224.
D. Pham, S. Asano, M. Bolliger, M. Day, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Riley, D. Shippy, D. Stasiak, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, and K. Yazawa. 2005. The design and implementation of a first-generation cell processor. http://www.research.ibm.com/cellcompiler/papers/pham-ISSCC05.pdf.
Rajiv Ramaswami , Kumar N. Sivarajan, Optical networks: a practical perspective, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
M. Saneei, A. Afzali-Kusha, and M. Pedram. 2008. Two high performance and low power serial communication interfaces for on-chip interconnects. Canadian J. Electrical Comput. Engin. 34, 1/2, 49--56.
C. Schow, F. Doany, O. Liboiron-Ladouceur, C. Baks, D. Kuchta, L. Schares, R. John, and J. Kash. 2007. 160-gb/s, 16-channel full-duplex, single-chip cmos optical transceiver. In Proceedings of the Optical Fiber Communication Conference.
Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]
Assaf Shacham , Keren Bergman , Luca P. Carloni, The case for low-power photonic networks on chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278513]
N. Srivastava , K. Banerjee, Performance analysis of carbon nanotube interconnects for VLSI applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.383-390, November 06-10, 2005, San Jose, CA
ST-Micro. 2014. http://www.st.com/.
Michael Tan , Paul Rosenberg , Jong Souk Yeo , Moray McLaren , Sagi Mathai , Terry Morris , Joseph Straznicky , Norman P. Jouppi , Huei Pei Kuo , Shih-Yuan Wang , Scott Lerner , Pavel Kornilovich , Neal Meyer , Robert Bicknell , Charles Otis , Len Seals, A High-Speed Optical Multi-Drop Bus for Computer Interconnections, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.3-10, August 26-28, 2008[doi>10.1109/HOTI.2008.15]
Tilera Corporation. 2007. Tilera multicore processors. http://www.tilera.com/products/processors.
G. Tosik, F. Gaffiot, Z. Lisik, I. O'Connor, and F. Tissafi-Drissi. 2004. Power dissipation in optical and metallic clock distribution networks in new vlsi technologies. Proc. IEEE Electron. Lett. 40, 3, 198--200.
S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. 2007. An 80-tile 1.28 tflops network-on-chip in 65 nm cmos. In Proceedings of the IEEE International Solid State Circuits Conference.
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]
Y. Vlasov and S. McNab. 2004. Losses in single-mode silicon-on-insulator strip waveguides and bends. Optical Express 12, 8.
Y. Vlasov, W. Green, and F. Xia. 2008. High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks. Nature Photonics 2, 4.
H. Wassel, D. Dai, L. Theogarajan, J. Dionne, M. Tiwari, J. Valamehr, F. Chong, and T. Sherwood. 2012. Opportunities and challenges of using plasmonic components in nanophotonic architectures. IEEE J. Emerg. Select. Topics Circ. Syst. 2, 2.
M. Watts. 2008. Ultralow power silicon microdisk modulators and switches. In Proceedings of the 5<sup>th</sup> Annual Conference on Group IV Photonics.
Pingshan Wang , Gen Pei , Edwin Chih-Chuan Kan, Pulsed wave interconnect, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.5, p.453-463, May 2004[doi>10.1109/TVLSI.2004.826196]
I. Wey, L. Chang, Y. Chen, S. Chang, and A. Wu. 2005. A 2gb/s high-speed scalable shift-register based on-chip serial communication design for soc applications. In Proceeding of the International Symposium on Circuits and Systems (ISCAS'05). 468--469.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
WorkGroup ITRS. 2007. International Technology Roadmap for Semiconductors, 2007 Ed. ITRS Technology Working Groups.
F. Xia, M. Rooks, L. Sekaric, and Y. Vlasov. 2007. Ultra-compact high order ring resonator filters using submicron silicon photonic wires for on-chip optical interconnects. Optics Express 15, 19, 11934--11941.
Y. Xie, J. Xu, J. Xu, and J. Zhang. 2011. Elimination of cross-talk in silicon-on-insulator waveguide crossings with optimized angle. Optical Engin. 50, 6.
Q. Xu, B. Schmidt, S. Pradhan, and M. Lipson. 2005. Micrometre-scale silicon electro-optic modulator. Nature Lett. 435, 325--327.
Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson. 2007. 12.5 Gbit/s carrier-injection-based silicon microring silicon modulators. Optics Express 15, 2, 430-436.
Hui Zhang , Varghese George , Jan M. Rabaey, Low-string on-chip signaling techniques: effectiveness and robustness, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.264-272, June 2000[doi>10.1109/92.845893]
Xiang Zhang , Ahmed Louri, A multilayer nanophotonic interconnection network for on-chip many-core communications, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837314]
Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]
Zheng Li , Dan Fay , Alan Mickelson , Li Shang , Manish Vachharajani , Dejan Filipovic , Wounjhang Park , Yihe Sun, Spectrum: a hybrid nanophotonic-electric on-chip network, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630060]
