$date
	Sat Oct 26 01:08:24 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_Latch_TB $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$scope module dff $end
$var wire 1 " D $end
$var wire 1 # En $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#1
1"
#4
0"
#5
0!
1#
#9
1"
#10
0"
0#
#13
1"
#15
1!
1#
#18
0"
#19
1"
#20
0#
#22
0"
#25
0!
1#
#27
1"
#28
0"
#30
0#
#31
1"
#35
1!
1#
#36
0"
#37
1"
#40
0"
0#
#45
1"
1#
#46
0"
#49
1"
#50
0#
#54
0"
#55
1"
1#
#58
0"
#60
0#
#63
1"
#64
0"
#65
0!
1#
#67
1"
#70
0#
#72
0"
#73
1"
#75
1!
1#
#76
0"
#80
0#
#81
1"
#82
0"
#85
1"
1#
#90
0"
0#
#95
0!
1#
