

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s'
================================================================
* Date:           Fri Jul 18 13:04:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.995 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    31106|    31106|  0.311 ms|  0.311 ms|  31105|  31105|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |    31104|    31104|         3|          3|          4|  10368|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     89|    -|
|Register         |        -|    -|      60|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      60|    247|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_124_p2     |         +|   0|  0|  14|          14|           1|
    |add_ln49_fu_172_p2       |         +|   0|  0|   6|           6|           1|
    |add_ln51_2_fu_139_p2     |         +|   0|  0|  10|          10|           1|
    |add_ln51_fu_209_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln52_fu_278_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln53_fu_317_p2       |         +|   0|  0|  14|          14|          14|
    |add_ln54_1_fu_326_p2     |         +|   0|  0|  14|          14|          14|
    |add_ln54_3_fu_262_p2     |         +|   0|  0|  10|          10|          10|
    |add_ln54_fu_272_p2       |         +|   0|  0|  10|          10|          10|
    |and_ln49_fu_196_p2       |       and|   0|  0|   1|           1|           1|
    |icmp_ln49_fu_118_p2      |      icmp|   0|  0|  14|          14|          14|
    |icmp_ln51_fu_133_p2      |      icmp|   0|  0|  10|          10|           9|
    |icmp_ln52_fu_190_p2      |      icmp|   0|  0|   7|           5|           5|
    |empty_fu_215_p2          |        or|   0|  0|   1|           1|           1|
    |j_2_mid2_fu_220_p3       |    select|   0|  0|   5|           1|           1|
    |select_ln49_1_fu_202_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln49_fu_178_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln51_2_fu_145_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln51_fu_228_p3    |    select|   0|  0|   5|           1|           5|
    |xor_ln49_fu_185_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 158|         125|          99|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |i_fu_60                                 |   9|          2|    5|         10|
    |ic_fu_68                                |   9|          2|    6|         12|
    |indvar_flatten12_fu_72                  |   9|          2|   14|         28|
    |indvar_flatten_fu_64                    |   9|          2|   10|         20|
    |j_fu_56                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  89|         20|   66|        134|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln54_reg_388        |  10|   0|   10|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_fu_60                 |   5|   0|    5|          0|
    |ic_fu_68                |   6|   0|    6|          0|
    |icmp_ln51_reg_375       |   1|   0|    1|          0|
    |indvar_flatten12_fu_72  |  14|   0|   14|          0|
    |indvar_flatten_fu_64    |  10|   0|   10|          0|
    |j_2_mid2_reg_383        |   5|   0|    5|          0|
    |j_fu_56                 |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  60|   0|   60|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_|  return value|
|input_buf_address0  |  out|   14|   ap_memory|                                                                         input_buf|         array|
|input_buf_ce0       |  out|    1|   ap_memory|                                                                         input_buf|         array|
|input_buf_we0       |  out|    1|   ap_memory|                                                                         input_buf|         array|
|input_buf_d0        |  out|   16|   ap_memory|                                                                         input_buf|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

