* source TPS22811X_TRANS
* TPS22811x
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS22811x
* Date: 25JUNE2022
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.4
* EVM Order Number: TPS22811EVM
* EVM Users Guide: SLVUCE4
* Datasheet: SLVSGU5
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features have been modelled
*	1. 	Switching Characteristics- Delay, Slew Rate and Inrush Current Control based on dVdT pin
*	2. 	Undervoltage Lockout (UVLO & UVP)
*	3. 	Overvoltage Lockout (OVLO)
*	4. 	Current limit during startup
*	5. 	Short-Circuit Protection
	6.      Power Good Indication (PG) and PGTH
*	7.      Thermal shutdown 
*	8.      IN Supply Quiescent Current, OFF State Current and Shutdown Current
*	9.      OUT Leakage Current
*
* B. Features have not been modelled
*	1. Temperature dependent characteristics are not modelled. 

*****************************************************************************
.SUBCKT TPS22811x_TRANS dVdt EN_UVLO GND IMON IN NC OUT OVLO PG PGTH PARAMS:
+  TA=25
X_U10         N23337 N23332 OVC OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S2    EN_UV_OK 0 OUT 0 TPS22811x_TRANS_S2 
E_E4         N80536 GND OUT GND 1
E_E1         IN_INT 0 IN GND 1
X_U8_U94         U8_N60490 U8_N60470 U8_N60504 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U96         U8_N62794 VIN_UV_OK U8_N62804 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U98         U8_N62896 SD U8_N62906 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U8_C1         0 U8_RETRY_DLY  {{Auto_Retry_time}*1e-6} IC=0 
X_U8_U95         VIN_UV_OK U8_N62794 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U8_U97         SD U8_N62896 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U8_U83         U8_N18428 U8_N18434 U8_N18476 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U58         U8_N03795 SD U8_N03819 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U35         U8_RETRY_DLY U8_N04829 U8_N05015 U8_N04669 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U8_ABMII4         U8_RETRY_DLY 0 VALUE { IF(V(FAULTB) > 0.5,3.24n, 0)     }
X_U8_S4    SD 0 U8_RETRY_DLY 0 Auto-Retry_U8_S4 
X_U8_U91         U8_N60504 U8_RESET PGL N60537 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U8_V7         U8_N04829 0 1
V_U8_V18         U8_N05015 0 5mVdc
X_U8_U71         U8_SHORT_FAULT U8_N03741 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
X_U8_U72         U8_N03741 U8_SHORT_FAULT U8_N18434 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U93         IFAST_ST 0 U8_N60470 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U81         THERMAL_FAULT U8_N18236 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
X_U8_U20         U8_N18476 U8_N03917 U8_RETRY_ST N03923 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U5         U8_SHORT_FAULT THERMAL_FAULT U8_FLT_A OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U88         IFAST_ST U8_FT_MASK INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_D8         0 U8_RETRY_DLY D_D1 
X_U8_U62         U8_N04121 U8_RETRY_HIT RETRY AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U63         U8_RETRY_HIT U8_N04121 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U8_U80         U8_N04131 THERMAL_FAULT U8_N03917 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U64         U8_N04097 U8_SHORT_FAULT U8_N04131 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U90         U8_N16317 CB_DETECT one_shot PARAMS:  T=200  
X_U8_S1    U8_RETRY_ST 0 U8_RETRY_DLY 0 Auto-Retry_U8_S1 
X_U8_U92         ILIM_FAULT THERMAL_FAULT U8_N60490 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U37         U8_N04669 0 U8_RETRY_HIT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U89         U8_FT_MASK CB_DETECT U8_1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_D5         U8_RETRY_DLY U8_N04435 D_D1 
X_U8_U77         U8_N12730 U8_N03819 RETRY U8_RESET OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U76         U8_N12555 VIN_UV_OK U8_N12730 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U73         0 ILIM_FAULT U8_SHORT_FAULT OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U61         SD U8_N03795 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U8_U78         CB 0 U8_N16317 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U99         U8_N62804 U8_N62906 0 RESET_FT OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U82         U8_N18236 THERMAL_FAULT U8_N18428 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U8_V6         U8_N04435 0 1.05
X_U8_U15         U8_RETRY_ST FAULTB U8_DT_DETECT N04505 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U65         U8_SHORT_FAULT U8_N04097 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
G_U8_ABMII1         U8_N04435 U8_RETRY_DLY VALUE { IF(V(U8_DT_DETECT) > 0.5,1u,
+  0)     }
X_U8_U75         VIN_UV_OK U8_N12555 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U8_U10         U8_FLT_A U8_RESET FLT FAULTB srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_R1         0 OVLO  1T TC=0,0 
V_V4         PG_PIN 0 1
E_E2         EN_UVLO_INT 0 EN_UVLO GND 1
V_U4_V25         U4_N16627043 0 10m
V_U4_V21         U4_N16610813 0 12m
X_U4_U160         U4_N16635065 U4_FWDCMP asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=30u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
E_U4_ABM20         U4_N16666294 0 VALUE { IF(V(IN)>V(IN)+2m,V(IN), V(IN))    }
R_U4_Rds2         IN U4_N16690627  6m TC=0,0 
G_U4_ABM2I8         U4_BGATE_UP_CLAMP U4_BGATE VALUE {
+  IF(V(U4_BGATE_CHARGE)<0.5,0,LIMIT((V(U4_VDROP)-V(U4_N28817))*1m,-2u,2u))    }
G_U4_G2         U4_BGATE U4_BGATE_DOWN_CLAMP U4_BGATE_DISCHARGE 0 5m
V_U4_V20         U4_N16610469 0 46m
E_U4_E4         U4_N16622430 GND OVCL_VAL 0 1
X_U4_U172         SWEN U4_N16649493 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
V_U4_V29         U4_N16711837 0 2m
V_U4_V23         U4_N16611556 0 2m
R_U4_R105         U4_N16666342 U4_N16679662  1 TC=0,0 
X_U4_U117         RCB U4_RCB_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM21         U4_N16666342 0 VALUE { IF(V(IN)<V(IN)+2m,V(IN), V(IN))    }
C_U4_C107         0 U4_N16714703  1n  TC=0,0 
X_U4_U180         IFAST_ST U4_NO_FB_AFTERFT U4_N16699738 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U159         U4_N28440 RCB asymmetric_delay PARAMS: RISING_EDGE_DELAY=1u
+  VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
V_U4_V7         U4_IN_55V IN_INT 5.5
X_U4_U115         SWEN U4_N07080 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM23         U4_N16714932 0 VALUE { IF(V(SWEN)<0.5 | (V(OVC)<0.5 & V(OVP)
+  >0.5),1,0)    }
D_U4_D8         U4_BGATE_DOWN_CLAMP U4_BGATE D_D1 
X_U4_U174         0 0 U4_N16699738 U4_N19628 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D10         U4_HGATE_DOWN_CLAMP U4_HGATE D_D1 
E_U4_E7         U4_HGATE_DOWN_CLAMP GND U4_N16679037 0 1
V_U4_V14         U4_N28498 IN_INT 29.5m
X_U4_U1         U4_HGATE U4_N07016 GHI COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U169         EN_BFET U4_N16643116 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U173         U4_OVP_FALL U4_N16603391 U4_OV_HFFC AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R101         U4_N16627401 U4_N16627192  10 TC=0,0 
D_U4_D6         U4_HGATE U4_GATE_MAX D_D1 
D_U4_D7         U4_BGATE U4_BGATE_UP_CLAMP D_D1 
C_U4_C105         0 U4_N16679420  1n  TC=0,0 
X_U4_U170         U4_BFET_OFF U4_N16643116 U4_BGATE_DISCHARGE OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U4_E8         U4_BGATE_UP_CLAMP GND U4_N16717498 0 1
X_U4_U166         U4_BFFC GHI U4_MASK_OC_SFT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
M_U4_M2         U4_N16690627 U4_HGATE U4_N01176 U4_N01176 NMOS01           
X_U4_U181         0 U4_RCB_N U4_HFFC_WITH_RCB_MASK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U4_ABM2I4         U4_HGATE U4_HGATE_DOWN_CLAMP VALUE { IF(V(ILIM_CTRL)>0.5
+  ,LIMIT((V(ISENSE)-V(ILIM_VALUE))*1m, -7u,7u),0)    }
G_U4_G7         U4_IN_55V U4_HGATE U4_TURN_ON_CH 0 25u
R_U4_R103         U4_N16666230 U4_N16679037  1 TC=0,0 
X_U4_U141         U4_N16611510 U4_N16611524 U4_N16611556 U4_N16611832
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V19         U4_N28817 0 16.8m
E_U4_ABM18         U4_N16666182 0 VALUE { IF(V(OUT)>V(IN)+2m,V(OUT), V(IN))   
+  }
V_U4_V27         U4_N16717498 U4_N16679420 5.5
X_U4_S1    U4_N16622474 0 U4_N16622430 OUT MOS_U4_S1 
G_U4_G6         U4_IN_55V U4_HGATE SWEN 0 3.35u
E_U4_ABM19         U4_N16666230 0 VALUE { IF(V(IN)<V(OUT)+2m,V(IN), V(OUT))   
+  }
E_U4_ABM22         U4_N16696953 0 VALUE { if(V(U4_N16698755)>0.5,
+  V(U4_HGATE_UP_CLAMP),LIMIT(V(DVDT_OUT),0, V(U4_HGATE_UP_CLAMP)))    }
C_U4_C106         0 U4_N16679662  1n  TC=0,0 
X_U4_U182         U4_N16711803 U4_N16712460 U4_N16711837 THERMAL_STEADY
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V28         U4_N16711803 0 5.6
X_U4_U179         NO_FC U4_NO_FB_AFTERFT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U158         U4_N16611832 U4_N16634381 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=500n VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U4_U140         U4_VDROP U4_N16610469 U4_N16610813 U4_N16635065
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U164         U4_BFET_RECOVERY U4_BFFC_STEADY one_shot PARAMS:  T=40000  
X_U4_U163         U4_FWDCMP RCB U4_BFET_RECOVERY N16641258 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U4_C103         0 U4_N16678614  1n  TC=0,0 
X_U4_U123         U4_N19628 GHI 0 N19667 srlatchrhp_basic_gen PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U167         U4_BFFC_STEADY U4_EN_BFET_RISE U4_BFFC OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R102         U4_N16666182 U4_N16678614  1 TC=0,0 
V_U4_V13         U4_N07016 OUT 2.8
C_U4_C102         0 U4_N16627192  1n  TC=0,0 
E_U4_E3         U4_N16611510 0 IN OUT 1
E_U4_E6         U4_N16712460 0 IN OUT 1
X_U4_U116         U4_OUT_INT U4_N28498 U4_N28440 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_H1    U4_N01176 OUT ISENSE 0 MOS_U4_H1 
X_U4_U142         U4_N16634381 GHI FFT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U148         U4_N16626281 U4_HGATE U4_N16627043 U4_N16627401
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U119         EN_BFET U4_EN_BFET_RISE one_shot PARAMS:  T=40000  
C_U4_C104         0 U4_N16679037  1n  TC=0,0 
X_U4_U124         OVP U4_N20536 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D13         U4_HGATE_DOWN_CLAMP U4_HGATE D_D1 
X_U4_U137         PG_PIN U4_N16603391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_E2         U4_VDROP 0 IN IN 1
X_U4_U7         GHI U4_N07080 GHI_LATCHED N07196 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U4_G1         U4_BGATE_UP_CLAMP U4_BGATE U4_BFFC 0 20uA
R_U4_R106         U4_N16714932 U4_N16714703  100 TC=0,0 
X_U4_U125         U4_N20536 U4_OVP_FALL one_shot PARAMS:  T=100  
X_U4_U171         RCB U4_FWDCMP U4_BFET_OFF N16643982 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U4_CGS         U4_HGATE U4_N01176  680p  
V_U4_V26         U4_HGATE_UP_CLAMP U4_N16678614 5.5
X_U4_U157         SWEN U4_N16627192 U4_TURN_ON_CH AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U4_G5         U4_HGATE U4_HGATE_DOWN_CLAMP U4_N16714703 0 1.25m
E_U4_E10         U4_GATE_MAX GND U4_N16696953 0 1
R_U4_R104         U4_N16666294 U4_N16679420  1 TC=0,0 
X_U4_U60         ILIM_CTRL U4_ILIM_CTRL_TLIM asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=336u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
V_U4_V22         U4_N16611524 0 220m
G_U4_ABMII1         U4_HGATE U4_HGATE_DOWN_CLAMP VALUE { IF(V(IFAST_ST)>0.5 ,
+  6.25m,0)    }
E_U4_E9         U4_BGATE_DOWN_CLAMP GND U4_N16679662 0 1
X_U4_U122         U4_BFFC U4_BGATE_DISCHARGE U4_BGATE_CHARGE NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U4_G4         U4_IN_55V U4_HGATE 0 0 3.35u
V_U4_V24         U4_N16626281 OUT 0.99
E_U4_E1         U4_OUT_INT 0 U4_N01176 GND 1
X_U4_U146         OVP OVC U4_N16649493 U4_N16622474 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U178         0 GHI_LATCHED U4_N16698755 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D12         U4_N01176 IN Dbreak 
X_U6_U148         FFT U6_N25146 asymmetric_delay PARAMS: RISING_EDGE_DELAY=350n
+  VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U6_U10         U6_N25146 RESET_FT IFAST_ST N63380 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U14         EN_BFET FAULTB N73114 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V2         N23337 0 0
E_E3         OVLO_INT 0 OVLO GND 1
C_U1_C1         0 U1_N52568  1n  TC=0,0 
V_U1_V9         U1_N05582 0 100m
X_U1_S2    U1_N14698882 0 U1_N14698804 U1_CAP SWEN_U1_S2 
X_U1_U9         U1_OV_OK OVC U1_OV_B OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U43         U1_CAP TON_TOFF_DELAY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R5         TON_TOFF_DELAY U1_N14698946  10 TC=0,0 
C_U1_C6         0 U1_N14698946  1n IC=0 
X_U1_U44         U1_DEVICE_EN U1_N14698946 U1_N14698882 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1         EN_UVLO_INT N01480 EN_UV_OK OVLO_INT N01484 OVLO_ON IN_INT
+  N01458 VIN_UV_OK UVP_OVP_BLOCK PARAMS: EN_HYS=100m VIN_UV_FALL_DELAY=1n
+  OV_RISE_DELAY=1.2u VIN_TH_RISE=2.53 OV_HYS=100m OV_TH_RISE=1.2
+  EN_UV_RISE_DELAY=1n EN_TH_RISE=1.2 EN_UV_FALL_DELAY=1n VIN_UV_RISE_DELAY=1n
+  VIN_HYS=110m OV_FALL_DELAY=1n
R_U1_R33         U1_N52766 OVLO  1m TC=0,0 
X_U1_U11         U1_N05647 OVC_ON BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U1_U5         VIN_UV_OK EN_UV_OK U1_OV_B EN_BFET AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U14         OVLO_ON OVC_ON OVC OVP MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U4         OVP U1_OV_OK INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U48         TON_TOFF_DELAY U1_OV_B FAULTB SWEN AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V1         U1_N18233 0 0.75
X_U1_S16    OVC 0 U1_N55615 U1_N52766 SWEN_U1_S16 
X_U1_H1    U1_N52778 U1_N55615 U1_N52552 GND SWEN_U1_H1 
X_U1_U46         TON_TOFF_DELAY U1_DEVICE_EN U1_N14699420 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R32         GND OVLO  24Meg TC=0,0 
E_U1_E2         U1_N52582 0 TABLE { V(U1_N52568, 0) } 
+ ( (0,0) (3.89,3.82) (5.76,5.69) (13.88,13.81) )
X_U1_U13         U1_N18233 EN_UVLO_INT U1_N18291 SD COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_S1    U1_N14699420 0 U1_CAP 0 SWEN_U1_S1 
E_U1_ABM5         U1_N14699242 0 VALUE { IF(V(U1_DEVICE_EN) < 0.5,
+  LIMIT(V(IN_INT),2.7,23),0)    }
G_U1_ABM2I1         U1_N14698900 U1_CAP VALUE {
+  if(V(U1_DEVICE_EN)>0.5,if(V(OPEN_DETECT)>0.5,0.5n/20u,0.5n/10n),0)    }
V_U1_V5         U1_N14698900 0 1.1
E_U1_ABM38         U1_OVCL_TH 0 VALUE {
+  if(V(U1_IOVLO)<1u,5.76,if(V(U1_IOVLO)<10u,13.88,3.89))    }
G_U1_G4         U1_CAP 0 TABLE { V(U1_N14699248, 0) } 
+ ( (0,0)(2.7,9.18u)(12,32u)(23,38.4u) )
X_U1_U47         VIN_UV_OK EN_UV_OK U1_DEVICE_EN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V4         U1_N14698804 0 1
V_U1_V7         U1_N52778 GND 2.4
V_U1_V10         U1_N18291 0 100m
R_U1_R35         U1_N52582 OVCL_VAL  1 TC=0,0 
X_U1_U8         IN_INT U1_OVCL_TH U1_N05582 U1_N05647 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_C4         0 U1_N14699248  1n  
E_U1_E3         U1_IOVLO 0 U1_N52552 GND 1
D_U1_D10         U1_CAP U1_N14698900 D_D1 
C_U1_C2         0 OVCL_VAL  1n  TC=0,0 
C_U1_C7         0 U1_CAP  1n IC=0 
R_U1_R3         U1_N14699242 U1_N14699248  10 TC=0,0 
C_U1_C3         GND OVLO  5p  TC=0,0 
R_U1_R34         U1_OVCL_TH U1_N52568  1 TC=0,0 
R_U7_R53         U7_N34099 U7_N34007  1.641E-02 TC=0,0 
G_U7_G2         0 U7_N33547 U7_PW_IN 0 1
C_U7_C2         U7_PW_OUT 0  1n IC=0 TC=0,0 
C_U7_C48         U7_N33639 U7_N33547  2.283E-03  TC=0,0 
V_U7_V35         U7_N34441 0 {TA}
R_U7_R91         U7_N58122 U7_N34011  1.815E+00 TC=0,0 
E_U7_ABM2         U7_N01391 0 VALUE { IF(V(U7_PW_IN) >= 0.93772,1,0)    }
V_U7_V43         U7_N35443 0 154V
E_U7_ABM1         U7_N01855 0 VALUE { (V(IN_INT) - V(OUT) ) * V(ISENSE)    }
C_U7_C5         0 U7_DLY_SS  1n  
G_U7_ABMI1         0 U7_N01539 VALUE { (5u/V(U7_DLY))    }
X_U7_U7         U7_TSD U7_RESET THERMAL_FAULT N01263 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U7_R7         U7_PW_IN U7_N01855  1 TC=0,0 
R_U7_R86         U7_N33643 U7_N33543  4.817E-01 TC=0,0 
C_U7_C53         U7_N34099 U7_N34007  1.217E-01  TC=0,0 
C_U7_C92         U7_N58137 U7_N58122  2.153E-02  TC=0,0 
X_U7_U30         U7_N34707 U7_N35277 U7_N36070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U7_C1         U7_N01539 0  10u IC=0 TC=0,0 
E_U7_E2         U7_N10416 0 TABLE { V(U7_PW_IN,0) } 
+ (
+  (2.34,13894m)(3.18,2313m)(3.92,1179m)(4.88,658m)(5.83,421m)(6.99,130m)(8.21,31m)(8.87,19.2m)(10.23,6.3m)(20.14,0.92m)(32.25,0.32m)(40.68,0.21m)(51.19,0.15m)(63.02,0.12m)(72.73,0.11m)(79.8,0.1m)(82.57,0.095m)(91.64,0.087m)
+  )
C_U7_C86         U7_N33643 U7_N33543  9.452E-03  TC=0,0 
X_U7_U31         U7_N36070 U7_N35399 U7_N35205 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U7_D5         0 U7_N01539 D_D1 
X_U7_U2         U7_N02107 U7_N02247 U7_RESET COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U7_R92         U7_N58137 U7_N58122  1.393E+00 TC=0,0 
D_U7_D7         U7_N02107 U7_N02005 D_D1 
X_U7_U10         U7_RESET U7_TSD THERMAL_OK N01433 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_U25         U7_PW_OUT U7_N01455 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U7_R56         U7_N34375 U7_N34283  4.238E+00 TC=0,0 
R_U7_R66         U7_N34441 U7_N34375  3.426E+00 TC=0,0 
X_U7_U9         U7_PW_OUT U7_N01455 U7_N01169 N01465 srlatchshp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U7_R89         U7_N33919 U7_N33827  2.937E+00 TC=0,0 
C_U7_C56         U7_N34375 U7_N34283  7.079E-03  TC=0,0 
C_U7_C65         U7_N34441 U7_N34375  8.756E-03  TC=0,0 
C_U7_C4         U7_PW_IN 0  1n IC=0 TC=0,0 
C_U7_C7         0 U7_DLY  1n  
R_U7_R49         U7_N33731 U7_N33639  2.231E-01 TC=0,0 
C_U7_C89         U7_N33919 U7_N33827  1.021E-02  TC=0,0 
V_U7_V40         U7_N35297 0 60V
R_U7_R54         U7_N34191 U7_N34099  7.972E-02 TC=0,0 
C_U7_C49         U7_N33731 U7_N33639  2.171E-04.  TC=0,0 
C_U7_C3         U7_N02107 0  1n IC=0 TC=0,0 
X_U7_S1    U7_N01169 0 U7_N01539 0 Thermal_fault_U7_S1 
R_U7_R9         U7_N10416 U7_DLY_ST  1 TC=0,0 
X_U7_U28         U7_N33547 U7_N35443 U7_N35399 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U7_R87         U7_N33735 U7_N33643  2.582E-01 TC=0,0 
C_U7_C54         U7_N34191 U7_N34099  3.763E-01  TC=0,0 
V_U7_V1         U7_N01637 0 0.5
G_U7_ABMII3         U7_N02005 U7_N02107 VALUE { IF(V(THERMAL_FAULT) > 0.5,
+  10u,0)     }
C_U7_C87         U7_N33735 U7_N33643  1.763E-02  TC=0,0 
X_U7_U1         U7_N35205 U7_N01637 U7_COMP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U7_R8         U7_N01875 U7_DLY_SS  1 TC=0,0 
R_U7_R52         U7_N34007 U7_N33823  7.004E-01 TC=0,0 
C_U7_C91         U7_N58122 U7_N34011  1.653E-02  TC=0,0 
C_U7_C52         U7_N34007 U7_N33823  2.797E-03  TC=0,0 
X_U7_U26         U7_N35994 U7_N34715 U7_N34707 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
G_U7_G3         0 U7_N33543 U7_PW_IN 0 1
E_U7_E1         U7_N01875 0 TABLE { V(U7_PW_IN,0) } 
+ (
+  (2.14,23)(2.16,19.9)(2.26,9.81)(2.34,7.83)(4.56,0.5)(4.84,0.38)(5.34,0.28)(5.87,0.22)(6.31,0.17)(17.05,0.015)(18.87,0.012)(20.61,0.01)(23.04,0.007)
+  )
V_U7_V6         U7_N02005 0 2.5
V_U7_V48         U7_N58137 0 {TA}
E_U7_ABM3         U7_N10715 0 VALUE { if( V(THERMAL_STEADY)<0.5, V(U7_DLY_ST),
+  V(U7_DLY_SS))    }
R_U7_R90         U7_N34011 U7_N33919  2.465E+00 TC=0,0 
R_U7_R6         U7_PW_OUT U7_N01391  10 TC=0,0 
R_U7_R50         U7_N33823 U7_N33731  6.616E-01 TC=0,0 
C_U7_C90         U7_N34011 U7_N33919  1.217E-02  TC=0,0 
V_U7_V47         U7_N34715 0 5.469V
C_U7_C50         U7_N33823 U7_N33731  5.335E-04  TC=0,0 
X_U7_U8         U7_N01169 U7_COMP U7_TSD AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U7_R55         U7_N34283 U7_N34191  2.015E+00 TC=0,0 
R_U7_R88         U7_N33827 U7_N33735  7.691E-03 TC=0,0 
C_U7_C55         U7_N34283 U7_N34191  1.489E-02  TC=0,0 
R_U7_R10         U7_N10715 U7_DLY  10 TC=0,0 
X_U7_U29         U7_N35261 U7_N35297 U7_N35277 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U7_DIFF3         U7_N35994 0 VALUE {V(IN_INT,OUT)}
C_U7_C6         0 U7_DLY_ST  1n  
V_U7_V3         U7_N02247 0 1
R_U7_R48         U7_N33639 U7_N33547  9.020E-01 TC=0,0 
C_U7_C88         U7_N33827 U7_N33735  5.843E-01  TC=0,0 
E_U7_DIFF2         U7_N35261 0 VALUE {V(U7_N33547,U7_N33543)}
X_U7_S5    THERMAL_FAULT 0 U7_N02107 0 Thermal_fault_U7_S5 
X_U3         DVDT DVDT_OUT 0 OPEN_DETECT SWEN N73114 IN_INT DVDT_BLOCK PARAMS:
+  CDVDT=3300 D=4.98 C=1.23 B=0.7012 A=0.0138 DVDT_OUT_MAX=30
V_V1         1V_DC 0 1
X_U5_U58         U5_NO_FB NO_FC INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM7         U5_N71203 0 VALUE { LIMIT(V(ISENSE),1m,100)    }
C_U5_C2         GND ITIMER  1p  
X_U5_U53         EN_BFET U5_RST INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R11         GND IMON  1T  
G_U5_ABM2I2         ITIMER 0 VALUE { IF(V(U5_TIMER_EN) > 0.5, 1.95u, 0)     }
C_U5_C8         0 ILIM_FAULT  1.443n  
X_U5_U78         U5_N42137 U5_NOM_CURRENT U5_RST U5_N42187 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U70         U5_TIMER_EN U5_N42776 U5_TIMER_WINDOW U5_TIMER_WINDOW_B
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U56         OUT U5_N22568 U5_N23429 U5_N22631 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U5_C9         0 ILIM_VALUE  1.443n  
X_U5_U69         U5_N38891 U5_STARTUP_ILIM one_shot PARAMS:  T=200
R_U5_R12         U5_N22631 U5_NO_FB  50  
X_U5_U14         U5_N02619 U5_RST ILIM_CTRL U5_ILIM_CTRL_B srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U43         IFAST_ST U5_N03105 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U5_V21         U5_N26105 0 400m
V_U5_V20         U5_N23429 0 50m
R_U5_R10         U5_N44116 U5_ILIM_VALUE_ACTUAL  1  
X_U5_U34         U5_N02903 U5_ITIMER_INT U5_N02547 U5_N02827 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U5_C10         0 U5_ISENSE_INT  1.443n  
E_U5_ABM8         U5_N02619 0 VALUE {
+  if(V(U5_ILIM_INT)>12,0,V(U5_STARTUP_ILIM))    }
R_U5_R13         U5_N01567 ILIM_FAULT  1  
C_U5_C6         0 U5_ILIM_VALUE_ACTUAL  1.443n  
X_U5_U59         U5_VILIM_GREATER_400MV NO_FC N26558 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U5_E1         U5_ILIM_INT 0 U5_V_ILIM GND 1
R_U5_R15         IMON U5_V_ILIM  1m TC=0,0 
X_U5_U202         U5_N47787 U5_TIMER_WINDOW_B U5_ILIM_REG AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U5_G1         0 U5_V_ILIM U5_ISENSE_INT 0 95e-6
X_U5_U205         OVER_CURRENT GHI U5_N48905 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U9         ISENSE ILIM_VALUE U5_N01715 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_S1    U5_TIMER_EN 0 U5_VINT ITIMER Current_Limit_U5_S1 
R_U5_R16         U5_N71203 U5_ISENSE_INT  1  
X_U5_U200         U5_N48905 U5_N41710 one_shot PARAMS:  T=100
X_U5_U11         U5_N41710 U5_N42187 U5_TIMER_OK N41600 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U207         GHI U5_N02619 CB AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U71         U5_TIMER_WINDOW_B U5_N42137 one_shot PARAMS:  T=100
X_U5_U65         OVER_CURRENT INRUSH U5_N38891 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U208         U5_TIMER_OK U5_N03105 U5_TIMER_EN AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U73         OVER_CURRENT U5_NOM_CURRENT INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM6         U5_N62819 0 VALUE {
+  IF(V(U5_NO_FB)>0.5,V(U5_ILIM_VALUE_ACTUAL),0.65*V(U5_ILIM_VALUE_ACTUAL))    }
E_U5_E2         U5_ITIMER_INT 0 ITIMER GND 1
V_U5_V18         U5_N02547 0 5m
X_U5_U206         OVER_CURRENT U5_N47787 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=100n VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
V_U5_V6         U5_VINT GND 2.56
E_U5_ABM4         U5_N44116 0 VALUE {
+  (95u*V(U5_ISENSE_INT)*6595)/V(U5_ILIM_INT)    }
X_U5_U20         U5_N02827 TIMER_OVER one_shot PARAMS:  T=100
X_U5_U57         U5_ILIM_INT U5_N26105 U5_VILIM_GREATER_400MV COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U54         U5_N01715 OVER_CURRENT BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
R_U5_R14         U5_N62819 ILIM_VALUE  1  
V_U5_V19         U5_N22568 0 1.9
E_U5_ABM5         U5_N01567 0 VALUE { if(V(U5_ILIM_VALUE_ACTUAL)<1.49,1,0)    }
X_U5_U210         TIMER_OVER U5_RST U5_N42776 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C7         0 U5_NO_FB  1.443n  
V_U5_V7         U5_N02903 0 1.04
X_S1    GHI 0 DVDT N80536 TPS22811x_TRANS_S1 
V_V3         N23332 0 0
G_U2_G7         IN GND U2_IQ_OVLO 0 191u
X_U2_U17         U2_N16607861 U2_N16607919 U2_IQ_ON NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U4         SD EN_UV_OK U2_IQ_OFF NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_G1         IN GND U2_IQ_ON 0 415u
X_U2_U18         SD U2_IQ_OVLO U2_N16607919 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_G5         IN GND OVC_EVENT 0 445u
G_U2_G8         IN GND SD 0 2u
X_U2_U7         OVC U2_N16609025 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_G10         OUT GND OVLO_ON 0 319u
X_U2_U16         0 OVC_EVENT U2_IQ_OFF U2_N16607861 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U6         OVLO_ON U2_N16609025 U2_IQ_OVLO AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U5         OVC_ON OVC OVC_EVENT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_G6         IN GND U2_IQ_OFF 0 68u
R_U9_R1         U9_N48679 U9_AUX_OFF_CTRL  100 TC=0,0 
X_U9_U49         VIN_UV_OK U9_N54019 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U26         GHI U9_N48083 one_shot PARAMS:  T=100  
X_U9_U50         EN_UV_OK U9_N54031 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U1         U9_N49846 0 FLT U9_N49440 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U23         U9_N48079 U9_N48083 INRUSH N48105 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U9_U53         U9_N54087 PGL OVP U9_N14727690 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U9_S2    U9_AUX_PG_CTRL 0 PG 0 FLT_AUX_PG_U9_S2 
X_U9_U52         EN_BFET TON_TOFF_DELAY U9_N48255 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U9_U47         U9_N14727690 U9_PG_CTRL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=14u
V_U9_V1         U9_N01405 0 1.2
X_U9_U44         0 U9_N53583 INRUSH U9_N53831 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U31         TIMER_OVER U9_OC_REMOVED U9_N49846 N50644 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U9_V2         U9_N01594 0 100m
X_U9_U48         U9_N53831 U9_N54019 U9_N54031 U9_N54087 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U8         U9_AUX_OFF_CTRL U9_PG_CTRL PG_PIN U9_AUX_PG_CTRL MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U34         U9_N50239 U9_OC_REMOVED one_shot PARAMS:  T=100  
X_U9_U3         PGTH U9_N01405 U9_N01594 U9_PG_INT COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U9_U33         OVER_CURRENT U9_N50239 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U27         U9_N48255 0 INRUSH U9_N48679 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U9_C1         0 U9_AUX_OFF_CTRL  1n  TC=0,0 
C_U9_C2         0 U9_FLTB_CTRL  1n  TC=0,0 
R_U9_R2         U9_N49440 U9_FLTB_CTRL  1k TC=0,0 
X_U9_U25         SWEN U9_N48079 one_shot PARAMS:  T=100  
X_U9_U46         U9_PG_INT U9_N53583 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.ENDS
.PARAM  auto_retry_time=105m

.subckt TPS22811x_TRANS_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=488 Ron=1G Voff=0.2 Von=0.8
.ends TPS22811x_TRANS_S2

.subckt Auto-Retry_U8_S4 1 2 3 4  
S_U8_S4         3 4 1 2 _U8_S4
RS_U8_S4         1 2 1G
.MODEL         _U8_S4 VSWITCH Roff=1e12 Ron=0.1 Voff=0.2 Von=0.8
.ends Auto-Retry_U8_S4

.subckt Auto-Retry_U8_S1 1 2 3 4  
S_U8_S1         3 4 1 2 _U8_S1
RS_U8_S1         1 2 1G
.MODEL         _U8_S1 VSWITCH Roff=1e12 Ron=0.1 Voff=0.8 Von=0.2
.ends Auto-Retry_U8_S1

.subckt MOS_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1G Ron=1m Voff=0.2 Von=0.8
.ends MOS_U4_S1

.subckt MOS_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends MOS_U4_H1

.subckt SWEN_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends SWEN_U1_S2

.subckt SWEN_U1_S16 1 2 3 4  
S_U1_S16         3 4 1 2 _U1_S16
RS_U1_S16         1 2 1G
.MODEL         _U1_S16 VSWITCH Roff=1e9 Ron=1m Voff=0.1 Von=0.9
.ends SWEN_U1_S16

.subckt SWEN_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends SWEN_U1_H1

.subckt SWEN_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends SWEN_U1_S1

.subckt Thermal_fault_U7_S1 1 2 3 4  
S_U7_S1         3 4 1 2 _U7_S1
RS_U7_S1         1 2 1G
.MODEL         _U7_S1 VSWITCH Roff=100E6 Ron=1 Voff=0.8 Von=0.2
.ends Thermal_fault_U7_S1

.subckt Thermal_fault_U7_S5 1 2 3 4  
S_U7_S5         3 4 1 2 _U7_S5
RS_U7_S5         1 2 1G
.MODEL         _U7_S5 VSWITCH Roff=10m Ron=1e9 Voff=0.2 Von=0.8
.ends Thermal_fault_U7_S5

.subckt Current_Limit_U5_S1 1 2 3 4  
S_U5_S1         3 4 1 2 _U5_S1
RS_U5_S1         1 2 1G
.MODEL         _U5_S1 VSWITCH Roff=1e8 Ron=6.8k Voff=0.8 Von=0.2
.ends Current_Limit_U5_S1

.subckt TPS22811x_TRANS_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1G Ron=1m Voff=0.2 Von=0.8
.ends TPS22811x_TRANS_S1

.subckt FLT_AUX_PG_U9_S2 1 2 3 4  
S_U9_S2         3 4 1 2 _U9_S2
RS_U9_S2         1 2 1G
.MODEL         _U9_S2 VSWITCH Roff=1G Ron=1m Voff=0.2 Von=0.8
.ends FLT_AUX_PG_U9_S2


** Wrapper definitions for AA legacy support **

.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 

gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}

.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.01

.ends srlatchrhp_basic_gen



.subckt one_shot in out params:  t=100

s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }

.model s1 vswitch
+ roff=1e+09
+ ron=1
+ voff=0.25
+ von=0.75

.ends one_shot



.subckt srlatchshp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 

gq 0 qint value = {if(v(s) > {vthresh},5,if(v(r)>{vthresh},-5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n 
.ic v(qint) {vss}

.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.01

.ends srlatchshp_basic_gen


.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$

.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$

.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$

.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$

.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$


.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$

.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$

.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$

.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$

.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$

.SUBCKT UVP_OVP_BLOCK EN EN_UV_DELAY EN_UV_OK OV OVP OVP_DELAY VIN VIN_UV_DELAY
+  VIN_UV_OK PARAMS: en_hys=100m vin_uv_fall_delay=30u ov_rise_delay=70u 
+  vin_th_rise=1.2 ov_hys=100m ov_th_rise=1.5 en_uv_rise_delay=100u 
+  en_th_rise=2 en_uv_fall_delay=140u vin_uv_rise_delay=50u vin_hys=100m 
+  ov_fall_delay=50u
X_U20         VIN N00595 N00625 VIN_UV_OK COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U23         EN N01037 N01061 EN_UV_OK COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V5         N01416 0 {OV_TH_RISE}
V_V4         N01061 0 {EN_HYS}
X_U24         EN_UV_OK EN_UV_DELAY ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=
+ {EN_UV_RISE_DELAY} VTHRESH=0.5 FALLING_EDGE_DELAY={EN_UV_FALL_DELAY} VDD=1
+  VSS=0
X_U22         VIN_UV_OK VIN_UV_DELAY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY={VIN_UV_RISE_DELAY} VTHRESH=0.5 FALLING_EDGE_DELAY=
+ {VIN_UV_FALL_DELAY} VDD=1 VSS=0
V_V2         N00625 0 {VIN_HYS}
X_U25         OV N01416 N01440 OVP COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V6         N01440 0 {OV_HYS}
X_U26         OVP OVP_DELAY ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=
+ {OV_RISE_DELAY} VTHRESH=0.5 FALLING_EDGE_DELAY={OV_FALL_DELAY} VDD=1 VSS=0
V_V1         N00595 0 {VIN_TH_RISE}
V_V3         N01037 0 {EN_TH_RISE}
.ENDS UVP_OVP_BLOCK
*$

.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$

.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT dVdT_Block dVdT dVdT_OUT GND OPEN_Detect SWEN_WITH_ON_DELAY
+  SWEN_WITHOUT_ON_DELAY VIN PARAMS: cdvdt=3300 d=8.8046 c=2.4624 b=9.7846 
+  a=0.2289 dvdt_out_max=5
X_U839         SWEN_WITHOUT_ON_DELAY N14640615 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=100n
R_R2         N14646292 DVDT_OUT  1  
G_ABMII1         N14641785 DVDT VALUE {3300*1e-9}
D_D3         DVDT N14641785 D_D1 
G_ABM2I1         N14640847 OPEN_DETECT VALUE { if(V(OPEN_WINDOW)>0.5 &
+  V(DVDT)>0.5,10,0)    }
X_U840         OPEN_WINDOW SWEN_WITH_ON_DELAY N14640755 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8         SWEN_WITH_ON_DELAY SWEN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM3         N14646292 0 VALUE { if(V(OPEN_DETECT)<0.5,V(DVDT),V(OPEN_SR))   
+  }
G_ABMII2         N14641085 OPEN_SR VALUE { ({C}*V(VIN)+{D})*1e-9    }
D_D2         OPEN_SR N14641085 D_D1 
C_C4         0 OPEN_DETECT  1n IC=0  
V_V2         N14641785 0 {dVdT_OUT_MAX}
D_D4         OPEN_DETECT N14640847 D_D1 
X_S5    N14640755 0 DVDT 0 dVdT_top_S5 
C_C3         0 OPEN_SR  1p   
C_C6         0 DVDT_OUT  1.443n   
V_V1         N14641085 0 {dVdT_OUT_MAX}
X_U837         N14640615 SWEN_WITHOUT_ON_DELAY OPEN_WINDOW AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V4         N14640847 GND 1.1
X_S3    SWEN_N 0 OPEN_SR 0 dVdT_top_S3 
.ENDS dVdT_Block
*$

.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$

.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$

.subckt dVdT_top_S5 1 2 3 4  
S_S5         3 4 1 2 _S5
RS_S5         1 2 1G
.MODEL         _S5 VSWITCH Roff=1e12 Ron=80 Voff=0.2V Von=0.8V
.ends dVdT_top_S5
*$
.subckt dVdT_top_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=1e12 Ron=80 Voff=0.2V Von=0.8V
.ends dVdT_top_S3
*$


.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$

.MODEL NMOS01 NMOS (VTO = 1 kp=156250 LAMBDA = 0.001)
*$


.MODEL D_D1 D (IS = 1E-15 Rs = 50m N = 0.1 TT = 10p)
*$


.MODEL DI_B330A D  ( IS=9.90n RS=14.0m BV=30.0 IBV=500u
+ CJO=464p  M=0.333 N=0.775 TT=7.20n )
*$
.SUBCKT SMBJ18A  1 2
D1 1 2 DF
DZ 3 1 DR
VZ 2 3 20
.MODEL DF D ( IS=10f RS=.5 N=1.10
+ CJO=46.3p VJ=0.750 M=0.330 TT=50.1n )
.MODEL DR D ( IS=5f RS=.2 N=1.1 )
.ENDS
*$