{
  "module_name": "sun50i-h6-ccu.h",
  "hash_id": "c0b4c603d652edea70822a05d6a5adf3f6d4770573c73177b76e3e585f402e64",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun50i-h6-ccu.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_SUN50I_H6_H_\n#define _DT_BINDINGS_CLK_SUN50I_H6_H_\n\n#define CLK_PLL_PERIPH0\t\t3\n\n#define CLK_CPUX\t\t21\n\n#define CLK_APB1\t\t26\n\n#define CLK_DE\t\t\t29\n#define CLK_BUS_DE\t\t30\n#define CLK_DEINTERLACE\t\t31\n#define CLK_BUS_DEINTERLACE\t32\n#define CLK_GPU\t\t\t33\n#define CLK_BUS_GPU\t\t34\n#define CLK_CE\t\t\t35\n#define CLK_BUS_CE\t\t36\n#define CLK_VE\t\t\t37\n#define CLK_BUS_VE\t\t38\n#define CLK_EMCE\t\t39\n#define CLK_BUS_EMCE\t\t40\n#define CLK_VP9\t\t\t41\n#define CLK_BUS_VP9\t\t42\n#define CLK_BUS_DMA\t\t43\n#define CLK_BUS_MSGBOX\t\t44\n#define CLK_BUS_SPINLOCK\t45\n#define CLK_BUS_HSTIMER\t\t46\n#define CLK_AVS\t\t\t47\n#define CLK_BUS_DBG\t\t48\n#define CLK_BUS_PSI\t\t49\n#define CLK_BUS_PWM\t\t50\n#define CLK_BUS_IOMMU\t\t51\n\n#define CLK_MBUS_DMA\t\t53\n#define CLK_MBUS_VE\t\t54\n#define CLK_MBUS_CE\t\t55\n#define CLK_MBUS_TS\t\t56\n#define CLK_MBUS_NAND\t\t57\n#define CLK_MBUS_CSI\t\t58\n#define CLK_MBUS_DEINTERLACE\t59\n\n#define CLK_NAND0\t\t61\n#define CLK_NAND1\t\t62\n#define CLK_BUS_NAND\t\t63\n#define CLK_MMC0\t\t64\n#define CLK_MMC1\t\t65\n#define CLK_MMC2\t\t66\n#define CLK_BUS_MMC0\t\t67\n#define CLK_BUS_MMC1\t\t68\n#define CLK_BUS_MMC2\t\t69\n#define CLK_BUS_UART0\t\t70\n#define CLK_BUS_UART1\t\t71\n#define CLK_BUS_UART2\t\t72\n#define CLK_BUS_UART3\t\t73\n#define CLK_BUS_I2C0\t\t74\n#define CLK_BUS_I2C1\t\t75\n#define CLK_BUS_I2C2\t\t76\n#define CLK_BUS_I2C3\t\t77\n#define CLK_BUS_SCR0\t\t78\n#define CLK_BUS_SCR1\t\t79\n#define CLK_SPI0\t\t80\n#define CLK_SPI1\t\t81\n#define CLK_BUS_SPI0\t\t82\n#define CLK_BUS_SPI1\t\t83\n#define CLK_BUS_EMAC\t\t84\n#define CLK_TS\t\t\t85\n#define CLK_BUS_TS\t\t86\n#define CLK_IR_TX\t\t87\n#define CLK_BUS_IR_TX\t\t88\n#define CLK_BUS_THS\t\t89\n#define CLK_I2S3\t\t90\n#define CLK_I2S0\t\t91\n#define CLK_I2S1\t\t92\n#define CLK_I2S2\t\t93\n#define CLK_BUS_I2S0\t\t94\n#define CLK_BUS_I2S1\t\t95\n#define CLK_BUS_I2S2\t\t96\n#define CLK_BUS_I2S3\t\t97\n#define CLK_SPDIF\t\t98\n#define CLK_BUS_SPDIF\t\t99\n#define CLK_DMIC\t\t100\n#define CLK_BUS_DMIC\t\t101\n#define CLK_AUDIO_HUB\t\t102\n#define CLK_BUS_AUDIO_HUB\t103\n#define CLK_USB_OHCI0\t\t104\n#define CLK_USB_PHY0\t\t105\n#define CLK_USB_PHY1\t\t106\n#define CLK_USB_OHCI3\t\t107\n#define CLK_USB_PHY3\t\t108\n#define CLK_USB_HSIC_12M\t109\n#define CLK_USB_HSIC\t\t110\n#define CLK_BUS_OHCI0\t\t111\n#define CLK_BUS_OHCI3\t\t112\n#define CLK_BUS_EHCI0\t\t113\n#define CLK_BUS_XHCI\t\t114\n#define CLK_BUS_EHCI3\t\t115\n#define CLK_BUS_OTG\t\t116\n#define CLK_PCIE_REF_100M\t117\n#define CLK_PCIE_REF\t\t118\n#define CLK_PCIE_REF_OUT\t119\n#define CLK_PCIE_MAXI\t\t120\n#define CLK_PCIE_AUX\t\t121\n#define CLK_BUS_PCIE\t\t122\n#define CLK_HDMI\t\t123\n#define CLK_HDMI_SLOW\t\t124\n#define CLK_HDMI_CEC\t\t125\n#define CLK_BUS_HDMI\t\t126\n#define CLK_BUS_TCON_TOP\t127\n#define CLK_TCON_LCD0\t\t128\n#define CLK_BUS_TCON_LCD0\t129\n#define CLK_TCON_TV0\t\t130\n#define CLK_BUS_TCON_TV0\t131\n#define CLK_CSI_CCI\t\t132\n#define CLK_CSI_TOP\t\t133\n#define CLK_CSI_MCLK\t\t134\n#define CLK_BUS_CSI\t\t135\n#define CLK_HDCP\t\t136\n#define CLK_BUS_HDCP\t\t137\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}