
---------- Begin Simulation Statistics ----------
final_tick                               164634234447500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   7773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827536                       # Number of bytes of host memory used
host_op_rate                                    13400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1286.55                       # Real time elapsed on the host
host_tick_rate                               23013408                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17240055                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029608                       # Number of seconds simulated
sim_ticks                                 29607803750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       662235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1326767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6568068                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562919                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7082309                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2765562                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6568068                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3802506                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7239232                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           84869                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       385592                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17758500                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11478079                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562941                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476522                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1018902                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19837222                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240034                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     56126124                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.307166                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.270619                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     51301809     91.40%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1689575      3.01%     94.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       375452      0.67%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       938129      1.67%     96.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       410988      0.73%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       226395      0.40%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        96093      0.17%     98.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        68781      0.12%     98.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1018902      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     56126124                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177962                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454881                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093977     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454881     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240034                       # Class of committed instruction
system.switch_cpus.commit.refs                4088994                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.921559                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.921559                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      49926076                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44654953                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2425544                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4809722                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563843                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1486555                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5398957                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787180                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              982736                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25093                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7239232                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2502536                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              55850424                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29842005                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1127686                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.122252                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2797322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2850431                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.503955                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59211746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.871961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.302646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         50677425     85.59%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           400419      0.68%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           581572      0.98%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           552688      0.93%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           869967      1.47%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           985150      1.66%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           384508      0.65%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           384102      0.65%     92.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4375915      7.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59211746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       739026                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3769892                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.607655                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12341155                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             982596                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24438582                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6775133                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        74288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1482647                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37057643                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11358559                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1268853                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35982659                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         237194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5522081                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563843                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5918678                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       606501                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       114661                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          858                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1539                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3320244                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       848534                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1539                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       587239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30758279                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28957712                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.686170                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21105421                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.489022                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29103068                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49469305                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23977848                       # number of integer regfile writes
system.switch_cpus.ipc                       0.168874                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.168874                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       336830      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24257608     65.12%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1054      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11606068     31.16%     97.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1049954      2.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       37251514                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1528816                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041040                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          285611     18.68%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1200690     78.54%     97.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42515      2.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38443500                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    135714978                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28957712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56876272                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37057643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          37251514                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19817566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       471390                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27204352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59211746                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.629124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.559507                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     47758627     80.66%     80.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3265287      5.51%     86.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1672407      2.82%     89.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1537153      2.60%     91.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1855957      3.13%     94.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1273132      2.15%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1038373      1.75%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476252      0.80%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       334558      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59211746                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.629083                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2502559                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       472565                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       540384                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6775133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1482647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21222543                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 59215586                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        36990231                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411876                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5405677                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3111800                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10434587                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        251378                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107631491                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41867995                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51003193                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5309208                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         130703                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563843                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13232025                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29591255                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57759768                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4633                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6774                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7718260                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6736                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             92184478                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            77274307                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       575142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913258                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         575142                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             656814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        79027                       # Transaction distribution
system.membus.trans_dist::CleanEvict           583208                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7718                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        656814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1991299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1991299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1991299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47587776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47587776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47587776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            664532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  664532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              664532                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1795053000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3691297250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29607803750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       348248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1344625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     78485184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78489152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          736787                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5057728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1693959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473548                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1118817     66.05%     66.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 575142     33.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1693959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1225847000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435657500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       292640                       # number of demand (read+write) hits
system.l2.demand_hits::total                   292640                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       292640                       # number of overall hits
system.l2.overall_hits::total                  292640                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       664465                       # number of demand (read+write) misses
system.l2.demand_misses::total                 664532                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       664465                       # number of overall misses
system.l2.overall_misses::total                664532                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  66467621500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66472688000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5066500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  66467621500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66472688000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957172                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957172                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.694245                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.694266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.694245                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.694266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83057.377049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100031.787227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100029.325902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83057.377049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100031.787227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100029.325902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               79027                       # number of writebacks
system.l2.writebacks::total                     79027                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       664465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            664526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       664465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           664526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  59822971500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59827428000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  59822971500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59827428000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.694245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.694245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.694260                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73057.377049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90031.787227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90030.229066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73057.377049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90031.787227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90030.229066                       # average overall mshr miss latency
system.l2.replacements                         736787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       269221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           269221                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       269221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       269221                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       500590                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        500590                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7718                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    647370000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     647370000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.370559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83877.947655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83877.947655                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    570190000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    570190000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.370559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73877.947655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73877.947655                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83057.377049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81717.741935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73057.377049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73057.377049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       279530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            279530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       656747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          656752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  65820251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65820251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.701445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.701447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100221.624918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100220.861908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       656747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       656747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  59252781500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59252781500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.701445                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.701441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90221.624918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90221.624918                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.464922                       # Cycle average of tags in use
system.l2.tags.total_refs                     1237895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    736787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.680126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     317.801346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.322046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.357900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1726.981098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.155176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.843252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998762                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8391867                       # Number of tag accesses
system.l2.tags.data_accesses                  8391867                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     42525760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42530048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5057728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5057728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       664465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              664532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        79027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              79027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       131857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1436302414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1436447241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       131857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           134019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170824153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170824153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170824153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       131857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1436302414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1607271394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    662274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1306225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73972                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      664526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      79027                       # Number of write requests accepted
system.mem_ctrls.readBursts                    664526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    79027                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   244                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5013                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19914422250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3311675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             32333203500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30066.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48816.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                664526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                79027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  247067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   36289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       604405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.472415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.145036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.224476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       525302     86.91%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        65995     10.92%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9021      1.49%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2456      0.41%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          900      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          377      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          173      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       604405                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.229575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.140767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.849971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3729     76.16%     76.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          239      4.88%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          308      6.29%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          303      6.19%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          169      3.45%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           93      1.90%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           41      0.84%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.22%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.448834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4695     95.89%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.80%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              110      2.25%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      0.90%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42389440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  140224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5040704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42529664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5057728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1436.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29606530000                       # Total gap between requests
system.mem_ctrls.avgGap                      39817.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     42385536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5040704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 131857.129051660915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1431566365.337043762207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170249169.528489589691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       664465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        79027                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1948500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  32331255000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 726093946500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31942.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48657.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9187922.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2156087220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1145957175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2366731500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          205970760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2336861280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13143048600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        301506720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21656163255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.434302                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    675565500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    988520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27943707500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2159478720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1147759800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2362340400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          205161660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2336861280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13107149430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        331771680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21650522970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        731.243802                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    754089750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    988520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27865183250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29607793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2502420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2502430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2502420                       # number of overall hits
system.cpu.icache.overall_hits::total         2502430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8230000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8230000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8230000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8230000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2502536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2502547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2502536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2502547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70948.275862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70341.880342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70948.275862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70341.880342                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5159000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5159000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84573.770492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84573.770492                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2502420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2502430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2502536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2502547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70948.275862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70341.880342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011130                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5005156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5005156                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3553436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3553438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3553436                       # number of overall hits
system.cpu.dcache.overall_hits::total         3553438                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2015332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2015337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2015332                       # number of overall misses
system.cpu.dcache.overall_misses::total       2015337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 138098932476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 138098932476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 138098932476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 138098932476                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5568768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5568775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5568768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5568775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.361899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.361900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.361899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.361900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68524.160027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68523.990021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68524.160027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68523.990021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     23497744                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            617256                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.068069                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       269221                       # number of writebacks
system.cpu.dcache.writebacks::total            269221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1058227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1058227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1058227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1058227                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957105                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  71109948541                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71109948541                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  71109948541                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71109948541                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.171870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.171870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.171870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.171870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74296.914697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74296.914697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74296.914697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74296.914697                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2940255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2940255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1994402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1994407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 137256093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 137256093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4934657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4934662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.404162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.404163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68820.675822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68820.503287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1057785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1057785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  70293662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  70293662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75050.593786                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75050.593786                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    842838976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    842838976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40269.420736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40269.420736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    816286541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    816286541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39842.177909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39842.177909                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164634234447500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.184026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4504455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956086                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.711349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.184025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          563                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12094660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12094660                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164721667622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  10345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827668                       # Number of bytes of host memory used
host_op_rate                                    17862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3866.48                       # Real time elapsed on the host
host_tick_rate                               22613117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087433                       # Number of seconds simulated
sim_ticks                                 87433175000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1917737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3835899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20133632                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1697510                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21634611                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8464799                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20133632                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11668833                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22103305                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          251921                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1141305                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53862200                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34877100                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1697510                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428039                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3007704                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     61376408                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821450                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    165342666                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.313418                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.279797                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    150789093     91.20%     91.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5112386      3.09%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1106842      0.67%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2857747      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1236588      0.75%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       694110      0.42%     97.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       323767      0.20%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       214429      0.13%     98.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3007704      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    165342666                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399636                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312331     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399636     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821450                       # Class of committed instruction
system.switch_cpus.commit.refs               12331796                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821450                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.828878                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.828878                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     146689050                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      135997356                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7297944                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14724865                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1700200                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4454291                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16533565                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2328472                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2999499                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70309                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            22103305                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7610950                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             164684686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        358858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               90891804                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3400400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.126401                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8481464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8716720                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.519779                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    174866350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.900022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.333844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        148849960     85.12%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1206305      0.69%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1827311      1.04%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1659361      0.95%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2597628      1.49%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2988433      1.71%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1253122      0.72%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1180666      0.68%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13303564      7.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    174866350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2220981                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11434785                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.616858                       # Inst execution rate
system.switch_cpus.iew.exec_refs             35878132                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2997456                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        73760718                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20737368                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       209050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4527063                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    113133947                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      32880676                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3798858                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     107867752                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         711431                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      15503649                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1700200                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      16685069                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1704600                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       355307                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2456                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4260                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10337717                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2594899                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4260                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1747323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       473658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          94166355                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              88170305                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684154                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64424252                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.504215                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88611668                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        147149132                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        73053479                       # number of integer regfile writes
system.switch_cpus.ipc                       0.171560                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.171560                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1023469      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73814806     66.10%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3271      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     33623923     30.11%     97.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3201140      2.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      111666609                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4271546                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038253                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          860444     20.14%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3294568     77.13%     97.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        116534      2.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      114914686                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    403955491                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     88170305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    174449597                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          113133947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         111666609                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61312439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1484376                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     84222332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    174866350                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.638583                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.573526                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    140640231     80.43%     80.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9712596      5.55%     85.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5043535      2.88%     88.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4630410      2.65%     91.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5434224      3.11%     94.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3778369      2.16%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3107082      1.78%     98.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1454744      0.83%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1065159      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    174866350                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.638583                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7610950                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1400031                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1603330                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20737368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4527063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        62912773                       # number of misc regfile reads
system.switch_cpus.numCycles                174866350                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       110307869                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269552                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       15440336                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9359318                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       28887622                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        757905                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     328188185                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      127594701                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    155540199                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16202912                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         410182                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1700200                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      37281705                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         91270582                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    176139064                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14346                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20182                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          23062272                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20121                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            275532820                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           236022896                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1653157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604942                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1653157                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1895631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       241936                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1675801                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22531                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1895631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5754061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5754061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5754061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    138246272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    138246272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               138246272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1918162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1918162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1918162                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5264366500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10650340000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  87433175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1090952                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3856914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69321                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    233695168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              233695168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2145395                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15483904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4947866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.334115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471680                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3294709     66.59%     66.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1653157     33.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4947866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3651487000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203706500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       884309                       # number of demand (read+write) hits
system.l2.demand_hits::total                   884309                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       884309                       # number of overall hits
system.l2.overall_hits::total                  884309                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1918162                       # number of demand (read+write) misses
system.l2.demand_misses::total                1918162                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1918162                       # number of overall misses
system.l2.overall_misses::total               1918162                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 191556865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     191556865500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 191556865500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    191556865500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802471                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802471                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.684454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.684454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99864.800523                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99864.800523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99864.800523                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99864.800523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              241936                       # number of writebacks
system.l2.writebacks::total                    241936                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1918162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1918162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1918162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1918162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 172375245500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 172375245500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 172375245500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 172375245500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.684454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.684454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.684454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.684454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89864.800523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89864.800523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89864.800523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89864.800523                       # average overall mshr miss latency
system.l2.replacements                        2145395                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       849016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           849016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       849016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       849016                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1425500                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1425500                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        46790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46790                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22531                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1878549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1878549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.325024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.325024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83376.192801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83376.192801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1653239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1653239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.325024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.325024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73376.192801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73376.192801                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       837519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            837519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1895631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1895631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 189678316500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 189678316500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.693570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.693570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100060.780025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100060.780025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1895631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1895631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 170722006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 170722006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.693570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.693570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90060.780025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90060.780025                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     4354215                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2147443                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.027628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     369.218972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1678.781028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.180283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.819717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24565163                       # Number of tag accesses
system.l2.tags.data_accesses                 24565163                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87433175000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    122762368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          122762368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15483904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15483904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1918162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1918162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       241936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             241936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1404070800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1404070800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177094152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177094152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177094152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1404070800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1581164953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    240758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1910930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000410072750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14966                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14966                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3780566                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             226072                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1918162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     241936                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1918162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   241936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            117121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            121427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            119773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           117450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           121085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14563                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57171024500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9554650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             93000962000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29917.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48667.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   313844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89921                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1918162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               241936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  634868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  707964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  463995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  104103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1747922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.783415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.318072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.694637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1515229     86.69%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       193362     11.06%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27274      1.56%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7310      0.42%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2616      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1122      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          499      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          255      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1747922                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.700454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.142519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10679     71.36%     71.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1043      6.97%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          272      1.82%     80.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          334      2.23%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          368      2.46%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          419      2.80%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          414      2.77%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          400      2.67%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          364      2.43%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          279      1.86%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          156      1.04%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          107      0.71%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           58      0.39%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           34      0.23%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           21      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            5      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14966                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.460120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14363     95.97%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              119      0.80%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              314      2.10%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      0.98%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14966                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              122299520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  462848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15408320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               122762368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15483904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1398.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1404.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87434292500                       # Total gap between requests
system.mem_ctrls.avgGap                      40477.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    122299520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15408320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1398777066.027854919434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176229674.834523618221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1918162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       241936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  93000962000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2151270686250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48484.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8891899.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6213092340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3302340690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6789511680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          621561060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6901792560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38672478780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1008041280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        63508818390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        726.369806                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2301076250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2919540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82212558750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6267056460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3331023300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6854528520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          635180040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6901792560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38648268600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1028428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        63666278280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        728.170723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2353475250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2919540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82160159750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   117040968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10113370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10113380                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10113370                       # number of overall hits
system.cpu.icache.overall_hits::total        10113380                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8230000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8230000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8230000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8230000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10113486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10113497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10113486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10113497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70948.275862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70341.880342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70948.275862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70341.880342                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5159000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5159000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84573.770492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84573.770492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84573.770492                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10113370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10113380                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10113486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10113497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70948.275862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70341.880342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84573.770492                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044034                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10113442                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          163120.032258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20227056                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20227056                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14541296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14541298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14541296                       # number of overall hits
system.cpu.dcache.overall_hits::total        14541298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8024123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8024128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8024123                       # number of overall misses
system.cpu.dcache.overall_misses::total       8024128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 543021503134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 543021503134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 543021503134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 543021503134                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22565419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22565426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22565419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22565426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.355594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.355594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67673.626530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67673.584361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67673.626530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67673.584361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     89582519                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2353795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.058760                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.071429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1118237                       # number of writebacks
system.cpu.dcache.writebacks::total           1118237                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4264547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4264547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4264547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4264547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759576                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 276580201843                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 276580201843                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 276580201843                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 276580201843                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.166608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.166608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.166608                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.166608                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73566.860157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73566.860157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73566.860157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73566.860157                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12065573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12065573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7933573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7933578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 539614833000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 539614833000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19999146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19999151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.396696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.396696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68016.621641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68016.578774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4262780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4262780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670793                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670793                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 273287469000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 273287469000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.183547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.183547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74449.163709                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74449.163709                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3406670134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3406670134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37621.978288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37621.978288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3292732843                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3292732843                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37087.424879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37087.424879                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164721667622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.727461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18300879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.867798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.727459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          776                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48890433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48890433                       # Number of data accesses

---------- End Simulation Statistics   ----------
