Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad929f259ca4c699a8a20399a9cc38f --incr --debug typical --relax --mt 2 -L sim_clk_gen_v1_0_2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_RL1_wrapper_behav xil_defaultlib.design_RL1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'cmfrl1_ap_fadd_3_full_dsp_32' remains a black-box since it has no binding entity [C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-2508/project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1_fadd_32ns_bkb.vhd:59]
WARNING: [VRFC 10-3009] 'cmfrl1_ap_fmul_2_max_dsp_32' remains a black-box since it has no binding entity [C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-2508/project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/vhdl/CMFRL1_fmul_32ns_cud.vhd:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.CMFRL1_fadd_32ns_bkb [cmfrl1_fadd_32ns_bkb_default]
Compiling architecture arch of entity xil_defaultlib.CMFRL1_fmul_32ns_cud [\CMFRL1_fmul_32ns_cud(id=1)\]
Compiling architecture behav of entity xil_defaultlib.CMFRL1 [cmfrl1_default]
Compiling architecture design_rl1_cmfrl1_0_1_arch of entity xil_defaultlib.design_RL1_CMFRL1_0_1 [design_rl1_cmfrl1_0_1_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_RL1_sim_clk_gen_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=1000.0,...
Compiling module xil_defaultlib.design_RL1_sim_clk_gen_0_1
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_RL1_xlconstant_0_0
Compiling module xil_defaultlib.design_RL1
Compiling module xil_defaultlib.design_RL1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_RL1_wrapper_behav
