/*
    This file was generated automatically by Alchitry Labs 2.0.41-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module arbiter #(
        parameter WIDTH = 4'h8
    ) (
        input wire [(WIDTH)-1:0] in,
        output reg [(WIDTH)-1:0] out
    );
    logic [31:0] R_7f546336_i;
    logic [31:0] RR_7f546336_i;
    always @* begin
        out = 1'h0;
        for (RR_7f546336_i = 0; RR_7f546336_i < WIDTH; RR_7f546336_i = RR_7f546336_i + 1) begin
      R_7f546336_i = (0) + RR_7f546336_i * (1);
            if (in[R_7f546336_i]) begin
                out = ($bits(1'h1)+(2**$bits(R_7f546336_i)-1))'(1'h1 << R_7f546336_i);
            end
        end
    end
    
    
endmodule