/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. MonacoP SoC";
	compatible = "qcom,monacop";
	qcom,msm-id = <0x205 0x10000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x00 0x00>;

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	aliases {
		mmc0 = "/soc/sdhci@4744000";
		serial0 = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a98000";
		hsuart0 = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a94000";
	};

	firmware {
		phandle = <0x183>;

		scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x02 0x13000>;
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			cpu-idle-states = <0x03>;
			power-domains = <0x04>;
			power-domain-names = "psci";
			enable-method = "psci";
			d-cache-size = <0x8000>;
			i-cache-size = <0x8000>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x05>;
			qcom,freq-domain = <0x06 0x00>;
			qcom,lmh-dcvs = <0x07>;
			#cooling-cells = <0x02>;
			phandle = <0x0b>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x80000>;
				cache-level = <0x02>;
				phandle = <0x05>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x184>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x185>;
			};
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x01>;
			cpu-idle-states = <0x03>;
			power-domains = <0x08>;
			power-domain-names = "psci";
			enable-method = "psci";
			d-cache-size = <0x8000>;
			i-cache-size = <0x8000>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00>;
			next-level-cache = <0x05>;
			qcom,lmh-dcvs = <0x07>;
			phandle = <0x0c>;

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x186>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x187>;
			};
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x02>;
			cpu-idle-states = <0x03>;
			power-domains = <0x09>;
			power-domain-names = "psci";
			enable-method = "psci";
			d-cache-size = <0x8000>;
			i-cache-size = <0x8000>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00>;
			next-level-cache = <0x05>;
			qcom,lmh-dcvs = <0x07>;
			phandle = <0x0d>;

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x188>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x189>;
			};
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x03>;
			cpu-idle-states = <0x03>;
			power-domains = <0x0a>;
			power-domain-names = "psci";
			enable-method = "psci";
			d-cache-size = <0x8000>;
			i-cache-size = <0x8000>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x06 0x00>;
			next-level-cache = <0x05>;
			qcom,lmh-dcvs = <0x07>;
			phandle = <0x0e>;

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x18a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x18b>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0b>;
				};

				core1 {
					cpu = <0x0c>;
				};

				core2 {
					cpu = <0x0d>;
				};

				core3 {
					cpu = <0x0e>;
				};
			};
		};
	};

	idle-states {

		silver-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x129>;
			exit-latency-us = <0x144>;
			min-residency-us = <0x456>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x03>;
		};

		silver-cluster-d3 {
			compatible = "domain-idle-state";
			idle-state-name = "pwr-l2-pc";
			entry-latency-us = <0x320>;
			exit-latency-us = <0x846>;
			min-residency-us = <0x1cd0>;
			arm,psci-suspend-param = <0x41000043>;
			phandle = <0x10>;
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		#gpio-cells = <0x02>;
		compatible = "simple-bus";
		phandle = <0x18c>;

		interrupt-controller@f200000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0xf200000 0x10000 0xf300000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cpu-pd0 {
				#power-domain-cells = <0x00>;
				power-domains = <0x0f>;
				phandle = <0x04>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x00>;
				power-domains = <0x0f>;
				phandle = <0x08>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x00>;
				power-domains = <0x0f>;
				phandle = <0x09>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x00>;
				power-domains = <0x0f>;
				phandle = <0x0a>;
			};

			cluster-pd0 {
				#power-domain-cells = <0x00>;
				domain-idle-states = <0x10>;
				phandle = <0x0f>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xff08 0x01 0x02 0xff08 0x01 0x03 0xff08 0x01 0x00 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x18d>;
		};

		timer@f120000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0xf120000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x18e>;

			frame@f121000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x07 0x04>;
				reg = <0xf121000 0x1000 0xf122000 0x1000>;
			};

			frame@f123000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0xf123000 0x1000>;
				status = "disabled";
			};

			frame@f124000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0xf124000 0x1000>;
				status = "disabled";
			};

			frame@f125000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0xf125000 0x1000>;
				status = "disabled";
			};

			frame@f126000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0xf126000 0x1000>;
				status = "disabled";
			};

			frame@f127000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0xf127000 0x1000>;
				status = "disabled";
			};

			frame@f128000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0xf128000 0x1000>;
				status = "disabled";
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x06 0x04>;
			phandle = <0x18f>;
		};

		qcom,msm-imem@c125000 {
			compatible = "qcom,msm-imem";
			reg = <0xc125000 0x1000>;
			ranges = <0x00 0xc125000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x190>;
		};

		qcom,mpm2-slepp-counter@4403000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
			qcom,vm-nav-path;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0xf1880b0 0xf1980b0 0xf1a80b0 0xf1b80b0>;
			qcom,config-arr = <0xf1880b8 0xf1980b8 0xf1a80b8 0xf1b80b8>;
		};

		qseecom@61800000 {
			compatible = "qcom,qseecom";
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
			memory-region = <0x11>;
			qseecom_mem = <0x11>;
			qseecom_ta_mem = <0x12>;
			user_contig_mem = <0x13>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			interconnect-names = "data_path";
			interconnects = <0x14 0x07 0x15 0x200>;
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x16 0x46 0x16 0x46 0x16 0x46 0x16 0x46>;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x191>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		smcinvoke@61800000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x192>;
		};

		hwkm@4440000 {
			compatible = "qcom,hwkm";
			reg = <0x4440000 0x9000>;
			reg-names = "km_master";
			qcom,enable-hwkm-clk;
			clock-names = "km_clk_src";
			clocks = <0x16 0x76>;
			qcom,op-freq-hz = <0x47868c0>;
			phandle = <0x193>;
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			reg = <0xc125720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x194>;
		};

		qrng@4453000 {
			compatible = "qcom,msm-rng";
			reg = <0x4453000 0x1000>;
			qcom,no-qrng-config;
			interconnect-names = "data_path";
			interconnects = <0x15 0x00 0x17 0x215>;
			clock-names = "km_clk_src";
			clocks = <0x16 0x76>;
			phandle = <0x195>;
		};

		qcedev@1b20000 {
			compatible = "qcom,qcedev";
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xf7 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x16 0x46 0x16 0x46 0x16 0x46 0x16 0x46>;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,smmu-s1-enable;
			interconnect-names = "data_path";
			interconnects = <0x14 0x07 0x15 0x200>;
			iommus = <0x18 0x86 0x11 0x18 0x96 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x196>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x18 0x92 0x00 0x18 0x98 0x01 0x18 0x9f 0x00>;
				qcom,iommu-dma-addr-pool = <0x70000000 0x10000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x18 0x93 0x00 0x18 0x9c 0x01 0x18 0x9e 0x00>;
				qcom,iommu-dma-addr-pool = <0x70000000 0x10000000>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1b20000 {
			compatible = "qcom,qcrypto";
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xf7 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x16 0x46 0x16 0x46 0x16 0x46 0x16 0x46>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			interconnect-names = "data_path";
			interconnects = <0x14 0x07 0x15 0x200>;
			iommus = <0x18 0x84 0x11 0x18 0x94 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x197>;
		};

		qcom,wdt@f017000 {
			compatible = "qcom,msm-watchdog";
			reg = <0xf017000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			phandle = <0x198>;
		};

		qcom,msm-eud@1610000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0xbd 0x04>;
			reg = <0x1610000 0x2000 0x1612000 0x1000 0x3e5018 0x04>;
			reg-names = "eud_base\0eud_mode_mgr2\0eud_tcsr_check_reg";
			qcom,secure-eud-en;
			qcom,eud-tcsr-check-enable;
			qcom,eud-clock-vote-req;
			clocks = <0x19 0x0f>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x135>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qfprom@1b40000 {
			compatible = "qcom,qfprom";
			reg = <0x1b40000 0x7000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x199>;

			adsp_variant@6011 {
				reg = <0x6011 0x01>;
				bits = <0x03 0x01>;
				phandle = <0x146>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c1_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c2_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c3_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			l1_icache0 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x60>;
			};

			l1_icache1 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x61>;
			};

			l1_icache2 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x62>;
			};

			l1_icache3 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x63>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache1 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache2 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache3 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x83>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb1 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb2 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb3 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x123>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			tmc_etf {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf0>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x00 0x46 0x01>;
			mboxes = <0x1a 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x27>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x26>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x56>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x57>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x175>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x00 0x117 0x01>;
			mboxes = <0x1a 0x0a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x23>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x22>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x19a>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x19b>;
			};

			sleepstate-out-sensor {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x1b>;
			};

			qcom,sleepstate-in-sensor {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x1c>;
			};

			sleepstate-out-ult {
				qcom,entry-name = "sleepstate_ult";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x1d>;
			};

			qcom,sleepstate-in-ult {
				qcom,entry-name = "sleepstate_ult_in";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x1e>;
			};
		};

		qcom,smp2p_sleepstate_sensor {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x1b 0x00>;
			interrupt-parent = <0x1c>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p_sleepstate_ult {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x1d 0x00>;
			interrupt-parent = <0x1e>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		remoteproc-adsp@ab00000 {
			compatible = "qcom,monaco-adsp-pas";
			reg = <0xab00000 0x100>;
			vdd_lpi_cx-supply = <0x1f>;
			reg-names = "vdd_lpi_cx\0vdd_lpi_mx";
			vdd_lpi_cx-uV-uA = <0x180 0x00>;
			vdd_lpi_mx-supply = <0x20>;
			vdd_lpi_mx-uV-uA = <0x180 0x00>;
			clocks = <0x16 0x00>;
			clock-names = "xo";
			memory-region = <0x21>;
			interrupts-extended = <0x01 0x00 0x11a 0x01 0x22 0x00 0x00 0x22 0x02 0x00 0x22 0x01 0x00 0x22 0x03 0x00 0x22 0x09 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x23 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x58>;

			glink-edge {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x1a 0x08>;
				mbox-names = "adsp_smem";
				interrupts = <0x00 0x115 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x19c>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,non-wake-svc = <0x51 0x190>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					qcom,glink-channels = "adsp_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x02>;
					phandle = <0x14a>;

					spf_core {
						compatible = "qcom,spf_core";
						reg = <0x03>;
					};

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					q6prm {
						compatible = "qcom,audio_prm";
						reg = <0x07>;
						phandle = <0x19d>;
					};
				};
			};
		};

		remoteproc-mss@6080000 {
			compatible = "qcom,monaco-modem-pas";
			reg = <0x6080000 0x100>;
			clocks = <0x16 0x00>;
			clock-names = "xo";
			cx-supply = <0x24>;
			cx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx";
			memory-region = <0x25>;
			interrupts-extended = <0x01 0x00 0x133 0x01 0x26 0x00 0x00 0x26 0x02 0x00 0x26 0x01 0x00 0x26 0x03 0x00 0x26 0x09 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x27 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x59>;

			glink-edge {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x1a 0x0c>;
				mbox-names = "mpss_smem";
				interrupts = <0x00 0x44 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};
			};
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x19e>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x29>;
			};
		};

		qcom,rpmcc {
			compatible = "qcom,rpmcc-monaco";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x16>;
		};

		clock-controller@1410000 {
			compatible = "qcom,monaco-gcc\0syscon";
			reg = <0x1400000 0x1e0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x24>;
			vdd_mx-supply = <0x28>;
			clocks = <0x16 0x00 0x16 0x01 0x29>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x19>;
		};

		clock-controller@5f00000 {
			compatible = "qcom,monaco-dispcc\0syscon";
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			clock-names = "bi_tcxo\0bi_tcxo_ao\0gpll0_out_main\0sleep_clk";
			clocks = <0x16 0x00 0x16 0x01 0x19 0x00 0x29>;
			vdd_cx-supply = <0x24>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x2a>;
		};

		clock-controller@5990000 {
			compatible = "qcom,monaco-gpucc\0syscon";
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			clocks = <0x16 0x00 0x16 0x01 0x19 0x00 0x19 0x51>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0gpll0_out_main\0gcc_gpu_snoc_dvm_gfx_clk";
			vdd_cx-supply = <0x24>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x2b>;
		};

		syscon@447d200 {
			compatible = "syscon";
			reg = <0x447d200 0x100>;
			phandle = <0x2c>;
		};

		syscon@f11101c {
			compatible = "syscon";
			reg = <0xf11101c 0x04>;
			phandle = <0x2d>;
		};

		clock-controller@0 {
			compatible = "qcom,monaco-debugcc";
			qcom,gcc = <0x19>;
			qcom,dispcc = <0x2a>;
			qcom,gpucc = <0x2b>;
			qcom,mccc = <0x2c>;
			qcom,apsscc = <0x2d>;
			clock-names = "xo_clk_src";
			clocks = <0x16 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x19f>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw";
			reg = <0xf521000 0x1400>;
			reg-names = "freq-domain0";
			clocks = <0x16 0x00 0x19 0x00>;
			clock-names = "xo\0alternate";
			qcom,no-accumulative-counter;
			qcom,max-lut-entries = <0x0c>;
			#freq-domain-cells = <0x01>;
			phandle = <0x06>;
		};

		qcom,cpufreq-hw-debug@f521000 {
			compatible = "qcom,cpufreq-hw-debug";
			reg = <0xf521000 0x1400>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x06 0x00>;
		};

		qcom,spmi@1c40000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts-extended = <0x2e 0x56 0x04>;
			qcom,ee = <0x00>;
			qcom,mid = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x1a0>;

			qcom,pm5100@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				pon_hlos@1300 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x1300>;
					interrupts = <0x00 0x13 0x07 0x03 0x00 0x13 0x06 0x03>;
					interrupt-names = "kpdpwr\0resin";

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						linux,code = <0x72>;
					};
				};

				qcom,qpnp-smblite {
					compatible = "qcom,qpnp-pm5100-smblite";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					#cooling-cells = <0x02>;
					qcom,thermal-mitigation = <0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40 0x186a0>;
					status = "okay";
					qcom,battery-data = <0x2f>;
					dpdm-supply = <0x30>;
					nvmem-cell-names = "charger_debug_mask\0charger_soc";
					nvmem-cells = <0x31 0x32>;
					qcom,auto-recharge-soc = <0x62>;
					qcom,suspend-input-on-debug-batt;
					qcom,chg-term-src = <0x01>;
					qcom,chg-term-current-ma = <0xffffffec>;
					qcom,concurrency-mode-supported;
					phandle = <0x134>;

					qcom,chgr@2600 {
						reg = <0x1000>;
						interrupts = <0x00 0x26 0x01 0x01 0x00 0x26 0x00 0x01 0x00 0x26 0x04 0x01 0x00 0x26 0x07 0x01>;
						interrupt-names = "chgr-error\0chg-state-change\0buck-oc\0vph-ov";
					};

					qcom,dcdc@2700 {
						reg = <0x2700>;
						interrupts = <0x00 0x27 0x00 0x03 0x00 0x27 0x04 0x01 0x00 0x27 0x06 0x01 0x00 0x27 0x07 0x03>;
						interrupt-names = "boost-mode-sw-en\0skip-mode\0input-current-limiting\0switcher-power-ok";
					};

					qcom,batif@2800 {
						reg = <0x2800>;
						interrupts = <0x00 0x28 0x00 0x03 0x00 0x28 0x02 0x03 0x00 0x28 0x03 0x03 0x00 0x28 0x04 0x01>;
						interrupt-names = "bat-temp\0bat-low\0bat-ov\0bsm-active";
					};

					qcom,usb@2900 {
						reg = <0x2900>;
						interrupts = <0x00 0x29 0x00 0x03 0x00 0x29 0x01 0x03 0x00 0x29 0x02 0x03 0x00 0x29 0x03 0x03 0x00 0x29 0x04 0x01 0x00 0x29 0x06 0x01 0x00 0x29 0x07 0x01>;
						interrupt-names = "usbin-plugin\0usbin-collapse\0usbin-uv\0usbin-ov\0usbin-gtvt\0usbin-icl-change\0usbin-src-change";
					};

					qcom,misc@2c00 {
						reg = <0x2c00>;
						interrupts = <0x00 0x2c 0x00 0x01 0x00 0x2c 0x01 0x01 0x00 0x2c 0x02 0x01 0x00 0x2c 0x03 0x01 0x00 0x2c 0x04 0x01 0x00 0x2c 0x05 0x01 0x00 0x2c 0x06 0x03>;
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0imp-trigger\0all-chnl-cond-done\0temp-change";
					};
				};

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x00 0x0a 0x00 0x03>;
					io-channels = <0x33 0x03>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x34>;
				};

				vadc@8000 {
					compatible = "qcom,spmi-adc5-gen3";
					reg = <0x8000>;
					reg-names = "adc5-gen3-base";
					qcom,debug-base = <0x8300>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x80 0x01 0x01>;
					interrupt-names = "adc-sdam0";
					#io-channel-cells = <0x01>;
					status = "ok";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x33>;

					pm5100_ref_gnd {
						reg = <0x00>;
						label = "pm5100_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm5100_vref_1p25 {
						reg = <0x01>;
						label = "pm5100_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm5100_die_temp {
						reg = <0x03>;
						label = "pm5100_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm5100_xo_therm {
						reg = <0x44>;
						label = "pm5100_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0x2bc>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm5100_usb_in_i_uv {
						reg = <0x17>;
						label = "pm5100_usb_in_i_uv";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x19>;
					};

					pm5100_chg_temp {
						reg = <0x10>;
						label = "pm5100_chg_temp";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x0b>;
					};

					pm5100_usb_in_v {
						reg = <0x11>;
						label = "pm5100_usb_in_v";
						qcom,pre-scaling = <0x01 0x10>;
					};

					pm5100_boost_out_v {
						reg = <0x12>;
						label = "pm5100_boost_out_v";
						qcom,pre-scaling = <0x01 0x06>;
					};

					pm5100_bat_therm {
						reg = <0x46>;
						label = "pm5100_bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x17>;
					};

					pm5100_bat_id {
						reg = <0x45>;
						label = "pm5100_bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0x3e80>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x18>;
					};

					pm5100_vph_pwr {
						reg = <0x8e>;
						label = "pm5100_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm5100_vbat_sns {
						reg = <0x8f>;
						label = "pm5100_vbat_sns";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm5100_pa_therm_0 {
						reg = <0x47>;
						label = "pm5100_pa_therm_0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm5100_quiet_therm {
						reg = <0x48>;
						label = "pm5100_quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};

					pm5100_msm_therm {
						reg = <0x49>;
						label = "pm5100_msm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,adc-tm-type = <0x01>;
					};
				};

				pinctrl@8800 {
					compatible = "qcom,pm5100-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x62>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio9";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x61>;
						};
					};

					pmx_sde {
						phandle = <0x1a1>;

						sde_dsi_active {
							phandle = <0x17e>;

							pinconf {
								pins = "gpio1\0gpio2";
								function = "normal";
								qcom,drive-strength = <0x03>;
								bias-disable;
								output-high;
							};
						};

						sde_dsi_suspend {
							phandle = <0x180>;

							pinconf {
								pins = "gpio1\0gpio2";
								function = "normal";
								qcom,drive-strength = <0x01>;
								bias-pull-down;
								output-low;
							};
						};
					};
				};

				rtc@6400 {
					compatible = "qcom,pm5100-rtc";
					reg = <0x6400 0x6500>;
					reg-names = "rtc\0alarm";
					interrupts = <0x00 0x65 0x01 0x01>;
					phandle = <0x1a2>;
				};

				qcom,pm5100-cdc {
					compatible = "qcom,pm5100-spmi";
					phandle = <0x142>;
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x00 0x47 0x00 0x00 0x00 0x47 0x01 0x00 0x00 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					qcom,ibat-ccm-hw-support;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x35>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x36>;
				};

				bcl-off@4700 {
					compatible = "qcom,bcl-off";
					reg = <0x4700 0x100>;
					#cooling-cells = <0x02>;
					phandle = <0x4b>;
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x1a3>;

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x64>;
					};

					debug@94 {
						reg = <0x94 0x01>;
						phandle = <0x31>;
					};

					debug@96 {
						reg = <0x96 0x01>;
						phandle = <0x1a4>;
					};

					debug@97 {
						reg = <0x97 0x01>;
						phandle = <0x1a5>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x63>;
				};

				sdam@7600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7600>;
					phandle = <0x1a6>;
				};

				sdam@7700 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7700>;
					phandle = <0x1a7>;

					charger_soc@47 {
						reg = <0x65 0x02>;
						phandle = <0x32>;
					};
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x1a8>;

					demod@46 {
						reg = <0x46 0x01>;
						phandle = <0x1a9>;
					};
				};

				sdam@8600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8600>;
					phandle = <0x1aa>;
				};

				qpnp,qbg@4f00 {
					status = "disabled";
					compatible = "qcom,qbg";
					#address-cells = <0x01>;
					reg = <0x4f00>;
					interrupt-names = "qbg-sdam\0qbg-vbatt-empty";
					interrupts = <0x00 0x76 0x01 0x01 0x00 0x4f 0x01 0x01>;
					qcom,num-data-sdams = <0x05>;
					qcom,sdam-base = <0x7600>;
					qcom,adc-cmn-wb-base = <0x3000>;
					qcom,adc-cmn-base = <0x3900>;
					phandle = <0x1ab>;
				};

				qcom,hv-haptics@f000 {
					compatible = "qcom,pm5100-haptics";
					reg = <0xf000 0xf100>;
					interrupts = <0x00 0xf0 0x01 0x01>;
					interrupt-names = "fifo-empty";
					qcom,vmax-mv = <0x9c4>;
					qcom,brake-mode = <0x01>;
					qcom,brake-pattern = [ff 3f 1f];
					qcom,lra-period-us = <0x1047>;
					qcom,drv-sig-shape = <0x01>;
					qcom,brake-sig-shape = <0x01>;
					status = "disabled";
					phandle = <0x1ac>;

					effect_0 {
						qcom,effect-id = <0x00>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-preload;
						qcom,wf-auto-res-disable;
					};

					effect_1 {
						qcom,effect-id = <0x01>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_2 {
						qcom,effect-id = <0x02>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_3 {
						qcom,effect-id = <0x03>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_4 {
						qcom,effect-id = <0x04>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_5 {
						qcom,effect-id = <0x05>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_0 {
						qcom,primitive-id = <0x00>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0x00 0x00 0x00 0x00 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_1 {
						qcom,primitive-id = <0x01>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_2 {
						qcom,primitive-id = <0x02>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_3 {
						qcom,primitive-id = <0x03>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_4 {
						qcom,primitive-id = <0x04>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_5 {
						qcom,primitive-id = <0x05>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_6 {
						qcom,primitive-id = <0x06>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_7 {
						qcom,primitive-id = <0x07>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					primitive_8 {
						qcom,primitive-id = <0x08>;
						qcom,wf-vmax-mv = <0x12c0>;
						qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1047>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};
				};
			};
		};

		thermal-zones {
			phandle = <0x1ad>;

			pm5100-tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x34>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x1ae>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x1af>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x1b0>;
					};
				};
			};

			pm5100-ibat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x35 0x00>;

				trips {

					ibat-lvl0 {
						temperature = <0x5dc>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x1b1>;
					};
				};
			};

			pm5100-ibat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x35 0x01>;

				trips {

					ibat-lvl1 {
						temperature = <0x76c>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x1b2>;
					};
				};
			};

			pm5100-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x35 0x05>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x1b3>;
					};
				};
			};

			pm5100-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x35 0x06>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x1b4>;
					};
				};
			};

			pm5100-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x35 0x07>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x1b5>;
					};
				};
			};

			socd {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x36>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					socd-trip {
						temperature = <0x5a>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x1b6>;
					};
				};
			};

			xo-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x33 0x44>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x33 0x47>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x33 0x48>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdm-skin-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x33 0x49>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mapss {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			wlan {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					cpu-0-2-config {
						temperature = <0x186a0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x38>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x38>;
						cooling-device = <0x39 0x01 0x01>;
					};

					cpu2_cdev {
						trip = <0x38>;
						cooling-device = <0x3a 0x01 0x01>;
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					cpu-1-3-config {
						temperature = <0x186a0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x3b>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu1_cdev {
						trip = <0x3b>;
						cooling-device = <0x3c 0x01 0x01>;
					};

					cpu3_cdev {
						trip = <0x3b>;
						cooling-device = <0x3d 0x01 0x01>;
					};
				};
			};

			mdm-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					mdm0-cx-mon {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x3e>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					mdm0-cx-cdev0 {
						trip = <0x3e>;
						cooling-device = <0x3f 0x03 0xffffffff>;
					};

					mdm0-cx-cdev1 {
						trip = <0x3e>;
						cooling-device = <0x40 0x03 0x03>;
					};
				};
			};

			mdm-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					mdm1-cx-mon {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x41>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					mdm1-cx-cdev0 {
						trip = <0x41>;
						cooling-device = <0x3f 0x03 0xffffffff>;
					};

					mdm1-cx-cdev1 {
						trip = <0x41>;
						cooling-device = <0x40 0x03 0x03>;
					};
				};
			};

			gpu {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x06>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					gpu-trip {
						temperature = <0x14c08>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x42>;
					};

					gpu-cx-mon {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x43>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu-cdev {
						trip = <0x42>;
						cooling-device = <0x3f 0xffffffff 0xffffffff>;
					};

					gpu-cx-cdev0 {
						trip = <0x43>;
						cooling-device = <0x3f 0x03 0xffffffff>;
					};

					gpu-cx-cdev1 {
						trip = <0x43>;
						cooling-device = <0x40 0x03 0x03>;
					};
				};
			};

			camera {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x07>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			zeroc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x37 0x10>;

				trips {

					active-config0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x44>;
					};
				};

				cooling-maps {

					lmh_cpu_cdev {
						trip = <0x44>;
						cooling-device = <0x45 0x01 0x01>;
					};

					cx_vdd_cdev {
						trip = <0x44>;
						cooling-device = <0x46 0x01 0x01>;
					};

					mx_vdd_cdev {
						trip = <0x44>;
						cooling-device = <0x47 0x01 0x01>;
					};

					adsp_vdd_cdev {
						trip = <0x44>;
						cooling-device = <0x48 0x01 0x01>;
					};
				};
			};

			rf_cal {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x49 0x56>;

				trips {

					rf-cal-config {
						temperature = <0x7d0>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x4a>;
					};
				};

				cooling-maps {

					bcl_off_cdev {
						trip = <0x4a>;
						cooling-device = <0x4b 0x01 0x01>;
					};

					tmd_rf_cal_cdev {
						trip = <0x4a>;
						cooling-device = <0x4c 0x01 0x01>;
					};
				};
			};
		};

		syscon@00340000 {
			compatible = "syscon";
			reg = <0x340000 0x20000>;
			phandle = <0x4d>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x4d 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x4f>;
		};

		syscon@03c0000 {
			compatible = "syscon";
			reg = <0x3c0000 0x30000>;
			phandle = <0x02>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x4e>;
			hwlocks = <0x4f 0x03>;
			phandle = <0x1b7>;
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			reg = <0x45f0000 0x4000>;
			phandle = <0x51>;
		};

		mailbox@0f111000 {
			compatible = "qcom,monaco-apcs-hmss-global";
			reg = <0xf111000 0x1000>;
			#mbox-cells = <0x01>;
			phandle = <0x1a>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x50>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1c3 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1c4 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1c5 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1c6 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x18 0x1c7 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable";
			};
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x00 0xc2 0x01>;
			qcom,rpm-msg-ram = <0x51>;
			mboxes = <0x1a 0x00>;
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-slate-ssc-hal {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_hal";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_hal";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-sso-hal {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "sso_hal";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_sso_hal";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-cam-hal {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "cam_hal";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_cam_hal";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-display-ctrl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "display-ctrl";
				qcom,glinkpkt-dev-name = "glink_pkt_slate_display_ctrl";
			};

			qcom,glinkpkt-slate-display-data {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "display-data";
				qcom,glinkpkt-dev-name = "glink_pkt_slate_display_data";
			};

			qcom,glinkpkt-slate-ssc-usta {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_usta";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_usta";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-0 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_0";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_0";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-1 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_1";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_1";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-2 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_2";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_2";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-3 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_3";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_3";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-4 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_4";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_4";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-5 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_5";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_5";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-6 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_6";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_6";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-7 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_7";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_7";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-8 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_8";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_8";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-9 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_9";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_9";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-10 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_10";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_10";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-11 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_11";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_11";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-12 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_12";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_12";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-13 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_13";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_13";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-ssc-test-14 {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ssc_test_14";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_ssc_test_14";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-slate-apps-diag-cntl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "DIAG_SLATE_APPS_CNTL";
				qcom,glinkpkt-dev-name = "slate_apps_cntl";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-slate-apps-diag-cmd {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "DIAG_SLATE_APPS_CMD";
				qcom,glinkpkt-dev-name = "slate_apps_cmd";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-slate-apps-diag-data {
				qcom,glinkpkt-edge = "lpass";
				qcom,glinkpkt-ch-name = "DIAG_SLATE_APPS_DATA";
				qcom,glinkpkt-dev-name = "slate_apps_data";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-slate-adsp-diag-cntl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "DIAG_SLATE_ADSP_CNTL";
				qcom,glinkpkt-dev-name = "slate_adsp_cntl";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-slate-adsp-diag-cmd {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "DIAG_SLATE_ADSP_CMD";
				qcom,glinkpkt-dev-name = "slate_adsp_cmd";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-slate-adsp-diag-data {
				qcom,glinkpkt-edge = "lpass";
				qcom,glinkpkt-ch-name = "DIAG_SLATE_ADSP_DATA";
				qcom,glinkpkt-dev-name = "slate_adsp_data";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-slate-tme-data {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "LOGPROXY_SLATE_TME_DATA";
				qcom,glinkpkt-dev-name = "slate_tme_log";
				qcom,glinkpkt-fragmented-read;
			};

			qcom,glinkpkt-haptics-offload-ctrl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "slate-haptics-offload";
				qcom,glinkpkt-dev-name = "glinkpkt_slate_haptics_offload";
			};

			qcom,glinkpkt-slate-ux-ctl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "slate-ux-ctl";
				qcom,glinkpkt-dev-name = "glink_pkt_slate_ux_ctl";
			};

			qcom,glinkpkt-slate-bt-ctrl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "slate_bt_ctrl";
				qcom,glinkpkt-dev-name = "glink_pkt_slate_bt_ctrl";
			};

			qcom,glinkpkt-bt-offload-event {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "bt_offload_event";
				qcom,glinkpkt-dev-name = "glink_pkt_bt_offload_event";
			};

			qcom,glinkpkt-bt-app-offload-data {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "slate_bt_app";
				qcom,glinkpkt-dev-name = "glink_pkt_slate_bt_app";
			};

			qcom,glinkpkt-slate-dfu {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "slate-dfu";
				qcom,glinkpkt-dev-name = "glink_pkt_slate_dfu";
			};

			qcom,glinkpkt-ss-bt-ctrl {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ss_bt_ctrl";
				qcom,glinkpkt-dev-name = "glink_pkt_ss_bt_ctrl";
			};

			qcom,glinkpkt-ss-bt-data {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ss_bt_data";
				qcom,glinkpkt-dev-name = "glink_pkt_ss_bt_data";
			};

			qcom,glinkpkt-ss-bt-le-data {
				qcom,glinkpkt-edge = "slate";
				qcom,glinkpkt-ch-name = "ss_bt_le_data";
				qcom,glinkpkt-dev-name = "glink_pkt_ss_bt_le_data";
			};
		};

		jtagmm@9040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x16 0x08>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x0b>;
			phandle = <0x1b8>;
		};

		jtagmm@9140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x16 0x08>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x0c>;
			phandle = <0x1b9>;
		};

		jtagmm@9240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x16 0x08>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x0d>;
			phandle = <0x1ba>;
		};

		jtagmm@9340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x16 0x08>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x0e>;
			phandle = <0x1bb>;
		};

		dcc_v2@16FF000 {
			compatible = "qcom,dcc-v2";
			reg = <0x16ff000 0x1000 0x1681000 0x2000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x1000>;
			per-ll-reg-cnt = <0x07>;
			ll-reg-offsets = <0x2c 0x34 0x38 0x3c 0x44 0x48 0x30 0xac 0xb4 0xb8 0xbc 0xc4 0xc8 0xb0 0x12c 0x134 0x138 0x13c 0x144 0x148 0x130 0x1ac 0x1b4 0x1b8 0x1bc 0x1c4 0x1c8 0x1b0>;
			phandle = <0x1bc>;
		};

		interconnect {
			compatible = "qcom,monaco-clk_virt";
			#interconnect-cells = <0x01>;
			clock-names = "bus\0bus_a";
			clocks = <0x16 0x6a 0x16 0x6b>;
			phandle = <0x65>;
		};

		interconnect@0 {
			compatible = "qcom,monaco-mmnrt_virt";
			#interconnect-cells = <0x01>;
			qcom,util-factor = <0x8e>;
			qcom,keepalive;
			clock-names = "bus\0bus_a";
			clocks = <0x16 0x6e 0x16 0x6f>;
			phandle = <0x12b>;
		};

		interconnect@1 {
			compatible = "qcom,monaco-mmrt_virt";
			#interconnect-cells = <0x01>;
			qcom,util-factor = <0x8e>;
			qcom,keepalive;
			clock-names = "bus\0bus_a";
			clocks = <0x16 0x6c 0x16 0x6d>;
			phandle = <0x129>;
		};

		interconnect@1880000 {
			reg = <0x1880000 0x5e200>;
			compatible = "qcom,monaco-system_noc";
			#interconnect-cells = <0x01>;
			qcom,keepalive;
			clock-names = "bus\0bus_a";
			clocks = <0x16 0x04 0x16 0x05 0x16 0x44 0x19 0x3d 0x19 0x7a>;
			phandle = <0x14>;
		};

		interconnect@1900000 {
			reg = <0x1900000 0x1000>;
			compatible = "qcom,monaco-config_noc";
			#interconnect-cells = <0x01>;
			qcom,keepalive;
			clock-names = "bus\0bus_a";
			clocks = <0x16 0x1c 0x16 0x1d>;
			phandle = <0x17>;
		};

		interconnect@4480000 {
			reg = <0x4480000 0x80000>;
			compatible = "qcom,monaco-bimc";
			#interconnect-cells = <0x01>;
			qcom,util-factor = <0x97>;
			qcom,keepalive;
			clock-names = "bus\0bus_a";
			clocks = <0x16 0x06 0x16 0x07>;
			phandle = <0x15>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			rpm-channel-name = "rpm_requests";
			interrupts = <0x00 0xc2 0x01>;
			rpm-channel-type = <0x0f>;
			power-domains = <0x0f>;
			phandle = <0x1bd>;

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwcx";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";
				proxy-supply = <0x24>;

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s1";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s1-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s1_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0x200>;
					qcom,use-voltage-level;
					phandle = <0x24>;
				};

				regulator-s1-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s1_floor_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x52>;
				};

				regulator-s1-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s1_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x1be>;
				};

				cx-cdev-lvl {
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0x52>;
					regulator-levels = <0x00 0x100>;
					#cooling-cells = <0x02>;
					phandle = <0x46>;
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s2";
					qcom,set = <0x03>;
					status = "disabled";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x03>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s3";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1174c0>;
					regulator-max-microvolt = <0x142440>;
					qcom,init-voltage = <0x142440>;
					phandle = <0x1bf>;
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x04>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s4";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1bb5c0>;
					regulator-max-microvolt = <0x1d0d80>;
					qcom,init-voltage = <0x1d0d80>;
					phandle = <0x1c0>;
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x05>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_s5";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0xa21c0>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xe86c0>;
					phandle = <0x1c1>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l1";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x7b0c0>;
					regulator-max-microvolt = <0xb7980>;
					qcom,init-voltage = <0x7b0c0>;
					phandle = <0x1c2>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l2";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0xd8cc0>;
					qcom,init-voltage = <0xc92c0>;
					phandle = <0x1c3>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwmx";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";
				proxy-supply = <0x28>;

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l3";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-pm5100-l3-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l3_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0x200>;
					qcom,use-voltage-level;
					phandle = <0x28>;
				};

				regulator-pm5100-l3-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l3_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x1c4>;
				};

				mx-cdev-lvl {
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0x28>;
					regulator-levels = <0x00 0x100>;
					#cooling-cells = <0x02>;
					phandle = <0x47>;
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlc";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l4";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-l4-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x1f>;
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlm";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l5";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-l5-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x20>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x06>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "disabled";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l6";
					qcom,set = <0x03>;
					status = "disabled";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x07>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l7";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x98580>;
					regulator-max-microvolt = <0x98580>;
					qcom,init-voltage = <0x98580>;
					phandle = <0x1c5>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x08>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";
				qcom,supported-modes = <0x01 0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710 0x7530>;

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l8";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0xb7980>;
					qcom,init-voltage = <0xb7980>;
					phandle = <0x172>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x09>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l9";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x12cc80>;
					regulator-max-microvolt = <0x12cc80>;
					qcom,init-voltage = <0x12cc80>;
					phandle = <0x179>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0a>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l10";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x113640>;
					regulator-max-microvolt = <0x113640>;
					qcom,init-voltage = <0x113640>;
					phandle = <0x1c6>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0b>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l11";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xf4240>;
					phandle = <0x1c7>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0c>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l12";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0xdcb40>;
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = <0xdcb40>;
					phandle = <0x53>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0d>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x7530>;
				status = "okay";
				qcom,supported-modes = <0x01 0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710 0x7530>;

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l13";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x13e5c0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x13e5c0>;
					phandle = <0x173>;
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0e>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l14";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x137>;
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0f>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l15";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1c8>;
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x10>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l16";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1c9>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x11>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l17";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1ca>;
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x12>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l18";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1cb>;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l19";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1cc>;
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x14>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l20";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1cd>;
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x15>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l21";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x7e>;
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x16>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l22";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1ce>;
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x17>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l23";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1cf>;
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x18>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l24";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x326a40>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x326a40>;
					phandle = <0x1d0>;
				};
			};

			rpm-regulator-ldoa25 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x19>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l25 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l25";
					qcom,set = <0x03>;
					status = "okay";
					parent-supply = <0x53>;
					regulator-min-microvolt = <0x2eff40>;
					regulator-max-microvolt = <0x2eff40>;
					qcom,init-voltage = <0x2eff40>;
					phandle = <0x138>;
				};
			};

			rpm-regulator-ldoa26 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1a>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l26 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l26";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x326a40>;
					regulator-max-microvolt = <0x326a40>;
					qcom,init-voltage = <0x326a40>;
					phandle = <0x174>;
				};
			};

			rpm-regulator-ldoa27 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1b>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l27 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l27";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x294280>;
					regulator-max-microvolt = <0x294280>;
					qcom,init-voltage = <0x294280>;
					phandle = <0x1d1>;
				};
			};

			rpm-regulator-ldoa28 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1c>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l28 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l28";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2c4fc0>;
					regulator-max-microvolt = <0x2c4fc0>;
					qcom,init-voltage = <0x2c4fc0>;
					phandle = <0x144>;
				};
			};

			rpm-regulator-ldoa29 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1d>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l29 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_l29";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					phandle = <0x7f>;
				};
			};

			rpm-regulator-boba {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "boba";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x04>;
				qcom,regulator-hw-type = "pmic5-bob";
				qcom,send-defaults;
				status = "okay";
				qcom,supported-modes = <0x00 0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0xf4240 0x1e8480>;

				regulator-pm5100a-bob {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100a_bob";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x493e00>;
					qcom,init-voltage = <0x325aa0>;
					qcom,init-bob-mode = <0x00>;
					phandle = <0x1d2>;
				};

				regulator-pm5100a-bob-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100a_bob_ao";
					qcom,set = <0x01>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x493e00>;
					qcom,init-voltage = <0x325aa0>;
					qcom,init-bob-mode = <0x03>;
					phandle = <0x1d3>;
				};
			};

			rpm-regulator-chg-boost {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "bsta";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-chg-boost {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm5100_chg_boost";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x3e8fa0>;
					regulator-max-microvolt = <0x557300>;
					qcom,init-voltage = <0x3e8fa0>;
					phandle = <0x145>;
				};
			};

			rpm-regulator-ldom1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l1";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					phandle = <0x1d4>;
				};
			};

			rpm-regulator-ldom2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l2";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					phandle = <0x1d5>;
				};
			};

			rpm-regulator-ldom3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x03>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x00>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l3";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1d6>;
				};
			};

			rpm-regulator-ldom4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x04>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x00>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l4";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1d7>;
				};
			};

			rpm-regulator-ldom5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x05>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x00>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l5";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					phandle = <0x1d8>;
				};
			};

			rpm-regulator-ldom6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x06>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x00>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l6";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					phandle = <0x1d9>;
				};
			};

			rpm-regulator-ldom7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldom";
				qcom,resource-id = <0x07>;
				qcom,regulator-type = <0x00>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x00>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8010_l7";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x1da>;
				};
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x0f>;
		};

		rpm-sleep-stats@4690000 {
			compatible = "qcom,rpm-sleep-stats";
			reg = <0x4690000 0x400>;
			ss-name = "modem\0adsp\0adsp_island\0cdsp\0apss";
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			reg = <0x45f0150 0x5000>;
			qcom,masters = "APSS\0MPSS\0ADSP\0CDSP\0TZ";
			qcom,master-stats-version = <0x02>;
			qcom,master-offset = <0x1000>;
		};

		sdhc1-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x54>;

			opp-100000000 {
				opp-hz = <0x00 0x5f5e100>;
				opp-peak-kBps = <0x7a120 0x30d40>;
				opp-avg-kBps = <0x19640 0x00>;
			};

			opp-384000000 {
				opp-hz = <0x00 0x16e36000>;
				opp-peak-kBps = <0x2625a0 0xf4240>;
				opp-avg-kBps = <0x61a80 0x00>;
			};
		};

		sdhci@4744000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000 0x4750000 0x9000>;
			reg-names = "hc\0cqhci\0cqhci_ice\0cqhci_ice_hwkm";
			iommus = <0x18 0xc0 0x00>;
			qcom,iommu-dma = "bypass";
			interrupts = <0x00 0x15c 0x04 0x00 0x160 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			clocks = <0x19 0x72 0x19 0x71 0x19 0x74>;
			clock-names = "core\0iface\0ice_core";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			interconnects = <0x14 0x19 0x15 0x200 0x15 0x00 0x17 0x226>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			operating-points-v2 = <0x54>;
			qcom,dll-hsr-list = <0xf642c 0x00 0x01 0x2c010800 0x80040868>;
			qcom,restore-after-cx-collapse;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			no-sd;
			no-sdio;
			bus-width = <0x08>;
			non-removable;
			supports-cqe;
			cap-mmc-hw-reset;
			resets = <0x19 0x09>;
			reset-names = "core_reset";
			status = "disabled";
			phandle = <0x1db>;

			qos0 {
				mask = <0x0f>;
				vote = <0x2b>;
			};
		};

		interrupt-controller@45f01b8 {
			compatible = "qcom,mpm-monaco\0qcom,mpm";
			interrupts = <0x00 0xc5 0x01>;
			reg = <0x45f01b8 0x1000 0xf111008 0x04 0xf121000 0x1000>;
			reg-names = "vmpm\0ipc\0timer";
			qcom,num-mpm-irqs = <0x60>;
			interrupt-controller;
			interrupt-parent = <0x01>;
			#interrupt-cells = <0x02>;
			phandle = <0x2e>;
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			status = "disabled";
		};

		qcom,ipa@0x5800000 {
			compatible = "qcom,ipa";
			reg = <0x5800000 0x34000 0x5804000 0x28000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x101 0x04 0x00 0x103 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			pas-ids = <0x0f>;
			firmware-names = "ipa_fws";
			memory-regions = <0x55>;
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-endp-delay-wa;
			qcom,use-ipa-pm;
			qcom,arm-smmu;
			qcom,ipa-fltrt-not-hashable;
			qcom,skip-ieob-mask-wa;
			qcom,msm-bus,name = "ipa";
			qcom,max_num_smmu_cb = <0x03>;
			clocks = <0x16 0x44>;
			clock-names = "core_clk";
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x04>;
			interconnects = <0x14 0x17 0x14 0x238 0x15 0x03 0x15 0x200 0x14 0x17 0x14 0x236 0x15 0x00 0x17 0x217>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0ipa_to_imem\0appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x13880 0x900b0 0x13880 0x20f580 0x13880 0x88b80 0x13880 0x1d4c0>;
			qcom,svs = <0x13880 0xc3500 0x13880 0x529c70 0x13880 0xe09c0 0x13880 0x2bf20>;
			qcom,nominal = <0x324b0 0x16e360 0x324b0 0x6ddd00 0x324b0 0x17cdc0 0x324b0 0x5cc60>;
			qcom,turbo = <0x324b0 0x1b7740 0x324b0 0x81b320 0x324b0 0x1cafc0 0x324b0 0x7ef40>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			status = "disabled";
			phandle = <0x1dc>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x56 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x57 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x18 0x140 0x00>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;
				qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-geometry = <0x00 0xb0000000>;
				phandle = <0x1dd>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x18 0x141 0x00>;
				qcom,iommu-dma = "atomic";
				phandle = <0x1de>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x18 0x142 0x00>;
				qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x1df>;
			};
		};

		qcom,power-state {
			compatible = "qcom,power-state";
			qcom,subsys-name = "adsp\0modem";
			qcom,rproc-handle = <0x58 0x59>;
		};

		bamdma@A584000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0xa584000 0x20000 0xa66f000 0x1000>;
			reg-names = "bam\0bam_remote_mem";
			num-channels = <0x1f>;
			interrupts = <0x00 0x11c 0x04>;
			#dma-cells = <0x01>;
			qcom,ee = <0x01>;
			qcom,num-ees = <0x02>;
			phandle = <0x5a>;
		};

		slim@A5C0000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0xa5c0000 0x2c000 0xa66e000 0x1000>;
			reg-names = "ctrl\0slimbus_remote_mem";
			interrupts = <0x00 0x11b 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x3f0>;
			dmas = <0x5a 0x03 0x5a 0x04>;
			dma-names = "rx\0tx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x1e0>;
		};

		qcom,kgsl-3d0@5900000 {
			#cooling-cells = <0x02>;
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0";
			status = "ok";
			reg = <0x5900000 0x90000 0x5961000 0x800>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc";
			interrupts = <0x00 0xb1 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,chipid = <0x7000201>;
			qcom,initial-pwrlevel = <0x04>;
			qcom,idle-timeout = <0x50>;
			qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;
			qcom,ubwc-mode = <0x02>;
			qcom,min-access-length = <0x20>;
			qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
			clocks = <0x2b 0x0d 0x2b 0x0a 0x19 0x10 0x2b 0x01 0x19 0x50 0x2b 0x06 0x2b 0x10 0x19 0x51 0x16 0x4c>;
			clock-names = "core_clk\0rbbmtimer_clk\0mem_clk\0gpu_cc_ahb\0gcc_gpu_memnoc_gfx\0gmu_clk\0gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_snoc_dvm_gfx\0bimc_gpu_clk";
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x5b>;
			vdd-supply = <0x5c>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x03>;
			interconnect-names = "gpu_icc_path";
			interconnects = <0x15 0x04 0x15 0x200>;
			qcom,bus-table-ddr = <0x00 0xbebc2 0x11e1a3 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x6b86db 0x7cb163 0x7f22ff>;
			phandle = <0x3f>;

			zap-shader {
				memory-region = <0x5d>;
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gpu-freq = <0x3c336080>;
					qcom,level = <0x1a0>;
					qcom,bus-freq = <0x0c>;
					qcom,bus-min = <0x0b>;
					qcom,bus-max = <0x0c>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gpu-freq = <0x35a4e900>;
					qcom,level = <0x180>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-min = <0x0b>;
					qcom,bus-max = <0x0c>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x02>;
					qcom,gpu-freq = <0x29b92700>;
					qcom,level = <0x100>;
					qcom,bus-freq = <0x09>;
					qcom,bus-min = <0x08>;
					qcom,bus-max = <0x0a>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x03>;
					qcom,gpu-freq = <0x1c03a180>;
					qcom,level = <0x80>;
					qcom,bus-freq = <0x07>;
					qcom,bus-min = <0x05>;
					qcom,bus-max = <0x08>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x04>;
					qcom,gpu-freq = <0x127a3980>;
					qcom,level = <0x40>;
					qcom,bus-freq = <0x04>;
					qcom,bus-min = <0x03>;
					qcom,bus-max = <0x04>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x05>;
					qcom,gpu-freq = <0x00>;
					qcom,bus-freq = <0x00>;
					qcom,bus-min = <0x00>;
					qcom,bus-max = <0x00>;
				};
			};
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			qcom,pmu-events-tbl = <0x08 0x0f 0xff 0xff 0x11 0x0f 0xff 0xff 0x17 0x0f 0xff 0xff>;
			phandle = <0x1e1>;
		};

		ddr-freq-table {
			qcom,freq-tbl = <0x30d40 0x493e0 0x6e1b8 0x858b8 0xa6428 0xbb800 0xf84a8 0x14a528 0x17ba38 0x1b86e0 0x1ef5c8>;
			phandle = <0x5e>;
		};

		qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			phandle = <0x1e2>;

			ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x00>;
				qcom,bus-width = <0x04>;
				qcom,freq-tbl = <0x5e>;
				phandle = <0x5f>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x15 0x00 0x15 0x200>;
					phandle = <0x60>;
				};
			};
		};

		qcom,bwmon-ddr@4520300 {
			compatible = "qcom,bwmon4";
			reg = <0x4520300 0x300 0x4520200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x1a5 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x5f>;
			qcom,count-unit = <0x10000>;
			phandle = <0x1e3>;
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x1e4>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x5f>;
				qcom,sampling-path = <0x60>;
				qcom,miss-ev = <0x17>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x0b 0x0c 0x0d 0x0e>;
					qcom,sampling-enabled;
					qcom,cpufreq-memfreq-tbl = <0x96000 0xa6428 0xd2f00 0xa6428 0x14cd00 0x14a528 0x1a1300 0x1b86e0>;
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x0b 0x0c 0x0d 0x0e>;
					qcom,sampling-enabled;
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x96000 0x858b8 0xd2f00 0x858b8 0x14cd00 0xa6428 0x1a1300 0x14a528>;
				};
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x61>;

			vol_up {
				label = "volume_up";
				gpios = <0x62 0x09 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x63>;
			nvmem-names = "pon_log";
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x64>;
			nvmem-cell-names = "restart_reason";
		};

		qcom,battery-data {
			qcom,batt-id-range-pct = <0x0f>;
			phandle = <0x2f>;
		};

		pinctrl@500000 {
			compatible = "qcom,monaco-pinctrl";
			reg = <0x500000 0x300000>;
			interrupts = <0x00 0xe3 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x2e>;
			phandle = <0x69>;

			qupv3_se6_2uart_pins {
				phandle = <0x1e5>;

				qupv3_se6_2uart_tx_active {
					phandle = <0x66>;

					mux {
						pins = "gpio30";
						function = "qup06";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_rx_active {
					phandle = <0x67>;

					mux {
						pins = "gpio31";
						function = "qup06";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_2uart_sleep {
					phandle = <0x68>;

					mux {
						pins = "gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x1e6>;

				qupv3_se0_i2c_sda_active {
					phandle = <0x72>;

					mux {
						pins = "gpio4";
						function = "qup00";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_scl_active {
					phandle = <0x73>;

					mux {
						pins = "gpio5";
						function = "qup00";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x74>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x1e7>;

					mux {
						pins = "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x1e8>;

					mux {
						pins = "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x1e9>;

					mux {
						pins = "gpio6\0gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio8";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x1ea>;

					mux {
						pins = "gpio6\0gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio8";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x1eb>;

				qupv3_se0_spi_miso_active {
					phandle = <0x77>;

					mux {
						pins = "gpio4";
						function = "qup00";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_mosi_active {
					phandle = <0x76>;

					mux {
						pins = "gpio5";
						function = "qup00";
					};

					config {
						pins = "gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_clk_active {
					phandle = <0x78>;

					mux {
						pins = "gpio6";
						function = "qup00";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_cs_active {
					phandle = <0x79>;

					mux {
						pins = "gpio7";
						function = "qup00";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x7a>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x1ec>;

				qupv3_se1_i2c_sda_active {
					phandle = <0x7b>;

					mux {
						pins = "gpio10";
						function = "qup01";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_scl_active {
					phandle = <0x7c>;

					mux {
						pins = "gpio11";
						function = "qup01";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x7d>;

					mux {
						pins = "gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x1ed>;

				qupv3_se1_spi_miso_active {
					phandle = <0x86>;

					mux {
						pins = "gpio10";
						function = "qup01";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_mosi_active {
					phandle = <0x85>;

					mux {
						pins = "gpio11";
						function = "qup01";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_clk_active {
					phandle = <0x87>;

					mux {
						pins = "gpio12";
						function = "qup01";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_cs_active {
					phandle = <0x88>;

					mux {
						pins = "gpio13";
						function = "qup01";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x89>;

					mux {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11\0gpio12\0gpio13";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x1ee>;

				qupv3_se2_i2c_sda_active {
					phandle = <0x8a>;

					mux {
						pins = "gpio0";
						function = "qup02";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_scl_active {
					phandle = <0x8b>;

					mux {
						pins = "gpio1";
						function = "qup02";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x8c>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x1ef>;

				qupv3_se2_spi_miso_active {
					phandle = <0x8e>;

					mux {
						pins = "gpio0";
						function = "qup02";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_mosi_active {
					phandle = <0x8d>;

					mux {
						pins = "gpio1";
						function = "qup02";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_clk_active {
					phandle = <0x8f>;

					mux {
						pins = "gpio2";
						function = "qup02";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_cs_active {
					phandle = <0x90>;

					mux {
						pins = "gpio3";
						function = "qup02";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x91>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x1f0>;

				qupv3_se3_i2c_sda_active {
					phandle = <0x92>;

					mux {
						pins = "gpio14";
						function = "qup03";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_scl_active {
					phandle = <0x93>;

					mux {
						pins = "gpio15";
						function = "qup03";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x94>;

					mux {
						pins = "gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x1f1>;

				qupv3_se3_spi_miso_active {
					phandle = <0x96>;

					mux {
						pins = "gpio14";
						function = "qup03";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_mosi_active {
					phandle = <0x95>;

					mux {
						pins = "gpio15";
						function = "qup03";
					};

					config {
						pins = "gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_clk_active {
					phandle = <0x97>;

					mux {
						pins = "gpio16";
						function = "qup03";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_cs_active {
					phandle = <0x98>;

					mux {
						pins = "gpio17";
						function = "qup03";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x99>;

					mux {
						pins = "gpio14\0gpio15\0gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio15\0gpio16\0gpio17";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x1f2>;

				qupv3_se4_i2c_sda_active {
					phandle = <0x9a>;

					mux {
						pins = "gpio20";
						function = "qup04";
					};

					config {
						pins = "gpio20";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_scl_active {
					phandle = <0x9b>;

					mux {
						pins = "gpio21";
						function = "qup04";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x9c>;

					mux {
						pins = "gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x1f3>;

				qupv3_se4_spi_miso_active {
					phandle = <0x9e>;

					mux {
						pins = "gpio20";
						function = "qup04";
					};

					config {
						pins = "gpio20";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_mosi_active {
					phandle = <0x9d>;

					mux {
						pins = "gpio21";
						function = "qup04";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_clk_active {
					phandle = <0x9f>;

					mux {
						pins = "gpio22";
						function = "qup04";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_cs_active {
					phandle = <0xa0>;

					mux {
						pins = "gpio23";
						function = "qup04";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x06>;
						bias-pull-up;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xa1>;

					mux {
						pins = "gpio20\0gpio21\0gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21\0gio22";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_cs_sleep {
					phandle = <0xa2>;

					mux {
						pins = "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x06>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x1f4>;

				qupv3_se5_i2c_sda_active {
					phandle = <0xa3>;

					mux {
						pins = "gpio26";
						function = "qup05";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_scl_active {
					phandle = <0xa4>;

					mux {
						pins = "gpio27";
						function = "qup05";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xa5>;

					mux {
						pins = "gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x1f5>;

				qupv3_se5_spi_miso_active {
					phandle = <0xa7>;

					mux {
						pins = "gpio26";
						function = "qup05";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_mosi_active {
					phandle = <0xa6>;

					mux {
						pins = "gpio27";
						function = "qup05";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_clk_active {
					phandle = <0xa8>;

					mux {
						pins = "gpio28";
						function = "qup05";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_cs_active {
					phandle = <0xa9>;

					mux {
						pins = "gpio29";
						function = "qup05";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xaa>;

					mux {
						pins = "gpio26\0gpio27\0gpio28\0gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio26\0gpio27\0gpio28\0gpio29";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x1f6>;

				qupv3_se6_i2c_sda_active {
					phandle = <0xab>;

					mux {
						pins = "gpio24";
						function = "qup06";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_scl_active {
					phandle = <0xac>;

					mux {
						pins = "gpio25";
						function = "qup06";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xad>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x1f7>;

				qupv3_se6_spi_miso_active {
					phandle = <0xaf>;

					mux {
						pins = "gpio24";
						function = "qup06";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_mosi_active {
					phandle = <0xae>;

					mux {
						pins = "gpio25";
						function = "qup06";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_clk_active {
					phandle = <0xb0>;

					mux {
						pins = "gpio30";
						function = "qup06";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_cs_active {
					phandle = <0xb1>;

					mux {
						pins = "gpio31";
						function = "qup06";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xb2>;

					mux {
						pins = "gpio24\0gpio25\0gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins_a {
				phandle = <0x1f8>;

				qupv3_se7_i2c_sda_a {
					phandle = <0xb3>;

					mux {
						pins = "gpio101";
						function = "QUP0_L0";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_scl_a {
					phandle = <0xb4>;

					mux {
						pins = "gpio102";
						function = "QUP0_L1";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_sleep_a {
					phandle = <0xb5>;

					mux {
						pins = "gpio101\0gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio101\0gpio102";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins_a {
				phandle = <0x1f9>;

				qupv3_se7_spi_mosi_a {
					phandle = <0xb6>;

					mux {
						pins = "gpio101";
						function = "QUP0_L0";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_miso_a {
					phandle = <0xb7>;

					mux {
						pins = "gpio102";
						function = "QUP0_L1";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_clk_a {
					phandle = <0xb8>;

					mux {
						pins = "gpio104";
						function = "QUP0_L2";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_cs_a {
					phandle = <0xb9>;

					mux {
						pins = "gpio105";
						function = "QUP0_L3";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep_a {
					phandle = <0x1fa>;

					mux {
						pins = "gpio101\0gpio102\0gpio104\0gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio101\0gpio102\0gpio104\0gpio105";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins_b {
				phandle = <0x1fb>;

				qupv3_se7_i2c_sda_b {
					phandle = <0xba>;

					mux {
						pins = "gpio104";
						function = "QUP0_L0";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_scl_b {
					phandle = <0xbb>;

					mux {
						pins = "gpio105";
						function = "QUP0_L1";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_sleep_b {
					phandle = <0xbc>;

					mux {
						pins = "gpio104\0gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio104\0gpio105";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins_b {
				phandle = <0x1fc>;

				qupv3_se7_spi_miso_b {
					phandle = <0x1fd>;

					mux {
						pins = "gpio104";
						function = "QUP0_L0";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_mosi_b {
					phandle = <0x1fe>;

					mux {
						pins = "gpio105";
						function = "QUP0_L1";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_clk_b {
					phandle = <0x1ff>;

					mux {
						pins = "gpio101";
						function = "QUP0_L2";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_cs_b {
					phandle = <0x200>;

					mux {
						pins = "gpio102";
						function = "QUP0_L3";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep_b {
					phandle = <0x201>;

					mux {
						pins = "gpio104\0gpio105\0gpio101\0gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio104\0gpio105\0gpio101\0gpio102";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_4uart_pins {
				phandle = <0x202>;

				qupv3_se5_default_cts {
					phandle = <0x6a>;

					mux {
						pins = "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se5_default_rts {
					phandle = <0x6b>;

					mux {
						pins = "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se5_default_tx {
					phandle = <0x6c>;

					mux {
						pins = "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_default_rx {
					phandle = <0x6d>;

					mux {
						pins = "gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se5_cts {
					phandle = <0x6e>;

					mux {
						pins = "gpio26";
						function = "qup05";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_rts {
					phandle = <0x6f>;

					mux {
						pins = "gpio27";
						function = "qup05";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se5_tx {
					phandle = <0x70>;

					mux {
						pins = "gpio28";
						function = "qup05";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_rx {
					phandle = <0x71>;

					mux {
						pins = "gpio29";
						function = "qup05";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x203>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x204>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			cci0_suspend {
				phandle = <0x205>;

				mux {
					pins = "gpio38\0gpio37";
					function = "cci_i2c";
				};

				config {
					pins = "gpio38\0gpio37";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cci0_active {
				phandle = <0x206>;

				mux {
					pins = "gpio38\0gpio37";
					function = "cci_i2c";
				};

				config {
					pins = "gpio38\0gpio37";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x207>;

				mux {
					pins = "gpio40\0gpio39";
					function = "cci_i2c";
				};

				config {
					pins = "gpio40\0gpio39";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cci1_active {
				phandle = <0x208>;

				mux {
					pins = "gpio40\0gpio39";
					function = "cci_i2c";
				};

				config {
					pins = "gpio40\0gpio39";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x209>;

				mux {
					pins = "gpio32";
					function = "cam_mclk";
				};

				config {
					pins = "gpio32";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x20a>;

				mux {
					pins = "gpio32";
					function = "cam_mclk";
				};

				config {
					pins = "gpio32";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x20b>;

				mux {
					pins = "gpio33";
					function = "cam_mclk";
				};

				config {
					pins = "gpio33";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x20c>;

				mux {
					pins = "gpio33";
					function = "cam_mclk";
				};

				config {
					pins = "gpio33";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x20d>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x20e>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x20f>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x210>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			sdc1_on {
				phandle = <0x211>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x08>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x08>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x08>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_off {
				phandle = <0x212>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x80>;

					mux {
						pins = "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x82>;

					mux {
						pins = "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio13";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x81>;

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x83>;

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x84>;

					mux {
						pins = "gpio13\0gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio13\0gpio12";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x17f>;

					mux {
						pins = "gpio73";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio73";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x181>;

					mux {
						pins = "gpio73";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio73";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se2_4uart_pins {
				phandle = <0x213>;

				qupv3_se2_4uart_default_cts {
					phandle = <0xbd>;

					mux {
						pins = "gpio0";
						function = "gpio";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_4uart_default_rts {
					phandle = <0xbe>;

					mux {
						pins = "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_4uart_default_tx {
					phandle = <0xbf>;

					mux {
						pins = "gpio2";
						function = "gpio";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_4uart_default_rx {
					phandle = <0xc0>;

					mux {
						pins = "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_4uart_cts {
					phandle = <0xc1>;

					mux {
						pins = "gpio0";
						function = "qup02";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_4uart_rts {
					phandle = <0xc2>;

					mux {
						pins = "gpio1";
						function = "qup02";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se2_4uart_tx {
					phandle = <0xc3>;

					mux {
						pins = "gpio2";
						function = "qup02";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_4uart_rx {
					phandle = <0xc4>;

					mux {
						pins = "gpio3";
						function = "qup02";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se7_2uart_pins_a {
				phandle = <0x214>;

				qupv3_se7_2uart_active_L2_a {
					phandle = <0xc5>;

					mux {
						pins = "gpio101";
						function = "QUP0_L2";
					};

					config {
						pins = "gpio101";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_active_L3_a {
					phandle = <0xc6>;

					mux {
						pins = "gpio102";
						function = "QUP0_L3";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep_a {
					phandle = <0x215>;

					mux {
						pins = "gpio101\0gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio101\0gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se7_2uart_pins_b {
				phandle = <0x216>;

				qupv3_se7_2uart_active_L2_b {
					phandle = <0xc7>;

					mux {
						pins = "gpio104";
						function = "QUP0_L2";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_active_L3_b {
					phandle = <0xc8>;

					mux {
						pins = "gpio105";
						function = "QUP0_L3";
					};

					config {
						pins = "gpio105";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep_b {
					phandle = <0x217>;

					mux {
						pins = "gpio104\0gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio104\0gpio105";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};
		};

		qcom,gpi-dma@4a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x18 0xf6 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x15a 0x04>;
			qcom,gpii-mask = <0x0f>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x75>;
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x4ac0000 0x2000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "m-ahb\0s-ahb";
			clocks = <0x19 0x6f 0x19 0x70>;
			iommus = <0x18 0xe3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			ranges;
			status = "ok";
			phandle = <0x218>;

			qcom,qup_uart@4a98000 {
				compatible = "qcom,geni-debug-uart";
				reg = <0x4a98000 0x4000>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14d 0x04>;
				clock-names = "se";
				clocks = <0x19 0x6b>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x66 0x67>;
				pinctrl-1 = <0x68>;
				status = "ok";
				phandle = <0x219>;
			};

			qcom,qup_uart@4a94000 {
				compatible = "qcom,msm-geni-serial-hs";
				reg = <0x4a94000 0x4000>;
				reg-names = "se_phys";
				interrupts-extended = <0x01 0x00 0x14c 0x04 0x69 0x1d 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x69>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0active\0sleep\0shutdown";
				pinctrl-0 = <0x6a 0x6b 0x6c 0x6d>;
				pinctrl-1 = <0x6e 0x6f 0x70 0x71>;
				pinctrl-2 = <0x6a 0x6b 0x6c 0x6d>;
				pinctrl-3 = <0x6a 0x6b 0x6c 0x6d>;
				qcom,wakeup-byte = <0xfd>;
				qcom,compat-ioctl-support;
				status = "disabled";
				phandle = <0x21a>;
			};

			i2c@4a80000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a80000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x147 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x5f>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x72 0x73>;
				pinctrl-1 = <0x74>;
				dmas = <0x75 0x00 0x00 0x03 0x40 0x00 0x75 0x01 0x00 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x21b>;
			};

			spi@4a80000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a80000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x147 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x5f>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x76 0x77 0x78 0x79>;
				pinctrl-1 = <0x7a>;
				dmas = <0x75 0x00 0x00 0x01 0x40 0x00 0x75 0x01 0x00 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x21c>;
			};

			i2c@4a84000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a84000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x148 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x61>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x7b 0x7c>;
				pinctrl-1 = <0x7d>;
				dmas = <0x75 0x01 0x00 0x03 0x40 0x00 0x75 0x01 0x01 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "ok";
				phandle = <0x21d>;

				tsc@24 {
					compatible = "parade,pt_i2c_adapter";
					reg = <0x24>;
					status = "ok";
					interrupt-parent = <0x69>;
					interrupts = <0x50 0x2008>;
					parade,adapter_id = "pt_i2c_adapter";
					vcc_i2c-supply = <0x7e>;
					vdd-supply = <0x7f>;
					pinctrl-names = "pmx_ts_active\0pmx_ts_suspend\0pmx_ts_release";
					pinctrl-0 = <0x80 0x81>;
					pinctrl-1 = <0x82 0x83>;
					pinctrl-2 = <0x84>;

					parade,core {
						parade,name = "pt_core";
						parade,irq_gpio = <0x69 0x0d 0x2008>;
						parade,rst_gpio = <0x69 0x0c 0x00>;
						parade,hid_desc_register = <0x01>;
						parade,flags = <0x06>;
						parade,easy_wakeup_gesture = <0x01>;
						parade,config_dut_generation = <0x01>;
						parade,watchdog_force_stop = <0x00>;
						parade,panel_id_support = <0x00>;
						parade,btn_keys = <0xac 0x8b 0x9e 0xd9 0x72 0x73 0xd4 0x74>;
						parade,btn_keys-tag = <0x00>;

						parade,mt {
							parade,name = "pt_mt";
							parade,inp_dev_name = "pt_mt";
							parade,flags = <0x08>;
							parade,abs = <0x35 0x00 0x370 0x00 0x00 0x36 0x00 0x500 0x00 0x00 0x3a 0x00 0xff 0x00 0x00 0xffff 0x00 0xff 0x00 0x00 0x39 0x00 0x0f 0x00 0x00 0x30 0x00 0xff 0x00 0x00 0x31 0x00 0xff 0x00 0x00 0x34 0xffffff81 0x7f 0x00 0x00 0x37 0x00 0x01 0x00 0x00 0x19 0x00 0xff 0x00 0x00>;
							parade,vkeys_x = <0x2d0>;
							parade,vkeys_y = <0x500>;
							parade,virtual_keys = <0x9e 0x5a 0x550 0xa0 0xb4 0x8b 0x10e 0x550 0xa0 0xb4 0xac 0x1c2 0x550 0xa0 0xb4 0xd9 0x276 0x550 0xa0 0xb4>;
						};

						parade,btn {
							parade,name = "pt_btn";
							parade,inp_dev_name = "pt_btn";
						};

						parade,proximity {
							parade,name = "pt_proximity";
							parade,inp_dev_name = "pt_proximity";
							parade,abs = <0x19 0x00 0x01 0x00 0x00>;
						};
					};
				};
			};

			spi@4a84000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a84000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x148 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x61>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x85 0x86 0x87 0x88>;
				pinctrl-1 = <0x89>;
				dmas = <0x75 0x00 0x01 0x01 0x40 0x00 0x75 0x01 0x01 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x21e>;
			};

			i2c@4a88000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a88000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x149 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x63>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x8a 0x8b>;
				pinctrl-1 = <0x8c>;
				dmas = <0x75 0x00 0x02 0x03 0x40 0x00 0x75 0x01 0x02 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x21f>;
			};

			spi@4a88000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a88000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x149 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x63>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x8d 0x8e 0x8f 0x90>;
				pinctrl-1 = <0x91>;
				dmas = <0x75 0x00 0x02 0x01 0x40 0x00 0x75 0x01 0x02 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x220>;
			};

			i2c@4a8c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a8c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14a 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x65>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x92 0x93>;
				pinctrl-1 = <0x94>;
				dmas = <0x75 0x00 0x03 0x03 0x40 0x00 0x75 0x01 0x03 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x221>;
			};

			spi@4a8c000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a8c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14a 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x65>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x95 0x96 0x97 0x98>;
				pinctrl-1 = <0x99>;
				dmas = <0x75 0x00 0x03 0x01 0x40 0x00 0x75 0x01 0x03 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x222>;
			};

			i2c@4a90000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a90000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14b 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x67>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x9a 0x9b>;
				pinctrl-1 = <0x9c>;
				dmas = <0x75 0x00 0x04 0x03 0x40 0x00 0x75 0x01 0x04 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x223>;
			};

			spi@4a90000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a90000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14b 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x67>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0x9d 0x9e 0x9f 0xa0>;
				pinctrl-1 = <0xa1 0xa2>;
				dmas = <0x75 0x00 0x04 0x01 0x40 0x00 0x75 0x01 0x04 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x224>;
			};

			i2c@4a94000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a94000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14c 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x69>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xa3 0xa4>;
				pinctrl-1 = <0xa5>;
				dmas = <0x75 0x00 0x05 0x03 0x40 0x00 0x75 0x01 0x05 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x225>;
			};

			spi@4a94000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a94000 0x4000>;
				reg-names = "se_phys";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14c 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x69>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xa6 0xa7 0xa8 0xa9>;
				pinctrl-1 = <0xaa>;
				dmas = <0x75 0x00 0x05 0x01 0x40 0x00 0x75 0x01 0x05 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x226>;
			};

			i2c@4a98000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a98000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14d 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6b>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xab 0xac>;
				pinctrl-1 = <0xad>;
				dmas = <0x75 0x00 0x06 0x03 0x40 0x00 0x75 0x01 0x06 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x227>;
			};

			spi@4a98000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a98000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14d 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6b>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xae 0xaf 0xb0 0xb1>;
				pinctrl-1 = <0xb2>;
				dmas = <0x75 0x00 0x06 0x01 0x40 0x00 0x75 0x01 0x06 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x228>;
			};

			i2c_a@4a9c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a9c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14e 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xb3 0xb4>;
				pinctrl-1 = <0xb5>;
				dmas = <0x75 0x00 0x07 0x03 0x40 0x00 0x75 0x01 0x07 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x229>;
			};

			spi@4a9c000 {
				compatible = "qcom,spi-geni";
				reg = <0x4a9c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14e 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xb6 0xb7 0xb8 0xb9>;
				pinctrl-1 = <0x7a>;
				dmas = <0x75 0x00 0x07 0x01 0x40 0x00 0x75 0x01 0x07 0x01 0x40 0x00>;
				dma-names = "tx\0rx";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
				phandle = <0x22a>;
			};

			i2c_b@4a9c000 {
				compatible = "qcom,i2c-geni";
				reg = <0x4a9c000 0x4000>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupts = <0x00 0x14e 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0sleep";
				pinctrl-0 = <0xba 0xbb>;
				pinctrl-1 = <0xbc>;
				dmas = <0x75 0x00 0x07 0x03 0x40 0x00 0x75 0x01 0x07 0x03 0x40 0x00>;
				dma-names = "tx\0rx";
				status = "disabled";
				phandle = <0x22b>;
			};

			qcom,qup_uart@4a88000 {
				compatible = "qcom,msm-geni-serial-hs";
				reg = <0x4a88000 0x4000>;
				reg-names = "se_phys";
				interrupts-extended = <0x01 0x00 0x149 0x04 0x69 0x03 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x63>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "default\0active\0sleep\0shutdown";
				pinctrl-0 = <0xbd 0xbe 0xbf 0xc0>;
				pinctrl-1 = <0xc1 0xc2 0xc3 0xc4>;
				pinctrl-2 = <0xbd 0xbe 0xbf 0xc0>;
				pinctrl-3 = <0xbd 0xbe 0xbf 0xc0>;
				qcom,wakeup-byte = <0xfd>;
				status = "disabled";
				phandle = <0x22c>;
			};

			qcom,qup_uart_a@4a9c000 {
				compatible = "qcom,msm-geni-serial-hs";
				reg = <0x4a9c000 0x4000>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14e 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "active\0sleep";
				pinctrl-0 = <0xc5 0xc6>;
				pinctrl-1 = <0xc5 0xc6>;
				status = "disabled";
				phandle = <0x22d>;
			};

			qcom,qup_uart_b@4a9c000 {
				compatible = "qcom,msm-geni-serial-hs";
				reg = <0x4a9c000 0x4000>;
				reg-names = "se_phys";
				interrupts = <0x00 0x14e 0x04>;
				clock-names = "se-clk";
				clocks = <0x19 0x6d>;
				interconnect-names = "qup-core\0qup-config\0qup-memory";
				interconnects = <0x65 0x06 0x65 0x202 0x15 0x00 0x17 0x224 0x14 0x15 0x15 0x200>;
				pinctrl-names = "active\0sleep";
				pinctrl-0 = <0xc7 0xc8>;
				pinctrl-1 = <0xc7 0xc8>;
				status = "disabled";
				phandle = <0x22e>;
			};
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0xc9>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
		};

		tgu@9900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x9900000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x08>;
			tgu-timer-counters = <0x03>;
			interrupts = <0x00 0x35 0x01 0x00 0x36 0x01 0x00 0x37 0x01 0x00 0x38 0x01>;
			coresight-name = "coresight-tgu-apss";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x22f>;
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,perflsheot-set-support;
			qcom,blk-size = <0x01>;
			qcom,flushperiod = <0x08>;
			phandle = <0xc9>;
		};

		csr@8a03000 {
			compatible = "qcom,coresight-csr";
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,aodbg-csr-support;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x230>;
		};

		stm@8002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x231>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xca>;
						phandle = <0x10e>;
					};
				};
			};
		};

		tpdm@8b58000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8b58000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x232>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcb>;
						phandle = <0xfb>;
					};
				};
			};
		};

		tpdm@8940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x233>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcc>;
						phandle = <0xf9>;
					};
				};
			};
		};

		modem_rfxe {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-rfxe";
			qcom,dummy-source;
			phandle = <0x234>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcd>;
						phandle = <0x111>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;
			phandle = <0x235>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xce>;
						phandle = <0x116>;
					};
				};
			};
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			phandle = <0x236>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcf>;
						phandle = <0x10c>;
					};
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass";
			qcom,dummy-source;
			phandle = <0x237>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd0>;
						phandle = <0x117>;
					};
				};
			};
		};

		tpdm@8a50000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a50000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x119>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd1>;
						phandle = <0x11c>;
					};
				};
			};
		};

		tpdm@8a51000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a51000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-shrm";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x11b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd2>;
						phandle = <0x11d>;
					};
				};
			};
		};

		tpdm@8840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x238>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd3>;
						phandle = <0x101>;
					};
				};
			};
		};

		tpdm@8870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x239>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd4>;
						phandle = <0xff>;
					};
				};
			};
		};

		tpdm@884c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x23a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd5>;
						phandle = <0x100>;
					};
				};
			};
		};

		tpdm@89d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x23b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd6>;
						phandle = <0x102>;
					};
				};
			};
		};

		tpdm@8a58000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-west";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x23c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd7>;
						phandle = <0x103>;
					};
				};
			};
		};

		tpdm@8850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x23d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd8>;
						phandle = <0x107>;
					};
				};
			};
		};

		tpdm@8a01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mapss";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x23e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd9>;
						phandle = <0xf7>;
					};
				};
			};
		};

		tpdm@89b9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x89b9000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-sdcc-2";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x23f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xda>;
						phandle = <0x106>;
					};
				};
			};
		};

		tpdm@89b8000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x89b8000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-sdcc-1";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x240>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdb>;
						phandle = <0x105>;
					};
				};
			};
		};

		tpdm@800f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x800f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x241>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdc>;
						phandle = <0x104>;
					};
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x242>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0xdf>;
					};
				};
			};
		};

		funnel@899e000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-wcss";
			phandle = <0x243>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xde>;
						phandle = <0x112>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xdf>;
						phandle = <0xdd>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;
			phandle = <0x244>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe0>;
						phandle = <0x113>;
					};
				};
			};
		};

		etm@9040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9040000 0x1000>;
			cpu = <0x0b>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x245>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe1>;
						phandle = <0xe9>;
					};
				};
			};
		};

		etm@9140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9140000 0x1000>;
			cpu = <0x0c>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x246>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe2>;
						phandle = <0xea>;
					};
				};
			};
		};

		etm@9240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9240000 0x1000>;
			cpu = <0x0d>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x247>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe3>;
						phandle = <0xeb>;
					};
				};
			};
		};

		etm@9340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9340000 0x1000>;
			cpu = <0x0e>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x248>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe4>;
						phandle = <0xec>;
					};
				};
			};
		};

		tpd@9830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x9830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x249>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe5>;
						phandle = <0xf1>;
					};
				};
			};
		};

		tpdm@98a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-cnt = <0x0c>;
			phandle = <0x24a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe6>;
						phandle = <0xf5>;
					};
				};
			};
		};

		tpdm@9860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x24b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe7>;
						phandle = <0xf3>;
					};
				};
			};
		};

		funnel@9800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss0";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x24c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe8>;
						phandle = <0x114>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xe9>;
						phandle = <0xe1>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xea>;
						phandle = <0xe2>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0xeb>;
						phandle = <0xe3>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0xec>;
						phandle = <0xe4>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0xed>;
						phandle = <0xf0>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0xee>;
						phandle = <0xf4>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xef>;
						phandle = <0xf2>;
					};
				};
			};
		};

		tpda@9832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x9832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-actpm";
			qcom,tpda-atid = <0x4d>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x24d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf0>;
						phandle = <0xed>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf1>;
						phandle = <0xe5>;
					};
				};
			};
		};

		tpda@9862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x9862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x24e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf2>;
						phandle = <0xef>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf3>;
						phandle = <0xe7>;
					};
				};
			};
		};

		tpda@98c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x98c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x24f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf4>;
						phandle = <0xee>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf5>;
						phandle = <0xe6>;
					};
				};
			};
		};

		tpda@8a04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-mapss";
			qcom,tpda-atid = <0x4c>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x250>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf6>;
						phandle = <0x110>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0xd9>;
					};
				};
			};
		};

		funnel@8944000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gpu";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x251>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0xfc>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0xcc>;
					};
				};
			};
		};

		tpda@8004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,dsb-elem-size = <0x00 0x20 0x01 0x20 0x10 0x20 0x11 0x20>;
			qcom,cmb-elem-size = <0x06 0x20 0x07 0x20 0x0c 0x20 0x0e 0x20 0x0f 0x20 0x12 0x20 0x13 0x20 0x14 0x20 0x15 0x20>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x252>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0x109>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0xcb>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0xf8>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0xfd>;
						phandle = <0x118>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0xfe>;
						phandle = <0x11a>;
					};
				};

				port@12 {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0xd4>;
					};
				};

				port@14 {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0xd5>;
					};
				};

				port@15 {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0xd3>;
					};
				};

				port@16 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x102>;
						phandle = <0xd6>;
					};
				};

				port@17 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0xd7>;
					};
				};

				port@18 {
					reg = <0x12>;

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0xdc>;
					};
				};

				port@19 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0xdb>;
					};
				};

				port@20 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0xda>;
					};
				};

				port@21 {
					reg = <0x15>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x107>;
						phandle = <0xd8>;
					};
				};
			};
		};

		funnel@8005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x253>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x10d>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0xfa>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x115>;
					};
				};
			};
		};

		funnel@8041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x254>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x11f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0xcf>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x108>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0xca>;
					};
				};
			};
		};

		funnel@8042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x255>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x120>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0xf6>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0xcd>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0xde>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0xe0>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0xe8>;
					};
				};
			};
		};

		funnel@8a24000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x256>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x10a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0xce>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0xd0>;
					};
				};
			};
		};

		funnel@8a57000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8a57000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x257>;

			out-ports {

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x118>;
						source = <0x119>;
						phandle = <0xfd>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11a>;
						source = <0x11b>;
						phandle = <0xfe>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@ {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0xd1>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0xd2>;
					};
				};
			};
		};

		funnel@8045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x258>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x124>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x10b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x10f>;
					};
				};
			};
		};

		tmc@8047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x121 0x122>;
			cti-flush-trig-num = <0x01>;
			cti-reset-trig-num = <0x05>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x259>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x125>;
					};
				};
			};

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x11e>;
					};
				};
			};
		};

		replicator@8046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x25a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x123>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x127>;
					};
				};
			};
		};

		tmc@8048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			coresight-name = "coresight-tmc-etr";
			qcom,mem_support;
			iommus = <0x18 0x180 0x00 0x18 0x160 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			coresight-ctis = <0x121 0x122>;
			cti-flush-trig-num = <0x03>;
			cti-reset-trig-num = <0x05>;
			coresight-csr = <0xc9>;
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x1ad 0x01>;
			interrupt-names = "byte-cntr-irq";
			qcom,sw-usb;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			phandle = <0x25b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x126>;
					};
				};
			};
		};

		cti@8b30000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8b30000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x25c>;
		};

		cti@98e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss-cti0";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x25d>;
		};

		cti@98f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss-cti1";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x25e>;
		};

		cti@89a4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss-cti0";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x25f>;
		};

		cti@89a5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss-cti1";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x260>;
		};

		cti@89a6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss-cti2";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x261>;
		};

		cti@8a21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass-lpi";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x262>;
		};

		cti@8a2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8a2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass-q6";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x263>;
		};

		cti@8833000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8833000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss-q6";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x264>;
		};

		cti@8941000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-isdb-gpu";
			status = "disabled";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x265>;
		};

		cti@8a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mapss";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x266>;
		};

		cti@8b59000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8b59000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti0";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x267>;
		};

		cti@8b5a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8b5a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti1";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x268>;
		};

		cti@8b5b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8b5b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti2";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x269>;
		};

		cti@8b5c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8b5c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti3";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x26a>;
		};

		cti@8010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x121>;
		};

		cti@8011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x26b>;
		};

		cti@8012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x26c>;
		};

		cti@8013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x26d>;
		};

		cti@8014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x26e>;
		};

		cti@8015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x26f>;
		};

		cti@8016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x122>;
		};

		cti@8017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x270>;
		};

		cti@8018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x271>;
		};

		cti@8019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x272>;
		};

		cti@801a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x273>;
		};

		cti@801b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x274>;
		};

		cti@801c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x275>;
		};

		cti@801d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x276>;
		};

		cti@801e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x277>;
		};

		cti@801f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb9a8>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x16 0x08>;
			clock-names = "apb_pclk";
			phandle = <0x278>;
		};

		kgsl-smmu@0x59a0000 {
			status = "okay";
			compatible = "qcom,qsmmu-v500\0qcom,adreno-smmu";
			reg = <0x59a0000 0x10000 0x59da000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x05>;
			qcom,num-smr-override = <0x04>;
			#global-interrupts = <0x01>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x5b>;
			clocks = <0x19 0x50 0x19 0x51 0x2b 0x10>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_hlos1_vote_gpu_smmu_clk";
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0xa3 0x04 0x00 0xa7 0x04 0x00 0xa8 0x04 0x00 0xa9 0x04 0x00 0xaa 0x04 0x00 0xab 0x04 0x00 0xac 0x04 0x00 0xad 0x04 0x00 0xae 0x04>;
			qcom,actlr = <0x00 0x3ff 0x32b>;
			phandle = <0x12d>;

			gfx_0_tbu@0x59dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x59dd000 0x1000 0x59da200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interrupts = <0x00 0xb0 0x04>;
				qcom,iova-width = <0x31>;
				phandle = <0x279>;
			};
		};

		apps-smmu@0xc600000 {
			status = "okay";
			compatible = "qcom,qsmmu-v500";
			reg = <0xc600000 0x80000 0xc7f2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x32>;
			qcom,num-smr-override = <0x28>;
			qcom,handoff-smrs = <0x420 0x02>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x51 0x04 0x00 0x57 0x04 0x00 0x58 0x04 0x00 0x59 0x04 0x00 0x5a 0x04 0x00 0x5b 0x04 0x00 0x5c 0x04 0x00 0x5d 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0x77 0x04 0x00 0x78 0x04 0x00 0x79 0x04 0x00 0x7a 0x04 0x00 0x7b 0x04 0x00 0x7c 0x04 0x00 0x7d 0x04 0x00 0x7e 0x04 0x00 0x7f 0x04 0x00 0x80 0x04 0x00 0x81 0x04 0x00 0x82 0x04 0x00 0x83 0x04 0x00 0x84 0x04 0x00 0x85 0x04 0x00 0x86 0x04 0x00 0x87 0x04 0x00 0x88 0x04 0x00 0x89 0x04 0x00 0x8a 0x04 0x00 0x8b 0x04 0x00 0x8c 0x04 0x00 0x8d 0x04 0x00 0x8e 0x04 0x00 0x8f 0x04 0x00 0x90 0x04 0x00 0x91 0x04 0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x95 0x04 0x00 0x96 0x04>;
			interconnects = <0x15 0x00 0x17 0x231>;
			qcom,active-only;
			qcom,actlr = <0x400 0x3ff 0x103 0x800 0x3ff 0x103>;
			phandle = <0x18>;

			anoc_1_tbu@0xc7f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc7f5000 0x1000 0xc7f2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interconnects = <0x15 0x00 0x17 0x216 0x15 0x00 0x17 0x231>;
				qcom,active-only;
				qcom,iova-width = <0x24>;
				phandle = <0x27a>;
			};

			mm_rt_tbu@0xc7f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc7f9000 0x1000 0xc7f2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x128>;
				interconnects = <0x129 0x0e 0x129 0x233 0x15 0x00 0x17 0x231>;
				qcom,active-only;
				qcom,iova-width = <0x24>;
				phandle = <0x27b>;
			};

			mm_nrt_tbu@0xc7fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc7fd000 0x1000 0xc7f2210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x12a>;
				interconnects = <0x12b 0x0a 0x12b 0x232 0x15 0x00 0x17 0x231>;
				qcom,active-only;
				qcom,iova-width = <0x24>;
				phandle = <0x27c>;
			};
		};

		dma_dev {
			compatible = "qcom,iommu-dma";
			memory-region = <0x12c>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			kgsl_iommu_test_device {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x12d 0x07 0x00>;
			};

			apps_iommu_test_device {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x18 0x1e0 0x00>;
			};

			apps_iommu_coherent_test_device {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x18 0x1e1 0x00>;
				dma-coherent;
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x11>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x12>;
			};

			qcom,user_contig {
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x13>;
			};

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x12e>;
			};
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			reg = <0x1458004 0x04>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x27d>;
		};

		qcom,gdsc@145c004 {
			compatible = "qcom,gdsc";
			reg = <0x145c004 0x04>;
			regulator-name = "gcc_emac0_gdsc";
			status = "disabled";
			phandle = <0x27e>;
		};

		qcom,gdsc@145d004 {
			compatible = "qcom,gdsc";
			reg = <0x145d004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			status = "disabled";
			phandle = <0x27f>;
		};

		qcom,gdsc@141c004 {
			compatible = "qcom,gdsc";
			reg = <0x141c004 0x04>;
			regulator-name = "gcc_usb20_prim_gdsc";
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x133>;
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			reg = <0x141a004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "disabled";
			phandle = <0x280>;
		};

		qcom,gdsc@14580ac {
			compatible = "qcom,gdsc";
			reg = <0x14580ac 0x04>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
			qcom,support-hw-trigger;
			parent-supply = <0x24>;
			phandle = <0x170>;
		};

		qcom,gdsc@1458088 {
			compatible = "qcom,gdsc";
			reg = <0x1458088 0x04>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x16f>;
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			reg = <0x147d078 0x04>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x12a>;
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			reg = <0x147d074 0x04>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x128>;
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			reg = <0x147d060 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "disabled";
			phandle = <0x281>;
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			reg = <0x147d07c 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "disabled";
			phandle = <0x282>;
		};

		qcom,gdsc@5f03000 {
			compatible = "qcom,gdsc";
			reg = <0x5f03000 0x04>;
			regulator-name = "mdss_core_gdsc";
			proxy-supply = <0x12f>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x12f>;
		};

		syscon@5994008 {
			compatible = "syscon";
			reg = <0x5994008 0x04>;
			phandle = <0x131>;
		};

		syscon@5994540 {
			compatible = "syscon";
			reg = <0x5994540 0x04>;
			phandle = <0x130>;
		};

		syscon@5994508 {
			compatible = "syscon";
			reg = <0x5994508 0x04>;
			phandle = <0x132>;
		};

		qcom,gdsc@5994064 {
			compatible = "qcom,gdsc";
			reg = <0x5994064 0x04>;
			regulator-name = "gpu_cx_gdsc";
			hw-ctrl-addr = <0x130>;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x5b>;
		};

		qcom,gdsc@599400c {
			compatible = "qcom,gdsc";
			reg = <0x599400c 0x04>;
			regulator-name = "gpu_gx_gdsc";
			sw-reset = <0x131>;
			domain-addr = <0x132>;
			qcom,reset-aon-logic;
			status = "ok";
			parent-supply = <0x24>;
			phandle = <0x5c>;
		};

		hsusb@4e00000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x12e 0x04 0x00 0xfe 0x04>;
			interrupt-names = "pwr_event_irq\0hs_phy_irq";
			clocks = <0x19 0x7b 0x19 0x3d 0x19 0x7a 0x19 0x81 0x19 0x80 0x19 0x7d>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0xo\0sleep_clk\0utmi_clk";
			resets = <0x19 0x0b>;
			reset-names = "core_reset";
			USB3_GDSC-supply = <0x133>;
			dpdm-supply = <0x30>;
			extcon = <0x134 0x135>;
			qcom,core-clk-rate = <0x3938700>;
			qcom,default-bus-vote = <0x02>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x14 0x1b 0x15 0x200 0x14 0x1b 0x17 0x217 0x15 0x00 0x17 0x22c>;
			qcom,pm-qos-latency = <0x02>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			#io-channel-cells = <0x01>;
			io-channels = <0x134 0x0a>;
			io-channel-names = "chg_type";
			phandle = <0x283>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				reg = <0x4e00000 0xcd00>;
				iommus = <0x18 0x120 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
				interrupts = <0x00 0xff 0x04>;
				usb-phy = <0x30 0x136>;
				snps,disable-clk-gating;
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@0x04f04000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0x4f04000 0x17000>;
				interrupts = <0x00 0xfd 0x04>;
				qcom,usb-bam-fifo-baseaddr = <0xc121000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "hsusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x8064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		hsphy@1613000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x1613000 0x120 0x1612000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x53>;
			vdda18-supply = <0x137>;
			vdda33-supply = <0x138>;
			qcom,vdd-voltage-level = <0x00 0xdcb40 0xdcb40>;
			clocks = <0x16 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x19 0x07>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x63 0x6c 0xc8 0x70 0x17 0x74>;
			phandle = <0x30>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x136>;
		};

		qcom,limits-dcvs@f550800 {
			compatible = "qcom,msm-hw-limits";
			interrupts = <0x00 0x25 0x04>;
			qcom,affinity = <0x00>;
			reg = <0xf550800 0x1000 0xf521000 0x1000>;
			phandle = <0x07>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				qcom,cpus = <0x0b>;
				#cooling-cells = <0x02>;
				phandle = <0x39>;
			};

			cpu1-pause {
				qcom,cpus = <0x0c>;
				#cooling-cells = <0x02>;
				phandle = <0x3c>;
			};

			cpu2-pause {
				qcom,cpus = <0x0d>;
				#cooling-cells = <0x02>;
				phandle = <0x3a>;
			};

			cpu3-pause {
				qcom,cpus = <0x0e>;
				#cooling-cells = <0x02>;
				phandle = <0x3d>;
			};

			pause-cpu0 {
				qcom,cpus = <0x0b>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <0x0c>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <0x0d>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <0x0e>;
				qcom,cdev-alias = "pause-cpu3";
			};
		};

		tsens@4410000 {
			compatible = "qcom,tsens26xx";
			reg = <0x4410000 0x20 0x4411000 0x140>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts-extended = <0x01 0x00 0x113 0x04 0x01 0x00 0xbe 0x04 0x2e 0x59 0x01>;
			interrupt-names = "tsens-upper-lower\0tsens-critical\0tsens-0C";
			tsens-reinit-wa;
			0C-sensor-num = <0x10>;
			#thermal-sensor-cells = <0x01>;
			phandle = <0x37>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0x284>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0x40>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x285>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x286>;
				};

				modem_tmd_rf_cal {
					qcom,qmi-dev-name = "tmd_rf_cal";
					#cooling-cells = <0x02>;
					phandle = <0x4c>;
				};
			};

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x48>;
				};
			};
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x49>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "rf_cal";
			};
		};

		qcom,lmh-cpu-vdd@f550800 {
			compatible = "qcom,lmh-cpu-vdd";
			reg = <0xf550800 0x1000>;
			#cooling-cells = <0x02>;
			phandle = <0x45>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x3f>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x0b>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x147>;
		};

		qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
			phandle = <0x287>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,rproc-handle = <0x58>;
			qcom,adsp-state = <0x00>;
			phandle = <0x288>;
		};

		qcom,msm-adsp-notify {
			status = "ok";
			compatible = "qcom,adsp-notify";
			qcom,rproc-handle = <0x58>;
			phandle = <0x289>;
		};

		vote_lpass_audio_hw {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x0b>;
			#clock-cells = <0x01>;
			phandle = <0x139>;
		};

		spf_core_platform {
			compatible = "qcom,spf-core-platform";
			phandle = <0x28a>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x18 0x1c1 0x00>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				phandle = <0x28b>;
			};

			bolero-cdc {
				compatible = "qcom,bolero-codec";
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x139 0x00>;
				qcom,num-macros = <0x03>;
				qcom,bolero-version = <0x06>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x148>;

				bolero-clk-rsc-mngr {
					compatible = "qcom,bolero-clk-rsc-mngr";
					qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
					qcom,rx_mclk_mode_muxsel = <0xa5640d8>;
					qcom,va_mclk_mode_muxsel = <0xa7a0000>;
					clock-names = "tx_core_clk\0tx_npl_clk\0rx_core_clk\0rx_npl_clk\0va_core_clk\0va_npl_clk";
					clocks = <0x13a 0x00 0x13b 0x00 0x13c 0x00 0x13d 0x00 0x13e 0x00 0x13f 0x00>;
				};

				va-macro@0a730000 {
					compatible = "qcom,va-macro";
					reg = <0xa730000 0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x139 0x00>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					qcom,va-clk-mux-select = <0x01>;
					qcom,va-island-mode-muxsel = <0xa7a0000>;
					qcom,default-clk-id = <0x00>;
					qcom,va-swr-gpios = <0x140>;
					qcom,swr-gpio-is-used = <0x01>;
					phandle = <0x28c>;

					va_swr_master {
						compatible = "qcom,swr-mstr";
						status = "disabled";
						#address-cells = <0x02>;
						#size-cells = <0x00>;
						clock-names = "lpass_audio_hw_vote";
						clocks = <0x139 0x00>;
						qcom,swr_master_id = <0x03>;
						qcom,swrm-hctl-reg = <0xa7ec100>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						swrm-io-base = <0xa740000 0x00>;
						interrupts = <0x00 0x128 0x04 0x00 0x4f 0x04>;
						interrupt-names = "swr_master_irq\0swr_wake_irq";
						qcom,swr-wakeup-required = <0x01>;
						qcom,swr-num-ports = <0x03>;
						qcom,swr-port-mapping = <0x01 0x1e 0x01 0x01 0x1f 0x02 0x01 0x20 0x04 0x01 0x21 0x08 0x02 0x22 0x01 0x02 0x23 0x02 0x02 0x24 0x04 0x02 0x25 0x08 0x03 0x26 0x01 0x03 0x27 0x02 0x03 0x28 0x04 0x03 0x29 0x08>;
						qcom,swr-num-dev = <0x01>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-mstr-irq-wakeup-capable = <0x01>;
						interrupt-parent = <0x01>;
						phandle = <0x28d>;

						besbev-tx-slave {
							compatible = "qcom,besbev-slave";
							reg = <0x03 0x2170223>;
							phandle = <0x28e>;
						};
					};
				};

				rx-macro@0a600000 {
					compatible = "qcom,rx-macro";
					reg = <0xa600000 0x00>;
					clock-names = "rx_core_clk\0rx_npl_clk";
					clocks = <0x13c 0x00 0x13d 0x00>;
					qcom,rx-swr-gpios = <0x141>;
					qcom,rx_mclk_mode_muxsel = <0xa5640d8>;
					qcom,rx-bcl-pmic-params = [00 04 3e];
					qcom,default-clk-id = <0x00>;
					phandle = <0x28f>;

					rx_swr_master {
						_i2s1_sd0_sleepstatus = "okay";
						compatible = "qcom,swr-mstr";
						#address-cells = <0x02>;
						#size-cells = <0x00>;
						clock-names = "lpass_audio_hw_vote";
						clocks = <0x139 0x00>;
						qcom,swr_master_id = <0x02>;
						qcom,swrm-hctl-reg = <0xa6a9098>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr-master-version = <0x1060000>;
						swrm-io-base = <0xa610000 0x00>;
						interrupts = <0x00 0x129 0x04>;
						interrupt-names = "swr_master_irq";
						qcom,swr-num-ports = <0x07>;
						qcom,disable-div2-clk-switch = <0x01>;
						qcom,swr-port-mapping = <0x01 0x0e 0x01 0x01 0x0f 0x02 0x02 0x12 0x01 0x03 0x10 0x01 0x03 0x11 0x02 0x04 0x13 0x01 0x05 0x14 0x01 0x05 0x15 0x02 0x07 0x2e 0x01 0x07 0x2f 0x02>;
						qcom,swr-num-dev = <0x01>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						interrupt-parent = <0x01>;
						phandle = <0x290>;

						besbev-rx-slave {
							compatible = "qcom,besbev-slave";
							reg = <0x03 0x2170223>;
							phandle = <0x143>;
						};
					};
				};

				tx-macro@0a620000 {
					compatible = "qcom,tx-macro";
					reg = <0xa620000 0x00>;
					clock-names = "tx_core_clk\0tx_npl_clk";
					clocks = <0x13a 0x00 0x13b 0x00>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,swr-gpio-is-used = <0x00>;
					phandle = <0x291>;
				};

				besbev-codec {
					compatible = "qcom,besbev-codec";
					qcom,split-codec = <0x01>;
					qcom,pmic-spmi-node = <0x142>;
					qcom,wcd-reset-reg = <0xfcdb>;
					qcom,foundry-id-reg = <0x1f2>;
					qcom,swr_ch_map = <0x00 0x01 0x01 0x00 0x13 0x02 0x1e 0x01 0x00 0x2e 0x02 0x1f 0x02 0x00 0x2f>;
					qcom,besbev-slave = <0x143>;
					qcom,speaker-present = <0x01>;
					qcom,comp-support = <0x00>;
					cdc-mic-bias-supply = <0x144>;
					qcom,cdc-mic-bias-voltage = <0x2c4fc0 0x2c4fc0>;
					qcom,cdc-mic-bias-current = <0x49c>;
					cdc-vdd-spkr-supply = <0x145>;
					qcom,cdc-vdd-spkr-voltage = <0x53ec60 0x53ec60>;
					qcom,cdc-vdd-spkr-current = <0xaae60>;
					qcom,cdc-micbias1-mv = <0x708>;
					qcom,cdc-micbias2-mv = <0x708>;
					qcom,cdc-static-supplies = "cdc-mic-bias";
					qcom,cdc-on-demand-supplies = "cdc-vdd-spkr";
					phandle = <0x149>;
				};
			};

			lpi_pinctrl@0a7c0000 {
				compatible = "qcom,lpi-pinctrl";
				reg = <0xa7c0000 0x00>;
				qcom,slew-reg = <0xa95a000 0x00>;
				qcom,gpios-count = <0x13>;
				gpio-controller;
				#gpio-cells = <0x02>;
				qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
				qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x14>;
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x139 0x00>;
				phandle = <0x14b>;

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {
						phandle = <0x162>;

						mux {
							pins = "gpio0";
							function = "func2";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_mi2s_sck_active {
						phandle = <0x15e>;

						mux {
							pins = "gpio0";
							function = "func2";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_sleep {
						phandle = <0x163>;

						mux {
							pins = "gpio1";
							function = "func2";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_mi2s_ws_active {
						phandle = <0x15f>;

						mux {
							pins = "gpio1";
							function = "func2";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_sleep {
						phandle = <0x164>;

						mux {
							pins = "gpio2";
							function = "func2";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_mi2s_sd0_active {
						phandle = <0x160>;

						mux {
							pins = "gpio2";
							function = "func2";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_sleep {
						phandle = <0x165>;

						mux {
							pins = "gpio3";
							function = "func2";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					quat_mi2s_sd1_active {
						phandle = <0x161>;

						mux {
							pins = "gpio3";
							function = "func2";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				tx_swr_clk_sleep {
					phandle = <0x15b>;

					mux {
						pins = "gpio0";
						function = "func1";
						input-enable;
						bias-pull-down;
					};

					config {
						pins = "gpio0";
						drive-strength = <0x0a>;
					};
				};

				tx_swr_clk_active {
					phandle = <0x158>;

					mux {
						pins = "gpio0";
						function = "func1";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x0a>;
						slew-rate = <0x03>;
						bias-disable;
					};
				};

				tx_swr_data1_sleep {
					phandle = <0x15c>;

					mux {
						pins = "gpio1";
						function = "func1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x0a>;
						input-enable;
						bias-bus-hold;
					};
				};

				tx_swr_data1_active {
					phandle = <0x159>;

					mux {
						pins = "gpio1";
						function = "func1";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x0a>;
						slew-rate = <0x03>;
						bias-bus-hold;
					};
				};

				tx_swr_data2_sleep {
					phandle = <0x15d>;

					mux {
						pins = "gpio2";
						function = "func1";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x0a>;
						input-enable;
						bias-pull-down;
					};
				};

				tx_swr_data2_active {
					phandle = <0x15a>;

					mux {
						pins = "gpio2";
						function = "func1";
					};

					config {
						pins = "gpio2";
						drive-strength = <0x0a>;
						slew-rate = <0x03>;
						bias-bus-hold;
					};
				};

				rx_swr_clk_sleep {
					phandle = <0x156>;

					mux {
						pins = "gpio3";
						function = "func1";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x0a>;
						input-enable;
						bias-pull-down;
					};
				};

				rx_swr_clk_active {
					phandle = <0x154>;

					mux {
						pins = "gpio3";
						function = "func1";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x0a>;
						slew-rate = <0x03>;
						bias-disable;
					};
				};

				rx_swr_data_sleep {
					phandle = <0x157>;

					mux {
						pins = "gpio4";
						function = "func1";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x0a>;
						input-enable;
						bias-pull-down;
					};
				};

				rx_swr_data_active {
					phandle = <0x155>;

					mux {
						pins = "gpio4";
						function = "func1";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x0a>;
						slew-rate = <0x03>;
						bias-bus-hold;
					};
				};

				dmic01_clk_active {
					phandle = <0x14c>;

					mux {
						pins = "gpio6";
						function = "func1";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x08>;
						output-high;
					};
				};

				dmic01_clk_sleep {
					phandle = <0x14e>;

					mux {
						pins = "gpio6";
						function = "func1";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};

				dmic01_data_active {
					phandle = <0x14d>;

					mux {
						pins = "gpio7";
						function = "func1";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x08>;
						input-enable;
					};
				};

				dmic01_data_sleep {
					phandle = <0x14f>;

					mux {
						pins = "gpio7";
						function = "func1";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x02>;
						pull-down;
						input-enable;
					};
				};

				dmic23_clk_active {
					phandle = <0x150>;

					mux {
						pins = "gpio8";
						function = "func1";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x08>;
						output-high;
					};
				};

				dmic23_clk_sleep {
					phandle = <0x152>;

					mux {
						pins = "gpio8";
						function = "func1";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};

				dmic23_data_active {
					phandle = <0x151>;

					mux {
						pins = "gpio9";
						function = "func1";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x08>;
						input-enable;
					};
				};

				dmic23_data_sleep {
					phandle = <0x153>;

					mux {
						pins = "gpio9";
						function = "func1";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						pull-down;
						input-enable;
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {
						phandle = <0x16a>;

						mux {
							pins = "gpio6";
							function = "func2";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					lpi_i2s1_sck_active {
						phandle = <0x166>;

						mux {
							pins = "gpio6";
							function = "func2";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {
						phandle = <0x16b>;

						mux {
							pins = "gpio7";
							function = "func2";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					lpi_i2s1_ws_active {
						phandle = <0x167>;

						mux {
							pins = "gpio7";
							function = "func2";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {
						phandle = <0x16c>;

						mux {
							pins = "gpio8";
							function = "func2";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					lpi_i2s1_sd0_active {
						phandle = <0x168>;

						mux {
							pins = "gpio8";
							function = "func2";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_sleep {
						phandle = <0x16d>;

						mux {
							pins = "gpio9";
							function = "func2";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							bias-pull-down;
							input-enable;
						};
					};

					lpi_i2s1_sd1_active {
						phandle = <0x169>;

						mux {
							pins = "gpio9";
							function = "func2";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x08>;
							bias-disable;
							input-enable;
						};
					};
				};
			};

			sound {
				compatible = "qcom,monaco-asoc-snd";
				qcom,mi2s-audio-intf = <0x00>;
				qcom,cc-va-intf-enable = <0x00>;
				qcom,auxpcm-audio-intf = <0x00>;
				qcom,tdm-audio-intf = <0x00>;
				qcom,wcn-btfm = <0x01>;
				qcom,afe-rxtx-lb = <0x00>;
				qcom,model = "monaco-idp-snd-card";
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01>;
				qcom,bt-slim-clk-src-ctrl = <0x01>;
				qcom,va-bolero-codec = <0x01>;
				qcom,audio-routing = "TX DMIC0\0Digital Mic0\0Digital Mic0\0MIC BIAS1\0TX DMIC1\0Digital Mic1\0Digital Mic1\0MIC BIAS1\0TX DMIC2\0Digital Mic2\0Digital Mic2\0MIC BIAS2\0TX DMIC3\0Digital Mic3\0Digital Mic3\0MIC BIAS2\0SPKR_IN\0AUX_OUT\0TX SWR_INPUT\0VA_TX_SWR_CLK\0RX_TX DEC0_INP\0TX DEC0 MUX\0RX_TX DEC1_INP\0TX DEC1 MUX\0RX_TX DEC2_INP\0TX DEC2 MUX\0RX_TX DEC3_INP\0TX DEC3 MUX\0TX_AIF1 CAP\0VA_TX_SWR_CLK\0TX_AIF2 CAP\0VA_TX_SWR_CLK\0TX_AIF3 CAP\0VA_TX_SWR_CLK\0VA SWR_INPUT\0VA_SWR_CLK\0VA_AIF1 CAP\0VA_SWR_CLK\0VA_AIF2 CAP\0VA_SWR_CLK\0VA_AIF3 CAP\0VA_SWR_CLK\0VA DMIC0\0Digital Mic0\0VA DMIC1\0Digital Mic1\0VA DMIC2\0Digital Mic2\0VA DMIC3\0Digital Mic3\0VA DMIC0\0VA MIC BIAS1\0VA DMIC1\0VA MIC BIAS1\0VA DMIC2\0VA MIC BIAS2\0VA DMIC3\0VA MIC BIAS2";
				nvmem-cells = <0x146>;
				nvmem-cell-names = "adsp_variant";
				asoc-codec = <0x147 0x148 0x149>;
				asoc-codec-names = "msm-stub-codec.1\0bolero_codec\0besbev_codec";
				qcom,msm_audio_ssr_devs = <0x14a 0x14b 0x148>;
				phandle = <0x292>;
			};

			cdc_dmic01_pinctrl {
				compatible = "qcom,msm-cdc-pinctrl";
				pinctrl-names = "aud_active\0aud_sleep";
				pinctrl-0 = <0x14c 0x14d>;
				pinctrl-1 = <0x14e 0x14f>;
				qcom,lpi-gpios;
				#gpio-cells = <0x00>;
				phandle = <0x293>;
			};

			cdc_dmic23_pinctrl {
				compatible = "qcom,msm-cdc-pinctrl";
				pinctrl-names = "aud_active\0aud_sleep";
				pinctrl-0 = <0x150 0x151>;
				pinctrl-1 = <0x152 0x153>;
				qcom,lpi-gpios;
				#gpio-cells = <0x00>;
				phandle = <0x294>;
			};

			rx_swr_clk_data_pinctrl {
				compatible = "qcom,msm-cdc-pinctrl";
				pinctrl-names = "aud_active\0aud_sleep";
				pinctrl-0 = <0x154 0x155>;
				pinctrl-1 = <0x156 0x157>;
				qcom,lpi-gpios;
				#gpio-cells = <0x00>;
				phandle = <0x141>;
			};

			va_swr_clk_data_pinctrl {
				compatible = "qcom,msm-cdc-pinctrl";
				pinctrl-names = "aud_active\0aud_sleep";
				pinctrl-0 = <0x158 0x159 0x15a>;
				pinctrl-1 = <0x15b 0x15c 0x15d>;
				qcom,lpi-gpios;
				qcom,chip-wakeup-reg = <0x3ca064>;
				qcom,chip-wakeup-maskbit = <0x00>;
				qcom,chip-wakeup-default-val = <0x01>;
				#gpio-cells = <0x00>;
				phandle = <0x140>;
			};

			cc_pinctrl_quat {
				compatible = "qcom,msm-cdc-pinctrl";
				pinctrl-names = "aud_active\0aud_sleep";
				pinctrl-0 = <0x15e 0x15f 0x160 0x161>;
				pinctrl-1 = <0x162 0x163 0x164 0x165>;
				qcom,lpi-gpios;
				#gpio-cells = <0x00>;
				phandle = <0x295>;
			};

			cc_pinctrl_pri {
				compatible = "qcom,msm-cdc-pinctrl";
				pinctrl-names = "aud_active\0aud_sleep";
				pinctrl-0 = <0x166 0x167 0x168 0x169>;
				pinctrl-1 = <0x16a 0x16b 0x16c 0x16d>;
				qcom,lpi-gpios;
				#gpio-cells = <0x00>;
				phandle = <0x296>;
			};
		};

		rx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x05>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30e>;
			#clock-cells = <0x01>;
			phandle = <0x13c>;
		};

		rx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x06>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30f>;
			#clock-cells = <0x01>;
			phandle = <0x13d>;
		};

		tx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x07>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30c>;
			#clock-cells = <0x01>;
			phandle = <0x13a>;
		};

		tx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x08>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30d>;
			#clock-cells = <0x01>;
			phandle = <0x13b>;
		};

		va_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x02>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x307>;
			#clock-cells = <0x01>;
			phandle = <0x13e>;
		};

		va_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x0a>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x308>;
			#clock-cells = <0x01>;
			phandle = <0x13f>;
		};

		qcom,vidc@5a00000 {
			compatible = "qcom,msm-vidc\0qcom,msm-vidc-monaco\0qcom,msm-vidc-ar50lt";
			status = "okay";
			reg = <0x5a00000 0x200000>;
			interrupts = <0x00 0xe1 0x04>;
			interrupt-parent = <0x01>;
			memory-region = <0x16e>;
			pas-id = <0x09>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			venus-supply = <0x16f>;
			venus-core0-supply = <0x170>;
			clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk\0throttle_clk";
			clock-ids = <0x89 0x85 0x84 0x87 0x82 0x86>;
			clocks = <0x19 0x89 0x19 0x85 0x19 0x84 0x19 0x87 0x19 0x82 0x19 0x86>;
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk\0throttle_clk";
			qcom,clock-configs = <0x01 0x00 0x00 0x01 0x00 0x00>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00>;
			qcom,reg-presets = <0xb0080 0x00 0x03>;
			vidc,firmware-name = "venus_v6";
			interconnect-names = "venus-cnoc\0venus-ddr";
			interconnects = <0x15 0x00 0x17 0x22d 0x12b 0x0b 0x15 0x200>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0x207880>;
			phandle = <0x297>;

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x18 0x860 0x00 0x18 0x880 0x00>;
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x18 0x861 0x04>;
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x09>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x18 0x863 0x00>;
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x18 0x804 0xe0>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,kgsl-iommu@59a0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x59a0000 0x10000>;
			vddcx-supply = <0x5b>;
			phandle = <0x298>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x12d 0x00 0x01>;
				qcom,iommu-dma = "disabled";
				phandle = <0x299>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x12d 0x02 0x00>;
				qcom,iommu-dma = "disabled";
				phandle = <0x29a>;
			};
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_ipa";
			iommus = <0x18 0x1a0 0x01>;
			interrupts = <0x00 0x166 0x04 0x00 0x167 0x04 0x00 0x168 0x04 0x00 0x169 0x04 0x00 0x16a 0x04 0x00 0x16b 0x04 0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04 0x00 0x170 0x04 0x00 0x171 0x04>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,wlan-msa-fixed-region = <0x171>;
			qcom,wlan;
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			vdd-cx-mx-supply = <0x172>;
			qcom,vdd-cx-mx-config = <0xb7980 0xb7980 0x01>;
			vdd-1.3-rfa-supply = <0x173>;
			qcom,vdd-1.3-rfa-config = <0x13e5c0 0x13e5c0 0x01>;
			vdd-3.3-ch0-supply = <0x174>;
			qcom,vdd-3.3-ch0-config = <0x326a40 0x326a40 0x01>;
			qcom,is_low_power = <0x01>;
			qcom,rf_subtype = <0x01>;
			phandle = <0x29b>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x175 0x00 0x00 0x175 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0x18 0x420 0x02>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
			phandle = <0x177>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x18 0x421 0x00>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
			phandle = <0x29c>;
		};

		qcom,mdss_mdp@5e00000 {
			compatible = "qcom,sde-kms";
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x2c 0xc125ba4 0x20>;
			reg-names = "mdp_phys\0vbif_phys\0sid_phys\0sde_imem_phys";
			clocks = <0x19 0x43 0x19 0x44 0x2a 0x00 0x2a 0x08 0x2a 0x0e 0x2a 0x0a>;
			clock-names = "gcc_bus\0throttle_clk\0iface_clk\0core_clk\0vsync_clk\0lut_clk";
			clock-rate = <0x00 0x00 0x00 0x11e1a300 0x124f800 0xb71b000>;
			clock-max-rate = <0x00 0x00 0x00 0x17d78400 0x124f800 0x17d78400>;
			sde-vdd-supply = <0x12f>;
			#cooling-cells = <0x02>;
			interconnects = <0x129 0x0e 0x15 0x200 0x15 0x00 0x17 0x212>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-reg-bus";
			interrupts = <0x00 0xba 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			#power-domain-cells = <0x00>;
			qcom,sde-ib-bw-vote = <0x13d620 0x00 0x186a00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0xfe4>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-intf-off = <0x00 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "none\0dsi";
			qcom,sde-intf-tear-irq-off = <0x00 0x6e800>;
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0dma";
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x01>;
			qcom,sde-sspp-excl-rect = <0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x02 0x01>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x00>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-max-per-pipe-bw-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2ac 0x08>;
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-blendstages = <0x04>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x2932e0>;
			qcom,sde-max-bw-high-kbps = <0x2932e0>;
			qcom,sde-min-core-ib-kbps = <0x13d620>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x2008>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-danger-lut = <0xff 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-safe-lut = <0xfff0 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-qos-lut-linear = <0x112222 0x22335777>;
			qcom,sde-cdp-setting = <0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-secure-sid-mask = <0x421>;
			qcom,sde-num-mnoc-ports = <0x01>;
			qcom,sde-axi-bus-width = <0x10>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x249f0 0x00 0x493e0>;
			connectors = <0x176 0x177>;
			phandle = <0x178>;

			qcom,sde-sspp-vig-blocks {
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "sde-vdd";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x493e00 0x16 0x200 0x00 0x493e00>;
			};

			qcom,sde-limits {

				qcom,sde-linewidth-limits {
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-cases = "vig\0dma";
					qcom,sde-limit-ids = <0x01 0x02>;
					qcom,sde-limit-values = <0x01 0x870 0x02 0x870>;
				};

				qcom,sde-bw-limits {
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-cases = "per_vig_pipe\0per_dma_pipe\0total_max_bw\0camera_concurrency";
					qcom,sde-limit-ids = <0x01 0x02 0x04 0x08>;
					qcom,sde-limit-values = <0x01 0x2932e0 0x09 0x2932e0 0x02 0x2932e0 0x0a 0x2932e0 0x04 0x2932e0 0x0c 0x2932e0>;
				};
			};

			qcom,mdss_dsi_rm69090_amoled_178_cmd {
				qcom,mdss-dsi-panel-name = "RM69090 1.78 amoled cmd mode";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-t-clk-post = <0x08>;
				qcom,mdss-dsi-t-clk-pre = <0x0b>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x29d>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x170>;
						qcom,mdss-dsi-panel-height = <0x1c0>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 fe 01 15 01 00 00 00 00 02 6a 03 15 01 00 00 00 00 02 2a 03 15 01 00 00 00 00 02 fe 00 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 39 01 00 00 00 00 05 2a 00 10 01 7f 39 01 00 00 00 00 05 2b 00 00 01 bf 05 01 00 00 3c 00 02 11 00 05 01 00 00 00 00 02 29 00 15 01 00 00 00 00 02 fe 00 15 01 00 00 00 00 02 53 20];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 15 01 00 00 00 00 02 4f 01];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-lp2-command = [15 01 00 00 00 00 02 fe 01 15 01 00 00 00 00 02 2a 03 15 01 00 00 46 00 02 fe 00 05 01 00 00 00 00 01 39];
						qcom,mdss-dsi-lp2-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 1f 00 01 38 15 01 00 00 00 00 02 fe 00 29 01 00 00 00 00 05 2a 00 10 01 7f 29 01 00 00 00 00 05 2b 00 00 01 bf];
						qcom,mdss-dsi-panel-phy-timings = [00 0c 03 03 10 1d 03 03 03 02 02 04 0b 08];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_rm69090_amoled_178_vid {
				qcom,mdss-dsi-panel-name = "RM69090 1.78 amoled vid mode";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-t-clk-post = <0x07>;
				qcom,mdss-dsi-t-clk-pre = <0x09>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				phandle = <0x29e>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x170>;
						qcom,mdss-dsi-panel-height = <0x1c0>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2fe 0x1150100 0x02 0xd011501 0x00 0x26a0315 0x1000000 0x2fe00 0x15010000 0x235 0x150100 0x02 0x51ff3901 0x00 0x52a0010 0x17f3901 0x00 0x52b0000 0x1bf0501 0x7800 0x2110005 0x1000040 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 15 01 00 00 00 00 02 4f 01];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1b 02 02 02 01 02 04 09 07];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_rm6d030_amoled_141_cmd {
				qcom,mdss-dsi-panel-name = "RM6D030 1.41 amoled cmd mode";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-t-clk-post = <0x07>;
				qcom,mdss-dsi-t-clk-pre = <0x0a>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,ulps-enabled;
				qcom,skip-panel-power-off;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x29f>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x140>;
						qcom,mdss-dsi-panel-height = <0x168>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 fe 20 15 01 00 00 00 00 02 5a 0e 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 fe 00 39 01 00 00 00 00 05 2a 00 00 01 3f 39 01 00 00 00 00 05 2b 00 00 01 67 39 01 00 00 00 00 05 30 00 00 01 67 39 01 00 00 00 00 05 31 00 00 01 3f 15 01 00 00 00 00 02 35 02 15 01 00 00 00 00 02 53 20 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 63 ff 05 01 00 00 00 00 02 12 00 05 01 00 00 32 00 02 11 00 05 01 00 00 00 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 53 00 02 10 00 15 01 00 00 00 00 02 4f 01];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-lp2-command = [15 01 00 00 00 00 02 fe 00 05 01 00 00 00 00 01 39];
						qcom,mdss-dsi-lp2-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 1f 00 01 38 15 01 00 00 00 00 02 fe 00 39 01 00 00 00 00 05 2a 00 00 01 3f 39 01 00 00 00 00 05 2b 00 00 01 67 05 01 00 00 00 00 02 12 00];
						qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1d 02 02 02 02 02 04 0a 07];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};
		};

		qcom,mdss_dsi0_ctrl@5e94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			reg = <0x5e94000 0x400 0x5f08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x178>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x179>;
			clocks = <0x2a 0x02 0x2a 0x03 0x2a 0x05 0x2a 0x0c 0x2a 0x0d 0x2a 0x06 0x16 0x00>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			phandle = <0x17c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-max-voltage = <0x140500>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-ulp-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@5e94400 {
			compatible = "qcom,dsi-phy-v4.2";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x5e94400 0x800 0x5e94900 0x27c 0x5e94200 0x100 0x5f03000 0x08>;
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base\0gdsc_base";
			pll-label = "dsi_pll_5nm";
			vdda-0p9-supply = <0x53>;
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,panel-allow-phy-poweroff;
			qcom,phy-clamp-enable;
			pll_codes_region = <0x17a>;
			memory-region = <0x17b>;
			phandle = <0x17d>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xdcb40>;
					qcom,supply-max-voltage = <0xdcb40>;
					qcom,supply-enable-load = <0x92ae>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-ulp-load = <0x00>;
				};
			};
		};

		dsi_pll_codes {
			reg = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			label = "dsi_pll_codes";
			phandle = <0x17a>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x2a0>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-enable-load = <0xfa0>;
				qcom,supply-ulp-load = <0x64>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x2a1>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-enable-load = <0xfa0>;
				qcom,supply-ulp-load = <0x64>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x2a2>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-enable-load = <0xfa0>;
				qcom,supply-ulp-load = <0x64>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdda-3p3";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-disable-load = <0x50>;
			};
		};

		dsi_panel_pwr_supply_nolab_amoled {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x2a3>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-enable-load = <0xfa0>;
				qcom,supply-ulp-load = <0x64>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
			};
		};

		display_panel_ibb_stub {
			compatible = "qcom,stub-regulator";
			regulator-name = "display_panel_ibb";
			regulator-min-microvolt = <0x4630c0>;
			regulator-max-microvolt = <0x5b8d80>;
			phandle = <0x182>;
		};

		qcom,dsi-display-primary {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x17c>;
			qcom,dsi-phy = <0x17d>;
			clocks = <0x17d 0x00 0x17d 0x01 0x2a 0x08>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0mdp_core_clk";
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x17e 0x17f>;
			pinctrl-1 = <0x180 0x181>;
			qcom,platform-te-gpio = <0x69 0x49 0x00>;
			qcom,panel-te-source = <0x00>;
			qcom,needs-clk-src-reset;
			qcom,needs-ctrl-vreg-disable;
			vddio-supply = <0x7e>;
			ibb-supply = <0x182>;
			qcom,mdp = <0x178>;
			phandle = <0x176>;
		};

		sdhci@4784000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x4784000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0x15e 0x04 0x00 0x161 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			clocks = <0x19 0x77 0x19 0x76>;
			clock-names = "core\0iface";
			interconnects = <0x14 0x1a 0x15 0x200 0x15 0x00 0x17 0x227>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			qcom,msm-bus,name = "sdhc3";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x416 0xc80 0x640 0x640 0xff50 0x3d090 0x186a0 0x208c8 0x1fe9e 0x3d090 0x208c8 0x208c8 0x3fd3e 0x3d090 0x249f0 0x208c8 0x3fd3e 0xc3500 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,dll-hsr-list = <0x7642c 0x00 0x00 0x10800 0x80040868>;
			bus-width = <0x04>;
			iommus = <0x18 0xa0 0x00>;
			qcom,iommu-dma = "bypass";
			qcom,devfreq,freq-table = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100>;
			status = "disabled";
			phandle = <0x2a4>;
		};

		subsystem-sleep-stats@4690000 {
			compatible = "qcom,subsystem-sleep-stats-v2";
			reg = <0x4690000 0x400>;
			ddr-freq-update;
		};
	};

	chosen {
		bootargs = "console=ttyMSM0,115200n8 loglevel=6 kpti=off log_buf_len=256K kernel.panic_on_rcu_stall=1 msm_rtb.filter=0x237 rcupdate.rcu_expedited=1 rcu_nocbs=0-3 ftrace_dump_on_oops fw_devlink.strict=1 allow_mismatched_32bit_el0 printk.console_no_auto_verbose=1 irqaffinity=0-2 cpufreq.default_governor=performance android_kmalloc_64_create";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		oda_region@45700000 {
			no-map;
			reg = <0x00 0x45700000 0x00 0x300000>;
			phandle = <0x2a5>;
		};

		deepsleep_region@45A00000 {
			no-map;
			reg = <0x00 0x45a00000 0x00 0x100000>;
			phandle = <0x2a6>;
		};

		hyp_region@45B00000 {
			no-map;
			reg = <0x00 0x45b00000 0x00 0x300000>;
			phandle = <0x2a7>;
		};

		xbl_aop_mem@45e00000 {
			no-map;
			reg = <0x00 0x45e00000 0x00 0x11b000>;
			phandle = <0x2a8>;
		};

		sec_apps_region@45fff000 {
			no-map;
			reg = <0x00 0x45fff000 0x00 0x1000>;
			phandle = <0x2a9>;
		};

		smem@46000000 {
			no-map;
			reg = <0x00 0x46000000 0x00 0x200000>;
			phandle = <0x4e>;
		};

		wlan_msa_region@46200000 {
			no-map;
			reg = <0x00 0x46200000 0x00 0x100000>;
			phandle = <0x171>;
		};

		modem_region@4ab00000 {
			no-map;
			reg = <0x00 0x4ab00000 0x00 0x5e00000>;
			phandle = <0x25>;
		};

		video_region@50900000 {
			no-map;
			reg = <0x00 0x50900000 0x00 0x700000>;
			phandle = <0x16e>;
		};

		adsp_regions@51000000 {
			no-map;
			reg = <0x00 0x51000000 0x00 0x1900000>;
			phandle = <0x21>;
		};

		ips_fw_region@52900000 {
			no-map;
			reg = <0x00 0x52900000 0x00 0x10000>;
			phandle = <0x55>;
		};

		ipa_gsi_region@52910000 {
			no-map;
			reg = <0x00 0x52910000 0x00 0x5000>;
			phandle = <0x2aa>;
		};

		gpu_region@52915000 {
			no-map;
			reg = <0x00 0x52915000 0x00 0x2000>;
			phandle = <0x5d>;
		};

		stats_region@60000000 {
			no-map;
			reg = <0x00 0x60000000 0x00 0x100000>;
			phandle = <0x2ab>;
		};

		removed_region@60100000 {
			no-map;
			reg = <0x00 0x60100000 0x00 0x1e00000>;
			phandle = <0x2ac>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x800000>;
			phandle = <0x2ad>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x13>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0x11>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x12>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x5c00000>;
			status = "disabled";
			phandle = <0x2ae>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			size = <0x00 0xa400000>;
			alignment = <0x00 0x400000>;
			phandle = <0x12e>;
		};

		splash_region@5c000000 {
			reg = <0x00 0x5c000000 0x00 0xf00000>;
			label = "cont_splash_region";
			phandle = <0x2af>;
		};

		dfps_data_region@5cf00000 {
			reg = <0x00 0x5cf00000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x17b>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0x50>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
			phandle = <0x12c>;
		};
	};

	__symbols__ {
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		CPU1 = "/cpus/cpu@1";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		CPU2 = "/cpus/cpu@2";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		CPU3 = "/cpus/cpu@3";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		SILVER_OFF = "/idle-states/silver-c3";
		SILVER_CLUSTER_D3 = "/idle-states/silver-cluster-d3";
		soc = "/soc";
		intc = "/soc/interrupt-controller@f200000";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CLUSTER_PD = "/soc/psci/cluster-pd0";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@f120000";
		cpu_pmu = "/soc/cpu-pmu";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		qcom_qseecom = "/soc/qseecom@61800000";
		qcom_smcinvoke = "/soc/smcinvoke@61800000";
		qcom_hwkm = "/soc/hwkm@4440000";
		qcom_tzlog = "/soc/tz-log@c125720";
		qcom_rng = "/soc/qrng@4453000";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		wdog = "/soc/qcom,wdt@f017000";
		eud = "/soc/qcom,msm-eud@1610000";
		qfprom = "/soc/qfprom@1b40000";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@6011";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out_sensor = "/soc/qcom,smp2p-adsp/sleepstate-out-sensor";
		sleepstate_smp2p_in_sensor = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in-sensor";
		sleepstate_smp2p_out_ult = "/soc/qcom,smp2p-adsp/sleepstate-out-ult";
		sleepstate_smp2p_in_ult = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in-ult";
		adsp_pas = "/soc/remoteproc-adsp@ab00000";
		glink_edge = "/soc/remoteproc-adsp@ab00000/glink-edge";
		audio_gpr = "/soc/remoteproc-adsp@ab00000/glink-edge/qcom,gpr";
		audio_prm = "/soc/remoteproc-adsp@ab00000/glink-edge/qcom,gpr/q6prm";
		modem_pas = "/soc/remoteproc-mss@6080000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		rpmcc = "/soc/qcom,rpmcc";
		gcc = "/soc/clock-controller@1410000";
		dispcc = "/soc/clock-controller@5f00000";
		gpucc = "/soc/clock-controller@5990000";
		mccc_debug = "/soc/syscon@447d200";
		apsscc_debug = "/soc/syscon@f11101c";
		debugcc = "/soc/clock-controller@0";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		pm5100_charger = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/qcom,qpnp-smblite";
		pm5100_tz = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/qcom,temp-alarm@a00";
		pm5100_adc = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/vadc@8000";
		pm5100_gpios = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/pinctrl@8800";
		key_vol_up_default = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/pinctrl@8800/key_vol_up/key_vol_up_default";
		pmx_sde = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/pinctrl@8800/pmx_sde";
		sde_dsi_active = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/pinctrl@8800/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/pinctrl@8800/pmx_sde/sde_dsi_suspend";
		pm5100_rtc = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/rtc@6400";
		pm5100_cdc = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/qcom,pm5100-cdc";
		pm5100_bcl = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/bcl@4700";
		bcl_soc = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/bcl-soc";
		bcl_off = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/bcl-off@4700";
		pm5100_sdam_2 = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7100";
		restart_reason = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7100/restart@48";
		charger_debug_mask = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7100/debug@94";
		qbg_debug_mask_low = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7100/debug@96";
		qbg_debug_mask_high = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7100/debug@97";
		pm5100_sdam_5 = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7400";
		pm5100_sdam_7 = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7600";
		pm5100_sdam_8 = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7700";
		charger_soc = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@7700/charger_soc@47";
		pm5100_sdam_22 = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@8500";
		skip_esr_state = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@8500/demod@46";
		pm5100_sdam_23 = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/sdam@8600";
		pm5100_qbg = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/qpnp,qbg@4f00";
		pm5100_haptics = "/soc/qcom,spmi@1c40000/qcom,pm5100@0/qcom,hv-haptics@f000";
		thermal_zones = "/soc/thermal-zones";
		pm5100_trip0 = "/soc/thermal-zones/pm5100-tz/trips/trip0";
		pm5100_trip1 = "/soc/thermal-zones/pm5100-tz/trips/trip1";
		pm5100_trip2 = "/soc/thermal-zones/pm5100-tz/trips/trip2";
		ibat_lvl0 = "/soc/thermal-zones/pm5100-ibat-lvl0/trips/ibat-lvl0";
		ibat_lvl1 = "/soc/thermal-zones/pm5100-ibat-lvl1/trips/ibat-lvl1";
		bcl_lvl0 = "/soc/thermal-zones/pm5100-bcl-lvl0/trips/bcl-lvl0";
		bcl_lvl1 = "/soc/thermal-zones/pm5100-bcl-lvl1/trips/bcl-lvl1";
		bcl_lvl2 = "/soc/thermal-zones/pm5100-bcl-lvl2/trips/bcl-lvl2";
		socd_trip = "/soc/thermal-zones/socd/trips/socd-trip";
		cpu0_2_config = "/soc/thermal-zones/cpuss-0/trips/cpu-0-2-config";
		cpu1_3_config = "/soc/thermal-zones/cpuss-1/trips/cpu-1-3-config";
		mdm0_cx_mon = "/soc/thermal-zones/mdm-0/trips/mdm0-cx-mon";
		mdm1_cx_mon = "/soc/thermal-zones/mdm-1/trips/mdm1-cx-mon";
		gpu_step_trip = "/soc/thermal-zones/gpu/trips/gpu-trip";
		gpu_cx_mon = "/soc/thermal-zones/gpu/trips/gpu-cx-mon";
		zeroc_0_trip = "/soc/thermal-zones/zeroc/trips/active-config0";
		rf_cal_trip = "/soc/thermal-zones/rf_cal/trips/rf-cal-config";
		tcsr_mutex_block = "/soc/syscon@00340000";
		tcsr_mutex = "/soc/hwlock";
		tcsr = "/soc/syscon@03c0000";
		smem = "/soc/qcom,smem";
		rpm_msg_ram = "/soc/memory@045f0000";
		apcs_glb = "/soc/mailbox@0f111000";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		dcc = "/soc/dcc_v2@16FF000";
		clk_virt = "/soc/interconnect";
		mmnrt_virt = "/soc/interconnect@0";
		mmrt_virt = "/soc/interconnect@1";
		system_noc = "/soc/interconnect@1880000";
		config_noc = "/soc/interconnect@1900000";
		bimc = "/soc/interconnect@4480000";
		rpm_bus = "/soc/qcom,rpm-smd";
		VDD_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-level";
		S1A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-level";
		pm5100_s1_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-level";
		VDD_CX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-floor-level";
		S1A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-floor-level";
		pm5100_s1_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-floor-level";
		VDD_CX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-level-ao";
		S1A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-level-ao";
		pm5100_s1_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1-level-ao";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/cx-cdev-lvl";
		pm5100_s3 = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		S3A = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		pm5100_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		S4A = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm5100_s5 = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		S5A = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		pm5100_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		L1A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm5100_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		L2A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		VDD_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level";
		VDD_MXA_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level";
		VDD_EBI_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level";
		L3A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level";
		pm5100_l3_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level";
		VDD_MX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level-ao";
		VDD_MXA_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level-ao";
		VDD_EBI_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level-ao";
		L3A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level-ao";
		pm5100_l3_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-pm5100-l3-level-ao";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/mx-cdev-lvl";
		VDD_LPI_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4-level";
		L4A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4-level";
		pm5100_l4_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4-level";
		VDD_LPI_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5-level";
		L5A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5-level";
		pm5100_l5_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5-level";
		pm5100_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm5100_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		L8A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		WCSS_MX = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		WCSS_CX = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm5100_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		L9A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm5100_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm5100_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm5100_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm5100_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm5100_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm5100_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm5100_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm5100_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		L17A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm5100_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm5100_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm5100_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm5100_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm5100_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm5100_l23 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		L23A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		pm5100_l24 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		L24A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		pm5100_l25 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa25/regulator-l25";
		L25A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa25/regulator-l25";
		pm5100_l26 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa26/regulator-l26";
		L26A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa26/regulator-l26";
		pm5100_l27 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa27/regulator-l27";
		L27A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa27/regulator-l27";
		pm5100_l28 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa28/regulator-l28";
		L28A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa28/regulator-l28";
		pm5100_l29 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa29/regulator-l29";
		L29A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa29/regulator-l29";
		pm5100a_bob = "/soc/qcom,rpm-smd/rpm-regulator-boba/regulator-pm5100a-bob";
		BOB = "/soc/qcom,rpm-smd/rpm-regulator-boba/regulator-pm5100a-bob";
		pm5100a_bob_ao = "/soc/qcom,rpm-smd/rpm-regulator-boba/regulator-pm5100a-bob-ao";
		BOB_AO = "/soc/qcom,rpm-smd/rpm-regulator-boba/regulator-pm5100a-bob-ao";
		pm5100_chg_boost = "/soc/qcom,rpm-smd/rpm-regulator-chg-boost/regulator-chg-boost";
		SPKR_BOOST = "/soc/qcom,rpm-smd/rpm-regulator-chg-boost/regulator-chg-boost";
		pm8010_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldom1/regulator-l1";
		L1C = "/soc/qcom,rpm-smd/rpm-regulator-ldom1/regulator-l1";
		pm8010_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldom2/regulator-l2";
		L2C = "/soc/qcom,rpm-smd/rpm-regulator-ldom2/regulator-l2";
		pm8010_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldom3/regulator-l3";
		L3C = "/soc/qcom,rpm-smd/rpm-regulator-ldom3/regulator-l3";
		pm8010_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldom4/regulator-l4";
		L4C = "/soc/qcom,rpm-smd/rpm-regulator-ldom4/regulator-l4";
		pm8010_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldom5/regulator-l5";
		L5C = "/soc/qcom,rpm-smd/rpm-regulator-ldom5/regulator-l5";
		pm8010_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldom6/regulator-l6";
		L6C = "/soc/qcom,rpm-smd/rpm-regulator-ldom6/regulator-l6";
		pm8010_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldom7/regulator-l7";
		L7C = "/soc/qcom,rpm-smd/rpm-regulator-ldom7/regulator-l7";
		sdhc1_opp_table = "/soc/sdhc1-opp-table";
		sdhc_1 = "/soc/sdhci@4744000";
		mpm = "/soc/interrupt-controller@45f01b8";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/qcom,ipa@0x5800000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@0x5800000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@0x5800000/ipa_smmu_uc";
		slimbam = "/soc/bamdma@A584000";
		slim_msm = "/soc/slim@A5C0000";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@4520300";
		qcom_memlat = "/soc/qcom,memlat";
		sw5100_batterydata = "/soc/qcom,battery-data";
		tlmm = "/soc/pinctrl@500000";
		qupv3_se6_2uart_pins = "/soc/pinctrl@500000/qupv3_se6_2uart_pins";
		qupv3_se6_2uart_tx_active = "/soc/pinctrl@500000/qupv3_se6_2uart_pins/qupv3_se6_2uart_tx_active";
		qupv3_se6_2uart_rx_active = "/soc/pinctrl@500000/qupv3_se6_2uart_pins/qupv3_se6_2uart_rx_active";
		qupv3_se6_2uart_sleep = "/soc/pinctrl@500000/qupv3_se6_2uart_pins/qupv3_se6_2uart_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@500000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@500000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@500000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@500000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@500000/nfc/nfc_enable_suspend";
		qupv3_se0_spi_pins = "/soc/pinctrl@500000/qupv3_se0_spi_pins";
		qupv3_se0_spi_miso_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_miso_active";
		qupv3_se0_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_mosi_active";
		qupv3_se0_spi_clk_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_clk_active";
		qupv3_se0_spi_cs_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_cs_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@500000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@500000/qupv3_se1_spi_pins";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@500000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sda_active";
		qupv3_se2_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_scl_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@500000/qupv3_se2_spi_pins";
		qupv3_se2_spi_miso_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_miso_active";
		qupv3_se2_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_mosi_active";
		qupv3_se2_spi_clk_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_clk_active";
		qupv3_se2_spi_cs_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_cs_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@500000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@500000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@500000/qupv3_se3_spi_pins";
		qupv3_se3_spi_miso_active = "/soc/pinctrl@500000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_active";
		qupv3_se3_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se3_spi_pins/qupv3_se3_spi_mosi_active";
		qupv3_se3_spi_clk_active = "/soc/pinctrl@500000/qupv3_se3_spi_pins/qupv3_se3_spi_clk_active";
		qupv3_se3_spi_cs_active = "/soc/pinctrl@500000/qupv3_se3_spi_pins/qupv3_se3_spi_cs_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@500000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@500000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@500000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@500000/qupv3_se4_spi_pins";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@500000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@500000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@500000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@500000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se4_spi_cs_sleep = "/soc/pinctrl@500000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@500000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sda_active";
		qupv3_se5_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_scl_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@500000/qupv3_se5_spi_pins";
		qupv3_se5_spi_miso_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_miso_active";
		qupv3_se5_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_mosi_active";
		qupv3_se5_spi_clk_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_clk_active";
		qupv3_se5_spi_cs_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_cs_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@500000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@500000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@500000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@500000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@500000/qupv3_se6_spi_pins";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@500000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@500000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@500000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@500000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@500000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins_a = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_a";
		qupv3_se7_i2c_sda_a = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_a/qupv3_se7_i2c_sda_a";
		qupv3_se7_i2c_scl_a = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_a/qupv3_se7_i2c_scl_a";
		qupv3_se7_i2c_sleep_a = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_a/qupv3_se7_i2c_sleep_a";
		qupv3_se7_spi_pins_a = "/soc/pinctrl@500000/qupv3_se7_spi_pins_a";
		qupv3_se7_spi_mosi_a = "/soc/pinctrl@500000/qupv3_se7_spi_pins_a/qupv3_se7_spi_mosi_a";
		qupv3_se7_spi_miso_a = "/soc/pinctrl@500000/qupv3_se7_spi_pins_a/qupv3_se7_spi_miso_a";
		qupv3_se7_spi_clk_a = "/soc/pinctrl@500000/qupv3_se7_spi_pins_a/qupv3_se7_spi_clk_a";
		qupv3_se7_spi_cs_a = "/soc/pinctrl@500000/qupv3_se7_spi_pins_a/qupv3_se7_spi_cs_a";
		qupv3_se7_spi_sleep_a = "/soc/pinctrl@500000/qupv3_se7_spi_pins_a/qupv3_se7_spi_sleep_a";
		qupv3_se7_i2c_pins_b = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_b";
		qupv3_se7_i2c_sda_b = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_b/qupv3_se7_i2c_sda_b";
		qupv3_se7_i2c_scl_b = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_b/qupv3_se7_i2c_scl_b";
		qupv3_se7_i2c_sleep_b = "/soc/pinctrl@500000/qupv3_se7_i2c_pins_b/qupv3_se7_i2c_sleep_b";
		qupv3_se7_spi_pins_b = "/soc/pinctrl@500000/qupv3_se7_spi_pins_b";
		qupv3_se7_spi_miso_b = "/soc/pinctrl@500000/qupv3_se7_spi_pins_b/qupv3_se7_spi_miso_b";
		qupv3_se7_spi_mosi_b = "/soc/pinctrl@500000/qupv3_se7_spi_pins_b/qupv3_se7_spi_mosi_b";
		qupv3_se7_spi_clk_b = "/soc/pinctrl@500000/qupv3_se7_spi_pins_b/qupv3_se7_spi_clk_b";
		qupv3_se7_spi_cs_b = "/soc/pinctrl@500000/qupv3_se7_spi_pins_b/qupv3_se7_spi_cs_b";
		qupv3_se7_spi_sleep_b = "/soc/pinctrl@500000/qupv3_se7_spi_pins_b/qupv3_se7_spi_sleep_b";
		qupv3_se5_4uart_pins = "/soc/pinctrl@500000/qupv3_se5_4uart_pins";
		qupv3_se5_default_cts = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_default_cts";
		qupv3_se5_default_rts = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_default_rts";
		qupv3_se5_default_tx = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_default_tx";
		qupv3_se5_default_rx = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_default_rx";
		qupv3_se5_cts = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_cts";
		qupv3_se5_rts = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_rts";
		qupv3_se5_tx = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_tx";
		qupv3_se5_rx = "/soc/pinctrl@500000/qupv3_se5_4uart_pins/qupv3_se5_rx";
		spkr_1_sd_n_sleep = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_active";
		cci0_suspend = "/soc/pinctrl@500000/cci0_suspend";
		cci0_active = "/soc/pinctrl@500000/cci0_active";
		cci1_suspend = "/soc/pinctrl@500000/cci1_suspend";
		cci1_active = "/soc/pinctrl@500000/cci1_active";
		cam_sensor_mclk0_active = "/soc/pinctrl@500000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@500000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@500000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@500000/cam_sensor_mclk1_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@500000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear0_reset_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@500000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_front0_reset_suspend";
		sdc1_on = "/soc/pinctrl@500000/sdc1_on";
		sdc1_off = "/soc/pinctrl@500000/sdc1_off";
		ts_int_active = "/soc/pinctrl@500000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@500000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_active = "/soc/pinctrl@500000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@500000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@500000/pmx_ts_release/ts_release";
		sde_te_active = "/soc/pinctrl@500000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@500000/pmx_sde_te/sde_te_suspend";
		qupv3_se2_4uart_pins = "/soc/pinctrl@500000/qupv3_se2_4uart_pins";
		qupv3_se2_4uart_default_cts = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_default_cts";
		qupv3_se2_4uart_default_rts = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_default_rts";
		qupv3_se2_4uart_default_tx = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_default_tx";
		qupv3_se2_4uart_default_rx = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_default_rx";
		qupv3_se2_4uart_cts = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_cts";
		qupv3_se2_4uart_rts = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_rts";
		qupv3_se2_4uart_tx = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_tx";
		qupv3_se2_4uart_rx = "/soc/pinctrl@500000/qupv3_se2_4uart_pins/qupv3_se2_4uart_rx";
		qupv3_se7_2uart_pins_a = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_a";
		qupv3_se7_2uart_active_L2_a = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_a/qupv3_se7_2uart_active_L2_a";
		qupv3_se7_2uart_active_L3_a = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_a/qupv3_se7_2uart_active_L3_a";
		qupv3_se7_2uart_sleep_a = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_a/qupv3_se7_2uart_sleep_a";
		qupv3_se7_2uart_pins_b = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_b";
		qupv3_se7_2uart_active_L2_b = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_b/qupv3_se7_2uart_active_L2_b";
		qupv3_se7_2uart_active_L3_b = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_b/qupv3_se7_2uart_active_L3_b";
		qupv3_se7_2uart_sleep_b = "/soc/pinctrl@500000/qupv3_se7_2uart_pins_b/qupv3_se7_2uart_sleep_b";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		qupv3_se6_2uart = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a98000";
		qupv3_se5_4uart = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a94000";
		qupv3_se0_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a80000";
		qupv3_se0_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a80000";
		qupv3_se1_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a84000";
		qupv3_se1_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a84000";
		qupv3_se2_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a88000";
		qupv3_se2_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a88000";
		qupv3_se3_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a8c000";
		qupv3_se3_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a8c000";
		qupv3_se4_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a90000";
		qupv3_se4_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a90000";
		qupv3_se5_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a94000";
		qupv3_se5_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a94000";
		qupv3_se6_i2c = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c@4a98000";
		qupv3_se6_spi = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a98000";
		qupv3_se7_i2c_a = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c_a@4a9c000";
		qupv3_se7_spi_a = "/soc/qcom,qupv3_0_geni_se@4ac0000/spi@4a9c000";
		qupv3_se7_i2c_b = "/soc/qcom,qupv3_0_geni_se@4ac0000/i2c_b@4a9c000";
		qupv3_se2_4uart = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart@4a88000";
		qupv3_se7_2uart_a = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart_a@4a9c000";
		qupv3_se7_2uart_b = "/soc/qcom,qupv3_0_geni_se@4ac0000/qcom,qup_uart_b@4a9c000";
		apss_tgu = "/soc/tgu@9900000";
		csr = "/soc/csr@8001000";
		swao_csr = "/soc/csr@8a03000";
		stm = "/soc/stm@8002000";
		stm_out_funnel_in0 = "/soc/stm@8002000/out-ports/port/endpoint";
		tpdm_center = "/soc/tpdm@8b58000";
		tpdm_dl_ct_out_tpda0 = "/soc/tpdm@8b58000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/out-ports/port/endpoint";
		modem_rfxe = "/soc/modem_rfxe";
		modem_rxfe_out_funnel_in1 = "/soc/modem_rfxe/out-ports/port/endpoint";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_lpass = "/soc/audio_etm0/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@8a26000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@8a26000/out-ports/port/endpoint";
		tpdm_ddr0 = "/soc/tpdm@8a50000";
		tpdm_ddr0_out_funnel_ddr = "/soc/tpdm@8a50000/out-ports/port/endpoint";
		tpdm_ddr1 = "/soc/tpdm@8a51000";
		tpdm_ddr1_out_funnel_ddr = "/soc/tpdm@8a51000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda15 = "/soc/tpdm@8840000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda12 = "/soc/tpdm@8870000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda14 = "/soc/tpdm@884c000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda16 = "/soc/tpdm@89d0000/out-ports/port/endpoint";
		tpdm_west = "/soc/tpdm@8a58000";
		tpdm_west_out_tpda17 = "/soc/tpdm@8a58000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda21 = "/soc/tpdm@8850000/out-ports/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss = "/soc/tpdm@8a01000/out-ports/port/endpoint";
		tpdm_sdcc_2 = "/soc/tpdm@89b9000";
		tpdm_sdcc2_out_tpda20 = "/soc/tpdm@89b9000/out-ports/port/endpoint";
		tpdm_sdcc_1 = "/soc/tpdm@89b8000";
		tpdm_sdcc1_out_tpda19 = "/soc/tpdm@89b8000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@800f000";
		tpdm_spdm_out_tpda18 = "/soc/tpdm@800f000/out-ports/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_out_funnel_wcss = "/soc/tpdm@899c000/out-ports/port/endpoint";
		funnel_wcss = "/soc/funnel@899e000";
		funnel_wcss_out_funnel_in1 = "/soc/funnel@899e000/out-ports/port/endpoint";
		funnel_wcss_in_tpdm_wcss = "/soc/funnel@899e000/in-ports/port@1/endpoint";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/out-ports/port/endpoint";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss0 = "/soc/etm@9040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss0 = "/soc/etm@9140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss0 = "/soc/etm@9240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss0 = "/soc/etm@9340000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpd@9830000";
		tpdm_actpm_out_tpda_actpm = "/soc/tpd@9830000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@98a0000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@9860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@9860000/out-ports/port/endpoint";
		funnel_apss0 = "/soc/funnel@9800000";
		funnel_apss0_out_funnel_in1 = "/soc/funnel@9800000/out-ports/port/endpoint";
		funnel_apss0_in_etm0 = "/soc/funnel@9800000/in-ports/port@0/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@9800000/in-ports/port@1/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@9800000/in-ports/port@2/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@9800000/in-ports/port@3/endpoint";
		funnel_apss0_in_tpda_actpm = "/soc/funnel@9800000/in-ports/port@4/endpoint";
		funnel_apss0_in_tpda_llm_silver = "/soc/funnel@9800000/in-ports/port@5/endpoint";
		funnel_apss0_in_tpda_apss = "/soc/funnel@9800000/in-ports/port@6/endpoint";
		tpda_actpm = "/soc/tpda@9832000";
		tpda_actpm_out_funnel_apss0 = "/soc/tpda@9832000/out-ports/port/endpoint";
		tpda_actpm_in_tpdm_actpm = "/soc/tpda@9832000/in-ports/port@0/endpoint";
		tpda_apss = "/soc/tpda@9862000";
		tpda_apss_out_funnel_apss0 = "/soc/tpda@9862000/out-ports/port/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@9862000/in-ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@98c0000";
		tpda_llm_silver_out_funnel_apss0 = "/soc/tpda@98c0000/out-ports/port/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@98c0000/in-ports/port@0/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_out_funnel_in1 = "/soc/tpda@8a04000/out-ports/port/endpoint";
		tpda_mapss_in_tpdm_mapss = "/soc/tpda@8a04000/in-ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_out_tpda1 = "/soc/funnel@8944000/out-ports/port/endpoint";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/in-ports/port@0/endpoint";
		tpda = "/soc/tpda@8004000";
		tpda_out_funnel_qatb = "/soc/tpda@8004000/out-ports/port/endpoint";
		tpda0_in_tpdm_dl_ct = "/soc/tpda@8004000/in-ports/port@0/endpoint";
		tpda1_in_funnel_gpu = "/soc/tpda@8004000/in-ports/port@1/endpoint";
		tpda6_in_funnel_ddr = "/soc/tpda@8004000/in-ports/port@6/endpoint";
		tpda7_in_funnel_ddr = "/soc/tpda@8004000/in-ports/port@7/endpoint";
		tpda12_in_tpdm_dcc = "/soc/tpda@8004000/in-ports/port@12/endpoint";
		tpda14_in_tpdm_prng = "/soc/tpda@8004000/in-ports/port@14/endpoint";
		tpda15_in_tpdm_vsense = "/soc/tpda@8004000/in-ports/port@15/endpoint";
		tpda16_in_tpdm_qm = "/soc/tpda@8004000/in-ports/port@16/endpoint";
		tpda17_in_tpdm_west = "/soc/tpda@8004000/in-ports/port@17/endpoint";
		tpda18_in_tpdm_spdm = "/soc/tpda@8004000/in-ports/port@18/endpoint";
		tpda19_in_tpdm_sdcc1 = "/soc/tpda@8004000/in-ports/port@19/endpoint";
		tpda20_in_tpdm_sdcc2 = "/soc/tpda@8004000/in-ports/port@20/endpoint";
		tpda21_in_tpdm_pimem = "/soc/tpda@8004000/in-ports/port@21/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/out-ports/port/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@8005000/in-ports/port@0/endpoint";
		funnel_qatb_in_funnel_lpass = "/soc/funnel@8005000/in-ports/port@5/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@8041000/out-ports/port/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@8041000/in-ports/port@5/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/in-ports/port@7/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@8042000/out-ports/port/endpoint";
		funnel_in1_in_tpda_mapss = "/soc/funnel@8042000/in-ports/port@1/endpoint";
		funnel_in1_in_modem_rxfe = "/soc/funnel@8042000/in-ports/port@2/endpoint";
		funnel_in1_in_funnel_wcss = "/soc/funnel@8042000/in-ports/port@3/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@8042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_apss0 = "/soc/funnel@8042000/in-ports/port@6/endpoint";
		funnel_lpass = "/soc/funnel@8a24000";
		funnel_lpass_out_funnel_qatb = "/soc/funnel@8a24000/out-ports/port/endpoint";
		funnel_lpass_in_audio_etm0 = "/soc/funnel@8a24000/in-ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@8a24000/in-ports/port@5/endpoint";
		funnel_ddr = "/soc/funnel@8a57000";
		funnel_ddr_out_tpda6 = "/soc/funnel@8a57000/out-ports/port@0/endpoint";
		funnel_ddr_out_tpda7 = "/soc/funnel@8a57000/out-ports/port@1/endpoint";
		funnel_ddr_in_tpdm_ddr0 = "/soc/funnel@8a57000/in-ports/port@/endpoint";
		funnel_ddr_in_tpdm_ddr1 = "/soc/funnel@8a57000/in-ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@8045000/out-ports/port/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@8045000/in-ports/port@0/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@8045000/in-ports/port@1/endpoint";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/out-ports/port/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@8047000/in-ports/port/endpoint";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/in-ports/port/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/in-ports/port/endpoint";
		cti_cortex_m3 = "/soc/cti@8b30000";
		cti_apss_cti0 = "/soc/cti@98e0000";
		cti_apss_cti1 = "/soc/cti@98f0000";
		cti_wcss_cti0 = "/soc/cti@89a4000";
		cti_wcss_cti1 = "/soc/cti@89a5000";
		cti_wcss_cti2 = "/soc/cti@89a6000";
		cti_lpass_lpi = "/soc/cti@8a21000";
		cti_lpass_q6 = "/soc/cti@8a2b000";
		cti_mss_q6 = "/soc/cti@8833000";
		cti_isdb_gpu = "/soc/cti@8941000";
		cti_mapss = "/soc/cti@8a02000";
		cti_dlct_cti0 = "/soc/cti@8b59000";
		cti_dlct_cti1 = "/soc/cti@8b5a000";
		cti_dlct_cti2 = "/soc/cti@8b5b000";
		cti_dlct_cti3 = "/soc/cti@8b5c000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		kgsl_smmu = "/soc/kgsl-smmu@0x59a0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x59a0000/gfx_0_tbu@0x59dd000";
		apps_smmu = "/soc/apps-smmu@0xc600000";
		anoc_1_tbu = "/soc/apps-smmu@0xc600000/anoc_1_tbu@0xc7f5000";
		mm_rt_tbu = "/soc/apps-smmu@0xc600000/mm_rt_tbu@0xc7f9000";
		mm_nrt_tbu = "/soc/apps-smmu@0xc600000/mm_nrt_tbu@0xc7fd000";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_emac0_gdsc = "/soc/qcom,gdsc@145c004";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@145d004";
		gcc_usb20_prim_gdsc = "/soc/qcom,gdsc@141c004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@14580ac";
		gcc_venus_gdsc = "/soc/qcom,gdsc@1458088";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f03000";
		gpu_gx_sw_reset = "/soc/syscon@5994008";
		gpu_cx_hw_ctrl = "/soc/syscon@5994540";
		gpu_gx_domain_addr = "/soc/syscon@5994508";
		gpu_cx_gdsc = "/soc/qcom,gdsc@5994064";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599400c";
		usb0 = "/soc/hsusb@4e00000";
		usb2_phy0 = "/soc/hsphy@1613000";
		usb_nop_phy = "/soc/usb_nop_phy";
		lmh_dcvs0 = "/soc/qcom,limits-dcvs@f550800";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		tsens0 = "/soc/tsens@4410000";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		modem_tmd_rf_cal = "/soc/qmi-tmd-devices/modem/modem_tmd_rf_cal";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		qmi_sensor = "/soc/qmi-ts-sensors";
		lmh_cpu_vdd = "/soc/qcom,lmh-cpu-vdd@f550800";
		stub_codec = "/soc/qcom,msm-stub-codec";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		spf_core_platform = "/soc/spf_core_platform";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		bolero = "/soc/spf_core_platform/bolero-cdc";
		va_macro = "/soc/spf_core_platform/bolero-cdc/va-macro@0a730000";
		swr0 = "/soc/spf_core_platform/bolero-cdc/va-macro@0a730000/va_swr_master";
		besbev_tx_slave = "/soc/spf_core_platform/bolero-cdc/va-macro@0a730000/va_swr_master/besbev-tx-slave";
		rx_macro = "/soc/spf_core_platform/bolero-cdc/rx-macro@0a600000";
		swr1 = "/soc/spf_core_platform/bolero-cdc/rx-macro@0a600000/rx_swr_master";
		besbev_rx_slave = "/soc/spf_core_platform/bolero-cdc/rx-macro@0a600000/rx_swr_master/besbev-rx-slave";
		tx_macro = "/soc/spf_core_platform/bolero-cdc/tx-macro@0a620000";
		besbev_codec = "/soc/spf_core_platform/bolero-cdc/besbev-codec";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000";
		quat_mi2s_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sck_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_mi2s_ws_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		tx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/tx_swr_clk_sleep";
		tx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/tx_swr_clk_active";
		tx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/tx_swr_data1_sleep";
		tx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/tx_swr_data1_active";
		tx_swr_data2_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/tx_swr_data2_sleep";
		tx_swr_data2_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/tx_swr_data2_active";
		rx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/rx_swr_clk_sleep";
		rx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/rx_swr_clk_active";
		rx_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/rx_swr_data_sleep";
		rx_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/rx_swr_data_active";
		cdc_dmic01_clk_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic01_data_sleep";
		cdc_dmic23_clk_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/dmic23_data_sleep";
		lpi_i2s1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		monaco_snd = "/soc/spf_core_platform/sound";
		cdc_dmic01_gpios = "/soc/spf_core_platform/cdc_dmic01_pinctrl";
		cdc_dmic23_gpios = "/soc/spf_core_platform/cdc_dmic23_pinctrl";
		rx_swr_gpios = "/soc/spf_core_platform/rx_swr_clk_data_pinctrl";
		va_swr_gpios = "/soc/spf_core_platform/va_swr_clk_data_pinctrl";
		cc_quat_mi2s_gpios = "/soc/spf_core_platform/cc_pinctrl_quat";
		cc_pri_mi2s_gpios = "/soc/spf_core_platform/cc_pinctrl_pri";
		clock_audio_rx_1 = "/soc/rx_core_clk";
		clock_audio_rx_2 = "/soc/rx_npl_clk";
		clock_audio_tx_1 = "/soc/tx_core_clk";
		clock_audio_tx_2 = "/soc/tx_npl_clk";
		clock_audio_va_1 = "/soc/va_core_clk";
		clock_audio_va_2 = "/soc/va_npl_clk";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@59a0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_secure";
		icnss = "/soc/qcom,icnss@C800000";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		mdss_mdp = "/soc/qcom,mdss_mdp@5e00000";
		dsi_rm69090_amoled_cmd = "/soc/qcom,mdss_mdp@5e00000/qcom,mdss_dsi_rm69090_amoled_178_cmd";
		dsi_rm69090_amoled_vid = "/soc/qcom,mdss_mdp@5e00000/qcom,mdss_dsi_rm69090_amoled_178_vid";
		dsi_rm6d030_amoled_cmd = "/soc/qcom,mdss_mdp@5e00000/qcom,mdss_dsi_rm6d030_amoled_141_cmd";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl@5e94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@5e94400";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		dsi_panel_pwr_supply = "/soc/dsi_panel_pwr_supply";
		dsi_panel_pwr_supply_no_labibb = "/soc/dsi_panel_pwr_supply_no_labibb";
		dsi_panel_pwr_supply_labibb_amoled = "/soc/dsi_panel_pwr_supply_labibb_amoled";
		dsi_panel_pwr_supply_nolab_amoled = "/soc/dsi_panel_pwr_supply_nolab_amoled";
		display_panel_ibb = "/soc/display_panel_ibb_stub";
		sde_dsi = "/soc/qcom,dsi-display-primary";
		sdhc_3 = "/soc/sdhci@4784000";
		oda_region = "/reserved-memory/oda_region@45700000";
		deepsleep_region = "/reserved-memory/deepsleep_region@45A00000";
		hyp_region = "/reserved-memory/hyp_region@45B00000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@45e00000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@45fff000";
		smem_region = "/reserved-memory/smem@46000000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@46200000";
		pil_modem_mem = "/reserved-memory/modem_region@4ab00000";
		video_mem = "/reserved-memory/video_region@50900000";
		pil_adsp_mem = "/reserved-memory/adsp_regions@51000000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@52900000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@52910000";
		pil_gpu_mem = "/reserved-memory/gpu_region@52915000";
		stats_region = "/reserved-memory/stats_region@60000000";
		removed_region = "/reserved-memory/removed_region@60100000";
		dump_mem = "/reserved-memory/mem_dump_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		splash_memory = "/reserved-memory/splash_region@5c000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@5cf00000";
		adsp_mem = "/reserved-memory/adsp_region";
		system_cma = "/reserved-memory/linux,cma";
	};
};
