# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/four_bit_full_adder.sv" \
"../../../../project_2.srcs/sources_1/new/one_bit_full_adder.sv" \
"../../../../project_2.srcs/sources_1/new/two_bit_full_adder.sv" \
"../../../../project_2.srcs/sources_1/new/eight_bit_full_adder.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
