--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.200 ns
From           : CLK
To             : tmp_c1
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 4.600 ns
From           : tmp_c1
To             : PWM_OUT
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 4.800 ns
From           : CLK
To             : PWM_TEST
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.400 ns
From           : DATA[6]
To             : RF_ON~reg0
From Clock     : --
To Clock       : ENABLE
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : -3.934 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : 61.73 MHz ( period = 16.200 ns )
From           : pulserate[12]
To             : ratetmp[12]
From Clock     : ENABLE
To Clock       : CLK
Failed Paths   : 183

Type           : Clock Setup: 'PD_CLK_IN'
Slack          : 3.233 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : 196.08 MHz ( period = 5.100 ns )
From           : delayflag2
To             : delayflag1
From Clock     : CLK
To Clock       : PD_CLK_IN
Failed Paths   : 0

Type           : Clock Setup: 'ENABLE'
Slack          : 3.633 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : 212.77 MHz ( period = 4.700 ns )
From           : pulserate[9]
To             : pulserate[9]
From Clock     : ENABLE
To Clock       : ENABLE
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : 2.400 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : N/A
From           : delayflag1
To             : lpm_counter:delaytmp_rtl_1|dffs[2]
From Clock     : PD_CLK_IN
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Hold: 'ENABLE'
Slack          : 2.600 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : N/A
From           : RF_ON~reg0
To             : RF_ON~reg0
From Clock     : ENABLE
To Clock       : ENABLE
Failed Paths   : 0

Type           : Clock Hold: 'PD_CLK_IN'
Slack          : 2.700 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : N/A
From           : delayflag1
To             : delayflag1
From Clock     : PD_CLK_IN
To Clock       : PD_CLK_IN
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 183

--------------------------------------------------------------------------------------

