#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x63fa668fe2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x63fa668fe440 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0x63fa6693add0_0 .var "clk", 0 0;
v0x63fa6693ae90_0 .net "complete", 0 0, v0x63fa66939930_0;  1 drivers
v0x63fa6693afa0_0 .net "completeTx", 0 0, v0x63fa6693a590_0;  1 drivers
v0x63fa6693b040_0 .net "rxData", 7 0, v0x63fa66939ab0_0;  1 drivers
v0x63fa6693b130_0 .var "uart_rx", 0 0;
v0x63fa6693b220_0 .net "uart_tx", 0 0, v0x63fa6693ac40_0;  1 drivers
S_0x63fa66909990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 18, 3 18 0, S_0x63fa668fe440;
 .timescale 0 0;
v0x63fa66901740_0 .var/2s "i", 31 0;
S_0x63fa66939490 .scope module, "u" "mUartRx" 3 12, 4 1 0, S_0x63fa668fe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 1 "complete";
    .port_info 3 /OUTPUT 8 "dataOut";
P_0x63fa6690fa80 .param/l "BAUD_RATE" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x63fa6690fac0 .param/l "CLOCK_DELAY" 1 4 14, +C4<00000000000000000000000000001000>;
P_0x63fa6690fb00 .param/l "CLOCK_SPEED" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x63fa6690fb40 .param/l "START_DELAY" 1 4 15, +C4<00000000000000000000000000000100>;
enum0x63fa668e4d90 .enum2/s (32)
   "RX_STATE_IDLE" 0,
   "RX_STATE_DATA" 1
 ;
v0x63fa66917c80_0 .net "clk", 0 0, v0x63fa6693add0_0;  1 drivers
v0x63fa66939850_0 .var "clkCounter", 31 0;
v0x63fa66939930_0 .var "complete", 0 0;
v0x63fa669399d0_0 .var "dataCounter", 3 0;
v0x63fa66939ab0_0 .var "dataOut", 7 0;
v0x63fa66939be0_0 .var/2s "rxState", 31 0;
v0x63fa66939cc0_0 .net "uart_rx", 0 0, v0x63fa6693b130_0;  1 drivers
E_0x63fa668f9ea0 .event posedge, v0x63fa66917c80_0;
S_0x63fa66939e00 .scope module, "u2" "mUartTx" 3 13, 5 1 0, S_0x63fa668fe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "uart_tx";
    .port_info 2 /OUTPUT 1 "complete";
    .port_info 3 /INPUT 1 "send";
    .port_info 4 /INPUT 8 "dataIn";
P_0x63fa668d1b00 .param/l "BAUD_RATE" 0 5 4, +C4<00000000000000000000000000000001>;
P_0x63fa668d1b40 .param/l "CLOCK_DELAY" 1 5 16, +C4<00000000000000000000000000001000>;
P_0x63fa668d1b80 .param/l "CLOCK_SPEED" 0 5 3, +C4<00000000000000000000000000001000>;
enum0x63fa668e57d0 .enum2/s (32)
   "TX_STATE_IDLE" 0,
   "TX_STATE_DATA" 1
 ;
v0x63fa6693a3e0_0 .net "clock", 0 0, v0x63fa6693add0_0;  alias, 1 drivers
v0x63fa6693a4d0_0 .var "clockCounter", 31 0;
v0x63fa6693a590_0 .var "complete", 0 0;
v0x63fa6693a660_0 .net "dataIn", 7 0, v0x63fa66939ab0_0;  alias, 1 drivers
v0x63fa6693a750_0 .var "inputBuf", 7 0;
v0x63fa6693a860_0 .net "send", 0 0, v0x63fa66939930_0;  alias, 1 drivers
v0x63fa6693a900_0 .var "shouldSend", 0 0;
v0x63fa6693a9a0_0 .var "txBuf", 7 0;
v0x63fa6693aa80_0 .var "txCounter", 7 0;
v0x63fa6693ab60_0 .var/2s "txState", 31 0;
v0x63fa6693ac40_0 .var "uart_tx", 0 0;
S_0x63fa6693a1e0 .scope task, "handleTx" "handleTx" 5 31, 5 31 0, S_0x63fa66939e00;
 .timescale 0 0;
TD_test.u2.handleTx ;
    %load/vec4 v0x63fa6693ab60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x63fa6693a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63fa6693ac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63fa6693a590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63fa6693a900_0, 0;
    %load/vec4 v0x63fa6693a750_0;
    %assign/vec4 v0x63fa6693a9a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63fa6693ab60_0, 0;
T_0.3 ;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x63fa6693aa80_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.5, 5;
    %load/vec4 v0x63fa6693aa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x63fa6693aa80_0, 0;
    %load/vec4 v0x63fa6693a9a0_0;
    %load/vec4 v0x63fa6693aa80_0;
    %part/u 1;
    %assign/vec4 v0x63fa6693ac40_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63fa6693ab60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63fa6693ac40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63fa6693a590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63fa6693aa80_0, 0;
T_0.6 ;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %end;
    .scope S_0x63fa66939490;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa66939930_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x63fa66939850_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63fa669399d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63fa66939be0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x63fa66939490;
T_2 ;
    %wait E_0x63fa668f9ea0;
    %load/vec4 v0x63fa66939850_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63fa66939850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63fa66939930_0, 0;
    %load/vec4 v0x63fa66939be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x63fa66939cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.3, 4;
    %load/vec4 v0x63fa66939850_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63fa66939be0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63fa66939850_0, 0;
T_2.5 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63fa66939850_0, 0;
T_2.4 ;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x63fa66939850_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63fa66939850_0, 0;
    %load/vec4 v0x63fa669399d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v0x63fa669399d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63fa669399d0_0, 0;
    %load/vec4 v0x63fa66939cc0_0;
    %load/vec4 v0x63fa66939ab0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63fa66939ab0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63fa66939930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63fa669399d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63fa66939be0_0, 0;
T_2.10 ;
T_2.7 ;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x63fa66939e00;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693ac40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693a590_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x63fa6693a4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63fa6693ab60_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x63fa6693aa80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693a900_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x63fa66939e00;
T_4 ;
    %wait E_0x63fa668f9ea0;
    %load/vec4 v0x63fa6693a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63fa6693a900_0, 0;
    %load/vec4 v0x63fa6693a660_0;
    %assign/vec4 v0x63fa6693a750_0, 0;
T_4.0 ;
    %load/vec4 v0x63fa6693a4d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63fa6693a4d0_0, 0;
    %load/vec4 v0x63fa6693a4d0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63fa6693a4d0_0, 0;
    %fork TD_test.u2.handleTx, S_0x63fa6693a1e0;
    %join;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x63fa668fe440;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693add0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x63fa668fe440;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x63fa6693add0_0;
    %inv;
    %store/vec4 v0x63fa6693add0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x63fa668fe440;
T_7 ;
    %vpi_call/w 3 16 "$display", "Starting UART RX" {0 0 0};
    %vpi_call/w 3 17 "$monitor", "Complete Value %b", v0x63fa6693ae90_0 {0 0 0};
    %fork t_1, S_0x63fa66909990;
    %jmp t_0;
    .scope S_0x63fa66909990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63fa66901740_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x63fa66901740_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63fa6693b130_0, 0, 1;
    %load/vec4 v0x63fa66901740_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x63fa66901740_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x63fa668fe440;
t_0 %join;
    %delay 1000, 0;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x63fa668fe440;
T_8 ;
    %vpi_call/w 3 45 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x63fa668fe440 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "uart_tb.sv";
    "./uart/mUartRx.sv";
    "./uart/mUartTx.sv";
