#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002470870baf0 .scope module, "DLatch_tb" "DLatch_tb" 2 43;
 .timescale 0 0;
v0000024708722d10_0 .var "CLK", 0 0;
v0000024708722db0_0 .var "D", 0 0;
v0000024708722e50_0 .net "N1", 0 0, v0000024708745a50_0;  1 drivers
v0000024708722ef0_0 .net "N2", 0 0, v0000024708722b30_0;  1 drivers
v0000024708751a00_0 .net "Q", 0 0, v0000024708722bd0_0;  1 drivers
v0000024708751f50_0 .var "RST", 0 0;
v0000024708752090_0 .var/i "clk_pulse", 31 0;
S_0000024708745820 .scope module, "DLatch_inst" "DLatch" 2 47, 2 16 0, S_000002470870baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "N1";
    .port_info 4 /OUTPUT 1 "N2";
    .port_info 5 /OUTPUT 1 "Q";
v000002470870be50_0 .net "CLK", 0 0, v0000024708722d10_0;  1 drivers
v000002470870bef0_0 .var "CLK_n", 0 0;
v00000247087459b0_0 .net "D", 0 0, v0000024708722db0_0;  1 drivers
v0000024708745a50_0 .var "N1", 0 0;
v0000024708722b30_0 .var "N2", 0 0;
v0000024708722bd0_0 .var "Q", 0 0;
v0000024708722c70_0 .net "RST", 0 0, v0000024708751f50_0;  1 drivers
E_0000024708708a30 .event anyedge, v0000024708722b30_0, v0000024708745a50_0;
E_0000024708708a70 .event anyedge, v000002470870bef0_0, v0000024708722bd0_0;
E_0000024708708ab0 .event anyedge, v000002470870be50_0;
    .scope S_0000024708745820;
T_0 ;
    %wait E_0000024708708ab0;
    %load/vec4 v0000024708722c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024708722bd0_0, 0;
T_0.0 ;
    %load/vec4 v00000247087459b0_0;
    %load/vec4 v000002470870be50_0;
    %and;
    %assign/vec4 v0000024708745a50_0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024708745820;
T_1 ;
    %wait E_0000024708708ab0;
    %load/vec4 v0000024708722c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024708722bd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002470870be50_0;
    %inv;
    %assign/vec4 v000002470870bef0_0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024708745820;
T_2 ;
    %wait E_0000024708708a70;
    %load/vec4 v0000024708722c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024708722bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024708722bd0_0;
    %load/vec4 v000002470870bef0_0;
    %and;
    %assign/vec4 v0000024708722b30_0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024708745820;
T_3 ;
    %wait E_0000024708708a30;
    %load/vec4 v0000024708722c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024708722bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024708745a50_0;
    %load/vec4 v0000024708722b30_0;
    %or;
    %assign/vec4 v0000024708722bd0_0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002470870baf0;
T_4 ;
    %vpi_call 2 49 "$dumpfile", "DLatch_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002470870baf0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024708751f50_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 54 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024708751f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 57 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 59 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 61 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 63 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 65 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 67 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 69 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024708722db0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 71 "$display", "RST=%b, CLK=%b, D=%b, Q=%b", v0000024708751f50_0, v0000024708722d10_0, v0000024708722db0_0, v0000024708751a00_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002470870baf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024708722d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024708752090_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024708752090_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 4, 0;
    %load/vec4 v0000024708722d10_0;
    %inv;
    %store/vec4 v0000024708722d10_0, 0, 1;
    %load/vec4 v0000024708752090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024708752090_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ImprovedDLatch.v";
