<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>compute_matrices</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.247</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1246307</Best-caseLatency>
            <Average-caseLatency>1246307</Average-caseLatency>
            <Worst-caseLatency>1246307</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.463 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.463 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.463 ms</Worst-caseRealTimeLatency>
            <Interval-min>1246308</Interval-min>
            <Interval-max>1246308</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <TripCount>33</TripCount>
                <Latency>66</Latency>
                <AbsoluteTimeLatency>660</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
            </Loop1>
            <Loop2>
                <TripCount>33</TripCount>
                <Latency>66</Latency>
                <AbsoluteTimeLatency>660</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
            </Loop2>
            <Loop3>
                <TripCount>33</TripCount>
                <Latency>33</Latency>
                <AbsoluteTimeLatency>330</AbsoluteTimeLatency>
                <IterationLatency>1</IterationLatency>
            </Loop3>
            <Loop4>
                <TripCount>32</TripCount>
                <Latency>96</Latency>
                <AbsoluteTimeLatency>960</AbsoluteTimeLatency>
                <IterationLatency>3</IterationLatency>
            </Loop4>
            <Loop5>
                <TripCount>65598</TripCount>
                <Latency>196794</Latency>
                <AbsoluteTimeLatency>1967940</AbsoluteTimeLatency>
                <IterationLatency>3</IterationLatency>
            </Loop5>
            <Loop6>
                <TripCount>32</TripCount>
                <Latency>64</Latency>
                <AbsoluteTimeLatency>640</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
            </Loop6>
            <Loop7>
                <TripCount>32</TripCount>
                <Latency>64</Latency>
                <AbsoluteTimeLatency>640</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
            </Loop7>
            <OUTER_LOOP>
                <TripCount>65567</TripCount>
                <Latency>1049077</Latency>
                <AbsoluteTimeLatency>10490770</AbsoluteTimeLatency>
                <PipelineII>16</PipelineII>
                <PipelineDepth>22</PipelineDepth>
            </OUTER_LOOP>
            <MAX_LOOP>
                <TripCount>32</TripCount>
                <Latency>34</Latency>
                <AbsoluteTimeLatency>340</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </MAX_LOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>113</BRAM_18K>
            <FF>5145</FF>
            <LUT>16174</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>compute_matrices</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>compute_matrices</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>compute_matrices</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>compute_matrices</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>compute_matrices</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>compute_matrices</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>query_address0</name>
            <Object>query</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_ce0</name>
            <Object>query</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_q0</name>
            <Object>query</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>database_address0</name>
            <Object>database</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>database_ce0</name>
            <Object>database</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>database_q0</name>
            <Object>database</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_index</name>
            <Object>max_index</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_index_ap_vld</name>
            <Object>max_index</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_address0</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_ce0</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_we0</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_d0</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_address1</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_ce1</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_we1</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>direction_matrix_d1</name>
            <Object>direction_matrix</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>compute_matrices</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>compute_matrices</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1246307</Best-caseLatency>
                    <Average-caseLatency>1246307</Average-caseLatency>
                    <Worst-caseLatency>1246307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.463 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.463 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.463 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1246308</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>33</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>33</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <TripCount>33</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                    </Loop3>
                    <Loop4>
                        <Name>Loop 4</Name>
                        <TripCount>32</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop4>
                    <Loop5>
                        <Name>Loop 5</Name>
                        <TripCount>65598</TripCount>
                        <Latency>196794</Latency>
                        <AbsoluteTimeLatency>1.968 ms</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop5>
                    <Loop6>
                        <Name>Loop 6</Name>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                    </Loop6>
                    <Loop7>
                        <Name>Loop 7</Name>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                    </Loop7>
                    <OUTER_LOOP>
                        <Name>OUTER_LOOP</Name>
                        <TripCount>65567</TripCount>
                        <Latency>1049077</Latency>
                        <AbsoluteTimeLatency>10.491 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                    </OUTER_LOOP>
                    <MAX_LOOP>
                        <Name>MAX_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </MAX_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>113</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>40</UTIL_BRAM>
                    <FF>5145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>16174</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>compute_matrices</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>compute_matrices</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>compute_matrices</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>compute_matrices</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>compute_matrices</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>compute_matrices</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>query_address0</name>
                    <Object>query</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>query_ce0</name>
                    <Object>query</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>query_q0</name>
                    <Object>query</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>database_address0</name>
                    <Object>database</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>17</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>database_ce0</name>
                    <Object>database</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>database_q0</name>
                    <Object>database</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>max_index</name>
                    <Object>max_index</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>max_index_ap_vld</name>
                    <Object>max_index</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_address0</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>22</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_ce0</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_we0</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_d0</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_address1</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>22</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_ce1</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_we1</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>direction_matrix_d1</name>
                    <Object>direction_matrix</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="query" index="0" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="query_address0" name="query_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="query_ce0" name="query_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="query_q0" name="query_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="database" index="1" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="database_address0" name="database_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="database_ce0" name="database_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="database_q0" name="database_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_index" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="max_index" name="max_index" usage="data" direction="out"/>
                <hwRef type="port" interface="max_index_ap_vld" name="max_index_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="direction_matrix" index="3" direction="out" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="direction_matrix_address0" name="direction_matrix_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="direction_matrix_ce0" name="direction_matrix_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="direction_matrix_we0" name="direction_matrix_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="direction_matrix_d0" name="direction_matrix_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="direction_matrix_address1" name="direction_matrix_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="direction_matrix_ce1" name="direction_matrix_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="direction_matrix_we1" name="direction_matrix_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="direction_matrix_d1" name="direction_matrix_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="database_address0" type="data" busTypeName="data" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="database_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>database_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="database"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="database_q0" type="data" busTypeName="data" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="database_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>database_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="database"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="direction_matrix_address0" type="data" busTypeName="data" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="direction_matrix_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>direction_matrix_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="direction_matrix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="direction_matrix_address1" type="data" busTypeName="data" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="direction_matrix_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>direction_matrix_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="direction_matrix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="direction_matrix_d0" type="data" busTypeName="data" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="direction_matrix_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>direction_matrix_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="direction_matrix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="direction_matrix_d1" type="data" busTypeName="data" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="direction_matrix_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>direction_matrix_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="direction_matrix"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_index" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_index">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_index</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="max_index"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="query_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>query_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="query"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_q0" type="data" busTypeName="data" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="query_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>query_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="query"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="database_address0">17</column>
                    <column name="database_q0">8</column>
                    <column name="direction_matrix_address0">22</column>
                    <column name="direction_matrix_address1">22</column>
                    <column name="direction_matrix_d0">16</column>
                    <column name="direction_matrix_d1">16</column>
                    <column name="query_address0">5</column>
                    <column name="query_q0">8</column>
                </table>
            </item>
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="max_index">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="query">in, char*</column>
                    <column name="database">in, char*</column>
                    <column name="max_index">out, int*</column>
                    <column name="direction_matrix">out, short*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="query">query_address0, port, offset</column>
                    <column name="query">query_ce0, port, </column>
                    <column name="query">query_q0, port, </column>
                    <column name="database">database_address0, port, offset</column>
                    <column name="database">database_ce0, port, </column>
                    <column name="database">database_q0, port, </column>
                    <column name="max_index">max_index, port, </column>
                    <column name="max_index">max_index_ap_vld, port, </column>
                    <column name="direction_matrix">direction_matrix_address0, port, offset</column>
                    <column name="direction_matrix">direction_matrix_ce0, port, </column>
                    <column name="direction_matrix">direction_matrix_we0, port, </column>
                    <column name="direction_matrix">direction_matrix_d0, port, </column>
                    <column name="direction_matrix">direction_matrix_address1, port, offset</column>
                    <column name="direction_matrix">direction_matrix_ce1, port, </column>
                    <column name="direction_matrix">direction_matrix_we1, port, </column>
                    <column name="direction_matrix">direction_matrix_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

