TRACE::2020-10-01.00:28:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-01.00:28:11::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-01.00:28:11::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW"
		}]
}
TRACE::2020-10-01.00:28:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-01.00:28:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-01.00:28:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-01.00:28:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-01.00:28:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:11::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:11::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:11::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-01.00:28:11::SCWPlatform::Generating the sources  .
TRACE::2020-10-01.00:28:11::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-01.00:28:11::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-01.00:28:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:11::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:11::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-01.00:28:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-01.00:28:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-01.00:28:11::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-01.00:28:20::SCWPlatform::Generating sources Done.
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-01.00:28:20::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-01.00:28:20::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-01.00:28:20::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-01.00:28:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_3
TRACE::2020-10-01.00:28:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-01.00:28:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-01.00:28:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-01.00:28:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-01.00:28:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-01.00:28:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:21::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:21::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-01.00:28:21::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-01.00:28:22::SCWPlatform::Started generating the artifacts platform Conv_Accel_HW
TRACE::2020-10-01.00:28:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-01.00:28:22::SCWPlatform::Started generating the artifacts for system configuration Conv_Accel_HW
LOG::2020-10-01.00:28:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-01.00:28:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-01.00:28:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-01.00:28:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-01.00:28:22::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-01.00:28:22::SCWSystem::Not a boot domain 
LOG::2020-10-01.00:28:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-01.00:28:22::SCWDomain::Generating domain artifcats
TRACE::2020-10-01.00:28:22::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-01.00:28:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/sw/Conv_Accel_HW/qemu/
TRACE::2020-10-01.00:28:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/sw/Conv_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-01.00:28:22::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-01.00:28:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:22::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:22::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-01.00:28:22::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-01.00:28:22::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-01.00:28:22::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-01.00:28:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:23::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-01.00:28:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-01.00:28:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-01.00:28:23::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-01.00:28:23::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-01.00:28:23::SCWMssOS::Copying to export directory.
TRACE::2020-10-01.00:28:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-01.00:28:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-01.00:28:23::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-01.00:28:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-01.00:28:23::SCWSystem::Completed Processing the sysconfig Conv_Accel_HW
LOG::2020-10-01.00:28:23::SCWPlatform::Completed generating the artifacts for system configuration Conv_Accel_HW
TRACE::2020-10-01.00:28:23::SCWPlatform::Started preparing the platform 
TRACE::2020-10-01.00:28:23::SCWSystem::Writing the bif file for system config Conv_Accel_HW
TRACE::2020-10-01.00:28:23::SCWSystem::dir created 
TRACE::2020-10-01.00:28:23::SCWSystem::Writing the bif 
TRACE::2020-10-01.00:28:23::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-01.00:28:23::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-01.00:28:23::SCWPlatform::Completed generating the platform
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-01.00:28:23::SCWPlatform::updated the xpfm file.
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-01.00:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-01.00:28:24::SCWPlatform::Clearing the existing platform
TRACE::2020-10-01.00:28:24::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-01.00:28:24::SCWBDomain::clearing the fsbl build
TRACE::2020-10-01.00:28:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:24::SCWSystem::Clearing the domains completed.
TRACE::2020-10-01.00:28:24::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-01.00:28:26::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWReader::Active system found as  Conv_Accel_HW
TRACE::2020-10-01.00:28:26::SCWReader::Handling sysconfig Conv_Accel_HW
TRACE::2020-10-01.00:28:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-01.00:28:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-01.00:28:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_3
TRACE::2020-10-01.00:28:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:26::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-01.00:28:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-01.00:28:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWReader::No isolation master present  
TRACE::2020-10-01.00:28:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-01.00:28:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-01.00:28:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-01.00:28:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWReader::No isolation master present  
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::In reload Mss file.
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-01.00:28:27::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-10-01.00:28:27::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-10-01.00:28:27::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-01.00:28:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::In reload Mss file.
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:28::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:28::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:28::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:30::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:30::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:30::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:30::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:30::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:30::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:30::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:38::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:38::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:38::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:38::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::In reload Mss file.
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:42::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:42::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:42::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:28:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:28:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:28:43::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-01.00:28:43::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-01.00:28:44::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp\system_4.mss
LOG::2020-10-01.00:28:49::SCWPlatform::Started generating the artifacts platform Conv_Accel_HW
TRACE::2020-10-01.00:28:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-01.00:28:49::SCWPlatform::Started generating the artifacts for system configuration Conv_Accel_HW
LOG::2020-10-01.00:28:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-01.00:28:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-01.00:28:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-01.00:28:49::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-01.00:28:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:28:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:28:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:28:49::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:28:49::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:28:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:28:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:28:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:28:49::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-01.00:28:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-01.00:28:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-01.00:28:49::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl & make 
TRACE::2020-10-01.00:28:49::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-01.00:28:49::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-01.00:28:50::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-01.00:28:50::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-01.00:28:50::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-01.00:28:50::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:28:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:28:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:28:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:28:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-01.00:28:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-01.00:28:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/emacps_v3_10/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-01.00:28:50::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-01.00:28:50::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/gpio_v4_5/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-01.00:28:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-01.00:28:50::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-01.00:28:50::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-01.00:28:50::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-01.00:28:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-01.00:28:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/standalone_v7_1/src/profile'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:28:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:28:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-01.00:28:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:50::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-10-01.00:28:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:50::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-01.00:28:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:28:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:28:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:51::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:51::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-01.00:28:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-01.00:28:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-01.00:28:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:51::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:51::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-01.00:28:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-01.00:28:51::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-01.00:28:51::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:51::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:51::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-01.00:28:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-01.00:28:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-01.00:28:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:51::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:51::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-01.00:28:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:28:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:28:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:28:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:51::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-10-01.00:28:51::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-01.00:28:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:52::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-10-01.00:28:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-01.00:28:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-01.00:28:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-01.00:28:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:52::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-10-01.00:28:52::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-01.00:28:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:52::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-10-01.00:28:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-01.00:28:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-01.00:28:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-01.00:28:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:52::SCWBDomain::ibsrc/emacps_v3_10/src'

TRACE::2020-10-01.00:28:52::SCWBDomain::"Compiling emacps"

TRACE::2020-10-01.00:28:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:54::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-10-01.00:28:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-01.00:28:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:28:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:28:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:28:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:54::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-10-01.00:28:54::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-01.00:28:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:55::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-10-01.00:28:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-01.00:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-01.00:28:55::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-01.00:28:55::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-01.00:28:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:55::SCWBDomain::ibsrc/gpio_v4_5/src'

TRACE::2020-10-01.00:28:55::SCWBDomain::"Compiling gpio"

TRACE::2020-10-01.00:28:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:55::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2020-10-01.00:28:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-01.00:28:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:28:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:28:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:28:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:55::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-10-01.00:28:55::SCWBDomain::"Compiling qspips"

TRACE::2020-10-01.00:28:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:56::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-10-01.00:28:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-01.00:28:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:28:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:28:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:28:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:56::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-10-01.00:28:56::SCWBDomain::"Compiling scugic"

TRACE::2020-10-01.00:28:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:57::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-10-01.00:28:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-01.00:28:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:28:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:28:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:57::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-10-01.00:28:57::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-01.00:28:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:57::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-10-01.00:28:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-01.00:28:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:28:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:28:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:28:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:57::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-10-01.00:28:57::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-01.00:28:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:58::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-10-01.00:28:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-01.00:28:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-01.00:28:58::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-01.00:28:58::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-01.00:28:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:58::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-10-01.00:28:58::SCWBDomain::"Compiling sdps"

TRACE::2020-10-01.00:28:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:28:59::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-10-01.00:28:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-01.00:28:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-01.00:28:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-01.00:28:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:28:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:28:59::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-10-01.00:28:59::SCWBDomain::"Compiling standalone"

TRACE::2020-10-01.00:29:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:29:03::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-10-01.00:29:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-01.00:29:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:29:03::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-10-01.00:29:03::SCWBDomain::"Compiling uartps"

TRACE::2020-10-01.00:29:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:29:04::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-10-01.00:29:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-01.00:29:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-01.00:29:04::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-01.00:29:04::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:29:04::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-10-01.00:29:04::SCWBDomain::"Compiling usbps"

TRACE::2020-10-01.00:29:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:29:05::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-10-01.00:29:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-01.00:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:29:05::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-10-01.00:29:05::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-01.00:29:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:29:06::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-10-01.00:29:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-01.00:29:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:29:06::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-10-01.00:29:06::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-01.00:29:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:29:08::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-10-01.00:29:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-01.00:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-01.00:29:08::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-10-01.00:29:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-01.00:29:08::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-10-01.00:29:08::SCWBDomain::'Finished building libraries'

TRACE::2020-10-01.00:29:08::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-01.00:29:08::SCWBDomain::include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-01.00:29:08::SCWBDomain::9_0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-01.00:29:08::SCWBDomain::0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-01.00:29:08::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-01.00:29:08::SCWBDomain::0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-01.00:29:08::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-01.00:29:08::SCWBDomain::9_0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-01.00:29:08::SCWBDomain::0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-01.00:29:08::SCWBDomain::9_0/include -I.

TRACE::2020-10-01.00:29:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-01.00:29:08::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-01.00:29:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-01.00:29:09::SCWBDomain::9_0/include -I.

TRACE::2020-10-01.00:29:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-01.00:29:09::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-01.00:29:09::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-01.00:29:09::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-01.00:29:09::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-01.00:29:09::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                               -Wl,-
TRACE::2020-10-01.00:29:09::SCWBDomain::-gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-01.00:29:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-01.00:29:09::SCWSystem::Not a boot domain 
LOG::2020-10-01.00:29:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-01.00:29:09::SCWDomain::Generating domain artifcats
TRACE::2020-10-01.00:29:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-01.00:29:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/sw/Conv_Accel_HW/qemu/
TRACE::2020-10-01.00:29:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/sw/Conv_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-01.00:29:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-01.00:29:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:29:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:29:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:29:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:29:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:29:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-01.00:29:09::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-10-01.00:29:09::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-10-01.00:29:09::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-01.00:29:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-01.00:29:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.00:29:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:09::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-01.00:29:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-01.00:29:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-01.00:29:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-01.00:29:09::SCWMssOS::doing bsp build ... 
TRACE::2020-10-01.00:29:09::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-01.00:29:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-01.00:29:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-01.00:29:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-01.00:29:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:29:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:29:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:29:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:29:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-01.00:29:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-01.00:29:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-01.00:29:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-01.00:29:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-01.00:29:10::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-01.00:29:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-01.00:29:10::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-01.00:29:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-01.00:29:10::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-01.00:29:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-01.00:29:10::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:29:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:29:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-01.00:29:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-01.00:29:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-01.00:29:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-01.00:29:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-01.00:29:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-01.00:29:10::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-01.00:29:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-01.00:29:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-01.00:29:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:10::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-01.00:29:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-01.00:29:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-01.00:29:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-01.00:29:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:11::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-01.00:29:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-01.00:29:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-01.00:29:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-01.00:29:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:12::SCWMssOS::"Compiling emacps"

TRACE::2020-10-01.00:29:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-01.00:29:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:13::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-01.00:29:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-01.00:29:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-01.00:29:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-01.00:29:14::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-01.00:29:14::SCWMssOS::"Compiling gpio"

TRACE::2020-10-01.00:29:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-01.00:29:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:15::SCWMssOS::"Compiling qspips"

TRACE::2020-10-01.00:29:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-01.00:29:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:16::SCWMssOS::"Compiling scugic"

TRACE::2020-10-01.00:29:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-01.00:29:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-01.00:29:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-01.00:29:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:17::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-01.00:29:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-01.00:29:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:17::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-01.00:29:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-01.00:29:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-01.00:29:18::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-01.00:29:18::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-01.00:29:18::SCWMssOS::"Compiling sdps"

TRACE::2020-10-01.00:29:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-01.00:29:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-01.00:29:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-01.00:29:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:19::SCWMssOS::"Compiling standalone"

TRACE::2020-10-01.00:29:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-01.00:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:23::SCWMssOS::"Compiling uartps"

TRACE::2020-10-01.00:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-01.00:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-01.00:29:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-01.00:29:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-01.00:29:24::SCWMssOS::"Compiling usbps"

TRACE::2020-10-01.00:29:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-01.00:29:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-01.00:29:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-01.00:29:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-01.00:29:25::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-01.00:29:26::SCWMssOS::'Finished building libraries'

TRACE::2020-10-01.00:29:26::SCWMssOS::Copying to export directory.
TRACE::2020-10-01.00:29:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-01.00:29:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-01.00:29:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-01.00:29:26::SCWSystem::Completed Processing the sysconfig Conv_Accel_HW
LOG::2020-10-01.00:29:26::SCWPlatform::Completed generating the artifacts for system configuration Conv_Accel_HW
TRACE::2020-10-01.00:29:26::SCWPlatform::Started preparing the platform 
TRACE::2020-10-01.00:29:26::SCWSystem::Writing the bif file for system config Conv_Accel_HW
TRACE::2020-10-01.00:29:26::SCWSystem::dir created 
TRACE::2020-10-01.00:29:26::SCWSystem::Writing the bif 
TRACE::2020-10-01.00:29:26::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-01.00:29:26::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-01.00:29:26::SCWPlatform::Completed generating the platform
TRACE::2020-10-01.00:29:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:29:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:29:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:29:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:29:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:29:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:29:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.00:29:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:29:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:29:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:29:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:29:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:29:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:26::SCWWriter::formatted JSON is {
	"platformName":	"Conv_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Conv_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Conv_Accel_HW",
	"systems":	[{
			"systemName":	"Conv_Accel_HW",
			"systemDesc":	"Conv_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Conv_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c58441172c8a3817573e9bf84bb75634",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-01.00:29:26::SCWPlatform::updated the xpfm file.
TRACE::2020-10-01.00:29:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.00:29:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.00:29:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.00:29:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-01.00:29:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-01.00:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.00:29:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.00:29:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.00:29:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-01.19:16:13::SCWPlatform::Opened new HwDB with name Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWReader::Active system found as  Conv_Accel_HW
TRACE::2020-10-01.19:16:13::SCWReader::Handling sysconfig Conv_Accel_HW
TRACE::2020-10-01.19:16:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-01.19:16:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-01.19:16:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-01.19:16:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.19:16:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-01.19:16:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-01.19:16:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWReader::No isolation master present  
TRACE::2020-10-01.19:16:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-01.19:16:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-01.19:16:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-01.19:16:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.19:16:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-01.19:16:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWReader::No isolation master present  
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-01.19:16:14::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-10-01.19:16:14::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-10-01.19:16:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-01.19:16:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-01.19:16:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.19:16:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::In reload Mss file.
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-01.19:16:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-01.19:16:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw
TRACE::2020-10-01.19:16:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-01.19:16:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-01.19:16:15::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-01.19:16:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-01.19:16:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-01.19:16:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-01.19:16:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
