// Seed: 1872020868
module module_0;
  wire id_2;
  assign id_2 = id_1;
  id_3(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(1)
  );
  logic [7:0] id_4;
  id_5(
      .id_0(id_4[1]), .id_1(1)
  );
  wire id_6;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output uwire id_2,
    input tri1 id_3,
    output wand id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input wire id_11,
    input wand id_12,
    output tri1 id_13,
    input wor id_14,
    input tri id_15,
    input wand id_16,
    output supply0 id_17,
    output uwire id_18,
    input uwire id_19
);
  id_21(
      .id_0(1), .id_1(("" ^ 1 == id_1)), .id_2(1), .id_3(id_17)
  );
  module_0 modCall_1 ();
endmodule
