/******************************************************************************
 ** File Name:      pinmap.h                                                  *
 ** Author:         alvin.xiao                                                 *
 ** DATE:           24/11/2020                                                *
 ** Copyright:      2004 Spreatrum, Incoporated. All Rights Reserved.         *
 ** Description:    This file defines the structure of pin map.               *
 ******************************************************************************

 ******************************************************************************
 **                        Edit History                                       *
 ** ------------------------------------------------------------------------- *
 ** DATE           NAME             DESCRIPTION                               *
 ** 24/11/2020     alvin.xiao       Create.                                   *
 ******************************************************************************/

#ifndef _PINMAP_H_
#define _PINMAP_H_

#include <linux/types.h>
#include "sprd_reg.h"
#include "adi.h"

typedef struct {
	uint32_t reg;
	uint32_t val;
} pinmap_t;
int pin_init(void);

#define CTL_PIN_BASE			(SPRD_PIN_PHYS)

/* registers definitions for controller REG_PIN */
#define REG_PIN_PWR_PAD_CTL_RESERVED             ( 0x0000 )
#define REG_PIN_SIM_MATRIX_MTX_CFG               ( 0x0004 )
#define REG_PIN_DMIC_MATRIX_MTX_CFG              ( 0x0008 )
#define REG_PIN_UART_MATRIX_MTX_CFG              ( 0x000C )
#define REG_PIN_UART_MATRIX_MTX_CFG1             ( 0x0010 )
#define REG_PIN_IIS_MATRIX_MTX_CFG               ( 0x0014 )
#define REG_PIN_IIS_MATRIX_MTX_CFG1              ( 0x0018 )
#define REG_PIN_SPI_MATRIX_MTX_CFG               ( 0x001c )
#define REG_PIN_IIC_MATRIX_MTX_CFG               ( 0x0020 )
#define REG_PIN_IIC_MATRIX_MTX_CFG1              ( 0x0024 )
#define REG_PIN_HOT_PLUG_DET_MATRIX_MTX_CFG      ( 0x0028 )
#define REG_PIN_CTRL_REG0                        ( 0x002c )
#define REG_PIN_CTRL_REG1                        ( 0x0030 )
#define REG_PIN_CTRL_REG2                        ( 0x0034 )
#define REG_PIN_CTRL_REG3                        ( 0x0038 )
#define REG_PIN_CTRL_REG4                        ( 0x003c )
#define REG_PIN_CTRL_REG5                        ( 0x0040 )
/* registers definitions for controller CTL_PIN */
#define REG_PIN_EMMC_RST                         ( 0x0044 )
#define REG_PIN_EMMC_CMD                         ( 0x0048 )
#define REG_PIN_EMMC_D0                          ( 0x004c )
#define REG_PIN_EMMC_D3                          ( 0x0050 )
#define REG_PIN_EMMC_D2                          ( 0x0054 )
#define REG_PIN_EMMC_D5                          ( 0x0058 )
#define REG_PIN_EMMC_CLK                         ( 0x005c )
#define REG_PIN_EMMC_DS                          ( 0x0060 )
#define REG_PIN_EMMC_D1                          ( 0x0064 )
#define REG_PIN_EMMC_D4                          ( 0x0068 )
#define REG_PIN_EMMC_D6                          ( 0x006c )
#define REG_PIN_EMMC_D7                          ( 0x0070 )
#define REG_PIN_USB30_SW                         ( 0x0074 )
#define REG_PIN_DNS_D0                           ( 0x0078 )
#define REG_PIN_DNS_D1                           ( 0x007c )
#define REG_PIN_LCM0_RSTN                        ( 0x0080 )
#define REG_PIN_DSI0_TE                          ( 0x0084 )
#define REG_PIN_PWMA                             ( 0x0088 )
#define REG_PIN_EXTINT0                          ( 0x008c )
#define REG_PIN_EXTINT1                          ( 0x0090 )
#define REG_PIN_SDA3                             ( 0x0094 )
#define REG_PIN_SCL3                             ( 0x0098 )
#define REG_PIN_DCDC_ARM1_EN                     ( 0x009c )
#define REG_PIN_PTEST                            ( 0x00a0 )
#define REG_PIN_EXT_RST_B                        ( 0x00a4 )
#define REG_PIN_ADI_SCLK                         ( 0x00a8 )
#define REG_PIN_CLK_32K                          ( 0x00ac )
#define REG_PIN_ANA_INT0                         ( 0x00b0 )
#define REG_PIN_ANA_INT1                         ( 0x00b4 )
#define REG_PIN_ANA_INT2                         ( 0x00b8 )
#define REG_PIN_ADI_D                            ( 0x00bc )
#define REG_PIN_AUD_SCLK                         ( 0x00c0 )
#define REG_PIN_DCDC_ARM0_EN                     ( 0x00c4 )
#define REG_PIN_DCDC_ARM2_EN                     ( 0x00c8 )
#define REG_PIN_AUD_ADD0                         ( 0x00cc )
#define REG_PIN_AUD_ADD1                         ( 0x00d0 )
#define REG_PIN_XTL_EN0                          ( 0x00d4 )
#define REG_PIN_AUD_ADSYNC                       ( 0x00d8 )
#define REG_PIN_AUD_DAD0                         ( 0x00dc )
#define REG_PIN_XTL_EN1                          ( 0x00e0 )
#define REG_PIN_XTL_EN2                          ( 0x00e4 )
#define REG_PIN_AUD_DASYNC                       ( 0x00e8 )
#define REG_PIN_AUD_DAD1                         ( 0x00ec )
#define REG_PIN_CHIP_SLEEP                       ( 0x00f0 )
#define REG_PIN_CHG_TYPE                         ( 0x00f4 )
#define REG_PIN_SIM_DET0                         ( 0x00f8 )
#define REG_PIN_SIM_DET1                         ( 0x00fc )
#define REG_PIN_TF_DET                           ( 0x0100 )
#define REG_PIN_BAT_DET                          ( 0x0104 )
#define REG_PIN_SCL4                             ( 0x0108 )
#define REG_PIN_SDA4                             ( 0x010c )
#define REG_PIN_CLK_AUX1                         ( 0x0110 )
#define REG_PIN_IIS1DI                           ( 0x0114 )
#define REG_PIN_IIS1DO                           ( 0x0118 )
#define REG_PIN_IIS1CLK                          ( 0x011c )
#define REG_PIN_IIS1LRCK                         ( 0x0120 )
#define REG_PIN_SIMCLK0                          ( 0x0124 )
#define REG_PIN_SIMDA0                           ( 0x0128 )
#define REG_PIN_SIMRST0                          ( 0x012c )
#define REG_PIN_SIMCLK1                          ( 0x0130 )
#define REG_PIN_SIMDA1                           ( 0x0134 )
#define REG_PIN_SIMRST1                          ( 0x0138 )
#define REG_PIN_SD0_CMD                          ( 0x013c )
#define REG_PIN_SD0_D_0                          ( 0x0140 )
#define REG_PIN_SD0_D_1                          ( 0x0144 )
#define REG_PIN_SD0_CLK                          ( 0x0148 )
#define REG_PIN_SD0_D_2                          ( 0x014c )
#define REG_PIN_SD0_D_3                          ( 0x0150 )
#define REG_PIN_SD2_CLK                          ( 0x0154 )
#define REG_PIN_SD2_D1                           ( 0x0158 )
#define REG_PIN_SD2_CMD                          ( 0x015c )
#define REG_PIN_SD2_D0                           ( 0x0160 )
#define REG_PIN_SD2_D2                           ( 0x0164 )
#define REG_PIN_SD2_D3                           ( 0x0168 )
#define REG_PIN_IIS3DI                           ( 0x016c )
#define REG_PIN_IIS3DO                           ( 0x0170 )
#define REG_PIN_IIS3LRCK                         ( 0x0174 )
#define REG_PIN_IIS3CLK                          ( 0x0178 )
#define REG_PIN_CLK_AUX2                         ( 0x017c )
#define REG_PIN_RFCTL_0                          ( 0x0180 )
#define REG_PIN_RFCTL_1                          ( 0x0184 )
#define REG_PIN_RFCTL_2                          ( 0x0188 )
#define REG_PIN_RFCTL_3                          ( 0x018c )
#define REG_PIN_RFCTL_4                          ( 0x0190 )
#define REG_PIN_RFCTL_5                          ( 0x0194 )
#define REG_PIN_RFCTL_6                          ( 0x0198 )
#define REG_PIN_RFCTL_7                          ( 0x019c )
#define REG_PIN_RFCTL_8                          ( 0x01a0 )
#define REG_PIN_RFCTL_9                          ( 0x01a4 )
#define REG_PIN_RFCTL_10                         ( 0x01a8 )
#define REG_PIN_RFCTL_11                         ( 0x01ac )
#define REG_PIN_RFCTL_12                         ( 0x01b0 )
#define REG_PIN_RFCTL_13                         ( 0x01b4 )
#define REG_PIN_RFCTL_14                         ( 0x01b8 )
#define REG_PIN_RFCTL_15                         ( 0x01bc )
#define REG_PIN_RFFE0_SCK                        ( 0x01c0 )
#define REG_PIN_RFFE0_SDA                        ( 0x01c4 )
#define REG_PIN_RFFE1_SCK                        ( 0x01c8 )
#define REG_PIN_RFFE1_SDA                        ( 0x01cc )
#define REG_PIN_RFFE2_SCK                        ( 0x01d0 )
#define REG_PIN_RFFE2_SDA                        ( 0x01d4 )
#define REG_PIN_RFFE3_SCK                        ( 0x01d8 )
#define REG_PIN_RFFE3_SDA                        ( 0x01dc )
#define REG_PIN_RFFE4_SCK                        ( 0x01e0 )
#define REG_PIN_RFFE4_SDA                        ( 0x01e4 )
#define REG_PIN_RFFE5_SCK                        ( 0x01e8 )
#define REG_PIN_RFFE5_SDA                        ( 0x01ec )
#define REG_PIN_RFFE6_SCK                        ( 0x01f0 )
#define REG_PIN_RFFE6_SDA                        ( 0x01f4 )
#define REG_PIN_RFFE7_SCK                        ( 0x01f8 )
#define REG_PIN_RFFE7_SDA                        ( 0x01fc )
#define REG_PIN_LVDSRF_ADDAC0_ON                 ( 0x0200 )
#define REG_PIN_LVDSRF_ADDAC1_ON                 ( 0x0204 )
#define REG_PIN_LVDSRF_ADDAC2_ON                 ( 0x0208 )
#define REG_PIN_LVDSRF_ADDAC3_ON                 ( 0x020c )
#define REG_PIN_RFSPI_SDA0                       ( 0x0210 )
#define REG_PIN_RFSPI_SDA1                       ( 0x0214 )
#define REG_PIN_RFSPI_SDA2                       ( 0x0218 )
#define REG_PIN_RFSPI_SDA3                       ( 0x021c )
#define REG_PIN_RFSPI_SCK                        ( 0x0220 )
#define REG_PIN_RFSPI_SEN                        ( 0x0224 )
#define REG_PIN_SCL6                             ( 0x0228 )
#define REG_PIN_SDA6                             ( 0x022c )
#define REG_PIN_VDSP_TDO                         ( 0x0230 )
#define REG_PIN_VDSP_TDI                         ( 0x0234 )
#define REG_PIN_VDSP_TMS                         ( 0x0238 )
#define REG_PIN_VDSP_TCK                         ( 0x023c )
#define REG_PIN_VDSP_RTCK                        ( 0x0240 )
#define REG_PIN_DMIC_CLK2                        ( 0x0244 )
#define REG_PIN_DMIC_DATA2                       ( 0x0248 )
#define REG_PIN_DMIC_CLK0                        ( 0x024c )
#define REG_PIN_DMIC_DATA0                       ( 0x0250 )
#define REG_PIN_DMIC_CLK1                        ( 0x0254 )
#define REG_PIN_DMIC_DATA1                       ( 0x0258 )
#define REG_PIN_U2TXD                            ( 0x025c )
#define REG_PIN_U2RXD                            ( 0x0260 )
#define REG_PIN_U1TXD                            ( 0x0264 )
#define REG_PIN_U1RXD                            ( 0x0268 )
#define REG_PIN_U7TXD                            ( 0x026c )
#define REG_PIN_U7RXD                            ( 0x0270 )
#define REG_PIN_U6TXD                            ( 0x0274 )
#define REG_PIN_U6RXD                            ( 0x0278 )
#define REG_PIN_MTCK_ARM                         ( 0x027c )
#define REG_PIN_MTMS_ARM                         ( 0x0280 )
#define REG_PIN_AUD_DSP_TDO                      ( 0x0284 )
#define REG_PIN_AUD_DSP_RTCK                     ( 0x0288 )
#define REG_PIN_AUD_DSP_TDI                      ( 0x028c )
#define REG_PIN_AUD_DSP_TCK                      ( 0x0290 )
#define REG_PIN_AUD_DSP_TMS                      ( 0x0294 )
#define REG_PIN_CMMCLK0                          ( 0x0298 )
#define REG_PIN_CMMCLK1                          ( 0x029c )
#define REG_PIN_CMMCLK2                          ( 0x02a0 )
#define REG_PIN_CMMCLK3                          ( 0x02a4 )
#define REG_PIN_CMRST0                           ( 0x02a8 )
#define REG_PIN_CMRST1                           ( 0x02ac )
#define REG_PIN_CMRST2                           ( 0x02b0 )
#define REG_PIN_CMRST3                           ( 0x02b4 )
#define REG_PIN_CMRST4                           ( 0x02b8 )
#define REG_PIN_CMRST5                           ( 0x02bc )
#define REG_PIN_CMPD0                            ( 0x02c0 )
#define REG_PIN_CMPD1                            ( 0x02c4 )
#define REG_PIN_CMPD2                            ( 0x02c8 )
#define REG_PIN_CMPD3                            ( 0x02cc )
#define REG_PIN_CMPD4                            ( 0x02d0 )
#define REG_PIN_CMPD5                            ( 0x02d4 )
#define REG_PIN_SCL0                             ( 0x02d8 )
#define REG_PIN_SDA0                             ( 0x02dc )
#define REG_PIN_SCL1                             ( 0x02e0 )
#define REG_PIN_SDA1                             ( 0x02e4 )
#define REG_PIN_SCL8                             ( 0x02e8 )
#define REG_PIN_SDA8                             ( 0x02ec )
#define REG_PIN_SCL9                             ( 0x02f0 )
#define REG_PIN_SDA9                             ( 0x02f4 )
#define REG_PIN_SPI3_CSN                         ( 0x02f8 )
#define REG_PIN_SPI3_CLK                         ( 0x02fc )
#define REG_PIN_SPI3_DI                          ( 0x0300 )
#define REG_PIN_SPI3_DO                          ( 0x0304 )
#define REG_PIN_SPI0_CSN                         ( 0x0308 )
#define REG_PIN_SPI0_DO                          ( 0x030c )
#define REG_PIN_SPI0_DI                          ( 0x0310 )
#define REG_PIN_SPI0_CLK                         ( 0x0314 )
#define REG_PIN_SCL2                             ( 0x0318 )
#define REG_PIN_SDA2                             ( 0x031C )
#define REG_PIN_KEYOUT1                          ( 0x0320 )
#define REG_PIN_KEYOUT0                          ( 0x0324 )
#define REG_PIN_KEYOUT2                          ( 0x0328 )
#define REG_PIN_EXTINT9                          ( 0x032C )
#define REG_PIN_EXTINT10                         ( 0x0330 )
#define REG_PIN_KEYIN0                           ( 0x0334 )
#define REG_PIN_KEYIN1                           ( 0x0338 )
#define REG_PIN_KEYIN2                           ( 0x033C )
#define REG_PIN_SPI2_CSN                         ( 0x0340 )
#define REG_PIN_SPI2_DO                          ( 0x0344 )
#define REG_PIN_SPI2_DI                          ( 0x0348 )
#define REG_PIN_SPI2_CLK                         ( 0x034C )
#define REG_PIN_SD1_CMD                          ( 0x0350 )
#define REG_PIN_SD1_D0                           ( 0x0354 )
#define REG_PIN_SD1_D1                           ( 0x0358 )
#define REG_PIN_SD1_CLK                          ( 0x035C )
#define REG_PIN_SD1_D2                           ( 0x0360 )
#define REG_PIN_SD1_D3                           ( 0x0364 )
#define REG_PIN_U5TXD                            ( 0x0368 )
#define REG_PIN_U5RXD                            ( 0x036C )
#define REG_PIN_CLK_AUX0                         ( 0x0370 )
#define REG_PIN_U0TXD                            ( 0x0374 )
#define REG_PIN_U0RXD                            ( 0x0378 )
#define REG_PIN_U0CTS                            ( 0x037C )
#define REG_PIN_U0RTS                            ( 0x0380 )
#define REG_PIN_IIS0DI                           ( 0x0384 )
#define REG_PIN_IIS0DO                           ( 0x0388 )
#define REG_PIN_IIS0CLK                          ( 0x038C )
#define REG_PIN_IIS0LRCK                         ( 0x0390 )
#define REG_PIN_PWMC                             ( 0x0394 )
#define REG_PIN_IIS4DO                           ( 0x0398 )
#define REG_PIN_IIS4DI                           ( 0x039C )
#define REG_PIN_IIS4CLK                          ( 0x03A0 )
#define REG_PIN_IIS4LRCK                         ( 0x03A4 )
#define REG_PIN_ESE_GPIO_N                       ( 0x03A8 )
#define REG_PIN_U4TXD                            ( 0x03AC )
#define REG_PIN_U4RXD                            ( 0x03B0 )
#define REG_PIN_U4CTS                            ( 0x03B4 )
#define REG_PIN_U4RTS                            ( 0x03B8 )
/* registers definitions for controller CTL_PIN MISC_OFFSET */
#define REG_MISC_PIN_EMMC_RST                    ( 0x0444 )
#define REG_MISC_PIN_EMMC_CMD                    ( 0x0448 )
#define REG_MISC_PIN_EMMC_D0                     ( 0x044C )
#define REG_MISC_PIN_EMMC_D3                     ( 0x0450 )
#define REG_MISC_PIN_EMMC_D2                     ( 0x0454 )
#define REG_MISC_PIN_EMMC_D5                     ( 0x0458 )
#define REG_MISC_PIN_EMMC_CLK                    ( 0x045C )
#define REG_MISC_PIN_EMMC_DS                     ( 0x0460 )
#define REG_MISC_PIN_EMMC_D1                     ( 0x0464 )
#define REG_MISC_PIN_EMMC_D4                     ( 0x0468 )
#define REG_MISC_PIN_EMMC_D6                     ( 0x046C )
#define REG_MISC_PIN_EMMC_D7                     ( 0x0470 )
#define REG_MISC_PIN_USB30_SW                    ( 0x0474 )
#define REG_MISC_PIN_DNS_D0                      ( 0x0478 )
#define REG_MISC_PIN_DNS_D1                      ( 0x047C )
#define REG_MISC_PIN_LCM0_RSTN                   ( 0x0480 )
#define REG_MISC_PIN_DSI0_TE                     ( 0x0484 )
#define REG_MISC_PIN_PWMA                        ( 0x0488 )
#define REG_MISC_PIN_EXTINT0                     ( 0x048C )
#define REG_MISC_PIN_EXTINT1                     ( 0x0490 )
#define REG_MISC_PIN_SDA3                        ( 0x0494 )
#define REG_MISC_PIN_SCL3                        ( 0x0498 )
#define REG_MISC_PIN_DCDC_ARM1_EN                ( 0x049C )
#define REG_MISC_PIN_PTEST                       ( 0x04A0 )
#define REG_MISC_PIN_EXT_RST_B                   ( 0x04A4 )
#define REG_MISC_PIN_ADI_SCLK                    ( 0x04A8 )
#define REG_MISC_PIN_CLK_32K                     ( 0x04AC )
#define REG_MISC_PIN_ANA_INT0                    ( 0x04B0 )
#define REG_MISC_PIN_ANA_INT1                    ( 0x04B4 )
#define REG_MISC_PIN_ANA_INT2                    ( 0x04B8 )
#define REG_MISC_PIN_ADI_D                       ( 0x04BC )
#define REG_MISC_PIN_AUD_SCLK                    ( 0x04C0 )
#define REG_MISC_PIN_DCDC_ARM0_EN                ( 0x04C4 )
#define REG_MISC_PIN_DCDC_ARM2_EN                ( 0x04C8 )
#define REG_MISC_PIN_AUD_ADD0                    ( 0x04CC )
#define REG_MISC_PIN_AUD_ADD1                    ( 0x04D0 )
#define REG_MISC_PIN_XTL_EN0                     ( 0x04D4 )
#define REG_MISC_PIN_AUD_ADSYNC                  ( 0x04D8 )
#define REG_MISC_PIN_AUD_DAD0                    ( 0x04DC )
#define REG_MISC_PIN_XTL_EN1                     ( 0x04E0 )
#define REG_MISC_PIN_XTL_EN2                     ( 0x04E4 )
#define REG_MISC_PIN_AUD_DASYNC                  ( 0x04E8 )
#define REG_MISC_PIN_AUD_DAD1                    ( 0x04EC )
#define REG_MISC_PIN_CHIP_SLEEP                  ( 0x04F0 )
#define REG_MISC_PIN_CHG_TYPE                    ( 0x04F4 )
#define REG_MISC_PIN_SIM_DET0                    ( 0x04F8 )
#define REG_MISC_PIN_SIM_DET1                    ( 0x04FC )
#define REG_MISC_PIN_TF_DET                      ( 0x0500 )
#define REG_MISC_PIN_BAT_DET                     ( 0x0504 )
#define REG_MISC_PIN_SCL4                        ( 0x0508 )
#define REG_MISC_PIN_SDA4                        ( 0x050C )
#define REG_MISC_PIN_CLK_AUX1                    ( 0x0510 )
#define REG_MISC_PIN_IIS1DI                      ( 0x0514 )
#define REG_MISC_PIN_IIS1DO                      ( 0x0518 )
#define REG_MISC_PIN_IIS1CLK                     ( 0x051C )
#define REG_MISC_PIN_IIS1LRCK                    ( 0x0520 )
#define REG_MISC_PIN_SIMCLK0                     ( 0x0524 )
#define REG_MISC_PIN_SIMDA0                      ( 0x0528 )
#define REG_MISC_PIN_SIMRST0                     ( 0x052C )
#define REG_MISC_PIN_SIMCLK1                     ( 0x0530 )
#define REG_MISC_PIN_SIMDA1                      ( 0x0534 )
#define REG_MISC_PIN_SIMRST1                     ( 0x0538 )
#define REG_MISC_PIN_SD0_CMD                     ( 0x053C )
#define REG_MISC_PIN_SD0_D_0                     ( 0x0540 )
#define REG_MISC_PIN_SD0_D_1                     ( 0x0544 )
#define REG_MISC_PIN_SD0_CLK                     ( 0x0548 )
#define REG_MISC_PIN_SD0_D_2                     ( 0x054C )
#define REG_MISC_PIN_SD0_D_3                     ( 0x0550 )
#define REG_MISC_PIN_SD2_CLK                     ( 0x0554 )
#define REG_MISC_PIN_SD2_D1                      ( 0x0558 )
#define REG_MISC_PIN_SD2_CMD                     ( 0x055C )
#define REG_MISC_PIN_SD2_D0                      ( 0x0560 )
#define REG_MISC_PIN_SD2_D2                      ( 0x0564 )
#define REG_MISC_PIN_SD2_D3                      ( 0x0568 )
#define REG_MISC_PIN_IIS3DI                      ( 0x056C )
#define REG_MISC_PIN_IIS3DO                      ( 0x0570 )
#define REG_MISC_PIN_IIS3LRCK                    ( 0x0574 )
#define REG_MISC_PIN_IIS3CLK                     ( 0x0578 )
#define REG_MISC_PIN_CLK_AUX2                    ( 0x057C )
#define REG_MISC_PIN_RFCTL_0                     ( 0x0580 )
#define REG_MISC_PIN_RFCTL_1                     ( 0x0584 )
#define REG_MISC_PIN_RFCTL_2                     ( 0x0588 )
#define REG_MISC_PIN_RFCTL_3                     ( 0x058C )
#define REG_MISC_PIN_RFCTL_4                     ( 0x0590 )
#define REG_MISC_PIN_RFCTL_5                     ( 0x0594 )
#define REG_MISC_PIN_RFCTL_6                     ( 0x0598 )
#define REG_MISC_PIN_RFCTL_7                     ( 0x059C )
#define REG_MISC_PIN_RFCTL_8                     ( 0x05A0 )
#define REG_MISC_PIN_RFCTL_9                     ( 0x05A4 )
#define REG_MISC_PIN_RFCTL_10                    ( 0x05A8 )
#define REG_MISC_PIN_RFCTL_11                    ( 0x05AC )
#define REG_MISC_PIN_RFCTL_12                    ( 0x05B0 )
#define REG_MISC_PIN_RFCTL_13                    ( 0x05B4 )
#define REG_MISC_PIN_RFCTL_14                    ( 0x05B8 )
#define REG_MISC_PIN_RFCTL_15                    ( 0x05BC )
#define REG_MISC_PIN_RFFE0_SCK                   ( 0x05C0 )
#define REG_MISC_PIN_RFFE0_SDA                   ( 0x05C4 )
#define REG_MISC_PIN_RFFE1_SCK                   ( 0x05C8 )
#define REG_MISC_PIN_RFFE1_SDA                   ( 0x05CC )
#define REG_MISC_PIN_RFFE2_SCK                   ( 0x05D0 )
#define REG_MISC_PIN_RFFE2_SDA                   ( 0x05D4 )
#define REG_MISC_PIN_RFFE3_SCK                   ( 0x05D8 )
#define REG_MISC_PIN_RFFE3_SDA                   ( 0x05DC )
#define REG_MISC_PIN_RFFE4_SCK                   ( 0x05E0 )
#define REG_MISC_PIN_RFFE4_SDA                   ( 0x05E4 )
#define REG_MISC_PIN_RFFE5_SCK                   ( 0x05E8 )
#define REG_MISC_PIN_RFFE5_SDA                   ( 0x05EC )
#define REG_MISC_PIN_RFFE6_SCK                   ( 0x05F0 )
#define REG_MISC_PIN_RFFE6_SDA                   ( 0x05F4 )
#define REG_MISC_PIN_RFFE7_SCK                   ( 0x05F8 )
#define REG_MISC_PIN_RFFE7_SDA                   ( 0x05FC )
#define REG_MISC_PIN_LVDSRF_ADDAC0_ON            ( 0x0600 )
#define REG_MISC_PIN_LVDSRF_ADDAC1_ON            ( 0x0604 )
#define REG_MISC_PIN_LVDSRF_ADDAC2_ON            ( 0x0608 )
#define REG_MISC_PIN_LVDSRF_ADDAC3_ON            ( 0x060C )
#define REG_MISC_PIN_RFSPI_SDA0                  ( 0x0610 )
#define REG_MISC_PIN_RFSPI_SDA1                  ( 0x0614 )
#define REG_MISC_PIN_RFSPI_SDA2                  ( 0x0618 )
#define REG_MISC_PIN_RFSPI_SDA3                  ( 0x061C )
#define REG_MISC_PIN_RFSPI_SCK                   ( 0x0620 )
#define REG_MISC_PIN_RFSPI_SEN                   ( 0x0624 )
#define REG_MISC_PIN_SCL6                        ( 0x0628 )
#define REG_MISC_PIN_SDA6                        ( 0x062C )
#define REG_MISC_PIN_VDSP_TDO                    ( 0x0630 )
#define REG_MISC_PIN_VDSP_TDI                    ( 0x0634 )
#define REG_MISC_PIN_VDSP_TMS                    ( 0x0638 )
#define REG_MISC_PIN_VDSP_TCK                    ( 0x063C )
#define REG_MISC_PIN_VDSP_RTCK                   ( 0x0640 )
#define REG_MISC_PIN_DMIC_CLK2                   ( 0x0644 )
#define REG_MISC_PIN_DMIC_DATA2                  ( 0x0648 )
#define REG_MISC_PIN_DMIC_CLK0                   ( 0x064C )
#define REG_MISC_PIN_DMIC_DATA0                  ( 0x0650 )
#define REG_MISC_PIN_DMIC_CLK1                   ( 0x0654 )
#define REG_MISC_PIN_DMIC_DATA1                  ( 0x0658 )
#define REG_MISC_PIN_U2TXD                       ( 0x065C )
#define REG_MISC_PIN_U2RXD                       ( 0x0660 )
#define REG_MISC_PIN_U1TXD                       ( 0x0664 )
#define REG_MISC_PIN_U1RXD                       ( 0x0668 )
#define REG_MISC_PIN_U7TXD                       ( 0x066C )
#define REG_MISC_PIN_U7RXD                       ( 0x0670 )
#define REG_MISC_PIN_U6TXD                       ( 0x0674 )
#define REG_MISC_PIN_U6RXD                       ( 0x0678 )
#define REG_MISC_PIN_MTCK_ARM                    ( 0x067C )
#define REG_MISC_PIN_MTMS_ARM                    ( 0x0680 )
#define REG_MISC_PIN_AUD_DSP_TDO                 ( 0x0684 )
#define REG_MISC_PIN_AUD_DSP_RTCK                ( 0x0688 )
#define REG_MISC_PIN_AUD_DSP_TDI                 ( 0x068C )
#define REG_MISC_PIN_AUD_DSP_TCK                 ( 0x0690 )
#define REG_MISC_PIN_AUD_DSP_TMS                 ( 0x0694 )
#define REG_MISC_PIN_CMMCLK0                     ( 0x0698 )
#define REG_MISC_PIN_CMMCLK1                     ( 0x069C )
#define REG_MISC_PIN_CMMCLK2                     ( 0x06A0 )
#define REG_MISC_PIN_CMMCLK3                     ( 0x06A4 )
#define REG_MISC_PIN_CMRST0                      ( 0x06A8 )
#define REG_MISC_PIN_CMRST1                      ( 0x06AC )
#define REG_MISC_PIN_CMRST2                      ( 0x06B0 )
#define REG_MISC_PIN_CMRST3                      ( 0x06B4 )
#define REG_MISC_PIN_CMRST4                      ( 0x06B8 )
#define REG_MISC_PIN_CMRST5                      ( 0x06BC )
#define REG_MISC_PIN_CMPD0                       ( 0x06C0 )
#define REG_MISC_PIN_CMPD1                       ( 0x06C4 )
#define REG_MISC_PIN_CMPD2                       ( 0x06C8 )
#define REG_MISC_PIN_CMPD3                       ( 0x06CC )
#define REG_MISC_PIN_CMPD4                       ( 0x06D0 )
#define REG_MISC_PIN_CMPD5                       ( 0x06D4 )
#define REG_MISC_PIN_SCL0                        ( 0x06D8 )
#define REG_MISC_PIN_SDA0                        ( 0x06DC )
#define REG_MISC_PIN_SCL1                        ( 0x06E0 )
#define REG_MISC_PIN_SDA1                        ( 0x06E4 )
#define REG_MISC_PIN_SCL8                        ( 0x06E8 )
#define REG_MISC_PIN_SDA8                        ( 0x06EC )
#define REG_MISC_PIN_SCL9                        ( 0x06F0 )
#define REG_MISC_PIN_SDA9                        ( 0x06F4 )
#define REG_MISC_PIN_SPI3_CSN                    ( 0x06F8 )
#define REG_MISC_PIN_SPI3_CLK                    ( 0x06FC )
#define REG_MISC_PIN_SPI3_DI                     ( 0x0700 )
#define REG_MISC_PIN_SPI3_DO                     ( 0x0704 )
#define REG_MISC_PIN_SPI0_CSN                    ( 0x0708 )
#define REG_MISC_PIN_SPI0_DO                     ( 0x070C )
#define REG_MISC_PIN_SPI0_DI                     ( 0x0710 )
#define REG_MISC_PIN_SPI0_CLK                    ( 0x0714 )
#define REG_MISC_PIN_SCL2                        ( 0x0718 )
#define REG_MISC_PIN_SDA2                        ( 0x071C )
#define REG_MISC_PIN_KEYOUT1                     ( 0x0720 )
#define REG_MISC_PIN_KEYOUT0                     ( 0x0724 )
#define REG_MISC_PIN_KEYOUT2                     ( 0x0728 )
#define REG_MISC_PIN_EXTINT9                     ( 0x072C )
#define REG_MISC_PIN_EXTINT10                    ( 0x0730 )
#define REG_MISC_PIN_KEYIN0                      ( 0x0734 )
#define REG_MISC_PIN_KEYIN1                      ( 0x0738 )
#define REG_MISC_PIN_KEYIN2                      ( 0x073C )
#define REG_MISC_PIN_SPI2_CSN                    ( 0x0740 )
#define REG_MISC_PIN_SPI2_DO                     ( 0x0744 )
#define REG_MISC_PIN_SPI2_DI                     ( 0x0748 )
#define REG_MISC_PIN_SPI2_CLK                    ( 0x074C )
#define REG_MISC_PIN_SD1_CMD                     ( 0x0750 )
#define REG_MISC_PIN_SD1_D0                      ( 0x0754 )
#define REG_MISC_PIN_SD1_D1                      ( 0x0758 )
#define REG_MISC_PIN_SD1_CLK                     ( 0x075C )
#define REG_MISC_PIN_SD1_D2                      ( 0x0760 )
#define REG_MISC_PIN_SD1_D3                      ( 0x0764 )
#define REG_MISC_PIN_U5TXD                       ( 0x0768 )
#define REG_MISC_PIN_U5RXD                       ( 0x076C )
#define REG_MISC_PIN_CLK_AUX0                    ( 0x0770 )
#define REG_MISC_PIN_U0TXD                       ( 0x0774 )
#define REG_MISC_PIN_U0RXD                       ( 0x0778 )
#define REG_MISC_PIN_U0CTS                       ( 0x077C )
#define REG_MISC_PIN_U0RTS                       ( 0x0780 )
#define REG_MISC_PIN_IIS0DI                      ( 0x0784 )
#define REG_MISC_PIN_IIS0DO                      ( 0x0788 )
#define REG_MISC_PIN_IIS0CLK                     ( 0x078C )
#define REG_MISC_PIN_IIS0LRCK                    ( 0x0790 )
#define REG_MISC_PIN_PWMC                        ( 0x0794 )
#define REG_MISC_PIN_IIS4DO                      ( 0x0798 )
#define REG_MISC_PIN_IIS4DI                      ( 0x079C )
#define REG_MISC_PIN_IIS4CLK                     ( 0x07A0 )
#define REG_MISC_PIN_IIS4LRCK                    ( 0x07A4 )
#define REG_MISC_PIN_ESE_GPIO_N                  ( 0x07A8 )
#define REG_MISC_PIN_U4TXD                       ( 0x07AC )
#define REG_MISC_PIN_U4RXD                       ( 0x07B0 )
#define REG_MISC_PIN_U4CTS                       ( 0x07B4 )
#define REG_MISC_PIN_U4RTS                       ( 0x07B8 )


/* bits definitions for register REG_PIN_XXX */
#define BITS_PIN_DS(_x_)       ( ((_x_) << 19) & (BIT_19|BIT_20|BIT_21|BIT_22 ))
#define BIT_PIN_SLP_CM4        ( BIT_18 )
#define BIT_PIN_SLP_PSCP       ( BIT_17 )
#define BIT_PIN_SLP_AUDCP      ( BIT_16 )
#define BIT_PIN_SLP_PHYCP      ( BIT_15 )
#define BIT_PIN_SLP_ISE        ( BIT_14 )
#define BIT_PIN_SLP_AP         ( BIT_13 )
#define BIT_PIN_SLP_NONE       (  (~(0x3f << 13)) & (BIT_13|BIT_14|BIT_15|BIT_16|BIT_17|BIT_18))
#define BITS_PIN_SLP(_x_)      ( ((_x_) << 13) & (BIT_13|BIT_14|BIT_15|BIT_16|BIT_17|BIT_18) )
#define BIT_PIN_WPUS           ( BIT_12 )
#define BIT_PIN_SE             ( BIT_11 )
#define BIT_PIN_WPU            ( BIT_7 )
#define BIT_PIN_WPD            ( BIT_6 )
#define BITS_PIN_AF(_x_)       ( ((_x_) << 4) & (BIT_4|BIT_5) )
#define BIT_PIN_SLP_WPU        ( BIT_3 )
#define BIT_PIN_SLP_WPD        ( BIT_2 )
#define BIT_PIN_SLP_IE         ( BIT_1 )
#define BIT_PIN_SLP_OE         ( BIT_0 )
/* vars definitions for controller  CTL_PIN */
#define BIT_PIN_NUL            ( 0 )
#define BIT_PIN_SLP_NUL        ( 0 )
#define BIT_PIN_SLP_Z          ( 0 )
#define BIT_PIN_NULL           ( 0 )

#endif //_PINMAP_H_

