#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5eb01dcd7490 .scope module, "main_tb" "main_tb" 2 180;
 .timescale -9 -12;
v0x5eb01dd310b0_0 .net "accumulator_output", 0 0, v0x5eb01dd2f7a0_0;  1 drivers
v0x5eb01dd31150_0 .var "clk", 0 0;
v0x5eb01dd311f0_0 .var "d", 0 0;
v0x5eb01dd312e0_0 .var "preset", 0 0;
S_0x5eb01dcd7620 .scope module, "uut" "main" 2 188, 3 3 0, S_0x5eb01dcd7490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "accumulator_output";
L_0x5eb01dd317c0 .functor AND 1, v0x5eb01dd311f0_0, v0x5eb01dd2f7a0_0, C4<1>, C4<1>;
L_0x5eb01dd31950 .functor NOT 1, L_0x5eb01dd317c0, C4<0>, C4<0>, C4<0>;
v0x5eb01dd308f0_0 .net *"_ivl_0", 0 0, L_0x5eb01dd317c0;  1 drivers
v0x5eb01dd309f0_0 .var "accumulator_flipflop_preset", 0 0;
v0x5eb01dd30ab0_0 .net "accumulator_output", 0 0, v0x5eb01dd2f7a0_0;  alias, 1 drivers
v0x5eb01dd30bb0_0 .net "clk", 0 0, v0x5eb01dd31150_0;  1 drivers
v0x5eb01dd30ca0_0 .net "d", 0 0, v0x5eb01dd311f0_0;  1 drivers
v0x5eb01dd30d90_0 .net "mux_out", 0 0, L_0x5eb01dd31680;  1 drivers
v0x5eb01dd30e80_0 .net "p_out", 0 0, v0x5eb01dd30780_0;  1 drivers
v0x5eb01dd30f70_0 .net "preset", 0 0, v0x5eb01dd312e0_0;  1 drivers
v0x5eb01dd31010_0 .var "preset_flipflop_input", 0 0;
S_0x5eb01dd12180 .scope module, "accumulator_flipflop" "d_flipflop" 3 23, 4 1 0, S_0x5eb01dcd7620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "q";
v0x5eb01dcd7870_0 .net "clk", 0 0, v0x5eb01dd31150_0;  alias, 1 drivers
v0x5eb01dd2f580_0 .net "datain", 0 0, L_0x5eb01dd31680;  alias, 1 drivers
v0x5eb01dd2f640_0 .net "preset", 0 0, v0x5eb01dd309f0_0;  1 drivers
v0x5eb01dd2f6e0_0 .net "q", 0 0, v0x5eb01dd2f7a0_0;  alias, 1 drivers
v0x5eb01dd2f7a0_0 .var "q_reg", 0 0;
E_0x5eb01dd182e0 .event posedge, v0x5eb01dd2f640_0, v0x5eb01dcd7870_0;
S_0x5eb01dd2f930 .scope module, "mux" "mux_2to1" 3 29, 5 1 0, S_0x5eb01dcd7620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 1 "Y";
L_0x5eb01dd314b0 .functor AND 1, v0x5eb01dd30780_0, v0x5eb01dd311f0_0, C4<1>, C4<1>;
L_0x5eb01dd31520 .functor NOT 1, v0x5eb01dd30780_0, C4<0>, C4<0>, C4<0>;
L_0x5eb01dd315e0 .functor AND 1, L_0x5eb01dd31520, L_0x5eb01dd31950, C4<1>, C4<1>;
L_0x5eb01dd31680 .functor OR 1, L_0x5eb01dd314b0, L_0x5eb01dd315e0, C4<0>, C4<0>;
v0x5eb01dd2fba0_0 .net "A", 0 0, L_0x5eb01dd31950;  1 drivers
v0x5eb01dd2fc60_0 .net "B", 0 0, v0x5eb01dd311f0_0;  alias, 1 drivers
v0x5eb01dd2fd20_0 .net "Sel", 0 0, v0x5eb01dd30780_0;  alias, 1 drivers
v0x5eb01dd2fdc0_0 .net "Y", 0 0, L_0x5eb01dd31680;  alias, 1 drivers
v0x5eb01dd2fe60_0 .net *"_ivl_0", 0 0, L_0x5eb01dd314b0;  1 drivers
v0x5eb01dd2ff70_0 .net *"_ivl_2", 0 0, L_0x5eb01dd31520;  1 drivers
v0x5eb01dd30050_0 .net *"_ivl_4", 0 0, L_0x5eb01dd315e0;  1 drivers
S_0x5eb01dd301b0 .scope module, "preset_flipflop" "d_flipflop" 3 17, 4 1 0, S_0x5eb01dcd7620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "q";
v0x5eb01dd30450_0 .net "clk", 0 0, v0x5eb01dd31150_0;  alias, 1 drivers
v0x5eb01dd30540_0 .net "datain", 0 0, v0x5eb01dd31010_0;  1 drivers
v0x5eb01dd305e0_0 .net "preset", 0 0, v0x5eb01dd312e0_0;  alias, 1 drivers
v0x5eb01dd306b0_0 .net "q", 0 0, v0x5eb01dd30780_0;  alias, 1 drivers
v0x5eb01dd30780_0 .var "q_reg", 0 0;
E_0x5eb01dd18540 .event posedge, v0x5eb01dd305e0_0, v0x5eb01dcd7870_0;
    .scope S_0x5eb01dd301b0;
T_0 ;
    %wait E_0x5eb01dd18540;
    %load/vec4 v0x5eb01dd305e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5eb01dd30780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5eb01dd30540_0;
    %assign/vec4 v0x5eb01dd30780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5eb01dd12180;
T_1 ;
    %wait E_0x5eb01dd182e0;
    %load/vec4 v0x5eb01dd2f640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5eb01dd2f7a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5eb01dd2f580_0;
    %assign/vec4 v0x5eb01dd2f7a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5eb01dcd7620;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd31010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd309f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5eb01dcd7490;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x5eb01dd31150_0;
    %inv;
    %store/vec4 v0x5eb01dd31150_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5eb01dcd7490;
T_4 ;
    %vpi_call 2 198 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 2 199 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5eb01dcd7490 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd31150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd312e0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd312e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd312e0_0, 0, 1;
    %delay 7000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd312e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd312e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eb01dd311f0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 242 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "main.v";
    "Dflipflop.v";
    "Mux2to1.v";
