#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
SS__0__MASK EQU 0x10
SS__0__PC EQU CYREG_PRT6_PC4
SS__0__PORT EQU 6
SS__0__SHIFT EQU 4
SS__AG EQU CYREG_PRT6_AG
SS__AMUX EQU CYREG_PRT6_AMUX
SS__BIE EQU CYREG_PRT6_BIE
SS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SS__BYP EQU CYREG_PRT6_BYP
SS__CTL EQU CYREG_PRT6_CTL
SS__DM0 EQU CYREG_PRT6_DM0
SS__DM1 EQU CYREG_PRT6_DM1
SS__DM2 EQU CYREG_PRT6_DM2
SS__DR EQU CYREG_PRT6_DR
SS__INP_DIS EQU CYREG_PRT6_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT6_LCD_EN
SS__MASK EQU 0x10
SS__PORT EQU 6
SS__PRT EQU CYREG_PRT6_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SS__PS EQU CYREG_PRT6_PS
SS__SHIFT EQU 4
SS__SLW EQU CYREG_PRT6_SLW

/* SPI_BSPIS */
SPI_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPI_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPI_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPI_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPI_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPI_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPI_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPI_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPI_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPI_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPI_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPI_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPI_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
SPI_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPI_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
SPI_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SPI_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SPI_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
SPI_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPI_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SPI_BSPIS_RxStsReg__3__MASK EQU 0x08
SPI_BSPIS_RxStsReg__3__POS EQU 3
SPI_BSPIS_RxStsReg__4__MASK EQU 0x10
SPI_BSPIS_RxStsReg__4__POS EQU 4
SPI_BSPIS_RxStsReg__5__MASK EQU 0x20
SPI_BSPIS_RxStsReg__5__POS EQU 5
SPI_BSPIS_RxStsReg__6__MASK EQU 0x40
SPI_BSPIS_RxStsReg__6__POS EQU 6
SPI_BSPIS_RxStsReg__MASK EQU 0x78
SPI_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SPI_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPI_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
SPI_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SPI_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SPI_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SPI_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SPI_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SPI_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SPI_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SPI_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB13_A0
SPI_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB13_A1
SPI_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SPI_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB13_D0
SPI_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB13_D1
SPI_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SPI_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB13_F0
SPI_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB13_F1
SPI_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_BSPIS_TxStsReg__0__MASK EQU 0x01
SPI_BSPIS_TxStsReg__0__POS EQU 0
SPI_BSPIS_TxStsReg__1__MASK EQU 0x02
SPI_BSPIS_TxStsReg__1__POS EQU 1
SPI_BSPIS_TxStsReg__2__MASK EQU 0x04
SPI_BSPIS_TxStsReg__2__POS EQU 2
SPI_BSPIS_TxStsReg__6__MASK EQU 0x40
SPI_BSPIS_TxStsReg__6__POS EQU 6
SPI_BSPIS_TxStsReg__MASK EQU 0x47
SPI_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPI_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPI_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
MISO__0__MASK EQU 0x80
MISO__0__PC EQU CYREG_PRT6_PC7
MISO__0__PORT EQU 6
MISO__0__SHIFT EQU 7
MISO__AG EQU CYREG_PRT6_AG
MISO__AMUX EQU CYREG_PRT6_AMUX
MISO__BIE EQU CYREG_PRT6_BIE
MISO__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MISO__BYP EQU CYREG_PRT6_BYP
MISO__CTL EQU CYREG_PRT6_CTL
MISO__DM0 EQU CYREG_PRT6_DM0
MISO__DM1 EQU CYREG_PRT6_DM1
MISO__DM2 EQU CYREG_PRT6_DM2
MISO__DR EQU CYREG_PRT6_DR
MISO__INP_DIS EQU CYREG_PRT6_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT6_LCD_EN
MISO__MASK EQU 0x80
MISO__PORT EQU 6
MISO__PRT EQU CYREG_PRT6_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MISO__PS EQU CYREG_PRT6_PS
MISO__SHIFT EQU 7
MISO__SLW EQU CYREG_PRT6_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
MOSI__0__MASK EQU 0x40
MOSI__0__PC EQU CYREG_PRT6_PC6
MOSI__0__PORT EQU 6
MOSI__0__SHIFT EQU 6
MOSI__AG EQU CYREG_PRT6_AG
MOSI__AMUX EQU CYREG_PRT6_AMUX
MOSI__BIE EQU CYREG_PRT6_BIE
MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MOSI__BYP EQU CYREG_PRT6_BYP
MOSI__CTL EQU CYREG_PRT6_CTL
MOSI__DM0 EQU CYREG_PRT6_DM0
MOSI__DM1 EQU CYREG_PRT6_DM1
MOSI__DM2 EQU CYREG_PRT6_DM2
MOSI__DR EQU CYREG_PRT6_DR
MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
MOSI__MASK EQU 0x40
MOSI__PORT EQU 6
MOSI__PRT EQU CYREG_PRT6_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MOSI__PS EQU CYREG_PRT6_PS
MOSI__SHIFT EQU 6
MOSI__SLW EQU CYREG_PRT6_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
SCLK__0__MASK EQU 0x20
SCLK__0__PC EQU CYREG_PRT6_PC5
SCLK__0__PORT EQU 6
SCLK__0__SHIFT EQU 5
SCLK__AG EQU CYREG_PRT6_AG
SCLK__AMUX EQU CYREG_PRT6_AMUX
SCLK__BIE EQU CYREG_PRT6_BIE
SCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SCLK__BYP EQU CYREG_PRT6_BYP
SCLK__CTL EQU CYREG_PRT6_CTL
SCLK__DM0 EQU CYREG_PRT6_DM0
SCLK__DM1 EQU CYREG_PRT6_DM1
SCLK__DM2 EQU CYREG_PRT6_DM2
SCLK__DR EQU CYREG_PRT6_DR
SCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
SCLK__MASK EQU 0x20
SCLK__PORT EQU 6
SCLK__PRT EQU CYREG_PRT6_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SCLK__PS EQU CYREG_PRT6_PS
SCLK__SHIFT EQU 5
SCLK__SLW EQU CYREG_PRT6_SLW

/* I2C_1_I2C_FF */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT0_PC0
SCL_1__0__PORT EQU 0
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT0_AG
SCL_1__AMUX EQU CYREG_PRT0_AMUX
SCL_1__BIE EQU CYREG_PRT0_BIE
SCL_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCL_1__BYP EQU CYREG_PRT0_BYP
SCL_1__CTL EQU CYREG_PRT0_CTL
SCL_1__DM0 EQU CYREG_PRT0_DM0
SCL_1__DM1 EQU CYREG_PRT0_DM1
SCL_1__DM2 EQU CYREG_PRT0_DM2
SCL_1__DR EQU CYREG_PRT0_DR
SCL_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 0
SCL_1__PRT EQU CYREG_PRT0_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCL_1__PS EQU CYREG_PRT0_PS
SCL_1__SHIFT EQU 0
SCL_1__SLW EQU CYREG_PRT0_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT0_PC1
SDA_1__0__PORT EQU 0
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT0_AG
SDA_1__AMUX EQU CYREG_PRT0_AMUX
SDA_1__BIE EQU CYREG_PRT0_BIE
SDA_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDA_1__BYP EQU CYREG_PRT0_BYP
SDA_1__CTL EQU CYREG_PRT0_CTL
SDA_1__DM0 EQU CYREG_PRT0_DM0
SDA_1__DM1 EQU CYREG_PRT0_DM1
SDA_1__DM2 EQU CYREG_PRT0_DM2
SDA_1__DR EQU CYREG_PRT0_DR
SDA_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 0
SDA_1__PRT EQU CYREG_PRT0_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDA_1__PS EQU CYREG_PRT0_PS
SDA_1__SHIFT EQU 1
SDA_1__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
