|Mips32
Clk => Clk.IN2
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN2
SW[17] => SW[17].IN2
HEX0[0] << OutputInterface:output_interface.Hex0
HEX0[1] << OutputInterface:output_interface.Hex0
HEX0[2] << OutputInterface:output_interface.Hex0
HEX0[3] << OutputInterface:output_interface.Hex0
HEX0[4] << OutputInterface:output_interface.Hex0
HEX0[5] << OutputInterface:output_interface.Hex0
HEX0[6] << OutputInterface:output_interface.Hex0
HEX1[0] << OutputInterface:output_interface.Hex1
HEX1[1] << OutputInterface:output_interface.Hex1
HEX1[2] << OutputInterface:output_interface.Hex1
HEX1[3] << OutputInterface:output_interface.Hex1
HEX1[4] << OutputInterface:output_interface.Hex1
HEX1[5] << OutputInterface:output_interface.Hex1
HEX1[6] << OutputInterface:output_interface.Hex1
HEX2[0] << OutputInterface:output_interface.Hex2
HEX2[1] << OutputInterface:output_interface.Hex2
HEX2[2] << OutputInterface:output_interface.Hex2
HEX2[3] << OutputInterface:output_interface.Hex2
HEX2[4] << OutputInterface:output_interface.Hex2
HEX2[5] << OutputInterface:output_interface.Hex2
HEX2[6] << OutputInterface:output_interface.Hex2
HEX3[0] << OutputInterface:output_interface.Hex3
HEX3[1] << OutputInterface:output_interface.Hex3
HEX3[2] << OutputInterface:output_interface.Hex3
HEX3[3] << OutputInterface:output_interface.Hex3
HEX3[4] << OutputInterface:output_interface.Hex3
HEX3[5] << OutputInterface:output_interface.Hex3
HEX3[6] << OutputInterface:output_interface.Hex3
HEX4[0] << OutputInterface:output_interface.Hex4
HEX4[1] << OutputInterface:output_interface.Hex4
HEX4[2] << OutputInterface:output_interface.Hex4
HEX4[3] << OutputInterface:output_interface.Hex4
HEX4[4] << OutputInterface:output_interface.Hex4
HEX4[5] << OutputInterface:output_interface.Hex4
HEX4[6] << OutputInterface:output_interface.Hex4
HEX5[0] << OutputInterface:output_interface.Hex5
HEX5[1] << OutputInterface:output_interface.Hex5
HEX5[2] << OutputInterface:output_interface.Hex5
HEX5[3] << OutputInterface:output_interface.Hex5
HEX5[4] << OutputInterface:output_interface.Hex5
HEX5[5] << OutputInterface:output_interface.Hex5
HEX5[6] << OutputInterface:output_interface.Hex5
HEX6[0] << OutputInterface:output_interface.Hex6
HEX6[1] << OutputInterface:output_interface.Hex6
HEX6[2] << OutputInterface:output_interface.Hex6
HEX6[3] << OutputInterface:output_interface.Hex6
HEX6[4] << OutputInterface:output_interface.Hex6
HEX6[5] << OutputInterface:output_interface.Hex6
HEX6[6] << OutputInterface:output_interface.Hex6
HEX7[0] << OutputInterface:output_interface.Hex7
HEX7[1] << OutputInterface:output_interface.Hex7
HEX7[2] << OutputInterface:output_interface.Hex7
HEX7[3] << OutputInterface:output_interface.Hex7
HEX7[4] << OutputInterface:output_interface.Hex7
HEX7[5] << OutputInterface:output_interface.Hex7
HEX7[6] << OutputInterface:output_interface.Hex7


|Mips32|FrequencyDivisor:frequency_divisor
Clk => count_pulse.CLK
Clk => fullcount[0].CLK
Clk => fullcount[1].CLK
Clk => fullcount[2].CLK
Clk => fullcount[3].CLK
Clk => fullcount[4].CLK
Clk => fullcount[5].CLK
Clk => fullcount[6].CLK
Clk => fullcount[7].CLK
Clk => fullcount[8].CLK
Clk => fullcount[9].CLK
Clk => fullcount[10].CLK
Clk => fullcount[11].CLK
Clk => fullcount[12].CLK
Clk => fullcount[13].CLK
Clk => fullcount[14].CLK
Clk => fullcount[15].CLK
Clk => fullcount[16].CLK
Clk => fullcount[17].CLK
Clk => fullcount[18].CLK
Clk => fullcount[19].CLK
Clk => fullcount[20].CLK
Clk => fullcount[21].CLK
Clk => fullcount[22].CLK
Clk => fullcount[23].CLK
Clk => fullcount[24].CLK
Clk => fullcount[25].CLK
FilteredClk <= count_pulse.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ClockSelector:clk_selector
Clk => selected_clk.DATAB
Play => selected_clk.LATCH_ENABLE
SetOriginal => selected_clk.OUTPUTSELECT
FilteredClk => selected_clk.DATAA
SelectedClk <= selected_clk.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|InputInterface:input_interface
Clk => ~NO_FANOUT~
SwInput[0] => SwValues[0].DATAIN
SwInput[1] => SwValues[1].DATAIN
SwInput[2] => SwValues[2].DATAIN
SwInput[3] => SwValues[3].DATAIN
SwInput[4] => SwValues[4].DATAIN
SwInput[5] => SwValues[5].DATAIN
SwInput[6] => SwValues[6].DATAIN
SwInput[7] => SwValues[7].DATAIN
SwInput[8] => SwValues[8].DATAIN
SwInput[9] => SwValues[9].DATAIN
SwInput[10] => SwValues[10].DATAIN
SwInput[11] => SwValues[11].DATAIN
SwInput[12] => SwValues[12].DATAIN
SwInput[13] => SwValues[13].DATAIN
SwInput[14] => SwValues[14].DATAIN
SwInput[15] => SwValues[15].DATAIN
SwInput[16] => ~NO_FANOUT~
SwInput[17] => ~NO_FANOUT~
SwValues[0] <= SwInput[0].DB_MAX_OUTPUT_PORT_TYPE
SwValues[1] <= SwInput[1].DB_MAX_OUTPUT_PORT_TYPE
SwValues[2] <= SwInput[2].DB_MAX_OUTPUT_PORT_TYPE
SwValues[3] <= SwInput[3].DB_MAX_OUTPUT_PORT_TYPE
SwValues[4] <= SwInput[4].DB_MAX_OUTPUT_PORT_TYPE
SwValues[5] <= SwInput[5].DB_MAX_OUTPUT_PORT_TYPE
SwValues[6] <= SwInput[6].DB_MAX_OUTPUT_PORT_TYPE
SwValues[7] <= SwInput[7].DB_MAX_OUTPUT_PORT_TYPE
SwValues[8] <= SwInput[8].DB_MAX_OUTPUT_PORT_TYPE
SwValues[9] <= SwInput[9].DB_MAX_OUTPUT_PORT_TYPE
SwValues[10] <= SwInput[10].DB_MAX_OUTPUT_PORT_TYPE
SwValues[11] <= SwInput[11].DB_MAX_OUTPUT_PORT_TYPE
SwValues[12] <= SwInput[12].DB_MAX_OUTPUT_PORT_TYPE
SwValues[13] <= SwInput[13].DB_MAX_OUTPUT_PORT_TYPE
SwValues[14] <= SwInput[14].DB_MAX_OUTPUT_PORT_TYPE
SwValues[15] <= SwInput[15].DB_MAX_OUTPUT_PORT_TYPE
InputSig <= <GND>


|Mips32|ProcessUnit:process_unit
Input[0] => Input[0].IN1
Input[1] => Input[1].IN1
Input[2] => Input[2].IN1
Input[3] => Input[3].IN1
Input[4] => Input[4].IN1
Input[5] => Input[5].IN1
Input[6] => Input[6].IN1
Input[7] => Input[7].IN1
Input[8] => Input[8].IN1
Input[9] => Input[9].IN1
Input[10] => Input[10].IN1
Input[11] => Input[11].IN1
Input[12] => Input[12].IN1
Input[13] => Input[13].IN1
Input[14] => Input[14].IN1
Input[15] => Input[15].IN1
Clk => Clk.IN5
OpCode[0] <= InstructionParser:instruction_parser.Op
OpCode[1] <= InstructionParser:instruction_parser.Op
OpCode[2] <= InstructionParser:instruction_parser.Op
OpCode[3] <= InstructionParser:instruction_parser.Op
OpCode[4] <= InstructionParser:instruction_parser.Op
OpCode[5] <= InstructionParser:instruction_parser.Op
AluOP[0] => AluOP[0].IN1
AluOP[1] => AluOP[1].IN1
AluOP[2] => AluOP[2].IN1
AluOP[3] => AluOP[3].IN1
AluOP[4] => AluOP[4].IN1
AluOP[5] => AluOP[5].IN1
RegDst => RegDst.IN1
Branch => ~NO_FANOUT~
JumpReg => JumpReg.IN2
Jump => Jump.IN2
Jal => Jal.IN1
And => And.IN2
MemRead => MemRead.IN1
MemToReg => MemToReg.IN1
MemWrite => MemWrite.IN1
Immediate => Immediate.IN1
RegWrite => RegWrite.IN1
Print => Print.IN1
HexOutput[0] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[1] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[2] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[3] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[4] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[5] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[6] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[7] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[8] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[9] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[10] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[11] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[12] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[13] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[14] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[15] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[16] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[17] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[18] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[19] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[20] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[21] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[22] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[23] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[24] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[25] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[26] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[27] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[28] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[29] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[30] <= RegToOutputInterface:reg_to_out_interface.HexOutput
HexOutput[31] <= RegToOutputInterface:reg_to_out_interface.HexOutput


|Mips32|ProcessUnit:process_unit|ProgramCounter:program_counter
Clk => reset.CLK
Clk => PcOut[0]~reg0.CLK
Clk => PcOut[1]~reg0.CLK
Clk => PcOut[2]~reg0.CLK
Clk => PcOut[3]~reg0.CLK
Clk => PcOut[4]~reg0.CLK
Clk => PcOut[5]~reg0.CLK
Clk => PcOut[6]~reg0.CLK
Clk => PcOut[7]~reg0.CLK
Clk => PcOut[8]~reg0.CLK
Clk => PcOut[9]~reg0.CLK
Clk => PcOut[10]~reg0.CLK
Clk => PcOut[11]~reg0.CLK
Clk => PcOut[12]~reg0.CLK
Clk => PcOut[13]~reg0.CLK
Clk => PcOut[14]~reg0.CLK
Clk => PcOut[15]~reg0.CLK
Clk => PcOut[16]~reg0.CLK
Clk => PcOut[17]~reg0.CLK
Clk => PcOut[18]~reg0.CLK
Clk => PcOut[19]~reg0.CLK
Clk => PcOut[20]~reg0.CLK
Clk => PcOut[21]~reg0.CLK
Clk => PcOut[22]~reg0.CLK
Clk => PcOut[23]~reg0.CLK
Clk => PcOut[24]~reg0.CLK
Clk => PcOut[25]~reg0.CLK
Clk => PcOut[26]~reg0.CLK
Clk => PcOut[27]~reg0.CLK
Clk => PcOut[28]~reg0.CLK
Clk => PcOut[29]~reg0.CLK
Clk => PcOut[30]~reg0.CLK
Clk => PcOut[31]~reg0.CLK
PcIn[0] => Add0.IN64
PcIn[0] => PcOut.DATAB
PcIn[0] => PcOut.DATAB
PcIn[1] => Add0.IN63
PcIn[1] => PcOut.DATAB
PcIn[1] => PcOut.DATAB
PcIn[2] => Add0.IN62
PcIn[2] => PcOut.DATAB
PcIn[2] => PcOut.DATAB
PcIn[3] => Add0.IN61
PcIn[3] => PcOut.DATAB
PcIn[3] => PcOut.DATAB
PcIn[4] => Add0.IN60
PcIn[4] => PcOut.DATAB
PcIn[4] => PcOut.DATAB
PcIn[5] => Add0.IN59
PcIn[5] => PcOut.DATAB
PcIn[5] => PcOut.DATAB
PcIn[6] => Add0.IN58
PcIn[6] => PcOut.DATAB
PcIn[6] => PcOut.DATAB
PcIn[7] => Add0.IN57
PcIn[7] => PcOut.DATAB
PcIn[7] => PcOut.DATAB
PcIn[8] => Add0.IN56
PcIn[8] => PcOut.DATAB
PcIn[8] => PcOut.DATAB
PcIn[9] => Add0.IN55
PcIn[9] => PcOut.DATAB
PcIn[9] => PcOut.DATAB
PcIn[10] => Add0.IN54
PcIn[10] => PcOut.DATAB
PcIn[10] => PcOut.DATAB
PcIn[11] => Add0.IN53
PcIn[11] => PcOut.DATAB
PcIn[11] => PcOut.DATAB
PcIn[12] => Add0.IN52
PcIn[12] => PcOut.DATAB
PcIn[12] => PcOut.DATAB
PcIn[13] => Add0.IN51
PcIn[13] => PcOut.DATAB
PcIn[13] => PcOut.DATAB
PcIn[14] => Add0.IN50
PcIn[14] => PcOut.DATAB
PcIn[14] => PcOut.DATAB
PcIn[15] => Add0.IN49
PcIn[15] => PcOut.DATAB
PcIn[15] => PcOut.DATAB
PcIn[16] => Add0.IN48
PcIn[16] => PcOut.DATAB
PcIn[16] => PcOut.DATAB
PcIn[17] => Add0.IN47
PcIn[17] => PcOut.DATAB
PcIn[17] => PcOut.DATAB
PcIn[18] => Add0.IN46
PcIn[18] => PcOut.DATAB
PcIn[18] => PcOut.DATAB
PcIn[19] => Add0.IN45
PcIn[19] => PcOut.DATAB
PcIn[19] => PcOut.DATAB
PcIn[20] => Add0.IN44
PcIn[20] => PcOut.DATAB
PcIn[20] => PcOut.DATAB
PcIn[21] => Add0.IN43
PcIn[21] => PcOut.DATAB
PcIn[21] => PcOut.DATAB
PcIn[22] => Add0.IN42
PcIn[22] => PcOut.DATAB
PcIn[22] => PcOut.DATAB
PcIn[23] => Add0.IN41
PcIn[23] => PcOut.DATAB
PcIn[23] => PcOut.DATAB
PcIn[24] => Add0.IN40
PcIn[24] => PcOut.DATAB
PcIn[24] => PcOut.DATAB
PcIn[25] => Add0.IN39
PcIn[25] => PcOut.DATAB
PcIn[25] => PcOut.DATAB
PcIn[26] => Add0.IN38
PcIn[26] => PcOut.DATAB
PcIn[26] => PcOut.DATAB
PcIn[27] => Add0.IN37
PcIn[27] => PcOut.DATAB
PcIn[27] => PcOut.DATAB
PcIn[28] => Add0.IN36
PcIn[28] => PcOut.DATAB
PcIn[28] => PcOut.DATAB
PcIn[29] => Add0.IN35
PcIn[29] => PcOut.DATAB
PcIn[29] => PcOut.DATAB
PcIn[30] => Add0.IN34
PcIn[30] => PcOut.DATAB
PcIn[30] => PcOut.DATAB
PcIn[31] => Add0.IN33
PcIn[31] => PcOut.DATAB
PcIn[31] => PcOut.DATAB
PcOut[0] <= PcOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[1] <= PcOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[2] <= PcOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[3] <= PcOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[4] <= PcOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[5] <= PcOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[6] <= PcOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[7] <= PcOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[8] <= PcOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[9] <= PcOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[10] <= PcOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[11] <= PcOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[12] <= PcOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[13] <= PcOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[14] <= PcOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[15] <= PcOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[16] <= PcOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[17] <= PcOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[18] <= PcOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[19] <= PcOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[20] <= PcOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[21] <= PcOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[22] <= PcOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[23] <= PcOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[24] <= PcOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[25] <= PcOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[26] <= PcOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[27] <= PcOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[28] <= PcOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[29] <= PcOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[30] <= PcOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcOut[31] <= PcOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Jump => always0.IN0
And => always0.IN0
AluRes => always0.IN1
JumpReg => always0.IN1


|Mips32|ProcessUnit:process_unit|InstructionMemory:instruction_memory
Clk => clk_single_count[0].CLK
Clk => clk_single_count[1].CLK
Clk => clk_single_count[2].CLK
Clk => clk_single_count[3].CLK
Clk => clk_single_count[4].CLK
Clk => clk_single_count[5].CLK
Clk => clk_single_count[6].CLK
Clk => clk_single_count[7].CLK
Clk => clk_single_count[8].CLK
Clk => clk_single_count[9].CLK
Clk => clk_single_count[10].CLK
Clk => clk_single_count[11].CLK
Clk => clk_single_count[12].CLK
Clk => clk_single_count[13].CLK
Clk => clk_single_count[14].CLK
Clk => clk_single_count[15].CLK
Clk => clk_single_count[16].CLK
Clk => clk_single_count[17].CLK
Clk => clk_single_count[18].CLK
Clk => clk_single_count[19].CLK
Clk => clk_single_count[20].CLK
Clk => clk_single_count[21].CLK
Clk => clk_single_count[22].CLK
Clk => clk_single_count[23].CLK
Clk => clk_single_count[24].CLK
Clk => clk_single_count[25].CLK
Clk => clk_single_count[26].CLK
Clk => clk_single_count[27].CLK
Clk => clk_single_count[28].CLK
Clk => clk_single_count[29].CLK
Clk => clk_single_count[30].CLK
Clk => clk_single_count[31].CLK
Clk => mem[0][0].CLK
Clk => mem[0][1].CLK
Clk => mem[0][2].CLK
Clk => mem[0][3].CLK
Clk => mem[0][4].CLK
Clk => mem[0][5].CLK
Clk => mem[0][6].CLK
Clk => mem[0][7].CLK
Clk => mem[0][8].CLK
Clk => mem[0][9].CLK
Clk => mem[0][10].CLK
Clk => mem[0][11].CLK
Clk => mem[0][12].CLK
Clk => mem[0][13].CLK
Clk => mem[0][14].CLK
Clk => mem[0][15].CLK
Clk => mem[0][16].CLK
Clk => mem[0][17].CLK
Clk => mem[0][18].CLK
Clk => mem[0][19].CLK
Clk => mem[0][20].CLK
Clk => mem[0][21].CLK
Clk => mem[0][22].CLK
Clk => mem[0][23].CLK
Clk => mem[0][24].CLK
Clk => mem[0][25].CLK
Clk => mem[0][26].CLK
Clk => mem[0][27].CLK
Clk => mem[0][28].CLK
Clk => mem[0][29].CLK
Clk => mem[0][30].CLK
Clk => mem[0][31].CLK
Clk => mem[1][0].CLK
Clk => mem[1][1].CLK
Clk => mem[1][2].CLK
Clk => mem[1][3].CLK
Clk => mem[1][4].CLK
Clk => mem[1][5].CLK
Clk => mem[1][6].CLK
Clk => mem[1][7].CLK
Clk => mem[1][8].CLK
Clk => mem[1][9].CLK
Clk => mem[1][10].CLK
Clk => mem[1][11].CLK
Clk => mem[1][12].CLK
Clk => mem[1][13].CLK
Clk => mem[1][14].CLK
Clk => mem[1][15].CLK
Clk => mem[1][16].CLK
Clk => mem[1][17].CLK
Clk => mem[1][18].CLK
Clk => mem[1][19].CLK
Clk => mem[1][20].CLK
Clk => mem[1][21].CLK
Clk => mem[1][22].CLK
Clk => mem[1][23].CLK
Clk => mem[1][24].CLK
Clk => mem[1][25].CLK
Clk => mem[1][26].CLK
Clk => mem[1][27].CLK
Clk => mem[1][28].CLK
Clk => mem[1][29].CLK
Clk => mem[1][30].CLK
Clk => mem[1][31].CLK
Clk => mem[2][0].CLK
Clk => mem[2][1].CLK
Clk => mem[2][2].CLK
Clk => mem[2][3].CLK
Clk => mem[2][4].CLK
Clk => mem[2][5].CLK
Clk => mem[2][6].CLK
Clk => mem[2][7].CLK
Clk => mem[2][8].CLK
Clk => mem[2][9].CLK
Clk => mem[2][10].CLK
Clk => mem[2][11].CLK
Clk => mem[2][12].CLK
Clk => mem[2][13].CLK
Clk => mem[2][14].CLK
Clk => mem[2][15].CLK
Clk => mem[2][16].CLK
Clk => mem[2][17].CLK
Clk => mem[2][18].CLK
Clk => mem[2][19].CLK
Clk => mem[2][20].CLK
Clk => mem[2][21].CLK
Clk => mem[2][22].CLK
Clk => mem[2][23].CLK
Clk => mem[2][24].CLK
Clk => mem[2][25].CLK
Clk => mem[2][26].CLK
Clk => mem[2][27].CLK
Clk => mem[2][28].CLK
Clk => mem[2][29].CLK
Clk => mem[2][30].CLK
Clk => mem[2][31].CLK
Clk => mem[3][0].CLK
Clk => mem[3][1].CLK
Clk => mem[3][2].CLK
Clk => mem[3][3].CLK
Clk => mem[3][4].CLK
Clk => mem[3][5].CLK
Clk => mem[3][6].CLK
Clk => mem[3][7].CLK
Clk => mem[3][8].CLK
Clk => mem[3][9].CLK
Clk => mem[3][10].CLK
Clk => mem[3][11].CLK
Clk => mem[3][12].CLK
Clk => mem[3][13].CLK
Clk => mem[3][14].CLK
Clk => mem[3][15].CLK
Clk => mem[3][16].CLK
Clk => mem[3][17].CLK
Clk => mem[3][18].CLK
Clk => mem[3][19].CLK
Clk => mem[3][20].CLK
Clk => mem[3][21].CLK
Clk => mem[3][22].CLK
Clk => mem[3][23].CLK
Clk => mem[3][24].CLK
Clk => mem[3][25].CLK
Clk => mem[3][26].CLK
Clk => mem[3][27].CLK
Clk => mem[3][28].CLK
Clk => mem[3][29].CLK
Clk => mem[3][30].CLK
Clk => mem[3][31].CLK
Clk => mem[4][0].CLK
Clk => mem[4][1].CLK
Clk => mem[4][2].CLK
Clk => mem[4][3].CLK
Clk => mem[4][4].CLK
Clk => mem[4][5].CLK
Clk => mem[4][6].CLK
Clk => mem[4][7].CLK
Clk => mem[4][8].CLK
Clk => mem[4][9].CLK
Clk => mem[4][10].CLK
Clk => mem[4][11].CLK
Clk => mem[4][12].CLK
Clk => mem[4][13].CLK
Clk => mem[4][14].CLK
Clk => mem[4][15].CLK
Clk => mem[4][16].CLK
Clk => mem[4][17].CLK
Clk => mem[4][18].CLK
Clk => mem[4][19].CLK
Clk => mem[4][20].CLK
Clk => mem[4][21].CLK
Clk => mem[4][22].CLK
Clk => mem[4][23].CLK
Clk => mem[4][24].CLK
Clk => mem[4][25].CLK
Clk => mem[4][26].CLK
Clk => mem[4][27].CLK
Clk => mem[4][28].CLK
Clk => mem[4][29].CLK
Clk => mem[4][30].CLK
Clk => mem[4][31].CLK
Clk => mem[5][0].CLK
Clk => mem[5][1].CLK
Clk => mem[5][2].CLK
Clk => mem[5][3].CLK
Clk => mem[5][4].CLK
Clk => mem[5][5].CLK
Clk => mem[5][6].CLK
Clk => mem[5][7].CLK
Clk => mem[5][8].CLK
Clk => mem[5][9].CLK
Clk => mem[5][10].CLK
Clk => mem[5][11].CLK
Clk => mem[5][12].CLK
Clk => mem[5][13].CLK
Clk => mem[5][14].CLK
Clk => mem[5][15].CLK
Clk => mem[5][16].CLK
Clk => mem[5][17].CLK
Clk => mem[5][18].CLK
Clk => mem[5][19].CLK
Clk => mem[5][20].CLK
Clk => mem[5][21].CLK
Clk => mem[5][22].CLK
Clk => mem[5][23].CLK
Clk => mem[5][24].CLK
Clk => mem[5][25].CLK
Clk => mem[5][26].CLK
Clk => mem[5][27].CLK
Clk => mem[5][28].CLK
Clk => mem[5][29].CLK
Clk => mem[5][30].CLK
Clk => mem[5][31].CLK
Clk => mem[6][0].CLK
Clk => mem[6][1].CLK
Clk => mem[6][2].CLK
Clk => mem[6][3].CLK
Clk => mem[6][4].CLK
Clk => mem[6][5].CLK
Clk => mem[6][6].CLK
Clk => mem[6][7].CLK
Clk => mem[6][8].CLK
Clk => mem[6][9].CLK
Clk => mem[6][10].CLK
Clk => mem[6][11].CLK
Clk => mem[6][12].CLK
Clk => mem[6][13].CLK
Clk => mem[6][14].CLK
Clk => mem[6][15].CLK
Clk => mem[6][16].CLK
Clk => mem[6][17].CLK
Clk => mem[6][18].CLK
Clk => mem[6][19].CLK
Clk => mem[6][20].CLK
Clk => mem[6][21].CLK
Clk => mem[6][22].CLK
Clk => mem[6][23].CLK
Clk => mem[6][24].CLK
Clk => mem[6][25].CLK
Clk => mem[6][26].CLK
Clk => mem[6][27].CLK
Clk => mem[6][28].CLK
Clk => mem[6][29].CLK
Clk => mem[6][30].CLK
Clk => mem[6][31].CLK
Clk => mem[7][0].CLK
Clk => mem[7][1].CLK
Clk => mem[7][2].CLK
Clk => mem[7][3].CLK
Clk => mem[7][4].CLK
Clk => mem[7][5].CLK
Clk => mem[7][6].CLK
Clk => mem[7][7].CLK
Clk => mem[7][8].CLK
Clk => mem[7][9].CLK
Clk => mem[7][10].CLK
Clk => mem[7][11].CLK
Clk => mem[7][12].CLK
Clk => mem[7][13].CLK
Clk => mem[7][14].CLK
Clk => mem[7][15].CLK
Clk => mem[7][16].CLK
Clk => mem[7][17].CLK
Clk => mem[7][18].CLK
Clk => mem[7][19].CLK
Clk => mem[7][20].CLK
Clk => mem[7][21].CLK
Clk => mem[7][22].CLK
Clk => mem[7][23].CLK
Clk => mem[7][24].CLK
Clk => mem[7][25].CLK
Clk => mem[7][26].CLK
Clk => mem[7][27].CLK
Clk => mem[7][28].CLK
Clk => mem[7][29].CLK
Clk => mem[7][30].CLK
Clk => mem[7][31].CLK
Clk => mem[8][0].CLK
Clk => mem[8][1].CLK
Clk => mem[8][2].CLK
Clk => mem[8][3].CLK
Clk => mem[8][4].CLK
Clk => mem[8][5].CLK
Clk => mem[8][6].CLK
Clk => mem[8][7].CLK
Clk => mem[8][8].CLK
Clk => mem[8][9].CLK
Clk => mem[8][10].CLK
Clk => mem[8][11].CLK
Clk => mem[8][12].CLK
Clk => mem[8][13].CLK
Clk => mem[8][14].CLK
Clk => mem[8][15].CLK
Clk => mem[8][16].CLK
Clk => mem[8][17].CLK
Clk => mem[8][18].CLK
Clk => mem[8][19].CLK
Clk => mem[8][20].CLK
Clk => mem[8][21].CLK
Clk => mem[8][22].CLK
Clk => mem[8][23].CLK
Clk => mem[8][24].CLK
Clk => mem[8][25].CLK
Clk => mem[8][26].CLK
Clk => mem[8][27].CLK
Clk => mem[8][28].CLK
Clk => mem[8][29].CLK
Clk => mem[8][30].CLK
Clk => mem[8][31].CLK
Clk => mem[9][0].CLK
Clk => mem[9][1].CLK
Clk => mem[9][2].CLK
Clk => mem[9][3].CLK
Clk => mem[9][4].CLK
Clk => mem[9][5].CLK
Clk => mem[9][6].CLK
Clk => mem[9][7].CLK
Clk => mem[9][8].CLK
Clk => mem[9][9].CLK
Clk => mem[9][10].CLK
Clk => mem[9][11].CLK
Clk => mem[9][12].CLK
Clk => mem[9][13].CLK
Clk => mem[9][14].CLK
Clk => mem[9][15].CLK
Clk => mem[9][16].CLK
Clk => mem[9][17].CLK
Clk => mem[9][18].CLK
Clk => mem[9][19].CLK
Clk => mem[9][20].CLK
Clk => mem[9][21].CLK
Clk => mem[9][22].CLK
Clk => mem[9][23].CLK
Clk => mem[9][24].CLK
Clk => mem[9][25].CLK
Clk => mem[9][26].CLK
Clk => mem[9][27].CLK
Clk => mem[9][28].CLK
Clk => mem[9][29].CLK
Clk => mem[9][30].CLK
Clk => mem[9][31].CLK
Clk => mem[10][0].CLK
Clk => mem[10][1].CLK
Clk => mem[10][2].CLK
Clk => mem[10][3].CLK
Clk => mem[10][4].CLK
Clk => mem[10][5].CLK
Clk => mem[10][6].CLK
Clk => mem[10][7].CLK
Clk => mem[10][8].CLK
Clk => mem[10][9].CLK
Clk => mem[10][10].CLK
Clk => mem[10][11].CLK
Clk => mem[10][12].CLK
Clk => mem[10][13].CLK
Clk => mem[10][14].CLK
Clk => mem[10][15].CLK
Clk => mem[10][16].CLK
Clk => mem[10][17].CLK
Clk => mem[10][18].CLK
Clk => mem[10][19].CLK
Clk => mem[10][20].CLK
Clk => mem[10][21].CLK
Clk => mem[10][22].CLK
Clk => mem[10][23].CLK
Clk => mem[10][24].CLK
Clk => mem[10][25].CLK
Clk => mem[10][26].CLK
Clk => mem[10][27].CLK
Clk => mem[10][28].CLK
Clk => mem[10][29].CLK
Clk => mem[10][30].CLK
Clk => mem[10][31].CLK
Clk => mem[11][0].CLK
Clk => mem[11][1].CLK
Clk => mem[11][2].CLK
Clk => mem[11][3].CLK
Clk => mem[11][4].CLK
Clk => mem[11][5].CLK
Clk => mem[11][6].CLK
Clk => mem[11][7].CLK
Clk => mem[11][8].CLK
Clk => mem[11][9].CLK
Clk => mem[11][10].CLK
Clk => mem[11][11].CLK
Clk => mem[11][12].CLK
Clk => mem[11][13].CLK
Clk => mem[11][14].CLK
Clk => mem[11][15].CLK
Clk => mem[11][16].CLK
Clk => mem[11][17].CLK
Clk => mem[11][18].CLK
Clk => mem[11][19].CLK
Clk => mem[11][20].CLK
Clk => mem[11][21].CLK
Clk => mem[11][22].CLK
Clk => mem[11][23].CLK
Clk => mem[11][24].CLK
Clk => mem[11][25].CLK
Clk => mem[11][26].CLK
Clk => mem[11][27].CLK
Clk => mem[11][28].CLK
Clk => mem[11][29].CLK
Clk => mem[11][30].CLK
Clk => mem[11][31].CLK
Clk => mem[12][0].CLK
Clk => mem[12][1].CLK
Clk => mem[12][2].CLK
Clk => mem[12][3].CLK
Clk => mem[12][4].CLK
Clk => mem[12][5].CLK
Clk => mem[12][6].CLK
Clk => mem[12][7].CLK
Clk => mem[12][8].CLK
Clk => mem[12][9].CLK
Clk => mem[12][10].CLK
Clk => mem[12][11].CLK
Clk => mem[12][12].CLK
Clk => mem[12][13].CLK
Clk => mem[12][14].CLK
Clk => mem[12][15].CLK
Clk => mem[12][16].CLK
Clk => mem[12][17].CLK
Clk => mem[12][18].CLK
Clk => mem[12][19].CLK
Clk => mem[12][20].CLK
Clk => mem[12][21].CLK
Clk => mem[12][22].CLK
Clk => mem[12][23].CLK
Clk => mem[12][24].CLK
Clk => mem[12][25].CLK
Clk => mem[12][26].CLK
Clk => mem[12][27].CLK
Clk => mem[12][28].CLK
Clk => mem[12][29].CLK
Clk => mem[12][30].CLK
Clk => mem[12][31].CLK
Clk => mem[13][0].CLK
Clk => mem[13][1].CLK
Clk => mem[13][2].CLK
Clk => mem[13][3].CLK
Clk => mem[13][4].CLK
Clk => mem[13][5].CLK
Clk => mem[13][6].CLK
Clk => mem[13][7].CLK
Clk => mem[13][8].CLK
Clk => mem[13][9].CLK
Clk => mem[13][10].CLK
Clk => mem[13][11].CLK
Clk => mem[13][12].CLK
Clk => mem[13][13].CLK
Clk => mem[13][14].CLK
Clk => mem[13][15].CLK
Clk => mem[13][16].CLK
Clk => mem[13][17].CLK
Clk => mem[13][18].CLK
Clk => mem[13][19].CLK
Clk => mem[13][20].CLK
Clk => mem[13][21].CLK
Clk => mem[13][22].CLK
Clk => mem[13][23].CLK
Clk => mem[13][24].CLK
Clk => mem[13][25].CLK
Clk => mem[13][26].CLK
Clk => mem[13][27].CLK
Clk => mem[13][28].CLK
Clk => mem[13][29].CLK
Clk => mem[13][30].CLK
Clk => mem[13][31].CLK
Clk => mem[14][0].CLK
Clk => mem[14][1].CLK
Clk => mem[14][2].CLK
Clk => mem[14][3].CLK
Clk => mem[14][4].CLK
Clk => mem[14][5].CLK
Clk => mem[14][6].CLK
Clk => mem[14][7].CLK
Clk => mem[14][8].CLK
Clk => mem[14][9].CLK
Clk => mem[14][10].CLK
Clk => mem[14][11].CLK
Clk => mem[14][12].CLK
Clk => mem[14][13].CLK
Clk => mem[14][14].CLK
Clk => mem[14][15].CLK
Clk => mem[14][16].CLK
Clk => mem[14][17].CLK
Clk => mem[14][18].CLK
Clk => mem[14][19].CLK
Clk => mem[14][20].CLK
Clk => mem[14][21].CLK
Clk => mem[14][22].CLK
Clk => mem[14][23].CLK
Clk => mem[14][24].CLK
Clk => mem[14][25].CLK
Clk => mem[14][26].CLK
Clk => mem[14][27].CLK
Clk => mem[14][28].CLK
Clk => mem[14][29].CLK
Clk => mem[14][30].CLK
Clk => mem[14][31].CLK
Addr[0] => Mux0.IN4
Addr[0] => Mux1.IN4
Addr[0] => Mux2.IN4
Addr[0] => Mux3.IN4
Addr[0] => Mux4.IN4
Addr[0] => Mux5.IN4
Addr[0] => Mux6.IN4
Addr[0] => Mux7.IN4
Addr[0] => Mux8.IN4
Addr[0] => Mux9.IN4
Addr[0] => Mux10.IN4
Addr[0] => Mux11.IN4
Addr[0] => Mux12.IN4
Addr[0] => Mux13.IN4
Addr[0] => Mux14.IN4
Addr[0] => Mux15.IN4
Addr[0] => Mux16.IN4
Addr[0] => Mux17.IN4
Addr[0] => Mux18.IN4
Addr[0] => Mux19.IN4
Addr[0] => Mux20.IN4
Addr[0] => Mux21.IN4
Addr[0] => Mux22.IN4
Addr[0] => Mux23.IN4
Addr[0] => Mux24.IN4
Addr[0] => Mux25.IN4
Addr[0] => Mux26.IN4
Addr[0] => Mux27.IN4
Addr[0] => Mux28.IN4
Addr[0] => Mux29.IN4
Addr[0] => Mux30.IN4
Addr[0] => Mux31.IN4
Addr[1] => Mux0.IN3
Addr[1] => Mux1.IN3
Addr[1] => Mux2.IN3
Addr[1] => Mux3.IN3
Addr[1] => Mux4.IN3
Addr[1] => Mux5.IN3
Addr[1] => Mux6.IN3
Addr[1] => Mux7.IN3
Addr[1] => Mux8.IN3
Addr[1] => Mux9.IN3
Addr[1] => Mux10.IN3
Addr[1] => Mux11.IN3
Addr[1] => Mux12.IN3
Addr[1] => Mux13.IN3
Addr[1] => Mux14.IN3
Addr[1] => Mux15.IN3
Addr[1] => Mux16.IN3
Addr[1] => Mux17.IN3
Addr[1] => Mux18.IN3
Addr[1] => Mux19.IN3
Addr[1] => Mux20.IN3
Addr[1] => Mux21.IN3
Addr[1] => Mux22.IN3
Addr[1] => Mux23.IN3
Addr[1] => Mux24.IN3
Addr[1] => Mux25.IN3
Addr[1] => Mux26.IN3
Addr[1] => Mux27.IN3
Addr[1] => Mux28.IN3
Addr[1] => Mux29.IN3
Addr[1] => Mux30.IN3
Addr[1] => Mux31.IN3
Addr[2] => Mux0.IN2
Addr[2] => Mux1.IN2
Addr[2] => Mux2.IN2
Addr[2] => Mux3.IN2
Addr[2] => Mux4.IN2
Addr[2] => Mux5.IN2
Addr[2] => Mux6.IN2
Addr[2] => Mux7.IN2
Addr[2] => Mux8.IN2
Addr[2] => Mux9.IN2
Addr[2] => Mux10.IN2
Addr[2] => Mux11.IN2
Addr[2] => Mux12.IN2
Addr[2] => Mux13.IN2
Addr[2] => Mux14.IN2
Addr[2] => Mux15.IN2
Addr[2] => Mux16.IN2
Addr[2] => Mux17.IN2
Addr[2] => Mux18.IN2
Addr[2] => Mux19.IN2
Addr[2] => Mux20.IN2
Addr[2] => Mux21.IN2
Addr[2] => Mux22.IN2
Addr[2] => Mux23.IN2
Addr[2] => Mux24.IN2
Addr[2] => Mux25.IN2
Addr[2] => Mux26.IN2
Addr[2] => Mux27.IN2
Addr[2] => Mux28.IN2
Addr[2] => Mux29.IN2
Addr[2] => Mux30.IN2
Addr[2] => Mux31.IN2
Addr[3] => Mux0.IN1
Addr[3] => Mux1.IN1
Addr[3] => Mux2.IN1
Addr[3] => Mux3.IN1
Addr[3] => Mux4.IN1
Addr[3] => Mux5.IN1
Addr[3] => Mux6.IN1
Addr[3] => Mux7.IN1
Addr[3] => Mux8.IN1
Addr[3] => Mux9.IN1
Addr[3] => Mux10.IN1
Addr[3] => Mux11.IN1
Addr[3] => Mux12.IN1
Addr[3] => Mux13.IN1
Addr[3] => Mux14.IN1
Addr[3] => Mux15.IN1
Addr[3] => Mux16.IN1
Addr[3] => Mux17.IN1
Addr[3] => Mux18.IN1
Addr[3] => Mux19.IN1
Addr[3] => Mux20.IN1
Addr[3] => Mux21.IN1
Addr[3] => Mux22.IN1
Addr[3] => Mux23.IN1
Addr[3] => Mux24.IN1
Addr[3] => Mux25.IN1
Addr[3] => Mux26.IN1
Addr[3] => Mux27.IN1
Addr[3] => Mux28.IN1
Addr[3] => Mux29.IN1
Addr[3] => Mux30.IN1
Addr[3] => Mux31.IN1
Addr[4] => ~NO_FANOUT~
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => ~NO_FANOUT~
Addr[13] => ~NO_FANOUT~
Addr[14] => ~NO_FANOUT~
Addr[15] => ~NO_FANOUT~
Addr[16] => ~NO_FANOUT~
Addr[17] => ~NO_FANOUT~
Addr[18] => ~NO_FANOUT~
Addr[19] => ~NO_FANOUT~
Addr[20] => ~NO_FANOUT~
Addr[21] => ~NO_FANOUT~
Addr[22] => ~NO_FANOUT~
Addr[23] => ~NO_FANOUT~
Addr[24] => ~NO_FANOUT~
Addr[25] => ~NO_FANOUT~
Addr[26] => ~NO_FANOUT~
Addr[27] => ~NO_FANOUT~
Addr[28] => ~NO_FANOUT~
Addr[29] => ~NO_FANOUT~
Addr[30] => ~NO_FANOUT~
Addr[31] => ~NO_FANOUT~
Input[0] => mem[0][0].DATAIN
Input[1] => mem[0][1].DATAIN
Input[2] => mem[0][2].DATAIN
Input[3] => mem[0][3].DATAIN
Input[4] => mem[0][4].DATAIN
Input[5] => mem[0][5].DATAIN
Input[6] => mem[0][6].DATAIN
Input[7] => mem[0][7].DATAIN
Input[8] => mem[0][8].DATAIN
Input[9] => mem[0][9].DATAIN
Input[10] => mem[0][10].DATAIN
Input[11] => mem[0][11].DATAIN
Input[12] => mem[0][12].DATAIN
Input[13] => mem[0][13].DATAIN
Input[14] => mem[0][14].DATAIN
Input[15] => mem[0][15].DATAIN
InstrOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
InstrOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|InstructionParser:instruction_parser
InstrIn[0] => Immj[0].DATAIN
InstrIn[0] => Immi[0].DATAIN
InstrIn[1] => Immj[1].DATAIN
InstrIn[1] => Immi[1].DATAIN
InstrIn[2] => Immj[2].DATAIN
InstrIn[2] => Immi[2].DATAIN
InstrIn[3] => Immj[3].DATAIN
InstrIn[3] => Immi[3].DATAIN
InstrIn[4] => Immj[4].DATAIN
InstrIn[4] => Immi[4].DATAIN
InstrIn[5] => Immj[5].DATAIN
InstrIn[5] => Immi[5].DATAIN
InstrIn[6] => Shamt[0].DATAIN
InstrIn[6] => Immi[6].DATAIN
InstrIn[6] => Immj[6].DATAIN
InstrIn[7] => Shamt[1].DATAIN
InstrIn[7] => Immi[7].DATAIN
InstrIn[7] => Immj[7].DATAIN
InstrIn[8] => Shamt[2].DATAIN
InstrIn[8] => Immi[8].DATAIN
InstrIn[8] => Immj[8].DATAIN
InstrIn[9] => Shamt[3].DATAIN
InstrIn[9] => Immi[9].DATAIN
InstrIn[9] => Immj[9].DATAIN
InstrIn[10] => Shamt[4].DATAIN
InstrIn[10] => Immi[10].DATAIN
InstrIn[10] => Immj[10].DATAIN
InstrIn[11] => Immj[11].DATAIN
InstrIn[11] => Rd[0].DATAIN
InstrIn[11] => Immi[11].DATAIN
InstrIn[12] => Immj[12].DATAIN
InstrIn[12] => Rd[1].DATAIN
InstrIn[12] => Immi[12].DATAIN
InstrIn[13] => Immj[13].DATAIN
InstrIn[13] => Rd[2].DATAIN
InstrIn[13] => Immi[13].DATAIN
InstrIn[14] => Immj[14].DATAIN
InstrIn[14] => Rd[3].DATAIN
InstrIn[14] => Immi[14].DATAIN
InstrIn[15] => Immj[15].DATAIN
InstrIn[15] => Rd[4].DATAIN
InstrIn[15] => Immi[15].DATAIN
InstrIn[16] => Immj[16].DATAIN
InstrIn[16] => Rt[0].DATAIN
InstrIn[17] => Immj[17].DATAIN
InstrIn[17] => Rt[1].DATAIN
InstrIn[18] => Immj[18].DATAIN
InstrIn[18] => Rt[2].DATAIN
InstrIn[19] => Immj[19].DATAIN
InstrIn[19] => Rt[3].DATAIN
InstrIn[20] => Immj[20].DATAIN
InstrIn[20] => Rt[4].DATAIN
InstrIn[21] => Immj[21].DATAIN
InstrIn[21] => Rs[0].DATAIN
InstrIn[22] => Immj[22].DATAIN
InstrIn[22] => Rs[1].DATAIN
InstrIn[23] => Immj[23].DATAIN
InstrIn[23] => Rs[2].DATAIN
InstrIn[24] => Immj[24].DATAIN
InstrIn[24] => Rs[3].DATAIN
InstrIn[25] => Immj[25].DATAIN
InstrIn[25] => Rs[4].DATAIN
InstrIn[26] => Op[0].DATAIN
InstrIn[27] => Op[1].DATAIN
InstrIn[28] => Op[2].DATAIN
InstrIn[29] => Op[3].DATAIN
InstrIn[30] => Op[4].DATAIN
InstrIn[31] => Op[5].DATAIN
Op[0] <= InstrIn[26].DB_MAX_OUTPUT_PORT_TYPE
Op[1] <= InstrIn[27].DB_MAX_OUTPUT_PORT_TYPE
Op[2] <= InstrIn[28].DB_MAX_OUTPUT_PORT_TYPE
Op[3] <= InstrIn[29].DB_MAX_OUTPUT_PORT_TYPE
Op[4] <= InstrIn[30].DB_MAX_OUTPUT_PORT_TYPE
Op[5] <= InstrIn[31].DB_MAX_OUTPUT_PORT_TYPE
Rs[0] <= InstrIn[21].DB_MAX_OUTPUT_PORT_TYPE
Rs[1] <= InstrIn[22].DB_MAX_OUTPUT_PORT_TYPE
Rs[2] <= InstrIn[23].DB_MAX_OUTPUT_PORT_TYPE
Rs[3] <= InstrIn[24].DB_MAX_OUTPUT_PORT_TYPE
Rs[4] <= InstrIn[25].DB_MAX_OUTPUT_PORT_TYPE
Rt[0] <= InstrIn[16].DB_MAX_OUTPUT_PORT_TYPE
Rt[1] <= InstrIn[17].DB_MAX_OUTPUT_PORT_TYPE
Rt[2] <= InstrIn[18].DB_MAX_OUTPUT_PORT_TYPE
Rt[3] <= InstrIn[19].DB_MAX_OUTPUT_PORT_TYPE
Rt[4] <= InstrIn[20].DB_MAX_OUTPUT_PORT_TYPE
Rd[0] <= InstrIn[11].DB_MAX_OUTPUT_PORT_TYPE
Rd[1] <= InstrIn[12].DB_MAX_OUTPUT_PORT_TYPE
Rd[2] <= InstrIn[13].DB_MAX_OUTPUT_PORT_TYPE
Rd[3] <= InstrIn[14].DB_MAX_OUTPUT_PORT_TYPE
Rd[4] <= InstrIn[15].DB_MAX_OUTPUT_PORT_TYPE
Immi[0] <= InstrIn[0].DB_MAX_OUTPUT_PORT_TYPE
Immi[1] <= InstrIn[1].DB_MAX_OUTPUT_PORT_TYPE
Immi[2] <= InstrIn[2].DB_MAX_OUTPUT_PORT_TYPE
Immi[3] <= InstrIn[3].DB_MAX_OUTPUT_PORT_TYPE
Immi[4] <= InstrIn[4].DB_MAX_OUTPUT_PORT_TYPE
Immi[5] <= InstrIn[5].DB_MAX_OUTPUT_PORT_TYPE
Immi[6] <= InstrIn[6].DB_MAX_OUTPUT_PORT_TYPE
Immi[7] <= InstrIn[7].DB_MAX_OUTPUT_PORT_TYPE
Immi[8] <= InstrIn[8].DB_MAX_OUTPUT_PORT_TYPE
Immi[9] <= InstrIn[9].DB_MAX_OUTPUT_PORT_TYPE
Immi[10] <= InstrIn[10].DB_MAX_OUTPUT_PORT_TYPE
Immi[11] <= InstrIn[11].DB_MAX_OUTPUT_PORT_TYPE
Immi[12] <= InstrIn[12].DB_MAX_OUTPUT_PORT_TYPE
Immi[13] <= InstrIn[13].DB_MAX_OUTPUT_PORT_TYPE
Immi[14] <= InstrIn[14].DB_MAX_OUTPUT_PORT_TYPE
Immi[15] <= InstrIn[15].DB_MAX_OUTPUT_PORT_TYPE
Immj[0] <= InstrIn[0].DB_MAX_OUTPUT_PORT_TYPE
Immj[1] <= InstrIn[1].DB_MAX_OUTPUT_PORT_TYPE
Immj[2] <= InstrIn[2].DB_MAX_OUTPUT_PORT_TYPE
Immj[3] <= InstrIn[3].DB_MAX_OUTPUT_PORT_TYPE
Immj[4] <= InstrIn[4].DB_MAX_OUTPUT_PORT_TYPE
Immj[5] <= InstrIn[5].DB_MAX_OUTPUT_PORT_TYPE
Immj[6] <= InstrIn[6].DB_MAX_OUTPUT_PORT_TYPE
Immj[7] <= InstrIn[7].DB_MAX_OUTPUT_PORT_TYPE
Immj[8] <= InstrIn[8].DB_MAX_OUTPUT_PORT_TYPE
Immj[9] <= InstrIn[9].DB_MAX_OUTPUT_PORT_TYPE
Immj[10] <= InstrIn[10].DB_MAX_OUTPUT_PORT_TYPE
Immj[11] <= InstrIn[11].DB_MAX_OUTPUT_PORT_TYPE
Immj[12] <= InstrIn[12].DB_MAX_OUTPUT_PORT_TYPE
Immj[13] <= InstrIn[13].DB_MAX_OUTPUT_PORT_TYPE
Immj[14] <= InstrIn[14].DB_MAX_OUTPUT_PORT_TYPE
Immj[15] <= InstrIn[15].DB_MAX_OUTPUT_PORT_TYPE
Immj[16] <= InstrIn[16].DB_MAX_OUTPUT_PORT_TYPE
Immj[17] <= InstrIn[17].DB_MAX_OUTPUT_PORT_TYPE
Immj[18] <= InstrIn[18].DB_MAX_OUTPUT_PORT_TYPE
Immj[19] <= InstrIn[19].DB_MAX_OUTPUT_PORT_TYPE
Immj[20] <= InstrIn[20].DB_MAX_OUTPUT_PORT_TYPE
Immj[21] <= InstrIn[21].DB_MAX_OUTPUT_PORT_TYPE
Immj[22] <= InstrIn[22].DB_MAX_OUTPUT_PORT_TYPE
Immj[23] <= InstrIn[23].DB_MAX_OUTPUT_PORT_TYPE
Immj[24] <= InstrIn[24].DB_MAX_OUTPUT_PORT_TYPE
Immj[25] <= InstrIn[25].DB_MAX_OUTPUT_PORT_TYPE
Shamt[0] <= InstrIn[6].DB_MAX_OUTPUT_PORT_TYPE
Shamt[1] <= InstrIn[7].DB_MAX_OUTPUT_PORT_TYPE
Shamt[2] <= InstrIn[8].DB_MAX_OUTPUT_PORT_TYPE
Shamt[3] <= InstrIn[9].DB_MAX_OUTPUT_PORT_TYPE
Shamt[4] <= InstrIn[10].DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|RtAndRdMux:rt_and_rd_mux
Rt[0] => Reg.DATAB
Rt[1] => Reg.DATAB
Rt[2] => Reg.DATAB
Rt[3] => Reg.DATAB
Rt[4] => Reg.DATAB
Rd[0] => Reg.DATAA
Rd[1] => Reg.DATAA
Rd[2] => Reg.DATAA
Rd[3] => Reg.DATAA
Rd[4] => Reg.DATAA
RegDst => Reg.OUTPUTSELECT
RegDst => Reg.OUTPUTSELECT
RegDst => Reg.OUTPUTSELECT
RegDst => Reg.OUTPUTSELECT
RegDst => Reg.OUTPUTSELECT
Reg[0] <= Reg.DB_MAX_OUTPUT_PORT_TYPE
Reg[1] <= Reg.DB_MAX_OUTPUT_PORT_TYPE
Reg[2] <= Reg.DB_MAX_OUTPUT_PORT_TYPE
Reg[3] <= Reg.DB_MAX_OUTPUT_PORT_TYPE
Reg[4] <= Reg.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|SignalExtend:sig_extend
Immi[0] => ImmiExtended[0].DATAIN
Immi[1] => ImmiExtended[1].DATAIN
Immi[2] => ImmiExtended[2].DATAIN
Immi[3] => ImmiExtended[3].DATAIN
Immi[4] => ImmiExtended[4].DATAIN
Immi[5] => ImmiExtended[5].DATAIN
Immi[6] => ImmiExtended[6].DATAIN
Immi[7] => ImmiExtended[7].DATAIN
Immi[8] => ImmiExtended[8].DATAIN
Immi[9] => ImmiExtended[9].DATAIN
Immi[10] => ImmiExtended[10].DATAIN
Immi[11] => ImmiExtended[11].DATAIN
Immi[12] => ImmiExtended[12].DATAIN
Immi[13] => ImmiExtended[13].DATAIN
Immi[14] => ImmiExtended[14].DATAIN
Immi[15] => ImmiExtended[15].DATAIN
Immi[15] => ImmiExtended[31].DATAIN
Immi[15] => ImmiExtended[30].DATAIN
Immi[15] => ImmiExtended[29].DATAIN
Immi[15] => ImmiExtended[28].DATAIN
Immi[15] => ImmiExtended[27].DATAIN
Immi[15] => ImmiExtended[26].DATAIN
Immi[15] => ImmiExtended[25].DATAIN
Immi[15] => ImmiExtended[24].DATAIN
Immi[15] => ImmiExtended[23].DATAIN
Immi[15] => ImmiExtended[22].DATAIN
Immi[15] => ImmiExtended[21].DATAIN
Immi[15] => ImmiExtended[20].DATAIN
Immi[15] => ImmiExtended[19].DATAIN
Immi[15] => ImmiExtended[18].DATAIN
Immi[15] => ImmiExtended[17].DATAIN
Immi[15] => ImmiExtended[16].DATAIN
ImmiExtended[0] <= Immi[0].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[1] <= Immi[1].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[2] <= Immi[2].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[3] <= Immi[3].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[4] <= Immi[4].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[5] <= Immi[5].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[6] <= Immi[6].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[7] <= Immi[7].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[8] <= Immi[8].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[9] <= Immi[9].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[10] <= Immi[10].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[11] <= Immi[11].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[12] <= Immi[12].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[13] <= Immi[13].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[14] <= Immi[14].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[15] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[16] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[17] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[18] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[19] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[20] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[21] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[22] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[23] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[24] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[25] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[26] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[27] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[28] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[29] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[30] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE
ImmiExtended[31] <= Immi[15].DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|Registers:regs
Clk => regs[0][0].CLK
Clk => regs[0][1].CLK
Clk => regs[0][2].CLK
Clk => regs[0][3].CLK
Clk => regs[0][4].CLK
Clk => regs[0][5].CLK
Clk => regs[0][6].CLK
Clk => regs[0][7].CLK
Clk => regs[0][8].CLK
Clk => regs[0][9].CLK
Clk => regs[0][10].CLK
Clk => regs[0][11].CLK
Clk => regs[0][12].CLK
Clk => regs[0][13].CLK
Clk => regs[0][14].CLK
Clk => regs[0][15].CLK
Clk => regs[0][16].CLK
Clk => regs[0][17].CLK
Clk => regs[0][18].CLK
Clk => regs[0][19].CLK
Clk => regs[0][20].CLK
Clk => regs[0][21].CLK
Clk => regs[0][22].CLK
Clk => regs[0][23].CLK
Clk => regs[0][24].CLK
Clk => regs[0][25].CLK
Clk => regs[0][26].CLK
Clk => regs[0][27].CLK
Clk => regs[0][28].CLK
Clk => regs[0][29].CLK
Clk => regs[0][30].CLK
Clk => regs[0][31].CLK
Clk => regs[1][0].CLK
Clk => regs[1][1].CLK
Clk => regs[1][2].CLK
Clk => regs[1][3].CLK
Clk => regs[1][4].CLK
Clk => regs[1][5].CLK
Clk => regs[1][6].CLK
Clk => regs[1][7].CLK
Clk => regs[1][8].CLK
Clk => regs[1][9].CLK
Clk => regs[1][10].CLK
Clk => regs[1][11].CLK
Clk => regs[1][12].CLK
Clk => regs[1][13].CLK
Clk => regs[1][14].CLK
Clk => regs[1][15].CLK
Clk => regs[1][16].CLK
Clk => regs[1][17].CLK
Clk => regs[1][18].CLK
Clk => regs[1][19].CLK
Clk => regs[1][20].CLK
Clk => regs[1][21].CLK
Clk => regs[1][22].CLK
Clk => regs[1][23].CLK
Clk => regs[1][24].CLK
Clk => regs[1][25].CLK
Clk => regs[1][26].CLK
Clk => regs[1][27].CLK
Clk => regs[1][28].CLK
Clk => regs[1][29].CLK
Clk => regs[1][30].CLK
Clk => regs[1][31].CLK
Clk => regs[2][0].CLK
Clk => regs[2][1].CLK
Clk => regs[2][2].CLK
Clk => regs[2][3].CLK
Clk => regs[2][4].CLK
Clk => regs[2][5].CLK
Clk => regs[2][6].CLK
Clk => regs[2][7].CLK
Clk => regs[2][8].CLK
Clk => regs[2][9].CLK
Clk => regs[2][10].CLK
Clk => regs[2][11].CLK
Clk => regs[2][12].CLK
Clk => regs[2][13].CLK
Clk => regs[2][14].CLK
Clk => regs[2][15].CLK
Clk => regs[2][16].CLK
Clk => regs[2][17].CLK
Clk => regs[2][18].CLK
Clk => regs[2][19].CLK
Clk => regs[2][20].CLK
Clk => regs[2][21].CLK
Clk => regs[2][22].CLK
Clk => regs[2][23].CLK
Clk => regs[2][24].CLK
Clk => regs[2][25].CLK
Clk => regs[2][26].CLK
Clk => regs[2][27].CLK
Clk => regs[2][28].CLK
Clk => regs[2][29].CLK
Clk => regs[2][30].CLK
Clk => regs[2][31].CLK
Clk => regs[3][0].CLK
Clk => regs[3][1].CLK
Clk => regs[3][2].CLK
Clk => regs[3][3].CLK
Clk => regs[3][4].CLK
Clk => regs[3][5].CLK
Clk => regs[3][6].CLK
Clk => regs[3][7].CLK
Clk => regs[3][8].CLK
Clk => regs[3][9].CLK
Clk => regs[3][10].CLK
Clk => regs[3][11].CLK
Clk => regs[3][12].CLK
Clk => regs[3][13].CLK
Clk => regs[3][14].CLK
Clk => regs[3][15].CLK
Clk => regs[3][16].CLK
Clk => regs[3][17].CLK
Clk => regs[3][18].CLK
Clk => regs[3][19].CLK
Clk => regs[3][20].CLK
Clk => regs[3][21].CLK
Clk => regs[3][22].CLK
Clk => regs[3][23].CLK
Clk => regs[3][24].CLK
Clk => regs[3][25].CLK
Clk => regs[3][26].CLK
Clk => regs[3][27].CLK
Clk => regs[3][28].CLK
Clk => regs[3][29].CLK
Clk => regs[3][30].CLK
Clk => regs[3][31].CLK
Clk => regs[4][0].CLK
Clk => regs[4][1].CLK
Clk => regs[4][2].CLK
Clk => regs[4][3].CLK
Clk => regs[4][4].CLK
Clk => regs[4][5].CLK
Clk => regs[4][6].CLK
Clk => regs[4][7].CLK
Clk => regs[4][8].CLK
Clk => regs[4][9].CLK
Clk => regs[4][10].CLK
Clk => regs[4][11].CLK
Clk => regs[4][12].CLK
Clk => regs[4][13].CLK
Clk => regs[4][14].CLK
Clk => regs[4][15].CLK
Clk => regs[4][16].CLK
Clk => regs[4][17].CLK
Clk => regs[4][18].CLK
Clk => regs[4][19].CLK
Clk => regs[4][20].CLK
Clk => regs[4][21].CLK
Clk => regs[4][22].CLK
Clk => regs[4][23].CLK
Clk => regs[4][24].CLK
Clk => regs[4][25].CLK
Clk => regs[4][26].CLK
Clk => regs[4][27].CLK
Clk => regs[4][28].CLK
Clk => regs[4][29].CLK
Clk => regs[4][30].CLK
Clk => regs[4][31].CLK
Clk => regs[5][0].CLK
Clk => regs[5][1].CLK
Clk => regs[5][2].CLK
Clk => regs[5][3].CLK
Clk => regs[5][4].CLK
Clk => regs[5][5].CLK
Clk => regs[5][6].CLK
Clk => regs[5][7].CLK
Clk => regs[5][8].CLK
Clk => regs[5][9].CLK
Clk => regs[5][10].CLK
Clk => regs[5][11].CLK
Clk => regs[5][12].CLK
Clk => regs[5][13].CLK
Clk => regs[5][14].CLK
Clk => regs[5][15].CLK
Clk => regs[5][16].CLK
Clk => regs[5][17].CLK
Clk => regs[5][18].CLK
Clk => regs[5][19].CLK
Clk => regs[5][20].CLK
Clk => regs[5][21].CLK
Clk => regs[5][22].CLK
Clk => regs[5][23].CLK
Clk => regs[5][24].CLK
Clk => regs[5][25].CLK
Clk => regs[5][26].CLK
Clk => regs[5][27].CLK
Clk => regs[5][28].CLK
Clk => regs[5][29].CLK
Clk => regs[5][30].CLK
Clk => regs[5][31].CLK
Clk => regs[6][0].CLK
Clk => regs[6][1].CLK
Clk => regs[6][2].CLK
Clk => regs[6][3].CLK
Clk => regs[6][4].CLK
Clk => regs[6][5].CLK
Clk => regs[6][6].CLK
Clk => regs[6][7].CLK
Clk => regs[6][8].CLK
Clk => regs[6][9].CLK
Clk => regs[6][10].CLK
Clk => regs[6][11].CLK
Clk => regs[6][12].CLK
Clk => regs[6][13].CLK
Clk => regs[6][14].CLK
Clk => regs[6][15].CLK
Clk => regs[6][16].CLK
Clk => regs[6][17].CLK
Clk => regs[6][18].CLK
Clk => regs[6][19].CLK
Clk => regs[6][20].CLK
Clk => regs[6][21].CLK
Clk => regs[6][22].CLK
Clk => regs[6][23].CLK
Clk => regs[6][24].CLK
Clk => regs[6][25].CLK
Clk => regs[6][26].CLK
Clk => regs[6][27].CLK
Clk => regs[6][28].CLK
Clk => regs[6][29].CLK
Clk => regs[6][30].CLK
Clk => regs[6][31].CLK
Clk => regs[7][0].CLK
Clk => regs[7][1].CLK
Clk => regs[7][2].CLK
Clk => regs[7][3].CLK
Clk => regs[7][4].CLK
Clk => regs[7][5].CLK
Clk => regs[7][6].CLK
Clk => regs[7][7].CLK
Clk => regs[7][8].CLK
Clk => regs[7][9].CLK
Clk => regs[7][10].CLK
Clk => regs[7][11].CLK
Clk => regs[7][12].CLK
Clk => regs[7][13].CLK
Clk => regs[7][14].CLK
Clk => regs[7][15].CLK
Clk => regs[7][16].CLK
Clk => regs[7][17].CLK
Clk => regs[7][18].CLK
Clk => regs[7][19].CLK
Clk => regs[7][20].CLK
Clk => regs[7][21].CLK
Clk => regs[7][22].CLK
Clk => regs[7][23].CLK
Clk => regs[7][24].CLK
Clk => regs[7][25].CLK
Clk => regs[7][26].CLK
Clk => regs[7][27].CLK
Clk => regs[7][28].CLK
Clk => regs[7][29].CLK
Clk => regs[7][30].CLK
Clk => regs[7][31].CLK
Clk => regs[8][0].CLK
Clk => regs[8][1].CLK
Clk => regs[8][2].CLK
Clk => regs[8][3].CLK
Clk => regs[8][4].CLK
Clk => regs[8][5].CLK
Clk => regs[8][6].CLK
Clk => regs[8][7].CLK
Clk => regs[8][8].CLK
Clk => regs[8][9].CLK
Clk => regs[8][10].CLK
Clk => regs[8][11].CLK
Clk => regs[8][12].CLK
Clk => regs[8][13].CLK
Clk => regs[8][14].CLK
Clk => regs[8][15].CLK
Clk => regs[8][16].CLK
Clk => regs[8][17].CLK
Clk => regs[8][18].CLK
Clk => regs[8][19].CLK
Clk => regs[8][20].CLK
Clk => regs[8][21].CLK
Clk => regs[8][22].CLK
Clk => regs[8][23].CLK
Clk => regs[8][24].CLK
Clk => regs[8][25].CLK
Clk => regs[8][26].CLK
Clk => regs[8][27].CLK
Clk => regs[8][28].CLK
Clk => regs[8][29].CLK
Clk => regs[8][30].CLK
Clk => regs[8][31].CLK
Clk => regs[9][0].CLK
Clk => regs[9][1].CLK
Clk => regs[9][2].CLK
Clk => regs[9][3].CLK
Clk => regs[9][4].CLK
Clk => regs[9][5].CLK
Clk => regs[9][6].CLK
Clk => regs[9][7].CLK
Clk => regs[9][8].CLK
Clk => regs[9][9].CLK
Clk => regs[9][10].CLK
Clk => regs[9][11].CLK
Clk => regs[9][12].CLK
Clk => regs[9][13].CLK
Clk => regs[9][14].CLK
Clk => regs[9][15].CLK
Clk => regs[9][16].CLK
Clk => regs[9][17].CLK
Clk => regs[9][18].CLK
Clk => regs[9][19].CLK
Clk => regs[9][20].CLK
Clk => regs[9][21].CLK
Clk => regs[9][22].CLK
Clk => regs[9][23].CLK
Clk => regs[9][24].CLK
Clk => regs[9][25].CLK
Clk => regs[9][26].CLK
Clk => regs[9][27].CLK
Clk => regs[9][28].CLK
Clk => regs[9][29].CLK
Clk => regs[9][30].CLK
Clk => regs[9][31].CLK
Clk => regs[10][0].CLK
Clk => regs[10][1].CLK
Clk => regs[10][2].CLK
Clk => regs[10][3].CLK
Clk => regs[10][4].CLK
Clk => regs[10][5].CLK
Clk => regs[10][6].CLK
Clk => regs[10][7].CLK
Clk => regs[10][8].CLK
Clk => regs[10][9].CLK
Clk => regs[10][10].CLK
Clk => regs[10][11].CLK
Clk => regs[10][12].CLK
Clk => regs[10][13].CLK
Clk => regs[10][14].CLK
Clk => regs[10][15].CLK
Clk => regs[10][16].CLK
Clk => regs[10][17].CLK
Clk => regs[10][18].CLK
Clk => regs[10][19].CLK
Clk => regs[10][20].CLK
Clk => regs[10][21].CLK
Clk => regs[10][22].CLK
Clk => regs[10][23].CLK
Clk => regs[10][24].CLK
Clk => regs[10][25].CLK
Clk => regs[10][26].CLK
Clk => regs[10][27].CLK
Clk => regs[10][28].CLK
Clk => regs[10][29].CLK
Clk => regs[10][30].CLK
Clk => regs[10][31].CLK
Clk => regs[11][0].CLK
Clk => regs[11][1].CLK
Clk => regs[11][2].CLK
Clk => regs[11][3].CLK
Clk => regs[11][4].CLK
Clk => regs[11][5].CLK
Clk => regs[11][6].CLK
Clk => regs[11][7].CLK
Clk => regs[11][8].CLK
Clk => regs[11][9].CLK
Clk => regs[11][10].CLK
Clk => regs[11][11].CLK
Clk => regs[11][12].CLK
Clk => regs[11][13].CLK
Clk => regs[11][14].CLK
Clk => regs[11][15].CLK
Clk => regs[11][16].CLK
Clk => regs[11][17].CLK
Clk => regs[11][18].CLK
Clk => regs[11][19].CLK
Clk => regs[11][20].CLK
Clk => regs[11][21].CLK
Clk => regs[11][22].CLK
Clk => regs[11][23].CLK
Clk => regs[11][24].CLK
Clk => regs[11][25].CLK
Clk => regs[11][26].CLK
Clk => regs[11][27].CLK
Clk => regs[11][28].CLK
Clk => regs[11][29].CLK
Clk => regs[11][30].CLK
Clk => regs[11][31].CLK
Clk => regs[12][0].CLK
Clk => regs[12][1].CLK
Clk => regs[12][2].CLK
Clk => regs[12][3].CLK
Clk => regs[12][4].CLK
Clk => regs[12][5].CLK
Clk => regs[12][6].CLK
Clk => regs[12][7].CLK
Clk => regs[12][8].CLK
Clk => regs[12][9].CLK
Clk => regs[12][10].CLK
Clk => regs[12][11].CLK
Clk => regs[12][12].CLK
Clk => regs[12][13].CLK
Clk => regs[12][14].CLK
Clk => regs[12][15].CLK
Clk => regs[12][16].CLK
Clk => regs[12][17].CLK
Clk => regs[12][18].CLK
Clk => regs[12][19].CLK
Clk => regs[12][20].CLK
Clk => regs[12][21].CLK
Clk => regs[12][22].CLK
Clk => regs[12][23].CLK
Clk => regs[12][24].CLK
Clk => regs[12][25].CLK
Clk => regs[12][26].CLK
Clk => regs[12][27].CLK
Clk => regs[12][28].CLK
Clk => regs[12][29].CLK
Clk => regs[12][30].CLK
Clk => regs[12][31].CLK
Clk => regs[13][0].CLK
Clk => regs[13][1].CLK
Clk => regs[13][2].CLK
Clk => regs[13][3].CLK
Clk => regs[13][4].CLK
Clk => regs[13][5].CLK
Clk => regs[13][6].CLK
Clk => regs[13][7].CLK
Clk => regs[13][8].CLK
Clk => regs[13][9].CLK
Clk => regs[13][10].CLK
Clk => regs[13][11].CLK
Clk => regs[13][12].CLK
Clk => regs[13][13].CLK
Clk => regs[13][14].CLK
Clk => regs[13][15].CLK
Clk => regs[13][16].CLK
Clk => regs[13][17].CLK
Clk => regs[13][18].CLK
Clk => regs[13][19].CLK
Clk => regs[13][20].CLK
Clk => regs[13][21].CLK
Clk => regs[13][22].CLK
Clk => regs[13][23].CLK
Clk => regs[13][24].CLK
Clk => regs[13][25].CLK
Clk => regs[13][26].CLK
Clk => regs[13][27].CLK
Clk => regs[13][28].CLK
Clk => regs[13][29].CLK
Clk => regs[13][30].CLK
Clk => regs[13][31].CLK
Clk => regs[14][0].CLK
Clk => regs[14][1].CLK
Clk => regs[14][2].CLK
Clk => regs[14][3].CLK
Clk => regs[14][4].CLK
Clk => regs[14][5].CLK
Clk => regs[14][6].CLK
Clk => regs[14][7].CLK
Clk => regs[14][8].CLK
Clk => regs[14][9].CLK
Clk => regs[14][10].CLK
Clk => regs[14][11].CLK
Clk => regs[14][12].CLK
Clk => regs[14][13].CLK
Clk => regs[14][14].CLK
Clk => regs[14][15].CLK
Clk => regs[14][16].CLK
Clk => regs[14][17].CLK
Clk => regs[14][18].CLK
Clk => regs[14][19].CLK
Clk => regs[14][20].CLK
Clk => regs[14][21].CLK
Clk => regs[14][22].CLK
Clk => regs[14][23].CLK
Clk => regs[14][24].CLK
Clk => regs[14][25].CLK
Clk => regs[14][26].CLK
Clk => regs[14][27].CLK
Clk => regs[14][28].CLK
Clk => regs[14][29].CLK
Clk => regs[14][30].CLK
Clk => regs[14][31].CLK
Clk => regs[15][0].CLK
Clk => regs[15][1].CLK
Clk => regs[15][2].CLK
Clk => regs[15][3].CLK
Clk => regs[15][4].CLK
Clk => regs[15][5].CLK
Clk => regs[15][6].CLK
Clk => regs[15][7].CLK
Clk => regs[15][8].CLK
Clk => regs[15][9].CLK
Clk => regs[15][10].CLK
Clk => regs[15][11].CLK
Clk => regs[15][12].CLK
Clk => regs[15][13].CLK
Clk => regs[15][14].CLK
Clk => regs[15][15].CLK
Clk => regs[15][16].CLK
Clk => regs[15][17].CLK
Clk => regs[15][18].CLK
Clk => regs[15][19].CLK
Clk => regs[15][20].CLK
Clk => regs[15][21].CLK
Clk => regs[15][22].CLK
Clk => regs[15][23].CLK
Clk => regs[15][24].CLK
Clk => regs[15][25].CLK
Clk => regs[15][26].CLK
Clk => regs[15][27].CLK
Clk => regs[15][28].CLK
Clk => regs[15][29].CLK
Clk => regs[15][30].CLK
Clk => regs[15][31].CLK
Clk => regs[16][0].CLK
Clk => regs[16][1].CLK
Clk => regs[16][2].CLK
Clk => regs[16][3].CLK
Clk => regs[16][4].CLK
Clk => regs[16][5].CLK
Clk => regs[16][6].CLK
Clk => regs[16][7].CLK
Clk => regs[16][8].CLK
Clk => regs[16][9].CLK
Clk => regs[16][10].CLK
Clk => regs[16][11].CLK
Clk => regs[16][12].CLK
Clk => regs[16][13].CLK
Clk => regs[16][14].CLK
Clk => regs[16][15].CLK
Clk => regs[16][16].CLK
Clk => regs[16][17].CLK
Clk => regs[16][18].CLK
Clk => regs[16][19].CLK
Clk => regs[16][20].CLK
Clk => regs[16][21].CLK
Clk => regs[16][22].CLK
Clk => regs[16][23].CLK
Clk => regs[16][24].CLK
Clk => regs[16][25].CLK
Clk => regs[16][26].CLK
Clk => regs[16][27].CLK
Clk => regs[16][28].CLK
Clk => regs[16][29].CLK
Clk => regs[16][30].CLK
Clk => regs[16][31].CLK
Clk => regs[17][0].CLK
Clk => regs[17][1].CLK
Clk => regs[17][2].CLK
Clk => regs[17][3].CLK
Clk => regs[17][4].CLK
Clk => regs[17][5].CLK
Clk => regs[17][6].CLK
Clk => regs[17][7].CLK
Clk => regs[17][8].CLK
Clk => regs[17][9].CLK
Clk => regs[17][10].CLK
Clk => regs[17][11].CLK
Clk => regs[17][12].CLK
Clk => regs[17][13].CLK
Clk => regs[17][14].CLK
Clk => regs[17][15].CLK
Clk => regs[17][16].CLK
Clk => regs[17][17].CLK
Clk => regs[17][18].CLK
Clk => regs[17][19].CLK
Clk => regs[17][20].CLK
Clk => regs[17][21].CLK
Clk => regs[17][22].CLK
Clk => regs[17][23].CLK
Clk => regs[17][24].CLK
Clk => regs[17][25].CLK
Clk => regs[17][26].CLK
Clk => regs[17][27].CLK
Clk => regs[17][28].CLK
Clk => regs[17][29].CLK
Clk => regs[17][30].CLK
Clk => regs[17][31].CLK
Clk => regs[18][0].CLK
Clk => regs[18][1].CLK
Clk => regs[18][2].CLK
Clk => regs[18][3].CLK
Clk => regs[18][4].CLK
Clk => regs[18][5].CLK
Clk => regs[18][6].CLK
Clk => regs[18][7].CLK
Clk => regs[18][8].CLK
Clk => regs[18][9].CLK
Clk => regs[18][10].CLK
Clk => regs[18][11].CLK
Clk => regs[18][12].CLK
Clk => regs[18][13].CLK
Clk => regs[18][14].CLK
Clk => regs[18][15].CLK
Clk => regs[18][16].CLK
Clk => regs[18][17].CLK
Clk => regs[18][18].CLK
Clk => regs[18][19].CLK
Clk => regs[18][20].CLK
Clk => regs[18][21].CLK
Clk => regs[18][22].CLK
Clk => regs[18][23].CLK
Clk => regs[18][24].CLK
Clk => regs[18][25].CLK
Clk => regs[18][26].CLK
Clk => regs[18][27].CLK
Clk => regs[18][28].CLK
Clk => regs[18][29].CLK
Clk => regs[18][30].CLK
Clk => regs[18][31].CLK
Clk => regs[19][0].CLK
Clk => regs[19][1].CLK
Clk => regs[19][2].CLK
Clk => regs[19][3].CLK
Clk => regs[19][4].CLK
Clk => regs[19][5].CLK
Clk => regs[19][6].CLK
Clk => regs[19][7].CLK
Clk => regs[19][8].CLK
Clk => regs[19][9].CLK
Clk => regs[19][10].CLK
Clk => regs[19][11].CLK
Clk => regs[19][12].CLK
Clk => regs[19][13].CLK
Clk => regs[19][14].CLK
Clk => regs[19][15].CLK
Clk => regs[19][16].CLK
Clk => regs[19][17].CLK
Clk => regs[19][18].CLK
Clk => regs[19][19].CLK
Clk => regs[19][20].CLK
Clk => regs[19][21].CLK
Clk => regs[19][22].CLK
Clk => regs[19][23].CLK
Clk => regs[19][24].CLK
Clk => regs[19][25].CLK
Clk => regs[19][26].CLK
Clk => regs[19][27].CLK
Clk => regs[19][28].CLK
Clk => regs[19][29].CLK
Clk => regs[19][30].CLK
Clk => regs[19][31].CLK
Clk => regs[20][0].CLK
Clk => regs[20][1].CLK
Clk => regs[20][2].CLK
Clk => regs[20][3].CLK
Clk => regs[20][4].CLK
Clk => regs[20][5].CLK
Clk => regs[20][6].CLK
Clk => regs[20][7].CLK
Clk => regs[20][8].CLK
Clk => regs[20][9].CLK
Clk => regs[20][10].CLK
Clk => regs[20][11].CLK
Clk => regs[20][12].CLK
Clk => regs[20][13].CLK
Clk => regs[20][14].CLK
Clk => regs[20][15].CLK
Clk => regs[20][16].CLK
Clk => regs[20][17].CLK
Clk => regs[20][18].CLK
Clk => regs[20][19].CLK
Clk => regs[20][20].CLK
Clk => regs[20][21].CLK
Clk => regs[20][22].CLK
Clk => regs[20][23].CLK
Clk => regs[20][24].CLK
Clk => regs[20][25].CLK
Clk => regs[20][26].CLK
Clk => regs[20][27].CLK
Clk => regs[20][28].CLK
Clk => regs[20][29].CLK
Clk => regs[20][30].CLK
Clk => regs[20][31].CLK
Clk => regs[21][0].CLK
Clk => regs[21][1].CLK
Clk => regs[21][2].CLK
Clk => regs[21][3].CLK
Clk => regs[21][4].CLK
Clk => regs[21][5].CLK
Clk => regs[21][6].CLK
Clk => regs[21][7].CLK
Clk => regs[21][8].CLK
Clk => regs[21][9].CLK
Clk => regs[21][10].CLK
Clk => regs[21][11].CLK
Clk => regs[21][12].CLK
Clk => regs[21][13].CLK
Clk => regs[21][14].CLK
Clk => regs[21][15].CLK
Clk => regs[21][16].CLK
Clk => regs[21][17].CLK
Clk => regs[21][18].CLK
Clk => regs[21][19].CLK
Clk => regs[21][20].CLK
Clk => regs[21][21].CLK
Clk => regs[21][22].CLK
Clk => regs[21][23].CLK
Clk => regs[21][24].CLK
Clk => regs[21][25].CLK
Clk => regs[21][26].CLK
Clk => regs[21][27].CLK
Clk => regs[21][28].CLK
Clk => regs[21][29].CLK
Clk => regs[21][30].CLK
Clk => regs[21][31].CLK
Clk => regs[22][0].CLK
Clk => regs[22][1].CLK
Clk => regs[22][2].CLK
Clk => regs[22][3].CLK
Clk => regs[22][4].CLK
Clk => regs[22][5].CLK
Clk => regs[22][6].CLK
Clk => regs[22][7].CLK
Clk => regs[22][8].CLK
Clk => regs[22][9].CLK
Clk => regs[22][10].CLK
Clk => regs[22][11].CLK
Clk => regs[22][12].CLK
Clk => regs[22][13].CLK
Clk => regs[22][14].CLK
Clk => regs[22][15].CLK
Clk => regs[22][16].CLK
Clk => regs[22][17].CLK
Clk => regs[22][18].CLK
Clk => regs[22][19].CLK
Clk => regs[22][20].CLK
Clk => regs[22][21].CLK
Clk => regs[22][22].CLK
Clk => regs[22][23].CLK
Clk => regs[22][24].CLK
Clk => regs[22][25].CLK
Clk => regs[22][26].CLK
Clk => regs[22][27].CLK
Clk => regs[22][28].CLK
Clk => regs[22][29].CLK
Clk => regs[22][30].CLK
Clk => regs[22][31].CLK
Clk => regs[23][0].CLK
Clk => regs[23][1].CLK
Clk => regs[23][2].CLK
Clk => regs[23][3].CLK
Clk => regs[23][4].CLK
Clk => regs[23][5].CLK
Clk => regs[23][6].CLK
Clk => regs[23][7].CLK
Clk => regs[23][8].CLK
Clk => regs[23][9].CLK
Clk => regs[23][10].CLK
Clk => regs[23][11].CLK
Clk => regs[23][12].CLK
Clk => regs[23][13].CLK
Clk => regs[23][14].CLK
Clk => regs[23][15].CLK
Clk => regs[23][16].CLK
Clk => regs[23][17].CLK
Clk => regs[23][18].CLK
Clk => regs[23][19].CLK
Clk => regs[23][20].CLK
Clk => regs[23][21].CLK
Clk => regs[23][22].CLK
Clk => regs[23][23].CLK
Clk => regs[23][24].CLK
Clk => regs[23][25].CLK
Clk => regs[23][26].CLK
Clk => regs[23][27].CLK
Clk => regs[23][28].CLK
Clk => regs[23][29].CLK
Clk => regs[23][30].CLK
Clk => regs[23][31].CLK
Clk => regs[24][0].CLK
Clk => regs[24][1].CLK
Clk => regs[24][2].CLK
Clk => regs[24][3].CLK
Clk => regs[24][4].CLK
Clk => regs[24][5].CLK
Clk => regs[24][6].CLK
Clk => regs[24][7].CLK
Clk => regs[24][8].CLK
Clk => regs[24][9].CLK
Clk => regs[24][10].CLK
Clk => regs[24][11].CLK
Clk => regs[24][12].CLK
Clk => regs[24][13].CLK
Clk => regs[24][14].CLK
Clk => regs[24][15].CLK
Clk => regs[24][16].CLK
Clk => regs[24][17].CLK
Clk => regs[24][18].CLK
Clk => regs[24][19].CLK
Clk => regs[24][20].CLK
Clk => regs[24][21].CLK
Clk => regs[24][22].CLK
Clk => regs[24][23].CLK
Clk => regs[24][24].CLK
Clk => regs[24][25].CLK
Clk => regs[24][26].CLK
Clk => regs[24][27].CLK
Clk => regs[24][28].CLK
Clk => regs[24][29].CLK
Clk => regs[24][30].CLK
Clk => regs[24][31].CLK
Clk => regs[25][0].CLK
Clk => regs[25][1].CLK
Clk => regs[25][2].CLK
Clk => regs[25][3].CLK
Clk => regs[25][4].CLK
Clk => regs[25][5].CLK
Clk => regs[25][6].CLK
Clk => regs[25][7].CLK
Clk => regs[25][8].CLK
Clk => regs[25][9].CLK
Clk => regs[25][10].CLK
Clk => regs[25][11].CLK
Clk => regs[25][12].CLK
Clk => regs[25][13].CLK
Clk => regs[25][14].CLK
Clk => regs[25][15].CLK
Clk => regs[25][16].CLK
Clk => regs[25][17].CLK
Clk => regs[25][18].CLK
Clk => regs[25][19].CLK
Clk => regs[25][20].CLK
Clk => regs[25][21].CLK
Clk => regs[25][22].CLK
Clk => regs[25][23].CLK
Clk => regs[25][24].CLK
Clk => regs[25][25].CLK
Clk => regs[25][26].CLK
Clk => regs[25][27].CLK
Clk => regs[25][28].CLK
Clk => regs[25][29].CLK
Clk => regs[25][30].CLK
Clk => regs[25][31].CLK
Clk => regs[26][0].CLK
Clk => regs[26][1].CLK
Clk => regs[26][2].CLK
Clk => regs[26][3].CLK
Clk => regs[26][4].CLK
Clk => regs[26][5].CLK
Clk => regs[26][6].CLK
Clk => regs[26][7].CLK
Clk => regs[26][8].CLK
Clk => regs[26][9].CLK
Clk => regs[26][10].CLK
Clk => regs[26][11].CLK
Clk => regs[26][12].CLK
Clk => regs[26][13].CLK
Clk => regs[26][14].CLK
Clk => regs[26][15].CLK
Clk => regs[26][16].CLK
Clk => regs[26][17].CLK
Clk => regs[26][18].CLK
Clk => regs[26][19].CLK
Clk => regs[26][20].CLK
Clk => regs[26][21].CLK
Clk => regs[26][22].CLK
Clk => regs[26][23].CLK
Clk => regs[26][24].CLK
Clk => regs[26][25].CLK
Clk => regs[26][26].CLK
Clk => regs[26][27].CLK
Clk => regs[26][28].CLK
Clk => regs[26][29].CLK
Clk => regs[26][30].CLK
Clk => regs[26][31].CLK
Clk => regs[27][0].CLK
Clk => regs[27][1].CLK
Clk => regs[27][2].CLK
Clk => regs[27][3].CLK
Clk => regs[27][4].CLK
Clk => regs[27][5].CLK
Clk => regs[27][6].CLK
Clk => regs[27][7].CLK
Clk => regs[27][8].CLK
Clk => regs[27][9].CLK
Clk => regs[27][10].CLK
Clk => regs[27][11].CLK
Clk => regs[27][12].CLK
Clk => regs[27][13].CLK
Clk => regs[27][14].CLK
Clk => regs[27][15].CLK
Clk => regs[27][16].CLK
Clk => regs[27][17].CLK
Clk => regs[27][18].CLK
Clk => regs[27][19].CLK
Clk => regs[27][20].CLK
Clk => regs[27][21].CLK
Clk => regs[27][22].CLK
Clk => regs[27][23].CLK
Clk => regs[27][24].CLK
Clk => regs[27][25].CLK
Clk => regs[27][26].CLK
Clk => regs[27][27].CLK
Clk => regs[27][28].CLK
Clk => regs[27][29].CLK
Clk => regs[27][30].CLK
Clk => regs[27][31].CLK
Clk => regs[28][0].CLK
Clk => regs[28][1].CLK
Clk => regs[28][2].CLK
Clk => regs[28][3].CLK
Clk => regs[28][4].CLK
Clk => regs[28][5].CLK
Clk => regs[28][6].CLK
Clk => regs[28][7].CLK
Clk => regs[28][8].CLK
Clk => regs[28][9].CLK
Clk => regs[28][10].CLK
Clk => regs[28][11].CLK
Clk => regs[28][12].CLK
Clk => regs[28][13].CLK
Clk => regs[28][14].CLK
Clk => regs[28][15].CLK
Clk => regs[28][16].CLK
Clk => regs[28][17].CLK
Clk => regs[28][18].CLK
Clk => regs[28][19].CLK
Clk => regs[28][20].CLK
Clk => regs[28][21].CLK
Clk => regs[28][22].CLK
Clk => regs[28][23].CLK
Clk => regs[28][24].CLK
Clk => regs[28][25].CLK
Clk => regs[28][26].CLK
Clk => regs[28][27].CLK
Clk => regs[28][28].CLK
Clk => regs[28][29].CLK
Clk => regs[28][30].CLK
Clk => regs[28][31].CLK
Clk => regs[29][0].CLK
Clk => regs[29][1].CLK
Clk => regs[29][2].CLK
Clk => regs[29][3].CLK
Clk => regs[29][4].CLK
Clk => regs[29][5].CLK
Clk => regs[29][6].CLK
Clk => regs[29][7].CLK
Clk => regs[29][8].CLK
Clk => regs[29][9].CLK
Clk => regs[29][10].CLK
Clk => regs[29][11].CLK
Clk => regs[29][12].CLK
Clk => regs[29][13].CLK
Clk => regs[29][14].CLK
Clk => regs[29][15].CLK
Clk => regs[29][16].CLK
Clk => regs[29][17].CLK
Clk => regs[29][18].CLK
Clk => regs[29][19].CLK
Clk => regs[29][20].CLK
Clk => regs[29][21].CLK
Clk => regs[29][22].CLK
Clk => regs[29][23].CLK
Clk => regs[29][24].CLK
Clk => regs[29][25].CLK
Clk => regs[29][26].CLK
Clk => regs[29][27].CLK
Clk => regs[29][28].CLK
Clk => regs[29][29].CLK
Clk => regs[29][30].CLK
Clk => regs[29][31].CLK
Clk => regs[30][0].CLK
Clk => regs[30][1].CLK
Clk => regs[30][2].CLK
Clk => regs[30][3].CLK
Clk => regs[30][4].CLK
Clk => regs[30][5].CLK
Clk => regs[30][6].CLK
Clk => regs[30][7].CLK
Clk => regs[30][8].CLK
Clk => regs[30][9].CLK
Clk => regs[30][10].CLK
Clk => regs[30][11].CLK
Clk => regs[30][12].CLK
Clk => regs[30][13].CLK
Clk => regs[30][14].CLK
Clk => regs[30][15].CLK
Clk => regs[30][16].CLK
Clk => regs[30][17].CLK
Clk => regs[30][18].CLK
Clk => regs[30][19].CLK
Clk => regs[30][20].CLK
Clk => regs[30][21].CLK
Clk => regs[30][22].CLK
Clk => regs[30][23].CLK
Clk => regs[30][24].CLK
Clk => regs[30][25].CLK
Clk => regs[30][26].CLK
Clk => regs[30][27].CLK
Clk => regs[30][28].CLK
Clk => regs[30][29].CLK
Clk => regs[30][30].CLK
Clk => regs[30][31].CLK
Clk => regs[31][0].CLK
Clk => regs[31][1].CLK
Clk => regs[31][2].CLK
Clk => regs[31][3].CLK
Clk => regs[31][4].CLK
Clk => regs[31][5].CLK
Clk => regs[31][6].CLK
Clk => regs[31][7].CLK
Clk => regs[31][8].CLK
Clk => regs[31][9].CLK
Clk => regs[31][10].CLK
Clk => regs[31][11].CLK
Clk => regs[31][12].CLK
Clk => regs[31][13].CLK
Clk => regs[31][14].CLK
Clk => regs[31][15].CLK
Clk => regs[31][16].CLK
Clk => regs[31][17].CLK
Clk => regs[31][18].CLK
Clk => regs[31][19].CLK
Clk => regs[31][20].CLK
Clk => regs[31][21].CLK
Clk => regs[31][22].CLK
Clk => regs[31][23].CLK
Clk => regs[31][24].CLK
Clk => regs[31][25].CLK
Clk => regs[31][26].CLK
Clk => regs[31][27].CLK
Clk => regs[31][28].CLK
Clk => regs[31][29].CLK
Clk => regs[31][30].CLK
Clk => regs[31][31].CLK
ReadReg1[0] => Mux0.IN4
ReadReg1[0] => Mux1.IN4
ReadReg1[0] => Mux2.IN4
ReadReg1[0] => Mux3.IN4
ReadReg1[0] => Mux4.IN4
ReadReg1[0] => Mux5.IN4
ReadReg1[0] => Mux6.IN4
ReadReg1[0] => Mux7.IN4
ReadReg1[0] => Mux8.IN4
ReadReg1[0] => Mux9.IN4
ReadReg1[0] => Mux10.IN4
ReadReg1[0] => Mux11.IN4
ReadReg1[0] => Mux12.IN4
ReadReg1[0] => Mux13.IN4
ReadReg1[0] => Mux14.IN4
ReadReg1[0] => Mux15.IN4
ReadReg1[0] => Mux16.IN4
ReadReg1[0] => Mux17.IN4
ReadReg1[0] => Mux18.IN4
ReadReg1[0] => Mux19.IN4
ReadReg1[0] => Mux20.IN4
ReadReg1[0] => Mux21.IN4
ReadReg1[0] => Mux22.IN4
ReadReg1[0] => Mux23.IN4
ReadReg1[0] => Mux24.IN4
ReadReg1[0] => Mux25.IN4
ReadReg1[0] => Mux26.IN4
ReadReg1[0] => Mux27.IN4
ReadReg1[0] => Mux28.IN4
ReadReg1[0] => Mux29.IN4
ReadReg1[0] => Mux30.IN4
ReadReg1[0] => Mux31.IN4
ReadReg1[0] => Equal0.IN31
ReadReg1[1] => Mux0.IN3
ReadReg1[1] => Mux1.IN3
ReadReg1[1] => Mux2.IN3
ReadReg1[1] => Mux3.IN3
ReadReg1[1] => Mux4.IN3
ReadReg1[1] => Mux5.IN3
ReadReg1[1] => Mux6.IN3
ReadReg1[1] => Mux7.IN3
ReadReg1[1] => Mux8.IN3
ReadReg1[1] => Mux9.IN3
ReadReg1[1] => Mux10.IN3
ReadReg1[1] => Mux11.IN3
ReadReg1[1] => Mux12.IN3
ReadReg1[1] => Mux13.IN3
ReadReg1[1] => Mux14.IN3
ReadReg1[1] => Mux15.IN3
ReadReg1[1] => Mux16.IN3
ReadReg1[1] => Mux17.IN3
ReadReg1[1] => Mux18.IN3
ReadReg1[1] => Mux19.IN3
ReadReg1[1] => Mux20.IN3
ReadReg1[1] => Mux21.IN3
ReadReg1[1] => Mux22.IN3
ReadReg1[1] => Mux23.IN3
ReadReg1[1] => Mux24.IN3
ReadReg1[1] => Mux25.IN3
ReadReg1[1] => Mux26.IN3
ReadReg1[1] => Mux27.IN3
ReadReg1[1] => Mux28.IN3
ReadReg1[1] => Mux29.IN3
ReadReg1[1] => Mux30.IN3
ReadReg1[1] => Mux31.IN3
ReadReg1[1] => Equal0.IN30
ReadReg1[2] => Mux0.IN2
ReadReg1[2] => Mux1.IN2
ReadReg1[2] => Mux2.IN2
ReadReg1[2] => Mux3.IN2
ReadReg1[2] => Mux4.IN2
ReadReg1[2] => Mux5.IN2
ReadReg1[2] => Mux6.IN2
ReadReg1[2] => Mux7.IN2
ReadReg1[2] => Mux8.IN2
ReadReg1[2] => Mux9.IN2
ReadReg1[2] => Mux10.IN2
ReadReg1[2] => Mux11.IN2
ReadReg1[2] => Mux12.IN2
ReadReg1[2] => Mux13.IN2
ReadReg1[2] => Mux14.IN2
ReadReg1[2] => Mux15.IN2
ReadReg1[2] => Mux16.IN2
ReadReg1[2] => Mux17.IN2
ReadReg1[2] => Mux18.IN2
ReadReg1[2] => Mux19.IN2
ReadReg1[2] => Mux20.IN2
ReadReg1[2] => Mux21.IN2
ReadReg1[2] => Mux22.IN2
ReadReg1[2] => Mux23.IN2
ReadReg1[2] => Mux24.IN2
ReadReg1[2] => Mux25.IN2
ReadReg1[2] => Mux26.IN2
ReadReg1[2] => Mux27.IN2
ReadReg1[2] => Mux28.IN2
ReadReg1[2] => Mux29.IN2
ReadReg1[2] => Mux30.IN2
ReadReg1[2] => Mux31.IN2
ReadReg1[2] => Equal0.IN29
ReadReg1[3] => Mux0.IN1
ReadReg1[3] => Mux1.IN1
ReadReg1[3] => Mux2.IN1
ReadReg1[3] => Mux3.IN1
ReadReg1[3] => Mux4.IN1
ReadReg1[3] => Mux5.IN1
ReadReg1[3] => Mux6.IN1
ReadReg1[3] => Mux7.IN1
ReadReg1[3] => Mux8.IN1
ReadReg1[3] => Mux9.IN1
ReadReg1[3] => Mux10.IN1
ReadReg1[3] => Mux11.IN1
ReadReg1[3] => Mux12.IN1
ReadReg1[3] => Mux13.IN1
ReadReg1[3] => Mux14.IN1
ReadReg1[3] => Mux15.IN1
ReadReg1[3] => Mux16.IN1
ReadReg1[3] => Mux17.IN1
ReadReg1[3] => Mux18.IN1
ReadReg1[3] => Mux19.IN1
ReadReg1[3] => Mux20.IN1
ReadReg1[3] => Mux21.IN1
ReadReg1[3] => Mux22.IN1
ReadReg1[3] => Mux23.IN1
ReadReg1[3] => Mux24.IN1
ReadReg1[3] => Mux25.IN1
ReadReg1[3] => Mux26.IN1
ReadReg1[3] => Mux27.IN1
ReadReg1[3] => Mux28.IN1
ReadReg1[3] => Mux29.IN1
ReadReg1[3] => Mux30.IN1
ReadReg1[3] => Mux31.IN1
ReadReg1[3] => Equal0.IN28
ReadReg1[4] => Mux0.IN0
ReadReg1[4] => Mux1.IN0
ReadReg1[4] => Mux2.IN0
ReadReg1[4] => Mux3.IN0
ReadReg1[4] => Mux4.IN0
ReadReg1[4] => Mux5.IN0
ReadReg1[4] => Mux6.IN0
ReadReg1[4] => Mux7.IN0
ReadReg1[4] => Mux8.IN0
ReadReg1[4] => Mux9.IN0
ReadReg1[4] => Mux10.IN0
ReadReg1[4] => Mux11.IN0
ReadReg1[4] => Mux12.IN0
ReadReg1[4] => Mux13.IN0
ReadReg1[4] => Mux14.IN0
ReadReg1[4] => Mux15.IN0
ReadReg1[4] => Mux16.IN0
ReadReg1[4] => Mux17.IN0
ReadReg1[4] => Mux18.IN0
ReadReg1[4] => Mux19.IN0
ReadReg1[4] => Mux20.IN0
ReadReg1[4] => Mux21.IN0
ReadReg1[4] => Mux22.IN0
ReadReg1[4] => Mux23.IN0
ReadReg1[4] => Mux24.IN0
ReadReg1[4] => Mux25.IN0
ReadReg1[4] => Mux26.IN0
ReadReg1[4] => Mux27.IN0
ReadReg1[4] => Mux28.IN0
ReadReg1[4] => Mux29.IN0
ReadReg1[4] => Mux30.IN0
ReadReg1[4] => Mux31.IN0
ReadReg1[4] => Equal0.IN27
ReadReg2[0] => Mux32.IN4
ReadReg2[0] => Mux33.IN4
ReadReg2[0] => Mux34.IN4
ReadReg2[0] => Mux35.IN4
ReadReg2[0] => Mux36.IN4
ReadReg2[0] => Mux37.IN4
ReadReg2[0] => Mux38.IN4
ReadReg2[0] => Mux39.IN4
ReadReg2[0] => Mux40.IN4
ReadReg2[0] => Mux41.IN4
ReadReg2[0] => Mux42.IN4
ReadReg2[0] => Mux43.IN4
ReadReg2[0] => Mux44.IN4
ReadReg2[0] => Mux45.IN4
ReadReg2[0] => Mux46.IN4
ReadReg2[0] => Mux47.IN4
ReadReg2[0] => Mux48.IN4
ReadReg2[0] => Mux49.IN4
ReadReg2[0] => Mux50.IN4
ReadReg2[0] => Mux51.IN4
ReadReg2[0] => Mux52.IN4
ReadReg2[0] => Mux53.IN4
ReadReg2[0] => Mux54.IN4
ReadReg2[0] => Mux55.IN4
ReadReg2[0] => Mux56.IN4
ReadReg2[0] => Mux57.IN4
ReadReg2[0] => Mux58.IN4
ReadReg2[0] => Mux59.IN4
ReadReg2[0] => Mux60.IN4
ReadReg2[0] => Mux61.IN4
ReadReg2[0] => Mux62.IN4
ReadReg2[0] => Mux63.IN4
ReadReg2[0] => Equal1.IN31
ReadReg2[1] => Mux32.IN3
ReadReg2[1] => Mux33.IN3
ReadReg2[1] => Mux34.IN3
ReadReg2[1] => Mux35.IN3
ReadReg2[1] => Mux36.IN3
ReadReg2[1] => Mux37.IN3
ReadReg2[1] => Mux38.IN3
ReadReg2[1] => Mux39.IN3
ReadReg2[1] => Mux40.IN3
ReadReg2[1] => Mux41.IN3
ReadReg2[1] => Mux42.IN3
ReadReg2[1] => Mux43.IN3
ReadReg2[1] => Mux44.IN3
ReadReg2[1] => Mux45.IN3
ReadReg2[1] => Mux46.IN3
ReadReg2[1] => Mux47.IN3
ReadReg2[1] => Mux48.IN3
ReadReg2[1] => Mux49.IN3
ReadReg2[1] => Mux50.IN3
ReadReg2[1] => Mux51.IN3
ReadReg2[1] => Mux52.IN3
ReadReg2[1] => Mux53.IN3
ReadReg2[1] => Mux54.IN3
ReadReg2[1] => Mux55.IN3
ReadReg2[1] => Mux56.IN3
ReadReg2[1] => Mux57.IN3
ReadReg2[1] => Mux58.IN3
ReadReg2[1] => Mux59.IN3
ReadReg2[1] => Mux60.IN3
ReadReg2[1] => Mux61.IN3
ReadReg2[1] => Mux62.IN3
ReadReg2[1] => Mux63.IN3
ReadReg2[1] => Equal1.IN30
ReadReg2[2] => Mux32.IN2
ReadReg2[2] => Mux33.IN2
ReadReg2[2] => Mux34.IN2
ReadReg2[2] => Mux35.IN2
ReadReg2[2] => Mux36.IN2
ReadReg2[2] => Mux37.IN2
ReadReg2[2] => Mux38.IN2
ReadReg2[2] => Mux39.IN2
ReadReg2[2] => Mux40.IN2
ReadReg2[2] => Mux41.IN2
ReadReg2[2] => Mux42.IN2
ReadReg2[2] => Mux43.IN2
ReadReg2[2] => Mux44.IN2
ReadReg2[2] => Mux45.IN2
ReadReg2[2] => Mux46.IN2
ReadReg2[2] => Mux47.IN2
ReadReg2[2] => Mux48.IN2
ReadReg2[2] => Mux49.IN2
ReadReg2[2] => Mux50.IN2
ReadReg2[2] => Mux51.IN2
ReadReg2[2] => Mux52.IN2
ReadReg2[2] => Mux53.IN2
ReadReg2[2] => Mux54.IN2
ReadReg2[2] => Mux55.IN2
ReadReg2[2] => Mux56.IN2
ReadReg2[2] => Mux57.IN2
ReadReg2[2] => Mux58.IN2
ReadReg2[2] => Mux59.IN2
ReadReg2[2] => Mux60.IN2
ReadReg2[2] => Mux61.IN2
ReadReg2[2] => Mux62.IN2
ReadReg2[2] => Mux63.IN2
ReadReg2[2] => Equal1.IN29
ReadReg2[3] => Mux32.IN1
ReadReg2[3] => Mux33.IN1
ReadReg2[3] => Mux34.IN1
ReadReg2[3] => Mux35.IN1
ReadReg2[3] => Mux36.IN1
ReadReg2[3] => Mux37.IN1
ReadReg2[3] => Mux38.IN1
ReadReg2[3] => Mux39.IN1
ReadReg2[3] => Mux40.IN1
ReadReg2[3] => Mux41.IN1
ReadReg2[3] => Mux42.IN1
ReadReg2[3] => Mux43.IN1
ReadReg2[3] => Mux44.IN1
ReadReg2[3] => Mux45.IN1
ReadReg2[3] => Mux46.IN1
ReadReg2[3] => Mux47.IN1
ReadReg2[3] => Mux48.IN1
ReadReg2[3] => Mux49.IN1
ReadReg2[3] => Mux50.IN1
ReadReg2[3] => Mux51.IN1
ReadReg2[3] => Mux52.IN1
ReadReg2[3] => Mux53.IN1
ReadReg2[3] => Mux54.IN1
ReadReg2[3] => Mux55.IN1
ReadReg2[3] => Mux56.IN1
ReadReg2[3] => Mux57.IN1
ReadReg2[3] => Mux58.IN1
ReadReg2[3] => Mux59.IN1
ReadReg2[3] => Mux60.IN1
ReadReg2[3] => Mux61.IN1
ReadReg2[3] => Mux62.IN1
ReadReg2[3] => Mux63.IN1
ReadReg2[3] => Equal1.IN28
ReadReg2[4] => Mux32.IN0
ReadReg2[4] => Mux33.IN0
ReadReg2[4] => Mux34.IN0
ReadReg2[4] => Mux35.IN0
ReadReg2[4] => Mux36.IN0
ReadReg2[4] => Mux37.IN0
ReadReg2[4] => Mux38.IN0
ReadReg2[4] => Mux39.IN0
ReadReg2[4] => Mux40.IN0
ReadReg2[4] => Mux41.IN0
ReadReg2[4] => Mux42.IN0
ReadReg2[4] => Mux43.IN0
ReadReg2[4] => Mux44.IN0
ReadReg2[4] => Mux45.IN0
ReadReg2[4] => Mux46.IN0
ReadReg2[4] => Mux47.IN0
ReadReg2[4] => Mux48.IN0
ReadReg2[4] => Mux49.IN0
ReadReg2[4] => Mux50.IN0
ReadReg2[4] => Mux51.IN0
ReadReg2[4] => Mux52.IN0
ReadReg2[4] => Mux53.IN0
ReadReg2[4] => Mux54.IN0
ReadReg2[4] => Mux55.IN0
ReadReg2[4] => Mux56.IN0
ReadReg2[4] => Mux57.IN0
ReadReg2[4] => Mux58.IN0
ReadReg2[4] => Mux59.IN0
ReadReg2[4] => Mux60.IN0
ReadReg2[4] => Mux61.IN0
ReadReg2[4] => Mux62.IN0
ReadReg2[4] => Mux63.IN0
ReadReg2[4] => Equal1.IN27
WriteReg[0] => Decoder0.IN4
WriteReg[1] => Decoder0.IN3
WriteReg[2] => Decoder0.IN2
WriteReg[3] => Decoder0.IN1
WriteReg[4] => Decoder0.IN0
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[0] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[1] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[2] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[3] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[4] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[5] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[6] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[7] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[8] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[9] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[10] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[11] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[12] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[13] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[14] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[15] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[16] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[17] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[18] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[19] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[20] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[21] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[22] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[23] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[24] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[25] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[26] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[27] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[28] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[29] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[30] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
WriteData[31] => regs.DATAB
ImmiAddr[0] => Add0.IN64
ImmiAddr[1] => Add0.IN63
ImmiAddr[2] => Add0.IN62
ImmiAddr[3] => Add0.IN61
ImmiAddr[4] => Add0.IN60
ImmiAddr[5] => Add0.IN59
ImmiAddr[6] => Add0.IN58
ImmiAddr[7] => Add0.IN57
ImmiAddr[8] => Add0.IN56
ImmiAddr[9] => Add0.IN55
ImmiAddr[10] => Add0.IN54
ImmiAddr[11] => Add0.IN53
ImmiAddr[12] => Add0.IN52
ImmiAddr[13] => Add0.IN51
ImmiAddr[14] => Add0.IN50
ImmiAddr[15] => Add0.IN49
ImmiAddr[16] => Add0.IN48
ImmiAddr[17] => Add0.IN47
ImmiAddr[18] => Add0.IN46
ImmiAddr[19] => Add0.IN45
ImmiAddr[20] => Add0.IN44
ImmiAddr[21] => Add0.IN43
ImmiAddr[22] => Add0.IN42
ImmiAddr[23] => Add0.IN41
ImmiAddr[24] => Add0.IN40
ImmiAddr[25] => Add0.IN39
ImmiAddr[26] => Add0.IN38
ImmiAddr[27] => Add0.IN37
ImmiAddr[28] => Add0.IN36
ImmiAddr[29] => Add0.IN35
ImmiAddr[30] => Add0.IN34
ImmiAddr[31] => Add0.IN33
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs.OUTPUTSELECT
RegWrite => regs[0][0].ENA
RegWrite => regs[0][1].ENA
RegWrite => regs[0][2].ENA
RegWrite => regs[0][3].ENA
RegWrite => regs[0][4].ENA
RegWrite => regs[0][5].ENA
RegWrite => regs[0][6].ENA
RegWrite => regs[0][7].ENA
RegWrite => regs[0][8].ENA
RegWrite => regs[0][9].ENA
RegWrite => regs[0][10].ENA
RegWrite => regs[0][11].ENA
RegWrite => regs[0][12].ENA
RegWrite => regs[0][13].ENA
RegWrite => regs[0][14].ENA
RegWrite => regs[0][15].ENA
RegWrite => regs[0][16].ENA
RegWrite => regs[0][17].ENA
RegWrite => regs[0][18].ENA
RegWrite => regs[0][19].ENA
RegWrite => regs[0][20].ENA
RegWrite => regs[0][21].ENA
RegWrite => regs[0][22].ENA
RegWrite => regs[0][23].ENA
RegWrite => regs[0][24].ENA
RegWrite => regs[0][25].ENA
RegWrite => regs[0][26].ENA
RegWrite => regs[0][27].ENA
RegWrite => regs[0][28].ENA
RegWrite => regs[0][29].ENA
RegWrite => regs[0][30].ENA
RegWrite => regs[0][31].ENA
RegWrite => regs[1][0].ENA
RegWrite => regs[1][1].ENA
RegWrite => regs[1][2].ENA
RegWrite => regs[1][3].ENA
RegWrite => regs[1][4].ENA
RegWrite => regs[1][5].ENA
RegWrite => regs[1][6].ENA
RegWrite => regs[1][7].ENA
RegWrite => regs[1][8].ENA
RegWrite => regs[1][9].ENA
RegWrite => regs[1][10].ENA
RegWrite => regs[1][11].ENA
RegWrite => regs[1][12].ENA
RegWrite => regs[1][13].ENA
RegWrite => regs[1][14].ENA
RegWrite => regs[1][15].ENA
RegWrite => regs[1][16].ENA
RegWrite => regs[1][17].ENA
RegWrite => regs[1][18].ENA
RegWrite => regs[1][19].ENA
RegWrite => regs[1][20].ENA
RegWrite => regs[1][21].ENA
RegWrite => regs[1][22].ENA
RegWrite => regs[1][23].ENA
RegWrite => regs[1][24].ENA
RegWrite => regs[1][25].ENA
RegWrite => regs[1][26].ENA
RegWrite => regs[1][27].ENA
RegWrite => regs[1][28].ENA
RegWrite => regs[1][29].ENA
RegWrite => regs[1][30].ENA
RegWrite => regs[1][31].ENA
RegWrite => regs[2][0].ENA
RegWrite => regs[2][1].ENA
RegWrite => regs[2][2].ENA
RegWrite => regs[2][3].ENA
RegWrite => regs[2][4].ENA
RegWrite => regs[2][5].ENA
RegWrite => regs[2][6].ENA
RegWrite => regs[2][7].ENA
RegWrite => regs[2][8].ENA
RegWrite => regs[2][9].ENA
RegWrite => regs[2][10].ENA
RegWrite => regs[2][11].ENA
RegWrite => regs[2][12].ENA
RegWrite => regs[2][13].ENA
RegWrite => regs[2][14].ENA
RegWrite => regs[2][15].ENA
RegWrite => regs[2][16].ENA
RegWrite => regs[2][17].ENA
RegWrite => regs[2][18].ENA
RegWrite => regs[2][19].ENA
RegWrite => regs[2][20].ENA
RegWrite => regs[2][21].ENA
RegWrite => regs[2][22].ENA
RegWrite => regs[2][23].ENA
RegWrite => regs[2][24].ENA
RegWrite => regs[2][25].ENA
RegWrite => regs[2][26].ENA
RegWrite => regs[2][27].ENA
RegWrite => regs[2][28].ENA
RegWrite => regs[2][29].ENA
RegWrite => regs[2][30].ENA
RegWrite => regs[2][31].ENA
RegWrite => regs[3][0].ENA
RegWrite => regs[3][1].ENA
RegWrite => regs[3][2].ENA
RegWrite => regs[3][3].ENA
RegWrite => regs[3][4].ENA
RegWrite => regs[3][5].ENA
RegWrite => regs[3][6].ENA
RegWrite => regs[3][7].ENA
RegWrite => regs[3][8].ENA
RegWrite => regs[3][9].ENA
RegWrite => regs[3][10].ENA
RegWrite => regs[3][11].ENA
RegWrite => regs[3][12].ENA
RegWrite => regs[3][13].ENA
RegWrite => regs[3][14].ENA
RegWrite => regs[3][15].ENA
RegWrite => regs[3][16].ENA
RegWrite => regs[3][17].ENA
RegWrite => regs[3][18].ENA
RegWrite => regs[3][19].ENA
RegWrite => regs[3][20].ENA
RegWrite => regs[3][21].ENA
RegWrite => regs[3][22].ENA
RegWrite => regs[3][23].ENA
RegWrite => regs[3][24].ENA
RegWrite => regs[3][25].ENA
RegWrite => regs[3][26].ENA
RegWrite => regs[3][27].ENA
RegWrite => regs[3][28].ENA
RegWrite => regs[3][29].ENA
RegWrite => regs[3][30].ENA
RegWrite => regs[3][31].ENA
RegWrite => regs[4][0].ENA
RegWrite => regs[4][1].ENA
RegWrite => regs[4][2].ENA
RegWrite => regs[4][3].ENA
RegWrite => regs[4][4].ENA
RegWrite => regs[4][5].ENA
RegWrite => regs[4][6].ENA
RegWrite => regs[4][7].ENA
RegWrite => regs[4][8].ENA
RegWrite => regs[4][9].ENA
RegWrite => regs[4][10].ENA
RegWrite => regs[4][11].ENA
RegWrite => regs[4][12].ENA
RegWrite => regs[4][13].ENA
RegWrite => regs[4][14].ENA
RegWrite => regs[4][15].ENA
RegWrite => regs[4][16].ENA
RegWrite => regs[4][17].ENA
RegWrite => regs[4][18].ENA
RegWrite => regs[4][19].ENA
RegWrite => regs[4][20].ENA
RegWrite => regs[4][21].ENA
RegWrite => regs[4][22].ENA
RegWrite => regs[4][23].ENA
RegWrite => regs[4][24].ENA
RegWrite => regs[4][25].ENA
RegWrite => regs[4][26].ENA
RegWrite => regs[4][27].ENA
RegWrite => regs[4][28].ENA
RegWrite => regs[4][29].ENA
RegWrite => regs[4][30].ENA
RegWrite => regs[4][31].ENA
RegWrite => regs[5][0].ENA
RegWrite => regs[5][1].ENA
RegWrite => regs[5][2].ENA
RegWrite => regs[5][3].ENA
RegWrite => regs[5][4].ENA
RegWrite => regs[5][5].ENA
RegWrite => regs[5][6].ENA
RegWrite => regs[5][7].ENA
RegWrite => regs[5][8].ENA
RegWrite => regs[5][9].ENA
RegWrite => regs[5][10].ENA
RegWrite => regs[5][11].ENA
RegWrite => regs[5][12].ENA
RegWrite => regs[5][13].ENA
RegWrite => regs[5][14].ENA
RegWrite => regs[5][15].ENA
RegWrite => regs[5][16].ENA
RegWrite => regs[5][17].ENA
RegWrite => regs[5][18].ENA
RegWrite => regs[5][19].ENA
RegWrite => regs[5][20].ENA
RegWrite => regs[5][21].ENA
RegWrite => regs[5][22].ENA
RegWrite => regs[5][23].ENA
RegWrite => regs[5][24].ENA
RegWrite => regs[5][25].ENA
RegWrite => regs[5][26].ENA
RegWrite => regs[5][27].ENA
RegWrite => regs[5][28].ENA
RegWrite => regs[5][29].ENA
RegWrite => regs[5][30].ENA
RegWrite => regs[5][31].ENA
RegWrite => regs[6][0].ENA
RegWrite => regs[6][1].ENA
RegWrite => regs[6][2].ENA
RegWrite => regs[6][3].ENA
RegWrite => regs[6][4].ENA
RegWrite => regs[6][5].ENA
RegWrite => regs[6][6].ENA
RegWrite => regs[6][7].ENA
RegWrite => regs[6][8].ENA
RegWrite => regs[6][9].ENA
RegWrite => regs[6][10].ENA
RegWrite => regs[6][11].ENA
RegWrite => regs[6][12].ENA
RegWrite => regs[6][13].ENA
RegWrite => regs[6][14].ENA
RegWrite => regs[6][15].ENA
RegWrite => regs[6][16].ENA
RegWrite => regs[6][17].ENA
RegWrite => regs[6][18].ENA
RegWrite => regs[6][19].ENA
RegWrite => regs[6][20].ENA
RegWrite => regs[6][21].ENA
RegWrite => regs[6][22].ENA
RegWrite => regs[6][23].ENA
RegWrite => regs[6][24].ENA
RegWrite => regs[6][25].ENA
RegWrite => regs[6][26].ENA
RegWrite => regs[6][27].ENA
RegWrite => regs[6][28].ENA
RegWrite => regs[6][29].ENA
RegWrite => regs[6][30].ENA
RegWrite => regs[6][31].ENA
RegWrite => regs[7][0].ENA
RegWrite => regs[7][1].ENA
RegWrite => regs[7][2].ENA
RegWrite => regs[7][3].ENA
RegWrite => regs[7][4].ENA
RegWrite => regs[7][5].ENA
RegWrite => regs[7][6].ENA
RegWrite => regs[7][7].ENA
RegWrite => regs[7][8].ENA
RegWrite => regs[7][9].ENA
RegWrite => regs[7][10].ENA
RegWrite => regs[7][11].ENA
RegWrite => regs[7][12].ENA
RegWrite => regs[7][13].ENA
RegWrite => regs[7][14].ENA
RegWrite => regs[7][15].ENA
RegWrite => regs[7][16].ENA
RegWrite => regs[7][17].ENA
RegWrite => regs[7][18].ENA
RegWrite => regs[7][19].ENA
RegWrite => regs[7][20].ENA
RegWrite => regs[7][21].ENA
RegWrite => regs[7][22].ENA
RegWrite => regs[7][23].ENA
RegWrite => regs[7][24].ENA
RegWrite => regs[7][25].ENA
RegWrite => regs[7][26].ENA
RegWrite => regs[7][27].ENA
RegWrite => regs[7][28].ENA
RegWrite => regs[7][29].ENA
RegWrite => regs[7][30].ENA
RegWrite => regs[7][31].ENA
RegWrite => regs[8][0].ENA
RegWrite => regs[8][1].ENA
RegWrite => regs[8][2].ENA
RegWrite => regs[8][3].ENA
RegWrite => regs[8][4].ENA
RegWrite => regs[8][5].ENA
RegWrite => regs[8][6].ENA
RegWrite => regs[8][7].ENA
RegWrite => regs[8][8].ENA
RegWrite => regs[8][9].ENA
RegWrite => regs[8][10].ENA
RegWrite => regs[8][11].ENA
RegWrite => regs[8][12].ENA
RegWrite => regs[8][13].ENA
RegWrite => regs[8][14].ENA
RegWrite => regs[8][15].ENA
RegWrite => regs[8][16].ENA
RegWrite => regs[8][17].ENA
RegWrite => regs[8][18].ENA
RegWrite => regs[8][19].ENA
RegWrite => regs[8][20].ENA
RegWrite => regs[8][21].ENA
RegWrite => regs[8][22].ENA
RegWrite => regs[8][23].ENA
RegWrite => regs[8][24].ENA
RegWrite => regs[8][25].ENA
RegWrite => regs[8][26].ENA
RegWrite => regs[8][27].ENA
RegWrite => regs[8][28].ENA
RegWrite => regs[8][29].ENA
RegWrite => regs[8][30].ENA
RegWrite => regs[8][31].ENA
RegWrite => regs[9][0].ENA
RegWrite => regs[9][1].ENA
RegWrite => regs[9][2].ENA
RegWrite => regs[9][3].ENA
RegWrite => regs[9][4].ENA
RegWrite => regs[9][5].ENA
RegWrite => regs[9][6].ENA
RegWrite => regs[9][7].ENA
RegWrite => regs[9][8].ENA
RegWrite => regs[9][9].ENA
RegWrite => regs[9][10].ENA
RegWrite => regs[9][11].ENA
RegWrite => regs[9][12].ENA
RegWrite => regs[9][13].ENA
RegWrite => regs[9][14].ENA
RegWrite => regs[9][15].ENA
RegWrite => regs[9][16].ENA
RegWrite => regs[9][17].ENA
RegWrite => regs[9][18].ENA
RegWrite => regs[9][19].ENA
RegWrite => regs[9][20].ENA
RegWrite => regs[9][21].ENA
RegWrite => regs[9][22].ENA
RegWrite => regs[9][23].ENA
RegWrite => regs[9][24].ENA
RegWrite => regs[9][25].ENA
RegWrite => regs[9][26].ENA
RegWrite => regs[9][27].ENA
RegWrite => regs[9][28].ENA
RegWrite => regs[9][29].ENA
RegWrite => regs[9][30].ENA
RegWrite => regs[9][31].ENA
RegWrite => regs[10][0].ENA
RegWrite => regs[10][1].ENA
RegWrite => regs[10][2].ENA
RegWrite => regs[10][3].ENA
RegWrite => regs[10][4].ENA
RegWrite => regs[10][5].ENA
RegWrite => regs[10][6].ENA
RegWrite => regs[10][7].ENA
RegWrite => regs[10][8].ENA
RegWrite => regs[10][9].ENA
RegWrite => regs[10][10].ENA
RegWrite => regs[10][11].ENA
RegWrite => regs[10][12].ENA
RegWrite => regs[10][13].ENA
RegWrite => regs[10][14].ENA
RegWrite => regs[10][15].ENA
RegWrite => regs[10][16].ENA
RegWrite => regs[10][17].ENA
RegWrite => regs[10][18].ENA
RegWrite => regs[10][19].ENA
RegWrite => regs[10][20].ENA
RegWrite => regs[10][21].ENA
RegWrite => regs[10][22].ENA
RegWrite => regs[10][23].ENA
RegWrite => regs[10][24].ENA
RegWrite => regs[10][25].ENA
RegWrite => regs[10][26].ENA
RegWrite => regs[10][27].ENA
RegWrite => regs[10][28].ENA
RegWrite => regs[10][29].ENA
RegWrite => regs[10][30].ENA
RegWrite => regs[10][31].ENA
RegWrite => regs[11][0].ENA
RegWrite => regs[11][1].ENA
RegWrite => regs[11][2].ENA
RegWrite => regs[11][3].ENA
RegWrite => regs[11][4].ENA
RegWrite => regs[11][5].ENA
RegWrite => regs[11][6].ENA
RegWrite => regs[11][7].ENA
RegWrite => regs[11][8].ENA
RegWrite => regs[11][9].ENA
RegWrite => regs[11][10].ENA
RegWrite => regs[11][11].ENA
RegWrite => regs[11][12].ENA
RegWrite => regs[11][13].ENA
RegWrite => regs[11][14].ENA
RegWrite => regs[11][15].ENA
RegWrite => regs[11][16].ENA
RegWrite => regs[11][17].ENA
RegWrite => regs[11][18].ENA
RegWrite => regs[11][19].ENA
RegWrite => regs[11][20].ENA
RegWrite => regs[11][21].ENA
RegWrite => regs[11][22].ENA
RegWrite => regs[11][23].ENA
RegWrite => regs[11][24].ENA
RegWrite => regs[11][25].ENA
RegWrite => regs[11][26].ENA
RegWrite => regs[11][27].ENA
RegWrite => regs[11][28].ENA
RegWrite => regs[11][29].ENA
RegWrite => regs[11][30].ENA
RegWrite => regs[11][31].ENA
RegWrite => regs[12][0].ENA
RegWrite => regs[12][1].ENA
RegWrite => regs[12][2].ENA
RegWrite => regs[12][3].ENA
RegWrite => regs[12][4].ENA
RegWrite => regs[12][5].ENA
RegWrite => regs[12][6].ENA
RegWrite => regs[12][7].ENA
RegWrite => regs[12][8].ENA
RegWrite => regs[12][9].ENA
RegWrite => regs[12][10].ENA
RegWrite => regs[12][11].ENA
RegWrite => regs[12][12].ENA
RegWrite => regs[12][13].ENA
RegWrite => regs[12][14].ENA
RegWrite => regs[12][15].ENA
RegWrite => regs[12][16].ENA
RegWrite => regs[12][17].ENA
RegWrite => regs[12][18].ENA
RegWrite => regs[12][19].ENA
RegWrite => regs[12][20].ENA
RegWrite => regs[12][21].ENA
RegWrite => regs[12][22].ENA
RegWrite => regs[12][23].ENA
RegWrite => regs[12][24].ENA
RegWrite => regs[12][25].ENA
RegWrite => regs[12][26].ENA
RegWrite => regs[12][27].ENA
RegWrite => regs[12][28].ENA
RegWrite => regs[12][29].ENA
RegWrite => regs[12][30].ENA
RegWrite => regs[12][31].ENA
RegWrite => regs[13][0].ENA
RegWrite => regs[13][1].ENA
RegWrite => regs[13][2].ENA
RegWrite => regs[13][3].ENA
RegWrite => regs[13][4].ENA
RegWrite => regs[13][5].ENA
RegWrite => regs[13][6].ENA
RegWrite => regs[13][7].ENA
RegWrite => regs[13][8].ENA
RegWrite => regs[13][9].ENA
RegWrite => regs[13][10].ENA
RegWrite => regs[13][11].ENA
RegWrite => regs[13][12].ENA
RegWrite => regs[13][13].ENA
RegWrite => regs[13][14].ENA
RegWrite => regs[13][15].ENA
RegWrite => regs[13][16].ENA
RegWrite => regs[13][17].ENA
RegWrite => regs[13][18].ENA
RegWrite => regs[13][19].ENA
RegWrite => regs[13][20].ENA
RegWrite => regs[13][21].ENA
RegWrite => regs[13][22].ENA
RegWrite => regs[13][23].ENA
RegWrite => regs[13][24].ENA
RegWrite => regs[13][25].ENA
RegWrite => regs[13][26].ENA
RegWrite => regs[13][27].ENA
RegWrite => regs[13][28].ENA
RegWrite => regs[13][29].ENA
RegWrite => regs[13][30].ENA
RegWrite => regs[13][31].ENA
RegWrite => regs[14][0].ENA
RegWrite => regs[14][1].ENA
RegWrite => regs[14][2].ENA
RegWrite => regs[14][3].ENA
RegWrite => regs[14][4].ENA
RegWrite => regs[14][5].ENA
RegWrite => regs[14][6].ENA
RegWrite => regs[14][7].ENA
RegWrite => regs[14][8].ENA
RegWrite => regs[14][9].ENA
RegWrite => regs[14][10].ENA
RegWrite => regs[14][11].ENA
RegWrite => regs[14][12].ENA
RegWrite => regs[14][13].ENA
RegWrite => regs[14][14].ENA
RegWrite => regs[14][15].ENA
RegWrite => regs[14][16].ENA
RegWrite => regs[14][17].ENA
RegWrite => regs[14][18].ENA
RegWrite => regs[14][19].ENA
RegWrite => regs[14][20].ENA
RegWrite => regs[14][21].ENA
RegWrite => regs[14][22].ENA
RegWrite => regs[14][23].ENA
RegWrite => regs[14][24].ENA
RegWrite => regs[14][25].ENA
RegWrite => regs[14][26].ENA
RegWrite => regs[14][27].ENA
RegWrite => regs[14][28].ENA
RegWrite => regs[14][29].ENA
RegWrite => regs[14][30].ENA
RegWrite => regs[14][31].ENA
RegWrite => regs[15][0].ENA
RegWrite => regs[15][1].ENA
RegWrite => regs[15][2].ENA
RegWrite => regs[15][3].ENA
RegWrite => regs[15][4].ENA
RegWrite => regs[15][5].ENA
RegWrite => regs[15][6].ENA
RegWrite => regs[15][7].ENA
RegWrite => regs[15][8].ENA
RegWrite => regs[15][9].ENA
RegWrite => regs[15][10].ENA
RegWrite => regs[15][11].ENA
RegWrite => regs[15][12].ENA
RegWrite => regs[15][13].ENA
RegWrite => regs[15][14].ENA
RegWrite => regs[15][15].ENA
RegWrite => regs[15][16].ENA
RegWrite => regs[15][17].ENA
RegWrite => regs[15][18].ENA
RegWrite => regs[15][19].ENA
RegWrite => regs[15][20].ENA
RegWrite => regs[15][21].ENA
RegWrite => regs[15][22].ENA
RegWrite => regs[15][23].ENA
RegWrite => regs[15][24].ENA
RegWrite => regs[15][25].ENA
RegWrite => regs[15][26].ENA
RegWrite => regs[15][27].ENA
RegWrite => regs[15][28].ENA
RegWrite => regs[15][29].ENA
RegWrite => regs[15][30].ENA
RegWrite => regs[15][31].ENA
RegWrite => regs[16][0].ENA
RegWrite => regs[16][1].ENA
RegWrite => regs[16][2].ENA
RegWrite => regs[16][3].ENA
RegWrite => regs[16][4].ENA
RegWrite => regs[16][5].ENA
RegWrite => regs[16][6].ENA
RegWrite => regs[16][7].ENA
RegWrite => regs[16][8].ENA
RegWrite => regs[16][9].ENA
RegWrite => regs[16][10].ENA
RegWrite => regs[16][11].ENA
RegWrite => regs[16][12].ENA
RegWrite => regs[16][13].ENA
RegWrite => regs[16][14].ENA
RegWrite => regs[16][15].ENA
RegWrite => regs[16][16].ENA
RegWrite => regs[16][17].ENA
RegWrite => regs[16][18].ENA
RegWrite => regs[16][19].ENA
RegWrite => regs[16][20].ENA
RegWrite => regs[16][21].ENA
RegWrite => regs[16][22].ENA
RegWrite => regs[16][23].ENA
RegWrite => regs[16][24].ENA
RegWrite => regs[16][25].ENA
RegWrite => regs[16][26].ENA
RegWrite => regs[16][27].ENA
RegWrite => regs[16][28].ENA
RegWrite => regs[16][29].ENA
RegWrite => regs[16][30].ENA
RegWrite => regs[16][31].ENA
RegWrite => regs[17][0].ENA
RegWrite => regs[17][1].ENA
RegWrite => regs[17][2].ENA
RegWrite => regs[17][3].ENA
RegWrite => regs[17][4].ENA
RegWrite => regs[17][5].ENA
RegWrite => regs[17][6].ENA
RegWrite => regs[17][7].ENA
RegWrite => regs[17][8].ENA
RegWrite => regs[17][9].ENA
RegWrite => regs[17][10].ENA
RegWrite => regs[17][11].ENA
RegWrite => regs[17][12].ENA
RegWrite => regs[17][13].ENA
RegWrite => regs[17][14].ENA
RegWrite => regs[17][15].ENA
RegWrite => regs[17][16].ENA
RegWrite => regs[17][17].ENA
RegWrite => regs[17][18].ENA
RegWrite => regs[17][19].ENA
RegWrite => regs[17][20].ENA
RegWrite => regs[17][21].ENA
RegWrite => regs[17][22].ENA
RegWrite => regs[17][23].ENA
RegWrite => regs[17][24].ENA
RegWrite => regs[17][25].ENA
RegWrite => regs[17][26].ENA
RegWrite => regs[17][27].ENA
RegWrite => regs[17][28].ENA
RegWrite => regs[17][29].ENA
RegWrite => regs[17][30].ENA
RegWrite => regs[17][31].ENA
RegWrite => regs[18][0].ENA
RegWrite => regs[18][1].ENA
RegWrite => regs[18][2].ENA
RegWrite => regs[18][3].ENA
RegWrite => regs[18][4].ENA
RegWrite => regs[18][5].ENA
RegWrite => regs[18][6].ENA
RegWrite => regs[18][7].ENA
RegWrite => regs[18][8].ENA
RegWrite => regs[18][9].ENA
RegWrite => regs[18][10].ENA
RegWrite => regs[18][11].ENA
RegWrite => regs[18][12].ENA
RegWrite => regs[18][13].ENA
RegWrite => regs[18][14].ENA
RegWrite => regs[18][15].ENA
RegWrite => regs[18][16].ENA
RegWrite => regs[18][17].ENA
RegWrite => regs[18][18].ENA
RegWrite => regs[18][19].ENA
RegWrite => regs[18][20].ENA
RegWrite => regs[18][21].ENA
RegWrite => regs[18][22].ENA
RegWrite => regs[18][23].ENA
RegWrite => regs[18][24].ENA
RegWrite => regs[18][25].ENA
RegWrite => regs[18][26].ENA
RegWrite => regs[18][27].ENA
RegWrite => regs[18][28].ENA
RegWrite => regs[18][29].ENA
RegWrite => regs[18][30].ENA
RegWrite => regs[18][31].ENA
RegWrite => regs[19][0].ENA
RegWrite => regs[19][1].ENA
RegWrite => regs[19][2].ENA
RegWrite => regs[19][3].ENA
RegWrite => regs[19][4].ENA
RegWrite => regs[19][5].ENA
RegWrite => regs[19][6].ENA
RegWrite => regs[19][7].ENA
RegWrite => regs[19][8].ENA
RegWrite => regs[19][9].ENA
RegWrite => regs[19][10].ENA
RegWrite => regs[19][11].ENA
RegWrite => regs[19][12].ENA
RegWrite => regs[19][13].ENA
RegWrite => regs[19][14].ENA
RegWrite => regs[19][15].ENA
RegWrite => regs[19][16].ENA
RegWrite => regs[19][17].ENA
RegWrite => regs[19][18].ENA
RegWrite => regs[19][19].ENA
RegWrite => regs[19][20].ENA
RegWrite => regs[19][21].ENA
RegWrite => regs[19][22].ENA
RegWrite => regs[19][23].ENA
RegWrite => regs[19][24].ENA
RegWrite => regs[19][25].ENA
RegWrite => regs[19][26].ENA
RegWrite => regs[19][27].ENA
RegWrite => regs[19][28].ENA
RegWrite => regs[19][29].ENA
RegWrite => regs[19][30].ENA
RegWrite => regs[19][31].ENA
RegWrite => regs[20][0].ENA
RegWrite => regs[20][1].ENA
RegWrite => regs[20][2].ENA
RegWrite => regs[20][3].ENA
RegWrite => regs[20][4].ENA
RegWrite => regs[20][5].ENA
RegWrite => regs[20][6].ENA
RegWrite => regs[20][7].ENA
RegWrite => regs[20][8].ENA
RegWrite => regs[20][9].ENA
RegWrite => regs[20][10].ENA
RegWrite => regs[20][11].ENA
RegWrite => regs[20][12].ENA
RegWrite => regs[20][13].ENA
RegWrite => regs[20][14].ENA
RegWrite => regs[20][15].ENA
RegWrite => regs[20][16].ENA
RegWrite => regs[20][17].ENA
RegWrite => regs[20][18].ENA
RegWrite => regs[20][19].ENA
RegWrite => regs[20][20].ENA
RegWrite => regs[20][21].ENA
RegWrite => regs[20][22].ENA
RegWrite => regs[20][23].ENA
RegWrite => regs[20][24].ENA
RegWrite => regs[20][25].ENA
RegWrite => regs[20][26].ENA
RegWrite => regs[20][27].ENA
RegWrite => regs[20][28].ENA
RegWrite => regs[20][29].ENA
RegWrite => regs[20][30].ENA
RegWrite => regs[20][31].ENA
RegWrite => regs[21][0].ENA
RegWrite => regs[21][1].ENA
RegWrite => regs[21][2].ENA
RegWrite => regs[21][3].ENA
RegWrite => regs[21][4].ENA
RegWrite => regs[21][5].ENA
RegWrite => regs[21][6].ENA
RegWrite => regs[21][7].ENA
RegWrite => regs[21][8].ENA
RegWrite => regs[21][9].ENA
RegWrite => regs[21][10].ENA
RegWrite => regs[21][11].ENA
RegWrite => regs[21][12].ENA
RegWrite => regs[21][13].ENA
RegWrite => regs[21][14].ENA
RegWrite => regs[21][15].ENA
RegWrite => regs[21][16].ENA
RegWrite => regs[21][17].ENA
RegWrite => regs[21][18].ENA
RegWrite => regs[21][19].ENA
RegWrite => regs[21][20].ENA
RegWrite => regs[21][21].ENA
RegWrite => regs[21][22].ENA
RegWrite => regs[21][23].ENA
RegWrite => regs[21][24].ENA
RegWrite => regs[21][25].ENA
RegWrite => regs[21][26].ENA
RegWrite => regs[21][27].ENA
RegWrite => regs[21][28].ENA
RegWrite => regs[21][29].ENA
RegWrite => regs[21][30].ENA
RegWrite => regs[21][31].ENA
RegWrite => regs[22][0].ENA
RegWrite => regs[22][1].ENA
RegWrite => regs[22][2].ENA
RegWrite => regs[22][3].ENA
RegWrite => regs[22][4].ENA
RegWrite => regs[22][5].ENA
RegWrite => regs[22][6].ENA
RegWrite => regs[22][7].ENA
RegWrite => regs[22][8].ENA
RegWrite => regs[22][9].ENA
RegWrite => regs[22][10].ENA
RegWrite => regs[22][11].ENA
RegWrite => regs[22][12].ENA
RegWrite => regs[22][13].ENA
RegWrite => regs[22][14].ENA
RegWrite => regs[22][15].ENA
RegWrite => regs[22][16].ENA
RegWrite => regs[22][17].ENA
RegWrite => regs[22][18].ENA
RegWrite => regs[22][19].ENA
RegWrite => regs[22][20].ENA
RegWrite => regs[22][21].ENA
RegWrite => regs[22][22].ENA
RegWrite => regs[22][23].ENA
RegWrite => regs[22][24].ENA
RegWrite => regs[22][25].ENA
RegWrite => regs[22][26].ENA
RegWrite => regs[22][27].ENA
RegWrite => regs[22][28].ENA
RegWrite => regs[22][29].ENA
RegWrite => regs[22][30].ENA
RegWrite => regs[22][31].ENA
RegWrite => regs[23][0].ENA
RegWrite => regs[23][1].ENA
RegWrite => regs[23][2].ENA
RegWrite => regs[23][3].ENA
RegWrite => regs[23][4].ENA
RegWrite => regs[23][5].ENA
RegWrite => regs[23][6].ENA
RegWrite => regs[23][7].ENA
RegWrite => regs[23][8].ENA
RegWrite => regs[23][9].ENA
RegWrite => regs[23][10].ENA
RegWrite => regs[23][11].ENA
RegWrite => regs[23][12].ENA
RegWrite => regs[23][13].ENA
RegWrite => regs[23][14].ENA
RegWrite => regs[23][15].ENA
RegWrite => regs[23][16].ENA
RegWrite => regs[23][17].ENA
RegWrite => regs[23][18].ENA
RegWrite => regs[23][19].ENA
RegWrite => regs[23][20].ENA
RegWrite => regs[23][21].ENA
RegWrite => regs[23][22].ENA
RegWrite => regs[23][23].ENA
RegWrite => regs[23][24].ENA
RegWrite => regs[23][25].ENA
RegWrite => regs[23][26].ENA
RegWrite => regs[23][27].ENA
RegWrite => regs[23][28].ENA
RegWrite => regs[23][29].ENA
RegWrite => regs[23][30].ENA
RegWrite => regs[23][31].ENA
RegWrite => regs[24][0].ENA
RegWrite => regs[24][1].ENA
RegWrite => regs[24][2].ENA
RegWrite => regs[24][3].ENA
RegWrite => regs[24][4].ENA
RegWrite => regs[24][5].ENA
RegWrite => regs[24][6].ENA
RegWrite => regs[24][7].ENA
RegWrite => regs[24][8].ENA
RegWrite => regs[24][9].ENA
RegWrite => regs[24][10].ENA
RegWrite => regs[24][11].ENA
RegWrite => regs[24][12].ENA
RegWrite => regs[24][13].ENA
RegWrite => regs[24][14].ENA
RegWrite => regs[24][15].ENA
RegWrite => regs[24][16].ENA
RegWrite => regs[24][17].ENA
RegWrite => regs[24][18].ENA
RegWrite => regs[24][19].ENA
RegWrite => regs[24][20].ENA
RegWrite => regs[24][21].ENA
RegWrite => regs[24][22].ENA
RegWrite => regs[24][23].ENA
RegWrite => regs[24][24].ENA
RegWrite => regs[24][25].ENA
RegWrite => regs[24][26].ENA
RegWrite => regs[24][27].ENA
RegWrite => regs[24][28].ENA
RegWrite => regs[24][29].ENA
RegWrite => regs[24][30].ENA
RegWrite => regs[24][31].ENA
RegWrite => regs[25][0].ENA
RegWrite => regs[25][1].ENA
RegWrite => regs[25][2].ENA
RegWrite => regs[25][3].ENA
RegWrite => regs[25][4].ENA
RegWrite => regs[25][5].ENA
RegWrite => regs[25][6].ENA
RegWrite => regs[25][7].ENA
RegWrite => regs[25][8].ENA
RegWrite => regs[25][9].ENA
RegWrite => regs[25][10].ENA
RegWrite => regs[25][11].ENA
RegWrite => regs[25][12].ENA
RegWrite => regs[25][13].ENA
RegWrite => regs[25][14].ENA
RegWrite => regs[25][15].ENA
RegWrite => regs[25][16].ENA
RegWrite => regs[25][17].ENA
RegWrite => regs[25][18].ENA
RegWrite => regs[25][19].ENA
RegWrite => regs[25][20].ENA
RegWrite => regs[25][21].ENA
RegWrite => regs[25][22].ENA
RegWrite => regs[25][23].ENA
RegWrite => regs[25][24].ENA
RegWrite => regs[25][25].ENA
RegWrite => regs[25][26].ENA
RegWrite => regs[25][27].ENA
RegWrite => regs[25][28].ENA
RegWrite => regs[25][29].ENA
RegWrite => regs[25][30].ENA
RegWrite => regs[25][31].ENA
RegWrite => regs[26][0].ENA
RegWrite => regs[26][1].ENA
RegWrite => regs[26][2].ENA
RegWrite => regs[26][3].ENA
RegWrite => regs[26][4].ENA
RegWrite => regs[26][5].ENA
RegWrite => regs[26][6].ENA
RegWrite => regs[26][7].ENA
RegWrite => regs[26][8].ENA
RegWrite => regs[26][9].ENA
RegWrite => regs[26][10].ENA
RegWrite => regs[26][11].ENA
RegWrite => regs[26][12].ENA
RegWrite => regs[26][13].ENA
RegWrite => regs[26][14].ENA
RegWrite => regs[26][15].ENA
RegWrite => regs[26][16].ENA
RegWrite => regs[26][17].ENA
RegWrite => regs[26][18].ENA
RegWrite => regs[26][19].ENA
RegWrite => regs[26][20].ENA
RegWrite => regs[26][21].ENA
RegWrite => regs[26][22].ENA
RegWrite => regs[26][23].ENA
RegWrite => regs[26][24].ENA
RegWrite => regs[26][25].ENA
RegWrite => regs[26][26].ENA
RegWrite => regs[26][27].ENA
RegWrite => regs[26][28].ENA
RegWrite => regs[26][29].ENA
RegWrite => regs[26][30].ENA
RegWrite => regs[26][31].ENA
RegWrite => regs[27][0].ENA
RegWrite => regs[27][1].ENA
RegWrite => regs[27][2].ENA
RegWrite => regs[27][3].ENA
RegWrite => regs[27][4].ENA
RegWrite => regs[27][5].ENA
RegWrite => regs[27][6].ENA
RegWrite => regs[27][7].ENA
RegWrite => regs[27][8].ENA
RegWrite => regs[27][9].ENA
RegWrite => regs[27][10].ENA
RegWrite => regs[27][11].ENA
RegWrite => regs[27][12].ENA
RegWrite => regs[27][13].ENA
RegWrite => regs[27][14].ENA
RegWrite => regs[27][15].ENA
RegWrite => regs[27][16].ENA
RegWrite => regs[27][17].ENA
RegWrite => regs[27][18].ENA
RegWrite => regs[27][19].ENA
RegWrite => regs[27][20].ENA
RegWrite => regs[27][21].ENA
RegWrite => regs[27][22].ENA
RegWrite => regs[27][23].ENA
RegWrite => regs[27][24].ENA
RegWrite => regs[27][25].ENA
RegWrite => regs[27][26].ENA
RegWrite => regs[27][27].ENA
RegWrite => regs[27][28].ENA
RegWrite => regs[27][29].ENA
RegWrite => regs[27][30].ENA
RegWrite => regs[27][31].ENA
RegWrite => regs[28][0].ENA
RegWrite => regs[28][1].ENA
RegWrite => regs[28][2].ENA
RegWrite => regs[28][3].ENA
RegWrite => regs[28][4].ENA
RegWrite => regs[28][5].ENA
RegWrite => regs[28][6].ENA
RegWrite => regs[28][7].ENA
RegWrite => regs[28][8].ENA
RegWrite => regs[28][9].ENA
RegWrite => regs[28][10].ENA
RegWrite => regs[28][11].ENA
RegWrite => regs[28][12].ENA
RegWrite => regs[28][13].ENA
RegWrite => regs[28][14].ENA
RegWrite => regs[28][15].ENA
RegWrite => regs[28][16].ENA
RegWrite => regs[28][17].ENA
RegWrite => regs[28][18].ENA
RegWrite => regs[28][19].ENA
RegWrite => regs[28][20].ENA
RegWrite => regs[28][21].ENA
RegWrite => regs[28][22].ENA
RegWrite => regs[28][23].ENA
RegWrite => regs[28][24].ENA
RegWrite => regs[28][25].ENA
RegWrite => regs[28][26].ENA
RegWrite => regs[28][27].ENA
RegWrite => regs[28][28].ENA
RegWrite => regs[28][29].ENA
RegWrite => regs[28][30].ENA
RegWrite => regs[28][31].ENA
RegWrite => regs[29][0].ENA
RegWrite => regs[29][1].ENA
RegWrite => regs[29][2].ENA
RegWrite => regs[29][3].ENA
RegWrite => regs[29][4].ENA
RegWrite => regs[29][5].ENA
RegWrite => regs[29][6].ENA
RegWrite => regs[29][7].ENA
RegWrite => regs[29][8].ENA
RegWrite => regs[29][9].ENA
RegWrite => regs[29][10].ENA
RegWrite => regs[29][11].ENA
RegWrite => regs[29][12].ENA
RegWrite => regs[29][13].ENA
RegWrite => regs[29][14].ENA
RegWrite => regs[29][15].ENA
RegWrite => regs[29][16].ENA
RegWrite => regs[29][17].ENA
RegWrite => regs[29][18].ENA
RegWrite => regs[29][19].ENA
RegWrite => regs[29][20].ENA
RegWrite => regs[29][21].ENA
RegWrite => regs[29][22].ENA
RegWrite => regs[29][23].ENA
RegWrite => regs[29][24].ENA
RegWrite => regs[29][25].ENA
RegWrite => regs[29][26].ENA
RegWrite => regs[29][27].ENA
RegWrite => regs[29][28].ENA
RegWrite => regs[29][29].ENA
RegWrite => regs[29][30].ENA
RegWrite => regs[29][31].ENA
RegWrite => regs[30][0].ENA
RegWrite => regs[30][1].ENA
RegWrite => regs[30][2].ENA
RegWrite => regs[30][3].ENA
RegWrite => regs[30][4].ENA
RegWrite => regs[30][5].ENA
RegWrite => regs[30][6].ENA
RegWrite => regs[30][7].ENA
RegWrite => regs[30][8].ENA
RegWrite => regs[30][9].ENA
RegWrite => regs[30][10].ENA
RegWrite => regs[30][11].ENA
RegWrite => regs[30][12].ENA
RegWrite => regs[30][13].ENA
RegWrite => regs[30][14].ENA
RegWrite => regs[30][15].ENA
RegWrite => regs[30][16].ENA
RegWrite => regs[30][17].ENA
RegWrite => regs[30][18].ENA
RegWrite => regs[30][19].ENA
RegWrite => regs[30][20].ENA
RegWrite => regs[30][21].ENA
RegWrite => regs[30][22].ENA
RegWrite => regs[30][23].ENA
RegWrite => regs[30][24].ENA
RegWrite => regs[30][25].ENA
RegWrite => regs[30][26].ENA
RegWrite => regs[30][27].ENA
RegWrite => regs[30][28].ENA
RegWrite => regs[30][29].ENA
RegWrite => regs[30][30].ENA
RegWrite => regs[30][31].ENA
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
Jal => regs.OUTPUTSELECT
DataRead1[0] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[1] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[2] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[3] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[4] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[5] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[6] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[7] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[8] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[9] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[10] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[11] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[12] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[13] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[14] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[15] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[16] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[17] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[18] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[19] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[20] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[21] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[22] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[23] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[24] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[25] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[26] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[27] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[28] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[29] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[30] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead1[31] <= DataRead1.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[0] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[1] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[2] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[3] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[4] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[5] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[6] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[7] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[8] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[9] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[10] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[11] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[12] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[13] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[14] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[15] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[16] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[17] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[18] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[19] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[20] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[21] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[22] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[23] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[24] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[25] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[26] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[27] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[28] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[29] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[30] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE
DataRead2[31] <= DataRead2.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|RegToOutputInterface:reg_to_out_interface
Clk => hex_out[0].CLK
Clk => hex_out[1].CLK
Clk => hex_out[2].CLK
Clk => hex_out[3].CLK
Clk => hex_out[4].CLK
Clk => hex_out[5].CLK
Clk => hex_out[6].CLK
Clk => hex_out[7].CLK
Clk => hex_out[8].CLK
Clk => hex_out[9].CLK
Clk => hex_out[10].CLK
Clk => hex_out[11].CLK
Clk => hex_out[12].CLK
Clk => hex_out[13].CLK
Clk => hex_out[14].CLK
Clk => hex_out[15].CLK
Clk => hex_out[16].CLK
Clk => hex_out[17].CLK
Clk => hex_out[18].CLK
Clk => hex_out[19].CLK
Clk => hex_out[20].CLK
Clk => hex_out[21].CLK
Clk => hex_out[22].CLK
Clk => hex_out[23].CLK
Clk => hex_out[24].CLK
Clk => hex_out[25].CLK
Clk => hex_out[26].CLK
Clk => hex_out[27].CLK
Clk => hex_out[28].CLK
Clk => hex_out[29].CLK
Clk => hex_out[30].CLK
Clk => hex_out[31].CLK
DataRead1[0] => hex_out[0].DATAIN
DataRead1[1] => hex_out[1].DATAIN
DataRead1[2] => hex_out[2].DATAIN
DataRead1[3] => hex_out[3].DATAIN
DataRead1[4] => hex_out[4].DATAIN
DataRead1[5] => hex_out[5].DATAIN
DataRead1[6] => hex_out[6].DATAIN
DataRead1[7] => hex_out[7].DATAIN
DataRead1[8] => hex_out[8].DATAIN
DataRead1[9] => hex_out[9].DATAIN
DataRead1[10] => hex_out[10].DATAIN
DataRead1[11] => hex_out[11].DATAIN
DataRead1[12] => hex_out[12].DATAIN
DataRead1[13] => hex_out[13].DATAIN
DataRead1[14] => hex_out[14].DATAIN
DataRead1[15] => hex_out[15].DATAIN
DataRead1[16] => hex_out[16].DATAIN
DataRead1[17] => hex_out[17].DATAIN
DataRead1[18] => hex_out[18].DATAIN
DataRead1[19] => hex_out[19].DATAIN
DataRead1[20] => hex_out[20].DATAIN
DataRead1[21] => hex_out[21].DATAIN
DataRead1[22] => hex_out[22].DATAIN
DataRead1[23] => hex_out[23].DATAIN
DataRead1[24] => hex_out[24].DATAIN
DataRead1[25] => hex_out[25].DATAIN
DataRead1[26] => hex_out[26].DATAIN
DataRead1[27] => hex_out[27].DATAIN
DataRead1[28] => hex_out[28].DATAIN
DataRead1[29] => hex_out[29].DATAIN
DataRead1[30] => hex_out[30].DATAIN
DataRead1[31] => hex_out[31].DATAIN
Print => hex_out[8].ENA
Print => hex_out[7].ENA
Print => hex_out[6].ENA
Print => hex_out[5].ENA
Print => hex_out[4].ENA
Print => hex_out[3].ENA
Print => hex_out[2].ENA
Print => hex_out[1].ENA
Print => hex_out[0].ENA
Print => hex_out[9].ENA
Print => hex_out[10].ENA
Print => hex_out[11].ENA
Print => hex_out[12].ENA
Print => hex_out[13].ENA
Print => hex_out[14].ENA
Print => hex_out[15].ENA
Print => hex_out[16].ENA
Print => hex_out[17].ENA
Print => hex_out[18].ENA
Print => hex_out[19].ENA
Print => hex_out[20].ENA
Print => hex_out[21].ENA
Print => hex_out[22].ENA
Print => hex_out[23].ENA
Print => hex_out[24].ENA
Print => hex_out[25].ENA
Print => hex_out[26].ENA
Print => hex_out[27].ENA
Print => hex_out[28].ENA
Print => hex_out[29].ENA
Print => hex_out[30].ENA
Print => hex_out[31].ENA
HexOutput[0] <= hex_out[0].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[1] <= hex_out[1].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[2] <= hex_out[2].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[3] <= hex_out[3].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[4] <= hex_out[4].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[5] <= hex_out[5].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[6] <= hex_out[6].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[7] <= hex_out[7].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[8] <= hex_out[8].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[9] <= hex_out[9].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[10] <= hex_out[10].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[11] <= hex_out[11].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[12] <= hex_out[12].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[13] <= hex_out[13].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[14] <= hex_out[14].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[15] <= hex_out[15].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[16] <= hex_out[16].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[17] <= hex_out[17].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[18] <= hex_out[18].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[19] <= hex_out[19].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[20] <= hex_out[20].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[21] <= hex_out[21].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[22] <= hex_out[22].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[23] <= hex_out[23].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[24] <= hex_out[24].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[25] <= hex_out[25].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[26] <= hex_out[26].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[27] <= hex_out[27].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[28] <= hex_out[28].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[29] <= hex_out[29].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[30] <= hex_out[30].DB_MAX_OUTPUT_PORT_TYPE
HexOutput[31] <= hex_out[31].DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|Alu32Mux:alu_32_mux
DataRead2[0] => DataOut.DATAA
DataRead2[1] => DataOut.DATAA
DataRead2[2] => DataOut.DATAA
DataRead2[3] => DataOut.DATAA
DataRead2[4] => DataOut.DATAA
DataRead2[5] => DataOut.DATAA
DataRead2[6] => DataOut.DATAA
DataRead2[7] => DataOut.DATAA
DataRead2[8] => DataOut.DATAA
DataRead2[9] => DataOut.DATAA
DataRead2[10] => DataOut.DATAA
DataRead2[11] => DataOut.DATAA
DataRead2[12] => DataOut.DATAA
DataRead2[13] => DataOut.DATAA
DataRead2[14] => DataOut.DATAA
DataRead2[15] => DataOut.DATAA
DataRead2[16] => DataOut.DATAA
DataRead2[17] => DataOut.DATAA
DataRead2[18] => DataOut.DATAA
DataRead2[19] => DataOut.DATAA
DataRead2[20] => DataOut.DATAA
DataRead2[21] => DataOut.DATAA
DataRead2[22] => DataOut.DATAA
DataRead2[23] => DataOut.DATAA
DataRead2[24] => DataOut.DATAA
DataRead2[25] => DataOut.DATAA
DataRead2[26] => DataOut.DATAA
DataRead2[27] => DataOut.DATAA
DataRead2[28] => DataOut.DATAA
DataRead2[29] => DataOut.DATAA
DataRead2[30] => DataOut.DATAA
DataRead2[31] => DataOut.DATAA
ImmediateData[0] => DataOut.DATAB
ImmediateData[1] => DataOut.DATAB
ImmediateData[2] => DataOut.DATAB
ImmediateData[3] => DataOut.DATAB
ImmediateData[4] => DataOut.DATAB
ImmediateData[5] => DataOut.DATAB
ImmediateData[6] => DataOut.DATAB
ImmediateData[7] => DataOut.DATAB
ImmediateData[8] => DataOut.DATAB
ImmediateData[9] => DataOut.DATAB
ImmediateData[10] => DataOut.DATAB
ImmediateData[11] => DataOut.DATAB
ImmediateData[12] => DataOut.DATAB
ImmediateData[13] => DataOut.DATAB
ImmediateData[14] => DataOut.DATAB
ImmediateData[15] => DataOut.DATAB
ImmediateData[16] => DataOut.DATAB
ImmediateData[17] => DataOut.DATAB
ImmediateData[18] => DataOut.DATAB
ImmediateData[19] => DataOut.DATAB
ImmediateData[20] => DataOut.DATAB
ImmediateData[21] => DataOut.DATAB
ImmediateData[22] => DataOut.DATAB
ImmediateData[23] => DataOut.DATAB
ImmediateData[24] => DataOut.DATAB
ImmediateData[25] => DataOut.DATAB
ImmediateData[26] => DataOut.DATAB
ImmediateData[27] => DataOut.DATAB
ImmediateData[28] => DataOut.DATAB
ImmediateData[29] => DataOut.DATAB
ImmediateData[30] => DataOut.DATAB
ImmediateData[31] => DataOut.DATAB
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
Immediate => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|Alu32:alu_32
Op1[0] => Add0.IN32
Op1[0] => Add1.IN64
Op1[0] => Mult0.IN31
Op1[0] => Div0.IN31
Op1[0] => Out.IN0
Op1[0] => Out.IN0
Op1[0] => Out.IN0
Op1[0] => LessThan0.IN32
Op1[0] => LessThan1.IN32
Op1[0] => LessThan2.IN32
Op1[0] => LessThan3.IN32
Op1[0] => Equal0.IN31
Op1[0] => LessThan4.IN64
Op1[0] => LessThan5.IN64
Op1[0] => LessThan6.IN64
Op1[0] => ShiftRight0.IN32
Op1[0] => ShiftLeft0.IN32
Op1[0] => Mux31.IN52
Op1[1] => Add0.IN31
Op1[1] => Add1.IN63
Op1[1] => Mult0.IN30
Op1[1] => Div0.IN30
Op1[1] => Out.IN0
Op1[1] => Out.IN0
Op1[1] => Out.IN0
Op1[1] => LessThan0.IN31
Op1[1] => LessThan1.IN31
Op1[1] => LessThan2.IN31
Op1[1] => LessThan3.IN31
Op1[1] => Equal0.IN30
Op1[1] => LessThan4.IN63
Op1[1] => LessThan5.IN63
Op1[1] => LessThan6.IN63
Op1[1] => ShiftRight0.IN31
Op1[1] => ShiftLeft0.IN31
Op1[1] => Mux30.IN61
Op1[2] => Add0.IN30
Op1[2] => Add1.IN62
Op1[2] => Mult0.IN29
Op1[2] => Div0.IN29
Op1[2] => Out.IN0
Op1[2] => Out.IN0
Op1[2] => Out.IN0
Op1[2] => LessThan0.IN30
Op1[2] => LessThan1.IN30
Op1[2] => LessThan2.IN30
Op1[2] => LessThan3.IN30
Op1[2] => Equal0.IN29
Op1[2] => LessThan4.IN62
Op1[2] => LessThan5.IN62
Op1[2] => LessThan6.IN62
Op1[2] => ShiftRight0.IN30
Op1[2] => ShiftLeft0.IN30
Op1[2] => Mux29.IN61
Op1[3] => Add0.IN29
Op1[3] => Add1.IN61
Op1[3] => Mult0.IN28
Op1[3] => Div0.IN28
Op1[3] => Out.IN0
Op1[3] => Out.IN0
Op1[3] => Out.IN0
Op1[3] => LessThan0.IN29
Op1[3] => LessThan1.IN29
Op1[3] => LessThan2.IN29
Op1[3] => LessThan3.IN29
Op1[3] => Equal0.IN28
Op1[3] => LessThan4.IN61
Op1[3] => LessThan5.IN61
Op1[3] => LessThan6.IN61
Op1[3] => ShiftRight0.IN29
Op1[3] => ShiftLeft0.IN29
Op1[3] => Mux28.IN61
Op1[4] => Add0.IN28
Op1[4] => Add1.IN60
Op1[4] => Mult0.IN27
Op1[4] => Div0.IN27
Op1[4] => Out.IN0
Op1[4] => Out.IN0
Op1[4] => Out.IN0
Op1[4] => LessThan0.IN28
Op1[4] => LessThan1.IN28
Op1[4] => LessThan2.IN28
Op1[4] => LessThan3.IN28
Op1[4] => Equal0.IN27
Op1[4] => LessThan4.IN60
Op1[4] => LessThan5.IN60
Op1[4] => LessThan6.IN60
Op1[4] => ShiftRight0.IN28
Op1[4] => ShiftLeft0.IN28
Op1[4] => Mux27.IN61
Op1[5] => Add0.IN27
Op1[5] => Add1.IN59
Op1[5] => Mult0.IN26
Op1[5] => Div0.IN26
Op1[5] => Out.IN0
Op1[5] => Out.IN0
Op1[5] => Out.IN0
Op1[5] => LessThan0.IN27
Op1[5] => LessThan1.IN27
Op1[5] => LessThan2.IN27
Op1[5] => LessThan3.IN27
Op1[5] => Equal0.IN26
Op1[5] => LessThan4.IN59
Op1[5] => LessThan5.IN59
Op1[5] => LessThan6.IN59
Op1[5] => ShiftRight0.IN27
Op1[5] => ShiftLeft0.IN27
Op1[5] => Mux26.IN61
Op1[6] => Add0.IN26
Op1[6] => Add1.IN58
Op1[6] => Mult0.IN25
Op1[6] => Div0.IN25
Op1[6] => Out.IN0
Op1[6] => Out.IN0
Op1[6] => Out.IN0
Op1[6] => LessThan0.IN26
Op1[6] => LessThan1.IN26
Op1[6] => LessThan2.IN26
Op1[6] => LessThan3.IN26
Op1[6] => Equal0.IN25
Op1[6] => LessThan4.IN58
Op1[6] => LessThan5.IN58
Op1[6] => LessThan6.IN58
Op1[6] => ShiftRight0.IN26
Op1[6] => ShiftLeft0.IN26
Op1[6] => Mux25.IN61
Op1[7] => Add0.IN25
Op1[7] => Add1.IN57
Op1[7] => Mult0.IN24
Op1[7] => Div0.IN24
Op1[7] => Out.IN0
Op1[7] => Out.IN0
Op1[7] => Out.IN0
Op1[7] => LessThan0.IN25
Op1[7] => LessThan1.IN25
Op1[7] => LessThan2.IN25
Op1[7] => LessThan3.IN25
Op1[7] => Equal0.IN24
Op1[7] => LessThan4.IN57
Op1[7] => LessThan5.IN57
Op1[7] => LessThan6.IN57
Op1[7] => ShiftRight0.IN25
Op1[7] => ShiftLeft0.IN25
Op1[7] => Mux24.IN61
Op1[8] => Add0.IN24
Op1[8] => Add1.IN56
Op1[8] => Mult0.IN23
Op1[8] => Div0.IN23
Op1[8] => Out.IN0
Op1[8] => Out.IN0
Op1[8] => Out.IN0
Op1[8] => LessThan0.IN24
Op1[8] => LessThan1.IN24
Op1[8] => LessThan2.IN24
Op1[8] => LessThan3.IN24
Op1[8] => Equal0.IN23
Op1[8] => LessThan4.IN56
Op1[8] => LessThan5.IN56
Op1[8] => LessThan6.IN56
Op1[8] => ShiftRight0.IN24
Op1[8] => ShiftLeft0.IN24
Op1[8] => Mux23.IN61
Op1[9] => Add0.IN23
Op1[9] => Add1.IN55
Op1[9] => Mult0.IN22
Op1[9] => Div0.IN22
Op1[9] => Out.IN0
Op1[9] => Out.IN0
Op1[9] => Out.IN0
Op1[9] => LessThan0.IN23
Op1[9] => LessThan1.IN23
Op1[9] => LessThan2.IN23
Op1[9] => LessThan3.IN23
Op1[9] => Equal0.IN22
Op1[9] => LessThan4.IN55
Op1[9] => LessThan5.IN55
Op1[9] => LessThan6.IN55
Op1[9] => ShiftRight0.IN23
Op1[9] => ShiftLeft0.IN23
Op1[9] => Mux22.IN61
Op1[10] => Add0.IN22
Op1[10] => Add1.IN54
Op1[10] => Mult0.IN21
Op1[10] => Div0.IN21
Op1[10] => Out.IN0
Op1[10] => Out.IN0
Op1[10] => Out.IN0
Op1[10] => LessThan0.IN22
Op1[10] => LessThan1.IN22
Op1[10] => LessThan2.IN22
Op1[10] => LessThan3.IN22
Op1[10] => Equal0.IN21
Op1[10] => LessThan4.IN54
Op1[10] => LessThan5.IN54
Op1[10] => LessThan6.IN54
Op1[10] => ShiftRight0.IN22
Op1[10] => ShiftLeft0.IN22
Op1[10] => Mux21.IN61
Op1[11] => Add0.IN21
Op1[11] => Add1.IN53
Op1[11] => Mult0.IN20
Op1[11] => Div0.IN20
Op1[11] => Out.IN0
Op1[11] => Out.IN0
Op1[11] => Out.IN0
Op1[11] => LessThan0.IN21
Op1[11] => LessThan1.IN21
Op1[11] => LessThan2.IN21
Op1[11] => LessThan3.IN21
Op1[11] => Equal0.IN20
Op1[11] => LessThan4.IN53
Op1[11] => LessThan5.IN53
Op1[11] => LessThan6.IN53
Op1[11] => ShiftRight0.IN21
Op1[11] => ShiftLeft0.IN21
Op1[11] => Mux20.IN61
Op1[12] => Add0.IN20
Op1[12] => Add1.IN52
Op1[12] => Mult0.IN19
Op1[12] => Div0.IN19
Op1[12] => Out.IN0
Op1[12] => Out.IN0
Op1[12] => Out.IN0
Op1[12] => LessThan0.IN20
Op1[12] => LessThan1.IN20
Op1[12] => LessThan2.IN20
Op1[12] => LessThan3.IN20
Op1[12] => Equal0.IN19
Op1[12] => LessThan4.IN52
Op1[12] => LessThan5.IN52
Op1[12] => LessThan6.IN52
Op1[12] => ShiftRight0.IN20
Op1[12] => ShiftLeft0.IN20
Op1[12] => Mux19.IN61
Op1[13] => Add0.IN19
Op1[13] => Add1.IN51
Op1[13] => Mult0.IN18
Op1[13] => Div0.IN18
Op1[13] => Out.IN0
Op1[13] => Out.IN0
Op1[13] => Out.IN0
Op1[13] => LessThan0.IN19
Op1[13] => LessThan1.IN19
Op1[13] => LessThan2.IN19
Op1[13] => LessThan3.IN19
Op1[13] => Equal0.IN18
Op1[13] => LessThan4.IN51
Op1[13] => LessThan5.IN51
Op1[13] => LessThan6.IN51
Op1[13] => ShiftRight0.IN19
Op1[13] => ShiftLeft0.IN19
Op1[13] => Mux18.IN61
Op1[14] => Add0.IN18
Op1[14] => Add1.IN50
Op1[14] => Mult0.IN17
Op1[14] => Div0.IN17
Op1[14] => Out.IN0
Op1[14] => Out.IN0
Op1[14] => Out.IN0
Op1[14] => LessThan0.IN18
Op1[14] => LessThan1.IN18
Op1[14] => LessThan2.IN18
Op1[14] => LessThan3.IN18
Op1[14] => Equal0.IN17
Op1[14] => LessThan4.IN50
Op1[14] => LessThan5.IN50
Op1[14] => LessThan6.IN50
Op1[14] => ShiftRight0.IN18
Op1[14] => ShiftLeft0.IN18
Op1[14] => Mux17.IN61
Op1[15] => Add0.IN17
Op1[15] => Add1.IN49
Op1[15] => Mult0.IN16
Op1[15] => Div0.IN16
Op1[15] => Out.IN0
Op1[15] => Out.IN0
Op1[15] => Out.IN0
Op1[15] => LessThan0.IN17
Op1[15] => LessThan1.IN17
Op1[15] => LessThan2.IN17
Op1[15] => LessThan3.IN17
Op1[15] => Equal0.IN16
Op1[15] => LessThan4.IN49
Op1[15] => LessThan5.IN49
Op1[15] => LessThan6.IN49
Op1[15] => ShiftRight0.IN17
Op1[15] => ShiftLeft0.IN17
Op1[15] => Mux16.IN61
Op1[16] => Add0.IN16
Op1[16] => Add1.IN48
Op1[16] => Mult0.IN15
Op1[16] => Div0.IN15
Op1[16] => Out.IN0
Op1[16] => Out.IN0
Op1[16] => Out.IN0
Op1[16] => LessThan0.IN16
Op1[16] => LessThan1.IN16
Op1[16] => LessThan2.IN16
Op1[16] => LessThan3.IN16
Op1[16] => Equal0.IN15
Op1[16] => LessThan4.IN48
Op1[16] => LessThan5.IN48
Op1[16] => LessThan6.IN48
Op1[16] => ShiftRight0.IN16
Op1[16] => ShiftLeft0.IN16
Op1[16] => Mux15.IN61
Op1[17] => Add0.IN15
Op1[17] => Add1.IN47
Op1[17] => Mult0.IN14
Op1[17] => Div0.IN14
Op1[17] => Out.IN0
Op1[17] => Out.IN0
Op1[17] => Out.IN0
Op1[17] => LessThan0.IN15
Op1[17] => LessThan1.IN15
Op1[17] => LessThan2.IN15
Op1[17] => LessThan3.IN15
Op1[17] => Equal0.IN14
Op1[17] => LessThan4.IN47
Op1[17] => LessThan5.IN47
Op1[17] => LessThan6.IN47
Op1[17] => ShiftRight0.IN15
Op1[17] => ShiftLeft0.IN15
Op1[17] => Mux14.IN61
Op1[18] => Add0.IN14
Op1[18] => Add1.IN46
Op1[18] => Mult0.IN13
Op1[18] => Div0.IN13
Op1[18] => Out.IN0
Op1[18] => Out.IN0
Op1[18] => Out.IN0
Op1[18] => LessThan0.IN14
Op1[18] => LessThan1.IN14
Op1[18] => LessThan2.IN14
Op1[18] => LessThan3.IN14
Op1[18] => Equal0.IN13
Op1[18] => LessThan4.IN46
Op1[18] => LessThan5.IN46
Op1[18] => LessThan6.IN46
Op1[18] => ShiftRight0.IN14
Op1[18] => ShiftLeft0.IN14
Op1[18] => Mux13.IN61
Op1[19] => Add0.IN13
Op1[19] => Add1.IN45
Op1[19] => Mult0.IN12
Op1[19] => Div0.IN12
Op1[19] => Out.IN0
Op1[19] => Out.IN0
Op1[19] => Out.IN0
Op1[19] => LessThan0.IN13
Op1[19] => LessThan1.IN13
Op1[19] => LessThan2.IN13
Op1[19] => LessThan3.IN13
Op1[19] => Equal0.IN12
Op1[19] => LessThan4.IN45
Op1[19] => LessThan5.IN45
Op1[19] => LessThan6.IN45
Op1[19] => ShiftRight0.IN13
Op1[19] => ShiftLeft0.IN13
Op1[19] => Mux12.IN61
Op1[20] => Add0.IN12
Op1[20] => Add1.IN44
Op1[20] => Mult0.IN11
Op1[20] => Div0.IN11
Op1[20] => Out.IN0
Op1[20] => Out.IN0
Op1[20] => Out.IN0
Op1[20] => LessThan0.IN12
Op1[20] => LessThan1.IN12
Op1[20] => LessThan2.IN12
Op1[20] => LessThan3.IN12
Op1[20] => Equal0.IN11
Op1[20] => LessThan4.IN44
Op1[20] => LessThan5.IN44
Op1[20] => LessThan6.IN44
Op1[20] => ShiftRight0.IN12
Op1[20] => ShiftLeft0.IN12
Op1[20] => Mux11.IN61
Op1[21] => Add0.IN11
Op1[21] => Add1.IN43
Op1[21] => Mult0.IN10
Op1[21] => Div0.IN10
Op1[21] => Out.IN0
Op1[21] => Out.IN0
Op1[21] => Out.IN0
Op1[21] => LessThan0.IN11
Op1[21] => LessThan1.IN11
Op1[21] => LessThan2.IN11
Op1[21] => LessThan3.IN11
Op1[21] => Equal0.IN10
Op1[21] => LessThan4.IN43
Op1[21] => LessThan5.IN43
Op1[21] => LessThan6.IN43
Op1[21] => ShiftRight0.IN11
Op1[21] => ShiftLeft0.IN11
Op1[21] => Mux10.IN61
Op1[22] => Add0.IN10
Op1[22] => Add1.IN42
Op1[22] => Mult0.IN9
Op1[22] => Div0.IN9
Op1[22] => Out.IN0
Op1[22] => Out.IN0
Op1[22] => Out.IN0
Op1[22] => LessThan0.IN10
Op1[22] => LessThan1.IN10
Op1[22] => LessThan2.IN10
Op1[22] => LessThan3.IN10
Op1[22] => Equal0.IN9
Op1[22] => LessThan4.IN42
Op1[22] => LessThan5.IN42
Op1[22] => LessThan6.IN42
Op1[22] => ShiftRight0.IN10
Op1[22] => ShiftLeft0.IN10
Op1[22] => Mux9.IN61
Op1[23] => Add0.IN9
Op1[23] => Add1.IN41
Op1[23] => Mult0.IN8
Op1[23] => Div0.IN8
Op1[23] => Out.IN0
Op1[23] => Out.IN0
Op1[23] => Out.IN0
Op1[23] => LessThan0.IN9
Op1[23] => LessThan1.IN9
Op1[23] => LessThan2.IN9
Op1[23] => LessThan3.IN9
Op1[23] => Equal0.IN8
Op1[23] => LessThan4.IN41
Op1[23] => LessThan5.IN41
Op1[23] => LessThan6.IN41
Op1[23] => ShiftRight0.IN9
Op1[23] => ShiftLeft0.IN9
Op1[23] => Mux8.IN61
Op1[24] => Add0.IN8
Op1[24] => Add1.IN40
Op1[24] => Mult0.IN7
Op1[24] => Div0.IN7
Op1[24] => Out.IN0
Op1[24] => Out.IN0
Op1[24] => Out.IN0
Op1[24] => LessThan0.IN8
Op1[24] => LessThan1.IN8
Op1[24] => LessThan2.IN8
Op1[24] => LessThan3.IN8
Op1[24] => Equal0.IN7
Op1[24] => LessThan4.IN40
Op1[24] => LessThan5.IN40
Op1[24] => LessThan6.IN40
Op1[24] => ShiftRight0.IN8
Op1[24] => ShiftLeft0.IN8
Op1[24] => Mux7.IN61
Op1[25] => Add0.IN7
Op1[25] => Add1.IN39
Op1[25] => Mult0.IN6
Op1[25] => Div0.IN6
Op1[25] => Out.IN0
Op1[25] => Out.IN0
Op1[25] => Out.IN0
Op1[25] => LessThan0.IN7
Op1[25] => LessThan1.IN7
Op1[25] => LessThan2.IN7
Op1[25] => LessThan3.IN7
Op1[25] => Equal0.IN6
Op1[25] => LessThan4.IN39
Op1[25] => LessThan5.IN39
Op1[25] => LessThan6.IN39
Op1[25] => ShiftRight0.IN7
Op1[25] => ShiftLeft0.IN7
Op1[25] => Mux6.IN61
Op1[26] => Add0.IN6
Op1[26] => Add1.IN38
Op1[26] => Mult0.IN5
Op1[26] => Div0.IN5
Op1[26] => Out.IN0
Op1[26] => Out.IN0
Op1[26] => Out.IN0
Op1[26] => LessThan0.IN6
Op1[26] => LessThan1.IN6
Op1[26] => LessThan2.IN6
Op1[26] => LessThan3.IN6
Op1[26] => Equal0.IN5
Op1[26] => LessThan4.IN38
Op1[26] => LessThan5.IN38
Op1[26] => LessThan6.IN38
Op1[26] => ShiftRight0.IN6
Op1[26] => ShiftLeft0.IN6
Op1[26] => Mux5.IN61
Op1[27] => Add0.IN5
Op1[27] => Add1.IN37
Op1[27] => Mult0.IN4
Op1[27] => Div0.IN4
Op1[27] => Out.IN0
Op1[27] => Out.IN0
Op1[27] => Out.IN0
Op1[27] => LessThan0.IN5
Op1[27] => LessThan1.IN5
Op1[27] => LessThan2.IN5
Op1[27] => LessThan3.IN5
Op1[27] => Equal0.IN4
Op1[27] => LessThan4.IN37
Op1[27] => LessThan5.IN37
Op1[27] => LessThan6.IN37
Op1[27] => ShiftRight0.IN5
Op1[27] => ShiftLeft0.IN5
Op1[27] => Mux4.IN61
Op1[28] => Add0.IN4
Op1[28] => Add1.IN36
Op1[28] => Mult0.IN3
Op1[28] => Div0.IN3
Op1[28] => Out.IN0
Op1[28] => Out.IN0
Op1[28] => Out.IN0
Op1[28] => LessThan0.IN4
Op1[28] => LessThan1.IN4
Op1[28] => LessThan2.IN4
Op1[28] => LessThan3.IN4
Op1[28] => Equal0.IN3
Op1[28] => LessThan4.IN36
Op1[28] => LessThan5.IN36
Op1[28] => LessThan6.IN36
Op1[28] => ShiftRight0.IN4
Op1[28] => ShiftLeft0.IN4
Op1[28] => Mux3.IN61
Op1[29] => Add0.IN3
Op1[29] => Add1.IN35
Op1[29] => Mult0.IN2
Op1[29] => Div0.IN2
Op1[29] => Out.IN0
Op1[29] => Out.IN0
Op1[29] => Out.IN0
Op1[29] => LessThan0.IN3
Op1[29] => LessThan1.IN3
Op1[29] => LessThan2.IN3
Op1[29] => LessThan3.IN3
Op1[29] => Equal0.IN2
Op1[29] => LessThan4.IN35
Op1[29] => LessThan5.IN35
Op1[29] => LessThan6.IN35
Op1[29] => ShiftRight0.IN3
Op1[29] => ShiftLeft0.IN3
Op1[29] => Mux2.IN61
Op1[30] => Add0.IN2
Op1[30] => Add1.IN34
Op1[30] => Mult0.IN1
Op1[30] => Div0.IN1
Op1[30] => Out.IN0
Op1[30] => Out.IN0
Op1[30] => Out.IN0
Op1[30] => LessThan0.IN2
Op1[30] => LessThan1.IN2
Op1[30] => LessThan2.IN2
Op1[30] => LessThan3.IN2
Op1[30] => Equal0.IN1
Op1[30] => LessThan4.IN34
Op1[30] => LessThan5.IN34
Op1[30] => LessThan6.IN34
Op1[30] => ShiftRight0.IN2
Op1[30] => ShiftLeft0.IN2
Op1[30] => Mux1.IN61
Op1[31] => Add0.IN1
Op1[31] => Add1.IN33
Op1[31] => Mult0.IN0
Op1[31] => Div0.IN0
Op1[31] => Out.IN0
Op1[31] => Out.IN0
Op1[31] => Out.IN0
Op1[31] => LessThan0.IN1
Op1[31] => LessThan1.IN1
Op1[31] => LessThan2.IN1
Op1[31] => LessThan3.IN1
Op1[31] => Equal0.IN0
Op1[31] => LessThan4.IN33
Op1[31] => LessThan5.IN33
Op1[31] => LessThan6.IN33
Op1[31] => ShiftRight0.IN1
Op1[31] => ShiftLeft0.IN1
Op1[31] => Mux0.IN61
Op2[0] => Add0.IN64
Op2[0] => Mult0.IN63
Op2[0] => Div0.IN63
Op2[0] => Out.IN1
Op2[0] => Out.IN1
Op2[0] => Out.IN1
Op2[0] => LessThan0.IN64
Op2[0] => LessThan1.IN64
Op2[0] => LessThan2.IN64
Op2[0] => LessThan3.IN64
Op2[0] => Equal0.IN63
Op2[0] => Add1.IN32
Op2[1] => Add0.IN63
Op2[1] => Mult0.IN62
Op2[1] => Div0.IN62
Op2[1] => Out.IN1
Op2[1] => Out.IN1
Op2[1] => Out.IN1
Op2[1] => LessThan0.IN63
Op2[1] => LessThan1.IN63
Op2[1] => LessThan2.IN63
Op2[1] => LessThan3.IN63
Op2[1] => Equal0.IN62
Op2[1] => Add1.IN31
Op2[2] => Add0.IN62
Op2[2] => Mult0.IN61
Op2[2] => Div0.IN61
Op2[2] => Out.IN1
Op2[2] => Out.IN1
Op2[2] => Out.IN1
Op2[2] => LessThan0.IN62
Op2[2] => LessThan1.IN62
Op2[2] => LessThan2.IN62
Op2[2] => LessThan3.IN62
Op2[2] => Equal0.IN61
Op2[2] => Add1.IN30
Op2[3] => Add0.IN61
Op2[3] => Mult0.IN60
Op2[3] => Div0.IN60
Op2[3] => Out.IN1
Op2[3] => Out.IN1
Op2[3] => Out.IN1
Op2[3] => LessThan0.IN61
Op2[3] => LessThan1.IN61
Op2[3] => LessThan2.IN61
Op2[3] => LessThan3.IN61
Op2[3] => Equal0.IN60
Op2[3] => Add1.IN29
Op2[4] => Add0.IN60
Op2[4] => Mult0.IN59
Op2[4] => Div0.IN59
Op2[4] => Out.IN1
Op2[4] => Out.IN1
Op2[4] => Out.IN1
Op2[4] => LessThan0.IN60
Op2[4] => LessThan1.IN60
Op2[4] => LessThan2.IN60
Op2[4] => LessThan3.IN60
Op2[4] => Equal0.IN59
Op2[4] => Add1.IN28
Op2[5] => Add0.IN59
Op2[5] => Mult0.IN58
Op2[5] => Div0.IN58
Op2[5] => Out.IN1
Op2[5] => Out.IN1
Op2[5] => Out.IN1
Op2[5] => LessThan0.IN59
Op2[5] => LessThan1.IN59
Op2[5] => LessThan2.IN59
Op2[5] => LessThan3.IN59
Op2[5] => Equal0.IN58
Op2[5] => Add1.IN27
Op2[6] => Add0.IN58
Op2[6] => Mult0.IN57
Op2[6] => Div0.IN57
Op2[6] => Out.IN1
Op2[6] => Out.IN1
Op2[6] => Out.IN1
Op2[6] => LessThan0.IN58
Op2[6] => LessThan1.IN58
Op2[6] => LessThan2.IN58
Op2[6] => LessThan3.IN58
Op2[6] => Equal0.IN57
Op2[6] => Add1.IN26
Op2[7] => Add0.IN57
Op2[7] => Mult0.IN56
Op2[7] => Div0.IN56
Op2[7] => Out.IN1
Op2[7] => Out.IN1
Op2[7] => Out.IN1
Op2[7] => LessThan0.IN57
Op2[7] => LessThan1.IN57
Op2[7] => LessThan2.IN57
Op2[7] => LessThan3.IN57
Op2[7] => Equal0.IN56
Op2[7] => Add1.IN25
Op2[8] => Add0.IN56
Op2[8] => Mult0.IN55
Op2[8] => Div0.IN55
Op2[8] => Out.IN1
Op2[8] => Out.IN1
Op2[8] => Out.IN1
Op2[8] => LessThan0.IN56
Op2[8] => LessThan1.IN56
Op2[8] => LessThan2.IN56
Op2[8] => LessThan3.IN56
Op2[8] => Equal0.IN55
Op2[8] => Add1.IN24
Op2[9] => Add0.IN55
Op2[9] => Mult0.IN54
Op2[9] => Div0.IN54
Op2[9] => Out.IN1
Op2[9] => Out.IN1
Op2[9] => Out.IN1
Op2[9] => LessThan0.IN55
Op2[9] => LessThan1.IN55
Op2[9] => LessThan2.IN55
Op2[9] => LessThan3.IN55
Op2[9] => Equal0.IN54
Op2[9] => Add1.IN23
Op2[10] => Add0.IN54
Op2[10] => Mult0.IN53
Op2[10] => Div0.IN53
Op2[10] => Out.IN1
Op2[10] => Out.IN1
Op2[10] => Out.IN1
Op2[10] => LessThan0.IN54
Op2[10] => LessThan1.IN54
Op2[10] => LessThan2.IN54
Op2[10] => LessThan3.IN54
Op2[10] => Equal0.IN53
Op2[10] => Add1.IN22
Op2[11] => Add0.IN53
Op2[11] => Mult0.IN52
Op2[11] => Div0.IN52
Op2[11] => Out.IN1
Op2[11] => Out.IN1
Op2[11] => Out.IN1
Op2[11] => LessThan0.IN53
Op2[11] => LessThan1.IN53
Op2[11] => LessThan2.IN53
Op2[11] => LessThan3.IN53
Op2[11] => Equal0.IN52
Op2[11] => Add1.IN21
Op2[12] => Add0.IN52
Op2[12] => Mult0.IN51
Op2[12] => Div0.IN51
Op2[12] => Out.IN1
Op2[12] => Out.IN1
Op2[12] => Out.IN1
Op2[12] => LessThan0.IN52
Op2[12] => LessThan1.IN52
Op2[12] => LessThan2.IN52
Op2[12] => LessThan3.IN52
Op2[12] => Equal0.IN51
Op2[12] => Add1.IN20
Op2[13] => Add0.IN51
Op2[13] => Mult0.IN50
Op2[13] => Div0.IN50
Op2[13] => Out.IN1
Op2[13] => Out.IN1
Op2[13] => Out.IN1
Op2[13] => LessThan0.IN51
Op2[13] => LessThan1.IN51
Op2[13] => LessThan2.IN51
Op2[13] => LessThan3.IN51
Op2[13] => Equal0.IN50
Op2[13] => Add1.IN19
Op2[14] => Add0.IN50
Op2[14] => Mult0.IN49
Op2[14] => Div0.IN49
Op2[14] => Out.IN1
Op2[14] => Out.IN1
Op2[14] => Out.IN1
Op2[14] => LessThan0.IN50
Op2[14] => LessThan1.IN50
Op2[14] => LessThan2.IN50
Op2[14] => LessThan3.IN50
Op2[14] => Equal0.IN49
Op2[14] => Add1.IN18
Op2[15] => Add0.IN49
Op2[15] => Mult0.IN48
Op2[15] => Div0.IN48
Op2[15] => Out.IN1
Op2[15] => Out.IN1
Op2[15] => Out.IN1
Op2[15] => LessThan0.IN49
Op2[15] => LessThan1.IN49
Op2[15] => LessThan2.IN49
Op2[15] => LessThan3.IN49
Op2[15] => Equal0.IN48
Op2[15] => Add1.IN17
Op2[16] => Add0.IN48
Op2[16] => Mult0.IN47
Op2[16] => Div0.IN47
Op2[16] => Out.IN1
Op2[16] => Out.IN1
Op2[16] => Out.IN1
Op2[16] => LessThan0.IN48
Op2[16] => LessThan1.IN48
Op2[16] => LessThan2.IN48
Op2[16] => LessThan3.IN48
Op2[16] => Equal0.IN47
Op2[16] => Add1.IN16
Op2[17] => Add0.IN47
Op2[17] => Mult0.IN46
Op2[17] => Div0.IN46
Op2[17] => Out.IN1
Op2[17] => Out.IN1
Op2[17] => Out.IN1
Op2[17] => LessThan0.IN47
Op2[17] => LessThan1.IN47
Op2[17] => LessThan2.IN47
Op2[17] => LessThan3.IN47
Op2[17] => Equal0.IN46
Op2[17] => Add1.IN15
Op2[18] => Add0.IN46
Op2[18] => Mult0.IN45
Op2[18] => Div0.IN45
Op2[18] => Out.IN1
Op2[18] => Out.IN1
Op2[18] => Out.IN1
Op2[18] => LessThan0.IN46
Op2[18] => LessThan1.IN46
Op2[18] => LessThan2.IN46
Op2[18] => LessThan3.IN46
Op2[18] => Equal0.IN45
Op2[18] => Add1.IN14
Op2[19] => Add0.IN45
Op2[19] => Mult0.IN44
Op2[19] => Div0.IN44
Op2[19] => Out.IN1
Op2[19] => Out.IN1
Op2[19] => Out.IN1
Op2[19] => LessThan0.IN45
Op2[19] => LessThan1.IN45
Op2[19] => LessThan2.IN45
Op2[19] => LessThan3.IN45
Op2[19] => Equal0.IN44
Op2[19] => Add1.IN13
Op2[20] => Add0.IN44
Op2[20] => Mult0.IN43
Op2[20] => Div0.IN43
Op2[20] => Out.IN1
Op2[20] => Out.IN1
Op2[20] => Out.IN1
Op2[20] => LessThan0.IN44
Op2[20] => LessThan1.IN44
Op2[20] => LessThan2.IN44
Op2[20] => LessThan3.IN44
Op2[20] => Equal0.IN43
Op2[20] => Add1.IN12
Op2[21] => Add0.IN43
Op2[21] => Mult0.IN42
Op2[21] => Div0.IN42
Op2[21] => Out.IN1
Op2[21] => Out.IN1
Op2[21] => Out.IN1
Op2[21] => LessThan0.IN43
Op2[21] => LessThan1.IN43
Op2[21] => LessThan2.IN43
Op2[21] => LessThan3.IN43
Op2[21] => Equal0.IN42
Op2[21] => Add1.IN11
Op2[22] => Add0.IN42
Op2[22] => Mult0.IN41
Op2[22] => Div0.IN41
Op2[22] => Out.IN1
Op2[22] => Out.IN1
Op2[22] => Out.IN1
Op2[22] => LessThan0.IN42
Op2[22] => LessThan1.IN42
Op2[22] => LessThan2.IN42
Op2[22] => LessThan3.IN42
Op2[22] => Equal0.IN41
Op2[22] => Add1.IN10
Op2[23] => Add0.IN41
Op2[23] => Mult0.IN40
Op2[23] => Div0.IN40
Op2[23] => Out.IN1
Op2[23] => Out.IN1
Op2[23] => Out.IN1
Op2[23] => LessThan0.IN41
Op2[23] => LessThan1.IN41
Op2[23] => LessThan2.IN41
Op2[23] => LessThan3.IN41
Op2[23] => Equal0.IN40
Op2[23] => Add1.IN9
Op2[24] => Add0.IN40
Op2[24] => Mult0.IN39
Op2[24] => Div0.IN39
Op2[24] => Out.IN1
Op2[24] => Out.IN1
Op2[24] => Out.IN1
Op2[24] => LessThan0.IN40
Op2[24] => LessThan1.IN40
Op2[24] => LessThan2.IN40
Op2[24] => LessThan3.IN40
Op2[24] => Equal0.IN39
Op2[24] => Add1.IN8
Op2[25] => Add0.IN39
Op2[25] => Mult0.IN38
Op2[25] => Div0.IN38
Op2[25] => Out.IN1
Op2[25] => Out.IN1
Op2[25] => Out.IN1
Op2[25] => LessThan0.IN39
Op2[25] => LessThan1.IN39
Op2[25] => LessThan2.IN39
Op2[25] => LessThan3.IN39
Op2[25] => Equal0.IN38
Op2[25] => Add1.IN7
Op2[26] => Add0.IN38
Op2[26] => Mult0.IN37
Op2[26] => Div0.IN37
Op2[26] => Out.IN1
Op2[26] => Out.IN1
Op2[26] => Out.IN1
Op2[26] => LessThan0.IN38
Op2[26] => LessThan1.IN38
Op2[26] => LessThan2.IN38
Op2[26] => LessThan3.IN38
Op2[26] => Equal0.IN37
Op2[26] => Add1.IN6
Op2[27] => Add0.IN37
Op2[27] => Mult0.IN36
Op2[27] => Div0.IN36
Op2[27] => Out.IN1
Op2[27] => Out.IN1
Op2[27] => Out.IN1
Op2[27] => LessThan0.IN37
Op2[27] => LessThan1.IN37
Op2[27] => LessThan2.IN37
Op2[27] => LessThan3.IN37
Op2[27] => Equal0.IN36
Op2[27] => Add1.IN5
Op2[28] => Add0.IN36
Op2[28] => Mult0.IN35
Op2[28] => Div0.IN35
Op2[28] => Out.IN1
Op2[28] => Out.IN1
Op2[28] => Out.IN1
Op2[28] => LessThan0.IN36
Op2[28] => LessThan1.IN36
Op2[28] => LessThan2.IN36
Op2[28] => LessThan3.IN36
Op2[28] => Equal0.IN35
Op2[28] => Add1.IN4
Op2[29] => Add0.IN35
Op2[29] => Mult0.IN34
Op2[29] => Div0.IN34
Op2[29] => Out.IN1
Op2[29] => Out.IN1
Op2[29] => Out.IN1
Op2[29] => LessThan0.IN35
Op2[29] => LessThan1.IN35
Op2[29] => LessThan2.IN35
Op2[29] => LessThan3.IN35
Op2[29] => Equal0.IN34
Op2[29] => Add1.IN3
Op2[30] => Add0.IN34
Op2[30] => Mult0.IN33
Op2[30] => Div0.IN33
Op2[30] => Out.IN1
Op2[30] => Out.IN1
Op2[30] => Out.IN1
Op2[30] => LessThan0.IN34
Op2[30] => LessThan1.IN34
Op2[30] => LessThan2.IN34
Op2[30] => LessThan3.IN34
Op2[30] => Equal0.IN33
Op2[30] => Add1.IN2
Op2[31] => Add0.IN33
Op2[31] => Mult0.IN32
Op2[31] => Div0.IN32
Op2[31] => Out.IN1
Op2[31] => Out.IN1
Op2[31] => Out.IN1
Op2[31] => LessThan0.IN33
Op2[31] => LessThan1.IN33
Op2[31] => LessThan2.IN33
Op2[31] => LessThan3.IN33
Op2[31] => Equal0.IN32
Op2[31] => Add1.IN1
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
AluOP[0] => Mux0.IN69
AluOP[0] => Mux1.IN69
AluOP[0] => Mux2.IN69
AluOP[0] => Mux3.IN69
AluOP[0] => Mux4.IN69
AluOP[0] => Mux5.IN69
AluOP[0] => Mux6.IN69
AluOP[0] => Mux7.IN69
AluOP[0] => Mux8.IN69
AluOP[0] => Mux9.IN69
AluOP[0] => Mux10.IN69
AluOP[0] => Mux11.IN69
AluOP[0] => Mux12.IN69
AluOP[0] => Mux13.IN69
AluOP[0] => Mux14.IN69
AluOP[0] => Mux15.IN69
AluOP[0] => Mux16.IN69
AluOP[0] => Mux17.IN69
AluOP[0] => Mux18.IN69
AluOP[0] => Mux19.IN69
AluOP[0] => Mux20.IN69
AluOP[0] => Mux21.IN69
AluOP[0] => Mux22.IN69
AluOP[0] => Mux23.IN69
AluOP[0] => Mux24.IN69
AluOP[0] => Mux25.IN69
AluOP[0] => Mux26.IN69
AluOP[0] => Mux27.IN69
AluOP[0] => Mux28.IN69
AluOP[0] => Mux29.IN69
AluOP[0] => Mux30.IN69
AluOP[0] => Mux31.IN69
AluOP[0] => Decoder0.IN5
AluOP[1] => Mux0.IN68
AluOP[1] => Mux1.IN68
AluOP[1] => Mux2.IN68
AluOP[1] => Mux3.IN68
AluOP[1] => Mux4.IN68
AluOP[1] => Mux5.IN68
AluOP[1] => Mux6.IN68
AluOP[1] => Mux7.IN68
AluOP[1] => Mux8.IN68
AluOP[1] => Mux9.IN68
AluOP[1] => Mux10.IN68
AluOP[1] => Mux11.IN68
AluOP[1] => Mux12.IN68
AluOP[1] => Mux13.IN68
AluOP[1] => Mux14.IN68
AluOP[1] => Mux15.IN68
AluOP[1] => Mux16.IN68
AluOP[1] => Mux17.IN68
AluOP[1] => Mux18.IN68
AluOP[1] => Mux19.IN68
AluOP[1] => Mux20.IN68
AluOP[1] => Mux21.IN68
AluOP[1] => Mux22.IN68
AluOP[1] => Mux23.IN68
AluOP[1] => Mux24.IN68
AluOP[1] => Mux25.IN68
AluOP[1] => Mux26.IN68
AluOP[1] => Mux27.IN68
AluOP[1] => Mux28.IN68
AluOP[1] => Mux29.IN68
AluOP[1] => Mux30.IN68
AluOP[1] => Mux31.IN68
AluOP[1] => Decoder0.IN4
AluOP[2] => Mux0.IN67
AluOP[2] => Mux1.IN67
AluOP[2] => Mux2.IN67
AluOP[2] => Mux3.IN67
AluOP[2] => Mux4.IN67
AluOP[2] => Mux5.IN67
AluOP[2] => Mux6.IN67
AluOP[2] => Mux7.IN67
AluOP[2] => Mux8.IN67
AluOP[2] => Mux9.IN67
AluOP[2] => Mux10.IN67
AluOP[2] => Mux11.IN67
AluOP[2] => Mux12.IN67
AluOP[2] => Mux13.IN67
AluOP[2] => Mux14.IN67
AluOP[2] => Mux15.IN67
AluOP[2] => Mux16.IN67
AluOP[2] => Mux17.IN67
AluOP[2] => Mux18.IN67
AluOP[2] => Mux19.IN67
AluOP[2] => Mux20.IN67
AluOP[2] => Mux21.IN67
AluOP[2] => Mux22.IN67
AluOP[2] => Mux23.IN67
AluOP[2] => Mux24.IN67
AluOP[2] => Mux25.IN67
AluOP[2] => Mux26.IN67
AluOP[2] => Mux27.IN67
AluOP[2] => Mux28.IN67
AluOP[2] => Mux29.IN67
AluOP[2] => Mux30.IN67
AluOP[2] => Mux31.IN67
AluOP[2] => Decoder0.IN3
AluOP[3] => Mux0.IN66
AluOP[3] => Mux1.IN66
AluOP[3] => Mux2.IN66
AluOP[3] => Mux3.IN66
AluOP[3] => Mux4.IN66
AluOP[3] => Mux5.IN66
AluOP[3] => Mux6.IN66
AluOP[3] => Mux7.IN66
AluOP[3] => Mux8.IN66
AluOP[3] => Mux9.IN66
AluOP[3] => Mux10.IN66
AluOP[3] => Mux11.IN66
AluOP[3] => Mux12.IN66
AluOP[3] => Mux13.IN66
AluOP[3] => Mux14.IN66
AluOP[3] => Mux15.IN66
AluOP[3] => Mux16.IN66
AluOP[3] => Mux17.IN66
AluOP[3] => Mux18.IN66
AluOP[3] => Mux19.IN66
AluOP[3] => Mux20.IN66
AluOP[3] => Mux21.IN66
AluOP[3] => Mux22.IN66
AluOP[3] => Mux23.IN66
AluOP[3] => Mux24.IN66
AluOP[3] => Mux25.IN66
AluOP[3] => Mux26.IN66
AluOP[3] => Mux27.IN66
AluOP[3] => Mux28.IN66
AluOP[3] => Mux29.IN66
AluOP[3] => Mux30.IN66
AluOP[3] => Mux31.IN66
AluOP[3] => Decoder0.IN2
AluOP[4] => Mux0.IN65
AluOP[4] => Mux1.IN65
AluOP[4] => Mux2.IN65
AluOP[4] => Mux3.IN65
AluOP[4] => Mux4.IN65
AluOP[4] => Mux5.IN65
AluOP[4] => Mux6.IN65
AluOP[4] => Mux7.IN65
AluOP[4] => Mux8.IN65
AluOP[4] => Mux9.IN65
AluOP[4] => Mux10.IN65
AluOP[4] => Mux11.IN65
AluOP[4] => Mux12.IN65
AluOP[4] => Mux13.IN65
AluOP[4] => Mux14.IN65
AluOP[4] => Mux15.IN65
AluOP[4] => Mux16.IN65
AluOP[4] => Mux17.IN65
AluOP[4] => Mux18.IN65
AluOP[4] => Mux19.IN65
AluOP[4] => Mux20.IN65
AluOP[4] => Mux21.IN65
AluOP[4] => Mux22.IN65
AluOP[4] => Mux23.IN65
AluOP[4] => Mux24.IN65
AluOP[4] => Mux25.IN65
AluOP[4] => Mux26.IN65
AluOP[4] => Mux27.IN65
AluOP[4] => Mux28.IN65
AluOP[4] => Mux29.IN65
AluOP[4] => Mux30.IN65
AluOP[4] => Mux31.IN65
AluOP[4] => Decoder0.IN1
AluOP[5] => Mux0.IN64
AluOP[5] => Mux1.IN64
AluOP[5] => Mux2.IN64
AluOP[5] => Mux3.IN64
AluOP[5] => Mux4.IN64
AluOP[5] => Mux5.IN64
AluOP[5] => Mux6.IN64
AluOP[5] => Mux7.IN64
AluOP[5] => Mux8.IN64
AluOP[5] => Mux9.IN64
AluOP[5] => Mux10.IN64
AluOP[5] => Mux11.IN64
AluOP[5] => Mux12.IN64
AluOP[5] => Mux13.IN64
AluOP[5] => Mux14.IN64
AluOP[5] => Mux15.IN64
AluOP[5] => Mux16.IN64
AluOP[5] => Mux17.IN64
AluOP[5] => Mux18.IN64
AluOP[5] => Mux19.IN64
AluOP[5] => Mux20.IN64
AluOP[5] => Mux21.IN64
AluOP[5] => Mux22.IN64
AluOP[5] => Mux23.IN64
AluOP[5] => Mux24.IN64
AluOP[5] => Mux25.IN64
AluOP[5] => Mux26.IN64
AluOP[5] => Mux27.IN64
AluOP[5] => Mux28.IN64
AluOP[5] => Mux29.IN64
AluOP[5] => Mux30.IN64
AluOP[5] => Mux31.IN64
AluOP[5] => Decoder0.IN0
Shamt[0] => ShiftRight0.IN37
Shamt[0] => ShiftLeft0.IN37
Shamt[1] => ShiftRight0.IN36
Shamt[1] => ShiftLeft0.IN36
Shamt[2] => ShiftRight0.IN35
Shamt[2] => ShiftLeft0.IN35
Shamt[3] => ShiftRight0.IN34
Shamt[3] => ShiftLeft0.IN34
Shamt[4] => ShiftRight0.IN33
Shamt[4] => ShiftLeft0.IN33
Zero <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|PCMux:pc_mux
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
Jump => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
JumpReg => Out.OUTPUTSELECT
And => always0.IN0
AluRes => always0.IN1
ExtendedImm[0] => Out.DATAB
ExtendedImm[1] => Out.DATAB
ExtendedImm[2] => Out.DATAB
ExtendedImm[3] => Out.DATAB
ExtendedImm[4] => Out.DATAB
ExtendedImm[5] => Out.DATAB
ExtendedImm[6] => Out.DATAB
ExtendedImm[7] => Out.DATAB
ExtendedImm[8] => Out.DATAB
ExtendedImm[9] => Out.DATAB
ExtendedImm[10] => Out.DATAB
ExtendedImm[11] => Out.DATAB
ExtendedImm[12] => Out.DATAB
ExtendedImm[13] => Out.DATAB
ExtendedImm[14] => Out.DATAB
ExtendedImm[15] => Out.DATAB
ExtendedImm[16] => Out.DATAB
ExtendedImm[17] => Out.DATAB
ExtendedImm[18] => Out.DATAB
ExtendedImm[19] => Out.DATAB
ExtendedImm[20] => Out.DATAB
ExtendedImm[21] => Out.DATAB
ExtendedImm[22] => Out.DATAB
ExtendedImm[23] => Out.DATAB
ExtendedImm[24] => Out.DATAB
ExtendedImm[25] => Out.DATAB
ExtendedImm[26] => Out.DATAB
ExtendedImm[27] => Out.DATAB
ExtendedImm[28] => Out.DATAB
ExtendedImm[29] => Out.DATAB
ExtendedImm[30] => Out.DATAB
ExtendedImm[31] => Out.DATAB
Addr[0] => Out.DATAB
Addr[1] => Out.DATAB
Addr[2] => Out.DATAB
Addr[3] => Out.DATAB
Addr[4] => Out.DATAB
Addr[5] => Out.DATAB
Addr[6] => Out.DATAB
Addr[7] => Out.DATAB
Addr[8] => Out.DATAB
Addr[9] => Out.DATAB
Addr[10] => Out.DATAB
Addr[11] => Out.DATAB
Addr[12] => Out.DATAB
Addr[13] => Out.DATAB
Addr[14] => Out.DATAB
Addr[15] => Out.DATAB
Addr[16] => Out.DATAB
Addr[17] => Out.DATAB
Addr[18] => Out.DATAB
Addr[19] => Out.DATAB
Addr[20] => Out.DATAB
Addr[21] => Out.DATAB
Addr[22] => Out.DATAB
Addr[23] => Out.DATAB
Addr[24] => Out.DATAB
Addr[25] => Out.DATAB
Addr[26] => Out.DATAB
Addr[27] => Out.DATAB
Addr[28] => Out.DATAB
Addr[29] => Out.DATAB
Addr[30] => Out.DATAB
Addr[31] => Out.DATAB
Reg[0] => Out.DATAB
Reg[1] => Out.DATAB
Reg[2] => Out.DATAB
Reg[3] => Out.DATAB
Reg[4] => Out.DATAB
Reg[5] => Out.DATAB
Reg[6] => Out.DATAB
Reg[7] => Out.DATAB
Reg[8] => Out.DATAB
Reg[9] => Out.DATAB
Reg[10] => Out.DATAB
Reg[11] => Out.DATAB
Reg[12] => Out.DATAB
Reg[13] => Out.DATAB
Reg[14] => Out.DATAB
Reg[15] => Out.DATAB
Reg[16] => Out.DATAB
Reg[17] => Out.DATAB
Reg[18] => Out.DATAB
Reg[19] => Out.DATAB
Reg[20] => Out.DATAB
Reg[21] => Out.DATAB
Reg[22] => Out.DATAB
Reg[23] => Out.DATAB
Reg[24] => Out.DATAB
Reg[25] => Out.DATAB
Reg[26] => Out.DATAB
Reg[27] => Out.DATAB
Reg[28] => Out.DATAB
Reg[29] => Out.DATAB
Reg[30] => Out.DATAB
Reg[31] => Out.DATAB
PCOut[0] => Out.DATAA
PCOut[1] => Out.DATAA
PCOut[2] => Out.DATAA
PCOut[3] => Out.DATAA
PCOut[4] => Out.DATAA
PCOut[5] => Out.DATAA
PCOut[6] => Out.DATAA
PCOut[7] => Out.DATAA
PCOut[8] => Out.DATAA
PCOut[9] => Out.DATAA
PCOut[10] => Out.DATAA
PCOut[11] => Out.DATAA
PCOut[12] => Out.DATAA
PCOut[13] => Out.DATAA
PCOut[14] => Out.DATAA
PCOut[15] => Out.DATAA
PCOut[16] => Out.DATAA
PCOut[17] => Out.DATAA
PCOut[18] => Out.DATAA
PCOut[19] => Out.DATAA
PCOut[20] => Out.DATAA
PCOut[21] => Out.DATAA
PCOut[22] => Out.DATAA
PCOut[23] => Out.DATAA
PCOut[24] => Out.DATAA
PCOut[25] => Out.DATAA
PCOut[26] => Out.DATAA
PCOut[27] => Out.DATAA
PCOut[28] => Out.DATAA
PCOut[29] => Out.DATAA
PCOut[30] => Out.DATAA
PCOut[31] => Out.DATAA
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|DataMemory:data_mem
Clk => mem.we_a.CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[31].CLK
Clk => mem.data_a[30].CLK
Clk => mem.data_a[29].CLK
Clk => mem.data_a[28].CLK
Clk => mem.data_a[27].CLK
Clk => mem.data_a[26].CLK
Clk => mem.data_a[25].CLK
Clk => mem.data_a[24].CLK
Clk => mem.data_a[23].CLK
Clk => mem.data_a[22].CLK
Clk => mem.data_a[21].CLK
Clk => mem.data_a[20].CLK
Clk => mem.data_a[19].CLK
Clk => mem.data_a[18].CLK
Clk => mem.data_a[17].CLK
Clk => mem.data_a[16].CLK
Clk => mem.data_a[15].CLK
Clk => mem.data_a[14].CLK
Clk => mem.data_a[13].CLK
Clk => mem.data_a[12].CLK
Clk => mem.data_a[11].CLK
Clk => mem.data_a[10].CLK
Clk => mem.data_a[9].CLK
Clk => mem.data_a[8].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => mem.CLK0
WriteData[0] => mem.data_a[0].DATAIN
WriteData[0] => mem.DATAIN
WriteData[1] => mem.data_a[1].DATAIN
WriteData[1] => mem.DATAIN1
WriteData[2] => mem.data_a[2].DATAIN
WriteData[2] => mem.DATAIN2
WriteData[3] => mem.data_a[3].DATAIN
WriteData[3] => mem.DATAIN3
WriteData[4] => mem.data_a[4].DATAIN
WriteData[4] => mem.DATAIN4
WriteData[5] => mem.data_a[5].DATAIN
WriteData[5] => mem.DATAIN5
WriteData[6] => mem.data_a[6].DATAIN
WriteData[6] => mem.DATAIN6
WriteData[7] => mem.data_a[7].DATAIN
WriteData[7] => mem.DATAIN7
WriteData[8] => mem.data_a[8].DATAIN
WriteData[8] => mem.DATAIN8
WriteData[9] => mem.data_a[9].DATAIN
WriteData[9] => mem.DATAIN9
WriteData[10] => mem.data_a[10].DATAIN
WriteData[10] => mem.DATAIN10
WriteData[11] => mem.data_a[11].DATAIN
WriteData[11] => mem.DATAIN11
WriteData[12] => mem.data_a[12].DATAIN
WriteData[12] => mem.DATAIN12
WriteData[13] => mem.data_a[13].DATAIN
WriteData[13] => mem.DATAIN13
WriteData[14] => mem.data_a[14].DATAIN
WriteData[14] => mem.DATAIN14
WriteData[15] => mem.data_a[15].DATAIN
WriteData[15] => mem.DATAIN15
WriteData[16] => mem.data_a[16].DATAIN
WriteData[16] => mem.DATAIN16
WriteData[17] => mem.data_a[17].DATAIN
WriteData[17] => mem.DATAIN17
WriteData[18] => mem.data_a[18].DATAIN
WriteData[18] => mem.DATAIN18
WriteData[19] => mem.data_a[19].DATAIN
WriteData[19] => mem.DATAIN19
WriteData[20] => mem.data_a[20].DATAIN
WriteData[20] => mem.DATAIN20
WriteData[21] => mem.data_a[21].DATAIN
WriteData[21] => mem.DATAIN21
WriteData[22] => mem.data_a[22].DATAIN
WriteData[22] => mem.DATAIN22
WriteData[23] => mem.data_a[23].DATAIN
WriteData[23] => mem.DATAIN23
WriteData[24] => mem.data_a[24].DATAIN
WriteData[24] => mem.DATAIN24
WriteData[25] => mem.data_a[25].DATAIN
WriteData[25] => mem.DATAIN25
WriteData[26] => mem.data_a[26].DATAIN
WriteData[26] => mem.DATAIN26
WriteData[27] => mem.data_a[27].DATAIN
WriteData[27] => mem.DATAIN27
WriteData[28] => mem.data_a[28].DATAIN
WriteData[28] => mem.DATAIN28
WriteData[29] => mem.data_a[29].DATAIN
WriteData[29] => mem.DATAIN29
WriteData[30] => mem.data_a[30].DATAIN
WriteData[30] => mem.DATAIN30
WriteData[31] => mem.data_a[31].DATAIN
WriteData[31] => mem.DATAIN31
Addr[0] => mem.waddr_a[0].DATAIN
Addr[0] => mem.WADDR
Addr[0] => mem.RADDR
Addr[1] => mem.waddr_a[1].DATAIN
Addr[1] => mem.WADDR1
Addr[1] => mem.RADDR1
Addr[2] => mem.waddr_a[2].DATAIN
Addr[2] => mem.WADDR2
Addr[2] => mem.RADDR2
Addr[3] => mem.waddr_a[3].DATAIN
Addr[3] => mem.WADDR3
Addr[3] => mem.RADDR3
Addr[4] => mem.waddr_a[4].DATAIN
Addr[4] => mem.WADDR4
Addr[4] => mem.RADDR4
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => ~NO_FANOUT~
Addr[13] => ~NO_FANOUT~
Addr[14] => ~NO_FANOUT~
Addr[15] => ~NO_FANOUT~
Addr[16] => ~NO_FANOUT~
Addr[17] => ~NO_FANOUT~
Addr[18] => ~NO_FANOUT~
Addr[19] => ~NO_FANOUT~
Addr[20] => ~NO_FANOUT~
Addr[21] => ~NO_FANOUT~
Addr[22] => ~NO_FANOUT~
Addr[23] => ~NO_FANOUT~
Addr[24] => ~NO_FANOUT~
Addr[25] => ~NO_FANOUT~
Addr[26] => ~NO_FANOUT~
Addr[27] => ~NO_FANOUT~
Addr[28] => ~NO_FANOUT~
Addr[29] => ~NO_FANOUT~
Addr[30] => ~NO_FANOUT~
Addr[31] => ~NO_FANOUT~
MemWrite => mem.we_a.DATAIN
MemWrite => mem.WE
MemRead => DataRead[0]$latch.LATCH_ENABLE
MemRead => DataRead[1]$latch.LATCH_ENABLE
MemRead => DataRead[2]$latch.LATCH_ENABLE
MemRead => DataRead[3]$latch.LATCH_ENABLE
MemRead => DataRead[4]$latch.LATCH_ENABLE
MemRead => DataRead[5]$latch.LATCH_ENABLE
MemRead => DataRead[6]$latch.LATCH_ENABLE
MemRead => DataRead[7]$latch.LATCH_ENABLE
MemRead => DataRead[8]$latch.LATCH_ENABLE
MemRead => DataRead[9]$latch.LATCH_ENABLE
MemRead => DataRead[10]$latch.LATCH_ENABLE
MemRead => DataRead[11]$latch.LATCH_ENABLE
MemRead => DataRead[12]$latch.LATCH_ENABLE
MemRead => DataRead[13]$latch.LATCH_ENABLE
MemRead => DataRead[14]$latch.LATCH_ENABLE
MemRead => DataRead[15]$latch.LATCH_ENABLE
MemRead => DataRead[16]$latch.LATCH_ENABLE
MemRead => DataRead[17]$latch.LATCH_ENABLE
MemRead => DataRead[18]$latch.LATCH_ENABLE
MemRead => DataRead[19]$latch.LATCH_ENABLE
MemRead => DataRead[20]$latch.LATCH_ENABLE
MemRead => DataRead[21]$latch.LATCH_ENABLE
MemRead => DataRead[22]$latch.LATCH_ENABLE
MemRead => DataRead[23]$latch.LATCH_ENABLE
MemRead => DataRead[24]$latch.LATCH_ENABLE
MemRead => DataRead[25]$latch.LATCH_ENABLE
MemRead => DataRead[26]$latch.LATCH_ENABLE
MemRead => DataRead[27]$latch.LATCH_ENABLE
MemRead => DataRead[28]$latch.LATCH_ENABLE
MemRead => DataRead[29]$latch.LATCH_ENABLE
MemRead => DataRead[30]$latch.LATCH_ENABLE
MemRead => DataRead[31]$latch.LATCH_ENABLE
DataRead[0] <= DataRead[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[1] <= DataRead[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[2] <= DataRead[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[3] <= DataRead[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[4] <= DataRead[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[5] <= DataRead[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[6] <= DataRead[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[7] <= DataRead[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[8] <= DataRead[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[9] <= DataRead[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[10] <= DataRead[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[11] <= DataRead[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[12] <= DataRead[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[13] <= DataRead[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[14] <= DataRead[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[15] <= DataRead[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[16] <= DataRead[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[17] <= DataRead[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[18] <= DataRead[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[19] <= DataRead[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[20] <= DataRead[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[21] <= DataRead[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[22] <= DataRead[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[23] <= DataRead[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[24] <= DataRead[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[25] <= DataRead[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[26] <= DataRead[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[27] <= DataRead[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[28] <= DataRead[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[29] <= DataRead[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[30] <= DataRead[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRead[31] <= DataRead[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ProcessUnit:process_unit|DataMemMux:data_mem_mux
AluOut[0] => WriteData.DATAA
AluOut[1] => WriteData.DATAA
AluOut[2] => WriteData.DATAA
AluOut[3] => WriteData.DATAA
AluOut[4] => WriteData.DATAA
AluOut[5] => WriteData.DATAA
AluOut[6] => WriteData.DATAA
AluOut[7] => WriteData.DATAA
AluOut[8] => WriteData.DATAA
AluOut[9] => WriteData.DATAA
AluOut[10] => WriteData.DATAA
AluOut[11] => WriteData.DATAA
AluOut[12] => WriteData.DATAA
AluOut[13] => WriteData.DATAA
AluOut[14] => WriteData.DATAA
AluOut[15] => WriteData.DATAA
AluOut[16] => WriteData.DATAA
AluOut[17] => WriteData.DATAA
AluOut[18] => WriteData.DATAA
AluOut[19] => WriteData.DATAA
AluOut[20] => WriteData.DATAA
AluOut[21] => WriteData.DATAA
AluOut[22] => WriteData.DATAA
AluOut[23] => WriteData.DATAA
AluOut[24] => WriteData.DATAA
AluOut[25] => WriteData.DATAA
AluOut[26] => WriteData.DATAA
AluOut[27] => WriteData.DATAA
AluOut[28] => WriteData.DATAA
AluOut[29] => WriteData.DATAA
AluOut[30] => WriteData.DATAA
AluOut[31] => WriteData.DATAA
ReadData[0] => WriteData.DATAB
ReadData[1] => WriteData.DATAB
ReadData[2] => WriteData.DATAB
ReadData[3] => WriteData.DATAB
ReadData[4] => WriteData.DATAB
ReadData[5] => WriteData.DATAB
ReadData[6] => WriteData.DATAB
ReadData[7] => WriteData.DATAB
ReadData[8] => WriteData.DATAB
ReadData[9] => WriteData.DATAB
ReadData[10] => WriteData.DATAB
ReadData[11] => WriteData.DATAB
ReadData[12] => WriteData.DATAB
ReadData[13] => WriteData.DATAB
ReadData[14] => WriteData.DATAB
ReadData[15] => WriteData.DATAB
ReadData[16] => WriteData.DATAB
ReadData[17] => WriteData.DATAB
ReadData[18] => WriteData.DATAB
ReadData[19] => WriteData.DATAB
ReadData[20] => WriteData.DATAB
ReadData[21] => WriteData.DATAB
ReadData[22] => WriteData.DATAB
ReadData[23] => WriteData.DATAB
ReadData[24] => WriteData.DATAB
ReadData[25] => WriteData.DATAB
ReadData[26] => WriteData.DATAB
ReadData[27] => WriteData.DATAB
ReadData[28] => WriteData.DATAB
ReadData[29] => WriteData.DATAB
ReadData[30] => WriteData.DATAB
ReadData[31] => WriteData.DATAB
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
MemToReg => WriteData.OUTPUTSELECT
WriteData[0] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|ControlUnit:control_unit
OpCode[0] => Decoder0.IN5
OpCode[0] => Mux0.IN69
OpCode[0] => Mux1.IN69
OpCode[0] => Mux2.IN69
OpCode[0] => Mux3.IN69
OpCode[0] => Mux4.IN69
OpCode[0] => Mux5.IN69
OpCode[0] => Mux6.IN69
OpCode[0] => Mux7.IN69
OpCode[1] => Decoder0.IN4
OpCode[1] => Mux0.IN68
OpCode[1] => Mux1.IN68
OpCode[1] => Mux2.IN68
OpCode[1] => Mux3.IN68
OpCode[1] => Mux4.IN68
OpCode[1] => Mux5.IN68
OpCode[1] => Mux6.IN68
OpCode[1] => Mux7.IN68
OpCode[2] => Decoder0.IN3
OpCode[2] => Mux0.IN67
OpCode[2] => Mux1.IN67
OpCode[2] => Mux2.IN67
OpCode[2] => Mux3.IN67
OpCode[2] => Mux4.IN67
OpCode[2] => Mux5.IN67
OpCode[2] => Mux6.IN67
OpCode[2] => Mux7.IN67
OpCode[3] => Decoder0.IN2
OpCode[3] => Mux0.IN66
OpCode[3] => Mux1.IN66
OpCode[3] => Mux2.IN66
OpCode[3] => Mux3.IN66
OpCode[3] => Mux4.IN66
OpCode[3] => Mux5.IN66
OpCode[3] => Mux6.IN66
OpCode[3] => Mux7.IN66
OpCode[4] => Decoder0.IN1
OpCode[4] => Mux0.IN65
OpCode[4] => Mux1.IN65
OpCode[4] => Mux2.IN65
OpCode[4] => Mux3.IN65
OpCode[4] => Mux4.IN65
OpCode[4] => Mux5.IN65
OpCode[4] => Mux6.IN65
OpCode[4] => Mux7.IN65
OpCode[5] => Decoder0.IN0
OpCode[5] => Mux0.IN64
OpCode[5] => Mux1.IN64
OpCode[5] => Mux2.IN64
OpCode[5] => Mux3.IN64
OpCode[5] => Mux4.IN64
OpCode[5] => Mux5.IN64
OpCode[5] => Mux6.IN64
OpCode[5] => Mux7.IN64
AluOP[0] <= AluOP[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
AluOP[1] <= AluOP[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
AluOP[2] <= AluOP[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
AluOP[3] <= AluOP[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
AluOP[4] <= AluOP[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
AluOP[5] <= AluOP[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
Branch <= <GND>
JumpReg <= JumpReg$latch.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump$latch.DB_MAX_OUTPUT_PORT_TYPE
Jal <= Jal$latch.DB_MAX_OUTPUT_PORT_TYPE
And <= And$latch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead$latch.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
Immediate <= Immediate$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
Print <= Print$latch.DB_MAX_OUTPUT_PORT_TYPE


|Mips32|OutputInterface:output_interface
Input[0] => Mod0.IN35
Input[0] => Div0.IN35
Input[0] => Div1.IN38
Input[0] => Div2.IN41
Input[0] => Div3.IN45
Input[0] => Div4.IN48
Input[0] => Div5.IN51
Input[0] => Div6.IN55
Input[1] => Mod0.IN34
Input[1] => Div0.IN34
Input[1] => Div1.IN37
Input[1] => Div2.IN40
Input[1] => Div3.IN44
Input[1] => Div4.IN47
Input[1] => Div5.IN50
Input[1] => Div6.IN54
Input[2] => Mod0.IN33
Input[2] => Div0.IN33
Input[2] => Div1.IN36
Input[2] => Div2.IN39
Input[2] => Div3.IN43
Input[2] => Div4.IN46
Input[2] => Div5.IN49
Input[2] => Div6.IN53
Input[3] => Mod0.IN32
Input[3] => Div0.IN32
Input[3] => Div1.IN35
Input[3] => Div2.IN38
Input[3] => Div3.IN42
Input[3] => Div4.IN45
Input[3] => Div5.IN48
Input[3] => Div6.IN52
Input[4] => Mod0.IN31
Input[4] => Div0.IN31
Input[4] => Div1.IN34
Input[4] => Div2.IN37
Input[4] => Div3.IN41
Input[4] => Div4.IN44
Input[4] => Div5.IN47
Input[4] => Div6.IN51
Input[5] => Mod0.IN30
Input[5] => Div0.IN30
Input[5] => Div1.IN33
Input[5] => Div2.IN36
Input[5] => Div3.IN40
Input[5] => Div4.IN43
Input[5] => Div5.IN46
Input[5] => Div6.IN50
Input[6] => Mod0.IN29
Input[6] => Div0.IN29
Input[6] => Div1.IN32
Input[6] => Div2.IN35
Input[6] => Div3.IN39
Input[6] => Div4.IN42
Input[6] => Div5.IN45
Input[6] => Div6.IN49
Input[7] => Mod0.IN28
Input[7] => Div0.IN28
Input[7] => Div1.IN31
Input[7] => Div2.IN34
Input[7] => Div3.IN38
Input[7] => Div4.IN41
Input[7] => Div5.IN44
Input[7] => Div6.IN48
Input[8] => Mod0.IN27
Input[8] => Div0.IN27
Input[8] => Div1.IN30
Input[8] => Div2.IN33
Input[8] => Div3.IN37
Input[8] => Div4.IN40
Input[8] => Div5.IN43
Input[8] => Div6.IN47
Input[9] => Mod0.IN26
Input[9] => Div0.IN26
Input[9] => Div1.IN29
Input[9] => Div2.IN32
Input[9] => Div3.IN36
Input[9] => Div4.IN39
Input[9] => Div5.IN42
Input[9] => Div6.IN46
Input[10] => Mod0.IN25
Input[10] => Div0.IN25
Input[10] => Div1.IN28
Input[10] => Div2.IN31
Input[10] => Div3.IN35
Input[10] => Div4.IN38
Input[10] => Div5.IN41
Input[10] => Div6.IN45
Input[11] => Mod0.IN24
Input[11] => Div0.IN24
Input[11] => Div1.IN27
Input[11] => Div2.IN30
Input[11] => Div3.IN34
Input[11] => Div4.IN37
Input[11] => Div5.IN40
Input[11] => Div6.IN44
Input[12] => Mod0.IN23
Input[12] => Div0.IN23
Input[12] => Div1.IN26
Input[12] => Div2.IN29
Input[12] => Div3.IN33
Input[12] => Div4.IN36
Input[12] => Div5.IN39
Input[12] => Div6.IN43
Input[13] => Mod0.IN22
Input[13] => Div0.IN22
Input[13] => Div1.IN25
Input[13] => Div2.IN28
Input[13] => Div3.IN32
Input[13] => Div4.IN35
Input[13] => Div5.IN38
Input[13] => Div6.IN42
Input[14] => Mod0.IN21
Input[14] => Div0.IN21
Input[14] => Div1.IN24
Input[14] => Div2.IN27
Input[14] => Div3.IN31
Input[14] => Div4.IN34
Input[14] => Div5.IN37
Input[14] => Div6.IN41
Input[15] => Mod0.IN20
Input[15] => Div0.IN20
Input[15] => Div1.IN23
Input[15] => Div2.IN26
Input[15] => Div3.IN30
Input[15] => Div4.IN33
Input[15] => Div5.IN36
Input[15] => Div6.IN40
Input[16] => Mod0.IN19
Input[16] => Div0.IN19
Input[16] => Div1.IN22
Input[16] => Div2.IN25
Input[16] => Div3.IN29
Input[16] => Div4.IN32
Input[16] => Div5.IN35
Input[16] => Div6.IN39
Input[17] => Mod0.IN18
Input[17] => Div0.IN18
Input[17] => Div1.IN21
Input[17] => Div2.IN24
Input[17] => Div3.IN28
Input[17] => Div4.IN31
Input[17] => Div5.IN34
Input[17] => Div6.IN38
Input[18] => Mod0.IN17
Input[18] => Div0.IN17
Input[18] => Div1.IN20
Input[18] => Div2.IN23
Input[18] => Div3.IN27
Input[18] => Div4.IN30
Input[18] => Div5.IN33
Input[18] => Div6.IN37
Input[19] => Mod0.IN16
Input[19] => Div0.IN16
Input[19] => Div1.IN19
Input[19] => Div2.IN22
Input[19] => Div3.IN26
Input[19] => Div4.IN29
Input[19] => Div5.IN32
Input[19] => Div6.IN36
Input[20] => Mod0.IN15
Input[20] => Div0.IN15
Input[20] => Div1.IN18
Input[20] => Div2.IN21
Input[20] => Div3.IN25
Input[20] => Div4.IN28
Input[20] => Div5.IN31
Input[20] => Div6.IN35
Input[21] => Mod0.IN14
Input[21] => Div0.IN14
Input[21] => Div1.IN17
Input[21] => Div2.IN20
Input[21] => Div3.IN24
Input[21] => Div4.IN27
Input[21] => Div5.IN30
Input[21] => Div6.IN34
Input[22] => Mod0.IN13
Input[22] => Div0.IN13
Input[22] => Div1.IN16
Input[22] => Div2.IN19
Input[22] => Div3.IN23
Input[22] => Div4.IN26
Input[22] => Div5.IN29
Input[22] => Div6.IN33
Input[23] => Mod0.IN12
Input[23] => Div0.IN12
Input[23] => Div1.IN15
Input[23] => Div2.IN18
Input[23] => Div3.IN22
Input[23] => Div4.IN25
Input[23] => Div5.IN28
Input[23] => Div6.IN32
Input[24] => Mod0.IN11
Input[24] => Div0.IN11
Input[24] => Div1.IN14
Input[24] => Div2.IN17
Input[24] => Div3.IN21
Input[24] => Div4.IN24
Input[24] => Div5.IN27
Input[24] => Div6.IN31
Input[25] => Mod0.IN10
Input[25] => Div0.IN10
Input[25] => Div1.IN13
Input[25] => Div2.IN16
Input[25] => Div3.IN20
Input[25] => Div4.IN23
Input[25] => Div5.IN26
Input[25] => Div6.IN30
Input[26] => Mod0.IN9
Input[26] => Div0.IN9
Input[26] => Div1.IN12
Input[26] => Div2.IN15
Input[26] => Div3.IN19
Input[26] => Div4.IN22
Input[26] => Div5.IN25
Input[26] => Div6.IN29
Input[27] => Mod0.IN8
Input[27] => Div0.IN8
Input[27] => Div1.IN11
Input[27] => Div2.IN14
Input[27] => Div3.IN18
Input[27] => Div4.IN21
Input[27] => Div5.IN24
Input[27] => Div6.IN28
Input[28] => Mod0.IN7
Input[28] => Div0.IN7
Input[28] => Div1.IN10
Input[28] => Div2.IN13
Input[28] => Div3.IN17
Input[28] => Div4.IN20
Input[28] => Div5.IN23
Input[28] => Div6.IN27
Input[29] => Mod0.IN6
Input[29] => Div0.IN6
Input[29] => Div1.IN9
Input[29] => Div2.IN12
Input[29] => Div3.IN16
Input[29] => Div4.IN19
Input[29] => Div5.IN22
Input[29] => Div6.IN26
Input[30] => Mod0.IN5
Input[30] => Div0.IN5
Input[30] => Div1.IN8
Input[30] => Div2.IN11
Input[30] => Div3.IN15
Input[30] => Div4.IN18
Input[30] => Div5.IN21
Input[30] => Div6.IN25
Input[31] => Mod0.IN4
Input[31] => Div0.IN4
Input[31] => Div1.IN7
Input[31] => Div2.IN10
Input[31] => Div3.IN14
Input[31] => Div4.IN17
Input[31] => Div5.IN20
Input[31] => Div6.IN24
Hex0[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex0[7] <= <GND>
Hex1[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex1[7] <= <GND>
Hex2[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex2[7] <= <GND>
Hex3[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex3[7] <= <GND>
Hex4[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex4[7] <= <GND>
Hex5[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex5[7] <= <GND>
Hex6[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex6[7] <= <GND>
Hex7[0] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[1] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[2] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[3] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[4] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[5] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[6] <= hexes.DB_MAX_OUTPUT_PORT_TYPE
Hex7[7] <= <GND>


