// Generated by CIRCT firtool-1.75.0
module IntSyncCrossingSource_n1x1(	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9]
  input  clock,	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9]
  input  reset,	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:41:9]
  input  auto_in_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output auto_out_sync_0	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
);

  AsyncResetRegVec_w1_i0 reg_0 (	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
    .clock (clock),
    .reset (reset),
    .io_d  (auto_in_0),
    .io_q  (auto_out_sync_0)
  );	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:86:21]
endmodule

