// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel_gemm_HH_
#define _kernel_gemm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute.h"
#include "load.h"
#include "kernel_gemm_fmul_cud.h"
#include "kernel_gemm_localdEe.h"
#include "kernel_gemm_localhbi.h"
#include "kernel_gemm_control_s_axi.h"
#include "kernel_gemm_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct kernel_gemm : public sc_module {
    // Port declarations 67
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_lv<32> > alpha;
    sc_in< sc_lv<32> > beta;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<64> > ap_var_for_const7;


    // Module declarations
    kernel_gemm(sc_module_name name);
    SC_HAS_PROCESS(kernel_gemm);

    ~kernel_gemm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel_gemm_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* kernel_gemm_control_s_axi_U;
    kernel_gemm_gmem_m_axi<0,512,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* kernel_gemm_gmem_m_axi_U;
    kernel_gemm_localdEe* local_A_ping_0_V_U;
    kernel_gemm_localdEe* local_B_ping_0_V_U;
    kernel_gemm_localdEe* local_A_pong_0_V_U;
    kernel_gemm_localdEe* local_B_pong_0_V_U;
    kernel_gemm_localhbi* local_C_0_V_U;
    compute* grp_compute_fu_384;
    load* grp_load_fu_393;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U50;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U51;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U52;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U53;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U54;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U55;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U56;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U57;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U58;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U59;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U60;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U61;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U62;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U63;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U64;
    kernel_gemm_fmul_cud<1,4,32,32,32>* kernel_gemm_fmul_cud_U65;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<24> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > C_V;
    sc_signal< sc_lv<32> > A_V;
    sc_signal< sc_lv<32> > B_V;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_lv<32> > gmem_AWADDR;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_lv<1> > gmem_ARID;
    sc_signal< sc_lv<32> > gmem_ARLEN;
    sc_signal< sc_lv<3> > gmem_ARSIZE;
    sc_signal< sc_lv<2> > gmem_ARBURST;
    sc_signal< sc_lv<2> > gmem_ARLOCK;
    sc_signal< sc_lv<4> > gmem_ARCACHE;
    sc_signal< sc_lv<3> > gmem_ARPROT;
    sc_signal< sc_lv<4> > gmem_ARQOS;
    sc_signal< sc_lv<4> > gmem_ARREGION;
    sc_signal< sc_lv<1> > gmem_ARUSER;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<512> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<5> > ii20_0_reg_351;
    sc_signal< sc_lv<26> > B_V5_reg_1100;
    sc_signal< sc_lv<26> > A_V3_reg_1105;
    sc_signal< sc_lv<27> > p_cast_fu_511_p1;
    sc_signal< sc_lv<27> > p_cast_reg_1110;
    sc_signal< sc_lv<5> > add_ln71_fu_526_p2;
    sc_signal< sc_lv<5> > add_ln71_reg_1119;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > select_ln72_fu_540_p3;
    sc_signal< sc_lv<7> > select_ln72_reg_1124;
    sc_signal< sc_lv<1> > icmp_ln71_fu_520_p2;
    sc_signal< sc_lv<7> > select_ln71_fu_554_p3;
    sc_signal< sc_lv<7> > select_ln71_reg_1130;
    sc_signal< sc_lv<2> > trunc_ln78_1_reg_1138;
    sc_signal< sc_lv<1> > icmp_ln75_fu_572_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > ii_fu_578_p2;
    sc_signal< sc_lv<5> > ii_reg_1148;
    sc_signal< sc_lv<27> > add_ln180_fu_604_p2;
    sc_signal< sc_lv<27> > add_ln180_reg_1153;
    sc_signal< sc_lv<512> > gmem_addr_read_reg_1164;
    sc_signal< sc_lv<1> > icmp_ln84_fu_624_p2;
    sc_signal< sc_lv<1> > icmp_ln84_reg_1169;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln84_reg_1169_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln84_reg_1169_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln84_reg_1169_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln84_reg_1169_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln84_reg_1169_pp0_iter5_reg;
    sc_signal< sc_lv<5> > ii_1_fu_630_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > local_C_0_V_addr_1_reg_1178;
    sc_signal< sc_lv<4> > local_C_0_V_addr_1_reg_1178_pp0_iter1_reg;
    sc_signal< sc_lv<4> > local_C_0_V_addr_1_reg_1178_pp0_iter2_reg;
    sc_signal< sc_lv<4> > local_C_0_V_addr_1_reg_1178_pp0_iter3_reg;
    sc_signal< sc_lv<4> > local_C_0_V_addr_1_reg_1178_pp0_iter4_reg;
    sc_signal< sc_lv<4> > local_C_0_V_addr_1_reg_1178_pp0_iter5_reg;
    sc_signal< sc_lv<32> > trunc_ln681_fu_641_p1;
    sc_signal< sc_lv<32> > trunc_ln681_reg_1184;
    sc_signal< sc_lv<32> > p_Result_s_reg_1189;
    sc_signal< sc_lv<32> > p_Result_2_reg_1194;
    sc_signal< sc_lv<32> > p_Result_3_reg_1199;
    sc_signal< sc_lv<32> > p_Result_4_reg_1204;
    sc_signal< sc_lv<32> > p_Result_5_reg_1209;
    sc_signal< sc_lv<32> > p_Result_6_reg_1214;
    sc_signal< sc_lv<32> > p_Result_7_reg_1219;
    sc_signal< sc_lv<32> > p_Result_8_reg_1224;
    sc_signal< sc_lv<32> > p_Result_9_reg_1229;
    sc_signal< sc_lv<32> > p_Result_1_reg_1234;
    sc_signal< sc_lv<32> > p_Result_10_reg_1239;
    sc_signal< sc_lv<32> > p_Result_11_reg_1244;
    sc_signal< sc_lv<32> > p_Result_12_reg_1249;
    sc_signal< sc_lv<32> > p_Result_13_reg_1254;
    sc_signal< sc_lv<32> > p_Result_14_reg_1259;
    sc_signal< sc_lv<32> > grp_fu_407_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1344;
    sc_signal< sc_lv<32> > grp_fu_411_p2;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1349;
    sc_signal< sc_lv<32> > grp_fu_415_p2;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1354;
    sc_signal< sc_lv<32> > grp_fu_419_p2;
    sc_signal< sc_lv<32> > tmp_1_3_reg_1359;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > tmp_1_4_reg_1364;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > tmp_1_5_reg_1369;
    sc_signal< sc_lv<32> > grp_fu_431_p2;
    sc_signal< sc_lv<32> > tmp_1_6_reg_1374;
    sc_signal< sc_lv<32> > grp_fu_435_p2;
    sc_signal< sc_lv<32> > tmp_1_7_reg_1379;
    sc_signal< sc_lv<32> > grp_fu_439_p2;
    sc_signal< sc_lv<32> > tmp_1_8_reg_1384;
    sc_signal< sc_lv<32> > grp_fu_443_p2;
    sc_signal< sc_lv<32> > tmp_1_9_reg_1389;
    sc_signal< sc_lv<32> > grp_fu_447_p2;
    sc_signal< sc_lv<32> > tmp_1_s_reg_1394;
    sc_signal< sc_lv<32> > grp_fu_451_p2;
    sc_signal< sc_lv<32> > tmp_1_10_reg_1399;
    sc_signal< sc_lv<32> > grp_fu_455_p2;
    sc_signal< sc_lv<32> > tmp_1_11_reg_1404;
    sc_signal< sc_lv<32> > grp_fu_459_p2;
    sc_signal< sc_lv<32> > tmp_1_12_reg_1409;
    sc_signal< sc_lv<32> > grp_fu_463_p2;
    sc_signal< sc_lv<32> > tmp_1_13_reg_1414;
    sc_signal< sc_lv<32> > grp_fu_467_p2;
    sc_signal< sc_lv<32> > tmp_1_14_reg_1419;
    sc_signal< sc_lv<3> > index_fu_950_p2;
    sc_signal< sc_lv<3> > index_reg_1427;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > icmp_ln101_fu_956_p2;
    sc_signal< sc_lv<1> > icmp_ln101_reg_1432;
    sc_signal< sc_lv<1> > icmp_ln99_fu_944_p2;
    sc_signal< sc_lv<7> > shl_ln_fu_970_p3;
    sc_signal< sc_lv<7> > shl_ln_reg_1436;
    sc_signal< sc_lv<1> > xor_ln103_fu_979_p2;
    sc_signal< sc_lv<1> > xor_ln103_reg_1441;
    sc_signal< sc_lv<1> > grp_fu_474_p2;
    sc_signal< sc_lv<1> > icmp_ln108_reg_1446;
    sc_signal< sc_lv<1> > icmp_ln104_reg_1451;
    sc_signal< sc_lv<5> > ii_2_fu_1017_p2;
    sc_signal< sc_lv<5> > ii_2_reg_1459;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > icmp_ln115_fu_1011_p2;
    sc_signal< sc_lv<27> > add_ln180_2_fu_1048_p2;
    sc_signal< sc_lv<27> > add_ln180_2_reg_1469;
    sc_signal< sc_lv<7> > j_fu_1053_p2;
    sc_signal< sc_lv<512> > local_C_0_V_q1;
    sc_signal< sc_lv<512> > local_C_0_V_load_1_reg_1479;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<4> > local_A_ping_0_V_address0;
    sc_signal< sc_logic > local_A_ping_0_V_ce0;
    sc_signal< sc_logic > local_A_ping_0_V_we0;
    sc_signal< sc_lv<512> > local_A_ping_0_V_q0;
    sc_signal< sc_lv<4> > local_B_ping_0_V_address0;
    sc_signal< sc_logic > local_B_ping_0_V_ce0;
    sc_signal< sc_logic > local_B_ping_0_V_we0;
    sc_signal< sc_lv<512> > local_B_ping_0_V_q0;
    sc_signal< sc_lv<4> > local_A_pong_0_V_address0;
    sc_signal< sc_logic > local_A_pong_0_V_ce0;
    sc_signal< sc_logic > local_A_pong_0_V_we0;
    sc_signal< sc_lv<512> > local_A_pong_0_V_q0;
    sc_signal< sc_lv<4> > local_B_pong_0_V_address0;
    sc_signal< sc_logic > local_B_pong_0_V_ce0;
    sc_signal< sc_logic > local_B_pong_0_V_we0;
    sc_signal< sc_lv<512> > local_B_pong_0_V_q0;
    sc_signal< sc_lv<4> > local_C_0_V_address0;
    sc_signal< sc_logic > local_C_0_V_ce0;
    sc_signal< sc_logic > local_C_0_V_we0;
    sc_signal< sc_lv<512> > local_C_0_V_q0;
    sc_signal< sc_lv<4> > local_C_0_V_address1;
    sc_signal< sc_logic > local_C_0_V_ce1;
    sc_signal< sc_logic > local_C_0_V_we1;
    sc_signal< sc_lv<512> > local_C_0_V_d1;
    sc_signal< sc_logic > grp_compute_fu_384_ap_start;
    sc_signal< sc_logic > grp_compute_fu_384_ap_done;
    sc_signal< sc_logic > grp_compute_fu_384_ap_idle;
    sc_signal< sc_logic > grp_compute_fu_384_ap_ready;
    sc_signal< sc_lv<1> > grp_compute_fu_384_flag;
    sc_signal< sc_lv<4> > grp_compute_fu_384_local_A_0_V_address0;
    sc_signal< sc_logic > grp_compute_fu_384_local_A_0_V_ce0;
    sc_signal< sc_lv<512> > grp_compute_fu_384_local_A_0_V_q0;
    sc_signal< sc_lv<4> > grp_compute_fu_384_local_B_V_address0;
    sc_signal< sc_logic > grp_compute_fu_384_local_B_V_ce0;
    sc_signal< sc_lv<512> > grp_compute_fu_384_local_B_V_q0;
    sc_signal< sc_lv<4> > grp_compute_fu_384_local_C_V_address0;
    sc_signal< sc_logic > grp_compute_fu_384_local_C_V_ce0;
    sc_signal< sc_lv<4> > grp_compute_fu_384_local_C_V_address1;
    sc_signal< sc_logic > grp_compute_fu_384_local_C_V_ce1;
    sc_signal< sc_logic > grp_compute_fu_384_local_C_V_we1;
    sc_signal< sc_lv<512> > grp_compute_fu_384_local_C_V_d1;
    sc_signal< sc_logic > grp_load_fu_393_ap_start;
    sc_signal< sc_logic > grp_load_fu_393_ap_done;
    sc_signal< sc_logic > grp_load_fu_393_ap_idle;
    sc_signal< sc_logic > grp_load_fu_393_ap_ready;
    sc_signal< sc_lv<4> > grp_load_fu_393_local_A_0_V_address0;
    sc_signal< sc_logic > grp_load_fu_393_local_A_0_V_ce0;
    sc_signal< sc_logic > grp_load_fu_393_local_A_0_V_we0;
    sc_signal< sc_lv<512> > grp_load_fu_393_local_A_0_V_d0;
    sc_signal< sc_lv<4> > grp_load_fu_393_local_B_V_address0;
    sc_signal< sc_logic > grp_load_fu_393_local_B_V_ce0;
    sc_signal< sc_logic > grp_load_fu_393_local_B_V_we0;
    sc_signal< sc_lv<512> > grp_load_fu_393_local_B_V_d0;
    sc_signal< sc_logic > grp_load_fu_393_m_axi_A_V_AWVALID;
    sc_signal< sc_lv<32> > grp_load_fu_393_m_axi_A_V_AWADDR;
    sc_signal< sc_lv<1> > grp_load_fu_393_m_axi_A_V_AWID;
    sc_signal< sc_lv<32> > grp_load_fu_393_m_axi_A_V_AWLEN;
    sc_signal< sc_lv<3> > grp_load_fu_393_m_axi_A_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_load_fu_393_m_axi_A_V_AWBURST;
    sc_signal< sc_lv<2> > grp_load_fu_393_m_axi_A_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_load_fu_393_m_axi_A_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_load_fu_393_m_axi_A_V_AWPROT;
    sc_signal< sc_lv<4> > grp_load_fu_393_m_axi_A_V_AWQOS;
    sc_signal< sc_lv<4> > grp_load_fu_393_m_axi_A_V_AWREGION;
    sc_signal< sc_lv<1> > grp_load_fu_393_m_axi_A_V_AWUSER;
    sc_signal< sc_logic > grp_load_fu_393_m_axi_A_V_WVALID;
    sc_signal< sc_lv<512> > grp_load_fu_393_m_axi_A_V_WDATA;
    sc_signal< sc_lv<64> > grp_load_fu_393_m_axi_A_V_WSTRB;
    sc_signal< sc_logic > grp_load_fu_393_m_axi_A_V_WLAST;
    sc_signal< sc_lv<1> > grp_load_fu_393_m_axi_A_V_WID;
    sc_signal< sc_lv<1> > grp_load_fu_393_m_axi_A_V_WUSER;
    sc_signal< sc_logic > grp_load_fu_393_m_axi_A_V_ARVALID;
    sc_signal< sc_lv<32> > grp_load_fu_393_m_axi_A_V_ARADDR;
    sc_signal< sc_lv<1> > grp_load_fu_393_m_axi_A_V_ARID;
    sc_signal< sc_lv<32> > grp_load_fu_393_m_axi_A_V_ARLEN;
    sc_signal< sc_lv<3> > grp_load_fu_393_m_axi_A_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_load_fu_393_m_axi_A_V_ARBURST;
    sc_signal< sc_lv<2> > grp_load_fu_393_m_axi_A_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_load_fu_393_m_axi_A_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_load_fu_393_m_axi_A_V_ARPROT;
    sc_signal< sc_lv<4> > grp_load_fu_393_m_axi_A_V_ARQOS;
    sc_signal< sc_lv<4> > grp_load_fu_393_m_axi_A_V_ARREGION;
    sc_signal< sc_lv<1> > grp_load_fu_393_m_axi_A_V_ARUSER;
    sc_signal< sc_logic > grp_load_fu_393_m_axi_A_V_RREADY;
    sc_signal< sc_logic > grp_load_fu_393_m_axi_A_V_BREADY;
    sc_signal< sc_lv<5> > indvar_flatten_reg_306;
    sc_signal< sc_lv<7> > i_0_reg_317;
    sc_signal< sc_lv<7> > j_0_reg_328;
    sc_signal< sc_lv<5> > ii_0_reg_339;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<3> > index_0_reg_362;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_state22_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<5> > ii22_0_reg_373;
    sc_signal< sc_logic > grp_compute_fu_384_ap_start_reg;
    sc_signal< sc_logic > grp_load_fu_393_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln78_fu_619_p1;
    sc_signal< sc_lv<64> > zext_ln89_fu_636_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln118_1_fu_1032_p1;
    sc_signal< sc_lv<64> > zext_ln180_4_fu_609_p1;
    sc_signal< sc_lv<64> > zext_ln180_6_fu_1058_p1;
    sc_signal< sc_lv<32> > counter_1_fu_194;
    sc_signal< sc_lv<32> > select_ln111_fu_998_p3;
    sc_signal< sc_lv<512> > p_Result_1_s_fu_907_p17;
    sc_signal< sc_lv<32> > grp_fu_407_p0;
    sc_signal< sc_lv<32> > grp_fu_411_p0;
    sc_signal< sc_lv<32> > grp_fu_415_p0;
    sc_signal< sc_lv<32> > grp_fu_419_p0;
    sc_signal< sc_lv<32> > grp_fu_423_p0;
    sc_signal< sc_lv<32> > grp_fu_427_p0;
    sc_signal< sc_lv<32> > grp_fu_431_p0;
    sc_signal< sc_lv<32> > grp_fu_435_p0;
    sc_signal< sc_lv<32> > grp_fu_439_p0;
    sc_signal< sc_lv<32> > grp_fu_443_p0;
    sc_signal< sc_lv<32> > grp_fu_447_p0;
    sc_signal< sc_lv<32> > grp_fu_451_p0;
    sc_signal< sc_lv<32> > grp_fu_455_p0;
    sc_signal< sc_lv<32> > grp_fu_459_p0;
    sc_signal< sc_lv<32> > grp_fu_463_p0;
    sc_signal< sc_lv<32> > grp_fu_467_p0;
    sc_signal< sc_lv<26> > tmp_fu_501_p4;
    sc_signal< sc_lv<1> > tmp_4_fu_532_p3;
    sc_signal< sc_lv<7> > add_ln71_1_fu_548_p2;
    sc_signal< sc_lv<7> > zext_ln78_1_fu_584_p1;
    sc_signal< sc_lv<7> > add_ln78_fu_588_p2;
    sc_signal< sc_lv<9> > add_ln78_1_fu_593_p3;
    sc_signal< sc_lv<27> > zext_ln180_fu_600_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_15_fu_904_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_14_fu_901_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_13_fu_898_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_12_fu_895_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_11_fu_892_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_10_fu_889_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_9_fu_886_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_8_fu_883_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_7_fu_880_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_6_fu_877_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_5_fu_874_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_4_fu_871_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_3_fu_868_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_2_fu_865_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_1_fu_862_p1;
    sc_signal< sc_lv<32> > bitcast_ln91_fu_859_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_962_p3;
    sc_signal< sc_lv<32> > counter_fu_986_p2;
    sc_signal< sc_lv<1> > icmp_ln111_fu_992_p2;
    sc_signal< sc_lv<7> > zext_ln118_fu_1023_p1;
    sc_signal< sc_lv<7> > add_ln118_fu_1027_p2;
    sc_signal< sc_lv<9> > tmp_3_fu_1037_p3;
    sc_signal< sc_lv<27> > zext_ln180_5_fu_1044_p1;
    sc_signal< sc_lv<24> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0;
    sc_signal< bool > ap_enable_operation_107;
    sc_signal< bool > ap_enable_state13_pp0_iter0_stage0;
    sc_signal< bool > ap_enable_operation_108;
    sc_signal< bool > ap_enable_state14_pp0_iter1_stage0;
    sc_signal< bool > ap_enable_operation_225;
    sc_signal< bool > ap_enable_state19_pp0_iter6_stage0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_ST_fsm_state1;
    static const sc_lv<24> ap_ST_fsm_state2;
    static const sc_lv<24> ap_ST_fsm_state3;
    static const sc_lv<24> ap_ST_fsm_state4;
    static const sc_lv<24> ap_ST_fsm_state5;
    static const sc_lv<24> ap_ST_fsm_state6;
    static const sc_lv<24> ap_ST_fsm_state7;
    static const sc_lv<24> ap_ST_fsm_state8;
    static const sc_lv<24> ap_ST_fsm_state9;
    static const sc_lv<24> ap_ST_fsm_state10;
    static const sc_lv<24> ap_ST_fsm_state11;
    static const sc_lv<24> ap_ST_fsm_state12;
    static const sc_lv<24> ap_ST_fsm_pp0_stage0;
    static const sc_lv<24> ap_ST_fsm_state20;
    static const sc_lv<24> ap_ST_fsm_state21;
    static const sc_lv<24> ap_ST_fsm_state22;
    static const sc_lv<24> ap_ST_fsm_state23;
    static const sc_lv<24> ap_ST_fsm_state24;
    static const sc_lv<24> ap_ST_fsm_state25;
    static const sc_lv<24> ap_ST_fsm_state26;
    static const sc_lv<24> ap_ST_fsm_state27;
    static const sc_lv<24> ap_ST_fsm_state28;
    static const sc_lv<24> ap_ST_fsm_state29;
    static const sc_lv<24> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_add_ln118_fu_1027_p2();
    void thread_add_ln180_2_fu_1048_p2();
    void thread_add_ln180_fu_604_p2();
    void thread_add_ln71_1_fu_548_p2();
    void thread_add_ln71_fu_526_p2();
    void thread_add_ln78_1_fu_593_p3();
    void thread_add_ln78_fu_588_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state13_pp0_stage0_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage0_iter2();
    void thread_ap_block_state16_pp0_stage0_iter3();
    void thread_ap_block_state17_pp0_stage0_iter4();
    void thread_ap_block_state18_pp0_stage0_iter5();
    void thread_ap_block_state19_pp0_stage0_iter6();
    void thread_ap_block_state22_on_subcall_done();
    void thread_ap_condition_pp0_exit_iter0_state13();
    void thread_ap_done();
    void thread_ap_enable_operation_107();
    void thread_ap_enable_operation_108();
    void thread_ap_enable_operation_225();
    void thread_ap_enable_pp0();
    void thread_ap_enable_state13_pp0_iter0_stage0();
    void thread_ap_enable_state14_pp0_iter1_stage0();
    void thread_ap_enable_state19_pp0_iter6_stage0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln91_10_fu_889_p1();
    void thread_bitcast_ln91_11_fu_892_p1();
    void thread_bitcast_ln91_12_fu_895_p1();
    void thread_bitcast_ln91_13_fu_898_p1();
    void thread_bitcast_ln91_14_fu_901_p1();
    void thread_bitcast_ln91_15_fu_904_p1();
    void thread_bitcast_ln91_1_fu_862_p1();
    void thread_bitcast_ln91_2_fu_865_p1();
    void thread_bitcast_ln91_3_fu_868_p1();
    void thread_bitcast_ln91_4_fu_871_p1();
    void thread_bitcast_ln91_5_fu_874_p1();
    void thread_bitcast_ln91_6_fu_877_p1();
    void thread_bitcast_ln91_7_fu_880_p1();
    void thread_bitcast_ln91_8_fu_883_p1();
    void thread_bitcast_ln91_9_fu_886_p1();
    void thread_bitcast_ln91_fu_859_p1();
    void thread_counter_fu_986_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARBURST();
    void thread_gmem_ARCACHE();
    void thread_gmem_ARID();
    void thread_gmem_ARLEN();
    void thread_gmem_ARLOCK();
    void thread_gmem_ARPROT();
    void thread_gmem_ARQOS();
    void thread_gmem_ARREGION();
    void thread_gmem_ARSIZE();
    void thread_gmem_ARUSER();
    void thread_gmem_ARVALID();
    void thread_gmem_AWADDR();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_compute_fu_384_ap_start();
    void thread_grp_compute_fu_384_flag();
    void thread_grp_compute_fu_384_local_A_0_V_q0();
    void thread_grp_compute_fu_384_local_B_V_q0();
    void thread_grp_fu_407_p0();
    void thread_grp_fu_411_p0();
    void thread_grp_fu_415_p0();
    void thread_grp_fu_419_p0();
    void thread_grp_fu_423_p0();
    void thread_grp_fu_427_p0();
    void thread_grp_fu_431_p0();
    void thread_grp_fu_435_p0();
    void thread_grp_fu_439_p0();
    void thread_grp_fu_443_p0();
    void thread_grp_fu_447_p0();
    void thread_grp_fu_451_p0();
    void thread_grp_fu_455_p0();
    void thread_grp_fu_459_p0();
    void thread_grp_fu_463_p0();
    void thread_grp_fu_467_p0();
    void thread_grp_fu_474_p2();
    void thread_grp_load_fu_393_ap_start();
    void thread_icmp_ln101_fu_956_p2();
    void thread_icmp_ln111_fu_992_p2();
    void thread_icmp_ln115_fu_1011_p2();
    void thread_icmp_ln71_fu_520_p2();
    void thread_icmp_ln75_fu_572_p2();
    void thread_icmp_ln84_fu_624_p2();
    void thread_icmp_ln99_fu_944_p2();
    void thread_ii_1_fu_630_p2();
    void thread_ii_2_fu_1017_p2();
    void thread_ii_fu_578_p2();
    void thread_index_fu_950_p2();
    void thread_j_fu_1053_p2();
    void thread_local_A_ping_0_V_address0();
    void thread_local_A_ping_0_V_ce0();
    void thread_local_A_ping_0_V_we0();
    void thread_local_A_pong_0_V_address0();
    void thread_local_A_pong_0_V_ce0();
    void thread_local_A_pong_0_V_we0();
    void thread_local_B_ping_0_V_address0();
    void thread_local_B_ping_0_V_ce0();
    void thread_local_B_ping_0_V_we0();
    void thread_local_B_pong_0_V_address0();
    void thread_local_B_pong_0_V_ce0();
    void thread_local_B_pong_0_V_we0();
    void thread_local_C_0_V_address0();
    void thread_local_C_0_V_address1();
    void thread_local_C_0_V_ce0();
    void thread_local_C_0_V_ce1();
    void thread_local_C_0_V_d1();
    void thread_local_C_0_V_we0();
    void thread_local_C_0_V_we1();
    void thread_p_Result_1_s_fu_907_p17();
    void thread_p_cast_fu_511_p1();
    void thread_select_ln111_fu_998_p3();
    void thread_select_ln71_fu_554_p3();
    void thread_select_ln72_fu_540_p3();
    void thread_shl_ln_fu_970_p3();
    void thread_tmp_3_fu_1037_p3();
    void thread_tmp_4_fu_532_p3();
    void thread_tmp_5_fu_962_p3();
    void thread_tmp_fu_501_p4();
    void thread_trunc_ln681_fu_641_p1();
    void thread_xor_ln103_fu_979_p2();
    void thread_zext_ln118_1_fu_1032_p1();
    void thread_zext_ln118_fu_1023_p1();
    void thread_zext_ln180_4_fu_609_p1();
    void thread_zext_ln180_5_fu_1044_p1();
    void thread_zext_ln180_6_fu_1058_p1();
    void thread_zext_ln180_fu_600_p1();
    void thread_zext_ln78_1_fu_584_p1();
    void thread_zext_ln78_fu_619_p1();
    void thread_zext_ln89_fu_636_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
