// Seed: 417115358
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5
);
  assign id_1 = id_2;
  wire id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    output wire id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6,
    input uwire id_7,
    input wand id_8,
    output wire id_9,
    input uwire id_10,
    input wand id_11,
    output wand id_12,
    output tri1 id_13,
    input supply1 id_14,
    input uwire id_15,
    input wire id_16,
    output wire id_17,
    output tri0 id_18,
    input wire id_19,
    input tri0 id_20,
    input uwire id_21,
    output supply0 id_22,
    output wor id_23,
    input supply0 id_24
);
  id_26(); module_0(
      id_14, id_2, id_8, id_21, id_1, id_14
  );
endmodule
