( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TB_LS_LowSide_V2_ST"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd! vdd3! vdde!"
  hierDelim "."
  netlistDir "/home/ykhuang/research/Sim/TB_LS_LowSide_V2_ST/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "Stimulator_TestBench/TB_LS_LowSide_V2_ST/schematic" "TB_LS_LowSide_V2_ST" )
( "D_CELLS_3V/IN_3VX1/cmos_sch" "IN_3VX1" )
( "GATES_3V/invrv3/schematic" "invrv3" )
( "D_CELLS_M3V/LSHVT18U3VX1/cmos_sch" "LSHVT18U3VX1" )
 )
( "invrv3" "ihnl/cds1/map" )
( "LSHVT18U3VX1" "ihnl/cds0/map" )
( "IN_3VX1" "ihnl/cds2/map" )
( "TB_LS_LowSide_V2_ST" "ihnl/cds3/map" )
 )
