[2025-09-17 17:50:30] START suite=cs trace=nutch_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2553121 heartbeat IPC: 3.917 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4986882 heartbeat IPC: 4.109 cumulative IPC: 4.011 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4986882 cumulative IPC: 4.011 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4986882 cumulative IPC: 4.011 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18632346 heartbeat IPC: 0.7328 cumulative IPC: 0.7328 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 32557089 heartbeat IPC: 0.7181 cumulative IPC: 0.7254 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 46922934 heartbeat IPC: 0.6961 cumulative IPC: 0.7154 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 63333560 heartbeat IPC: 0.6094 cumulative IPC: 0.6856 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 71841166 heartbeat IPC: 1.175 cumulative IPC: 0.7479 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 87020275 heartbeat IPC: 0.6588 cumulative IPC: 0.7314 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 102652564 heartbeat IPC: 0.6397 cumulative IPC: 0.7167 (Simulation time: 00 hr 10 min 39 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000008 cycles: 117813830 heartbeat IPC: 0.6596 cumulative IPC: 0.7091 (Simulation time: 00 hr 12 min 07 sec)
Heartbeat CPU 0 instructions: 110000009 cycles: 134413441 heartbeat IPC: 0.6024 cumulative IPC: 0.6954 (Simulation time: 00 hr 13 min 30 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 145121935 cumulative IPC: 0.6891 (Simulation time: 00 hr 14 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 145121935 cumulative IPC: 0.6891 (Simulation time: 00 hr 14 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6891 instructions: 100000000 cycles: 145121935
CPU 0 Branch Prediction Accuracy: 96.51% MPKI: 0.3596 Average ROB Occupancy at Mispredict: 2960
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00838
BRANCH_INDIRECT: 0.3399
BRANCH_CONDITIONAL: 0.01127
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 705400
LQ_STALL: 27687
SQ_STALL: 467119


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 171.20233
REPLAY_LOAD: 106.685646
NON_REPLAY_LOAD: 32.399246

== Total ==
ADDR_TRANS: 205614
REPLAY_LOAD: 258606
NON_REPLAY_LOAD: 241180

== Counts ==
ADDR_TRANS: 1201
REPLAY_LOAD: 2424
NON_REPLAY_LOAD: 7444

cpu0->cpu0_STLB TOTAL        ACCESS:     174266 HIT:     165841 MISS:       8425 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:     174266 HIT:     165841 MISS:       8425 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 446.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1357300 HIT:     869810 MISS:     487490 MSHR_MERGE:      94796
cpu0->cpu0_L2C LOAD         ACCESS:     635589 HIT:     421023 MISS:     214566 MSHR_MERGE:      12510
cpu0->cpu0_L2C RFO          ACCESS:      70477 HIT:      37796 MISS:      32681 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     346259 HIT:     119920 MISS:     226339 MSHR_MERGE:      82286
cpu0->cpu0_L2C WRITE        ACCESS:     291129 HIT:     290551 MISS:        578 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      13846 HIT:        520 MISS:      13326 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     219165 ISSUED:     219163 USEFUL:      56903 USELESS:      15592
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 105.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7653534 HIT:    7097194 MISS:     556340 MSHR_MERGE:     169177
cpu0->cpu0_L1I LOAD         ACCESS:    7653534 HIT:    7097194 MISS:     556340 MSHR_MERGE:     169177
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.86 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25915055 HIT:   25027797 MISS:     887258 MSHR_MERGE:     427370
cpu0->cpu0_L1D LOAD         ACCESS:   14881305 HIT:   14545794 MISS:     335511 MSHR_MERGE:      87084
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1268347 HIT:    1068873 MISS:     199474 MSHR_MERGE:      72351
cpu0->cpu0_L1D WRITE        ACCESS:    9747088 HIT:    9409042 MISS:     338046 MSHR_MERGE:     267554
cpu0->cpu0_L1D TRANSLATION  ACCESS:      18315 HIT:       4088 MISS:      14227 MSHR_MERGE:        381
cpu0->cpu0_L1D PREFETCH REQUESTED:    1387273 ISSUED:    1268347 USEFUL:     106603 USELESS:      16781
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 82.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6417694 HIT:    6309867 MISS:     107827 MSHR_MERGE:      50113
cpu0->cpu0_ITLB LOAD         ACCESS:    6417694 HIT:    6309867 MISS:     107827 MSHR_MERGE:      50113
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.77 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23775942 HIT:   23606091 MISS:     169851 MSHR_MERGE:      53299
cpu0->cpu0_DTLB LOAD         ACCESS:   23775942 HIT:   23606091 MISS:     169851 MSHR_MERGE:      53299
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.23 cycles
cpu0->LLC TOTAL        ACCESS:     638665 HIT:     329185 MISS:     309480 MSHR_MERGE:       1307
cpu0->LLC LOAD         ACCESS:     202056 HIT:      60879 MISS:     141177 MSHR_MERGE:        225
cpu0->LLC RFO          ACCESS:      32681 HIT:       3609 MISS:      29072 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     144053 HIT:      17134 MISS:     126919 MSHR_MERGE:       1082
cpu0->LLC WRITE        ACCESS:     246549 HIT:     246426 MISS:        123 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13326 HIT:       1137 MISS:      12189 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18657
  ROW_BUFFER_MISS:     289385
  AVG DBUS CONGESTED CYCLE: 3.897
Channel 0 WQ ROW_BUFFER_HIT:      15719
  ROW_BUFFER_MISS:     224956
  FULL:          0
Channel 0 REFRESHES ISSUED:      12094

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        94466        14918         6493         9589
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           48          140         7176
  STLB miss resolved @ L2C                0            9           30           99          615
  STLB miss resolved @ LLC                0           22           30          311          737
  STLB miss resolved @ MEM                0           19          127          592         9010

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              21846         3792        57721         6125         2703
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           18           82          369
  STLB miss resolved @ L2C                0            4           18           46          123
  STLB miss resolved @ LLC                1            3           14          253          206
  STLB miss resolved @ MEM                3            7           42          428         1861
[2025-09-17 18:05:17] END   suite=cs trace=nutch_phase1_core0 (rc=0)
