/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_b_registered_input_to_output_new_primitive(\$iopadmap$dly_b , \$iopadmap$a , \$iopadmap$b , \$auto$rs_design_edit.cc:568:execute$517 , \$auto$rs_design_edit.cc:568:execute$512 , \$auto$rs_design_edit.cc:568:execute$497 , \$auto$rs_design_edit.cc:568:execute$518 , \$auto$rs_design_edit.cc:568:execute$524 , \$auto$rs_design_edit.cc:568:execute$502 , \$auto$rs_design_edit.cc:568:execute$523 , \$auto$rs_design_edit.cc:568:execute$526 , \$auto$rs_design_edit.cc:568:execute$515 , \$auto$rs_design_edit.cc:568:execute$527 , \$auto$rs_design_edit.cc:568:execute$521 , \$auto$rs_design_edit.cc:568:execute$496 , \$auto$rs_design_edit.cc:568:execute$520 , \$auto$rs_design_edit.cc:568:execute$503 , \$auto$rs_design_edit.cc:568:execute$509 , \$auto$rs_design_edit.cc:568:execute$508 , \$auto$rs_design_edit.cc:568:execute$514 , \$auto$rs_design_edit.cc:568:execute$500 
, \$auto$rs_design_edit.cc:568:execute$499 , \$auto$rs_design_edit.cc:568:execute$506 , \$auto$rs_design_edit.cc:568:execute$505 , \$auto$rs_design_edit.cc:568:execute$498 , \$auto$rs_design_edit.cc:568:execute$511 , \$auto$rs_design_edit.cc:568:execute$501 , \$iopadmap$reset , \$auto$rs_design_edit.cc:568:execute$504 , \$auto$rs_design_edit.cc:568:execute$529 , \$auto$rs_design_edit.cc:568:execute$507 , \$auto$rs_design_edit.cc:568:execute$535 , \$auto$rs_design_edit.cc:568:execute$510 , \$iopadmap$z_out , \$auto$rs_design_edit.cc:568:execute$533 , \$auto$rs_design_edit.cc:568:execute$513 , \$auto$rs_design_edit.cc:568:execute$516 , \$auto$rs_design_edit.cc:568:execute$530 , \$auto$rs_design_edit.cc:568:execute$519 , \$auto$clkbufmap.cc:298:execute$398 , \$auto$rs_design_edit.cc:568:execute$522 , \$auto$rs_design_edit.cc:568:execute$532 
, \$auto$rs_design_edit.cc:568:execute$525 , \$auto$rs_design_edit.cc:568:execute$528 , \$auto$rs_design_edit.cc:568:execute$531 , \$auto$rs_design_edit.cc:568:execute$534 );
  output \$auto$rs_design_edit.cc:568:execute$528 ;
  output \$auto$rs_design_edit.cc:568:execute$527 ;
  output \$auto$rs_design_edit.cc:568:execute$526 ;
  output \$auto$rs_design_edit.cc:568:execute$525 ;
  output \$auto$rs_design_edit.cc:568:execute$524 ;
  output \$auto$rs_design_edit.cc:568:execute$523 ;
  output \$auto$rs_design_edit.cc:568:execute$522 ;
  output \$auto$rs_design_edit.cc:568:execute$521 ;
  output \$auto$rs_design_edit.cc:568:execute$520 ;
  output \$auto$rs_design_edit.cc:568:execute$519 ;
  output \$auto$rs_design_edit.cc:568:execute$518 ;
  output \$auto$rs_design_edit.cc:568:execute$517 ;
  output \$auto$rs_design_edit.cc:568:execute$516 ;
  output \$auto$rs_design_edit.cc:568:execute$515 ;
  output \$auto$rs_design_edit.cc:568:execute$514 ;
  output \$auto$rs_design_edit.cc:568:execute$513 ;
  output \$auto$rs_design_edit.cc:568:execute$512 ;
  output \$auto$rs_design_edit.cc:568:execute$511 ;
  output \$auto$rs_design_edit.cc:568:execute$510 ;
  output \$auto$rs_design_edit.cc:568:execute$509 ;
  output \$auto$rs_design_edit.cc:568:execute$508 ;
  output \$auto$rs_design_edit.cc:568:execute$507 ;
  output \$auto$rs_design_edit.cc:568:execute$506 ;
  output \$auto$rs_design_edit.cc:568:execute$505 ;
  output \$auto$rs_design_edit.cc:568:execute$504 ;
  output \$auto$rs_design_edit.cc:568:execute$503 ;
  output \$auto$rs_design_edit.cc:568:execute$502 ;
  output \$auto$rs_design_edit.cc:568:execute$501 ;
  output \$auto$rs_design_edit.cc:568:execute$500 ;
  output \$auto$rs_design_edit.cc:568:execute$499 ;
  output \$auto$rs_design_edit.cc:568:execute$498 ;
  output \$auto$rs_design_edit.cc:568:execute$497 ;
  output \$auto$rs_design_edit.cc:568:execute$496 ;
  input \$auto$clkbufmap.cc:298:execute$398 ;
  input [19:0] \$iopadmap$a ;
  input [17:0] \$iopadmap$b ;
  output \$auto$rs_design_edit.cc:568:execute$535 ;
  output [17:0] \$iopadmap$dly_b ;
  input \$iopadmap$reset ;
  output [37:0] \$iopadmap$z_out ;
  output \$auto$rs_design_edit.cc:568:execute$531 ;
  output \$auto$rs_design_edit.cc:568:execute$532 ;
  output \$auto$rs_design_edit.cc:568:execute$533 ;
  output \$auto$rs_design_edit.cc:568:execute$529 ;
  output \$auto$rs_design_edit.cc:568:execute$534 ;
  output \$auto$rs_design_edit.cc:568:execute$530 ;
  wire \$auto$rs_design_edit.cc:568:execute$528 ;
  wire \$auto$rs_design_edit.cc:568:execute$527 ;
  wire \$auto$rs_design_edit.cc:568:execute$526 ;
  wire \$auto$rs_design_edit.cc:568:execute$525 ;
  wire \$auto$rs_design_edit.cc:568:execute$524 ;
  wire \$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$auto$rs_design_edit.cc:568:execute$514 ;
  wire \$auto$rs_design_edit.cc:568:execute$513 ;
  wire \$auto$rs_design_edit.cc:568:execute$512 ;
  wire \$auto$rs_design_edit.cc:568:execute$511 ;
  wire \$auto$rs_design_edit.cc:568:execute$510 ;
  wire \$auto$rs_design_edit.cc:568:execute$509 ;
  wire \$auto$rs_design_edit.cc:568:execute$508 ;
  wire \$auto$rs_design_edit.cc:568:execute$507 ;
  wire \$auto$rs_design_edit.cc:568:execute$506 ;
  wire \$auto$rs_design_edit.cc:568:execute$505 ;
  wire \$auto$rs_design_edit.cc:568:execute$504 ;
  wire \$auto$rs_design_edit.cc:568:execute$503 ;
  wire \$auto$rs_design_edit.cc:568:execute$502 ;
  wire \$auto$rs_design_edit.cc:568:execute$501 ;
  wire \$auto$rs_design_edit.cc:568:execute$500 ;
  wire \$auto$rs_design_edit.cc:568:execute$499 ;
  wire \$auto$rs_design_edit.cc:568:execute$498 ;
  wire \$auto$rs_design_edit.cc:568:execute$497 ;
  wire \$auto$rs_design_edit.cc:568:execute$496 ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire [19:0] \$iopadmap$a ;
  wire [17:0] \$iopadmap$b ;
  wire \$auto$rs_design_edit.cc:568:execute$535 ;
  wire [17:0] \$iopadmap$dly_b ;
  wire \$iopadmap$reset ;
  wire [37:0] \$iopadmap$z_out ;
  wire \$auto$rs_design_edit.cc:568:execute$531 ;
  wire \$auto$rs_design_edit.cc:568:execute$532 ;
  wire \$auto$rs_design_edit.cc:568:execute$533 ;
  wire \$auto$rs_design_edit.cc:568:execute$529 ;
  wire \$auto$rs_design_edit.cc:568:execute$534 ;
  wire \$auto$rs_design_edit.cc:568:execute$530 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:21.3-37.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("FALSE"),
    .OUTPUT_REG_EN("FALSE")
  ) DSP_inst (
    .A(\$iopadmap$a ),
    .ACC_FIR(6'h00),
    .B(\$iopadmap$b ),
    .CLK(\$auto$clkbufmap.cc:298:execute$398 ),
    .DLY_B(\$iopadmap$dly_b ),
    .FEEDBACK(3'h1),
    .LOAD_ACC(1'h0),
    .RESET(\$iopadmap$reset ),
    .ROUND(1'h0),
    .SATURATE(1'h0),
    .SHIFT_RIGHT(6'h00),
    .SUBTRACT(1'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z(\$iopadmap$z_out )
  );
  assign \$auto$rs_design_edit.cc:568:execute$496  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$497  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$498  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$499  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$500  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$501  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$502  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$503  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$504  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$505  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$506  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$507  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$508  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$509  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$510  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$511  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$512  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$513  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$514  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$515  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$516  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$517  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$518  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$519  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$520  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$521  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$522  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$523  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$524  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$525  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$526  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$527  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$528  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$529  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$530  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$531  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$532  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$533  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$534  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$535  = 1'h1;
endmodule
