/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Thu Mar  7 10:13:03 2024 GMT
#Timing report of worst 63 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 8

#Path 1
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     1.048
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.109
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.228
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.289
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.390
| (intra 'clb' routing)                                              0.085     1.475
mux_out[14].in[0] (.names at (49,43))                                0.000     1.475
| (primitive '.names' combinational delay)                           0.148     1.623
mux_out[14].out[0] (.names at (49,43))                               0.000     1.623
| (intra 'clb' routing)                                              0.085     1.708
mux_out[12].in[0] (.names at (49,43))                                0.000     1.708
| (primitive '.names' combinational delay)                           0.218     1.926
mux_out[12].out[0] (.names at (49,43))                               0.000     1.926
| (intra 'clb' routing)                                              0.000     1.926
| (OPIN:816089 side: (RIGHT,) (49,43,0)0))                           0.000     1.926
| (CHANY:1327637 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.987
| (CHANX:1173206 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     2.048
| (CHANY:1330485 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     2.109
| (CHANX:1168989 L4 length:4 (50,41,0)-> (47,41,0))                  0.119     2.228
| (CHANY:1327620 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     2.347
| (CHANY:1327710 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     2.408
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                           0.101     2.508
| (intra 'io' routing)                                               0.733     3.241
out:mux_out[12].outpad[0] (.output at (49,44))                       0.000     3.241
data arrival time                                                              3.241

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -3.241
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.241


#Path 2
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     1.048
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.109
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.228
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.289
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.390
| (intra 'clb' routing)                                              0.085     1.475
mux_out[14].in[0] (.names at (49,43))                                0.000     1.475
| (primitive '.names' combinational delay)                           0.148     1.623
mux_out[14].out[0] (.names at (49,43))                               0.000     1.623
| (intra 'clb' routing)                                              0.085     1.708
mux_out[13].in[0] (.names at (49,43))                                0.000     1.708
| (primitive '.names' combinational delay)                           0.218     1.926
mux_out[13].out[0] (.names at (49,43))                               0.000     1.926
| (intra 'clb' routing)                                              0.000     1.926
| (OPIN:816090 side: (RIGHT,) (49,43,0)0))                           0.000     1.926
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     2.045
| (CHANX:1181285 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     2.106
| (CHANY:1324641 L4 length:4 (48,44,0)-> (48,41,0))                  0.119     2.225
| (CHANX:1169076 L1 length:1 (49,41,0)-> (49,41,0))                  0.061     2.286
| (CHANY:1327612 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     2.405
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                           0.101     2.505
| (intra 'io' routing)                                               0.733     3.238
out:mux_out[13].outpad[0] (.output at (49,44))                       0.000     3.238
data arrival time                                                              3.238

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -3.238
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.238


#Path 3
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     1.048
| (CHANX:1173070 L1 length:1 (48,42,0)-> (48,42,0))                 0.061     1.109
| (CHANY:1324770 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.228
| (CHANX:1177143 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.289
| (IPIN:815954 side: (TOP,) (48,43,0)0))                            0.101     1.390
| (intra 'clb' routing)                                             0.085     1.475
mux_out[2].in[0] (.names at (48,43))                                0.000     1.475
| (primitive '.names' combinational delay)                          0.218     1.693
mux_out[2].out[0] (.names at (48,43))                               0.000     1.693
| (intra 'clb' routing)                                             0.085     1.778
mux_out[1].in[0] (.names at (48,43))                                0.000     1.778
| (primitive '.names' combinational delay)                          0.135     1.914
mux_out[1].out[0] (.names at (48,43))                               0.000     1.914
| (intra 'clb' routing)                                             0.000     1.914
| (OPIN:815933 side: (RIGHT,) (48,43,0)0))                          0.000     1.914
| (CHANY:1324714 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.975
| (CHANX:1177133 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     2.036
| (CHANY:1321866 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     2.097
| (CHANX:1181250 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     2.216
| (CHANX:1181270 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.276
| (CHANY:1327701 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.337
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                          0.101     2.438
| (intra 'io' routing)                                              0.733     3.171
out:mux_out[1].outpad[0] (.output at (49,44))                       0.000     3.171
data arrival time                                                             3.171

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.171
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.171


#Path 4
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     1.048
| (CHANX:1173070 L1 length:1 (48,42,0)-> (48,42,0))                 0.061     1.109
| (CHANY:1324770 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.228
| (CHANX:1177143 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.289
| (IPIN:815954 side: (TOP,) (48,43,0)0))                            0.101     1.390
| (intra 'clb' routing)                                             0.085     1.475
mux_out[2].in[0] (.names at (48,43))                                0.000     1.475
| (primitive '.names' combinational delay)                          0.218     1.693
mux_out[2].out[0] (.names at (48,43))                               0.000     1.693
| (intra 'clb' routing)                                             0.085     1.778
mux_out[0].in[0] (.names at (48,43))                                0.000     1.778
| (primitive '.names' combinational delay)                          0.135     1.914
mux_out[0].out[0] (.names at (48,43))                               0.000     1.914
| (intra 'clb' routing)                                             0.000     1.914
| (OPIN:815926 side: (TOP,) (48,43,0)0))                            0.000     1.914
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     2.033
| (CHANY:1316064 L1 length:1 (45,44,0)-> (45,44,0))                 0.061     2.094
| (CHANX:1181100 L4 length:4 (46,44,0)-> (49,44,0))                 0.119     2.212
| (CHANX:1181272 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.273
| (CHANY:1327703 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.334
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                          0.101     2.435
| (intra 'io' routing)                                              0.733     3.168
out:mux_out[0].outpad[0] (.output at (49,44))                       0.000     3.168
data arrival time                                                             3.168

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.168
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.168


#Path 5
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk3 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk3.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:802613 side: (TOP,) (50,42,0)0))                            0.000     1.048
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                 0.119     1.167
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.228
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.289
| (IPIN:816116 side: (TOP,) (49,43,0)0))                            0.101     1.390
| (intra 'clb' routing)                                             0.085     1.475
mux_out[10].in[0] (.names at (49,43))                               0.000     1.475
| (primitive '.names' combinational delay)                          0.136     1.610
mux_out[10].out[0] (.names at (49,43))                              0.000     1.610
| (intra 'clb' routing)                                             0.085     1.696
mux_out[9].in[0] (.names at (49,43))                                0.000     1.696
| (primitive '.names' combinational delay)                          0.148     1.843
mux_out[9].out[0] (.names at (49,43))                               0.000     1.843
| (intra 'clb' routing)                                             0.000     1.843
| (OPIN:816078 side: (TOP,) (49,43,0)0))                            0.000     1.843
| (CHANX:1177047 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.962
| (CHANY:1324818 L4 length:1 (48,44,0)-> (48,44,0))                 0.119     2.081
| (CHANX:1181308 L4 length:4 (49,44,0)-> (52,44,0))                 0.119     2.200
| (CHANY:1327663 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     2.319
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                          0.101     2.420
| (intra 'io' routing)                                              0.733     3.153
out:mux_out[9].outpad[0] (.output at (49,44))                       0.000     3.153
data arrival time                                                             3.153

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.153
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.153


#Path 6
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.955
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.016
| (CHANY:1327639 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.077
| (IPIN:816149 side: (RIGHT,) (49,43,0)0))                           0.101     1.178
| (intra 'clb' routing)                                              0.085     1.263
mux_out[14].in[1] (.names at (49,43))                                0.000     1.263
| (primitive '.names' combinational delay)                           0.218     1.481
mux_out[14].out[0] (.names at (49,43))                               0.000     1.481
| (intra 'clb' routing)                                              0.085     1.566
mux_out[12].in[0] (.names at (49,43))                                0.000     1.566
| (primitive '.names' combinational delay)                           0.218     1.784
mux_out[12].out[0] (.names at (49,43))                               0.000     1.784
| (intra 'clb' routing)                                              0.000     1.784
| (OPIN:816089 side: (RIGHT,) (49,43,0)0))                           0.000     1.784
| (CHANY:1327637 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.845
| (CHANX:1173206 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.906
| (CHANY:1330485 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.967
| (CHANX:1168989 L4 length:4 (50,41,0)-> (47,41,0))                  0.119     2.086
| (CHANY:1327620 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     2.205
| (CHANY:1327710 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     2.266
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                           0.101     2.367
| (intra 'io' routing)                                               0.733     3.100
out:mux_out[12].outpad[0] (.output at (49,44))                       0.000     3.100
data arrival time                                                              3.100

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -3.100
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.100


#Path 7
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[8].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk3 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk3.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:802613 side: (TOP,) (50,42,0)0))                            0.000     1.048
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                 0.119     1.167
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.228
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.289
| (IPIN:816116 side: (TOP,) (49,43,0)0))                            0.101     1.390
| (intra 'clb' routing)                                             0.085     1.475
mux_out[10].in[0] (.names at (49,43))                               0.000     1.475
| (primitive '.names' combinational delay)                          0.136     1.610
mux_out[10].out[0] (.names at (49,43))                              0.000     1.610
| (intra 'clb' routing)                                             0.085     1.696
mux_out[8].in[0] (.names at (49,43))                                0.000     1.696
| (primitive '.names' combinational delay)                          0.148     1.843
mux_out[8].out[0] (.names at (49,43))                               0.000     1.843
| (intra 'clb' routing)                                             0.000     1.843
| (OPIN:816077 side: (TOP,) (49,43,0)0))                            0.000     1.843
| (CHANX:1177061 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.962
| (CHANY:1324733 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     2.023
| (CHANX:1173150 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     2.084
| (CHANY:1327666 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     2.203
| (CHANY:1327718 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.264
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                          0.101     2.365
| (intra 'io' routing)                                              0.733     3.098
out:mux_out[8].outpad[0] (.output at (49,44))                       0.000     3.098
data arrival time                                                             3.098

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.098
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.098


#Path 8
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.955
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.016
| (CHANY:1327639 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.077
| (IPIN:816149 side: (RIGHT,) (49,43,0)0))                           0.101     1.178
| (intra 'clb' routing)                                              0.085     1.263
mux_out[14].in[1] (.names at (49,43))                                0.000     1.263
| (primitive '.names' combinational delay)                           0.218     1.481
mux_out[14].out[0] (.names at (49,43))                               0.000     1.481
| (intra 'clb' routing)                                              0.085     1.566
mux_out[13].in[0] (.names at (49,43))                                0.000     1.566
| (primitive '.names' combinational delay)                           0.218     1.784
mux_out[13].out[0] (.names at (49,43))                               0.000     1.784
| (intra 'clb' routing)                                              0.000     1.784
| (OPIN:816090 side: (RIGHT,) (49,43,0)0))                           0.000     1.784
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.903
| (CHANX:1181285 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.964
| (CHANY:1324641 L4 length:4 (48,44,0)-> (48,41,0))                  0.119     2.083
| (CHANX:1169076 L1 length:1 (49,41,0)-> (49,41,0))                  0.061     2.144
| (CHANY:1327612 L4 length:3 (49,42,0)-> (49,44,0))                  0.119     2.263
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                           0.101     2.364
| (intra 'io' routing)                                               0.733     3.096
out:mux_out[13].outpad[0] (.output at (49,44))                       0.000     3.096
data arrival time                                                              3.096

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -3.096
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.096


#Path 9
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[10].in[2] (.names at (49,43))                               0.000     1.260
| (primitive '.names' combinational delay)                          0.218     1.478
mux_out[10].out[0] (.names at (49,43))                              0.000     1.478
| (intra 'clb' routing)                                             0.085     1.563
mux_out[9].in[0] (.names at (49,43))                                0.000     1.563
| (primitive '.names' combinational delay)                          0.148     1.711
mux_out[9].out[0] (.names at (49,43))                               0.000     1.711
| (intra 'clb' routing)                                             0.000     1.711
| (OPIN:816078 side: (TOP,) (49,43,0)0))                            0.000     1.711
| (CHANX:1177047 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.830
| (CHANY:1324818 L4 length:1 (48,44,0)-> (48,44,0))                 0.119     1.949
| (CHANX:1181308 L4 length:4 (49,44,0)-> (52,44,0))                 0.119     2.068
| (CHANY:1327663 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     2.187
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                          0.101     2.287
| (intra 'io' routing)                                              0.733     3.020
out:mux_out[9].outpad[0] (.output at (49,44))                      -0.000     3.020
data arrival time                                                             3.020

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.020
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.020


#Path 10
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (IPIN:815951 side: (TOP,) (48,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[6].in[1] (.names at (48,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.218     1.478
mux_out[6].out[0] (.names at (48,43))                               0.000     1.478
| (intra 'clb' routing)                                             0.085     1.563
mux_out[4].in[0] (.names at (48,43))                                0.000     1.563
| (primitive '.names' combinational delay)                          0.197     1.760
mux_out[4].out[0] (.names at (48,43))                               0.000     1.760
| (intra 'clb' routing)                                             0.000     1.760
| (OPIN:815930 side: (TOP,) (48,43,0)0))                            0.000     1.760
| (CHANX:1177180 L4 length:4 (48,43,0)-> (51,43,0))                 0.119     1.879
| (CHANY:1324581 L4 length:4 (48,43,0)-> (48,40,0))                 0.119     1.998
| (CHANX:1165024 L1 length:1 (49,40,0)-> (49,40,0))                 0.061     2.059
| (CHANY:1327536 L4 length:4 (49,41,0)-> (49,44,0))                 0.119     2.178
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                          0.101     2.279
| (intra 'io' routing)                                              0.733     3.011
out:mux_out[4].outpad[0] (.output at (49,44))                       0.000     3.011
data arrival time                                                             3.011

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.011
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.011


#Path 11
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (IPIN:815951 side: (TOP,) (48,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[6].in[1] (.names at (48,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.218     1.478
mux_out[6].out[0] (.names at (48,43))                               0.000     1.478
| (intra 'clb' routing)                                             0.085     1.563
mux_out[5].in[0] (.names at (48,43))                                0.000     1.563
| (primitive '.names' combinational delay)                          0.197     1.760
mux_out[5].out[0] (.names at (48,43))                               0.000     1.760
| (intra 'clb' routing)                                             0.000     1.760
| (OPIN:815929 side: (TOP,) (48,43,0)0))                            0.000     1.760
| (CHANX:1176971 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.879
| (CHANY:1321870 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.940
| (CHANX:1181246 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     2.059
| (CHANY:1327665 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     2.178
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                          0.101     2.279
| (intra 'io' routing)                                              0.733     3.011
out:mux_out[5].outpad[0] (.output at (49,44))                       0.000     3.011
data arrival time                                                             3.011

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.011
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.011


#Path 12
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     1.048
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.109
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.228
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.289
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.390
| (intra 'clb' routing)                                              0.085     1.475
mux_out[15].in[0] (.names at (49,43))                                0.000     1.475
| (primitive '.names' combinational delay)                           0.218     1.693
mux_out[15].out[0] (.names at (49,43))                               0.000     1.693
| (intra 'clb' routing)                                              0.000     1.693
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                           0.000     1.693
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.812
| (CHANX:1181338 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.873
| (CHANY:1330617 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.934
| (CHANX:1177113 L4 length:4 (50,43,0)-> (47,43,0))                  0.119     2.053
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     2.172
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                           0.101     2.272
| (intra 'io' routing)                                               0.733     3.005
out:mux_out[15].outpad[0] (.output at (49,44))                       0.000     3.005
data arrival time                                                              3.005

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -3.005
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -3.005


#Path 13
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     1.048
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     1.167
| (IPIN:815953 side: (TOP,) (48,43,0)0))                            0.101     1.268
| (intra 'clb' routing)                                             0.085     1.353
mux_out[6].in[0] (.names at (48,43))                                0.000     1.353
| (primitive '.names' combinational delay)                          0.099     1.452
mux_out[6].out[0] (.names at (48,43))                               0.000     1.452
| (intra 'clb' routing)                                             0.085     1.537
mux_out[5].in[0] (.names at (48,43))                                0.000     1.537
| (primitive '.names' combinational delay)                          0.197     1.734
mux_out[5].out[0] (.names at (48,43))                               0.000     1.734
| (intra 'clb' routing)                                             0.000     1.734
| (OPIN:815929 side: (TOP,) (48,43,0)0))                            0.000     1.734
| (CHANX:1176971 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.853
| (CHANY:1321870 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.914
| (CHANX:1181246 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     2.033
| (CHANY:1327665 L4 length:2 (49,44,0)-> (49,43,0))                 0.119     2.152
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                          0.101     2.253
| (intra 'io' routing)                                              0.733     2.985
out:mux_out[5].outpad[0] (.output at (49,44))                       0.000     2.985
data arrival time                                                             2.985

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.985
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.985


#Path 14
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     1.048
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     1.167
| (IPIN:815953 side: (TOP,) (48,43,0)0))                            0.101     1.268
| (intra 'clb' routing)                                             0.085     1.353
mux_out[6].in[0] (.names at (48,43))                                0.000     1.353
| (primitive '.names' combinational delay)                          0.099     1.452
mux_out[6].out[0] (.names at (48,43))                               0.000     1.452
| (intra 'clb' routing)                                             0.085     1.537
mux_out[4].in[0] (.names at (48,43))                                0.000     1.537
| (primitive '.names' combinational delay)                          0.197     1.734
mux_out[4].out[0] (.names at (48,43))                               0.000     1.734
| (intra 'clb' routing)                                             0.000     1.734
| (OPIN:815930 side: (TOP,) (48,43,0)0))                            0.000     1.734
| (CHANX:1177180 L4 length:4 (48,43,0)-> (51,43,0))                 0.119     1.853
| (CHANY:1324581 L4 length:4 (48,43,0)-> (48,40,0))                 0.119     1.972
| (CHANX:1165024 L1 length:1 (49,40,0)-> (49,40,0))                 0.061     2.033
| (CHANY:1327536 L4 length:4 (49,41,0)-> (49,44,0))                 0.119     2.152
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                          0.101     2.253
| (intra 'io' routing)                                              0.733     2.985
out:mux_out[4].outpad[0] (.output at (49,44))                       0.000     2.985
data arrival time                                                             2.985

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.985
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.985


#Path 15
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[8].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[10].in[2] (.names at (49,43))                               0.000     1.260
| (primitive '.names' combinational delay)                          0.218     1.478
mux_out[10].out[0] (.names at (49,43))                              0.000     1.478
| (intra 'clb' routing)                                             0.085     1.563
mux_out[8].in[0] (.names at (49,43))                                0.000     1.563
| (primitive '.names' combinational delay)                          0.148     1.711
mux_out[8].out[0] (.names at (49,43))                               0.000     1.711
| (intra 'clb' routing)                                             0.000     1.711
| (OPIN:816077 side: (TOP,) (49,43,0)0))                            0.000     1.711
| (CHANX:1177061 L4 length:4 (49,43,0)-> (46,43,0))                 0.119     1.830
| (CHANY:1324733 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.891
| (CHANX:1173150 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.952
| (CHANY:1327666 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     2.071
| (CHANY:1327718 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.132
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                          0.101     2.232
| (intra 'io' routing)                                              0.733     2.965
out:mux_out[8].outpad[0] (.output at (49,44))                       0.000     2.965
data arrival time                                                             2.965

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.965
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.965


#Path 16
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     1.048
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     1.167
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.268
| (intra 'clb' routing)                                              0.085     1.353
mux_out[18].in[0] (.names at (49,43))                                0.000     1.353
| (primitive '.names' combinational delay)                           0.136     1.489
mux_out[18].out[0] (.names at (49,43))                               0.000     1.489
| (intra 'clb' routing)                                              0.085     1.574
mux_out[16].in[0] (.names at (49,43))                                0.000     1.574
| (primitive '.names' combinational delay)                           0.197     1.771
mux_out[16].out[0] (.names at (49,43))                               0.000     1.771
| (intra 'clb' routing)                                              0.000     1.771
| (OPIN:816072 side: (TOP,) (49,43,0)0))                             0.000     1.771
| (CHANX:1177194 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.832
| (CHANY:1327750 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.950
| (CHANX:1181356 L4 length:4 (50,44,0)-> (53,44,0))                  0.119     2.069
| (CHANY:1333527 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     2.130
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                           0.101     2.231
| (intra 'io' routing)                                               0.733     2.964
out:mux_out[16].outpad[0] (.output at (51,44))                       0.000     2.964
data arrival time                                                              2.964

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.964
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.964


#Path 17
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     1.048
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     1.167
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.268
| (intra 'clb' routing)                                              0.085     1.353
mux_out[18].in[0] (.names at (49,43))                                0.000     1.353
| (primitive '.names' combinational delay)                           0.136     1.489
mux_out[18].out[0] (.names at (49,43))                               0.000     1.489
| (intra 'clb' routing)                                              0.085     1.574
mux_out[17].in[0] (.names at (49,43))                                0.000     1.574
| (primitive '.names' combinational delay)                           0.197     1.771
mux_out[17].out[0] (.names at (49,43))                               0.000     1.771
| (intra 'clb' routing)                                              0.000     1.771
| (OPIN:816074 side: (TOP,) (49,43,0)0))                             0.000     1.771
| (CHANX:1177199 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.832
| (CHANY:1324780 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     1.893
| (CHANX:1181312 L4 length:4 (49,44,0)-> (52,44,0))                  0.119     2.011
| (CHANY:1333491 L4 length:2 (51,44,0)-> (51,43,0))                  0.119     2.130
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                           0.101     2.231
| (intra 'io' routing)                                               0.733     2.964
out:mux_out[17].outpad[0] (.output at (51,44))                       0.000     2.964
data arrival time                                                              2.964

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.964
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.964


#Path 18
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177139 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.074
| (IPIN:815968 side: (TOP,) (48,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[2].in[2] (.names at (48,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.197     1.457
mux_out[2].out[0] (.names at (48,43))                               0.000     1.457
| (intra 'clb' routing)                                             0.085     1.542
mux_out[1].in[0] (.names at (48,43))                                0.000     1.542
| (primitive '.names' combinational delay)                          0.135     1.678
mux_out[1].out[0] (.names at (48,43))                               0.000     1.678
| (intra 'clb' routing)                                             0.000     1.678
| (OPIN:815933 side: (RIGHT,) (48,43,0)0))                          0.000     1.678
| (CHANY:1324714 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.739
| (CHANX:1177133 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.799
| (CHANY:1321866 L1 length:1 (47,44,0)-> (47,44,0))                 0.061     1.860
| (CHANX:1181250 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     1.979
| (CHANX:1181270 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.040
| (CHANY:1327701 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.101
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                          0.101     2.202
| (intra 'io' routing)                                              0.733     2.935
out:mux_out[1].outpad[0] (.output at (49,44))                      -0.000     2.935
data arrival time                                                             2.935

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.935
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.935


#Path 19
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : out:mux_out[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk4 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk4.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:802462 side: (TOP,) (49,42,0)0))                             0.000     1.048
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.109
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.228
| (CHANX:1177207 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.289
| (IPIN:816105 side: (TOP,) (49,43,0)0))                             0.101     1.390
| (intra 'clb' routing)                                              0.085     1.475
mux_out[14].in[0] (.names at (49,43))                                0.000     1.475
| (primitive '.names' combinational delay)                           0.148     1.623
mux_out[14].out[0] (.names at (49,43))                               0.000     1.623
| (intra 'clb' routing)                                              0.000     1.623
| (OPIN:816071 side: (TOP,) (49,43,0)0))                             0.000     1.623
| (CHANX:1177049 L4 length:4 (49,43,0)-> (46,43,0))                  0.119     1.742
| (CHANY:1324569 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.861
| (CHANX:1173176 L4 length:4 (49,42,0)-> (52,42,0))                  0.119     1.979
| (CHANY:1327672 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     2.098
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                           0.101     2.199
| (intra 'io' routing)                                               0.733     2.932
out:mux_out[14].outpad[0] (.output at (49,44))                       0.000     2.932
data arrival time                                                              2.932

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.932
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.932


#Path 20
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177139 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.074
| (IPIN:815968 side: (TOP,) (48,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[2].in[2] (.names at (48,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.197     1.457
mux_out[2].out[0] (.names at (48,43))                               0.000     1.457
| (intra 'clb' routing)                                             0.085     1.542
mux_out[0].in[0] (.names at (48,43))                                0.000     1.542
| (primitive '.names' combinational delay)                          0.135     1.678
mux_out[0].out[0] (.names at (48,43))                               0.000     1.678
| (intra 'clb' routing)                                             0.000     1.678
| (OPIN:815926 side: (TOP,) (48,43,0)0))                            0.000     1.678
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.796
| (CHANY:1316064 L1 length:1 (45,44,0)-> (45,44,0))                 0.061     1.857
| (CHANX:1181100 L4 length:4 (46,44,0)-> (49,44,0))                 0.119     1.976
| (CHANX:1181272 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.037
| (CHANY:1327703 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     2.098
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                          0.101     2.199
| (intra 'io' routing)                                              0.733     2.932
out:mux_out[0].outpad[0] (.output at (49,44))                      -0.000     2.932
data arrival time                                                             2.932

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.932
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.932


#Path 21
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     1.048
| (CHANX:1173118 L4 length:4 (48,42,0)-> (51,42,0))                 0.119     1.167
| (CHANY:1327628 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.228
| (IPIN:816128 side: (RIGHT,) (49,43,0)0))                          0.101     1.329
| (intra 'clb' routing)                                             0.085     1.414
mux_out[3].in[0] (.names at (49,43))                               -0.000     1.414
| (primitive '.names' combinational delay)                          0.197     1.611
mux_out[3].out[0] (.names at (49,43))                               0.000     1.611
| (intra 'clb' routing)                                             0.000     1.611
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                          0.000     1.611
| (CHANY:1327625 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.672
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.733
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.852
| (CHANX:1177218 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.913
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     2.032
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                          0.101     2.132
| (intra 'io' routing)                                              0.733     2.865
out:mux_out[3].outpad[0] (.output at (49,44))                      -0.000     2.865
data arrival time                                                             2.865

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.865
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.865


#Path 22
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[18].in[2] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.099     1.359
mux_out[18].out[0] (.names at (49,43))                               0.000     1.359
| (intra 'clb' routing)                                              0.085     1.444
mux_out[17].in[0] (.names at (49,43))                                0.000     1.444
| (primitive '.names' combinational delay)                           0.197     1.641
mux_out[17].out[0] (.names at (49,43))                               0.000     1.641
| (intra 'clb' routing)                                              0.000     1.641
| (OPIN:816074 side: (TOP,) (49,43,0)0))                             0.000     1.641
| (CHANX:1177199 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.702
| (CHANY:1324780 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     1.763
| (CHANX:1181312 L4 length:4 (49,44,0)-> (52,44,0))                  0.119     1.882
| (CHANY:1333491 L4 length:2 (51,44,0)-> (51,43,0))                  0.119     2.001
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                           0.101     2.102
| (intra 'io' routing)                                               0.733     2.834
out:mux_out[17].outpad[0] (.output at (51,44))                       0.000     2.834
data arrival time                                                              2.834

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.834
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.834


#Path 23
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[18].in[2] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.099     1.359
mux_out[18].out[0] (.names at (49,43))                               0.000     1.359
| (intra 'clb' routing)                                              0.085     1.444
mux_out[16].in[0] (.names at (49,43))                                0.000     1.444
| (primitive '.names' combinational delay)                           0.197     1.641
mux_out[16].out[0] (.names at (49,43))                               0.000     1.641
| (intra 'clb' routing)                                              0.000     1.641
| (OPIN:816072 side: (TOP,) (49,43,0)0))                             0.000     1.641
| (CHANX:1177194 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.702
| (CHANY:1327750 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.821
| (CHANX:1181356 L4 length:4 (50,44,0)-> (53,44,0))                  0.119     1.940
| (CHANY:1333527 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     2.001
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                           0.101     2.102
| (intra 'io' routing)                                               0.733     2.834
out:mux_out[16].outpad[0] (.output at (51,44))                       0.000     2.834
data arrival time                                                              2.834

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.834
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.834


#Path 24
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk6 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk6.inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                          0.000     1.048
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.109
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.170
| (IPIN:816109 side: (TOP,) (49,43,0)0))                            0.101     1.271
| (intra 'clb' routing)                                             0.085     1.356
mux_out[7].in[0] (.names at (49,43))                                0.000     1.356
| (primitive '.names' combinational delay)                          0.218     1.574
mux_out[7].out[0] (.names at (49,43))                               0.000     1.574
| (intra 'clb' routing)                                             0.000     1.574
| (OPIN:816092 side: (RIGHT,) (49,43,0)0))                          0.000     1.574
| (CHANY:1327642 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.635
| (CHANX:1177298 L4 length:4 (50,43,0)-> (53,43,0))                 0.119     1.754
| (CHANY:1330630 L1 length:1 (50,44,0)-> (50,44,0))                 0.061     1.815
| (CHANX:1181161 L4 length:4 (50,44,0)-> (47,44,0))                 0.119     1.934
| (CHANY:1327689 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.995
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                          0.101     2.096
| (intra 'io' routing)                                              0.733     2.828
out:mux_out[7].outpad[0] (.output at (49,44))                      -0.000     2.828
data arrival time                                                             2.828

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.828
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.828


#Path 25
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     1.048
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     1.167
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.268
| (intra 'clb' routing)                                              0.085     1.353
mux_out[18].in[0] (.names at (49,43))                                0.000     1.353
| (primitive '.names' combinational delay)                           0.136     1.489
mux_out[18].out[0] (.names at (49,43))                               0.000     1.489
| (intra 'clb' routing)                                              0.000     1.489
| (OPIN:816075 side: (TOP,) (49,43,0)0))                             0.000     1.489
| (CHANX:1177200 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.550
| (CHANY:1327631 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.610
| (CHANX:1173200 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.671
| (CHANY:1330479 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.732
| (CHANX:1169200 L1 length:1 (51,41,0)-> (51,41,0))                  0.061     1.793
| (CHANY:1333440 L4 length:3 (51,42,0)-> (51,44,0))                  0.119     1.912
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     1.973
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                           0.101     2.074
| (intra 'io' routing)                                               0.733     2.807
out:mux_out[18].outpad[0] (.output at (51,44))                       0.000     2.807
data arrival time                                                              2.807

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.807
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.807


#Path 26
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk3 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk3.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:802613 side: (TOP,) (50,42,0)0))                             0.000     1.048
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                  0.119     1.167
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.228
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.289
| (IPIN:816116 side: (TOP,) (49,43,0)0))                             0.101     1.390
| (intra 'clb' routing)                                              0.085     1.475
mux_out[10].in[0] (.names at (49,43))                                0.000     1.475
| (primitive '.names' combinational delay)                           0.136     1.610
mux_out[10].out[0] (.names at (49,43))                               0.000     1.610
| (intra 'clb' routing)                                              0.000     1.610
| (OPIN:816080 side: (TOP,) (49,43,0)0))                             0.000     1.610
| (CHANX:1177211 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.671
| (CHANY:1324563 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.790
| (CHANX:1173158 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.851
| (CHANY:1327658 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.970
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                           0.101     2.071
| (intra 'io' routing)                                               0.733     2.804
out:mux_out[10].outpad[0] (.output at (49,44))                      -0.000     2.804
data arrival time                                                              2.804

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.804
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.804


#Path 27
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                  0.061     0.955
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.016
| (CHANY:1327639 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.077
| (IPIN:816149 side: (RIGHT,) (49,43,0)0))                           0.101     1.178
| (intra 'clb' routing)                                              0.085     1.263
mux_out[14].in[1] (.names at (49,43))                                0.000     1.263
| (primitive '.names' combinational delay)                           0.218     1.481
mux_out[14].out[0] (.names at (49,43))                               0.000     1.481
| (intra 'clb' routing)                                              0.000     1.481
| (OPIN:816071 side: (TOP,) (49,43,0)0))                             0.000     1.481
| (CHANX:1177049 L4 length:4 (49,43,0)-> (46,43,0))                  0.119     1.600
| (CHANY:1324569 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.719
| (CHANX:1173176 L4 length:4 (49,42,0)-> (52,42,0))                  0.119     1.838
| (CHANY:1327672 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.957
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                           0.101     2.057
| (intra 'io' routing)                                               0.733     2.790
out:mux_out[14].outpad[0] (.output at (49,44))                       0.000     2.790
data arrival time                                                              2.790

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.790
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.790


#Path 28
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : out:mux_out[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk1 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk1.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:802311 side: (TOP,) (48,42,0)0))                            0.000     1.048
| (CHANX:1173070 L1 length:1 (48,42,0)-> (48,42,0))                 0.061     1.109
| (CHANY:1324770 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.228
| (CHANX:1177143 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.289
| (IPIN:815954 side: (TOP,) (48,43,0)0))                            0.101     1.390
| (intra 'clb' routing)                                             0.085     1.475
mux_out[2].in[0] (.names at (48,43))                                0.000     1.475
| (primitive '.names' combinational delay)                          0.218     1.693
mux_out[2].out[0] (.names at (48,43))                               0.000     1.693
| (intra 'clb' routing)                                             0.000     1.693
| (OPIN:815932 side: (RIGHT,) (48,43,0)0))                          0.000     1.693
| (CHANY:1324713 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.754
| (CHANX:1173130 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.815
| (CHANY:1327686 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.934
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                          0.101     2.035
| (intra 'io' routing)                                              0.733     2.767
out:mux_out[2].outpad[0] (.output at (49,44))                       0.000     2.767
data arrival time                                                             2.767

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.767
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.767


#Path 29
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk6 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk6.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                           0.000     1.048
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.109
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.170
| (IPIN:816109 side: (TOP,) (49,43,0)0))                             0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
mux_out[15].in[2] (.names at (49,43))                                0.000     1.356
| (primitive '.names' combinational delay)                           0.099     1.455
mux_out[15].out[0] (.names at (49,43))                               0.000     1.455
| (intra 'clb' routing)                                              0.000     1.455
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                           0.000     1.455
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.574
| (CHANX:1181338 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.635
| (CHANY:1330617 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.696
| (CHANX:1177113 L4 length:4 (50,43,0)-> (47,43,0))                  0.119     1.815
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.934
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                           0.101     2.035
| (intra 'io' routing)                                               0.733     2.767
out:mux_out[15].outpad[0] (.output at (49,44))                      -0.000     2.767
data arrival time                                                              2.767

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.767
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.767


#Path 30
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     1.048
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     1.167
| (IPIN:816111 side: (TOP,) (49,43,0)0))                            0.101     1.268
| (intra 'clb' routing)                                             0.085     1.353
mux_out[7].in[2] (.names at (49,43))                                0.000     1.353
| (primitive '.names' combinational delay)                          0.136     1.489
mux_out[7].out[0] (.names at (49,43))                               0.000     1.489
| (intra 'clb' routing)                                             0.000     1.489
| (OPIN:816092 side: (RIGHT,) (49,43,0)0))                          0.000     1.489
| (CHANY:1327642 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.550
| (CHANX:1177298 L4 length:4 (50,43,0)-> (53,43,0))                 0.119     1.668
| (CHANY:1330630 L1 length:1 (50,44,0)-> (50,44,0))                 0.061     1.729
| (CHANX:1181161 L4 length:4 (50,44,0)-> (47,44,0))                 0.119     1.848
| (CHANY:1327689 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.909
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                          0.101     2.010
| (intra 'io' routing)                                              0.733     2.743
out:mux_out[7].outpad[0] (.output at (49,44))                      -0.000     2.743
data arrival time                                                             2.743

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.743
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.743


#Path 31
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[15].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[15].in[3] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.148     1.408
mux_out[15].out[0] (.names at (49,43))                               0.000     1.408
| (intra 'clb' routing)                                              0.000     1.408
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                           0.000     1.408
| (CHANY:1327674 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.527
| (CHANX:1181338 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.588
| (CHANY:1330617 L1 length:1 (50,44,0)-> (50,44,0))                  0.061     1.649
| (CHANX:1177113 L4 length:4 (50,43,0)-> (47,43,0))                  0.119     1.768
| (CHANY:1327736 L4 length:1 (49,44,0)-> (49,44,0))                  0.119     1.886
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                           0.101     1.987
| (intra 'io' routing)                                               0.733     2.720
out:mux_out[15].outpad[0] (.output at (49,44))                       0.000     2.720
data arrival time                                                              2.720

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.720
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.720


#Path 32
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk6 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk6.inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                          0.000     1.048
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.109
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.170
| (IPIN:816109 side: (TOP,) (49,43,0)0))                            0.101     1.271
| (intra 'clb' routing)                                             0.085     1.356
mux_out[3].in[2] (.names at (49,43))                                0.000     1.356
| (primitive '.names' combinational delay)                          0.099     1.455
mux_out[3].out[0] (.names at (49,43))                               0.000     1.455
| (intra 'clb' routing)                                             0.000     1.455
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                          0.000     1.455
| (CHANY:1327625 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.516
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.577
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.696
| (CHANX:1177218 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.757
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.876
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                          0.101     1.977
| (intra 'io' routing)                                              0.733     2.709
out:mux_out[3].outpad[0] (.output at (49,44))                       0.000     2.709
data arrival time                                                             2.709

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.709
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.709


#Path 33
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk6 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk6.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                           0.000     1.048
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.109
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.170
| (IPIN:816109 side: (TOP,) (49,43,0)0))                             0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
mux_out[19].in[2] (.names at (49,43))                                0.000     1.356
| (primitive '.names' combinational delay)                           0.148     1.504
mux_out[19].out[0] (.names at (49,43))                               0.000     1.504
| (intra 'clb' routing)                                              0.000     1.504
| (OPIN:816086 side: (RIGHT,) (49,43,0)0))                           0.000     1.504
| (CHANY:1327630 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.565
| (CHANX:1177310 L4 length:4 (50,43,0)-> (53,43,0))                  0.119     1.684
| (CHANX:1177322 L1 length:1 (51,43,0)-> (51,43,0))                  0.061     1.745
| (CHANY:1333574 L4 length:1 (51,44,0)-> (51,44,0))                  0.119     1.864
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                           0.101     1.964
| (intra 'io' routing)                                               0.733     2.697
out:mux_out[19].outpad[0] (.output at (51,44))                      -0.000     2.697
data arrival time                                                              2.697

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.697
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.697


#Path 34
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : out:mux_out[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk3 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk3.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:802613 side: (TOP,) (50,42,0)0))                             0.000     1.048
| (CHANX:1173055 L4 length:4 (50,42,0)-> (47,42,0))                  0.119     1.167
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.228
| (CHANX:1177197 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.289
| (IPIN:816116 side: (TOP,) (49,43,0)0))                             0.101     1.390
| (intra 'clb' routing)                                              0.085     1.475
mux_out[11].in[2] (.names at (49,43))                                0.000     1.475
| (primitive '.names' combinational delay)                           0.197     1.672
mux_out[11].out[0] (.names at (49,43))                               0.000     1.672
| (intra 'clb' routing)                                              0.000     1.672
| (OPIN:816087 side: (RIGHT,) (49,43,0)0))                           0.000     1.672
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.791
| (CHANY:1327712 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.852
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                           0.101     1.952
| (intra 'io' routing)                                               0.733     2.685
out:mux_out[11].outpad[0] (.output at (49,44))                       0.000     2.685
data arrival time                                                              2.685

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.685
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.685


#Path 35
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : out:mux_out[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk5 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk5.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:815923 side: (TOP,) (48,43,0)0))                             0.000     1.048
| (CHANX:1177166 L4 length:4 (48,43,0)-> (51,43,0))                  0.119     1.167
| (IPIN:816119 side: (TOP,) (49,43,0)0))                             0.101     1.268
| (intra 'clb' routing)                                              0.085     1.353
mux_out[19].in[0] (.names at (49,43))                                0.000     1.353
| (primitive '.names' combinational delay)                           0.136     1.489
mux_out[19].out[0] (.names at (49,43))                               0.000     1.489
| (intra 'clb' routing)                                              0.000     1.489
| (OPIN:816086 side: (RIGHT,) (49,43,0)0))                           0.000     1.489
| (CHANY:1327630 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.550
| (CHANX:1177310 L4 length:4 (50,43,0)-> (53,43,0))                  0.119     1.668
| (CHANX:1177322 L1 length:1 (51,43,0)-> (51,43,0))                  0.061     1.729
| (CHANY:1333574 L4 length:1 (51,44,0)-> (51,44,0))                  0.119     1.848
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                           0.101     1.949
| (intra 'io' routing)                                               0.733     2.682
out:mux_out[19].outpad[0] (.output at (51,44))                       0.000     2.682
data arrival time                                                              2.682

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.682
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.682


#Path 36
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[18].in[2] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.099     1.359
mux_out[18].out[0] (.names at (49,43))                               0.000     1.359
| (intra 'clb' routing)                                              0.000     1.359
| (OPIN:816075 side: (TOP,) (49,43,0)0))                             0.000     1.359
| (CHANX:1177200 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.420
| (CHANY:1327631 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.481
| (CHANX:1173200 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.542
| (CHANY:1330479 L1 length:1 (50,42,0)-> (50,42,0))                  0.061     1.603
| (CHANX:1169200 L1 length:1 (51,41,0)-> (51,41,0))                  0.061     1.664
| (CHANY:1333440 L4 length:3 (51,42,0)-> (51,44,0))                  0.119     1.783
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))                  0.061     1.844
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                           0.101     1.945
| (intra 'io' routing)                                               0.733     2.677
out:mux_out[18].outpad[0] (.output at (51,44))                       0.000     2.677
data arrival time                                                              2.677

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.677
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.677


#Path 37
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[10].in[2] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.218     1.478
mux_out[10].out[0] (.names at (49,43))                               0.000     1.478
| (intra 'clb' routing)                                              0.000     1.478
| (OPIN:816080 side: (TOP,) (49,43,0)0))                             0.000     1.478
| (CHANX:1177211 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.539
| (CHANY:1324563 L4 length:4 (48,43,0)-> (48,40,0))                  0.119     1.658
| (CHANX:1173158 L1 length:1 (49,42,0)-> (49,42,0))                  0.061     1.719
| (CHANY:1327658 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.838
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                           0.101     1.939
| (intra 'io' routing)                                               0.733     2.671
out:mux_out[10].outpad[0] (.output at (49,44))                       0.000     2.671
data arrival time                                                              2.671

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.671
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.671


#Path 38
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[19].in[3] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.218     1.478
mux_out[19].out[0] (.names at (49,43))                               0.000     1.478
| (intra 'clb' routing)                                              0.000     1.478
| (OPIN:816086 side: (RIGHT,) (49,43,0)0))                           0.000     1.478
| (CHANY:1327630 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.539
| (CHANX:1177310 L4 length:4 (50,43,0)-> (53,43,0))                  0.119     1.658
| (CHANX:1177322 L1 length:1 (51,43,0)-> (51,43,0))                  0.061     1.719
| (CHANY:1333574 L4 length:1 (51,44,0)-> (51,44,0))                  0.119     1.838
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                           0.101     1.939
| (intra 'io' routing)                                               0.733     2.671
out:mux_out[19].outpad[0] (.output at (51,44))                       0.000     2.671
data arrival time                                                              2.671

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.671
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.671


#Path 39
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[3].in[3] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.148     1.408
mux_out[3].out[0] (.names at (49,43))                               0.000     1.408
| (intra 'clb' routing)                                             0.000     1.408
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                          0.000     1.408
| (CHANY:1327625 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.469
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.530
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                 0.119     1.649
| (CHANX:1177218 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.710
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.829
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                          0.101     1.929
| (intra 'io' routing)                                              0.733     2.662
out:mux_out[3].outpad[0] (.output at (49,44))                      -0.000     2.662
data arrival time                                                             2.662

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.662
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.662


#Path 40
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[7].in[3] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.148     1.408
mux_out[7].out[0] (.names at (49,43))                               0.000     1.408
| (intra 'clb' routing)                                             0.000     1.408
| (OPIN:816092 side: (RIGHT,) (49,43,0)0))                          0.000     1.408
| (CHANY:1327642 L1 length:1 (49,43,0)-> (49,43,0))                 0.061     1.469
| (CHANX:1177298 L4 length:4 (50,43,0)-> (53,43,0))                 0.119     1.588
| (CHANY:1330630 L1 length:1 (50,44,0)-> (50,44,0))                 0.061     1.649
| (CHANX:1181161 L4 length:4 (50,44,0)-> (47,44,0))                 0.119     1.768
| (CHANY:1327689 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.829
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                          0.101     1.929
| (intra 'io' routing)                                              0.733     2.662
out:mux_out[7].outpad[0] (.output at (49,44))                      -0.000     2.662
data arrival time                                                             2.662

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.662
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.662


#Path 41
Startpoint: sel[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[0].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                 0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                 0.119     1.074
| (IPIN:815951 side: (TOP,) (48,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[6].in[1] (.names at (48,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.218     1.478
mux_out[6].out[0] (.names at (48,43))                               0.000     1.478
| (intra 'clb' routing)                                             0.000     1.478
| (OPIN:815924 side: (TOP,) (48,43,0)0))                            0.000     1.478
| (CHANX:1177136 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.539
| (CHANY:1324719 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.600
| (CHANX:1173136 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.661
| (CHANY:1327680 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.780
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                          0.101     1.881
| (intra 'io' routing)                                              0.733     2.613
out:mux_out[6].outpad[0] (.output at (49,44))                       0.000     2.613
data arrival time                                                             2.613

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.613
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.613


#Path 42
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : out:mux_out[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk2 (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clk2.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                       0.154     1.048
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                             0.000     1.048
| (OPIN:816225 side: (TOP,) (50,43,0)0))                            0.000     1.048
| (CHANX:1177103 L4 length:4 (50,43,0)-> (47,43,0))                 0.119     1.167
| (IPIN:815953 side: (TOP,) (48,43,0)0))                            0.101     1.268
| (intra 'clb' routing)                                             0.085     1.353
mux_out[6].in[0] (.names at (48,43))                                0.000     1.353
| (primitive '.names' combinational delay)                          0.099     1.452
mux_out[6].out[0] (.names at (48,43))                               0.000     1.452
| (intra 'clb' routing)                                             0.000     1.452
| (OPIN:815924 side: (TOP,) (48,43,0)0))                            0.000     1.452
| (CHANX:1177136 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.513
| (CHANY:1324719 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.574
| (CHANX:1173136 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.635
| (CHANY:1327680 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.754
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                          0.101     1.855
| (intra 'io' routing)                                              0.733     2.588
out:mux_out[6].outpad[0] (.output at (49,44))                      -0.000     2.588
data arrival time                                                             2.588

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.588
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.588


#Path 43
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                          0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                 0.119     1.013
| (CHANX:1177139 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.074
| (IPIN:815968 side: (TOP,) (48,43,0)0))                            0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
mux_out[2].in[2] (.names at (48,43))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.197     1.457
mux_out[2].out[0] (.names at (48,43))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:815932 side: (RIGHT,) (48,43,0)0))                          0.000     1.457
| (CHANY:1324713 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.518
| (CHANX:1173130 L1 length:1 (49,42,0)-> (49,42,0))                 0.061     1.579
| (CHANY:1327686 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.698
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                          0.101     1.798
| (intra 'io' routing)                                              0.733     2.531
out:mux_out[2].outpad[0] (.output at (49,44))                       0.000     2.531
data arrival time                                                             2.531

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.531
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.531


#Path 44
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : out:mux_out[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk6 (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clk6.inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                           0.000     1.048
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.109
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.170
| (IPIN:816109 side: (TOP,) (49,43,0)0))                             0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
mux_out[11].in[0] (.names at (49,43))                                0.000     1.356
| (primitive '.names' combinational delay)                           0.148     1.504
mux_out[11].out[0] (.names at (49,43))                               0.000     1.504
| (intra 'clb' routing)                                              0.000     1.504
| (OPIN:816087 side: (RIGHT,) (49,43,0)0))                           0.000     1.504
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.623
| (CHANY:1327712 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.684
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                           0.101     1.784
| (intra 'io' routing)                                               0.733     2.517
out:mux_out[11].outpad[0] (.output at (49,44))                       0.000     2.517
data arrival time                                                              2.517

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.517
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.517


#Path 45
Startpoint: sel[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:mux_out[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
sel[1].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                           0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                  0.119     1.013
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                  0.061     1.074
| (IPIN:816103 side: (TOP,) (49,43,0)0))                             0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
mux_out[11].in[3] (.names at (49,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.218     1.478
mux_out[11].out[0] (.names at (49,43))                               0.000     1.478
| (intra 'clb' routing)                                              0.000     1.478
| (OPIN:816087 side: (RIGHT,) (49,43,0)0))                           0.000     1.478
| (CHANY:1327664 L4 length:2 (49,43,0)-> (49,44,0))                  0.119     1.597
| (CHANY:1327712 L1 length:1 (49,44,0)-> (49,44,0))                  0.061     1.658
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                           0.101     1.759
| (intra 'io' routing)                                               0.733     2.491
out:mux_out[11].outpad[0] (.output at (49,44))                       0.000     2.491
data arrival time                                                              2.491

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.491
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.491


#Path 46
Startpoint: I14.Q.Q[0] (dffre at (48,43) clocked by clk5)
Endpoint  : I14.Q.D[0] (dffre at (48,43) clocked by clk5)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk5 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk5.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                      0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
I14.Q.Q[0] (dffre at (48,43)) [clock-to-output]                    0.000     1.048
| (intra 'clb' routing)                                            0.388     1.437
$abc$1469$li0_li0.in[0] (.names at (48,43))                        0.000     1.437
| (primitive '.names' combinational delay)                         0.197     1.634
$abc$1469$li0_li0.out[0] (.names at (48,43))                       0.000     1.634
| (intra 'clb' routing)                                            0.000     1.634
I14.Q.D[0] (dffre at (48,43))                                      0.000     1.634
data arrival time                                                            1.634

clock clk5 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk5.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.634
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.771


#Path 47
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I12.Q.D[0] (dffre at (50,42) clocked by clk3)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324701 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANX:1169118 L4 length:4 (49,41,0)-> (52,41,0))                0.119     1.132
| (CHANY:1330476 L1 length:1 (50,42,0)-> (50,42,0))                0.061     1.193
| (CHANX:1173199 L1 length:1 (50,42,0)-> (50,42,0))                0.061     1.254
| (IPIN:802656 side: (TOP,) (50,42,0)0))                           0.101     1.355
| (intra 'clb' routing)                                            0.085     1.440
$abc$1502$li0_li0.in[1] (.names at (50,42))                        0.000     1.440
| (primitive '.names' combinational delay)                         0.136     1.575
$abc$1502$li0_li0.out[0] (.names at (50,42))                       0.000     1.575
| (intra 'clb' routing)                                            0.000     1.575
I12.Q.D[0] (dffre at (50,42))                                      0.000     1.575
data arrival time                                                            1.575

clock clk3 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk3.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.575
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.713


#Path 48
Startpoint: I75.Q.Q[0] (dffre at (49,43) clocked by clk6)
Endpoint  : I75.Q.D[0] (dffre at (49,43) clocked by clk6)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk6 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk6.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                      0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
I75.Q.Q[0] (dffre at (49,43)) [clock-to-output]                    0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0)0))                         0.000     1.048
| (CHANY:1327644 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.109
| (CHANX:1177215 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.170
| (IPIN:816109 side: (TOP,) (49,43,0)0))                           0.101     1.271
| (intra 'clb' routing)                                            0.085     1.356
$abc$1442$li0_li0.in[0] (.names at (49,43))                        0.000     1.356
| (primitive '.names' combinational delay)                         0.218     1.574
$abc$1442$li0_li0.out[0] (.names at (49,43))                       0.000     1.574
| (intra 'clb' routing)                                            0.000     1.574
I75.Q.D[0] (dffre at (49,43))                                      0.000     1.574
data arrival time                                                            1.574

clock clk6 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk6.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.574
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.711


#Path 49
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I75.Q.D[0] (dffre at (49,43) clocked by clk6)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324701 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANX:1173128 L1 length:1 (49,42,0)-> (49,42,0))                0.061     1.074
| (CHANY:1327624 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.135
| (IPIN:816126 side: (RIGHT,) (49,43,0)0))                         0.101     1.236
| (intra 'clb' routing)                                            0.085     1.321
$abc$1442$li0_li0.in[1] (.names at (49,43))                        0.000     1.321
| (primitive '.names' combinational delay)                         0.197     1.518
$abc$1442$li0_li0.out[0] (.names at (49,43))                       0.000     1.518
| (intra 'clb' routing)                                            0.000     1.518
I75.Q.D[0] (dffre at (49,43))                                      0.000     1.518
data arrival time                                                            1.518

clock clk6 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk6.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.518
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.655


#Path 50
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I1.Q.D[0] (dffre at (50,43) clocked by clk2)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324701 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANX:1177254 L4 length:4 (49,43,0)-> (52,43,0))                0.119     1.132
| (IPIN:816262 side: (TOP,) (50,43,0)0))                           0.101     1.233
| (intra 'clb' routing)                                            0.085     1.318
$abc$1513$li0_li0.in[0] (.names at (50,43))                        0.000     1.318
| (primitive '.names' combinational delay)                         0.136     1.453
$abc$1513$li0_li0.out[0] (.names at (50,43))                       0.000     1.453
| (intra 'clb' routing)                                            0.000     1.453
I1.Q.D[0] (dffre at (50,43))                                       0.000     1.453
data arrival time                                                            1.453

clock clk2 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk2.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                       0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.453
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.591


#Path 51
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I12.Q.R[0] (dffre at (50,42) clocked by clk3)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     1.013
| (CHANX:1173178 L4 length:4 (49,42,0)-> (52,42,0))              0.119     1.132
| (CHANY:1330337 L4 length:4 (50,42,0)-> (50,39,0))              0.119     1.251
| (IPIN:802689 side: (RIGHT,) (50,42,0)0))                       0.101     1.352
| (intra 'clb' routing)                                          0.085     1.437
I12.Q.R[0] (dffre at (50,42))                                    0.000     1.437
data arrival time                                                          1.437

clock clk3 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk3.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.574


#Path 52
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I13.Q.D[0] (dffre at (49,42) clocked by clk4)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANX:1173132 L1 length:1 (49,42,0)-> (49,42,0))                0.061     1.074
| (IPIN:802504 side: (TOP,) (49,42,0)0))                           0.101     1.175
| (intra 'clb' routing)                                            0.085     1.260
$abc$1488$li0_li0.in[1] (.names at (49,42))                        0.000     1.260
| (primitive '.names' combinational delay)                         0.135     1.396
$abc$1488$li0_li0.out[0] (.names at (49,42))                       0.000     1.396
| (intra 'clb' routing)                                            0.000     1.396
I13.Q.D[0] (dffre at (49,42))                                      0.000     1.396
data arrival time                                                            1.396

clock clk4 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk4.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.396
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.533


#Path 53
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I0.Q.D[0] (dffre at (48,42) clocked by clk1)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANX:1173069 L1 length:1 (48,42,0)-> (48,42,0))                0.061     1.074
| (IPIN:802353 side: (TOP,) (48,42,0)0))                           0.101     1.175
| (intra 'clb' routing)                                            0.085     1.260
$abc$1508$li0_li0.in[1] (.names at (48,42))                        0.000     1.260
| (primitive '.names' combinational delay)                         0.135     1.396
$abc$1508$li0_li0.out[0] (.names at (48,42))                       0.000     1.396
| (intra 'clb' routing)                                            0.000     1.396
I0.Q.D[0] (dffre at (48,42))                                       0.000     1.396
data arrival time                                                            1.396

clock clk1 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk1.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                       0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.396
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.533


#Path 54
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I13.Q.R[0] (dffre at (49,42) clocked by clk4)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.894
| (CHANY:1324625 L4 length:4 (48,44,0)-> (48,41,0))              0.119     1.013
| (CHANX:1169092 L1 length:1 (49,41,0)-> (49,41,0))              0.061     1.074
| (CHANY:1327596 L4 length:3 (49,42,0)-> (49,44,0))              0.119     1.193
| (IPIN:802538 side: (RIGHT,) (49,42,0)0))                       0.101     1.294
| (intra 'clb' routing)                                          0.085     1.379
I13.Q.R[0] (dffre at (49,42))                                    0.000     1.379
data arrival time                                                          1.379

clock clk4 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk4.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.516


#Path 55
Startpoint: I0.Q.Q[0] (dffre at (48,42) clocked by clk1)
Endpoint  : I0.Q.D[0] (dffre at (48,42) clocked by clk1)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk1 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk1.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
I0.Q.Q[0] (dffre at (48,42)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                            0.085     1.133
$abc$1508$li0_li0.in[0] (.names at (48,42))                        0.000     1.133
| (primitive '.names' combinational delay)                         0.218     1.352
$abc$1508$li0_li0.out[0] (.names at (48,42))                       0.000     1.352
| (intra 'clb' routing)                                            0.000     1.352
I0.Q.D[0] (dffre at (48,42))                                       0.000     1.352
data arrival time                                                            1.352

clock clk1 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk1.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                       0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.352
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.489


#Path 56
Startpoint: I13.Q.Q[0] (dffre at (49,42) clocked by clk4)
Endpoint  : I13.Q.D[0] (dffre at (49,42) clocked by clk4)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk4 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk4.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                      0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
I13.Q.Q[0] (dffre at (49,42)) [clock-to-output]                    0.000     1.048
| (intra 'clb' routing)                                            0.085     1.133
$abc$1488$li0_li0.in[0] (.names at (49,42))                        0.000     1.133
| (primitive '.names' combinational delay)                         0.218     1.352
$abc$1488$li0_li0.out[0] (.names at (49,42))                       0.000     1.352
| (intra 'clb' routing)                                            0.000     1.352
I13.Q.D[0] (dffre at (49,42))                                      0.000     1.352
data arrival time                                                            1.352

clock clk4 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk4.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I13.Q.C[0] (dffre at (49,42))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.352
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.489


#Path 57
Startpoint: I1.Q.Q[0] (dffre at (50,43) clocked by clk2)
Endpoint  : I1.Q.D[0] (dffre at (50,43) clocked by clk2)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk2 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk2.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
I1.Q.Q[0] (dffre at (50,43)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                            0.085     1.133
$abc$1513$li0_li0.in[1] (.names at (50,43))                        0.000     1.133
| (primitive '.names' combinational delay)                         0.218     1.352
$abc$1513$li0_li0.out[0] (.names at (50,43))                       0.000     1.352
| (intra 'clb' routing)                                            0.000     1.352
I1.Q.D[0] (dffre at (50,43))                                       0.000     1.352
data arrival time                                                            1.352

clock clk2 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk2.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                       0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.352
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.489


#Path 58
Startpoint: I12.Q.Q[0] (dffre at (50,42) clocked by clk3)
Endpoint  : I12.Q.D[0] (dffre at (50,42) clocked by clk3)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk3 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk3.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                      0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
I12.Q.Q[0] (dffre at (50,42)) [clock-to-output]                    0.000     1.048
| (intra 'clb' routing)                                            0.085     1.133
$abc$1502$li0_li0.in[0] (.names at (50,42))                        0.000     1.133
| (primitive '.names' combinational delay)                         0.218     1.352
$abc$1502$li0_li0.out[0] (.names at (50,42))                       0.000     1.352
| (intra 'clb' routing)                                            0.000     1.352
I12.Q.D[0] (dffre at (50,42))                                      0.000     1.352
data arrival time                                                            1.352

clock clk3 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk3.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I12.Q.C[0] (dffre at (50,42))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.352
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.489


#Path 59
Startpoint: t.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I14.Q.D[0] (dffre at (48,43) clocked by clk5)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
t.inpad[0] (.input at (48,44))                                     0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (IPIN:815977 side: (RIGHT,) (48,43,0)0))                         0.101     1.114
| (intra 'clb' routing)                                            0.085     1.199
$abc$1469$li0_li0.in[1] (.names at (48,43))                        0.000     1.199
| (primitive '.names' combinational delay)                         0.148     1.347
$abc$1469$li0_li0.out[0] (.names at (48,43))                       0.000     1.347
| (intra 'clb' routing)                                            0.000     1.347
I14.Q.D[0] (dffre at (48,43))                                      0.000     1.347
data arrival time                                                            1.347

clock clk5 (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clk5.inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                      0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.032     0.863
data required time                                                           0.863
----------------------------------------------------------------------------------
data required time                                                           0.863
data arrival time                                                           -1.347
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.484


#Path 60
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I75.Q.R[0] (dffre at (49,43) clocked by clk6)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     1.013
| (CHANX:1177240 L4 length:4 (49,43,0)-> (52,43,0))              0.119     1.132
| (IPIN:816122 side: (TOP,) (49,43,0)0))                         0.101     1.233
| (intra 'clb' routing)                                          0.085     1.318
I75.Q.R[0] (dffre at (49,43))                                    0.000     1.318
data arrival time                                                          1.318

clock clk6 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk6.inpad[0] (.input at (48,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
I75.Q.C[0] (dffre at (49,43))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.455


#Path 61
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I1.Q.R[0] (dffre at (50,43) clocked by clk2)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     1.013
| (CHANX:1177240 L4 length:4 (49,43,0)-> (52,43,0))              0.119     1.132
| (IPIN:816274 side: (TOP,) (50,43,0)0))                         0.101     1.233
| (intra 'clb' routing)                                          0.085     1.318
I1.Q.R[0] (dffre at (50,43))                                     0.000     1.318
data arrival time                                                          1.318

clock clk2 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk2.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
I1.Q.C[0] (dffre at (50,43))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.455


#Path 62
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I14.Q.R[0] (dffre at (48,43) clocked by clk5)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.894
| (CHANY:1324625 L4 length:4 (48,44,0)-> (48,41,0))              0.119     1.013
| (IPIN:816000 side: (RIGHT,) (48,43,0)0))                       0.101     1.114
| (intra 'clb' routing)                                          0.085     1.199
I14.Q.R[0] (dffre at (48,43))                                    0.000     1.199
data arrival time                                                          1.199

clock clk5 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk5.inpad[0] (.input at (48,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
I14.Q.C[0] (dffre at (48,43))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.336


#Path 63
Startpoint: clr_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : I0.Q.R[0] (dffre at (48,42) clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input at (48,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                       0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))              0.119     1.013
| (IPIN:802389 side: (RIGHT,) (48,42,0)0))                       0.101     1.114
| (intra 'clb' routing)                                          0.085     1.199
I0.Q.R[0] (dffre at (48,42))                                     0.000     1.199
data arrival time                                                          1.199

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
I0.Q.C[0] (dffre at (48,42))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.336


#End of timing report
