
*** Running vivado
    with args -log TopLevel.vds -m64 -mode batch -messageDb vivado.pb -source TopLevel.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/EventGen.vhd
#   H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/DFlipFlop.vhd
#   H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/Count32.vhd
#   H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd
# }
# read_xdc H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/constrs_1/imports/example/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/constrs_1/imports/example/Nexys4_Master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir H:/School/Spring2015/EECS443/project_2/project_2/project_2.cache/wt [current_project]
# set_property parent.project_dir H:/School/Spring2015/EECS443/project_2/project_2 [current_project]
# catch { write_hwdef -file TopLevel.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top TopLevel -part xc7a100tcsg324-1
Command: synth_design -top TopLevel -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 231.234 ; gain = 97.391
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port d_h is neither a static name nor a globally static expression [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd:83]
INFO: [Synth 8-638] synthesizing module 'TopLevel' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd:56]
INFO: [Synth 8-3491] module 'Count32' declared at 'H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/Count32.vhd:34' bound to instance 'Count' of component 'Count32' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Count32' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/Count32.vhd:39]
INFO: [Synth 8-4471] merging register 'CountValue_reg[32:1]' into 'X_reg[32:1]' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/Count32.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Count32' (1#1) [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/Count32.vhd:39]
INFO: [Synth 8-3491] module 'EventGen' declared at 'H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/EventGen.vhd:34' bound to instance 'EGen' of component 'EventGen' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd:82]
INFO: [Synth 8-638] synthesizing module 'EventGen' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/EventGen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'EventGen' (2#1) [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/EventGen.vhd:39]
INFO: [Synth 8-3491] module 'DFlipFlop' declared at 'H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/DFlipFlop.vhd:34' bound to instance 'DFF' of component 'DFlipFlop' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd:83]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/DFlipFlop.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (3#1) [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/DFlipFlop.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (4#1) [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/sources_1/new/TopLevel.vhd:56]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[15]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[14]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[13]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[12]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[11]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[10]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 262.188 ; gain = 128.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/constrs_1/imports/example/Nexys4_Master.xdc]
Finished Parsing XDC File [H:/School/Spring2015/EECS443/project_2/project_2/project_2.srcs/constrs_1/imports/example/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 471.953 ; gain = 338.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 471.953 ; gain = 338.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 471.953 ; gain = 338.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopLevel 
Detailed RTL Component Info : 
Module Count32 
Detailed RTL Component Info : 
Module EventGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 473.516 ; gain = 339.672
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[15]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[14]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[13]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[12]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[11]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[10]
WARNING: [Synth 8-3331] design TopLevel has unconnected port LEDtop[9]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 473.516 ; gain = 339.672
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 473.516 ; gain = 339.672
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 499.906 ; gain = 366.063
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 499.906 ; gain = 366.063
Finished Parallel Section  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 499.906 ; gain = 366.063
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 545.625 ; gain = 411.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 545.625 ; gain = 411.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 554.805 ; gain = 420.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 554.805 ; gain = 420.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 554.805 ; gain = 420.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 554.805 ; gain = 420.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT6   |     5|
|5     |FDRE   |    33|
|6     |IBUF   |     1|
|7     |OBUF   |     9|
|8     |OBUFT  |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    96|
|2     |  Count  |Count32   |    77|
|3     |  DFF    |DFlipFlop |     1|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 554.805 ; gain = 420.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 554.805 ; gain = 420.961
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 556.355 ; gain = 376.031
# write_checkpoint TopLevel.dcp
# report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 556.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 16:44:57 2015...
