# quartus
Creating a full adder using XOR gates in VHDL code in Quartus 20.1.1 version
