#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d93f50 .scope module, "tb_fb" "tb_fb" 2 54;
 .timescale -9 -12;
P_0x1d98640 .param/l "PERIOD_CORE" 0 2 62, +C4<0000000000000000000000000000000000000000000000000000000110010000>;
P_0x1d98680 .param/l "PERIOD_MASTER" 0 2 59, +C4<00000000000000000000000110010000>;
P_0x1d986c0 .param/l "n" 0 2 61, +C4<00000000000000000000000000000001>;
v0x1e273e0_0 .net "cclk", 0 0, L_0x1e389b0;  1 drivers
v0x1e27480_0 .var/real "clk_core_half_pd", 0 0;
v0x1e27540_0 .var "clk_master", 0 0;
v0x1e27610_0 .var/real "clk_master_half_pd", 0 0;
v0x1e276b0_0 .var "clkdiv2", 0 0;
v0x1e27750_0 .var "comp_out", 0 0;
v0x1e277f0_0 .var/real "comp_out_half_pd", 0 0;
RS_0x7f5b53799288 .resolv tri, v0x1d8ede0_0, v0x1dd4290_0, v0x1dd9d40_0, v0x1ccacc0_0, v0x1cf2130_0, v0x1df2220_0, v0x1df6710_0, v0x1dfab70_0, v0x1dff290_0, v0x1e036a0_0;
v0x1e27890_0 .net8 "fb_out", 0 0, RS_0x7f5b53799288;  10 drivers
v0x1e27930_0 .net "gc_clk", 18 0, v0x1e265f0_0;  1 drivers
v0x1e27a80_0 .var "rstb", 0 0;
v0x1e27b20_0 .var "ud_en", 0 0;
v0x1e27bc0_0 .var "vpwr", 0 0;
E_0x1d88d20 .event negedge, v0x1dba3c0_0;
E_0x1da1b60 .event posedge, v0x1dba3c0_0;
E_0x1d9ca90/0 .event negedge, v0x1dba3c0_0, v0x1d99af0_0;
E_0x1d9ca90/1 .event posedge, v0x1d99af0_0;
E_0x1d9ca90 .event/or E_0x1d9ca90/0, E_0x1d9ca90/1;
L_0x1e387b0 .part v0x1e265f0_0, 1, 10;
S_0x1d8cc30 .scope module, "cc" "cclk_gen" 2 81, 3 6 0, S_0x1d93f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /OUTPUT 1 "cclk"
L_0x1e388a0 .functor NOT 1, v0x1d9a380_0, C4<0>, C4<0>, C4<0>;
L_0x1e389b0/d .functor AND 1, v0x1e276b0_0, v0x1d9a380_0, C4<1>, C4<1>;
L_0x1e389b0 .delay 1 (1000,1000,1000) L_0x1e389b0/d;
v0x1d96fe0_0 .net "cclk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1d970c0_0 .net "clk", 0 0, v0x1e276b0_0;  1 drivers
v0x1d96c90_0 .net "d", 0 0, L_0x1e388a0;  1 drivers
v0x1d96d60_0 .net "q", 0 0, v0x1d9a380_0;  1 drivers
v0x1d96910_0 .net "rstb", 0 0, v0x1e27a80_0;  1 drivers
S_0x1d8c5b0 .scope module, "dff" "asyn_rstb_dff" 3 11, 4 2 0, S_0x1d8cc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dba3c0_0 .net "clk", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1d9a2c0_0 .net "d", 0 0, L_0x1e388a0;  alias, 1 drivers
v0x1d9a380_0 .var "q", 0 0;
v0x1d99af0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
E_0x1d9c260/0 .event negedge, v0x1d99af0_0;
E_0x1d9c260/1 .event posedge, v0x1dba3c0_0;
E_0x1d9c260 .event/or E_0x1d9c260/0, E_0x1d9c260/1;
S_0x1d96140 .scope module, "fb_block" "fb" 2 71, 2 37 0, S_0x1d93f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "clkdiv2"
    .port_info 2 /INPUT 1 "comp_out"
    .port_info 3 /INPUT 1 "cclk"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /INPUT 1 "ud_en"
    .port_info 6 /INPUT 10 "gray_clk"
    .port_info 7 /OUTPUT 1 "fb_out"
v0x1e24ed0_0 .net *"_s1", 0 0, L_0x1e37ba0;  1 drivers
v0x1e24fd0_0 .net *"_s11", 0 0, L_0x1e38060;  1 drivers
v0x1e250b0_0 .net *"_s13", 0 0, L_0x1e38100;  1 drivers
v0x1e25170_0 .net *"_s15", 0 0, L_0x1e381a0;  1 drivers
v0x1e25250_0 .net *"_s17", 0 0, L_0x1e38240;  1 drivers
v0x1e25330_0 .net *"_s19", 0 0, L_0x1e382e0;  1 drivers
v0x1e25410_0 .net *"_s3", 0 0, L_0x1e37cd0;  1 drivers
v0x1e254f0_0 .net *"_s5", 0 0, L_0x1e37d70;  1 drivers
v0x1e255d0_0 .net *"_s7", 0 0, L_0x1e37e10;  1 drivers
v0x1e25740_0 .net *"_s9", 0 0, L_0x1e37eb0;  1 drivers
v0x1e25820_0 .net "c_count", 15 0, L_0x1e2fb60;  1 drivers
v0x1e258e0_0 .net "cclk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e25980_0 .net "clkdiv2", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1e25a20_0 .net "comp_out", 0 0, v0x1e27750_0;  1 drivers
v0x1e25ac0_0 .net8 "fb_out", 0 0, RS_0x7f5b53799288;  alias, 10 drivers
v0x1e25b60_0 .net "gray_clk", 9 0, L_0x1e387b0;  1 drivers
v0x1e25c00_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e25db0_0 .net "ud_en", 0 0, v0x1e27b20_0;  1 drivers
v0x1e18de0_0 .net "vpwr", 0 0, v0x1e27bc0_0;  1 drivers
L_0x1e37ba0 .part L_0x1e2fb60, 6, 1;
L_0x1e37cd0 .part L_0x1e2fb60, 7, 1;
L_0x1e37d70 .part L_0x1e2fb60, 8, 1;
L_0x1e37e10 .part L_0x1e2fb60, 9, 1;
L_0x1e37eb0 .part L_0x1e2fb60, 10, 1;
L_0x1e38060 .part L_0x1e2fb60, 11, 1;
L_0x1e38100 .part L_0x1e2fb60, 12, 1;
L_0x1e381a0 .part L_0x1e2fb60, 13, 1;
L_0x1e38240 .part L_0x1e2fb60, 14, 1;
L_0x1e382e0 .part L_0x1e2fb60, 15, 1;
LS_0x1e383e0_0_0 .concat [ 1 1 1 1], L_0x1e382e0, L_0x1e38240, L_0x1e381a0, L_0x1e38100;
LS_0x1e383e0_0_4 .concat [ 1 1 1 1], L_0x1e38060, L_0x1e37eb0, L_0x1e37e10, L_0x1e37d70;
LS_0x1e383e0_0_8 .concat [ 1 1 0 0], L_0x1e37cd0, L_0x1e37ba0;
L_0x1e383e0 .concat [ 4 4 2 0], LS_0x1e383e0_0_0, LS_0x1e383e0_0_4, LS_0x1e383e0_0_8;
S_0x1d932e0 .scope module, "gs_f" "gray_selector_fb" 2 44, 2 21 0, S_0x1d96140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk_ext"
    .port_info 2 /INPUT 1 "rstb_ext"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /INPUT 10 "clk"
    .port_info 5 /OUTPUT 1 "out_muxed"
L_0x1e37b30 .functor NOT 10, L_0x1e369c0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x1e073e0_0 .net "clk", 9 0, L_0x1e387b0;  alias, 1 drivers
v0x1e074c0_0 .net "clk_ext", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1e07580_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e07650_0 .net "eff_out", 9 0, L_0x1e369c0;  1 drivers
v0x1e076f0_0 .net "eff_outb", 9 0, L_0x1e37b30;  1 drivers
v0x1e07820_0 .net "in", 9 0, L_0x1e383e0;  1 drivers
v0x1e07900_0 .net8 "out_muxed", 0 0, RS_0x7f5b53799288;  alias, 10 drivers
RS_0x7f5b53799258 .resolv tri, v0x1dd8910_0, v0x1d85770_0, v0x1dc20b0_0, v0x1ccd960_0, v0x1df1a50_0, v0x1df5f40_0, v0x1dfa3a0_0, v0x1dfe930_0, v0x1e02ed0_0, v0x1e072b0_0;
v0x1e079a0_0 .net8 "out_muxed_raw", 0 0, RS_0x7f5b53799258;  10 drivers
v0x1e07a40_0 .net "rstb_ext", 0 0, v0x1e27a80_0;  alias, 1 drivers
L_0x1e305f0 .part L_0x1e387b0, 0, 1;
L_0x1e306e0 .part L_0x1e383e0, 0, 1;
L_0x1e30780 .part L_0x1e37b30, 0, 1;
L_0x1e31140 .part L_0x1e387b0, 1, 1;
L_0x1e311e0 .part L_0x1e383e0, 1, 1;
L_0x1e312d0 .part L_0x1e37b30, 1, 1;
L_0x1e31ce0 .part L_0x1e387b0, 2, 1;
L_0x1e31e10 .part L_0x1e383e0, 2, 1;
L_0x1e31eb0 .part L_0x1e37b30, 2, 1;
L_0x1e32870 .part L_0x1e387b0, 3, 1;
L_0x1e32910 .part L_0x1e383e0, 3, 1;
L_0x1e32a40 .part L_0x1e37b30, 3, 1;
L_0x1e33410 .part L_0x1e387b0, 4, 1;
L_0x1e334b0 .part L_0x1e383e0, 4, 1;
L_0x1e335d0 .part L_0x1e37b30, 4, 1;
L_0x1e34010 .part L_0x1e387b0, 5, 1;
L_0x1e34140 .part L_0x1e383e0, 5, 1;
L_0x1e34210 .part L_0x1e37b30, 5, 1;
L_0x1e34d50 .part L_0x1e387b0, 6, 1;
L_0x1e34f00 .part L_0x1e383e0, 6, 1;
L_0x1e342e0 .part L_0x1e37b30, 6, 1;
L_0x1e35a60 .part L_0x1e387b0, 7, 1;
L_0x1e34fa0 .part L_0x1e383e0, 7, 1;
L_0x1e35d00 .part L_0x1e37b30, 7, 1;
L_0x1e36850 .part L_0x1e387b0, 8, 1;
L_0x1e368f0 .part L_0x1e383e0, 8, 1;
L_0x1e35eb0 .part L_0x1e37b30, 8, 1;
L_0x1e374e0 .part L_0x1e387b0, 9, 1;
LS_0x1e369c0_0_0 .concat8 [ 1 1 1 1], v0x1ddeac0_0, v0x1dab3a0_0, v0x1da1e80_0, v0x1ceef20_0;
LS_0x1e369c0_0_4 .concat8 [ 1 1 1 1], v0x1df0eb0_0, v0x1df53a0_0, v0x1df9800_0, v0x1dfdd90_0;
LS_0x1e369c0_0_8 .concat8 [ 1 1 0 0], v0x1e02330_0, v0x1e06710_0;
L_0x1e369c0 .concat8 [ 4 4 2 0], LS_0x1e369c0_0_0, LS_0x1e369c0_0_4, LS_0x1e369c0_0_8;
L_0x1e37990 .part L_0x1e383e0, 9, 1;
L_0x1e37580 .part L_0x1e37b30, 9, 1;
S_0x1d92790 .scope generate, "fb_gray_selector_loop[0]" "fb_gray_selector_loop[0]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1d93050 .param/l "i" 0 2 29, +C4<00>;
S_0x1d8fc80 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1d92790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d8fa20_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1d8f5f0_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1d8ede0_0 .var "q", 0 0;
v0x1d8ee80_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
E_0x1d93790 .event edge, v0x1dba3c0_0, v0x1d8fa20_0, v0x1d99af0_0;
S_0x1d8e970 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1d92790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1ddcc00_0 .net "buff_out", 0 0, L_0x1e30220;  1 drivers
v0x1ddb250_0 .net "clk", 0 0, L_0x1e305f0;  1 drivers
v0x1ddba10_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1ddbab0_0 .net "out", 0 0, v0x1ddeac0_0;  1 drivers
v0x1dda800_0 .net "q", 1 0, L_0x1e30410;  1 drivers
v0x1dda8a0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e30410 .concat8 [ 1 1 0 0], v0x1de54b0_0, v0x1d79220_0;
L_0x1e304b0 .part L_0x1e30410, 0, 1;
L_0x1e30550 .part L_0x1e30410, 1, 1;
S_0x1d8b3a0 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1d8e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1d7cb10_0 .net "in", 0 0, L_0x1e305f0;  alias, 1 drivers
v0x1d7cbb0_0 .net "out", 0 0, L_0x1e30220;  alias, 1 drivers
v0x1d7a000_0 .net "w", 2 0, L_0x1e300e0;  1 drivers
L_0x1e2fd90 .part L_0x1e300e0, 0, 1;
L_0x1e2fea0 .part L_0x1e300e0, 1, 1;
L_0x1e300e0 .concat8 [ 1 1 1 0], L_0x1e2ffe0, L_0x1e2fd20, L_0x1e2fe30;
L_0x1e30290 .part L_0x1e300e0, 2, 1;
S_0x1d8af30 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1d8b3a0;
 .timescale -9 -12;
P_0x1d8a650 .param/l "i" 0 6 15, +C4<00>;
S_0x1d87960 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1d8af30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e2fd20 .functor NOT 1, L_0x1e2fd90, C4<0>, C4<0>, C4<0>;
v0x1d874f0_0 .net "a", 0 0, L_0x1e2fd90;  1 drivers
v0x1d875d0_0 .net "out", 0 0, L_0x1e2fd20;  1 drivers
S_0x1d83f20 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1d8b3a0;
 .timescale -9 -12;
P_0x1d86ca0 .param/l "i" 0 6 15, +C4<01>;
S_0x1d83ab0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1d83f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e2fe30 .functor NOT 1, L_0x1e2fea0, C4<0>, C4<0>, C4<0>;
v0x1d83240_0 .net "a", 0 0, L_0x1e2fea0;  1 drivers
v0x1d804e0_0 .net "out", 0 0, L_0x1e2fe30;  1 drivers
S_0x1d80070 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1d8b3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e2ffe0 .functor NOT 1, L_0x1e305f0, C4<0>, C4<0>, C4<0>;
v0x1d7f7b0_0 .net "a", 0 0, L_0x1e305f0;  alias, 1 drivers
v0x1d7f850_0 .net "out", 0 0, L_0x1e2ffe0;  1 drivers
S_0x1d7d9d0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1d8b3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e30220 .functor NOT 1, L_0x1e30290, C4<0>, C4<0>, C4<0>;
v0x1d7d6f0_0 .net "a", 0 0, L_0x1e30290;  1 drivers
v0x1d7d2e0_0 .net "out", 0 0, L_0x1e30220;  alias, 1 drivers
S_0x1d79cb0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1d8e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d79930_0 .net "clk", 0 0, L_0x1e30220;  alias, 1 drivers
v0x1d79160_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1d79220_0 .var "q", 0 0;
v0x1d763c0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1d7a150 .event posedge, v0x1dba3c0_0, v0x1d7d2e0_0;
S_0x1d760a0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1d8e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d75a30_0 .net "clk", 0 0, L_0x1e30220;  alias, 1 drivers
v0x1d75ad0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1de54b0_0 .var "q", 0 0;
v0x1de5580_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1d759f0/0 .event negedge, v0x1d7d2e0_0;
E_0x1d759f0/1 .event posedge, v0x1dba3c0_0;
E_0x1d759f0 .event/or E_0x1d759f0/0, E_0x1d759f0/1;
S_0x1ddf230 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1d8e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1ddeea0_0 .net "in_0", 0 0, L_0x1e304b0;  1 drivers
v0x1ddef80_0 .net "in_1", 0 0, L_0x1e30550;  1 drivers
v0x1ddeac0_0 .var "out", 0 0;
v0x1ddeb90_0 .net "sel", 0 0, L_0x1e305f0;  alias, 1 drivers
E_0x1d792c0 .event edge, v0x1d7f7b0_0, v0x1ddeea0_0, v0x1ddef80_0;
S_0x1dd99c0 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1d92790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1dd8cc0_0 .net "ctrlb", 0 0, L_0x1e30780;  1 drivers
v0x1dd8850_0 .net "in", 0 0, L_0x1e306e0;  1 drivers
v0x1dd8910_0 .var "out", 0 0;
E_0x1ddbb70 .event edge, v0x1dd8cc0_0, v0x1dd8850_0;
S_0x1dd6500 .scope generate, "fb_gray_selector_loop[1]" "fb_gray_selector_loop[1]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1dd8500 .param/l "i" 0 2 29, +C4<01>;
S_0x1dd4b90 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1dd6500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dd5480_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1dd41d0_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1dd4290_0 .var "q", 0 0;
v0x1dd33c0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1dd25d0 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1dd6500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1da9410_0 .net "buff_out", 0 0, L_0x1e30d70;  1 drivers
v0x1d88f90_0 .net "clk", 0 0, L_0x1e31140;  1 drivers
v0x1d89050_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1de3160_0 .net "out", 0 0, v0x1dab3a0_0;  1 drivers
v0x1de3200_0 .net "q", 1 0, L_0x1e30f60;  1 drivers
v0x1dcfe40_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e30f60 .concat8 [ 1 1 0 0], v0x1dafd30_0, v0x1db31f0_0;
L_0x1e31000 .part L_0x1e30f60, 0, 1;
L_0x1e310a0 .part L_0x1e30f60, 1, 1;
S_0x1dd1e40 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1dd25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1db82d0_0 .net "in", 0 0, L_0x1e31140;  alias, 1 drivers
v0x1db83a0_0 .net "out", 0 0, L_0x1e30d70;  alias, 1 drivers
v0x1db6360_0 .net "w", 2 0, L_0x1e30c30;  1 drivers
L_0x1e30890 .part L_0x1e30c30, 0, 1;
L_0x1e309f0 .part L_0x1e30c30, 1, 1;
L_0x1e30c30 .concat8 [ 1 1 1 0], L_0x1e30b30, L_0x1e30820, L_0x1e30980;
L_0x1e30de0 .part L_0x1e30c30, 2, 1;
S_0x1dcba40 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1dd1e40;
 .timescale -9 -12;
P_0x1dd2350 .param/l "i" 0 6 15, +C4<00>;
S_0x1dc5320 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dcba40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e30820 .functor NOT 1, L_0x1e30890, C4<0>, C4<0>, C4<0>;
v0x1dcb7b0_0 .net "a", 0 0, L_0x1e30890;  1 drivers
v0x1dc4fb0_0 .net "out", 0 0, L_0x1e30820;  1 drivers
S_0x1dbece0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1dd1e40;
 .timescale -9 -12;
P_0x1dbe950 .param/l "i" 0 6 15, +C4<01>;
S_0x1dbc990 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dbece0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e30980 .functor NOT 1, L_0x1e309f0, C4<0>, C4<0>, C4<0>;
v0x1dbb020_0 .net "a", 0 0, L_0x1e309f0;  1 drivers
v0x1dbb100_0 .net "out", 0 0, L_0x1e30980;  1 drivers
S_0x1dbb890 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1dd1e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e30b30 .functor NOT 1, L_0x1e31140, C4<0>, C4<0>, C4<0>;
v0x1dba6f0_0 .net "a", 0 0, L_0x1e31140;  alias, 1 drivers
v0x1db9820_0 .net "out", 0 0, L_0x1e30b30;  1 drivers
S_0x1db8a60 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1dd1e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e30d70 .functor NOT 1, L_0x1e30de0, C4<0>, C4<0>, C4<0>;
v0x1db86b0_0 .net "a", 0 0, L_0x1e30de0;  1 drivers
v0x1db8770_0 .net "out", 0 0, L_0x1e30d70;  alias, 1 drivers
S_0x1db49f0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1dd25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1db52f0_0 .net "clk", 0 0, L_0x1e30d70;  alias, 1 drivers
v0x1db4080_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1db31f0_0 .var "q", 0 0;
v0x1db3290_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1db52b0 .event posedge, v0x1dba3c0_0, v0x1db8770_0;
S_0x1db2430 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1dd25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1db2120_0 .net "clk", 0 0, L_0x1e30d70;  alias, 1 drivers
v0x1db1ca0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1dafd30_0 .var "q", 0 0;
v0x1dafe00_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1db64c0/0 .event negedge, v0x1db8770_0;
E_0x1db64c0/1 .event posedge, v0x1dba3c0_0;
E_0x1db64c0 .event/or E_0x1db64c0/0, E_0x1db64c0/1;
S_0x1dacd90 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1dd25d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1dab730_0 .net "in_0", 0 0, L_0x1e31000;  1 drivers
v0x1dab810_0 .net "in_1", 0 0, L_0x1e310a0;  1 drivers
v0x1dab3a0_0 .var "out", 0 0;
v0x1dab440_0 .net "sel", 0 0, L_0x1e31140;  alias, 1 drivers
E_0x1de50f0 .event edge, v0x1dba6f0_0, v0x1dab730_0, v0x1dab810_0;
S_0x1dc9720 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1dd6500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1dc3000_0 .net "ctrlb", 0 0, L_0x1e312d0;  1 drivers
v0x1dc30e0_0 .net "in", 0 0, L_0x1e311e0;  1 drivers
v0x1d85770_0 .var "out", 0 0;
E_0x1d890f0 .event edge, v0x1dc3000_0, v0x1dc30e0_0;
S_0x1d97900 .scope generate, "fb_gray_selector_loop[2]" "fb_gray_selector_loop[2]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1de0a00 .param/l "i" 0 2 29, +C4<010>;
S_0x1da5350 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1d97900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1de0b10_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1ddaf80_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1dd9d40_0 .var "q", 0 0;
v0x1dd9e60_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1dd3710 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1d97900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1de2100_0 .net "buff_out", 0 0, L_0x1e31910;  1 drivers
v0x1de2250_0 .net "clk", 0 0, L_0x1e31ce0;  1 drivers
v0x1dced10_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1dceec0_0 .net "out", 0 0, v0x1da1e80_0;  1 drivers
v0x1dcef60_0 .net "q", 1 0, L_0x1e31b00;  1 drivers
v0x1dc85f0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e31b00 .concat8 [ 1 1 0 0], v0x1d84ef0_0, v0x1d8c2b0_0;
L_0x1e31ba0 .part L_0x1e31b00, 0, 1;
L_0x1e31c40 .part L_0x1e31b00, 1, 1;
S_0x1dbad50 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1dd3710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1d7dee0_0 .net "in", 0 0, L_0x1e31ce0;  alias, 1 drivers
v0x1d7dfb0_0 .net "out", 0 0, L_0x1e31910;  alias, 1 drivers
v0x1d7e080_0 .net "w", 2 0, L_0x1e317d0;  1 drivers
L_0x1e31430 .part L_0x1e317d0, 0, 1;
L_0x1e31590 .part L_0x1e317d0, 1, 1;
L_0x1e317d0 .concat8 [ 1 1 1 0], L_0x1e316d0, L_0x1e313c0, L_0x1e31520;
L_0x1e31980 .part L_0x1e317d0, 2, 1;
S_0x1db9ba0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1dbad50;
 .timescale -9 -12;
P_0x1dd4a00 .param/l "i" 0 6 15, +C4<00>;
S_0x1db3570 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1db9ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e313c0 .functor NOT 1, L_0x1e31430, C4<0>, C4<0>, C4<0>;
v0x1db47b0_0 .net "a", 0 0, L_0x1e31430;  1 drivers
v0x1da7c00_0 .net "out", 0 0, L_0x1e313c0;  1 drivers
S_0x1da2490 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1dbad50;
 .timescale -9 -12;
P_0x1da7d20 .param/l "i" 0 6 15, +C4<01>;
S_0x1d816f0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1da2490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e31520 .functor NOT 1, L_0x1e31590, C4<0>, C4<0>, C4<0>;
v0x1d9f870_0 .net "a", 0 0, L_0x1e31590;  1 drivers
v0x1d9f950_0 .net "out", 0 0, L_0x1e31520;  1 drivers
S_0x1d8d7c0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1dbad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e316d0 .functor NOT 1, L_0x1e31ce0, C4<0>, C4<0>, C4<0>;
v0x1d89dc0_0 .net "a", 0 0, L_0x1e31ce0;  alias, 1 drivers
v0x1d89e80_0 .net "out", 0 0, L_0x1e316d0;  1 drivers
S_0x1d93b80 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1dbad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e31910 .functor NOT 1, L_0x1e31980, C4<0>, C4<0>, C4<0>;
v0x1d76710_0 .net "a", 0 0, L_0x1e31980;  1 drivers
v0x1d767f0_0 .net "out", 0 0, L_0x1e31910;  alias, 1 drivers
S_0x1d93910 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1dd3710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dea960_0 .net "clk", 0 0, L_0x1e31910;  alias, 1 drivers
v0x1d8c1f0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1d8c2b0_0 .var "q", 0 0;
v0x1d8c350_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1dea900 .event posedge, v0x1dba3c0_0, v0x1d767f0_0;
S_0x1d887b0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1dd3710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d84d70_0 .net "clk", 0 0, L_0x1e31910;  alias, 1 drivers
v0x1d84e30_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1d84ef0_0 .var "q", 0 0;
v0x1d81330_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1d8c480/0 .event negedge, v0x1d767f0_0;
E_0x1d8c480/1 .event posedge, v0x1dba3c0_0;
E_0x1d8c480 .event/or E_0x1d8c480/0, E_0x1d8c480/1;
S_0x1d81460 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1dd3710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1da1ce0_0 .net "in_0", 0 0, L_0x1e31ba0;  1 drivers
v0x1da1dc0_0 .net "in_1", 0 0, L_0x1e31c40;  1 drivers
v0x1da1e80_0 .var "out", 0 0;
v0x1da1f20_0 .net "sel", 0 0, L_0x1e31ce0;  alias, 1 drivers
E_0x1deaa70 .event edge, v0x1d89dc0_0, v0x1da1ce0_0, v0x1da1dc0_0;
S_0x1dc8710 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1d97900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1dc1f10_0 .net "ctrlb", 0 0, L_0x1e31eb0;  1 drivers
v0x1dc1ff0_0 .net "in", 0 0, L_0x1e31e10;  1 drivers
v0x1dc20b0_0 .var "out", 0 0;
E_0x1db1db0 .event edge, v0x1dc1f10_0, v0x1dc1ff0_0;
S_0x1daeba0 .scope generate, "fb_gray_selector_loop[3]" "fb_gray_selector_loop[3]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1daed90 .param/l "i" 0 2 29, +C4<011>;
S_0x1cc9710 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1daeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1cc9980_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1cc9a20_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1ccacc0_0 .var "q", 0 0;
v0x1ccad90_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1ccae80 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1daeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1cebbd0_0 .net "buff_out", 0 0, L_0x1e324a0;  1 drivers
v0x1cebd20_0 .net "clk", 0 0, L_0x1e32870;  1 drivers
v0x1cebde0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1cebe80_0 .net "out", 0 0, v0x1ceef20_0;  1 drivers
v0x1ccc230_0 .net "q", 1 0, L_0x1e32690;  1 drivers
v0x1ccc2d0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e32690 .concat8 [ 1 1 0 0], v0x1cea6e0_0, v0x1cea500_0;
L_0x1e32730 .part L_0x1e32690, 0, 1;
L_0x1e327d0 .part L_0x1e32690, 1, 1;
S_0x1cd3510 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1ccae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1cdafb0_0 .net "in", 0 0, L_0x1e32870;  alias, 1 drivers
v0x1cdb080_0 .net "out", 0 0, L_0x1e324a0;  alias, 1 drivers
v0x1cd8a50_0 .net "w", 2 0, L_0x1e32360;  1 drivers
L_0x1e31fc0 .part L_0x1e32360, 0, 1;
L_0x1e32120 .part L_0x1e32360, 1, 1;
L_0x1e32360 .concat8 [ 1 1 1 0], L_0x1e32260, L_0x1e31f50, L_0x1e320b0;
L_0x1e32510 .part L_0x1e32360, 2, 1;
S_0x1cd3700 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1cd3510;
 .timescale -9 -12;
P_0x1cd4a50 .param/l "i" 0 6 15, +C4<00>;
S_0x1cd4b30 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1cd3700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e31f50 .functor NOT 1, L_0x1e31fc0, C4<0>, C4<0>, C4<0>;
v0x1cd6180_0 .net "a", 0 0, L_0x1e31fc0;  1 drivers
v0x1cd6260_0 .net "out", 0 0, L_0x1e31f50;  1 drivers
S_0x1cd6380 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1cd3510;
 .timescale -9 -12;
P_0x1cd6520 .param/l "i" 0 6 15, +C4<01>;
S_0x1cd7710 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1cd6380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e320b0 .functor NOT 1, L_0x1e32120, C4<0>, C4<0>, C4<0>;
v0x1cd7940_0 .net "a", 0 0, L_0x1e32120;  1 drivers
v0x1cce1b0_0 .net "out", 0 0, L_0x1e320b0;  1 drivers
S_0x1cce2d0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1cd3510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e32260 .functor NOT 1, L_0x1e32870, C4<0>, C4<0>, C4<0>;
v0x1ce8e80_0 .net "a", 0 0, L_0x1e32870;  alias, 1 drivers
v0x1ce8f40_0 .net "out", 0 0, L_0x1e32260;  1 drivers
S_0x1ce9060 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1cd3510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e324a0 .functor NOT 1, L_0x1e32510, C4<0>, C4<0>, C4<0>;
v0x1cdadb0_0 .net "a", 0 0, L_0x1e32510;  1 drivers
v0x1cdae90_0 .net "out", 0 0, L_0x1e324a0;  alias, 1 drivers
S_0x1cd8b60 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1ccae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1cd8d70_0 .net "clk", 0 0, L_0x1e324a0;  alias, 1 drivers
v0x1cea440_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1cea500_0 .var "q", 0 0;
v0x1cea5a0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1cd8d10 .event posedge, v0x1dba3c0_0, v0x1cdae90_0;
S_0x1ccff10 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1ccae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1cd01a0_0 .net "clk", 0 0, L_0x1e324a0;  alias, 1 drivers
v0x1cd0260_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1cea6e0_0 .var "q", 0 0;
v0x1ceec70_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1cce560/0 .event negedge, v0x1cdae90_0;
E_0x1cce560/1 .event posedge, v0x1dba3c0_0;
E_0x1cce560 .event/or E_0x1cce560/0, E_0x1cce560/1;
S_0x1ce2ae0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1ccae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1ce2da0_0 .net "in_0", 0 0, L_0x1e32730;  1 drivers
v0x1dad9a0_0 .net "in_1", 0 0, L_0x1e327d0;  1 drivers
v0x1ceef20_0 .var "out", 0 0;
v0x1ceefc0_0 .net "sel", 0 0, L_0x1e32870;  alias, 1 drivers
E_0x1ce2d20 .event edge, v0x1ce8e80_0, v0x1ce2da0_0, v0x1dad9a0_0;
S_0x1ccc3b0 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1daeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1ccd7c0_0 .net "ctrlb", 0 0, L_0x1e32a40;  1 drivers
v0x1ccd8a0_0 .net "in", 0 0, L_0x1e32910;  1 drivers
v0x1ccd960_0 .var "out", 0 0;
E_0x1ccd760 .event edge, v0x1ccd7c0_0, v0x1ccd8a0_0;
S_0x1cf1e30 .scope generate, "fb_gray_selector_loop[4]" "fb_gray_selector_loop[4]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1cf2070 .param/l "i" 0 2 29, +C4<0100>;
S_0x1cd2130 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1cf1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1cd2370_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1ccda90_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1cf2130_0 .var "q", 0 0;
v0x1cd2430_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1cdd7c0 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1cf1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1df10f0_0 .net "buff_out", 0 0, L_0x1e33040;  1 drivers
v0x1df1240_0 .net "clk", 0 0, L_0x1e33410;  1 drivers
v0x1df1300_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df13a0_0 .net "out", 0 0, v0x1df0eb0_0;  1 drivers
v0x1df1470_0 .net "q", 1 0, L_0x1e33230;  1 drivers
v0x1df1510_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e33230 .concat8 [ 1 1 0 0], v0x1df0850_0, v0x1df0230_0;
L_0x1e332d0 .part L_0x1e33230, 0, 1;
L_0x1e33370 .part L_0x1e33230, 1, 1;
S_0x1da5c10 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1cdd7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1defae0_0 .net "in", 0 0, L_0x1e33410;  alias, 1 drivers
v0x1defbb0_0 .net "out", 0 0, L_0x1e33040;  alias, 1 drivers
v0x1defc80_0 .net "w", 2 0, L_0x1e32f00;  1 drivers
L_0x1e32c50 .part L_0x1e32f00, 0, 1;
L_0x1e32d60 .part L_0x1e32f00, 1, 1;
L_0x1e32f00 .concat8 [ 1 1 1 0], L_0x1e32e00, L_0x1e32be0, L_0x1e32cf0;
L_0x1e330b0 .part L_0x1e32f00, 2, 1;
S_0x1da5e40 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1da5c10;
 .timescale -9 -12;
P_0x1cdd9d0 .param/l "i" 0 6 15, +C4<00>;
S_0x1da8000 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1da5e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e32be0 .functor NOT 1, L_0x1e32c50, C4<0>, C4<0>, C4<0>;
v0x1da8230_0 .net "a", 0 0, L_0x1e32c50;  1 drivers
v0x1da8310_0 .net "out", 0 0, L_0x1e32be0;  1 drivers
S_0x1deec50 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1da5c10;
 .timescale -9 -12;
P_0x1deedf0 .param/l "i" 0 6 15, +C4<01>;
S_0x1deeeb0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1deec50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e32cf0 .functor NOT 1, L_0x1e32d60, C4<0>, C4<0>, C4<0>;
v0x1def0e0_0 .net "a", 0 0, L_0x1e32d60;  1 drivers
v0x1def1c0_0 .net "out", 0 0, L_0x1e32cf0;  1 drivers
S_0x1def2e0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1da5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e32e00 .functor NOT 1, L_0x1e33410, C4<0>, C4<0>, C4<0>;
v0x1def4f0_0 .net "a", 0 0, L_0x1e33410;  alias, 1 drivers
v0x1def5b0_0 .net "out", 0 0, L_0x1e32e00;  1 drivers
S_0x1def6d0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1da5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e33040 .functor NOT 1, L_0x1e330b0, C4<0>, C4<0>, C4<0>;
v0x1def8e0_0 .net "a", 0 0, L_0x1e330b0;  1 drivers
v0x1def9c0_0 .net "out", 0 0, L_0x1e33040;  alias, 1 drivers
S_0x1defd90 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1cdd7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df0060_0 .net "clk", 0 0, L_0x1e33040;  alias, 1 drivers
v0x1df0170_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df0230_0 .var "q", 0 0;
v0x1df02d0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1df0000 .event posedge, v0x1dba3c0_0, v0x1def9c0_0;
S_0x1df0400 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1cdd7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df06d0_0 .net "clk", 0 0, L_0x1e33040;  alias, 1 drivers
v0x1df0790_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df0850_0 .var "q", 0 0;
v0x1df0920_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1df0670/0 .event negedge, v0x1def9c0_0;
E_0x1df0670/1 .event posedge, v0x1dba3c0_0;
E_0x1df0670 .event/or E_0x1df0670/0, E_0x1df0670/1;
S_0x1df0a50 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1cdd7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1df0d10_0 .net "in_0", 0 0, L_0x1e332d0;  1 drivers
v0x1df0df0_0 .net "in_1", 0 0, L_0x1e33370;  1 drivers
v0x1df0eb0_0 .var "out", 0 0;
v0x1df0f80_0 .net "sel", 0 0, L_0x1e33410;  alias, 1 drivers
E_0x1df0c90 .event edge, v0x1def4f0_0, v0x1df0d10_0, v0x1df0df0_0;
S_0x1df1610 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1cf1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1df18b0_0 .net "ctrlb", 0 0, L_0x1e335d0;  1 drivers
v0x1df1990_0 .net "in", 0 0, L_0x1e334b0;  1 drivers
v0x1df1a50_0 .var "out", 0 0;
E_0x1df1830 .event edge, v0x1df18b0_0, v0x1df1990_0;
S_0x1df1b80 .scope generate, "fb_gray_selector_loop[5]" "fb_gray_selector_loop[5]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1df1d70 .param/l "i" 0 2 29, +C4<0101>;
S_0x1df1e30 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1df1b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df20a0_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1df2160_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1df2220_0 .var "q", 0 0;
v0x1df22f0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1df2400 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1df1b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1df55e0_0 .net "buff_out", 0 0, L_0x1e33bb0;  1 drivers
v0x1df5730_0 .net "clk", 0 0, L_0x1e34010;  1 drivers
v0x1df57f0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df5890_0 .net "out", 0 0, v0x1df53a0_0;  1 drivers
v0x1df5960_0 .net "q", 1 0, L_0x1e33da0;  1 drivers
v0x1df5a00_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e33da0 .concat8 [ 1 1 0 0], v0x1dcedb0_0, v0x1df4610_0;
L_0x1e33ea0 .part L_0x1e33da0, 0, 1;
L_0x1e33f70 .part L_0x1e33da0, 1, 1;
S_0x1df2660 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1df2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1df3ec0_0 .net "in", 0 0, L_0x1e34010;  alias, 1 drivers
v0x1df3f90_0 .net "out", 0 0, L_0x1e33bb0;  alias, 1 drivers
v0x1df4060_0 .net "w", 2 0, L_0x1e33a40;  1 drivers
L_0x1e33670 .part L_0x1e33a40, 0, 1;
L_0x1e33800 .part L_0x1e33a40, 1, 1;
L_0x1e33a40 .concat8 [ 1 1 1 0], L_0x1e33940, L_0x1e32b70, L_0x1e33760;
L_0x1e33c20 .part L_0x1e33a40, 2, 1;
S_0x1df2890 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1df2660;
 .timescale -9 -12;
P_0x1df2aa0 .param/l "i" 0 6 15, +C4<00>;
S_0x1df2b80 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1df2890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e32b70 .functor NOT 1, L_0x1e33670, C4<0>, C4<0>, C4<0>;
v0x1df2db0_0 .net "a", 0 0, L_0x1e33670;  1 drivers
v0x1df2e90_0 .net "out", 0 0, L_0x1e32b70;  1 drivers
S_0x1df2fb0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1df2660;
 .timescale -9 -12;
P_0x1df31a0 .param/l "i" 0 6 15, +C4<01>;
S_0x1df3260 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1df2fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e33760 .functor NOT 1, L_0x1e33800, C4<0>, C4<0>, C4<0>;
v0x1df3490_0 .net "a", 0 0, L_0x1e33800;  1 drivers
v0x1df3570_0 .net "out", 0 0, L_0x1e33760;  1 drivers
S_0x1df3690 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1df2660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e33940 .functor NOT 1, L_0x1e34010, C4<0>, C4<0>, C4<0>;
v0x1df38d0_0 .net "a", 0 0, L_0x1e34010;  alias, 1 drivers
v0x1df3990_0 .net "out", 0 0, L_0x1e33940;  1 drivers
S_0x1df3ab0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1df2660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e33bb0 .functor NOT 1, L_0x1e33c20, C4<0>, C4<0>, C4<0>;
v0x1df3cc0_0 .net "a", 0 0, L_0x1e33c20;  1 drivers
v0x1df3da0_0 .net "out", 0 0, L_0x1e33bb0;  alias, 1 drivers
S_0x1df4170 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1df2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df4440_0 .net "clk", 0 0, L_0x1e33bb0;  alias, 1 drivers
v0x1df4550_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df4610_0 .var "q", 0 0;
v0x1df46b0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1df43e0 .event posedge, v0x1dba3c0_0, v0x1df3da0_0;
S_0x1df47e0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1df2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df4ab0_0 .net "clk", 0 0, L_0x1e33bb0;  alias, 1 drivers
v0x1df4b70_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1dcedb0_0 .var "q", 0 0;
v0x1df4e40_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1df4a50/0 .event negedge, v0x1df3da0_0;
E_0x1df4a50/1 .event posedge, v0x1dba3c0_0;
E_0x1df4a50 .event/or E_0x1df4a50/0, E_0x1df4a50/1;
S_0x1df4f40 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1df2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1df5200_0 .net "in_0", 0 0, L_0x1e33ea0;  1 drivers
v0x1df52e0_0 .net "in_1", 0 0, L_0x1e33f70;  1 drivers
v0x1df53a0_0 .var "out", 0 0;
v0x1df5470_0 .net "sel", 0 0, L_0x1e34010;  alias, 1 drivers
E_0x1df5180 .event edge, v0x1df38d0_0, v0x1df5200_0, v0x1df52e0_0;
S_0x1df5b00 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1df1b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1df5da0_0 .net "ctrlb", 0 0, L_0x1e34210;  1 drivers
v0x1df5e80_0 .net "in", 0 0, L_0x1e34140;  1 drivers
v0x1df5f40_0 .var "out", 0 0;
E_0x1df5d20 .event edge, v0x1df5da0_0, v0x1df5e80_0;
S_0x1df6070 .scope generate, "fb_gray_selector_loop[6]" "fb_gray_selector_loop[6]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1df6260 .param/l "i" 0 2 29, +C4<0110>;
S_0x1df6320 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1df6070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df6590_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1df6650_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1df6710_0 .var "q", 0 0;
v0x1df67e0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1df6990 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1df6070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1df9a40_0 .net "buff_out", 0 0, L_0x1e34920;  1 drivers
v0x1df9b90_0 .net "clk", 0 0, L_0x1e34d50;  1 drivers
v0x1df9c50_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df9cf0_0 .net "out", 0 0, v0x1df9800_0;  1 drivers
v0x1df9dc0_0 .net "q", 1 0, L_0x1e34b10;  1 drivers
v0x1df9e60_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e34b10 .concat8 [ 1 1 0 0], v0x1df91a0_0, v0x1df8b80_0;
L_0x1e34be0 .part L_0x1e34b10, 0, 1;
L_0x1e34cb0 .part L_0x1e34b10, 1, 1;
S_0x1df6bd0 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1df6990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1df8430_0 .net "in", 0 0, L_0x1e34d50;  alias, 1 drivers
v0x1df8500_0 .net "out", 0 0, L_0x1e34920;  alias, 1 drivers
v0x1df85d0_0 .net "w", 2 0, L_0x1e347e0;  1 drivers
L_0x1e343e0 .part L_0x1e347e0, 0, 1;
L_0x1e345a0 .part L_0x1e347e0, 1, 1;
L_0x1e347e0 .concat8 [ 1 1 1 0], L_0x1e346e0, L_0x1e340b0, L_0x1e344d0;
L_0x1e34990 .part L_0x1e347e0, 2, 1;
S_0x1df6e00 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1df6bd0;
 .timescale -9 -12;
P_0x1df7010 .param/l "i" 0 6 15, +C4<00>;
S_0x1df70f0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1df6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e340b0 .functor NOT 1, L_0x1e343e0, C4<0>, C4<0>, C4<0>;
v0x1df7320_0 .net "a", 0 0, L_0x1e343e0;  1 drivers
v0x1df7400_0 .net "out", 0 0, L_0x1e340b0;  1 drivers
S_0x1df7520 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1df6bd0;
 .timescale -9 -12;
P_0x1df7710 .param/l "i" 0 6 15, +C4<01>;
S_0x1df77d0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1df7520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e344d0 .functor NOT 1, L_0x1e345a0, C4<0>, C4<0>, C4<0>;
v0x1df7a00_0 .net "a", 0 0, L_0x1e345a0;  1 drivers
v0x1df7ae0_0 .net "out", 0 0, L_0x1e344d0;  1 drivers
S_0x1df7c00 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1df6bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e346e0 .functor NOT 1, L_0x1e34d50, C4<0>, C4<0>, C4<0>;
v0x1df7e40_0 .net "a", 0 0, L_0x1e34d50;  alias, 1 drivers
v0x1df7f00_0 .net "out", 0 0, L_0x1e346e0;  1 drivers
S_0x1df8020 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1df6bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e34920 .functor NOT 1, L_0x1e34990, C4<0>, C4<0>, C4<0>;
v0x1df8230_0 .net "a", 0 0, L_0x1e34990;  1 drivers
v0x1df8310_0 .net "out", 0 0, L_0x1e34920;  alias, 1 drivers
S_0x1df86e0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1df6990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df89b0_0 .net "clk", 0 0, L_0x1e34920;  alias, 1 drivers
v0x1df8ac0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df8b80_0 .var "q", 0 0;
v0x1df8c20_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1df8950 .event posedge, v0x1dba3c0_0, v0x1df8310_0;
S_0x1df8d50 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1df6990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df9020_0 .net "clk", 0 0, L_0x1e34920;  alias, 1 drivers
v0x1df90e0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1df91a0_0 .var "q", 0 0;
v0x1df9270_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1df8fc0/0 .event negedge, v0x1df8310_0;
E_0x1df8fc0/1 .event posedge, v0x1dba3c0_0;
E_0x1df8fc0 .event/or E_0x1df8fc0/0, E_0x1df8fc0/1;
S_0x1df93a0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1df6990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1df9660_0 .net "in_0", 0 0, L_0x1e34be0;  1 drivers
v0x1df9740_0 .net "in_1", 0 0, L_0x1e34cb0;  1 drivers
v0x1df9800_0 .var "out", 0 0;
v0x1df98d0_0 .net "sel", 0 0, L_0x1e34d50;  alias, 1 drivers
E_0x1df95e0 .event edge, v0x1df7e40_0, v0x1df9660_0, v0x1df9740_0;
S_0x1df9f60 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1df6070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1dfa200_0 .net "ctrlb", 0 0, L_0x1e342e0;  1 drivers
v0x1dfa2e0_0 .net "in", 0 0, L_0x1e34f00;  1 drivers
v0x1dfa3a0_0 .var "out", 0 0;
E_0x1dfa180 .event edge, v0x1dfa200_0, v0x1dfa2e0_0;
S_0x1dfa4d0 .scope generate, "fb_gray_selector_loop[7]" "fb_gray_selector_loop[7]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1dfa6c0 .param/l "i" 0 2 29, +C4<0111>;
S_0x1dfa780 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1dfa4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dfa9f0_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1dfaab0_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1dfab70_0 .var "q", 0 0;
v0x1dfac40_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1dfad50 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1dfa4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1dfdfd0_0 .net "buff_out", 0 0, L_0x1e35630;  1 drivers
v0x1dfe120_0 .net "clk", 0 0, L_0x1e35a60;  1 drivers
v0x1dfe1e0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1dfe280_0 .net "out", 0 0, v0x1dfdd90_0;  1 drivers
v0x1dfe350_0 .net "q", 1 0, L_0x1e35820;  1 drivers
v0x1dfe3f0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e35820 .concat8 [ 1 1 0 0], v0x1dfd580_0, v0x1dfcf60_0;
L_0x1e358f0 .part L_0x1e35820, 0, 1;
L_0x1e359c0 .part L_0x1e35820, 1, 1;
S_0x1dfafb0 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1dfad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1dfc810_0 .net "in", 0 0, L_0x1e35a60;  alias, 1 drivers
v0x1dfc8e0_0 .net "out", 0 0, L_0x1e35630;  alias, 1 drivers
v0x1dfc9b0_0 .net "w", 2 0, L_0x1e354f0;  1 drivers
L_0x1e350f0 .part L_0x1e354f0, 0, 1;
L_0x1e352b0 .part L_0x1e354f0, 1, 1;
L_0x1e354f0 .concat8 [ 1 1 1 0], L_0x1e353f0, L_0x1e35050, L_0x1e351e0;
L_0x1e356a0 .part L_0x1e354f0, 2, 1;
S_0x1dfb1e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1dfafb0;
 .timescale -9 -12;
P_0x1dfb3f0 .param/l "i" 0 6 15, +C4<00>;
S_0x1dfb4d0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dfb1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e35050 .functor NOT 1, L_0x1e350f0, C4<0>, C4<0>, C4<0>;
v0x1dfb700_0 .net "a", 0 0, L_0x1e350f0;  1 drivers
v0x1dfb7e0_0 .net "out", 0 0, L_0x1e35050;  1 drivers
S_0x1dfb900 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1dfafb0;
 .timescale -9 -12;
P_0x1dfbaf0 .param/l "i" 0 6 15, +C4<01>;
S_0x1dfbbb0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dfb900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e351e0 .functor NOT 1, L_0x1e352b0, C4<0>, C4<0>, C4<0>;
v0x1dfbde0_0 .net "a", 0 0, L_0x1e352b0;  1 drivers
v0x1dfbec0_0 .net "out", 0 0, L_0x1e351e0;  1 drivers
S_0x1dfbfe0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1dfafb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e353f0 .functor NOT 1, L_0x1e35a60, C4<0>, C4<0>, C4<0>;
v0x1dfc220_0 .net "a", 0 0, L_0x1e35a60;  alias, 1 drivers
v0x1dfc2e0_0 .net "out", 0 0, L_0x1e353f0;  1 drivers
S_0x1dfc400 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1dfafb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e35630 .functor NOT 1, L_0x1e356a0, C4<0>, C4<0>, C4<0>;
v0x1dfc610_0 .net "a", 0 0, L_0x1e356a0;  1 drivers
v0x1dfc6f0_0 .net "out", 0 0, L_0x1e35630;  alias, 1 drivers
S_0x1dfcac0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1dfad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dfcd90_0 .net "clk", 0 0, L_0x1e35630;  alias, 1 drivers
v0x1dfcea0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1dfcf60_0 .var "q", 0 0;
v0x1dfd000_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1dfcd30 .event posedge, v0x1dba3c0_0, v0x1dfc6f0_0;
S_0x1dfd130 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1dfad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dfd400_0 .net "clk", 0 0, L_0x1e35630;  alias, 1 drivers
v0x1dfd4c0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1dfd580_0 .var "q", 0 0;
v0x1dfd650_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1dfd3a0/0 .event negedge, v0x1dfc6f0_0;
E_0x1dfd3a0/1 .event posedge, v0x1dba3c0_0;
E_0x1dfd3a0 .event/or E_0x1dfd3a0/0, E_0x1dfd3a0/1;
S_0x1ceed50 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1dfad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1dfdbf0_0 .net "in_0", 0 0, L_0x1e358f0;  1 drivers
v0x1dfdcd0_0 .net "in_1", 0 0, L_0x1e359c0;  1 drivers
v0x1dfdd90_0 .var "out", 0 0;
v0x1dfde60_0 .net "sel", 0 0, L_0x1e35a60;  alias, 1 drivers
E_0x1dfdb70 .event edge, v0x1dfc220_0, v0x1dfdbf0_0, v0x1dfdcd0_0;
S_0x1dfe4f0 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1dfa4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1dfe790_0 .net "ctrlb", 0 0, L_0x1e35d00;  1 drivers
v0x1dfe870_0 .net "in", 0 0, L_0x1e34fa0;  1 drivers
v0x1dfe930_0 .var "out", 0 0;
E_0x1dfe710 .event edge, v0x1dfe790_0, v0x1dfe870_0;
S_0x1dfea60 .scope generate, "fb_gray_selector_loop[8]" "fb_gray_selector_loop[8]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1cf2020 .param/l "i" 0 2 29, +C4<01000>;
S_0x1dfed50 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1dfea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dfefc0_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1cdd6b0_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1dff290_0 .var "q", 0 0;
v0x1dff440_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1dff4e0 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1dfea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e02570_0 .net "buff_out", 0 0, L_0x1e36420;  1 drivers
v0x1e026c0_0 .net "clk", 0 0, L_0x1e36850;  1 drivers
v0x1e02780_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e02820_0 .net "out", 0 0, v0x1e02330_0;  1 drivers
v0x1e028f0_0 .net "q", 1 0, L_0x1e36610;  1 drivers
v0x1e02990_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e36610 .concat8 [ 1 1 0 0], v0x1e01cd0_0, v0x1e016b0_0;
L_0x1e366e0 .part L_0x1e36610, 0, 1;
L_0x1e367b0 .part L_0x1e36610, 1, 1;
S_0x1dff720 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1dff4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e00f60_0 .net "in", 0 0, L_0x1e36850;  alias, 1 drivers
v0x1e01030_0 .net "out", 0 0, L_0x1e36420;  alias, 1 drivers
v0x1e01100_0 .net "w", 2 0, L_0x1e362e0;  1 drivers
L_0x1e35b00 .part L_0x1e362e0, 0, 1;
L_0x1e360a0 .part L_0x1e362e0, 1, 1;
L_0x1e362e0 .concat8 [ 1 1 1 0], L_0x1e361e0, L_0x1e32ae0, L_0x1e35fd0;
L_0x1e36490 .part L_0x1e362e0, 2, 1;
S_0x1dff930 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1dff720;
 .timescale -9 -12;
P_0x1dffb40 .param/l "i" 0 6 15, +C4<00>;
S_0x1dffc20 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dff930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e32ae0 .functor NOT 1, L_0x1e35b00, C4<0>, C4<0>, C4<0>;
v0x1dffe50_0 .net "a", 0 0, L_0x1e35b00;  1 drivers
v0x1dfff30_0 .net "out", 0 0, L_0x1e32ae0;  1 drivers
S_0x1e00050 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1dff720;
 .timescale -9 -12;
P_0x1e00240 .param/l "i" 0 6 15, +C4<01>;
S_0x1e00300 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e00050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e35fd0 .functor NOT 1, L_0x1e360a0, C4<0>, C4<0>, C4<0>;
v0x1e00530_0 .net "a", 0 0, L_0x1e360a0;  1 drivers
v0x1e00610_0 .net "out", 0 0, L_0x1e35fd0;  1 drivers
S_0x1e00730 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1dff720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e361e0 .functor NOT 1, L_0x1e36850, C4<0>, C4<0>, C4<0>;
v0x1e00970_0 .net "a", 0 0, L_0x1e36850;  alias, 1 drivers
v0x1e00a30_0 .net "out", 0 0, L_0x1e361e0;  1 drivers
S_0x1e00b50 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1dff720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e36420 .functor NOT 1, L_0x1e36490, C4<0>, C4<0>, C4<0>;
v0x1e00d60_0 .net "a", 0 0, L_0x1e36490;  1 drivers
v0x1e00e40_0 .net "out", 0 0, L_0x1e36420;  alias, 1 drivers
S_0x1e01210 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1dff4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e014e0_0 .net "clk", 0 0, L_0x1e36420;  alias, 1 drivers
v0x1e015f0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e016b0_0 .var "q", 0 0;
v0x1e01750_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1e01480 .event posedge, v0x1dba3c0_0, v0x1e00e40_0;
S_0x1e01880 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1dff4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e01b50_0 .net "clk", 0 0, L_0x1e36420;  alias, 1 drivers
v0x1e01c10_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e01cd0_0 .var "q", 0 0;
v0x1e01da0_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1e01af0/0 .event negedge, v0x1e00e40_0;
E_0x1e01af0/1 .event posedge, v0x1dba3c0_0;
E_0x1e01af0 .event/or E_0x1e01af0/0, E_0x1e01af0/1;
S_0x1e01ed0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1dff4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e02190_0 .net "in_0", 0 0, L_0x1e366e0;  1 drivers
v0x1e02270_0 .net "in_1", 0 0, L_0x1e367b0;  1 drivers
v0x1e02330_0 .var "out", 0 0;
v0x1e02400_0 .net "sel", 0 0, L_0x1e36850;  alias, 1 drivers
E_0x1e02110 .event edge, v0x1e00970_0, v0x1e02190_0, v0x1e02270_0;
S_0x1e02a90 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1dfea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1e02d30_0 .net "ctrlb", 0 0, L_0x1e35eb0;  1 drivers
v0x1e02e10_0 .net "in", 0 0, L_0x1e368f0;  1 drivers
v0x1e02ed0_0 .var "out", 0 0;
E_0x1e02cb0 .event edge, v0x1e02d30_0, v0x1e02e10_0;
S_0x1e03000 .scope generate, "fb_gray_selector_loop[9]" "fb_gray_selector_loop[9]" 2 29, 2 29 0, S_0x1d932e0;
 .timescale -9 -12;
P_0x1e031f0 .param/l "i" 0 2 29, +C4<01001>;
S_0x1e032b0 .scope module, "dl" "dlrtn" 2 32, 2 10 0, S_0x1e03000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e03520_0 .net8 "d", 0 0, RS_0x7f5b53799258;  alias, 10 drivers
v0x1e035e0_0 .net "gate", 0 0, v0x1e276b0_0;  alias, 1 drivers
v0x1e036a0_0 .var "q", 0 0;
v0x1e03770_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e03880 .scope module, "eff" "edge_ff_n" 2 30, 5 7 0, S_0x1e03000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e06950_0 .net "buff_out", 0 0, L_0x1e370b0;  1 drivers
v0x1e06aa0_0 .net "clk", 0 0, L_0x1e374e0;  1 drivers
v0x1e06b60_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e06c00_0 .net "out", 0 0, v0x1e06710_0;  1 drivers
v0x1e06cd0_0 .net "q", 1 0, L_0x1e372a0;  1 drivers
v0x1e06d70_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
L_0x1e372a0 .concat8 [ 1 1 0 0], v0x1e060b0_0, v0x1e05a90_0;
L_0x1e37370 .part L_0x1e372a0, 0, 1;
L_0x1e37440 .part L_0x1e372a0, 1, 1;
S_0x1e03ae0 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e03880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e05340_0 .net "in", 0 0, L_0x1e374e0;  alias, 1 drivers
v0x1e05410_0 .net "out", 0 0, L_0x1e370b0;  alias, 1 drivers
v0x1e054e0_0 .net "w", 2 0, L_0x1e36f70;  1 drivers
L_0x1e36b70 .part L_0x1e36f70, 0, 1;
L_0x1e36d30 .part L_0x1e36f70, 1, 1;
L_0x1e36f70 .concat8 [ 1 1 1 0], L_0x1e36e70, L_0x1e36aa0, L_0x1e36c60;
L_0x1e37120 .part L_0x1e36f70, 2, 1;
S_0x1e03d10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e03ae0;
 .timescale -9 -12;
P_0x1e03f20 .param/l "i" 0 6 15, +C4<00>;
S_0x1e04000 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e03d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e36aa0 .functor NOT 1, L_0x1e36b70, C4<0>, C4<0>, C4<0>;
v0x1e04230_0 .net "a", 0 0, L_0x1e36b70;  1 drivers
v0x1e04310_0 .net "out", 0 0, L_0x1e36aa0;  1 drivers
S_0x1e04430 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e03ae0;
 .timescale -9 -12;
P_0x1e04620 .param/l "i" 0 6 15, +C4<01>;
S_0x1e046e0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e04430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e36c60 .functor NOT 1, L_0x1e36d30, C4<0>, C4<0>, C4<0>;
v0x1e04910_0 .net "a", 0 0, L_0x1e36d30;  1 drivers
v0x1e049f0_0 .net "out", 0 0, L_0x1e36c60;  1 drivers
S_0x1e04b10 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e03ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e36e70 .functor NOT 1, L_0x1e374e0, C4<0>, C4<0>, C4<0>;
v0x1e04d50_0 .net "a", 0 0, L_0x1e374e0;  alias, 1 drivers
v0x1e04e10_0 .net "out", 0 0, L_0x1e36e70;  1 drivers
S_0x1e04f30 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e03ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e370b0 .functor NOT 1, L_0x1e37120, C4<0>, C4<0>, C4<0>;
v0x1e05140_0 .net "a", 0 0, L_0x1e37120;  1 drivers
v0x1e05220_0 .net "out", 0 0, L_0x1e370b0;  alias, 1 drivers
S_0x1e055f0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e03880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e058c0_0 .net "clk", 0 0, L_0x1e370b0;  alias, 1 drivers
v0x1e059d0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e05a90_0 .var "q", 0 0;
v0x1e05b30_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1e05860 .event posedge, v0x1dba3c0_0, v0x1e05220_0;
S_0x1e05c60 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e03880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e05f30_0 .net "clk", 0 0, L_0x1e370b0;  alias, 1 drivers
v0x1e05ff0_0 .net "d", 0 0, v0x1e27bc0_0;  alias, 1 drivers
v0x1e060b0_0 .var "q", 0 0;
v0x1e06180_0 .net "rstb", 0 0, v0x1e276b0_0;  alias, 1 drivers
E_0x1e05ed0/0 .event negedge, v0x1e05220_0;
E_0x1e05ed0/1 .event posedge, v0x1dba3c0_0;
E_0x1e05ed0 .event/or E_0x1e05ed0/0, E_0x1e05ed0/1;
S_0x1e062b0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e03880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e06570_0 .net "in_0", 0 0, L_0x1e37370;  1 drivers
v0x1e06650_0 .net "in_1", 0 0, L_0x1e37440;  1 drivers
v0x1e06710_0 .var "out", 0 0;
v0x1e067e0_0 .net "sel", 0 0, L_0x1e374e0;  alias, 1 drivers
E_0x1e064f0 .event edge, v0x1e04d50_0, v0x1e06570_0, v0x1e06650_0;
S_0x1e06e70 .scope module, "t_buf" "tbuf" 2 31, 10 2 0, S_0x1e03000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1e07110_0 .net "ctrlb", 0 0, L_0x1e37580;  1 drivers
v0x1e071f0_0 .net "in", 0 0, L_0x1e37990;  1 drivers
v0x1e072b0_0 .var "out", 0 0;
E_0x1e07090 .event edge, v0x1e07110_0, v0x1e071f0_0;
S_0x1e07c70 .scope module, "ud_c" "u_d_bin_counter" 2 43, 11 48 0, S_0x1d96140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "u_d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /OUTPUT 16 "q"
L_0x1e2e560 .functor NOT 1, v0x1e27750_0, C4<0>, C4<0>, C4<0>;
L_0x1e2f220 .functor AND 1, L_0x1e2f490, L_0x1e2f180, C4<1>, C4<1>;
L_0x1e2f580 .functor AND 1, L_0x1e2f2e0, L_0x1e2f740, C4<1>, C4<1>;
L_0x1e2f640 .functor OR 1, L_0x1e2f220, L_0x1e2f580, C4<0>, C4<0>;
v0x1e24110_0 .net *"_s161", 0 0, L_0x1e2f490;  1 drivers
v0x1e24210_0 .net *"_s163", 0 0, L_0x1e2f180;  1 drivers
v0x1e242f0_0 .net *"_s167", 0 0, L_0x1e2f740;  1 drivers
v0x1e243b0_0 .net "a_o", 13 0, L_0x1e2ea10;  1 drivers
v0x1e24490_0 .net "and1", 0 0, L_0x1e2f220;  1 drivers
v0x1e245a0_0 .net "and2", 0 0, L_0x1e2f580;  1 drivers
v0x1e24660_0 .net "b_in", 0 0, L_0x1e2e560;  1 drivers
v0x1e24700_0 .net "b_o", 13 0, L_0x1e2e420;  1 drivers
v0x1e247c0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e248f0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e24990_0 .net "q", 15 0, L_0x1e2fb60;  alias, 1 drivers
v0x1e24a70_0 .net "q_b14", 0 0, L_0x1e2f2e0;  1 drivers
v0x1e24b40_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e24be0_0 .net "t_o", 13 0, L_0x1e2ec00;  1 drivers
v0x1e24ca0_0 .net "t_o14", 0 0, L_0x1e2f640;  1 drivers
v0x1e24d70_0 .net "u_d", 0 0, v0x1e27750_0;  alias, 1 drivers
L_0x1e28350 .part L_0x1e2ea10, 0, 1;
L_0x1e28440 .part L_0x1e2ec00, 0, 1;
L_0x1e28530 .part L_0x1e2e420, 0, 1;
L_0x1e28af0 .part L_0x1e2ea10, 1, 1;
L_0x1e28c30 .part L_0x1e2ec00, 1, 1;
L_0x1e28d70 .part L_0x1e2e420, 1, 1;
L_0x1e29360 .part L_0x1e2ea10, 2, 1;
L_0x1e29450 .part L_0x1e2ec00, 2, 1;
L_0x1e29590 .part L_0x1e2e420, 2, 1;
L_0x1e29af0 .part L_0x1e2ea10, 3, 1;
L_0x1e29cd0 .part L_0x1e2ec00, 3, 1;
L_0x1e29e00 .part L_0x1e2e420, 3, 1;
L_0x1e2a390 .part L_0x1e2ea10, 4, 1;
L_0x1e2a480 .part L_0x1e2ec00, 4, 1;
L_0x1e2a5f0 .part L_0x1e2e420, 4, 1;
L_0x1e2ab00 .part L_0x1e2ea10, 5, 1;
L_0x1e2ac80 .part L_0x1e2ec00, 5, 1;
L_0x1e2ad70 .part L_0x1e2e420, 5, 1;
L_0x1e2b300 .part L_0x1e2ea10, 6, 1;
L_0x1e2b3f0 .part L_0x1e2ec00, 6, 1;
L_0x1e2ae60 .part L_0x1e2e420, 6, 1;
L_0x1e2ba70 .part L_0x1e2ea10, 7, 1;
L_0x1e2b4e0 .part L_0x1e2ec00, 7, 1;
L_0x1e2be40 .part L_0x1e2e420, 7, 1;
L_0x1e2c400 .part L_0x1e2ea10, 8, 1;
L_0x1e2c4f0 .part L_0x1e2ec00, 8, 1;
L_0x1e2bff0 .part L_0x1e2e420, 8, 1;
L_0x1e2cb80 .part L_0x1e2ea10, 9, 1;
L_0x1e2c5e0 .part L_0x1e2ec00, 9, 1;
L_0x1e2cdb0 .part L_0x1e2e420, 9, 1;
L_0x1e2d350 .part L_0x1e2ea10, 10, 1;
L_0x1e2d440 .part L_0x1e2ec00, 10, 1;
L_0x1e2cea0 .part L_0x1e2e420, 10, 1;
L_0x1e2dab0 .part L_0x1e2ea10, 11, 1;
L_0x1e2d530 .part L_0x1e2ec00, 11, 1;
L_0x1e2dcc0 .part L_0x1e2e420, 11, 1;
L_0x1e2e240 .part L_0x1e2ea10, 12, 1;
L_0x1e2e330 .part L_0x1e2ec00, 12, 1;
L_0x1e2ddb0 .part L_0x1e2e420, 12, 1;
LS_0x1e2ea10_0_0 .concat8 [ 1 1 1 1], L_0x1e2e870, L_0x1e28100, L_0x1e288f0, L_0x1e291c0;
LS_0x1e2ea10_0_4 .concat8 [ 1 1 1 1], L_0x1e29950, L_0x1e2a1d0, L_0x1e2a940, L_0x1e2b160;
LS_0x1e2ea10_0_8 .concat8 [ 1 1 1 1], L_0x1e2b8b0, L_0x1e2c260, L_0x1e2c9e0, L_0x1e2d1b0;
LS_0x1e2ea10_0_12 .concat8 [ 1 1 0 0], L_0x1e2d910, L_0x1e2e0a0;
L_0x1e2ea10 .concat8 [ 4 4 4 2], LS_0x1e2ea10_0_0, LS_0x1e2ea10_0_4, LS_0x1e2ea10_0_8, LS_0x1e2ea10_0_12;
LS_0x1e2e420_0_0 .concat8 [ 1 1 1 1], L_0x1e2e8e0, L_0x1e28190, L_0x1e28960, L_0x1e29230;
LS_0x1e2e420_0_4 .concat8 [ 1 1 1 1], L_0x1e299c0, L_0x1e2a260, L_0x1e2a9d0, L_0x1e2b1d0;
LS_0x1e2e420_0_8 .concat8 [ 1 1 1 1], L_0x1e2b940, L_0x1e2c2d0, L_0x1e2ca50, L_0x1e2d220;
LS_0x1e2e420_0_12 .concat8 [ 1 1 0 0], L_0x1e2d980, L_0x1e2e110;
L_0x1e2e420 .concat8 [ 4 4 4 2], LS_0x1e2e420_0_0, LS_0x1e2e420_0_4, LS_0x1e2e420_0_8, LS_0x1e2e420_0_12;
LS_0x1e2ec00_0_0 .concat8 [ 1 1 1 1], L_0x1e2e950, L_0x1e28260, L_0x1e28a00, L_0x1e292a0;
LS_0x1e2ec00_0_4 .concat8 [ 1 1 1 1], L_0x1e29a30, L_0x1e2a2d0, L_0x1e2aa40, L_0x1e2b240;
LS_0x1e2ec00_0_8 .concat8 [ 1 1 1 1], L_0x1e2b9b0, L_0x1e2c340, L_0x1e2cac0, L_0x1e2d290;
LS_0x1e2ec00_0_12 .concat8 [ 1 1 0 0], L_0x1e2d9f0, L_0x1e2e180;
L_0x1e2ec00 .concat8 [ 4 4 4 2], LS_0x1e2ec00_0_0, LS_0x1e2ec00_0_4, LS_0x1e2ec00_0_8, LS_0x1e2ec00_0_12;
L_0x1e2f3a0 .part L_0x1e2ec00, 13, 1;
L_0x1e2f490 .part L_0x1e2fb60, 14, 1;
L_0x1e2f180 .part L_0x1e2ea10, 13, 1;
L_0x1e2f740 .part L_0x1e2e420, 13, 1;
LS_0x1e2fb60_0_0 .concat8 [ 1 1 1 1], v0x1e21710_0, v0x1e08b90_0, v0x1e0aa60_0, v0x1e0c930_0;
LS_0x1e2fb60_0_4 .concat8 [ 1 1 1 1], v0x1e0e810_0, v0x1e10630_0, v0x1e125c0_0, v0x1e14370_0;
LS_0x1e2fb60_0_8 .concat8 [ 1 1 1 1], v0x1e16330_0, v0x1e18170_0, v0x1e19ff0_0, v0x1e1bdf0_0;
LS_0x1e2fb60_0_12 .concat8 [ 1 1 1 1], v0x1e1ddf0_0, v0x1e1fbf0_0, v0x1e239e0_0, v0x1e22d30_0;
L_0x1e2fb60 .concat8 [ 4 4 4 4], LS_0x1e2fb60_0_0, LS_0x1e2fb60_0_4, LS_0x1e2fb60_0_8, LS_0x1e2fb60_0_12;
S_0x1e07e90 .scope generate, "bin_counter[0]" "bin_counter[0]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e08080 .param/l "i" 0 11 56, +C4<00>;
S_0x1e08160 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e07e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1df4c30 .functor AND 1, L_0x1e28440, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e28100 .functor AND 1, L_0x1e28350, v0x1e08b90_0, C4<1>, C4<1>;
L_0x1e28190 .functor AND 1, L_0x1df4da0, L_0x1e28530, C4<1>, C4<1>;
L_0x1e28260 .functor OR 1, L_0x1e28100, L_0x1e28190, C4<0>, C4<0>;
v0x1e092e0_0 .net "a", 0 0, L_0x1e28350;  1 drivers
v0x1e093c0_0 .net "a_o", 0 0, L_0x1e28100;  1 drivers
v0x1e09480_0 .net "and_t", 0 0, L_0x1df4c30;  1 drivers
v0x1e09550_0 .net "b", 0 0, L_0x1e28530;  1 drivers
v0x1e095f0_0 .net "b_o", 0 0, L_0x1e28190;  1 drivers
v0x1e096e0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e09780_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e09840_0 .net "q", 0 0, v0x1e08b90_0;  1 drivers
v0x1e09930_0 .net "q_b", 0 0, L_0x1df4da0;  1 drivers
v0x1e09a60_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e09b00_0 .net "t", 0 0, L_0x1e28440;  1 drivers
v0x1e09ba0_0 .net "t_o", 0 0, L_0x1e28260;  1 drivers
S_0x1e08490 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e08160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1df4ca0 .functor XOR 1, v0x1e08b90_0, L_0x1df4c30, C4<0>, C4<0>;
L_0x1df4da0 .functor NOT 1, v0x1e08b90_0, C4<0>, C4<0>, C4<0>;
v0x1e08db0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e08ec0_0 .net "d", 0 0, L_0x1df4ca0;  1 drivers
v0x1e08f80_0 .net "q", 0 0, v0x1e08b90_0;  alias, 1 drivers
v0x1e09050_0 .net "q_b", 0 0, L_0x1df4da0;  alias, 1 drivers
v0x1e090f0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e091e0_0 .net "t", 0 0, L_0x1df4c30;  alias, 1 drivers
S_0x1e08730 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e08490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e08a00_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e08af0_0 .net "d", 0 0, L_0x1df4ca0;  alias, 1 drivers
v0x1e08b90_0 .var "q", 0 0;
v0x1e08c60_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
E_0x1d93750/0 .event negedge, v0x1d99af0_0;
E_0x1d93750/1 .event posedge, v0x1d96fe0_0;
E_0x1d93750 .event/or E_0x1d93750/0, E_0x1d93750/1;
S_0x1e09e00 .scope generate, "bin_counter[1]" "bin_counter[1]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e09fc0 .param/l "i" 0 11 56, +C4<01>;
S_0x1e0a080 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e09e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e28620 .functor AND 1, L_0x1e28c30, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e288f0 .functor AND 1, L_0x1e28af0, v0x1e0aa60_0, C4<1>, C4<1>;
L_0x1e28960 .functor AND 1, L_0x1e287a0, L_0x1e28d70, C4<1>, C4<1>;
L_0x1e28a00 .functor OR 1, L_0x1e288f0, L_0x1e28960, C4<0>, C4<0>;
v0x1e0b240_0 .net "a", 0 0, L_0x1e28af0;  1 drivers
v0x1e0b320_0 .net "a_o", 0 0, L_0x1e288f0;  1 drivers
v0x1e0b3e0_0 .net "and_t", 0 0, L_0x1e28620;  1 drivers
v0x1e0b4b0_0 .net "b", 0 0, L_0x1e28d70;  1 drivers
v0x1e0b550_0 .net "b_o", 0 0, L_0x1e28960;  1 drivers
v0x1e0b640_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0b6e0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e0b780_0 .net "q", 0 0, v0x1e0aa60_0;  1 drivers
v0x1e0b870_0 .net "q_b", 0 0, L_0x1e287a0;  1 drivers
v0x1e0b9a0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0ba40_0 .net "t", 0 0, L_0x1e28c30;  1 drivers
v0x1e0bae0_0 .net "t_o", 0 0, L_0x1e28a00;  1 drivers
S_0x1e0a350 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e0a080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e286e0 .functor XOR 1, v0x1e0aa60_0, L_0x1e28620, C4<0>, C4<0>;
L_0x1e287a0 .functor NOT 1, v0x1e0aa60_0, C4<0>, C4<0>, C4<0>;
v0x1e0ade0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0ae80_0 .net "d", 0 0, L_0x1e286e0;  1 drivers
v0x1e0af20_0 .net "q", 0 0, v0x1e0aa60_0;  alias, 1 drivers
v0x1e0b020_0 .net "q_b", 0 0, L_0x1e287a0;  alias, 1 drivers
v0x1e0b0c0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0b160_0 .net "t", 0 0, L_0x1e28620;  alias, 1 drivers
S_0x1e0a5c0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e0a350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e0a850_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0a9a0_0 .net "d", 0 0, L_0x1e286e0;  alias, 1 drivers
v0x1e0aa60_0 .var "q", 0 0;
v0x1e0ab30_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e0bd20 .scope generate, "bin_counter[2]" "bin_counter[2]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e0bf10 .param/l "i" 0 11 56, +C4<010>;
S_0x1e0bfb0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e0bd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e28ef0 .functor AND 1, L_0x1e29450, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e291c0 .functor AND 1, L_0x1e29360, v0x1e0c930_0, C4<1>, C4<1>;
L_0x1e29230 .functor AND 1, L_0x1e29070, L_0x1e29590, C4<1>, C4<1>;
L_0x1e292a0 .functor OR 1, L_0x1e291c0, L_0x1e29230, C4<0>, C4<0>;
v0x1e0d0f0_0 .net "a", 0 0, L_0x1e29360;  1 drivers
v0x1e0d1d0_0 .net "a_o", 0 0, L_0x1e291c0;  1 drivers
v0x1e0d290_0 .net "and_t", 0 0, L_0x1e28ef0;  1 drivers
v0x1e0d360_0 .net "b", 0 0, L_0x1e29590;  1 drivers
v0x1e0d400_0 .net "b_o", 0 0, L_0x1e29230;  1 drivers
v0x1e0d4f0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0d590_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e0d680_0 .net "q", 0 0, v0x1e0c930_0;  1 drivers
v0x1e0d770_0 .net "q_b", 0 0, L_0x1e29070;  1 drivers
v0x1e0d8a0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0d940_0 .net "t", 0 0, L_0x1e29450;  1 drivers
v0x1e0d9e0_0 .net "t_o", 0 0, L_0x1e292a0;  1 drivers
S_0x1e0c280 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e0bfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e28fb0 .functor XOR 1, v0x1e0c930_0, L_0x1e28ef0, C4<0>, C4<0>;
L_0x1e29070 .functor NOT 1, v0x1e0c930_0, C4<0>, C4<0>, C4<0>;
v0x1e0cb50_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0cd20_0 .net "d", 0 0, L_0x1e28fb0;  1 drivers
v0x1e0cdc0_0 .net "q", 0 0, v0x1e0c930_0;  alias, 1 drivers
v0x1e0ce60_0 .net "q_b", 0 0, L_0x1e29070;  alias, 1 drivers
v0x1e0cf00_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0cff0_0 .net "t", 0 0, L_0x1e28ef0;  alias, 1 drivers
S_0x1e0c520 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e0c280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e0c7b0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0c870_0 .net "d", 0 0, L_0x1e28fb0;  alias, 1 drivers
v0x1e0c930_0 .var "q", 0 0;
v0x1e0ca00_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e0dc40 .scope generate, "bin_counter[3]" "bin_counter[3]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e0de00 .param/l "i" 0 11 56, +C4<011>;
S_0x1e0dec0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e0dc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e29680 .functor AND 1, L_0x1e29cd0, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e29950 .functor AND 1, L_0x1e29af0, v0x1e0e810_0, C4<1>, C4<1>;
L_0x1e299c0 .functor AND 1, L_0x1e29800, L_0x1e29e00, C4<1>, C4<1>;
L_0x1e29a30 .functor OR 1, L_0x1e29950, L_0x1e299c0, C4<0>, C4<0>;
v0x1e0ef40_0 .net "a", 0 0, L_0x1e29af0;  1 drivers
v0x1e0f020_0 .net "a_o", 0 0, L_0x1e29950;  1 drivers
v0x1e0f0e0_0 .net "and_t", 0 0, L_0x1e29680;  1 drivers
v0x1e0f1b0_0 .net "b", 0 0, L_0x1e29e00;  1 drivers
v0x1e0f250_0 .net "b_o", 0 0, L_0x1e299c0;  1 drivers
v0x1e0f340_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0f3e0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e0f480_0 .net "q", 0 0, v0x1e0e810_0;  1 drivers
v0x1e0f570_0 .net "q_b", 0 0, L_0x1e29800;  1 drivers
v0x1e0f6a0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0f740_0 .net "t", 0 0, L_0x1e29cd0;  1 drivers
v0x1e0f7e0_0 .net "t_o", 0 0, L_0x1e29a30;  1 drivers
S_0x1e0e190 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e0dec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e29740 .functor XOR 1, v0x1e0e810_0, L_0x1e29680, C4<0>, C4<0>;
L_0x1e29800 .functor NOT 1, v0x1e0e810_0, C4<0>, C4<0>, C4<0>;
v0x1e0ea30_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0eaf0_0 .net "d", 0 0, L_0x1e29740;  1 drivers
v0x1e0ebb0_0 .net "q", 0 0, v0x1e0e810_0;  alias, 1 drivers
v0x1e0ecb0_0 .net "q_b", 0 0, L_0x1e29800;  alias, 1 drivers
v0x1e0ed50_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0ee40_0 .net "t", 0 0, L_0x1e29680;  alias, 1 drivers
S_0x1e0e400 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e0e190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e0e690_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0e750_0 .net "d", 0 0, L_0x1e29740;  alias, 1 drivers
v0x1e0e810_0 .var "q", 0 0;
v0x1e0e8e0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e0fa40 .scope generate, "bin_counter[4]" "bin_counter[4]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e0fc50 .param/l "i" 0 11 56, +C4<0100>;
S_0x1e0fd10 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e0fa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e29fa0 .functor AND 1, L_0x1e2a480, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2a1d0 .functor AND 1, L_0x1e2a390, v0x1e10630_0, C4<1>, C4<1>;
L_0x1e2a260 .functor AND 1, L_0x1e2a080, L_0x1e2a5f0, C4<1>, C4<1>;
L_0x1e2a2d0 .functor OR 1, L_0x1e2a1d0, L_0x1e2a260, C4<0>, C4<0>;
v0x1e10d60_0 .net "a", 0 0, L_0x1e2a390;  1 drivers
v0x1e10e40_0 .net "a_o", 0 0, L_0x1e2a1d0;  1 drivers
v0x1e10f00_0 .net "and_t", 0 0, L_0x1e29fa0;  1 drivers
v0x1e10fd0_0 .net "b", 0 0, L_0x1e2a5f0;  1 drivers
v0x1e11070_0 .net "b_o", 0 0, L_0x1e2a260;  1 drivers
v0x1e11160_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e11200_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e11330_0 .net "q", 0 0, v0x1e10630_0;  1 drivers
v0x1e113d0_0 .net "q_b", 0 0, L_0x1e2a080;  1 drivers
v0x1e11500_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e115a0_0 .net "t", 0 0, L_0x1e2a480;  1 drivers
v0x1e11640_0 .net "t_o", 0 0, L_0x1e2a2d0;  1 drivers
S_0x1e0ffe0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e0fd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2a010 .functor XOR 1, v0x1e10630_0, L_0x1e29fa0, C4<0>, C4<0>;
L_0x1e2a080 .functor NOT 1, v0x1e10630_0, C4<0>, C4<0>, C4<0>;
v0x1e10850_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e10910_0 .net "d", 0 0, L_0x1e2a010;  1 drivers
v0x1e109d0_0 .net "q", 0 0, v0x1e10630_0;  alias, 1 drivers
v0x1e10ad0_0 .net "q_b", 0 0, L_0x1e2a080;  alias, 1 drivers
v0x1e10b70_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e10c60_0 .net "t", 0 0, L_0x1e29fa0;  alias, 1 drivers
S_0x1e10250 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e0ffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e104b0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e10570_0 .net "d", 0 0, L_0x1e2a010;  alias, 1 drivers
v0x1e10630_0 .var "q", 0 0;
v0x1e10700_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e118a0 .scope generate, "bin_counter[5]" "bin_counter[5]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e11a60 .param/l "i" 0 11 56, +C4<0101>;
S_0x1e11b20 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e118a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e29f30 .functor AND 1, L_0x1e2ac80, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2a940 .functor AND 1, L_0x1e2ab00, v0x1e125c0_0, C4<1>, C4<1>;
L_0x1e2a9d0 .functor AND 1, L_0x1e2a7f0, L_0x1e2ad70, C4<1>, C4<1>;
L_0x1e2aa40 .functor OR 1, L_0x1e2a940, L_0x1e2a9d0, C4<0>, C4<0>;
v0x1e12ca0_0 .net "a", 0 0, L_0x1e2ab00;  1 drivers
v0x1e12d80_0 .net "a_o", 0 0, L_0x1e2a940;  1 drivers
v0x1e12e40_0 .net "and_t", 0 0, L_0x1e29f30;  1 drivers
v0x1e12f10_0 .net "b", 0 0, L_0x1e2ad70;  1 drivers
v0x1e12fb0_0 .net "b_o", 0 0, L_0x1e2a9d0;  1 drivers
v0x1e130a0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e13140_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e131e0_0 .net "q", 0 0, v0x1e125c0_0;  1 drivers
v0x1e132d0_0 .net "q_b", 0 0, L_0x1e2a7f0;  1 drivers
v0x1e13400_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e134a0_0 .net "t", 0 0, L_0x1e2ac80;  1 drivers
v0x1e13540_0 .net "t_o", 0 0, L_0x1e2aa40;  1 drivers
S_0x1e11df0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e11b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2a730 .functor XOR 1, v0x1e125c0_0, L_0x1e29f30, C4<0>, C4<0>;
L_0x1e2a7f0 .functor NOT 1, v0x1e125c0_0, C4<0>, C4<0>, C4<0>;
v0x1e12790_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e12850_0 .net "d", 0 0, L_0x1e2a730;  1 drivers
v0x1e12910_0 .net "q", 0 0, v0x1e125c0_0;  alias, 1 drivers
v0x1e12a10_0 .net "q_b", 0 0, L_0x1e2a7f0;  alias, 1 drivers
v0x1e12ab0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e12ba0_0 .net "t", 0 0, L_0x1e29f30;  alias, 1 drivers
S_0x1e12060 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e11df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e122f0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e0cc10_0 .net "d", 0 0, L_0x1e2a730;  alias, 1 drivers
v0x1e125c0_0 .var "q", 0 0;
v0x1e12660_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e137a0 .scope generate, "bin_counter[6]" "bin_counter[6]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e13960 .param/l "i" 0 11 56, +C4<0110>;
S_0x1e13a20 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e137a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e2abf0 .functor AND 1, L_0x1e2b3f0, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2b160 .functor AND 1, L_0x1e2b300, v0x1e14370_0, C4<1>, C4<1>;
L_0x1e2b1d0 .functor AND 1, L_0x1e2b010, L_0x1e2ae60, C4<1>, C4<1>;
L_0x1e2b240 .functor OR 1, L_0x1e2b160, L_0x1e2b1d0, C4<0>, C4<0>;
v0x1e0acd0_0 .net "a", 0 0, L_0x1e2b300;  1 drivers
v0x1e14db0_0 .net "a_o", 0 0, L_0x1e2b160;  1 drivers
v0x1e14e50_0 .net "and_t", 0 0, L_0x1e2abf0;  1 drivers
v0x1e14ef0_0 .net "b", 0 0, L_0x1e2ae60;  1 drivers
v0x1e14f90_0 .net "b_o", 0 0, L_0x1e2b1d0;  1 drivers
v0x1e15080_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e15120_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e151c0_0 .net "q", 0 0, v0x1e14370_0;  1 drivers
v0x1e152b0_0 .net "q_b", 0 0, L_0x1e2b010;  1 drivers
v0x1e153e0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e15480_0 .net "t", 0 0, L_0x1e2b3f0;  1 drivers
v0x1e15520_0 .net "t_o", 0 0, L_0x1e2b240;  1 drivers
S_0x1e13cf0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e13a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2af50 .functor XOR 1, v0x1e14370_0, L_0x1e2abf0, C4<0>, C4<0>;
L_0x1e2b010 .functor NOT 1, v0x1e14370_0, C4<0>, C4<0>, C4<0>;
v0x1e14590_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e14650_0 .net "d", 0 0, L_0x1e2af50;  1 drivers
v0x1e14710_0 .net "q", 0 0, v0x1e14370_0;  alias, 1 drivers
v0x1e14810_0 .net "q_b", 0 0, L_0x1e2b010;  alias, 1 drivers
v0x1e148b0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e0abd0_0 .net "t", 0 0, L_0x1e2abf0;  alias, 1 drivers
S_0x1e13f60 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e13cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e141f0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e142b0_0 .net "d", 0 0, L_0x1e2af50;  alias, 1 drivers
v0x1e14370_0 .var "q", 0 0;
v0x1e14440_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e15760 .scope generate, "bin_counter[7]" "bin_counter[7]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e15920 .param/l "i" 0 11 56, +C4<0111>;
S_0x1e159e0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e15760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e2b5e0 .functor AND 1, L_0x1e2b4e0, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2b8b0 .functor AND 1, L_0x1e2ba70, v0x1e16330_0, C4<1>, C4<1>;
L_0x1e2b940 .functor AND 1, L_0x1e2b760, L_0x1e2be40, C4<1>, C4<1>;
L_0x1e2b9b0 .functor OR 1, L_0x1e2b8b0, L_0x1e2b940, C4<0>, C4<0>;
v0x1e16a60_0 .net "a", 0 0, L_0x1e2ba70;  1 drivers
v0x1e16b40_0 .net "a_o", 0 0, L_0x1e2b8b0;  1 drivers
v0x1e16c00_0 .net "and_t", 0 0, L_0x1e2b5e0;  1 drivers
v0x1e16cd0_0 .net "b", 0 0, L_0x1e2be40;  1 drivers
v0x1e16d70_0 .net "b_o", 0 0, L_0x1e2b940;  1 drivers
v0x1e16e60_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e16f00_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e16fa0_0 .net "q", 0 0, v0x1e16330_0;  1 drivers
v0x1e17090_0 .net "q_b", 0 0, L_0x1e2b760;  1 drivers
v0x1e171c0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e17260_0 .net "t", 0 0, L_0x1e2b4e0;  1 drivers
v0x1e17300_0 .net "t_o", 0 0, L_0x1e2b9b0;  1 drivers
S_0x1e15cb0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e159e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2b6a0 .functor XOR 1, v0x1e16330_0, L_0x1e2b5e0, C4<0>, C4<0>;
L_0x1e2b760 .functor NOT 1, v0x1e16330_0, C4<0>, C4<0>, C4<0>;
v0x1e16550_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e16610_0 .net "d", 0 0, L_0x1e2b6a0;  1 drivers
v0x1e166d0_0 .net "q", 0 0, v0x1e16330_0;  alias, 1 drivers
v0x1e167d0_0 .net "q_b", 0 0, L_0x1e2b760;  alias, 1 drivers
v0x1e16870_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e16960_0 .net "t", 0 0, L_0x1e2b5e0;  alias, 1 drivers
S_0x1e15f20 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e15cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e161b0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e16270_0 .net "d", 0 0, L_0x1e2b6a0;  alias, 1 drivers
v0x1e16330_0 .var "q", 0 0;
v0x1e16400_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e17560 .scope generate, "bin_counter[8]" "bin_counter[8]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e0fc00 .param/l "i" 0 11 56, +C4<01000>;
S_0x1e17820 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e17560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e29ea0 .functor AND 1, L_0x1e2c4f0, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2c260 .functor AND 1, L_0x1e2c400, v0x1e18170_0, C4<1>, C4<1>;
L_0x1e2c2d0 .functor AND 1, L_0x1e2c110, L_0x1e2bff0, C4<1>, C4<1>;
L_0x1e2c340 .functor OR 1, L_0x1e2c260, L_0x1e2c2d0, C4<0>, C4<0>;
v0x1e188a0_0 .net "a", 0 0, L_0x1e2c400;  1 drivers
v0x1e18980_0 .net "a_o", 0 0, L_0x1e2c260;  1 drivers
v0x1e18a40_0 .net "and_t", 0 0, L_0x1e29ea0;  1 drivers
v0x1e18b10_0 .net "b", 0 0, L_0x1e2bff0;  1 drivers
v0x1e18bb0_0 .net "b_o", 0 0, L_0x1e2c2d0;  1 drivers
v0x1e18ca0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e18d40_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e18ef0_0 .net "q", 0 0, v0x1e18170_0;  1 drivers
v0x1e18f90_0 .net "q_b", 0 0, L_0x1e2c110;  1 drivers
v0x1e190c0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e19160_0 .net "t", 0 0, L_0x1e2c4f0;  1 drivers
v0x1e19200_0 .net "t_o", 0 0, L_0x1e2c340;  1 drivers
S_0x1e17af0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e17820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2bcc0 .functor XOR 1, v0x1e18170_0, L_0x1e29ea0, C4<0>, C4<0>;
L_0x1e2c110 .functor NOT 1, v0x1e18170_0, C4<0>, C4<0>, C4<0>;
v0x1e18390_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e18450_0 .net "d", 0 0, L_0x1e2bcc0;  1 drivers
v0x1e18510_0 .net "q", 0 0, v0x1e18170_0;  alias, 1 drivers
v0x1e18610_0 .net "q_b", 0 0, L_0x1e2c110;  alias, 1 drivers
v0x1e186b0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e187a0_0 .net "t", 0 0, L_0x1e29ea0;  alias, 1 drivers
S_0x1e17d60 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e17af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e17ff0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e180b0_0 .net "d", 0 0, L_0x1e2bcc0;  alias, 1 drivers
v0x1e18170_0 .var "q", 0 0;
v0x1e18240_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e19420 .scope generate, "bin_counter[9]" "bin_counter[9]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e195e0 .param/l "i" 0 11 56, +C4<01001>;
S_0x1e196a0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e19420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e2c710 .functor AND 1, L_0x1e2c5e0, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2c9e0 .functor AND 1, L_0x1e2cb80, v0x1e19ff0_0, C4<1>, C4<1>;
L_0x1e2ca50 .functor AND 1, L_0x1e2c890, L_0x1e2cdb0, C4<1>, C4<1>;
L_0x1e2cac0 .functor OR 1, L_0x1e2c9e0, L_0x1e2ca50, C4<0>, C4<0>;
v0x1e1a720_0 .net "a", 0 0, L_0x1e2cb80;  1 drivers
v0x1e1a800_0 .net "a_o", 0 0, L_0x1e2c9e0;  1 drivers
v0x1e1a8c0_0 .net "and_t", 0 0, L_0x1e2c710;  1 drivers
v0x1e1a990_0 .net "b", 0 0, L_0x1e2cdb0;  1 drivers
v0x1e1aa30_0 .net "b_o", 0 0, L_0x1e2ca50;  1 drivers
v0x1e1ab20_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1abc0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e1ac60_0 .net "q", 0 0, v0x1e19ff0_0;  1 drivers
v0x1e1ad50_0 .net "q_b", 0 0, L_0x1e2c890;  1 drivers
v0x1e1ae80_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e1af20_0 .net "t", 0 0, L_0x1e2c5e0;  1 drivers
v0x1e1afc0_0 .net "t_o", 0 0, L_0x1e2cac0;  1 drivers
S_0x1e19970 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e196a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2c7d0 .functor XOR 1, v0x1e19ff0_0, L_0x1e2c710, C4<0>, C4<0>;
L_0x1e2c890 .functor NOT 1, v0x1e19ff0_0, C4<0>, C4<0>, C4<0>;
v0x1e1a210_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1a2d0_0 .net "d", 0 0, L_0x1e2c7d0;  1 drivers
v0x1e1a390_0 .net "q", 0 0, v0x1e19ff0_0;  alias, 1 drivers
v0x1e1a490_0 .net "q_b", 0 0, L_0x1e2c890;  alias, 1 drivers
v0x1e1a530_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e1a620_0 .net "t", 0 0, L_0x1e2c710;  alias, 1 drivers
S_0x1e19be0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e19970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e19e70_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e19f30_0 .net "d", 0 0, L_0x1e2c7d0;  alias, 1 drivers
v0x1e19ff0_0 .var "q", 0 0;
v0x1e1a0c0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e1b220 .scope generate, "bin_counter[10]" "bin_counter[10]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e1b3e0 .param/l "i" 0 11 56, +C4<01010>;
S_0x1e1b4a0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e1b220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e2cc70 .functor AND 1, L_0x1e2d440, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2d1b0 .functor AND 1, L_0x1e2d350, v0x1e1bdf0_0, C4<1>, C4<1>;
L_0x1e2d220 .functor AND 1, L_0x1e2d060, L_0x1e2cea0, C4<1>, C4<1>;
L_0x1e2d290 .functor OR 1, L_0x1e2d1b0, L_0x1e2d220, C4<0>, C4<0>;
v0x1e1c720_0 .net "a", 0 0, L_0x1e2d350;  1 drivers
v0x1e1c800_0 .net "a_o", 0 0, L_0x1e2d1b0;  1 drivers
v0x1e1c8c0_0 .net "and_t", 0 0, L_0x1e2cc70;  1 drivers
v0x1e1c990_0 .net "b", 0 0, L_0x1e2cea0;  1 drivers
v0x1e1ca30_0 .net "b_o", 0 0, L_0x1e2d220;  1 drivers
v0x1e1cb20_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1cbc0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e1cc60_0 .net "q", 0 0, v0x1e1bdf0_0;  1 drivers
v0x1e1cd50_0 .net "q_b", 0 0, L_0x1e2d060;  1 drivers
v0x1e1ce80_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e1cf20_0 .net "t", 0 0, L_0x1e2d440;  1 drivers
v0x1e1cfc0_0 .net "t_o", 0 0, L_0x1e2d290;  1 drivers
S_0x1e1b770 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e1b4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2cfa0 .functor XOR 1, v0x1e1bdf0_0, L_0x1e2cc70, C4<0>, C4<0>;
L_0x1e2d060 .functor NOT 1, v0x1e1bdf0_0, C4<0>, C4<0>, C4<0>;
v0x1e1c010_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e123b0_0 .net "d", 0 0, L_0x1e2cfa0;  1 drivers
v0x1e12470_0 .net "q", 0 0, v0x1e1bdf0_0;  alias, 1 drivers
v0x1e1c4e0_0 .net "q_b", 0 0, L_0x1e2d060;  alias, 1 drivers
v0x1e1c580_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e1c620_0 .net "t", 0 0, L_0x1e2cc70;  alias, 1 drivers
S_0x1e1b9e0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e1b770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e1bc70_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1bd30_0 .net "d", 0 0, L_0x1e2cfa0;  alias, 1 drivers
v0x1e1bdf0_0 .var "q", 0 0;
v0x1e1bec0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e1d220 .scope generate, "bin_counter[11]" "bin_counter[11]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e1d3e0 .param/l "i" 0 11 56, +C4<01011>;
S_0x1e1d4a0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e1d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e2d640 .functor AND 1, L_0x1e2d530, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2d910 .functor AND 1, L_0x1e2dab0, v0x1e1ddf0_0, C4<1>, C4<1>;
L_0x1e2d980 .functor AND 1, L_0x1e2d7c0, L_0x1e2dcc0, C4<1>, C4<1>;
L_0x1e2d9f0 .functor OR 1, L_0x1e2d910, L_0x1e2d980, C4<0>, C4<0>;
v0x1e1e520_0 .net "a", 0 0, L_0x1e2dab0;  1 drivers
v0x1e1e600_0 .net "a_o", 0 0, L_0x1e2d910;  1 drivers
v0x1e1e6c0_0 .net "and_t", 0 0, L_0x1e2d640;  1 drivers
v0x1e1e790_0 .net "b", 0 0, L_0x1e2dcc0;  1 drivers
v0x1e1e830_0 .net "b_o", 0 0, L_0x1e2d980;  1 drivers
v0x1e1e920_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1e9c0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e1ea60_0 .net "q", 0 0, v0x1e1ddf0_0;  1 drivers
v0x1e1eb50_0 .net "q_b", 0 0, L_0x1e2d7c0;  1 drivers
v0x1e1ec80_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e1ed20_0 .net "t", 0 0, L_0x1e2d530;  1 drivers
v0x1e1edc0_0 .net "t_o", 0 0, L_0x1e2d9f0;  1 drivers
S_0x1e1d770 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e1d4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2d700 .functor XOR 1, v0x1e1ddf0_0, L_0x1e2d640, C4<0>, C4<0>;
L_0x1e2d7c0 .functor NOT 1, v0x1e1ddf0_0, C4<0>, C4<0>, C4<0>;
v0x1e1e010_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1e0d0_0 .net "d", 0 0, L_0x1e2d700;  1 drivers
v0x1e1e190_0 .net "q", 0 0, v0x1e1ddf0_0;  alias, 1 drivers
v0x1e1e290_0 .net "q_b", 0 0, L_0x1e2d7c0;  alias, 1 drivers
v0x1e1e330_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e1e420_0 .net "t", 0 0, L_0x1e2d640;  alias, 1 drivers
S_0x1e1d9e0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e1d770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e1dc70_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1dd30_0 .net "d", 0 0, L_0x1e2d700;  alias, 1 drivers
v0x1e1ddf0_0 .var "q", 0 0;
v0x1e1dec0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e1f020 .scope generate, "bin_counter[12]" "bin_counter[12]" 11 56, 11 56 0, S_0x1e07c70;
 .timescale -9 -12;
P_0x1e1f1e0 .param/l "i" 0 11 56, +C4<01100>;
S_0x1e1f2a0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e1f020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e2dba0 .functor AND 1, L_0x1e2e330, v0x1e27b20_0, C4<1>, C4<1>;
L_0x1e2e0a0 .functor AND 1, L_0x1e2e240, v0x1e1fbf0_0, C4<1>, C4<1>;
L_0x1e2e110 .functor AND 1, L_0x1e2df50, L_0x1e2ddb0, C4<1>, C4<1>;
L_0x1e2e180 .functor OR 1, L_0x1e2e0a0, L_0x1e2e110, C4<0>, C4<0>;
v0x1e20320_0 .net "a", 0 0, L_0x1e2e240;  1 drivers
v0x1e20400_0 .net "a_o", 0 0, L_0x1e2e0a0;  1 drivers
v0x1e204c0_0 .net "and_t", 0 0, L_0x1e2dba0;  1 drivers
v0x1e20590_0 .net "b", 0 0, L_0x1e2ddb0;  1 drivers
v0x1e20630_0 .net "b_o", 0 0, L_0x1e2e110;  1 drivers
v0x1e20720_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e207c0_0 .net "en", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e20860_0 .net "q", 0 0, v0x1e1fbf0_0;  1 drivers
v0x1e20950_0 .net "q_b", 0 0, L_0x1e2df50;  1 drivers
v0x1e20a80_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e20b20_0 .net "t", 0 0, L_0x1e2e330;  1 drivers
v0x1e20bc0_0 .net "t_o", 0 0, L_0x1e2e180;  1 drivers
S_0x1e1f570 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e1f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2dee0 .functor XOR 1, v0x1e1fbf0_0, L_0x1e2dba0, C4<0>, C4<0>;
L_0x1e2df50 .functor NOT 1, v0x1e1fbf0_0, C4<0>, C4<0>, C4<0>;
v0x1e1fe10_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1fed0_0 .net "d", 0 0, L_0x1e2dee0;  1 drivers
v0x1e1ff90_0 .net "q", 0 0, v0x1e1fbf0_0;  alias, 1 drivers
v0x1e20090_0 .net "q_b", 0 0, L_0x1e2df50;  alias, 1 drivers
v0x1e20130_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e20220_0 .net "t", 0 0, L_0x1e2dba0;  alias, 1 drivers
S_0x1e1f7e0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e1f570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e1fa70_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e1fb30_0 .net "d", 0 0, L_0x1e2dee0;  alias, 1 drivers
v0x1e1fbf0_0 .var "q", 0 0;
v0x1e1fcc0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e20e20 .scope module, "cc1" "counter_cell_start" 11 54, 11 24 0, S_0x1e07c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /OUTPUT 1 "q"
    .port_info 6 /OUTPUT 1 "a_o"
    .port_info 7 /OUTPUT 1 "b_o"
    .port_info 8 /OUTPUT 1 "t_o"
L_0x1e2e870 .functor AND 1, v0x1e27750_0, v0x1e21710_0, C4<1>, C4<1>;
L_0x1e2e8e0 .functor AND 1, L_0x1e2e720, L_0x1e2e560, C4<1>, C4<1>;
L_0x1e2e950 .functor OR 1, L_0x1e2e870, L_0x1e2e8e0, C4<0>, C4<0>;
v0x1e21e20_0 .net "a", 0 0, v0x1e27750_0;  alias, 1 drivers
v0x1e21f00_0 .net "a_o", 0 0, L_0x1e2e870;  1 drivers
v0x1e21fc0_0 .net "b", 0 0, L_0x1e2e560;  alias, 1 drivers
v0x1e22060_0 .net "b_o", 0 0, L_0x1e2e8e0;  1 drivers
v0x1e22120_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e22210_0 .net "q", 0 0, v0x1e21710_0;  1 drivers
v0x1e22300_0 .net "q_b", 0 0, L_0x1e2e720;  1 drivers
v0x1e223a0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e22440_0 .net "t", 0 0, v0x1e27b20_0;  alias, 1 drivers
v0x1e22570_0 .net "t_o", 0 0, L_0x1e2e950;  1 drivers
S_0x1e210d0 .scope module, "tff1" "asyn_rstb_tff" 11 29, 12 3 0, S_0x1e20e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2e6b0 .functor XOR 1, v0x1e21710_0, v0x1e27b20_0, C4<0>, C4<0>;
L_0x1e2e720 .functor NOT 1, v0x1e21710_0, C4<0>, C4<0>, C4<0>;
v0x1e21930_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e219f0_0 .net "d", 0 0, L_0x1e2e6b0;  1 drivers
v0x1e21ab0_0 .net "q", 0 0, v0x1e21710_0;  alias, 1 drivers
v0x1e21bb0_0 .net "q_b", 0 0, L_0x1e2e720;  alias, 1 drivers
v0x1e21c50_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e21d40_0 .net "t", 0 0, v0x1e27b20_0;  alias, 1 drivers
S_0x1e21300 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e210d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e21590_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e21650_0 .net "d", 0 0, L_0x1e2e6b0;  alias, 1 drivers
v0x1e21710_0 .var "q", 0 0;
v0x1e217e0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e22730 .scope module, "tff_end" "asyn_stb_tff_end" 11 64, 11 16 0, S_0x1e07c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "stb"
    .port_info 3 /OUTPUT 1 "q"
L_0x1e2fa50 .functor XOR 1, v0x1e22d30_0, L_0x1e2f640, C4<0>, C4<0>;
v0x1e22f50_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e23010_0 .net "d", 0 0, L_0x1e2fa50;  1 drivers
v0x1e230d0_0 .net "q", 0 0, v0x1e22d30_0;  1 drivers
v0x1e231d0_0 .net "stb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e23270_0 .net "t", 0 0, L_0x1e2f640;  alias, 1 drivers
S_0x1e22920 .scope module, "dfstp_1" "asyn_stb_dff" 11 19, 11 5 0, S_0x1e22730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "stb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e22bb0_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e22c70_0 .net "d", 0 0, L_0x1e2fa50;  alias, 1 drivers
v0x1e22d30_0 .var "q", 0 0;
v0x1e22e00_0 .net "stb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e23380 .scope module, "tff_second_last" "asyn_rstb_tff" 11 60, 12 3 0, S_0x1e07c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e2eab0 .functor XOR 1, v0x1e239e0_0, L_0x1e2f3a0, C4<0>, C4<0>;
L_0x1e2f2e0 .functor NOT 1, v0x1e239e0_0, C4<0>, C4<0>, C4<0>;
v0x1e23c00_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e23cc0_0 .net "d", 0 0, L_0x1e2eab0;  1 drivers
v0x1e23d80_0 .net "q", 0 0, v0x1e239e0_0;  1 drivers
v0x1e23e80_0 .net "q_b", 0 0, L_0x1e2f2e0;  alias, 1 drivers
v0x1e23f20_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e24010_0 .net "t", 0 0, L_0x1e2f3a0;  1 drivers
S_0x1e235d0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e23380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e23860_0 .net "clk", 0 0, L_0x1e389b0;  alias, 1 drivers
v0x1e23920_0 .net "d", 0 0, L_0x1e2eab0;  alias, 1 drivers
v0x1e239e0_0 .var "q", 0 0;
v0x1e23ab0_0 .net "rstb", 0 0, v0x1e27a80_0;  alias, 1 drivers
S_0x1e260a0 .scope module, "gc_clock" "gray_count" 2 66, 13 4 0, S_0x1d93f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 19 "gray_count"
v0x1e26510_0 .net "clk", 0 0, v0x1e27540_0;  1 drivers
v0x1e265f0_0 .var "gray_count", 18 0;
v0x1e266d0_0 .var/i "i", 31 0;
v0x1e267c0_0 .var/i "j", 31 0;
v0x1e268a0_0 .var/i "k", 31 0;
v0x1e269d0 .array "no_ones_below", -1 18, 0 0;
v0x1e26da0 .array "q", -1 18, 0 0;
v0x1e27170_0 .var "q_msb", 0 0;
v0x1e27230_0 .net "reset", 0 0, v0x1e27a80_0;  alias, 1 drivers
v0x1e269d0_0 .array/port v0x1e269d0, 0;
v0x1e269d0_1 .array/port v0x1e269d0, 1;
v0x1e269d0_2 .array/port v0x1e269d0, 2;
E_0x1e262f0/0 .event edge, v0x1e267c0_0, v0x1e269d0_0, v0x1e269d0_1, v0x1e269d0_2;
v0x1e269d0_3 .array/port v0x1e269d0, 3;
v0x1e269d0_4 .array/port v0x1e269d0, 4;
v0x1e269d0_5 .array/port v0x1e269d0, 5;
v0x1e269d0_6 .array/port v0x1e269d0, 6;
E_0x1e262f0/1 .event edge, v0x1e269d0_3, v0x1e269d0_4, v0x1e269d0_5, v0x1e269d0_6;
v0x1e269d0_7 .array/port v0x1e269d0, 7;
v0x1e269d0_8 .array/port v0x1e269d0, 8;
v0x1e269d0_9 .array/port v0x1e269d0, 9;
v0x1e269d0_10 .array/port v0x1e269d0, 10;
E_0x1e262f0/2 .event edge, v0x1e269d0_7, v0x1e269d0_8, v0x1e269d0_9, v0x1e269d0_10;
v0x1e269d0_11 .array/port v0x1e269d0, 11;
v0x1e269d0_12 .array/port v0x1e269d0, 12;
v0x1e269d0_13 .array/port v0x1e269d0, 13;
v0x1e269d0_14 .array/port v0x1e269d0, 14;
E_0x1e262f0/3 .event edge, v0x1e269d0_11, v0x1e269d0_12, v0x1e269d0_13, v0x1e269d0_14;
v0x1e269d0_15 .array/port v0x1e269d0, 15;
v0x1e269d0_16 .array/port v0x1e269d0, 16;
v0x1e269d0_17 .array/port v0x1e269d0, 17;
v0x1e269d0_18 .array/port v0x1e269d0, 18;
E_0x1e262f0/4 .event edge, v0x1e269d0_15, v0x1e269d0_16, v0x1e269d0_17, v0x1e269d0_18;
v0x1e269d0_19 .array/port v0x1e269d0, 19;
v0x1e26da0_0 .array/port v0x1e26da0, 0;
v0x1e26da0_1 .array/port v0x1e26da0, 1;
v0x1e26da0_2 .array/port v0x1e26da0, 2;
E_0x1e262f0/5 .event edge, v0x1e269d0_19, v0x1e26da0_0, v0x1e26da0_1, v0x1e26da0_2;
v0x1e26da0_3 .array/port v0x1e26da0, 3;
v0x1e26da0_4 .array/port v0x1e26da0, 4;
v0x1e26da0_5 .array/port v0x1e26da0, 5;
v0x1e26da0_6 .array/port v0x1e26da0, 6;
E_0x1e262f0/6 .event edge, v0x1e26da0_3, v0x1e26da0_4, v0x1e26da0_5, v0x1e26da0_6;
v0x1e26da0_7 .array/port v0x1e26da0, 7;
v0x1e26da0_8 .array/port v0x1e26da0, 8;
v0x1e26da0_9 .array/port v0x1e26da0, 9;
v0x1e26da0_10 .array/port v0x1e26da0, 10;
E_0x1e262f0/7 .event edge, v0x1e26da0_7, v0x1e26da0_8, v0x1e26da0_9, v0x1e26da0_10;
v0x1e26da0_11 .array/port v0x1e26da0, 11;
v0x1e26da0_12 .array/port v0x1e26da0, 12;
v0x1e26da0_13 .array/port v0x1e26da0, 13;
v0x1e26da0_14 .array/port v0x1e26da0, 14;
E_0x1e262f0/8 .event edge, v0x1e26da0_11, v0x1e26da0_12, v0x1e26da0_13, v0x1e26da0_14;
v0x1e26da0_15 .array/port v0x1e26da0, 15;
v0x1e26da0_16 .array/port v0x1e26da0, 16;
v0x1e26da0_17 .array/port v0x1e26da0, 17;
v0x1e26da0_18 .array/port v0x1e26da0, 18;
E_0x1e262f0/9 .event edge, v0x1e26da0_15, v0x1e26da0_16, v0x1e26da0_17, v0x1e26da0_18;
v0x1e26da0_19 .array/port v0x1e26da0, 19;
E_0x1e262f0/10 .event edge, v0x1e26da0_19, v0x1e268a0_0;
E_0x1e262f0 .event/or E_0x1e262f0/0, E_0x1e262f0/1, E_0x1e262f0/2, E_0x1e262f0/3, E_0x1e262f0/4, E_0x1e262f0/5, E_0x1e262f0/6, E_0x1e262f0/7, E_0x1e262f0/8, E_0x1e262f0/9, E_0x1e262f0/10;
E_0x1e264b0/0 .event negedge, v0x1e26510_0, v0x1d99af0_0;
E_0x1e264b0/1 .event posedge, v0x1e26510_0;
E_0x1e264b0 .event/or E_0x1e264b0/0, E_0x1e264b0/1;
    .scope S_0x1e260a0;
T_0 ;
    %wait E_0x1e264b0;
    %load/vec4 v0x1e27230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e26da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e266d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1e266d0_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1e266d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e26da0, 0, 4;
    %load/vec4 v0x1e266d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e266d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e26da0, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e26da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e266d0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x1e266d0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x1e266d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1e26da0, 4;
    %load/vec4 v0x1e266d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e26da0, 4;
    %load/vec4 v0x1e266d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e269d0, 4;
    %and;
    %xor;
    %load/vec4 v0x1e266d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e26da0, 0, 4;
    %load/vec4 v0x1e266d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e266d0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e26da0, 4;
    %load/vec4 v0x1e27170_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e269d0, 4;
    %and;
    %xor;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e26da0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1e260a0;
T_1 ;
    %wait E_0x1e262f0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e269d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e267c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1e267c0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1e267c0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e269d0, 4;
    %load/vec4 v0x1e267c0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e26da0, 4;
    %inv;
    %and;
    %load/vec4 v0x1e267c0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e269d0, 0, 4;
    %load/vec4 v0x1e267c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e267c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e26da0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e26da0, 4;
    %or;
    %assign/vec4 v0x1e27170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e268a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1e268a0_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x1e268a0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1e26da0, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1e268a0_0;
    %assign/vec4/off/d v0x1e265f0_0, 4, 5;
    %load/vec4 v0x1e268a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e268a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1e08730;
T_2 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e08c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e08b90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1e08af0_0;
    %assign/vec4 v0x1e08b90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e0a5c0;
T_3 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e0ab30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0aa60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1e0a9a0_0;
    %assign/vec4 v0x1e0aa60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e0c520;
T_4 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e0ca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0c930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e0c870_0;
    %assign/vec4 v0x1e0c930_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e0e400;
T_5 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e0e8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0e810_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e0e750_0;
    %assign/vec4 v0x1e0e810_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e10250;
T_6 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e10700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e10630_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1e10570_0;
    %assign/vec4 v0x1e10630_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e12060;
T_7 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e12660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e125c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e0cc10_0;
    %assign/vec4 v0x1e125c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e13f60;
T_8 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e14440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e14370_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1e142b0_0;
    %assign/vec4 v0x1e14370_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1e15f20;
T_9 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e16400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e16330_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1e16270_0;
    %assign/vec4 v0x1e16330_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1e17d60;
T_10 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e18240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e18170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1e180b0_0;
    %assign/vec4 v0x1e18170_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1e19be0;
T_11 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e1a0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e19ff0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1e19f30_0;
    %assign/vec4 v0x1e19ff0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1e1b9e0;
T_12 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e1bec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1bdf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1e1bd30_0;
    %assign/vec4 v0x1e1bdf0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1e1d9e0;
T_13 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e1dec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1ddf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1e1dd30_0;
    %assign/vec4 v0x1e1ddf0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1e1f7e0;
T_14 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e1fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1fbf0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1e1fb30_0;
    %assign/vec4 v0x1e1fbf0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1e21300;
T_15 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e217e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e21710_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1e21650_0;
    %assign/vec4 v0x1e21710_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1e235d0;
T_16 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e23ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e239e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1e23920_0;
    %assign/vec4 v0x1e239e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1e22920;
T_17 ;
    %wait E_0x1d93750;
    %load/vec4 v0x1e22e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e22d30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1e22c70_0;
    %assign/vec4 v0x1e22d30_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1d79cb0;
T_18 ;
    %wait E_0x1d7a150;
    %load/vec4 v0x1d763c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d79220_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1d79160_0;
    %assign/vec4 v0x1d79220_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1d760a0;
T_19 ;
    %wait E_0x1d759f0;
    %load/vec4 v0x1de5580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de54b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1d75ad0_0;
    %assign/vec4 v0x1de54b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1ddf230;
T_20 ;
    %wait E_0x1d792c0;
    %load/vec4 v0x1ddeb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x1ddeea0_0;
    %store/vec4 v0x1ddeac0_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x1ddef80_0;
    %store/vec4 v0x1ddeac0_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1dd99c0;
T_21 ;
    %wait E_0x1ddbb70;
    %load/vec4 v0x1dd8cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %load/vec4 v0x1dd8850_0;
    %store/vec4 v0x1dd8910_0, 0, 1;
    %jmp T_21.2;
T_21.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1dd8910_0, 0, 1;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1d8fc80;
T_22 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1d8ee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8ede0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1d8f5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1d8fa20_0;
    %assign/vec4 v0x1d8ede0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1db49f0;
T_23 ;
    %wait E_0x1db52b0;
    %load/vec4 v0x1db3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1db31f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1db4080_0;
    %assign/vec4 v0x1db31f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1db2430;
T_24 ;
    %wait E_0x1db64c0;
    %load/vec4 v0x1dafe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dafd30_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1db1ca0_0;
    %assign/vec4 v0x1dafd30_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1dacd90;
T_25 ;
    %wait E_0x1de50f0;
    %load/vec4 v0x1dab440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v0x1dab730_0;
    %store/vec4 v0x1dab3a0_0, 0, 1;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0x1dab810_0;
    %store/vec4 v0x1dab3a0_0, 0, 1;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1dc9720;
T_26 ;
    %wait E_0x1d890f0;
    %load/vec4 v0x1dc3000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v0x1dc30e0_0;
    %store/vec4 v0x1d85770_0, 0, 1;
    %jmp T_26.2;
T_26.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1d85770_0, 0, 1;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1dd4b90;
T_27 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1dd33c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd4290_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1dd41d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1dd5480_0;
    %assign/vec4 v0x1dd4290_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1d93910;
T_28 ;
    %wait E_0x1dea900;
    %load/vec4 v0x1d8c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c2b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1d8c1f0_0;
    %assign/vec4 v0x1d8c2b0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1d887b0;
T_29 ;
    %wait E_0x1d8c480;
    %load/vec4 v0x1d81330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d84ef0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1d84e30_0;
    %assign/vec4 v0x1d84ef0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1d81460;
T_30 ;
    %wait E_0x1deaa70;
    %load/vec4 v0x1da1f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %jmp T_30.2;
T_30.0 ;
    %load/vec4 v0x1da1ce0_0;
    %store/vec4 v0x1da1e80_0, 0, 1;
    %jmp T_30.2;
T_30.1 ;
    %load/vec4 v0x1da1dc0_0;
    %store/vec4 v0x1da1e80_0, 0, 1;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1dc8710;
T_31 ;
    %wait E_0x1db1db0;
    %load/vec4 v0x1dc1f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %load/vec4 v0x1dc1ff0_0;
    %store/vec4 v0x1dc20b0_0, 0, 1;
    %jmp T_31.2;
T_31.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1dc20b0_0, 0, 1;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1da5350;
T_32 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1dd9e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd9d40_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1ddaf80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1de0b10_0;
    %assign/vec4 v0x1dd9d40_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1cd8b60;
T_33 ;
    %wait E_0x1cd8d10;
    %load/vec4 v0x1cea5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cea500_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1cea440_0;
    %assign/vec4 v0x1cea500_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1ccff10;
T_34 ;
    %wait E_0x1cce560;
    %load/vec4 v0x1ceec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cea6e0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1cd0260_0;
    %assign/vec4 v0x1cea6e0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1ce2ae0;
T_35 ;
    %wait E_0x1ce2d20;
    %load/vec4 v0x1ceefc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %jmp T_35.2;
T_35.0 ;
    %load/vec4 v0x1ce2da0_0;
    %store/vec4 v0x1ceef20_0, 0, 1;
    %jmp T_35.2;
T_35.1 ;
    %load/vec4 v0x1dad9a0_0;
    %store/vec4 v0x1ceef20_0, 0, 1;
    %jmp T_35.2;
T_35.2 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1ccc3b0;
T_36 ;
    %wait E_0x1ccd760;
    %load/vec4 v0x1ccd7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %load/vec4 v0x1ccd8a0_0;
    %store/vec4 v0x1ccd960_0, 0, 1;
    %jmp T_36.2;
T_36.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1ccd960_0, 0, 1;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1cc9710;
T_37 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1ccad90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ccacc0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1cc9a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1cc9980_0;
    %assign/vec4 v0x1ccacc0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1defd90;
T_38 ;
    %wait E_0x1df0000;
    %load/vec4 v0x1df02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df0230_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1df0170_0;
    %assign/vec4 v0x1df0230_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1df0400;
T_39 ;
    %wait E_0x1df0670;
    %load/vec4 v0x1df0920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df0850_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1df0790_0;
    %assign/vec4 v0x1df0850_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1df0a50;
T_40 ;
    %wait E_0x1df0c90;
    %load/vec4 v0x1df0f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0x1df0d10_0;
    %store/vec4 v0x1df0eb0_0, 0, 1;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0x1df0df0_0;
    %store/vec4 v0x1df0eb0_0, 0, 1;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1df1610;
T_41 ;
    %wait E_0x1df1830;
    %load/vec4 v0x1df18b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0x1df1990_0;
    %store/vec4 v0x1df1a50_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1df1a50_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1cd2130;
T_42 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1cd2430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf2130_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1ccda90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1cd2370_0;
    %assign/vec4 v0x1cf2130_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1df4170;
T_43 ;
    %wait E_0x1df43e0;
    %load/vec4 v0x1df46b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df4610_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1df4550_0;
    %assign/vec4 v0x1df4610_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1df47e0;
T_44 ;
    %wait E_0x1df4a50;
    %load/vec4 v0x1df4e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcedb0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1df4b70_0;
    %assign/vec4 v0x1dcedb0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1df4f40;
T_45 ;
    %wait E_0x1df5180;
    %load/vec4 v0x1df5470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %load/vec4 v0x1df5200_0;
    %store/vec4 v0x1df53a0_0, 0, 1;
    %jmp T_45.2;
T_45.1 ;
    %load/vec4 v0x1df52e0_0;
    %store/vec4 v0x1df53a0_0, 0, 1;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1df5b00;
T_46 ;
    %wait E_0x1df5d20;
    %load/vec4 v0x1df5da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0x1df5e80_0;
    %store/vec4 v0x1df5f40_0, 0, 1;
    %jmp T_46.2;
T_46.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1df5f40_0, 0, 1;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1df1e30;
T_47 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1df22f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df2220_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1df2160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1df20a0_0;
    %assign/vec4 v0x1df2220_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1df86e0;
T_48 ;
    %wait E_0x1df8950;
    %load/vec4 v0x1df8c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df8b80_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1df8ac0_0;
    %assign/vec4 v0x1df8b80_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1df8d50;
T_49 ;
    %wait E_0x1df8fc0;
    %load/vec4 v0x1df9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df91a0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1df90e0_0;
    %assign/vec4 v0x1df91a0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1df93a0;
T_50 ;
    %wait E_0x1df95e0;
    %load/vec4 v0x1df98d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0x1df9660_0;
    %store/vec4 v0x1df9800_0, 0, 1;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0x1df9740_0;
    %store/vec4 v0x1df9800_0, 0, 1;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1df9f60;
T_51 ;
    %wait E_0x1dfa180;
    %load/vec4 v0x1dfa200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0x1dfa2e0_0;
    %store/vec4 v0x1dfa3a0_0, 0, 1;
    %jmp T_51.2;
T_51.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1dfa3a0_0, 0, 1;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1df6320;
T_52 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1df67e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df6710_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1df6650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x1df6590_0;
    %assign/vec4 v0x1df6710_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1dfcac0;
T_53 ;
    %wait E_0x1dfcd30;
    %load/vec4 v0x1dfd000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dfcf60_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1dfcea0_0;
    %assign/vec4 v0x1dfcf60_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1dfd130;
T_54 ;
    %wait E_0x1dfd3a0;
    %load/vec4 v0x1dfd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dfd580_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1dfd4c0_0;
    %assign/vec4 v0x1dfd580_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1ceed50;
T_55 ;
    %wait E_0x1dfdb70;
    %load/vec4 v0x1dfde60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %jmp T_55.2;
T_55.0 ;
    %load/vec4 v0x1dfdbf0_0;
    %store/vec4 v0x1dfdd90_0, 0, 1;
    %jmp T_55.2;
T_55.1 ;
    %load/vec4 v0x1dfdcd0_0;
    %store/vec4 v0x1dfdd90_0, 0, 1;
    %jmp T_55.2;
T_55.2 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1dfe4f0;
T_56 ;
    %wait E_0x1dfe710;
    %load/vec4 v0x1dfe790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %jmp T_56.2;
T_56.0 ;
    %load/vec4 v0x1dfe870_0;
    %store/vec4 v0x1dfe930_0, 0, 1;
    %jmp T_56.2;
T_56.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1dfe930_0, 0, 1;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1dfa780;
T_57 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1dfac40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dfab70_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x1dfaab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x1dfa9f0_0;
    %assign/vec4 v0x1dfab70_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1e01210;
T_58 ;
    %wait E_0x1e01480;
    %load/vec4 v0x1e01750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e016b0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1e015f0_0;
    %assign/vec4 v0x1e016b0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1e01880;
T_59 ;
    %wait E_0x1e01af0;
    %load/vec4 v0x1e01da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e01cd0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1e01c10_0;
    %assign/vec4 v0x1e01cd0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1e01ed0;
T_60 ;
    %wait E_0x1e02110;
    %load/vec4 v0x1e02400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0x1e02190_0;
    %store/vec4 v0x1e02330_0, 0, 1;
    %jmp T_60.2;
T_60.1 ;
    %load/vec4 v0x1e02270_0;
    %store/vec4 v0x1e02330_0, 0, 1;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1e02a90;
T_61 ;
    %wait E_0x1e02cb0;
    %load/vec4 v0x1e02d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %jmp T_61.2;
T_61.0 ;
    %load/vec4 v0x1e02e10_0;
    %store/vec4 v0x1e02ed0_0, 0, 1;
    %jmp T_61.2;
T_61.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e02ed0_0, 0, 1;
    %jmp T_61.2;
T_61.2 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1dfed50;
T_62 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1dff440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dff290_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x1cdd6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x1dfefc0_0;
    %assign/vec4 v0x1dff290_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1e055f0;
T_63 ;
    %wait E_0x1e05860;
    %load/vec4 v0x1e05b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e05a90_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1e059d0_0;
    %assign/vec4 v0x1e05a90_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1e05c60;
T_64 ;
    %wait E_0x1e05ed0;
    %load/vec4 v0x1e06180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e060b0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x1e05ff0_0;
    %assign/vec4 v0x1e060b0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1e062b0;
T_65 ;
    %wait E_0x1e064f0;
    %load/vec4 v0x1e067e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %load/vec4 v0x1e06570_0;
    %store/vec4 v0x1e06710_0, 0, 1;
    %jmp T_65.2;
T_65.1 ;
    %load/vec4 v0x1e06650_0;
    %store/vec4 v0x1e06710_0, 0, 1;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1e06e70;
T_66 ;
    %wait E_0x1e07090;
    %load/vec4 v0x1e07110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %jmp T_66.2;
T_66.0 ;
    %load/vec4 v0x1e071f0_0;
    %store/vec4 v0x1e072b0_0, 0, 1;
    %jmp T_66.2;
T_66.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e072b0_0, 0, 1;
    %jmp T_66.2;
T_66.2 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1e032b0;
T_67 ;
    %wait E_0x1d93790;
    %load/vec4 v0x1e03770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e036a0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x1e035e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x1e03520_0;
    %assign/vec4 v0x1e036a0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1d8c5b0;
T_68 ;
    %wait E_0x1d9c260;
    %load/vec4 v0x1d99af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d9a380_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x1d9a2c0_0;
    %assign/vec4 v0x1d9a380_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1d93f50;
T_69 ;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x1e27610_0;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x1e27480_0;
    %pushi/real 1677721600, 4074; load=400.000
    %store/real v0x1e277f0_0;
    %end;
    .thread T_69;
    .scope S_0x1d93f50;
T_70 ;
    %vpi_call 2 86 "$dumpfile", "fb.vcd" {0 0 0};
    %vpi_call 2 87 "$dumpvars" {0 0 0};
    %end;
    .thread T_70;
    .scope S_0x1d93f50;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e27540_0, 0, 1;
T_71.0 ;
    %load/real v0x1e27610_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1e27540_0;
    %inv;
    %store/vec4 v0x1e27540_0, 0, 1;
    %jmp T_71.0;
    %end;
    .thread T_71;
    .scope S_0x1d93f50;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e276b0_0, 0, 1;
T_72.0 ;
    %load/real v0x1e27480_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1e276b0_0;
    %inv;
    %store/vec4 v0x1e276b0_0, 0, 1;
    %jmp T_72.0;
    %end;
    .thread T_72;
    .scope S_0x1d93f50;
T_73 ;
    %wait E_0x1d9ca90;
    %load/vec4 v0x1e27a80_0;
    %load/vec4 v0x1e276b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e27750_0, 0;
    %load/real v0x1e277f0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1e27750_0;
    %inv;
    %store/vec4 v0x1e27750_0, 0, 1;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x1e27750_0;
    %assign/vec4 v0x1e27750_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x1d93f50;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e27a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e27b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e27bc0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e27a80_0, 0, 1;
    %delay 2181834704, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e27b20_0, 0, 1;
    %pushi/vec4 2048, 0, 32;
T_74.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_74.1, 5;
    %jmp/1 T_74.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da1b60;
    %jmp T_74.0;
T_74.1 ;
    %pop/vec4 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e27b20_0, 0, 1;
    %pushi/vec4 34000, 0, 32;
T_74.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_74.3, 5;
    %jmp/1 T_74.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d88d20;
    %jmp T_74.2;
T_74.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e27a80_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_74.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_74.5, 5;
    %jmp/1 T_74.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d88d20;
    %jmp T_74.4;
T_74.5 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e27a80_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_74;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "fb.v";
    "././../cclk/cclk_gen.v";
    "./asyn_rstb_dff.v";
    "./edge_ff_n.v";
    "./buffer.v";
    "./asyn_rst_dff.v";
    "./asyn_rst_dff_n.v";
    "./mux_2_1.v";
    "./tbuf.v";
    "./u_d_bin_counter.v";
    "./asyn_rstb_tff.v";
    "./gray_count.v";
