# HG changeset patch
# Parent ba1ad585a79df0d66de6a60b91599eb5d272cccb

diff --git a/arch/mips/include/asm/mipsmtregs.h b/arch/mips/include/asm/mipsmtregs.h
--- a/arch/mips/include/asm/mipsmtregs.h
+++ b/arch/mips/include/asm/mipsmtregs.h
@@ -31,6 +31,9 @@
 #define read_c0_vpeconf1()		__read_32bit_c0_register($1, 3)
 #define write_c0_vpeconf1(val)		__write_32bit_c0_register($1, 3, val)
 
+#define read_c0_yqmask()	        __read_32bit_c0_register($1,4)
+#define write_c0_yqmask(x)	        __write_32bit_c0_register($1,4,x)
+
 #define read_c0_vpeschedule()          __read_32bit_c0_register($1, 5)
 #define write_c0_vpeschedule(val)      __write_32bit_c0_register($1, 5, val)
 
@@ -403,6 +406,19 @@ do {									\
 	ehb();								\
 } while (0)
 
+#define mips_mt_yield(yq)					\
+({								\
+	unsigned int __yq = (yq);				\
+	unsigned int __res;					\
+	__asm__ __volatile__(					\
+	".set  mips32r2\n"					\
+	".set  mt\n"						\
+	"yield %0,%z1\n"					\
+	: "=d" (__res)						\
+	: "dJ" (__yq));						\
+								\
+	__res;							\
+})
 
 /* you *must* set the target tc (settc) before trying to use these */
 #define read_vpe_c0_vpecontrol()	mftc0(1, 1)
