[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Merging the following extra LEFs: /openLANE_flow/designs/picorv32a_ankit/src/sky130_vsdinv.lef
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 1
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 2
[INFO]: Synthesis was successful
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 3
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 4
[INFO]: Core area width: 574.54
[INFO]: Core area height: 573.92
[INFO]: Changing layout from 0 to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/4-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 5
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/4-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/5-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 6
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/5-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 7
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/7-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/7-replace.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/7-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 8
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 9
[INFO]: Running Detailed Placement...
[INFO]: current step index: 10
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_opendp.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/placement/10-opendp.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for picorv32a_ankit/01-10_17-46 in 0h6m52s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: picorv32a_ankit
Run Directory: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/lvs/picorv32a_ankit.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/reports/final_summary_report.csv
[ERROR]: Flow Failed.
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Current DEF: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/7-resizer.def.
[INFO]: Use 'set_def file_name.def' if you'd like to change it.
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 11
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 12
[INFO]: Core area width: 574.54
[INFO]: Core area height: 573.92
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/7-resizer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/12-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 13
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/12-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/13-ioPlacer.def
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Current DEF: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/13-ioPlacer.def.
[INFO]: Use 'set_def file_name.def' if you'd like to change it.
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 14
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 15
[INFO]: Core area width: 655.5
[INFO]: Core area height: 655.52
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/13-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/15-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 16
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/15-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/16-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 17
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/16-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 18
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/18-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/18-replace.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/18-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 19
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 20
[INFO]: Running Detailed Placement...
[INFO]: current step index: 21
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_opendp.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/placement/21-opendp.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Current DEF: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/18-resizer.def.
[INFO]: Use 'set_def file_name.def' if you'd like to change it.
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 22
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 23
[INFO]: Core area width: 655.5
[INFO]: Core area height: 655.52
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/18-resizer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/23-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 24
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/23-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/24-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 25
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/24-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 26
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/26-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/26-replace.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/26-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 27
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 28
[INFO]: Running Detailed Placement...
[INFO]: current step index: 29
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_opendp.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/placement/29-opendp.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 30
[INFO]: Core area width: 655.5
[INFO]: Core area height: 655.52
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/26-resizer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/30-verilog2def_openroad.def
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Current DEF: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/30-verilog2def_openroad.def.
[INFO]: Use 'set_def file_name.def' if you'd like to change it.
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 31
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 32
[INFO]: Core area width: 732.78
[INFO]: Core area height: 731.68
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/30-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/32-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 33
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/32-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/33-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 34
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/33-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 35
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/35-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/35-replace.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/35-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 36
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 37
[INFO]: Running Detailed Placement...
[INFO]: current step index: 38
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/35-resizer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 39
[INFO]: Screenshot taken.
[INFO]: Running TritonCTS...
[INFO]: current step index: 40
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/cts/picorv32a_ankit.cts.def
[INFO]: Writing Verilog...
[INFO]: current step index: 41
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_cts.v
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 42
[INFO]: Screenshot taken.
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 1
[INFO]: Synthesis was successful
[INFO]: Running TritonCTS...
[INFO]: current step index: 2
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_cts.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/cts/2-cts.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for picorv32a_ankit/01-10_18-51 in 0h0m26s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: picorv32a_ankit
Run Directory: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/lvs/picorv32a_ankit.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/reports/final_summary_report.csv
[ERROR]: Flow Failed.
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 3
[INFO]: Core area width: 732.78
[INFO]: Core area height: 731.68
[INFO]: Changing layout from 0 to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/3-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 4
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/3-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/4-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 5
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/4-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 6
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/6-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/6-replace.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/6-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 7
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 8
[INFO]: Running Detailed Placement...
[INFO]: current step index: 9
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/6-resizer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 10
[INFO]: Screenshot taken.
[INFO]: Running TritonCTS...
[INFO]: current step index: 11
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/cts/picorv32a_ankit.cts.def
[INFO]: Writing Verilog...
[INFO]: current step index: 12
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_cts.v
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 13
[INFO]: Screenshot taken.
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 1
[INFO]: Synthesis was successful
[INFO]: Generating PDN...
[INFO]: current step index: 2
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_pdn.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/floorplan/2-pdn.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for picorv32a_ankit/01-10_19-37 in 0h52m48s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: picorv32a_ankit
Run Directory: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/lvs/picorv32a_ankit.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/reports/final_summary_report.csv
[ERROR]: Flow Failed.
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 3
[INFO]: Synthesis was successful
[INFO]: Generating PDN...
[INFO]: current step index: 4
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_pdn.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/floorplan/4-pdn.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 5
[INFO]: Synthesis was successful
[INFO]: Generating PDN...
[INFO]: current step index: 6
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_pdn.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/floorplan/6-pdn.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 7
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 8
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_floorplan.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/floorplan/8-verilog2def.openroad.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[WARNING]: A run for picorv32a_ankit with tag 'run_cts' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where 'run_cts' left off
[INFO]: Current run directory is /openLANE_flow/designs/picorv32a_ankit/runs/run_cts
[INFO]: Sourcing /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 9
[INFO]: Synthesis was successful
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 10
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_floorplan.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/floorplan/10-verilog2def.openroad.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 11
[INFO]: Core area width: 732.78
[INFO]: Core area height: 731.68
[INFO]: Changing layout from 0 to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/11-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 12
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_ioplacer.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/floorplan/12-ioPlacer.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Running IO Placement...
[INFO]: current step index: 13
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/11-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/13-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 14
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/13-ioPlacer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 15
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/floorplan/picorv32a_ankit.floorplan.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/15-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/15-replace.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/15-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 16
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 17
[INFO]: Running Detailed Placement...
[INFO]: current step index: 18
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/placement/15-resizer.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 19
[INFO]: Screenshot taken.
[INFO]: Running TritonCTS...
[INFO]: current step index: 20
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/placement/picorv32a_ankit.placement.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/cts/picorv32a_ankit.cts.def
[INFO]: Writing Verilog...
[INFO]: current step index: 21
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_optimized.v to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/synthesis/picorv32a_ankit.synthesis_cts.v
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 22
[INFO]: Screenshot taken.
[INFO]: Generating PDN...
[INFO]: current step index: 23
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/results/cts/picorv32a_ankit.cts.def to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/tmp/floorplan/23-pdn.def
[INFO]: Routing...
[INFO]: Running Global Routing...
[INFO]: current step index: 24
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_groute.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/logs/routing/24-fastroute.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a_ankit/runs/run_cts/error.log
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a_ankit/config.tcl
