verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/ec67/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/f805/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/30ef" \
"../../../bd/jtag_axi_test/ip/jtag_axi_test_zynq_ultra_ps_e_0_0/sim/jtag_axi_test_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/sim/jtag_axi_test_jtag_axi_0_0.v" \
"../../../bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/sim/jtag_axi_test_seeg_top_0_0.v" \
"../../../bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.v" \
"../../../bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/sim/jtag_axi_test_ila_0_0.v" \
"../../../bd/jtag_axi_test/sim/jtag_axi_test.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
