
G3U_Testes_SpW_8_Canais.elf:     file format elf32-littlenios2
G3U_Testes_SpW_8_Canais.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0001cab8 memsz 0x0001d08c flags rwx
    LOAD off    0x0001e000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0001e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000195b4  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001724  811197f8  811197f8  0001a7f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001bbc  8111af1c  8111af1c  0001bf1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000005d4  8111cad8  8111cad8  0001dad8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8111d0ac  8111d0ac  0001e000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  81200800  81200800  0001e000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  0001e000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000011c0  00000000  00000000  0001e028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002b517  00000000  00000000  0001f1e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b02f  00000000  00000000  0004a6ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e7b1  00000000  00000000  0005572e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003938  00000000  00000000  00063ee0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005fd7  00000000  00000000  00067818  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000192ee  00000000  00000000  0006d7ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  00086ae0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001ab0  00000000  00000000  00086b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008da91  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  0008da94  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008daa0  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008daa1  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008daa2  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008daa6  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008daaa  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  0008daae  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  0008dab9  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  0008dac4  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  0008dacf  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000058  00000000  00000000  0008dae0  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     00267e83  00000000  00000000  0008db38  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
811197f8 l    d  .rodata	00000000 .rodata
8111af1c l    d  .rwdata	00000000 .rwdata
8111cad8 l    d  .bss	00000000 .bss
8111d0ac l    d  .onchip_memory	00000000 .onchip_memory
81200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../G3U_Testes_SpW_8_Canais_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 spwc.c
00000000 l    df *ABS*	00000000 tran.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 pgen.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8111ab2a l     O .rodata	00000010 zeroes.4404
8110a3f8 l     F .text	000000bc __sbprintf
8111ab3a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8110a608 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8110c138 l     F .text	00000008 __fp_unlock
8110c14c l     F .text	0000019c __sinit.part.1
8110c2e8 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
8111af1c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
8111b360 l     O .rwdata	00000020 lc_ctype_charset
8111b340 l     O .rwdata	00000020 lc_message_charset
8111b380 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8111ab6c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8110f704 l     F .text	000000fc __sprint_r.part.0
8111aca0 l     O .rodata	00000010 blanks.4348
8111ac90 l     O .rodata	00000010 zeroes.4349
81110c90 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
811141d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
811142fc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
81114328 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
81114414 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
811144f4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
811146c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8111cab8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
81114ae8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81114c1c l     F .text	00000034 alt_dev_reg
8111b968 l     O .rwdata	00001060 jtag_uart_0
8111c9c8 l     O .rwdata	00000030 sgdma_rx
8111c9f8 l     O .rwdata	00000030 sgdma_tx
8111ca28 l     O .rwdata	00000060 dma_DDR_M
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
81114f68 l     F .text	0000020c altera_avalon_jtag_uart_irq
81115174 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
811157ac l     F .text	0000003c alt_get_errno
811163dc l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81116540 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_msgdma.c
81116634 l     F .text	0000003c alt_get_errno
81116670 l     F .text	00000094 alt_msgdma_write_standard_descriptor
81116704 l     F .text	0000012c alt_msgdma_write_extended_descriptor
81116830 l     F .text	00000184 alt_msgdma_irq
811169b4 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
81116a40 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
81116b94 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
81116e64 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
811174ac l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
81117550 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8111872c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
81118bfc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
81118d3c l     F .text	0000003c alt_get_errno
81118d78 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8111cb80 g     O .bss	00000004 alt_instruction_exception_handler
811183c0 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
81108060 g     F .text	00000018 putchar
811013fc g     F .text	00000128 SPWC_WRITE_REG32
8110ebe0 g     F .text	00000074 _mprec_log10
81102410 g     F .text	00000128 TRAN_READ_REG32
811003d4 g     F .text	00000100 I2C_Read
8110eccc g     F .text	0000008c __any_on
81111384 g     F .text	00000054 _isatty_r
8111ab78 g     O .rodata	00000028 __mprec_tinytens
81114604 g     F .text	0000007c alt_main
81108078 g     F .text	000000c0 _puts_r
8111cafc g     O .bss	00000004 ul_spwc_c_spacewire_link_control_status_register_value
8111cfac g     O .bss	00000100 alt_irq
8111cb34 g     O .bss	00000004 ul_tran_d_interface_control_status_register_value
811113d8 g     F .text	00000060 _lseek_r
8111cb14 g     O .bss	00000004 ul_spwc_f_spacewire_link_control_status_register_value
81113478 g     F .text	00000088 .hidden __eqdf2
81104414 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_FULL
81103970 g     F .text	00000398 DDR2_MEMORY_READ_TEST
811013b8 g     F .text	00000044 SSDP_UPDATE
8111728c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8111cae8 g     O .bss	00000004 ul_spwc_a_interface_control_status_register_value
8111d0ac g       *ABS*	00000000 __alt_heap_start
8111cae4 g     O .bss	00000001 SspdConfigControl
8110801c g     F .text	0000003c printf
8111590c g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
81111498 g     F .text	0000009c _wcrtomb_r
8110f5c4 g     F .text	0000005c __sseek
8110c488 g     F .text	00000010 __sinit
81110d4c g     F .text	00000140 __swbuf_r
8110cf50 g     F .text	0000007c _setlocale_r
8111cae0 g     O .bss	00000004 LedsPainelControl
8110c2f0 g     F .text	00000068 __sfmoreglue
811146a4 g     F .text	00000024 __malloc_unlock
811046e8 g     F .text	0000020c DMA_MULTIPLE_TRANSFER
81106a20 g     F .text	00000440 .hidden __divsf3
81102604 g     F .text	000001f4 v_Transparent_Interface_Enable_Control
8111cb30 g     O .bss	00000004 ul_tran_c_interface_control_status_register_value
81116024 g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
81101dd4 g     F .text	00000058 ul_SpaceWire_Interface_Interrupts_Flags_Read
8110dad8 g     F .text	0000015c memmove
811022e8 g     F .text	00000128 TRAN_WRITE_REG32
8110c470 g     F .text	00000018 _cleanup
8110dd5c g     F .text	000000a8 _Balloc
811171dc g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
8110449c g     F .text	000000a0 DMA_DISPATCHER_STOP
81113500 g     F .text	000000dc .hidden __gtdf2
811191f8 g     F .text	00000024 altera_nios2_gen2_irq_init
81100730 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
81104dfc g     F .text	000000f0 TEMP_Read
81115b74 g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
81111328 g     F .text	0000005c _fstat_r
8111cb64 g     O .bss	00000004 errno
8110f540 g     F .text	00000008 __seofread
8111cb6c g     O .bss	00000004 alt_argv
81124a88 g       *ABS*	00000000 _gp
81114ab8 g     F .text	00000030 usleep
81102244 g     F .text	0000005c v_SpaceWire_Interface_Send_TimeCode
81102194 g     F .text	00000058 ul_SpaceWire_Interface_Link_Error_Read
81117cfc g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8111b7e8 g     O .rwdata	00000180 alt_fd_list
81108058 g     F .text	00000008 _putchar_r
811188cc g     F .text	00000090 alt_find_dev
81107ea4 g     F .text	00000148 memcpy
811021ec g     F .text	00000058 ul_SpaceWire_Interface_Link_Status_Read
8110c140 g     F .text	0000000c _cleanup_r
8111404c g     F .text	000000dc .hidden __floatsidf
8111cb40 g     O .bss	00000004 ul_tran_g_interface_control_status_register_value
81118cc0 g     F .text	0000007c alt_io_redirect
811135dc g     F .text	000000f4 .hidden __ltdf2
811197f8 g       *ABS*	00000000 __DTOR_END__
8111811c g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
811183fc g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8111836c g     F .text	00000054 alt_msgdma_register_callback
8111cb20 g     O .bss	00000004 ul_spwc_h_interface_control_status_register_value
81108138 g     F .text	00000014 puts
811193c8 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8110f424 g     F .text	00000074 __fpclassifyd
8111cb24 g     O .bss	00000004 ul_spwc_h_spacewire_link_control_status_register_value
8110eb3c g     F .text	000000a4 __ratio
81101e2c g     F .text	00000174 v_SpaceWire_Interface_Interrupts_Flags_Clear
81110c74 g     F .text	0000001c __vfiprintf_internal
81115c6c g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
8111536c g     F .text	0000021c altera_avalon_jtag_uart_read
811179dc g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
81107fec g     F .text	00000030 _printf_r
81112228 g     F .text	00000064 .hidden __udivsi3
81114450 g     F .text	000000a4 isatty
8111cadc g     O .bss	00000001 LedsBoardControl
8111abc8 g     O .rodata	000000c8 __mprec_tens
8111cb18 g     O .bss	00000004 ul_spwc_g_interface_control_status_register_value
8111cb08 g     O .bss	00000004 ul_spwc_e_interface_control_status_register_value
8110cfcc g     F .text	0000000c __locale_charset
81104a50 g     F .text	00000034 v_Pattern_Generator_Start
811004d4 g     F .text	00000158 I2C_MultipleRead
8111cb60 g     O .bss	00000004 __malloc_top_pad
81105d30 g     F .text	00000114 TestSinc
8111ca90 g     O .rwdata	00000004 __mb_cur_max
8110cffc g     F .text	0000000c _localeconv_r
81101fa0 g     F .text	000001f4 v_SpaceWire_Interface_Link_Control
8110e168 g     F .text	0000003c __i2b
8110c90c g     F .text	000004bc __sfvwrite_r
81115da4 g     F .text	0000005c alt_avalon_sgdma_stop
8110f498 g     F .text	00000054 _sbrk_r
81111438 g     F .text	00000060 _read_r
81118704 g     F .text	00000028 alt_dcache_flush
8111cab0 g     O .rwdata	00000004 alt_max_fd
8111101c g     F .text	000000f0 _fclose_r
8110c108 g     F .text	00000030 fflush
8111cb5c g     O .bss	00000004 __malloc_max_sbrked_mem
81107b88 g     F .text	00000110 .hidden __extendsfdf2
8110027c g     F .text	00000080 I2C_TestAdress
811122e4 g     F .text	000008ac .hidden __adddf3
81105bec g     F .text	00000144 TestRTCC
8110e8e4 g     F .text	0000010c __b2d
8111773c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
81111bf8 g     F .text	00000538 .hidden __umoddi3
81114530 g     F .text	000000d4 lseek
8111ca88 g     O .rwdata	00000004 _global_impure_ptr
8110eec0 g     F .text	00000564 _realloc_r
8111d0ac g       *ABS*	00000000 __bss_end
81118b0c g     F .text	000000f0 alt_iic_isr_register
811157e8 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
81101ae0 g     F .text	00000100 v_SpaceWire_Interface_Force_Reset
811149b0 g     F .text	00000108 alt_tick
81118200 g     F .text	0000016c alt_msgdma_init
81111680 g     F .text	00000578 .hidden __udivdi3
81111284 g     F .text	00000024 _fputwc_r
8111aba0 g     O .rodata	00000028 __mprec_bigtens
8110df4c g     F .text	00000104 __s2b
81114128 g     F .text	000000a8 .hidden __floatunsidf
8110e624 g     F .text	00000060 __mcmp
81118474 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
8110c4a8 g     F .text	00000018 __fp_lock_all
81118ac0 g     F .text	0000004c alt_ic_irq_enabled
811002fc g     F .text	000000d8 I2C_Write
81104a00 g     F .text	00000050 ul_Pattern_Generator_Read_Register
81114914 g     F .text	0000009c alt_alarm_stop
81200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
8111cb7c g     O .bss	00000004 alt_irq_active
811000fc g     F .exceptions	000000d4 alt_irq_handler
8111b7c0 g     O .rwdata	00000028 alt_dev_null
81117374 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
81115e00 g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
8110062c g     F .text	0000008c i2c_start
81118090 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
811142dc g     F .text	00000020 alt_dcache_flush_all
8110e050 g     F .text	00000068 __hi0bits
81113fcc g     F .text	00000080 .hidden __fixdfsi
811012f0 g     F .text	000000c8 SSDP_CONFIG
81100a30 g     F .text	00000070 LEDS_PAINEL_DRIVE
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
8111caa8 g     O .rwdata	00000008 alt_dev_list
81114b24 g     F .text	000000f8 write
81115f44 g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
8110ed58 g     F .text	000000a0 _putc_r
81114364 g     F .text	000000b0 fstat
811045dc g     F .text	0000010c DMA_SINGLE_TRANSFER
81106810 g     F .text	00000050 _reg_write
811135dc g     F .text	000000f4 .hidden __ledf2
811025a4 g     F .text	00000060 ul_Transparent_Interface_Read_Register
81100f80 g     F .text	00000050 v_spi_start
8110e39c g     F .text	00000140 __pow5mult
8110f818 g     F .text	0000145c ___vfiprintf_internal_r
8111cb54 g     O .bss	00000004 __nlocale_changed
8111228c g     F .text	00000058 .hidden __umodsi3
8110354c g     F .text	00000424 DDR2_MEMORY_WRITE_TEST
81115bec g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
81117794 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
81115cf8 g     F .text	00000054 alt_avalon_sgdma_register_callback
8111d0ac g       *ABS*	00000000 end
81101be0 g     F .text	000001f4 v_SpaceWire_Interface_Interrupts_Enable_Control
81114ea8 g     F .text	000000c0 altera_avalon_jtag_uart_init
8111cb2c g     O .bss	00000004 ul_tran_b_interface_control_status_register_value
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
811197f8 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
81115fc4 g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
81102c54 g     F .text	00000044 v_Transparent_Interface_TX_FIFO_Reset
811165b8 g     F .text	0000007c alt_avalon_timer_sc_init
81107e40 g     F .text	00000064 .hidden __clzsi2
81104a84 g     F .text	00000034 v_Pattern_Generator_Stop
8111caf8 g     O .bss	00000004 ul_spwc_c_interface_control_status_register_value
81115588 g     F .text	00000224 altera_avalon_jtag_uart_write
81115a1c g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
811029ec g     F .text	00000058 ul_Transparent_Interface_Interrupts_Flags_Read
8110c498 g     F .text	00000004 __sfp_lock_acquire
81104eec g     F .text	00000040 sense_log_temp
8110d9f4 g     F .text	000000e4 memchr
811081e4 g     F .text	000021f8 ___vfprintf_internal_r
81102c98 g     F .text	00000058 ul_Transparent_Interface_TX_FIFO_Status_Read
81115b14 g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
8110c5fc g     F .text	00000310 _free_r
81118f90 g     F .text	0000022c alt_printf
811068b0 g     F .text	00000104 _print_codec_status
8111caec g     O .bss	00000004 ul_spwc_a_spacewire_link_control_status_register_value
8110cfd8 g     F .text	00000010 __locale_mb_cur_max
8110453c g     F .text	000000a0 DMA_DISPATCHER_RESET
81119644 g     F .text	00000180 __call_exitprocs
81102cf0 g     F .text	000002a4 DDR2_EEPROM_TEST
811034c4 g     F .text	00000088 DDR2_SWITCH_MEMORY
8111cb50 g     O .bss	00000004 __mlocale_changed
8111ca94 g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
8111cb74 g     O .bss	00000004 _alt_tick_rate
81115e64 g     F .text	00000054 alt_avalon_sgdma_open
8110e4dc g     F .text	00000148 __lshift
81117234 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8111cb78 g     O .bss	00000004 _alt_nticks
81114704 g     F .text	000000fc read
81114c88 g     F .text	000000bc alt_sys_init
81104aec g     F .text	00000048 Pattern_Generator_Status
8110725c g     F .text	00000124 .hidden __floatsisf
811016b8 g     F .text	00000060 ul_SpaceWire_Interface_Read_Register
8111952c g     F .text	00000118 __register_exitproc
811049a4 g     F .text	0000005c b_Pattern_Generator_Write_Register
8110e1a4 g     F .text	000001f8 __multiply
81115214 g     F .text	00000068 altera_avalon_jtag_uart_close
81101138 g     F .text	00000050 v_spi_end
8111cb84 g     O .bss	00000028 __malloc_current_mallinfo
8110e9f0 g     F .text	0000014c __d2b
81101188 g     F .text	00000168 RTCC_SPI_R_MAC
81114d44 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
81119324 g     F .text	000000a4 alt_get_fd
81104330 g     F .text	0000005c DMA_OPEN_DEVICE
811185dc g     F .text	00000128 alt_busy_sleep
8111cb00 g     O .bss	00000004 ul_spwc_d_interface_control_status_register_value
811069b4 g     F .text	0000006c _split_codec_status
81110f04 g     F .text	00000054 _close_r
81103d08 g     F .text	000002e0 DDR2_MEMORY_RANDOM_WRITE_TEST
8111caf0 g     O .bss	00000004 ul_spwc_b_interface_control_status_register_value
811176e4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
811194b0 g     F .text	0000007c memcmp
81114e04 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
8111d0ac g       *ABS*	00000000 __alt_stack_base
81114e54 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
811177ec g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8110a4b4 g     F .text	00000154 __swsetup_r
81105e44 g     F .text	000005b0 TestLeds
81112b90 g     F .text	000008e8 .hidden __divdf3
8111cb3c g     O .bss	00000004 ul_tran_f_interface_control_status_register_value
8110c358 g     F .text	00000118 __sfp
81104458 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_EMPTY
8110ec54 g     F .text	00000078 __copybits
8111b3b8 g     O .rwdata	00000408 __malloc_av_
8110c4a4 g     F .text	00000004 __sinit_lock_release
811006b8 g     F .text	00000078 i2c_stop
81107470 g     F .text	00000718 .hidden __muldf3
8110f4ec g     F .text	00000054 __sread
8111921c g     F .text	00000108 alt_find_file
811009b8 g     F .text	00000078 LEDS_BOARD_DRIVE
81118768 g     F .text	000000a4 alt_dev_llist_insert
81114680 g     F .text	00000024 __malloc_lock
81114864 g     F .text	000000b0 sbrk
81115d4c g     F .text	00000058 alt_avalon_sgdma_start
8110c0ac g     F .text	0000005c _fflush_r
81110f58 g     F .text	000000c4 _calloc_r
8110438c g     F .text	00000044 DMA_CONFIG
8111cad8 g       *ABS*	00000000 __bss_start
8110494c g     F .text	00000058 PGEN_READ_REG32
8110dc34 g     F .text	00000128 memset
81102bfc g     F .text	00000058 ul_Transparent_Interface_RX_FIFO_Status_Read
811181a8 g     F .text	00000058 alt_msgdma_open
81102f94 g     F .text	00000530 DDR2_EEPROM_DUMP
811055d0 g     F .text	00000098 main
8111cb70 g     O .bss	00000004 alt_envp
8111cb58 g     O .bss	00000004 __malloc_max_total_mem
81117acc g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
81104ab8 g     F .text	00000034 v_Pattern_Generator_Reset
81105668 g     F .text	00000584 DemoMode
81114da4 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
81104bc0 g     F .text	0000023c POWER_Read
81100860 g     F .text	00000158 i2c_read
81110e8c g     F .text	00000018 __swbuf
8111cac4 g     O .rwdata	00000008 alt_sgdma_list
8110f620 g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
8111110c g     F .text	00000014 fclose
81107c98 g     F .text	000001a8 .hidden __truncdfsf2
8111cb04 g     O .bss	00000004 ul_spwc_d_spacewire_link_control_status_register_value
8110a808 g     F .text	00001688 _dtoa_r
81117dd0 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8110d1e8 g     F .text	0000080c _malloc_r
811115f4 g     F .text	00000030 __ascii_wctomb
811063f4 g     F .text	0000041c Connection_Test_SpW
8111cab4 g     O .rwdata	00000004 alt_errno
81117924 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81100aa0 g     F .text	000004e0 POWER_SPI_RW
8110cdc8 g     F .text	000000c4 _fwalk
8111cb48 g     O .bss	00000004 InitialState
81101524 g     F .text	00000128 SPWC_READ_REG32
8110edf8 g     F .text	000000c8 putc
81112130 g     F .text	00000084 .hidden __divsi3
8110c4d8 g     F .text	00000124 _malloc_trim_r
811197f8 g       *ABS*	00000000 __CTOR_END__
81106e60 g     F .text	000003fc .hidden __mulsf3
8111cad8 g     O .bss	00000004 pnt_memory
8110f628 g     F .text	000000dc strcmp
811197f8 g       *ABS*	00000000 __DTOR_LIST__
811022a0 g     F .text	00000048 ui_SpaceWire_Interface_Get_TimeCode
81106860 g     F .text	00000050 _reg_read
81113478 g     F .text	00000088 .hidden __nedf2
81114c50 g     F .text	00000038 alt_irq_init
81114800 g     F .text	00000064 alt_release_fd
81118438 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8111a9e3 g     O .rodata	00000100 .hidden __clz_tab
8111cb4c g     O .bss	00000004 _PathLocale
81119464 g     F .text	00000014 atexit
81110ea4 g     F .text	00000060 _write_r
8110d008 g     F .text	00000018 setlocale
8111788c g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8111ca8c g     O .rwdata	00000004 _impure_ptr
8111cb0c g     O .bss	00000004 ul_spwc_e_spacewire_link_control_status_register_value
8111cb68 g     O .bss	00000004 alt_argc
8110be90 g     F .text	0000021c __sflush_r
8111cbac g     O .bss	00000400 szData
8111886c g     F .text	00000060 _do_dtors
8110cff4 g     F .text	00000008 __locale_cjk_lang
81104f2c g     F .text	000006a4 sense_log
81100020 g       .exceptions	00000000 alt_irq_entry
8110e880 g     F .text	00000064 __ulp
8110c4c0 g     F .text	00000018 __fp_unlock_all
8111caa0 g     O .rwdata	00000008 alt_fs_list
8111cb44 g     O .bss	00000004 ul_tran_h_interface_control_status_register_value
8111cb28 g     O .bss	00000004 ul_tran_a_interface_control_status_register_value
8110190c g     F .text	000001d4 b_SpaceWire_Interface_Mode_Control
81102bb8 g     F .text	00000044 v_Transparent_Interface_RX_FIFO_Reset
8110d020 g     F .text	0000000c localeconv
8111895c g     F .text	00000050 alt_ic_isr_register
8111cb38 g     O .bss	00000004 ul_tran_e_interface_control_status_register_value
8111caf4 g     O .bss	00000004 ul_spwc_b_spacewire_link_control_status_register_value
8111cad8 g       *ABS*	00000000 _edata
81103fe8 g     F .text	000002d0 DDR2_MEMORY_RANDOM_READ_TEST
8111d0ac g       *ABS*	00000000 _end
81111120 g     F .text	00000164 __fputwc
8111527c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
81101718 g     F .text	000001f4 b_SpaceWire_Interface_Enable_Control
81104b34 g     F .text	0000008c Pattern_Generator_Configure_Initial_State
81118a34 g     F .text	0000008c alt_ic_irq_disable
81115eb8 g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
8110f548 g     F .text	0000007c __swrite
8111ca98 g     O .rwdata	00000004 __malloc_trim_threshold
8110cfe8 g     F .text	0000000c __locale_msgcharset
81119478 g     F .text	00000038 exit
8110ce8c g     F .text	000000c4 _fwalk_reent
81117c64 g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
81107380 g     F .text	000000f0 .hidden __floatunsisf
8110e684 g     F .text	000001fc __mdiff
811121b4 g     F .text	00000074 .hidden __modsi3
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
8110c49c g     F .text	00000004 __sfp_lock_release
81117404 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
811172e4 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
81102538 g     F .text	0000006c b_Transparent_Interface_Write_Register
811197c4 g     F .text	00000034 _exit
811184b0 g     F .text	0000012c alt_alarm_start
8110d02c g     F .text	000001bc __smakebuf_r
8111cacc g     O .rwdata	00000008 alt_msgdma_list
8110814c g     F .text	00000098 strlen
8110108c g     F .text	000000ac uc_spi_get_byte
81118e3c g     F .text	00000154 open
81113500 g     F .text	000000dc .hidden __gedf2
8111cb10 g     O .bss	00000004 ul_spwc_f_interface_control_status_register_value
811191bc g     F .text	0000003c alt_putchar
8111ca9c g     O .rwdata	00000004 __wctomb
8110f800 g     F .text	00000018 __sprint_r
8111cb1c g     O .bss	00000004 ul_spwc_g_spacewire_link_control_status_register_value
8110164c g     F .text	0000006c b_SpaceWire_Interface_Write_Register
8111cad4 g     O .rwdata	00000004 alt_priority_mask
81100fd0 g     F .text	000000bc v_spi_send_byte
811189ac g     F .text	00000088 alt_ic_irq_enable
8110a3dc g     F .text	0000001c __vfprintf_internal
811048f4 g     F .text	00000058 PGEN_WRITE_REG32
81111624 g     F .text	0000005c _wctomb_r
81115a90 g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
81102a44 g     F .text	00000174 v_Transparent_Interface_Interrupts_Flags_Clear
811136d0 g     F .text	000008fc .hidden __subdf3
8110e0b8 g     F .text	000000b0 __lo0bits
8111cabc g     O .rwdata	00000008 alt_alarm_list
8111880c g     F .text	00000060 _do_ctors
811043d0 g     F .text	00000044 DMA_BUSY
81111534 g     F .text	000000c0 wcrtomb
8111420c g     F .text	000000d0 close
811027f8 g     F .text	000001f4 v_Transparent_Interface_Interrupts_Enable_Control
811042b8 g     F .text	00000078 xorshift32
81116498 g     F .text	000000a8 alt_avalon_sgdma_init
811112a8 g     F .text	00000080 fputwc
8110c4a0 g     F .text	00000004 __sinit_lock_acquire
8110de2c g     F .text	00000120 __multadd
8110de04 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a044b4 	movhi	r2,33042
81100140:	10b3eb04 	addi	r2,r2,-12372
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a044b4 	movhi	r2,33042
81100158:	10b3eb04 	addi	r2,r2,-12372
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a03e17 	ldw	r2,-32520(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a03e17 	ldw	r2,-32520(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a044b4 	movhi	gp,33042
    ori gp, gp, %lo(_gp)
81100250:	d692a214 	ori	gp,gp,19080
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a04474 	movhi	r2,33041
    ori r2, r2, %lo(__bss_start)
81100258:	10b2b614 	ori	r2,r2,51928

    movhi r3, %hi(__bss_end)
8110025c:	00e04474 	movhi	r3,33041
    ori r3, r3, %lo(__bss_end)
81100260:	18f42b14 	ori	r3,r3,53420

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	11146040 	call	81114604 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8110027c:	defffa04 	addi	sp,sp,-24
81100280:	dfc00515 	stw	ra,20(sp)
81100284:	df000415 	stw	fp,16(sp)
81100288:	df000404 	addi	fp,sp,16
8110028c:	e13ffd15 	stw	r4,-12(fp)
81100290:	e17ffe15 	stw	r5,-8(fp)
81100294:	3005883a 	mov	r2,r6
81100298:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8110029c:	00800044 	movi	r2,1
811002a0:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
811002a4:	e17ffe17 	ldw	r5,-8(fp)
811002a8:	e13ffd17 	ldw	r4,-12(fp)
811002ac:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
811002b0:	e0bfff03 	ldbu	r2,-4(fp)
811002b4:	10803fcc 	andi	r2,r2,255
811002b8:	100d883a 	mov	r6,r2
811002bc:	e17ffe17 	ldw	r5,-8(fp)
811002c0:	e13ffd17 	ldw	r4,-12(fp)
811002c4:	11007300 	call	81100730 <i2c_write>
811002c8:	1000011e 	bne	r2,zero,811002d0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
811002cc:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811002d0:	e17ffe17 	ldw	r5,-8(fp)
811002d4:	e13ffd17 	ldw	r4,-12(fp)
811002d8:	11006b80 	call	811006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811002dc:	0106d604 	movi	r4,7000
811002e0:	1114ab80 	call	81114ab8 <usleep>
    
    return bSuccess;
811002e4:	e0bffc17 	ldw	r2,-16(fp)

}
811002e8:	e037883a 	mov	sp,fp
811002ec:	dfc00117 	ldw	ra,4(sp)
811002f0:	df000017 	ldw	fp,0(sp)
811002f4:	dec00204 	addi	sp,sp,8
811002f8:	f800283a 	ret

811002fc <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
811002fc:	defff804 	addi	sp,sp,-32
81100300:	dfc00715 	stw	ra,28(sp)
81100304:	df000615 	stw	fp,24(sp)
81100308:	df000604 	addi	fp,sp,24
8110030c:	e13ffb15 	stw	r4,-20(fp)
81100310:	e17ffc15 	stw	r5,-16(fp)
81100314:	3009883a 	mov	r4,r6
81100318:	3807883a 	mov	r3,r7
8110031c:	e0800217 	ldw	r2,8(fp)
81100320:	e13ffd05 	stb	r4,-12(fp)
81100324:	e0fffe05 	stb	r3,-8(fp)
81100328:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8110032c:	00800044 	movi	r2,1
81100330:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81100334:	e17ffc17 	ldw	r5,-16(fp)
81100338:	e13ffb17 	ldw	r4,-20(fp)
8110033c:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100340:	e0bffd03 	ldbu	r2,-12(fp)
81100344:	10803fcc 	andi	r2,r2,255
81100348:	100d883a 	mov	r6,r2
8110034c:	e17ffc17 	ldw	r5,-16(fp)
81100350:	e13ffb17 	ldw	r4,-20(fp)
81100354:	11007300 	call	81100730 <i2c_write>
81100358:	1000011e 	bne	r2,zero,81100360 <I2C_Write+0x64>
        bSuccess = FALSE;
8110035c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100360:	e0bffa17 	ldw	r2,-24(fp)
81100364:	10000726 	beq	r2,zero,81100384 <I2C_Write+0x88>
81100368:	e0bffe03 	ldbu	r2,-8(fp)
8110036c:	100d883a 	mov	r6,r2
81100370:	e17ffc17 	ldw	r5,-16(fp)
81100374:	e13ffb17 	ldw	r4,-20(fp)
81100378:	11007300 	call	81100730 <i2c_write>
8110037c:	1000011e 	bne	r2,zero,81100384 <I2C_Write+0x88>
        bSuccess = FALSE;
81100380:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
81100384:	e0bffa17 	ldw	r2,-24(fp)
81100388:	10000726 	beq	r2,zero,811003a8 <I2C_Write+0xac>
8110038c:	e0bfff03 	ldbu	r2,-4(fp)
81100390:	100d883a 	mov	r6,r2
81100394:	e17ffc17 	ldw	r5,-16(fp)
81100398:	e13ffb17 	ldw	r4,-20(fp)
8110039c:	11007300 	call	81100730 <i2c_write>
811003a0:	1000011e 	bne	r2,zero,811003a8 <I2C_Write+0xac>
        bSuccess = FALSE;
811003a4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811003a8:	e17ffc17 	ldw	r5,-16(fp)
811003ac:	e13ffb17 	ldw	r4,-20(fp)
811003b0:	11006b80 	call	811006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811003b4:	0106d604 	movi	r4,7000
811003b8:	1114ab80 	call	81114ab8 <usleep>
    
    return bSuccess;
811003bc:	e0bffa17 	ldw	r2,-24(fp)

}
811003c0:	e037883a 	mov	sp,fp
811003c4:	dfc00117 	ldw	ra,4(sp)
811003c8:	df000017 	ldw	fp,0(sp)
811003cc:	dec00204 	addi	sp,sp,8
811003d0:	f800283a 	ret

811003d4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
811003d4:	defff904 	addi	sp,sp,-28
811003d8:	dfc00615 	stw	ra,24(sp)
811003dc:	df000515 	stw	fp,20(sp)
811003e0:	df000504 	addi	fp,sp,20
811003e4:	e13ffc15 	stw	r4,-16(fp)
811003e8:	e17ffd15 	stw	r5,-12(fp)
811003ec:	3007883a 	mov	r3,r6
811003f0:	3805883a 	mov	r2,r7
811003f4:	e0fffe05 	stb	r3,-8(fp)
811003f8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
811003fc:	00800044 	movi	r2,1
81100400:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81100404:	e17ffd17 	ldw	r5,-12(fp)
81100408:	e13ffc17 	ldw	r4,-16(fp)
8110040c:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100410:	e0bffe03 	ldbu	r2,-8(fp)
81100414:	10803fcc 	andi	r2,r2,255
81100418:	100d883a 	mov	r6,r2
8110041c:	e17ffd17 	ldw	r5,-12(fp)
81100420:	e13ffc17 	ldw	r4,-16(fp)
81100424:	11007300 	call	81100730 <i2c_write>
81100428:	1000011e 	bne	r2,zero,81100430 <I2C_Read+0x5c>
        bSuccess = FALSE;
8110042c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100430:	e0bffb17 	ldw	r2,-20(fp)
81100434:	10000726 	beq	r2,zero,81100454 <I2C_Read+0x80>
81100438:	e0bfff03 	ldbu	r2,-4(fp)
8110043c:	100d883a 	mov	r6,r2
81100440:	e17ffd17 	ldw	r5,-12(fp)
81100444:	e13ffc17 	ldw	r4,-16(fp)
81100448:	11007300 	call	81100730 <i2c_write>
8110044c:	1000011e 	bne	r2,zero,81100454 <I2C_Read+0x80>
        bSuccess = FALSE;
81100450:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
81100454:	e17ffd17 	ldw	r5,-12(fp)
81100458:	e13ffc17 	ldw	r4,-16(fp)
8110045c:	110062c0 	call	8110062c <i2c_start>
    DeviceAddr |= 1; // Read
81100460:	e0bffe03 	ldbu	r2,-8(fp)
81100464:	10800054 	ori	r2,r2,1
81100468:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8110046c:	e0bffb17 	ldw	r2,-20(fp)
81100470:	10000826 	beq	r2,zero,81100494 <I2C_Read+0xc0>
81100474:	e0bffe03 	ldbu	r2,-8(fp)
81100478:	10803fcc 	andi	r2,r2,255
8110047c:	100d883a 	mov	r6,r2
81100480:	e17ffd17 	ldw	r5,-12(fp)
81100484:	e13ffc17 	ldw	r4,-16(fp)
81100488:	11007300 	call	81100730 <i2c_write>
8110048c:	1000011e 	bne	r2,zero,81100494 <I2C_Read+0xc0>
        bSuccess = FALSE;
81100490:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
81100494:	e0bffb17 	ldw	r2,-20(fp)
81100498:	10000526 	beq	r2,zero,811004b0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
8110049c:	000f883a 	mov	r7,zero
811004a0:	e1800217 	ldw	r6,8(fp)
811004a4:	e17ffd17 	ldw	r5,-12(fp)
811004a8:	e13ffc17 	ldw	r4,-16(fp)
811004ac:	11008600 	call	81100860 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
811004b0:	e17ffd17 	ldw	r5,-12(fp)
811004b4:	e13ffc17 	ldw	r4,-16(fp)
811004b8:	11006b80 	call	811006b8 <i2c_stop>
    
    return bSuccess;
811004bc:	e0bffb17 	ldw	r2,-20(fp)
}
811004c0:	e037883a 	mov	sp,fp
811004c4:	dfc00117 	ldw	ra,4(sp)
811004c8:	df000017 	ldw	fp,0(sp)
811004cc:	dec00204 	addi	sp,sp,8
811004d0:	f800283a 	ret

811004d4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
811004d4:	defff604 	addi	sp,sp,-40
811004d8:	dfc00915 	stw	ra,36(sp)
811004dc:	df000815 	stw	fp,32(sp)
811004e0:	df000804 	addi	fp,sp,32
811004e4:	e13ffb15 	stw	r4,-20(fp)
811004e8:	e17ffc15 	stw	r5,-16(fp)
811004ec:	3007883a 	mov	r3,r6
811004f0:	e1fffe15 	stw	r7,-8(fp)
811004f4:	e0800217 	ldw	r2,8(fp)
811004f8:	e0fffd05 	stb	r3,-12(fp)
811004fc:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
81100500:	00800044 	movi	r2,1
81100504:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
81100508:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8110050c:	e17ffc17 	ldw	r5,-16(fp)
81100510:	e13ffb17 	ldw	r4,-20(fp)
81100514:	110062c0 	call	8110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81100518:	e0bffd03 	ldbu	r2,-12(fp)
8110051c:	10803fcc 	andi	r2,r2,255
81100520:	100d883a 	mov	r6,r2
81100524:	e17ffc17 	ldw	r5,-16(fp)
81100528:	e13ffb17 	ldw	r4,-20(fp)
8110052c:	11007300 	call	81100730 <i2c_write>
81100530:	1000011e 	bne	r2,zero,81100538 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
81100534:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81100538:	e0bff917 	ldw	r2,-28(fp)
8110053c:	10000726 	beq	r2,zero,8110055c <I2C_MultipleRead+0x88>
81100540:	e0bffa03 	ldbu	r2,-24(fp)
81100544:	100d883a 	mov	r6,r2
81100548:	e17ffc17 	ldw	r5,-16(fp)
8110054c:	e13ffb17 	ldw	r4,-20(fp)
81100550:	11007300 	call	81100730 <i2c_write>
81100554:	1000011e 	bne	r2,zero,8110055c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
81100558:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8110055c:	e0bff917 	ldw	r2,-28(fp)
81100560:	10000326 	beq	r2,zero,81100570 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
81100564:	e17ffc17 	ldw	r5,-16(fp)
81100568:	e13ffb17 	ldw	r4,-20(fp)
8110056c:	110062c0 	call	8110062c <i2c_start>
    DeviceAddr |= 1; // Read
81100570:	e0bffd03 	ldbu	r2,-12(fp)
81100574:	10800054 	ori	r2,r2,1
81100578:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8110057c:	e0bff917 	ldw	r2,-28(fp)
81100580:	10000826 	beq	r2,zero,811005a4 <I2C_MultipleRead+0xd0>
81100584:	e0bffd03 	ldbu	r2,-12(fp)
81100588:	10803fcc 	andi	r2,r2,255
8110058c:	100d883a 	mov	r6,r2
81100590:	e17ffc17 	ldw	r5,-16(fp)
81100594:	e13ffb17 	ldw	r4,-20(fp)
81100598:	11007300 	call	81100730 <i2c_write>
8110059c:	1000011e 	bne	r2,zero,811005a4 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
811005a0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
811005a4:	e0bff917 	ldw	r2,-28(fp)
811005a8:	10001726 	beq	r2,zero,81100608 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
811005ac:	e03ff815 	stw	zero,-32(fp)
811005b0:	00001006 	br	811005f4 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
811005b4:	e0bff817 	ldw	r2,-32(fp)
811005b8:	e0fffe17 	ldw	r3,-8(fp)
811005bc:	1889883a 	add	r4,r3,r2
811005c0:	e0bfff0b 	ldhu	r2,-4(fp)
811005c4:	10ffffc4 	addi	r3,r2,-1
811005c8:	e0bff817 	ldw	r2,-32(fp)
811005cc:	1884c03a 	cmpne	r2,r3,r2
811005d0:	10803fcc 	andi	r2,r2,255
811005d4:	100f883a 	mov	r7,r2
811005d8:	200d883a 	mov	r6,r4
811005dc:	e17ffc17 	ldw	r5,-16(fp)
811005e0:	e13ffb17 	ldw	r4,-20(fp)
811005e4:	11008600 	call	81100860 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
811005e8:	e0bff817 	ldw	r2,-32(fp)
811005ec:	10800044 	addi	r2,r2,1
811005f0:	e0bff815 	stw	r2,-32(fp)
811005f4:	e0bfff0b 	ldhu	r2,-4(fp)
811005f8:	e0fff817 	ldw	r3,-32(fp)
811005fc:	1880020e 	bge	r3,r2,81100608 <I2C_MultipleRead+0x134>
81100600:	e0bff917 	ldw	r2,-28(fp)
81100604:	103feb1e 	bne	r2,zero,811005b4 <__reset+0xfb0e05b4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
81100608:	e17ffc17 	ldw	r5,-16(fp)
8110060c:	e13ffb17 	ldw	r4,-20(fp)
81100610:	11006b80 	call	811006b8 <i2c_stop>
    
    return bSuccess;    
81100614:	e0bff917 	ldw	r2,-28(fp)
    
}
81100618:	e037883a 	mov	sp,fp
8110061c:	dfc00117 	ldw	ra,4(sp)
81100620:	df000017 	ldw	fp,0(sp)
81100624:	dec00204 	addi	sp,sp,8
81100628:	f800283a 	ret

8110062c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8110062c:	defffc04 	addi	sp,sp,-16
81100630:	dfc00315 	stw	ra,12(sp)
81100634:	df000215 	stw	fp,8(sp)
81100638:	df000204 	addi	fp,sp,8
8110063c:	e13ffe15 	stw	r4,-8(fp)
81100640:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81100644:	e0bfff17 	ldw	r2,-4(fp)
81100648:	10800104 	addi	r2,r2,4
8110064c:	1007883a 	mov	r3,r2
81100650:	00800044 	movi	r2,1
81100654:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81100658:	e0bfff17 	ldw	r2,-4(fp)
8110065c:	00c00044 	movi	r3,1
81100660:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
81100664:	e0bffe17 	ldw	r2,-8(fp)
81100668:	00c00044 	movi	r3,1
8110066c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81100670:	01000044 	movi	r4,1
81100674:	1114ab80 	call	81114ab8 <usleep>
     
    SDA_LOW(data_base); // data low
81100678:	e0bfff17 	ldw	r2,-4(fp)
8110067c:	0007883a 	mov	r3,zero
81100680:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
81100684:	01000044 	movi	r4,1
81100688:	1114ab80 	call	81114ab8 <usleep>
    SCL_LOW(clk_base); // clock low
8110068c:	e0bffe17 	ldw	r2,-8(fp)
81100690:	0007883a 	mov	r3,zero
81100694:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
81100698:	01000044 	movi	r4,1
8110069c:	1114ab80 	call	81114ab8 <usleep>
}
811006a0:	0001883a 	nop
811006a4:	e037883a 	mov	sp,fp
811006a8:	dfc00117 	ldw	ra,4(sp)
811006ac:	df000017 	ldw	fp,0(sp)
811006b0:	dec00204 	addi	sp,sp,8
811006b4:	f800283a 	ret

811006b8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
811006b8:	defffc04 	addi	sp,sp,-16
811006bc:	dfc00315 	stw	ra,12(sp)
811006c0:	df000215 	stw	fp,8(sp)
811006c4:	df000204 	addi	fp,sp,8
811006c8:	e13ffe15 	stw	r4,-8(fp)
811006cc:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
811006d0:	e0bfff17 	ldw	r2,-4(fp)
811006d4:	10800104 	addi	r2,r2,4
811006d8:	1007883a 	mov	r3,r2
811006dc:	00800044 	movi	r2,1
811006e0:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
811006e4:	e0bfff17 	ldw	r2,-4(fp)
811006e8:	0007883a 	mov	r3,zero
811006ec:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
811006f0:	e0bffe17 	ldw	r2,-8(fp)
811006f4:	00c00044 	movi	r3,1
811006f8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
811006fc:	01000044 	movi	r4,1
81100700:	1114ab80 	call	81114ab8 <usleep>
    SDA_HIGH(data_base); // data high
81100704:	e0bfff17 	ldw	r2,-4(fp)
81100708:	00c00044 	movi	r3,1
8110070c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
81100710:	01000044 	movi	r4,1
81100714:	1114ab80 	call	81114ab8 <usleep>
    

    
}
81100718:	0001883a 	nop
8110071c:	e037883a 	mov	sp,fp
81100720:	dfc00117 	ldw	ra,4(sp)
81100724:	df000017 	ldw	fp,0(sp)
81100728:	dec00204 	addi	sp,sp,8
8110072c:	f800283a 	ret

81100730 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
81100730:	defff804 	addi	sp,sp,-32
81100734:	dfc00715 	stw	ra,28(sp)
81100738:	df000615 	stw	fp,24(sp)
8110073c:	df000604 	addi	fp,sp,24
81100740:	e13ffd15 	stw	r4,-12(fp)
81100744:	e17ffe15 	stw	r5,-8(fp)
81100748:	3005883a 	mov	r2,r6
8110074c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
81100750:	00bfe004 	movi	r2,-128
81100754:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81100758:	e0bffe17 	ldw	r2,-8(fp)
8110075c:	10800104 	addi	r2,r2,4
81100760:	1007883a 	mov	r3,r2
81100764:	00800044 	movi	r2,1
81100768:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8110076c:	e03ffb15 	stw	zero,-20(fp)
81100770:	00001f06 	br	811007f0 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
81100774:	e0bffd17 	ldw	r2,-12(fp)
81100778:	0007883a 	mov	r3,zero
8110077c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
81100780:	e0ffff03 	ldbu	r3,-4(fp)
81100784:	e0bffa03 	ldbu	r2,-24(fp)
81100788:	1884703a 	and	r2,r3,r2
8110078c:	10803fcc 	andi	r2,r2,255
81100790:	10000426 	beq	r2,zero,811007a4 <i2c_write+0x74>
            SDA_HIGH(data_base);
81100794:	e0bffe17 	ldw	r2,-8(fp)
81100798:	00c00044 	movi	r3,1
8110079c:	10c00035 	stwio	r3,0(r2)
811007a0:	00000306 	br	811007b0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
811007a4:	e0bffe17 	ldw	r2,-8(fp)
811007a8:	0007883a 	mov	r3,zero
811007ac:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
811007b0:	e0bffa03 	ldbu	r2,-24(fp)
811007b4:	1004d07a 	srli	r2,r2,1
811007b8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
811007bc:	e0bffd17 	ldw	r2,-12(fp)
811007c0:	00c00044 	movi	r3,1
811007c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811007c8:	01000044 	movi	r4,1
811007cc:	1114ab80 	call	81114ab8 <usleep>
        SCL_LOW(clk_base);
811007d0:	e0bffd17 	ldw	r2,-12(fp)
811007d4:	0007883a 	mov	r3,zero
811007d8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811007dc:	01000044 	movi	r4,1
811007e0:	1114ab80 	call	81114ab8 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
811007e4:	e0bffb17 	ldw	r2,-20(fp)
811007e8:	10800044 	addi	r2,r2,1
811007ec:	e0bffb15 	stw	r2,-20(fp)
811007f0:	e0bffb17 	ldw	r2,-20(fp)
811007f4:	10800210 	cmplti	r2,r2,8
811007f8:	103fde1e 	bne	r2,zero,81100774 <__reset+0xfb0e0774>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
811007fc:	e0bffe17 	ldw	r2,-8(fp)
81100800:	10800104 	addi	r2,r2,4
81100804:	0007883a 	mov	r3,zero
81100808:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8110080c:	e0bffd17 	ldw	r2,-12(fp)
81100810:	00c00044 	movi	r3,1
81100814:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
81100818:	01000044 	movi	r4,1
8110081c:	1114ab80 	call	81114ab8 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
81100820:	e0bffe17 	ldw	r2,-8(fp)
81100824:	10800037 	ldwio	r2,0(r2)
81100828:	1005003a 	cmpeq	r2,r2,zero
8110082c:	10803fcc 	andi	r2,r2,255
81100830:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81100834:	e0bffd17 	ldw	r2,-12(fp)
81100838:	0007883a 	mov	r3,zero
8110083c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81100840:	01000044 	movi	r4,1
81100844:	1114ab80 	call	81114ab8 <usleep>
    return bAck;
81100848:	e0bffc17 	ldw	r2,-16(fp)
}    
8110084c:	e037883a 	mov	sp,fp
81100850:	dfc00117 	ldw	ra,4(sp)
81100854:	df000017 	ldw	fp,0(sp)
81100858:	dec00204 	addi	sp,sp,8
8110085c:	f800283a 	ret

81100860 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
81100860:	defff804 	addi	sp,sp,-32
81100864:	dfc00715 	stw	ra,28(sp)
81100868:	df000615 	stw	fp,24(sp)
8110086c:	df000604 	addi	fp,sp,24
81100870:	e13ffc15 	stw	r4,-16(fp)
81100874:	e17ffd15 	stw	r5,-12(fp)
81100878:	e1bffe15 	stw	r6,-8(fp)
8110087c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
81100880:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
81100884:	e0bffd17 	ldw	r2,-12(fp)
81100888:	10800104 	addi	r2,r2,4
8110088c:	0007883a 	mov	r3,zero
81100890:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
81100894:	e0bffc17 	ldw	r2,-16(fp)
81100898:	0007883a 	mov	r3,zero
8110089c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811008a0:	01000044 	movi	r4,1
811008a4:	1114ab80 	call	81114ab8 <usleep>

    for(i=0;i<8;i++){
811008a8:	e03ffb15 	stw	zero,-20(fp)
811008ac:	00001606 	br	81100908 <i2c_read+0xa8>
        Data <<= 1;
811008b0:	e0bffa03 	ldbu	r2,-24(fp)
811008b4:	1085883a 	add	r2,r2,r2
811008b8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
811008bc:	e0bffc17 	ldw	r2,-16(fp)
811008c0:	00c00044 	movi	r3,1
811008c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811008c8:	01000044 	movi	r4,1
811008cc:	1114ab80 	call	81114ab8 <usleep>
        if (SDA_READ(data_base))  // read data   
811008d0:	e0bffd17 	ldw	r2,-12(fp)
811008d4:	10800037 	ldwio	r2,0(r2)
811008d8:	10000326 	beq	r2,zero,811008e8 <i2c_read+0x88>
            Data |= 0x01;
811008dc:	e0bffa03 	ldbu	r2,-24(fp)
811008e0:	10800054 	ori	r2,r2,1
811008e4:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
811008e8:	e0bffc17 	ldw	r2,-16(fp)
811008ec:	0007883a 	mov	r3,zero
811008f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811008f4:	01000044 	movi	r4,1
811008f8:	1114ab80 	call	81114ab8 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
811008fc:	e0bffb17 	ldw	r2,-20(fp)
81100900:	10800044 	addi	r2,r2,1
81100904:	e0bffb15 	stw	r2,-20(fp)
81100908:	e0bffb17 	ldw	r2,-20(fp)
8110090c:	10800210 	cmplti	r2,r2,8
81100910:	103fe71e 	bne	r2,zero,811008b0 <__reset+0xfb0e08b0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81100914:	e0bffc17 	ldw	r2,-16(fp)
81100918:	0007883a 	mov	r3,zero
8110091c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
81100920:	e0bffd17 	ldw	r2,-12(fp)
81100924:	10800104 	addi	r2,r2,4
81100928:	1007883a 	mov	r3,r2
8110092c:	00800044 	movi	r2,1
81100930:	18800035 	stwio	r2,0(r3)
    if (bAck)
81100934:	e0bfff17 	ldw	r2,-4(fp)
81100938:	10000426 	beq	r2,zero,8110094c <i2c_read+0xec>
        SDA_LOW(data_base);
8110093c:	e0bffd17 	ldw	r2,-12(fp)
81100940:	0007883a 	mov	r3,zero
81100944:	10c00035 	stwio	r3,0(r2)
81100948:	00000306 	br	81100958 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
8110094c:	e0bffd17 	ldw	r2,-12(fp)
81100950:	00c00044 	movi	r3,1
81100954:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
81100958:	e0bffc17 	ldw	r2,-16(fp)
8110095c:	00c00044 	movi	r3,1
81100960:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
81100964:	01000044 	movi	r4,1
81100968:	1114ab80 	call	81114ab8 <usleep>
    SCL_LOW(clk_base); // clock low
8110096c:	e0bffc17 	ldw	r2,-16(fp)
81100970:	0007883a 	mov	r3,zero
81100974:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
81100978:	01000044 	movi	r4,1
8110097c:	1114ab80 	call	81114ab8 <usleep>
    SDA_LOW(data_base);  // data low
81100980:	e0bffd17 	ldw	r2,-12(fp)
81100984:	0007883a 	mov	r3,zero
81100988:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
8110098c:	01000044 	movi	r4,1
81100990:	1114ab80 	call	81114ab8 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
81100994:	e0bffe17 	ldw	r2,-8(fp)
81100998:	e0fffa03 	ldbu	r3,-24(fp)
8110099c:	10c00005 	stb	r3,0(r2)
}
811009a0:	0001883a 	nop
811009a4:	e037883a 	mov	sp,fp
811009a8:	dfc00117 	ldw	ra,4(sp)
811009ac:	df000017 	ldw	fp,0(sp)
811009b0:	dec00204 	addi	sp,sp,8
811009b4:	f800283a 	ret

811009b8 <LEDS_BOARD_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_BOARD_DRIVE(bool bDRIVE, alt_u8 LedsMask){
811009b8:	defffd04 	addi	sp,sp,-12
811009bc:	df000215 	stw	fp,8(sp)
811009c0:	df000204 	addi	fp,sp,8
811009c4:	e13ffe15 	stw	r4,-8(fp)
811009c8:	2805883a 	mov	r2,r5
811009cc:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
811009d0:	e0bffe17 	ldw	r2,-8(fp)
811009d4:	10800058 	cmpnei	r2,r2,1
811009d8:	1000071e 	bne	r2,zero,811009f8 <LEDS_BOARD_DRIVE+0x40>
	LedsBoardControl &= (~LedsMask);
811009dc:	e0bfff03 	ldbu	r2,-4(fp)
811009e0:	0084303a 	nor	r2,zero,r2
811009e4:	1007883a 	mov	r3,r2
811009e8:	d0a01503 	ldbu	r2,-32684(gp)
811009ec:	1884703a 	and	r2,r3,r2
811009f0:	d0a01505 	stb	r2,-32684(gp)
811009f4:	00000406 	br	81100a08 <LEDS_BOARD_DRIVE+0x50>
  } else {
	LedsBoardControl |= LedsMask;
811009f8:	d0e01503 	ldbu	r3,-32684(gp)
811009fc:	e0bfff03 	ldbu	r2,-4(fp)
81100a00:	1884b03a 	or	r2,r3,r2
81100a04:	d0a01505 	stb	r2,-32684(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
81100a08:	d0a01503 	ldbu	r2,-32684(gp)
81100a0c:	10c03fcc 	andi	r3,r2,255
81100a10:	00a00034 	movhi	r2,32768
81100a14:	10807004 	addi	r2,r2,448
81100a18:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81100a1c:	00800044 	movi	r2,1
}
81100a20:	e037883a 	mov	sp,fp
81100a24:	df000017 	ldw	fp,0(sp)
81100a28:	dec00104 	addi	sp,sp,4
81100a2c:	f800283a 	ret

81100a30 <LEDS_PAINEL_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_PAINEL_DRIVE(bool bDRIVE, alt_u32 LedsMask){
81100a30:	defffd04 	addi	sp,sp,-12
81100a34:	df000215 	stw	fp,8(sp)
81100a38:	df000204 	addi	fp,sp,8
81100a3c:	e13ffe15 	stw	r4,-8(fp)
81100a40:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
81100a44:	e0bffe17 	ldw	r2,-8(fp)
81100a48:	10800058 	cmpnei	r2,r2,1
81100a4c:	1000051e 	bne	r2,zero,81100a64 <LEDS_PAINEL_DRIVE+0x34>
	LedsPainelControl |= LedsMask;
81100a50:	d0e01617 	ldw	r3,-32680(gp)
81100a54:	e0bfff17 	ldw	r2,-4(fp)
81100a58:	1884b03a 	or	r2,r3,r2
81100a5c:	d0a01615 	stw	r2,-32680(gp)
81100a60:	00000506 	br	81100a78 <LEDS_PAINEL_DRIVE+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
81100a64:	e0bfff17 	ldw	r2,-4(fp)
81100a68:	0086303a 	nor	r3,zero,r2
81100a6c:	d0a01617 	ldw	r2,-32680(gp)
81100a70:	1884703a 	and	r2,r3,r2
81100a74:	d0a01615 	stw	r2,-32680(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
81100a78:	d0a01617 	ldw	r2,-32680(gp)
81100a7c:	1007883a 	mov	r3,r2
81100a80:	00a00034 	movhi	r2,32768
81100a84:	10803004 	addi	r2,r2,192
81100a88:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81100a8c:	00800044 	movi	r2,1
}
81100a90:	e037883a 	mov	sp,fp
81100a94:	df000017 	ldw	fp,0(sp)
81100a98:	dec00104 	addi	sp,sp,4
81100a9c:	f800283a 	ret

81100aa0 <POWER_SPI_RW>:
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock


// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN, bool bSGL, alt_u32 *pValue)
{
81100aa0:	defff204 	addi	sp,sp,-56
81100aa4:	dfc00d15 	stw	ra,52(sp)
81100aa8:	df000c15 	stw	fp,48(sp)
81100aac:	df000c04 	addi	fp,sp,48
81100ab0:	2007883a 	mov	r3,r4
81100ab4:	2805883a 	mov	r2,r5
81100ab8:	e1bffe15 	stw	r6,-8(fp)
81100abc:	e1ffff15 	stw	r7,-4(fp)
81100ac0:	e0fffc05 	stb	r3,-16(fp)
81100ac4:	e0bffd05 	stb	r2,-12(fp)
    bool bSuccess;
    alt_u8 Config8;
    alt_u32 Value32=0, Mask32;
81100ac8:	e03ff515 	stw	zero,-44(fp)
    int i, nWait = 0, nZeroCnt;
81100acc:	e03ff815 	stw	zero,-32(fp)
    const int nMaxWait = 1000000;
81100ad0:	008003f4 	movhi	r2,15
81100ad4:	10909004 	addi	r2,r2,16960
81100ad8:	e0bffa15 	stw	r2,-24(fp)
    
    //
    Config8 = 0x80; 
81100adc:	00bfe004 	movi	r2,-128
81100ae0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bEN)?0x20:0x00;
81100ae4:	e0bffe17 	ldw	r2,-8(fp)
81100ae8:	10000226 	beq	r2,zero,81100af4 <POWER_SPI_RW+0x54>
81100aec:	00800804 	movi	r2,32
81100af0:	00000106 	br	81100af8 <POWER_SPI_RW+0x58>
81100af4:	0005883a 	mov	r2,zero
81100af8:	e0fff403 	ldbu	r3,-48(fp)
81100afc:	10c4b03a 	or	r2,r2,r3
81100b00:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSGL)?0x10:0x00;
81100b04:	e0800217 	ldw	r2,8(fp)
81100b08:	10000226 	beq	r2,zero,81100b14 <POWER_SPI_RW+0x74>
81100b0c:	00800404 	movi	r2,16
81100b10:	00000106 	br	81100b18 <POWER_SPI_RW+0x78>
81100b14:	0005883a 	mov	r2,zero
81100b18:	e0fff403 	ldbu	r3,-48(fp)
81100b1c:	10c4b03a 	or	r2,r2,r3
81100b20:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSIGN)?0x08:0x00;
81100b24:	e0bfff17 	ldw	r2,-4(fp)
81100b28:	10000226 	beq	r2,zero,81100b34 <POWER_SPI_RW+0x94>
81100b2c:	00800204 	movi	r2,8
81100b30:	00000106 	br	81100b38 <POWER_SPI_RW+0x98>
81100b34:	0005883a 	mov	r2,zero
81100b38:	e0fff403 	ldbu	r3,-48(fp)
81100b3c:	10c4b03a 	or	r2,r2,r3
81100b40:	e0bff405 	stb	r2,-48(fp)
    Config8 |= NextChannel & 0x07; // channel
81100b44:	e0bffd03 	ldbu	r2,-12(fp)
81100b48:	108001cc 	andi	r2,r2,7
81100b4c:	1007883a 	mov	r3,r2
81100b50:	e0bff403 	ldbu	r2,-48(fp)
81100b54:	1884b03a 	or	r2,r3,r2
81100b58:	e0bff405 	stb	r2,-48(fp)
    
    SPI_FO(0); // use internal conversion clock
81100b5c:	0007883a 	mov	r3,zero
81100b60:	00a00034 	movhi	r2,32768
81100b64:	10803404 	addi	r2,r2,208
81100b68:	10c00035 	stwio	r3,0(r2)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
81100b6c:	0007883a 	mov	r3,zero
81100b70:	00a00034 	movhi	r2,32768
81100b74:	10803c04 	addi	r2,r2,240
81100b78:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(IcIndex, 0);  // chip select: active
81100b7c:	e0bffc03 	ldbu	r2,-16(fp)
81100b80:	1000021e 	bne	r2,zero,81100b8c <POWER_SPI_RW+0xec>
81100b84:	00c00084 	movi	r3,2
81100b88:	00000106 	br	81100b90 <POWER_SPI_RW+0xf0>
81100b8c:	00c00044 	movi	r3,1
81100b90:	00a00034 	movhi	r2,32768
81100b94:	10803804 	addi	r2,r2,224
81100b98:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100b9c:	010003c4 	movi	r4,15
81100ba0:	1114ab80 	call	81114ab8 <usleep>
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81100ba4:	00000306 	br	81100bb4 <POWER_SPI_RW+0x114>
        nWait++;
81100ba8:	e0bff817 	ldw	r2,-32(fp)
81100bac:	10800044 	addi	r2,r2,1
81100bb0:	e0bff815 	stw	r2,-32(fp)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
    SPI_CS_N(IcIndex, 0);  // chip select: active
    SPI_DELAY;
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81100bb4:	00a00034 	movhi	r2,32768
81100bb8:	10804404 	addi	r2,r2,272
81100bbc:	10800037 	ldwio	r2,0(r2)
81100bc0:	1080004c 	andi	r2,r2,1
81100bc4:	10000326 	beq	r2,zero,81100bd4 <POWER_SPI_RW+0x134>
81100bc8:	e0fff817 	ldw	r3,-32(fp)
81100bcc:	e0bffa17 	ldw	r2,-24(fp)
81100bd0:	18bff516 	blt	r3,r2,81100ba8 <__reset+0xfb0e0ba8>
        nWait++;
    }
    
    if (SPI_SDO){
81100bd4:	00a00034 	movhi	r2,32768
81100bd8:	10804404 	addi	r2,r2,272
81100bdc:	10800037 	ldwio	r2,0(r2)
81100be0:	1080004c 	andi	r2,r2,1
81100be4:	10000626 	beq	r2,zero,81100c00 <POWER_SPI_RW+0x160>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
81100be8:	00c000c4 	movi	r3,3
81100bec:	00a00034 	movhi	r2,32768
81100bf0:	10803804 	addi	r2,r2,224
81100bf4:	10c00035 	stwio	r3,0(r2)
//        printf("Timeout \r\n");
        return FALSE;
81100bf8:	0005883a 	mov	r2,zero
81100bfc:	0000db06 	br	81100f6c <POWER_SPI_RW+0x4cc>
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81100c00:	e03ff715 	stw	zero,-36(fp)
81100c04:	00002406 	br	81100c98 <POWER_SPI_RW+0x1f8>
    // ignore EOC/ and DMY bits
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81100c08:	e0bff403 	ldbu	r2,-48(fp)
81100c0c:	10803fcc 	andi	r2,r2,255
81100c10:	1004d1fa 	srli	r2,r2,7
81100c14:	10c03fcc 	andi	r3,r2,255
81100c18:	00a00034 	movhi	r2,32768
81100c1c:	10804004 	addi	r2,r2,256
81100c20:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81100c24:	e0bff403 	ldbu	r2,-48(fp)
81100c28:	1085883a 	add	r2,r2,r2
81100c2c:	e0bff405 	stb	r2,-48(fp)
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81100c30:	e0bff517 	ldw	r2,-44(fp)
81100c34:	1085883a 	add	r2,r2,r2
81100c38:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81100c3c:	00a00034 	movhi	r2,32768
81100c40:	10804404 	addi	r2,r2,272
81100c44:	10800037 	ldwio	r2,0(r2)
81100c48:	1080004c 	andi	r2,r2,1
81100c4c:	1007883a 	mov	r3,r2
81100c50:	e0bff517 	ldw	r2,-44(fp)
81100c54:	10c4b03a 	or	r2,r2,r3
81100c58:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100c5c:	00c00044 	movi	r3,1
81100c60:	00a00034 	movhi	r2,32768
81100c64:	10803c04 	addi	r2,r2,240
81100c68:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100c6c:	010003c4 	movi	r4,15
81100c70:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100c74:	0007883a 	mov	r3,zero
81100c78:	00a00034 	movhi	r2,32768
81100c7c:	10803c04 	addi	r2,r2,240
81100c80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100c84:	010003c4 	movi	r4,15
81100c88:	1114ab80 	call	81114ab8 <usleep>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
//        printf("Timeout \r\n");
        return FALSE;
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
81100c8c:	e0bff717 	ldw	r2,-36(fp)
81100c90:	10800044 	addi	r2,r2,1
81100c94:	e0bff715 	stw	r2,-36(fp)
81100c98:	e0bff717 	ldw	r2,-36(fp)
81100c9c:	10800090 	cmplti	r2,r2,2
81100ca0:	103fd91e 	bne	r2,zero,81100c08 <__reset+0xfb0e0c08>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81100ca4:	e03ff715 	stw	zero,-36(fp)
81100ca8:	00002406 	br	81100d3c <POWER_SPI_RW+0x29c>
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
81100cac:	e0bff403 	ldbu	r2,-48(fp)
81100cb0:	10803fcc 	andi	r2,r2,255
81100cb4:	1004d1fa 	srli	r2,r2,7
81100cb8:	10c03fcc 	andi	r3,r2,255
81100cbc:	00a00034 	movhi	r2,32768
81100cc0:	10804004 	addi	r2,r2,256
81100cc4:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81100cc8:	e0bff403 	ldbu	r2,-48(fp)
81100ccc:	1085883a 	add	r2,r2,r2
81100cd0:	e0bff405 	stb	r2,-48(fp)
        
        Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
81100cd4:	e0bff517 	ldw	r2,-44(fp)
81100cd8:	1085883a 	add	r2,r2,r2
81100cdc:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
81100ce0:	00a00034 	movhi	r2,32768
81100ce4:	10804404 	addi	r2,r2,272
81100ce8:	10800037 	ldwio	r2,0(r2)
81100cec:	1080004c 	andi	r2,r2,1
81100cf0:	1007883a 	mov	r3,r2
81100cf4:	e0bff517 	ldw	r2,-44(fp)
81100cf8:	10c4b03a 	or	r2,r2,r3
81100cfc:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100d00:	00c00044 	movi	r3,1
81100d04:	00a00034 	movhi	r2,32768
81100d08:	10803c04 	addi	r2,r2,240
81100d0c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d10:	010003c4 	movi	r4,15
81100d14:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100d18:	0007883a 	mov	r3,zero
81100d1c:	00a00034 	movhi	r2,32768
81100d20:	10803c04 	addi	r2,r2,240
81100d24:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d28:	010003c4 	movi	r4,15
81100d2c:	1114ab80 	call	81114ab8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81100d30:	e0bff717 	ldw	r2,-36(fp)
81100d34:	10800044 	addi	r2,r2,1
81100d38:	e0bff715 	stw	r2,-36(fp)
81100d3c:	e0bff717 	ldw	r2,-36(fp)
81100d40:	10800210 	cmplti	r2,r2,8
81100d44:	103fd91e 	bne	r2,zero,81100cac <__reset+0xfb0e0cac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81100d48:	e03ff715 	stw	zero,-36(fp)
81100d4c:	00001a06 	br	81100db8 <POWER_SPI_RW+0x318>
    {
        Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
81100d50:	e0bff517 	ldw	r2,-44(fp)
81100d54:	1085883a 	add	r2,r2,r2
81100d58:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
81100d5c:	00a00034 	movhi	r2,32768
81100d60:	10804404 	addi	r2,r2,272
81100d64:	10800037 	ldwio	r2,0(r2)
81100d68:	1080004c 	andi	r2,r2,1
81100d6c:	1007883a 	mov	r3,r2
81100d70:	e0bff517 	ldw	r2,-44(fp)
81100d74:	10c4b03a 	or	r2,r2,r3
81100d78:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100d7c:	00c00044 	movi	r3,1
81100d80:	00a00034 	movhi	r2,32768
81100d84:	10803c04 	addi	r2,r2,240
81100d88:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100d8c:	010003c4 	movi	r4,15
81100d90:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100d94:	0007883a 	mov	r3,zero
81100d98:	00a00034 	movhi	r2,32768
81100d9c:	10803c04 	addi	r2,r2,240
81100da0:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100da4:	010003c4 	movi	r4,15
81100da8:	1114ab80 	call	81114ab8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
81100dac:	e0bff717 	ldw	r2,-36(fp)
81100db0:	10800044 	addi	r2,r2,1
81100db4:	e0bff715 	stw	r2,-36(fp)
81100db8:	e0bff717 	ldw	r2,-36(fp)
81100dbc:	10800210 	cmplti	r2,r2,8
81100dc0:	103fe31e 	bne	r2,zero,81100d50 <__reset+0xfb0e0d50>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81100dc4:	e03ff715 	stw	zero,-36(fp)
81100dc8:	00001a06 	br	81100e34 <POWER_SPI_RW+0x394>
    {
        Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
81100dcc:	e0bff517 	ldw	r2,-44(fp)
81100dd0:	1085883a 	add	r2,r2,r2
81100dd4:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_1.0 = sdo; // load lsb
81100dd8:	00a00034 	movhi	r2,32768
81100ddc:	10804404 	addi	r2,r2,272
81100de0:	10800037 	ldwio	r2,0(r2)
81100de4:	1080004c 	andi	r2,r2,1
81100de8:	1007883a 	mov	r3,r2
81100dec:	e0bff517 	ldw	r2,-44(fp)
81100df0:	10c4b03a 	or	r2,r2,r3
81100df4:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100df8:	00c00044 	movi	r3,1
81100dfc:	00a00034 	movhi	r2,32768
81100e00:	10803c04 	addi	r2,r2,240
81100e04:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e08:	010003c4 	movi	r4,15
81100e0c:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100e10:	0007883a 	mov	r3,zero
81100e14:	00a00034 	movhi	r2,32768
81100e18:	10803c04 	addi	r2,r2,240
81100e1c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e20:	010003c4 	movi	r4,15
81100e24:	1114ab80 	call	81114ab8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81100e28:	e0bff717 	ldw	r2,-36(fp)
81100e2c:	10800044 	addi	r2,r2,1
81100e30:	e0bff715 	stw	r2,-36(fp)
81100e34:	e0bff717 	ldw	r2,-36(fp)
81100e38:	10800210 	cmplti	r2,r2,8
81100e3c:	103fe31e 	bne	r2,zero,81100dcc <__reset+0xfb0e0dcc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81100e40:	e03ff715 	stw	zero,-36(fp)
81100e44:	00001a06 	br	81100eb0 <POWER_SPI_RW+0x410>
    {
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
81100e48:	e0bff517 	ldw	r2,-44(fp)
81100e4c:	1085883a 	add	r2,r2,r2
81100e50:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
81100e54:	00a00034 	movhi	r2,32768
81100e58:	10804404 	addi	r2,r2,272
81100e5c:	10800037 	ldwio	r2,0(r2)
81100e60:	1080004c 	andi	r2,r2,1
81100e64:	1007883a 	mov	r3,r2
81100e68:	e0bff517 	ldw	r2,-44(fp)
81100e6c:	10c4b03a 	or	r2,r2,r3
81100e70:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81100e74:	00c00044 	movi	r3,1
81100e78:	00a00034 	movhi	r2,32768
81100e7c:	10803c04 	addi	r2,r2,240
81100e80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e84:	010003c4 	movi	r4,15
81100e88:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81100e8c:	0007883a 	mov	r3,zero
81100e90:	00a00034 	movhi	r2,32768
81100e94:	10803c04 	addi	r2,r2,240
81100e98:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81100e9c:	010003c4 	movi	r4,15
81100ea0:	1114ab80 	call	81114ab8 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81100ea4:	e0bff717 	ldw	r2,-36(fp)
81100ea8:	10800044 	addi	r2,r2,1
81100eac:	e0bff715 	stw	r2,-36(fp)
81100eb0:	e0bff717 	ldw	r2,-36(fp)
81100eb4:	10800190 	cmplti	r2,r2,6
81100eb8:	103fe31e 	bne	r2,zero,81100e48 <__reset+0xfb0e0e48>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    SPI_SCK(1);
81100ebc:	00c00044 	movi	r3,1
81100ec0:	00a00034 	movhi	r2,32768
81100ec4:	10803c04 	addi	r2,r2,240
81100ec8:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100ecc:	010003c4 	movi	r4,15
81100ed0:	1114ab80 	call	81114ab8 <usleep>
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
81100ed4:	00c000c4 	movi	r3,3
81100ed8:	00a00034 	movhi	r2,32768
81100edc:	10803804 	addi	r2,r2,224
81100ee0:	10c00035 	stwio	r3,0(r2)
    
    // check parity
    nZeroCnt = 0;
81100ee4:	e03ff915 	stw	zero,-28(fp)
    Mask32 = 0x01;
81100ee8:	00800044 	movi	r2,1
81100eec:	e0bff615 	stw	r2,-40(fp)
    for(i=0;i<32;i++){
81100ef0:	e03ff715 	stw	zero,-36(fp)
81100ef4:	00000d06 	br	81100f2c <POWER_SPI_RW+0x48c>
        if ((Value32 & Mask32) == 0x00){
81100ef8:	e0fff517 	ldw	r3,-44(fp)
81100efc:	e0bff617 	ldw	r2,-40(fp)
81100f00:	1884703a 	and	r2,r3,r2
81100f04:	1000031e 	bne	r2,zero,81100f14 <POWER_SPI_RW+0x474>
            nZeroCnt++;
81100f08:	e0bff917 	ldw	r2,-28(fp)
81100f0c:	10800044 	addi	r2,r2,1
81100f10:	e0bff915 	stw	r2,-28(fp)
        }
        Mask32 <<= 1;
81100f14:	e0bff617 	ldw	r2,-40(fp)
81100f18:	1085883a 	add	r2,r2,r2
81100f1c:	e0bff615 	stw	r2,-40(fp)
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
    
    // check parity
    nZeroCnt = 0;
    Mask32 = 0x01;
    for(i=0;i<32;i++){
81100f20:	e0bff717 	ldw	r2,-36(fp)
81100f24:	10800044 	addi	r2,r2,1
81100f28:	e0bff715 	stw	r2,-36(fp)
81100f2c:	e0bff717 	ldw	r2,-36(fp)
81100f30:	10800810 	cmplti	r2,r2,32
81100f34:	103ff01e 	bne	r2,zero,81100ef8 <__reset+0xfb0e0ef8>
        if ((Value32 & Mask32) == 0x00){
            nZeroCnt++;
        }
        Mask32 <<= 1;
    }
    bSuccess = (nZeroCnt&0x01)?FALSE:TRUE;
81100f38:	e0bff917 	ldw	r2,-28(fp)
81100f3c:	1080004c 	andi	r2,r2,1
81100f40:	1005003a 	cmpeq	r2,r2,zero
81100f44:	10803fcc 	andi	r2,r2,255
81100f48:	e0bffb15 	stw	r2,-20(fp)
    if (!bSuccess){
81100f4c:	e0bffb17 	ldw	r2,-20(fp)
81100f50:	1000021e 	bne	r2,zero,81100f5c <POWER_SPI_RW+0x4bc>
//        printf("Parity Check Error \r\n");
        return FALSE;
81100f54:	0005883a 	mov	r2,zero
81100f58:	00000406 	br	81100f6c <POWER_SPI_RW+0x4cc>
    }        
    
    
    *pValue = Value32;
81100f5c:	e0800317 	ldw	r2,12(fp)
81100f60:	e0fff517 	ldw	r3,-44(fp)
81100f64:	10c00015 	stw	r3,0(r2)
    
    return bSuccess;
81100f68:	e0bffb17 	ldw	r2,-20(fp)
}
81100f6c:	e037883a 	mov	sp,fp
81100f70:	dfc00117 	ldw	ra,4(sp)
81100f74:	df000017 	ldw	fp,0(sp)
81100f78:	dec00204 	addi	sp,sp,8
81100f7c:	f800283a 	ret

81100f80 <v_spi_start>:
#define SPI_CS_N(x) IOWR_ALTERA_AVALON_PIO_DATA(RTCC_CS_N_BASE,x)
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(RTCC_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(RTCC_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(150)  // based on 50MHZ of CPU clock

void v_spi_start(void){
81100f80:	defffe04 	addi	sp,sp,-8
81100f84:	dfc00115 	stw	ra,4(sp)
81100f88:	df000015 	stw	fp,0(sp)
81100f8c:	d839883a 	mov	fp,sp
    //Pull CS_n Low to start communication
    SPI_SCK(0);
81100f90:	0007883a 	mov	r3,zero
81100f94:	00a00034 	movhi	r2,32768
81100f98:	10801c04 	addi	r2,r2,112
81100f9c:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
81100fa0:	0007883a 	mov	r3,zero
81100fa4:	00a00034 	movhi	r2,32768
81100fa8:	10801804 	addi	r2,r2,96
81100fac:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81100fb0:	01002584 	movi	r4,150
81100fb4:	1114ab80 	call	81114ab8 <usleep>
}
81100fb8:	0001883a 	nop
81100fbc:	e037883a 	mov	sp,fp
81100fc0:	dfc00117 	ldw	ra,4(sp)
81100fc4:	df000017 	ldw	fp,0(sp)
81100fc8:	dec00204 	addi	sp,sp,8
81100fcc:	f800283a 	ret

81100fd0 <v_spi_send_byte>:

void v_spi_send_byte(alt_u8 uc_data){
81100fd0:	defffc04 	addi	sp,sp,-16
81100fd4:	dfc00315 	stw	ra,12(sp)
81100fd8:	df000215 	stw	fp,8(sp)
81100fdc:	df000204 	addi	fp,sp,8
81100fe0:	2005883a 	mov	r2,r4
81100fe4:	e0bfff05 	stb	r2,-4(fp)

    alt_u8 i = 0;
81100fe8:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_data_mask = 0x80;
81100fec:	00bfe004 	movi	r2,-128
81100ff0:	e0bffe45 	stb	r2,-7(fp)

    for(i=0;i<8;i++)
81100ff4:	e03ffe05 	stb	zero,-8(fp)
81100ff8:	00001b06 	br	81101068 <v_spi_send_byte+0x98>
    {
        SPI_SDI((uc_data & uc_data_mask)?1:0);
81100ffc:	e0ffff03 	ldbu	r3,-4(fp)
81101000:	e0bffe43 	ldbu	r2,-7(fp)
81101004:	1884703a 	and	r2,r3,r2
81101008:	10803fcc 	andi	r2,r2,255
8110100c:	1004c03a 	cmpne	r2,r2,zero
81101010:	10c03fcc 	andi	r3,r2,255
81101014:	00a00034 	movhi	r2,32768
81101018:	10802004 	addi	r2,r2,128
8110101c:	10c00035 	stwio	r3,0(r2)
        uc_data_mask >>= 1;
81101020:	e0bffe43 	ldbu	r2,-7(fp)
81101024:	1004d07a 	srli	r2,r2,1
81101028:	e0bffe45 	stb	r2,-7(fp)

        SPI_SCK(1);//sck=1; // clock high
8110102c:	00c00044 	movi	r3,1
81101030:	00a00034 	movhi	r2,32768
81101034:	10801c04 	addi	r2,r2,112
81101038:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110103c:	01002584 	movi	r4,150
81101040:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
81101044:	0007883a 	mov	r3,zero
81101048:	00a00034 	movhi	r2,32768
8110104c:	10801c04 	addi	r2,r2,112
81101050:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81101054:	01002584 	movi	r4,150
81101058:	1114ab80 	call	81114ab8 <usleep>
void v_spi_send_byte(alt_u8 uc_data){

    alt_u8 i = 0;
    alt_u8 uc_data_mask = 0x80;

    for(i=0;i<8;i++)
8110105c:	e0bffe03 	ldbu	r2,-8(fp)
81101060:	10800044 	addi	r2,r2,1
81101064:	e0bffe05 	stb	r2,-8(fp)
81101068:	e0bffe03 	ldbu	r2,-8(fp)
8110106c:	10800230 	cmpltui	r2,r2,8
81101070:	103fe21e 	bne	r2,zero,81100ffc <__reset+0xfb0e0ffc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

}
81101074:	0001883a 	nop
81101078:	e037883a 	mov	sp,fp
8110107c:	dfc00117 	ldw	ra,4(sp)
81101080:	df000017 	ldw	fp,0(sp)
81101084:	dec00204 	addi	sp,sp,8
81101088:	f800283a 	ret

8110108c <uc_spi_get_byte>:

alt_u8 uc_spi_get_byte(void){
8110108c:	defffd04 	addi	sp,sp,-12
81101090:	dfc00215 	stw	ra,8(sp)
81101094:	df000115 	stw	fp,4(sp)
81101098:	df000104 	addi	fp,sp,4

    alt_u8 i = 0;
8110109c:	e03fff05 	stb	zero,-4(fp)
    alt_u8 uc_data = 0;
811010a0:	e03fff45 	stb	zero,-3(fp)

    for(i=0;i<8;i++) // read byte
811010a4:	e03fff05 	stb	zero,-4(fp)
811010a8:	00001a06 	br	81101114 <uc_spi_get_byte+0x88>
    {
        uc_data <<= 1;
811010ac:	e0bfff43 	ldbu	r2,-3(fp)
811010b0:	1085883a 	add	r2,r2,r2
811010b4:	e0bfff45 	stb	r2,-3(fp)
        uc_data |= SPI_SDO;
811010b8:	00a00034 	movhi	r2,32768
811010bc:	10802404 	addi	r2,r2,144
811010c0:	10800037 	ldwio	r2,0(r2)
811010c4:	1080004c 	andi	r2,r2,1
811010c8:	1007883a 	mov	r3,r2
811010cc:	e0bfff43 	ldbu	r2,-3(fp)
811010d0:	1884b03a 	or	r2,r3,r2
811010d4:	e0bfff45 	stb	r2,-3(fp)

        SPI_SCK(1);//sck=1; // clock high
811010d8:	00c00044 	movi	r3,1
811010dc:	00a00034 	movhi	r2,32768
811010e0:	10801c04 	addi	r2,r2,112
811010e4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811010e8:	01002584 	movi	r4,150
811010ec:	1114ab80 	call	81114ab8 <usleep>
        SPI_SCK(0);//sck=0; // clock low
811010f0:	0007883a 	mov	r3,zero
811010f4:	00a00034 	movhi	r2,32768
811010f8:	10801c04 	addi	r2,r2,112
811010fc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81101100:	01002584 	movi	r4,150
81101104:	1114ab80 	call	81114ab8 <usleep>
alt_u8 uc_spi_get_byte(void){

    alt_u8 i = 0;
    alt_u8 uc_data = 0;

    for(i=0;i<8;i++) // read byte
81101108:	e0bfff03 	ldbu	r2,-4(fp)
8110110c:	10800044 	addi	r2,r2,1
81101110:	e0bfff05 	stb	r2,-4(fp)
81101114:	e0bfff03 	ldbu	r2,-4(fp)
81101118:	10800230 	cmpltui	r2,r2,8
8110111c:	103fe31e 	bne	r2,zero,811010ac <__reset+0xfb0e10ac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    return uc_data;
81101120:	e0bfff43 	ldbu	r2,-3(fp)
}
81101124:	e037883a 	mov	sp,fp
81101128:	dfc00117 	ldw	ra,4(sp)
8110112c:	df000017 	ldw	fp,0(sp)
81101130:	dec00204 	addi	sp,sp,8
81101134:	f800283a 	ret

81101138 <v_spi_end>:

void v_spi_end(void){
81101138:	defffe04 	addi	sp,sp,-8
8110113c:	dfc00115 	stw	ra,4(sp)
81101140:	df000015 	stw	fp,0(sp)
81101144:	d839883a 	mov	fp,sp
    //Set CS_n to end communication
    SPI_SCK(0);
81101148:	0007883a 	mov	r3,zero
8110114c:	00a00034 	movhi	r2,32768
81101150:	10801c04 	addi	r2,r2,112
81101154:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
81101158:	01002584 	movi	r4,150
8110115c:	1114ab80 	call	81114ab8 <usleep>
    SPI_CS_N(1);
81101160:	00c00044 	movi	r3,1
81101164:	00a00034 	movhi	r2,32768
81101168:	10801804 	addi	r2,r2,96
8110116c:	10c00035 	stwio	r3,0(r2)
}
81101170:	0001883a 	nop
81101174:	e037883a 	mov	sp,fp
81101178:	dfc00117 	ldw	ra,4(sp)
8110117c:	df000017 	ldw	fp,0(sp)
81101180:	dec00204 	addi	sp,sp,8
81101184:	f800283a 	ret

81101188 <RTCC_SPI_R_MAC>:

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
81101188:	defff404 	addi	sp,sp,-48
8110118c:	dfc00b15 	stw	ra,44(sp)
81101190:	df000a15 	stw	fp,40(sp)
81101194:	df000a04 	addi	fp,sp,40
81101198:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
8110119c:	e03ff915 	stw	zero,-28(fp)

    alt_u8 uc_EUI48_B0 = 0;
811011a0:	e03ffa05 	stb	zero,-24(fp)
    alt_u8 uc_EUI48_B1 = 0;
811011a4:	e03ffa45 	stb	zero,-23(fp)
    alt_u8 uc_EUI48_B2 = 0;
811011a8:	e03ffa85 	stb	zero,-22(fp)
    alt_u8 uc_EUI48_B3 = 0;
811011ac:	e03ffac5 	stb	zero,-21(fp)
    alt_u8 uc_EUI48_B4 = 0;
811011b0:	e03ffb05 	stb	zero,-20(fp)
    alt_u8 uc_EUI48_B5 = 0;
811011b4:	e03ffb45 	stb	zero,-19(fp)

    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
811011b8:	00800084 	movi	r2,2
811011bc:	e0bffb85 	stb	r2,-18(fp)
    const alt_u8 uc_EUI48_B1_addr = 0x03;
811011c0:	008000c4 	movi	r2,3
811011c4:	e0bffbc5 	stb	r2,-17(fp)
    const alt_u8 uc_EUI48_B2_addr = 0x04;
811011c8:	00800104 	movi	r2,4
811011cc:	e0bffc05 	stb	r2,-16(fp)
    const alt_u8 uc_EUI48_B3_addr = 0x05;
811011d0:	00800144 	movi	r2,5
811011d4:	e0bffc45 	stb	r2,-15(fp)
    const alt_u8 uc_EUI48_B4_addr = 0x06;
811011d8:	00800184 	movi	r2,6
811011dc:	e0bffc85 	stb	r2,-14(fp)
    const alt_u8 uc_EUI48_B5_addr = 0x07;
811011e0:	008001c4 	movi	r2,7
811011e4:	e0bffcc5 	stb	r2,-13(fp)

    const alt_u8 uc_IDREAD_cmd = 0x33;
811011e8:	00800cc4 	movi	r2,51
811011ec:	e0bffd05 	stb	r2,-12(fp)

    int i = 0;
811011f0:	e03ffe15 	stw	zero,-8(fp)
    
    // Start Communication
    v_spi_start();
811011f4:	1100f800 	call	81100f80 <v_spi_start>

    //Send IDREAD (0011 0011)
    v_spi_send_byte(uc_IDREAD_cmd);
811011f8:	e0bffd03 	ldbu	r2,-12(fp)
811011fc:	1009883a 	mov	r4,r2
81101200:	1100fd00 	call	81100fd0 <v_spi_send_byte>

    //Send Address (0x02 - 0x07)
    v_spi_send_byte(uc_EUI48_B0_addr);
81101204:	e0bffb83 	ldbu	r2,-18(fp)
81101208:	1009883a 	mov	r4,r2
8110120c:	1100fd00 	call	81100fd0 <v_spi_send_byte>

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = uc_spi_get_byte();
81101210:	110108c0 	call	8110108c <uc_spi_get_byte>
81101214:	e0bffa05 	stb	r2,-24(fp)
    uc_EUI48_B1 = uc_spi_get_byte();
81101218:	110108c0 	call	8110108c <uc_spi_get_byte>
8110121c:	e0bffa45 	stb	r2,-23(fp)
    uc_EUI48_B2 = uc_spi_get_byte();
81101220:	110108c0 	call	8110108c <uc_spi_get_byte>
81101224:	e0bffa85 	stb	r2,-22(fp)
    uc_EUI48_B3 = uc_spi_get_byte();
81101228:	110108c0 	call	8110108c <uc_spi_get_byte>
8110122c:	e0bffac5 	stb	r2,-21(fp)
    uc_EUI48_B4 = uc_spi_get_byte();
81101230:	110108c0 	call	8110108c <uc_spi_get_byte>
81101234:	e0bffb05 	stb	r2,-20(fp)
    uc_EUI48_B5 = uc_spi_get_byte();
81101238:	110108c0 	call	8110108c <uc_spi_get_byte>
8110123c:	e0bffb45 	stb	r2,-19(fp)

    // End communication
    v_spi_end();
81101240:	11011380 	call	81101138 <v_spi_end>

    bSuccess = TRUE;
81101244:	00800044 	movi	r2,1
81101248:	e0bff915 	stw	r2,-28(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
8110124c:	e0bfff17 	ldw	r2,-4(fp)
81101250:	e0fffa03 	ldbu	r3,-24(fp)
81101254:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
81101258:	e0bfff17 	ldw	r2,-4(fp)
8110125c:	10800044 	addi	r2,r2,1
81101260:	e0fffa43 	ldbu	r3,-23(fp)
81101264:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
81101268:	e0bfff17 	ldw	r2,-4(fp)
8110126c:	10800084 	addi	r2,r2,2
81101270:	e0fffa83 	ldbu	r3,-22(fp)
81101274:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
81101278:	e0bfff17 	ldw	r2,-4(fp)
8110127c:	108000c4 	addi	r2,r2,3
81101280:	e0fffac3 	ldbu	r3,-21(fp)
81101284:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
81101288:	e0bfff17 	ldw	r2,-4(fp)
8110128c:	10800104 	addi	r2,r2,4
81101290:	e0fffb03 	ldbu	r3,-20(fp)
81101294:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
81101298:	e0bfff17 	ldw	r2,-4(fp)
8110129c:	10800144 	addi	r2,r2,5
811012a0:	e0fffb43 	ldbu	r3,-19(fp)
811012a4:	10c00005 	stb	r3,0(r2)

    printf("RTCC EUI-48 MAC Address: 0x%02x:%02x:%02x:%02x:%02x:%02x \n", uc_EUI48_B0, uc_EUI48_B1, uc_EUI48_B2, uc_EUI48_B3, uc_EUI48_B4, uc_EUI48_B5);
811012a8:	e17ffa03 	ldbu	r5,-24(fp)
811012ac:	e1bffa43 	ldbu	r6,-23(fp)
811012b0:	e1fffa83 	ldbu	r7,-22(fp)
811012b4:	e0bffac3 	ldbu	r2,-21(fp)
811012b8:	e0fffb03 	ldbu	r3,-20(fp)
811012bc:	e13ffb43 	ldbu	r4,-19(fp)
811012c0:	d9000215 	stw	r4,8(sp)
811012c4:	d8c00115 	stw	r3,4(sp)
811012c8:	d8800015 	stw	r2,0(sp)
811012cc:	012044b4 	movhi	r4,33042
811012d0:	2125fe04 	addi	r4,r4,-26632
811012d4:	110801c0 	call	8110801c <printf>

    return bSuccess;
811012d8:	e0bff917 	ldw	r2,-28(fp)
}
811012dc:	e037883a 	mov	sp,fp
811012e0:	dfc00117 	ldw	ra,4(sp)
811012e4:	df000017 	ldw	fp,0(sp)
811012e8:	dec00204 	addi	sp,sp,8
811012ec:	f800283a 	ret

811012f0 <SSDP_CONFIG>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configurao no especificada
 *
 */
bool SSDP_CONFIG(alt_u8 SsdpConfig){
811012f0:	defffd04 	addi	sp,sp,-12
811012f4:	df000215 	stw	fp,8(sp)
811012f8:	df000204 	addi	fp,sp,8
811012fc:	2005883a 	mov	r2,r4
81101300:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
81101304:	e0bfff03 	ldbu	r2,-4(fp)
81101308:	10c00168 	cmpgeui	r3,r2,5
8110130c:	18001c1e 	bne	r3,zero,81101380 <SSDP_CONFIG+0x90>
81101310:	100690ba 	slli	r3,r2,2
81101314:	00a04434 	movhi	r2,33040
81101318:	1084ca04 	addi	r2,r2,4904
8110131c:	1885883a 	add	r2,r3,r2
81101320:	10800017 	ldw	r2,0(r2)
81101324:	1000683a 	jmp	r2
81101328:	8110133c 	xorhi	r4,r16,16460
8110132c:	81101348 	cmpgei	r4,r16,16461
81101330:	81101354 	ori	r4,r16,16461
81101334:	81101368 	cmpgeui	r4,r16,16461
81101338:	81101378 	rdprs	r4,r16,16461
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
8110133c:	00800cc4 	movi	r2,51
81101340:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101344:	00001006 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
81101348:	00801544 	movi	r2,85
8110134c:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101350:	00000d06 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
81101354:	d0e01703 	ldbu	r3,-32676(gp)
81101358:	00bff744 	movi	r2,-35
8110135c:	1884703a 	and	r2,r3,r2
81101360:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101364:	00000806 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
81101368:	d0a01703 	ldbu	r2,-32676(gp)
8110136c:	10800894 	ori	r2,r2,34
81101370:	d0a01705 	stb	r2,-32676(gp)
	    break;
81101374:	00000406 	br	81101388 <SSDP_CONFIG+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
81101378:	d0201705 	stb	zero,-32676(gp)
	    break;
8110137c:	00000206 	br	81101388 <SSDP_CONFIG+0x98>
		
		default:
		    return FALSE;
81101380:	0005883a 	mov	r2,zero
81101384:	00000806 	br	811013a8 <SSDP_CONFIG+0xb8>
	}

	alt_u32 *pSsdpAddr = SSDP_BASE;
81101388:	00a00034 	movhi	r2,32768
8110138c:	10808004 	addi	r2,r2,512
81101390:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
81101394:	d0a01703 	ldbu	r2,-32676(gp)
81101398:	10c03fcc 	andi	r3,r2,255
8110139c:	e0bffe17 	ldw	r2,-8(fp)
811013a0:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
811013a4:	00800044 	movi	r2,1
}
811013a8:	e037883a 	mov	sp,fp
811013ac:	df000017 	ldw	fp,0(sp)
811013b0:	dec00104 	addi	sp,sp,4
811013b4:	f800283a 	ret

811013b8 <SSDP_UPDATE>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool SSDP_UPDATE(alt_u8 SsdpData){
811013b8:	defffd04 	addi	sp,sp,-12
811013bc:	df000215 	stw	fp,8(sp)
811013c0:	df000204 	addi	fp,sp,8
811013c4:	2005883a 	mov	r2,r4
811013c8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = SSDP_BASE;
811013cc:	00a00034 	movhi	r2,32768
811013d0:	10808004 	addi	r2,r2,512
811013d4:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
811013d8:	e0bffe17 	ldw	r2,-8(fp)
811013dc:	10800104 	addi	r2,r2,4
811013e0:	e0ffff03 	ldbu	r3,-4(fp)
811013e4:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
811013e8:	00800044 	movi	r2,1
}
811013ec:	e037883a 	mov	sp,fp
811013f0:	df000017 	ldw	fp,0(sp)
811013f4:	dec00104 	addi	sp,sp,4
811013f8:	f800283a 	ret

811013fc <SPWC_WRITE_REG32>:
	alt_u32 ul_spwc_g_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_g_spacewire_link_control_status_register_value = 0x00000000;
	alt_u32 ul_spwc_h_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_h_spacewire_link_control_status_register_value = 0x00000000;

	void SPWC_WRITE_REG32(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811013fc:	defffb04 	addi	sp,sp,-20
81101400:	df000415 	stw	fp,16(sp)
81101404:	df000404 	addi	fp,sp,16
81101408:	2007883a 	mov	r3,r4
8110140c:	2805883a 	mov	r2,r5
81101410:	e1bfff15 	stw	r6,-4(fp)
81101414:	e0fffd05 	stb	r3,-12(fp)
81101418:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
8110141c:	00a04834 	movhi	r2,33056
81101420:	10950004 	addi	r2,r2,21504
81101424:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81101428:	e0bffd07 	ldb	r2,-12(fp)
8110142c:	10bfefc4 	addi	r2,r2,-65
81101430:	10c00228 	cmpgeui	r3,r2,8
81101434:	18002e1e 	bne	r3,zero,811014f0 <SPWC_WRITE_REG32+0xf4>
81101438:	100690ba 	slli	r3,r2,2
8110143c:	00a04434 	movhi	r2,33040
81101440:	10851404 	addi	r2,r2,5200
81101444:	1885883a 	add	r2,r3,r2
81101448:	10800017 	ldw	r2,0(r2)
8110144c:	1000683a 	jmp	r2
81101450:	81101470 	cmpltui	r4,r16,16465
81101454:	81101480 	call	88110148 <__reset+0x20f0148>
81101458:	81101490 	cmplti	r4,r16,16466
8110145c:	811014a0 	cmpeqi	r4,r16,16466
81101460:	811014b0 	cmpltui	r4,r16,16466
81101464:	811014c0 	call	8811014c <__reset+0x20f014c>
81101468:	811014d0 	cmplti	r4,r16,16467
8110146c:	811014e0 	cmpeqi	r4,r16,16467
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81101470:	00a04834 	movhi	r2,33056
81101474:	10950004 	addi	r2,r2,21504
81101478:	e0bffc15 	stw	r2,-16(fp)
			break;
8110147c:	00001c06 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
81101480:	00a04834 	movhi	r2,33056
81101484:	10940004 	addi	r2,r2,20480
81101488:	e0bffc15 	stw	r2,-16(fp)
			break;
8110148c:	00001806 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
81101490:	00a04834 	movhi	r2,33056
81101494:	10930004 	addi	r2,r2,19456
81101498:	e0bffc15 	stw	r2,-16(fp)
			break;
8110149c:	00001406 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
811014a0:	00a04834 	movhi	r2,33056
811014a4:	10920004 	addi	r2,r2,18432
811014a8:	e0bffc15 	stw	r2,-16(fp)
			break;
811014ac:	00001006 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
811014b0:	00a04834 	movhi	r2,33056
811014b4:	10910004 	addi	r2,r2,17408
811014b8:	e0bffc15 	stw	r2,-16(fp)
			break;
811014bc:	00000c06 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
811014c0:	00a04834 	movhi	r2,33056
811014c4:	10900004 	addi	r2,r2,16384
811014c8:	e0bffc15 	stw	r2,-16(fp)
			break;
811014cc:	00000806 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
811014d0:	00a04834 	movhi	r2,33056
811014d4:	108f0004 	addi	r2,r2,15360
811014d8:	e0bffc15 	stw	r2,-16(fp)
			break;
811014dc:	00000406 	br	811014f0 <SPWC_WRITE_REG32+0xf4>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
811014e0:	00a04834 	movhi	r2,33056
811014e4:	108e0004 	addi	r2,r2,14336
811014e8:	e0bffc15 	stw	r2,-16(fp)
			break;
811014ec:	0001883a 	nop
		}
		*(pSpwcAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
811014f0:	e0bffe03 	ldbu	r2,-8(fp)
811014f4:	1085883a 	add	r2,r2,r2
811014f8:	1085883a 	add	r2,r2,r2
811014fc:	1007883a 	mov	r3,r2
81101500:	e0bffc17 	ldw	r2,-16(fp)
81101504:	10c5883a 	add	r2,r2,r3
81101508:	e0ffff17 	ldw	r3,-4(fp)
8110150c:	10c00015 	stw	r3,0(r2)
	}
81101510:	0001883a 	nop
81101514:	e037883a 	mov	sp,fp
81101518:	df000017 	ldw	fp,0(sp)
8110151c:	dec00104 	addi	sp,sp,4
81101520:	f800283a 	ret

81101524 <SPWC_READ_REG32>:

	alt_u32 SPWC_READ_REG32(char c_SpwID, alt_u8 uc_RegisterAddress){
81101524:	defffb04 	addi	sp,sp,-20
81101528:	df000415 	stw	fp,16(sp)
8110152c:	df000404 	addi	fp,sp,16
81101530:	2007883a 	mov	r3,r4
81101534:	2805883a 	mov	r2,r5
81101538:	e0fffe05 	stb	r3,-8(fp)
8110153c:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81101540:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81101544:	00a04834 	movhi	r2,33056
81101548:	10950004 	addi	r2,r2,21504
8110154c:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81101550:	e0bffe07 	ldb	r2,-8(fp)
81101554:	10bfefc4 	addi	r2,r2,-65
81101558:	10c00228 	cmpgeui	r3,r2,8
8110155c:	18002e1e 	bne	r3,zero,81101618 <SPWC_READ_REG32+0xf4>
81101560:	100690ba 	slli	r3,r2,2
81101564:	00a04434 	movhi	r2,33040
81101568:	10855e04 	addi	r2,r2,5496
8110156c:	1885883a 	add	r2,r3,r2
81101570:	10800017 	ldw	r2,0(r2)
81101574:	1000683a 	jmp	r2
81101578:	81101598 	cmpnei	r4,r16,16470
8110157c:	811015a8 	cmpgeui	r4,r16,16470
81101580:	811015b8 	rdprs	r4,r16,16470
81101584:	811015c8 	cmpgei	r4,r16,16471
81101588:	811015d8 	cmpnei	r4,r16,16471
8110158c:	811015e8 	cmpgeui	r4,r16,16471
81101590:	811015f8 	rdprs	r4,r16,16471
81101594:	81101608 	cmpgei	r4,r16,16472
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81101598:	00a04834 	movhi	r2,33056
8110159c:	10950004 	addi	r2,r2,21504
811015a0:	e0bffc15 	stw	r2,-16(fp)
			break;
811015a4:	00001c06 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
811015a8:	00a04834 	movhi	r2,33056
811015ac:	10940004 	addi	r2,r2,20480
811015b0:	e0bffc15 	stw	r2,-16(fp)
			break;
811015b4:	00001806 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
811015b8:	00a04834 	movhi	r2,33056
811015bc:	10930004 	addi	r2,r2,19456
811015c0:	e0bffc15 	stw	r2,-16(fp)
			break;
811015c4:	00001406 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
811015c8:	00a04834 	movhi	r2,33056
811015cc:	10920004 	addi	r2,r2,18432
811015d0:	e0bffc15 	stw	r2,-16(fp)
			break;
811015d4:	00001006 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
811015d8:	00a04834 	movhi	r2,33056
811015dc:	10910004 	addi	r2,r2,17408
811015e0:	e0bffc15 	stw	r2,-16(fp)
			break;
811015e4:	00000c06 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
811015e8:	00a04834 	movhi	r2,33056
811015ec:	10900004 	addi	r2,r2,16384
811015f0:	e0bffc15 	stw	r2,-16(fp)
			break;
811015f4:	00000806 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
811015f8:	00a04834 	movhi	r2,33056
811015fc:	108f0004 	addi	r2,r2,15360
81101600:	e0bffc15 	stw	r2,-16(fp)
			break;
81101604:	00000406 	br	81101618 <SPWC_READ_REG32+0xf4>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
81101608:	00a04834 	movhi	r2,33056
8110160c:	108e0004 	addi	r2,r2,14336
81101610:	e0bffc15 	stw	r2,-16(fp)
			break;
81101614:	0001883a 	nop
		}
		RegisterValue = *(pSpwcAddr + (alt_u32)uc_RegisterAddress);
81101618:	e0bfff03 	ldbu	r2,-4(fp)
8110161c:	1085883a 	add	r2,r2,r2
81101620:	1085883a 	add	r2,r2,r2
81101624:	1007883a 	mov	r3,r2
81101628:	e0bffc17 	ldw	r2,-16(fp)
8110162c:	10c5883a 	add	r2,r2,r3
81101630:	10800017 	ldw	r2,0(r2)
81101634:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81101638:	e0bffd17 	ldw	r2,-12(fp)
	}
8110163c:	e037883a 	mov	sp,fp
81101640:	df000017 	ldw	fp,0(sp)
81101644:	dec00104 	addi	sp,sp,4
81101648:	f800283a 	ret

8110164c <b_SpaceWire_Interface_Write_Register>:

	bool b_SpaceWire_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
8110164c:	defffa04 	addi	sp,sp,-24
81101650:	dfc00515 	stw	ra,20(sp)
81101654:	df000415 	stw	fp,16(sp)
81101658:	df000404 	addi	fp,sp,16
8110165c:	2007883a 	mov	r3,r4
81101660:	2805883a 	mov	r2,r5
81101664:	e1bfff15 	stw	r6,-4(fp)
81101668:	e0fffd05 	stb	r3,-12(fp)
8110166c:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81101670:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81101674:	e0bffe03 	ldbu	r2,-8(fp)
81101678:	108000e8 	cmpgeui	r2,r2,3
8110167c:	1000081e 	bne	r2,zero,811016a0 <b_SpaceWire_Interface_Write_Register+0x54>
			SPWC_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
81101680:	e0bffd07 	ldb	r2,-12(fp)
81101684:	e0fffe03 	ldbu	r3,-8(fp)
81101688:	e1bfff17 	ldw	r6,-4(fp)
8110168c:	180b883a 	mov	r5,r3
81101690:	1009883a 	mov	r4,r2
81101694:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
			bSuccess = TRUE;
81101698:	00800044 	movi	r2,1
8110169c:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
811016a0:	e0bffc17 	ldw	r2,-16(fp)
	}
811016a4:	e037883a 	mov	sp,fp
811016a8:	dfc00117 	ldw	ra,4(sp)
811016ac:	df000017 	ldw	fp,0(sp)
811016b0:	dec00204 	addi	sp,sp,8
811016b4:	f800283a 	ret

811016b8 <ul_SpaceWire_Interface_Read_Register>:

	alt_u32 ul_SpaceWire_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
811016b8:	defffb04 	addi	sp,sp,-20
811016bc:	dfc00415 	stw	ra,16(sp)
811016c0:	df000315 	stw	fp,12(sp)
811016c4:	df000304 	addi	fp,sp,12
811016c8:	2007883a 	mov	r3,r4
811016cc:	2805883a 	mov	r2,r5
811016d0:	e0fffe05 	stb	r3,-8(fp)
811016d4:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
811016d8:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
811016dc:	e0bfff03 	ldbu	r2,-4(fp)
811016e0:	108000e8 	cmpgeui	r2,r2,3
811016e4:	1000061e 	bne	r2,zero,81101700 <ul_SpaceWire_Interface_Read_Register+0x48>
			ul_RegisterValue = SPWC_READ_REG32(c_SpwID, uc_RegisterAddress);
811016e8:	e0bffe07 	ldb	r2,-8(fp)
811016ec:	e0ffff03 	ldbu	r3,-4(fp)
811016f0:	180b883a 	mov	r5,r3
811016f4:	1009883a 	mov	r4,r2
811016f8:	11015240 	call	81101524 <SPWC_READ_REG32>
811016fc:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
81101700:	e0bffd17 	ldw	r2,-12(fp)
	}
81101704:	e037883a 	mov	sp,fp
81101708:	dfc00117 	ldw	ra,4(sp)
8110170c:	df000017 	ldw	fp,0(sp)
81101710:	dec00204 	addi	sp,sp,8
81101714:	f800283a 	ret

81101718 <b_SpaceWire_Interface_Enable_Control>:

	bool b_SpaceWire_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
81101718:	defff804 	addi	sp,sp,-32
8110171c:	dfc00715 	stw	ra,28(sp)
81101720:	df000615 	stw	fp,24(sp)
81101724:	df000604 	addi	fp,sp,24
81101728:	2007883a 	mov	r3,r4
8110172c:	2805883a 	mov	r2,r5
81101730:	e1bfff15 	stw	r6,-4(fp)
81101734:	e0fffd05 	stb	r3,-12(fp)
81101738:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
8110173c:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_CODEC_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_RX_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_TX_ENABLE_CONTROL_BIT_MASK;
81101740:	0081c004 	movi	r2,1792
81101744:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101748:	d0a01804 	addi	r2,gp,-32672
8110174c:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81101750:	e0bffd07 	ldb	r2,-12(fp)
81101754:	10bfefc4 	addi	r2,r2,-65
81101758:	10c00228 	cmpgeui	r3,r2,8
8110175c:	1800361e 	bne	r3,zero,81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
81101760:	100690ba 	slli	r3,r2,2
81101764:	00a04434 	movhi	r2,33040
81101768:	1085de04 	addi	r2,r2,6008
8110176c:	1885883a 	add	r2,r3,r2
81101770:	10800017 	ldw	r2,0(r2)
81101774:	1000683a 	jmp	r2
81101778:	81101798 	cmpnei	r4,r16,16478
8110177c:	811017ac 	andhi	r4,r16,16478
81101780:	811017c0 	call	8811017c <__reset+0x20f017c>
81101784:	811017d4 	ori	r4,r16,16479
81101788:	811017e8 	cmpgeui	r4,r16,16479
8110178c:	811017fc 	xorhi	r4,r16,16479
81101790:	81101810 	cmplti	r4,r16,16480
81101794:	81101824 	muli	r4,r16,16480
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101798:	d0a01804 	addi	r2,gp,-32672
8110179c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811017a0:	00800044 	movi	r2,1
811017a4:	e0bffa15 	stw	r2,-24(fp)
			break;
811017a8:	00002306 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
811017ac:	d0a01a04 	addi	r2,gp,-32664
811017b0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811017b4:	00800044 	movi	r2,1
811017b8:	e0bffa15 	stw	r2,-24(fp)
			break;
811017bc:	00001e06 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
811017c0:	d0a01c04 	addi	r2,gp,-32656
811017c4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811017c8:	00800044 	movi	r2,1
811017cc:	e0bffa15 	stw	r2,-24(fp)
			break;
811017d0:	00001906 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
811017d4:	d0a01e04 	addi	r2,gp,-32648
811017d8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811017dc:	00800044 	movi	r2,1
811017e0:	e0bffa15 	stw	r2,-24(fp)
			break;
811017e4:	00001406 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
811017e8:	d0a02004 	addi	r2,gp,-32640
811017ec:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811017f0:	00800044 	movi	r2,1
811017f4:	e0bffa15 	stw	r2,-24(fp)
			break;
811017f8:	00000f06 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
811017fc:	d0a02204 	addi	r2,gp,-32632
81101800:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101804:	00800044 	movi	r2,1
81101808:	e0bffa15 	stw	r2,-24(fp)
			break;
8110180c:	00000a06 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101810:	d0a02404 	addi	r2,gp,-32624
81101814:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101818:	00800044 	movi	r2,1
8110181c:	e0bffa15 	stw	r2,-24(fp)
			break;
81101820:	00000506 	br	81101838 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101824:	d0a02604 	addi	r2,gp,-32616
81101828:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110182c:	00800044 	movi	r2,1
81101830:	e0bffa15 	stw	r2,-24(fp)
			break;
81101834:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
81101838:	e0bffa17 	ldw	r2,-24(fp)
8110183c:	10800058 	cmpnei	r2,r2,1
81101840:	10002b1e 	bne	r2,zero,811018f0 <b_SpaceWire_Interface_Enable_Control+0x1d8>
81101844:	e0ffff17 	ldw	r3,-4(fp)
81101848:	e0bffc17 	ldw	r2,-16(fp)
8110184c:	1884703a 	and	r2,r3,r2
81101850:	10002726 	beq	r2,zero,811018f0 <b_SpaceWire_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81101854:	e0bffe03 	ldbu	r2,-8(fp)
81101858:	10000326 	beq	r2,zero,81101868 <b_SpaceWire_Interface_Enable_Control+0x150>
8110185c:	10800060 	cmpeqi	r2,r2,1
81101860:	1000121e 	bne	r2,zero,811018ac <b_SpaceWire_Interface_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81101864:	00002306 	br	811018f4 <b_SpaceWire_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_EnableMask;
81101868:	e0bffb17 	ldw	r2,-20(fp)
8110186c:	10c00017 	ldw	r3,0(r2)
81101870:	e0bfff17 	ldw	r2,-4(fp)
81101874:	0084303a 	nor	r2,zero,r2
81101878:	1886703a 	and	r3,r3,r2
8110187c:	e0bffb17 	ldw	r2,-20(fp)
81101880:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101884:	e0fffd07 	ldb	r3,-12(fp)
81101888:	e0bffb17 	ldw	r2,-20(fp)
8110188c:	10800017 	ldw	r2,0(r2)
81101890:	100d883a 	mov	r6,r2
81101894:	000b883a 	mov	r5,zero
81101898:	1809883a 	mov	r4,r3
8110189c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811018a0:	00800044 	movi	r2,1
811018a4:	e0bffa15 	stw	r2,-24(fp)
				break;
811018a8:	00001006 	br	811018ec <b_SpaceWire_Interface_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_EnableMask;
811018ac:	e0bffb17 	ldw	r2,-20(fp)
811018b0:	10c00017 	ldw	r3,0(r2)
811018b4:	e0bfff17 	ldw	r2,-4(fp)
811018b8:	1886b03a 	or	r3,r3,r2
811018bc:	e0bffb17 	ldw	r2,-20(fp)
811018c0:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811018c4:	e0fffd07 	ldb	r3,-12(fp)
811018c8:	e0bffb17 	ldw	r2,-20(fp)
811018cc:	10800017 	ldw	r2,0(r2)
811018d0:	100d883a 	mov	r6,r2
811018d4:	000b883a 	mov	r5,zero
811018d8:	1809883a 	mov	r4,r3
811018dc:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811018e0:	00800044 	movi	r2,1
811018e4:	e0bffa15 	stw	r2,-24(fp)
				break;
811018e8:	0001883a 	nop

			}
		} else {
811018ec:	00000106 	br	811018f4 <b_SpaceWire_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
811018f0:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811018f4:	e0bffa17 	ldw	r2,-24(fp)
	}
811018f8:	e037883a 	mov	sp,fp
811018fc:	dfc00117 	ldw	ra,4(sp)
81101900:	df000017 	ldw	fp,0(sp)
81101904:	dec00204 	addi	sp,sp,8
81101908:	f800283a 	ret

8110190c <b_SpaceWire_Interface_Mode_Control>:

	bool b_SpaceWire_Interface_Mode_Control(char c_SpwID, alt_u8 uc_InterfaceMode){
8110190c:	defffa04 	addi	sp,sp,-24
81101910:	dfc00515 	stw	ra,20(sp)
81101914:	df000415 	stw	fp,16(sp)
81101918:	df000404 	addi	fp,sp,16
8110191c:	2007883a 	mov	r3,r4
81101920:	2805883a 	mov	r2,r5
81101924:	e0fffe05 	stb	r3,-8(fp)
81101928:	e0bfff05 	stb	r2,-4(fp)
		bool bSuccess = FALSE;
8110192c:	e03ffc15 	stw	zero,-16(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101930:	d0a01804 	addi	r2,gp,-32672
81101934:	e0bffd15 	stw	r2,-12(fp)
		switch (c_SpwID) {
81101938:	e0bffe07 	ldb	r2,-8(fp)
8110193c:	10bfefc4 	addi	r2,r2,-65
81101940:	10c00228 	cmpgeui	r3,r2,8
81101944:	1800361e 	bne	r3,zero,81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
81101948:	100690ba 	slli	r3,r2,2
8110194c:	00a04434 	movhi	r2,33040
81101950:	10865804 	addi	r2,r2,6496
81101954:	1885883a 	add	r2,r3,r2
81101958:	10800017 	ldw	r2,0(r2)
8110195c:	1000683a 	jmp	r2
81101960:	81101980 	call	88110198 <__reset+0x20f0198>
81101964:	81101994 	ori	r4,r16,16486
81101968:	811019a8 	cmpgeui	r4,r16,16486
8110196c:	811019bc 	xorhi	r4,r16,16486
81101970:	811019d0 	cmplti	r4,r16,16487
81101974:	811019e4 	muli	r4,r16,16487
81101978:	811019f8 	rdprs	r4,r16,16487
8110197c:	81101a0c 	andi	r4,r16,16488
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101980:	d0a01804 	addi	r2,gp,-32672
81101984:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101988:	00800044 	movi	r2,1
8110198c:	e0bffc15 	stw	r2,-16(fp)
			break;
81101990:	00002306 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101994:	d0a01a04 	addi	r2,gp,-32664
81101998:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
8110199c:	00800044 	movi	r2,1
811019a0:	e0bffc15 	stw	r2,-16(fp)
			break;
811019a4:	00001e06 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
811019a8:	d0a01c04 	addi	r2,gp,-32656
811019ac:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811019b0:	00800044 	movi	r2,1
811019b4:	e0bffc15 	stw	r2,-16(fp)
			break;
811019b8:	00001906 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
811019bc:	d0a01e04 	addi	r2,gp,-32648
811019c0:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811019c4:	00800044 	movi	r2,1
811019c8:	e0bffc15 	stw	r2,-16(fp)
			break;
811019cc:	00001406 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
811019d0:	d0a02004 	addi	r2,gp,-32640
811019d4:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811019d8:	00800044 	movi	r2,1
811019dc:	e0bffc15 	stw	r2,-16(fp)
			break;
811019e0:	00000f06 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
811019e4:	d0a02204 	addi	r2,gp,-32632
811019e8:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811019ec:	00800044 	movi	r2,1
811019f0:	e0bffc15 	stw	r2,-16(fp)
			break;
811019f4:	00000a06 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
811019f8:	d0a02404 	addi	r2,gp,-32624
811019fc:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101a00:	00800044 	movi	r2,1
81101a04:	e0bffc15 	stw	r2,-16(fp)
			break;
81101a08:	00000506 	br	81101a20 <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101a0c:	d0a02604 	addi	r2,gp,-32616
81101a10:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81101a14:	00800044 	movi	r2,1
81101a18:	e0bffc15 	stw	r2,-16(fp)
			break;
81101a1c:	0001883a 	nop
		}
		if (bSuccess == TRUE){
81101a20:	e0bffc17 	ldw	r2,-16(fp)
81101a24:	10800058 	cmpnei	r2,r2,1
81101a28:	1000261e 	bne	r2,zero,81101ac4 <b_SpaceWire_Interface_Mode_Control+0x1b8>
			switch (uc_InterfaceMode){
81101a2c:	e0bfff03 	ldbu	r2,-4(fp)
81101a30:	10000326 	beq	r2,zero,81101a40 <b_SpaceWire_Interface_Mode_Control+0x134>
81101a34:	10800060 	cmpeqi	r2,r2,1
81101a38:	1000111e 	bne	r2,zero,81101a80 <b_SpaceWire_Interface_Mode_Control+0x174>
81101a3c:	00001f06 	br	81101abc <b_SpaceWire_Interface_Mode_Control+0x1b0>
	
				case SPWC_INTERFACE_NORMAL_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81101a40:	e0bffd17 	ldw	r2,-12(fp)
81101a44:	10c00017 	ldw	r3,0(r2)
81101a48:	00bfdfc4 	movi	r2,-129
81101a4c:	1886703a 	and	r3,r3,r2
81101a50:	e0bffd17 	ldw	r2,-12(fp)
81101a54:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101a58:	e0fffe07 	ldb	r3,-8(fp)
81101a5c:	e0bffd17 	ldw	r2,-12(fp)
81101a60:	10800017 	ldw	r2,0(r2)
81101a64:	100d883a 	mov	r6,r2
81101a68:	000b883a 	mov	r5,zero
81101a6c:	1809883a 	mov	r4,r3
81101a70:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101a74:	00800044 	movi	r2,1
81101a78:	e0bffc15 	stw	r2,-16(fp)
				break;
81101a7c:	00001206 	br	81101ac8 <b_SpaceWire_Interface_Mode_Control+0x1bc>
	
				case SPWC_INTERFACE_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK;
81101a80:	e0bffd17 	ldw	r2,-12(fp)
81101a84:	10800017 	ldw	r2,0(r2)
81101a88:	10c02014 	ori	r3,r2,128
81101a8c:	e0bffd17 	ldw	r2,-12(fp)
81101a90:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101a94:	e0fffe07 	ldb	r3,-8(fp)
81101a98:	e0bffd17 	ldw	r2,-12(fp)
81101a9c:	10800017 	ldw	r2,0(r2)
81101aa0:	100d883a 	mov	r6,r2
81101aa4:	000b883a 	mov	r5,zero
81101aa8:	1809883a 	mov	r4,r3
81101aac:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101ab0:	00800044 	movi	r2,1
81101ab4:	e0bffc15 	stw	r2,-16(fp)
				break;
81101ab8:	00000306 	br	81101ac8 <b_SpaceWire_Interface_Mode_Control+0x1bc>
				
				default:
					bSuccess = FALSE;
81101abc:	e03ffc15 	stw	zero,-16(fp)
81101ac0:	00000106 	br	81101ac8 <b_SpaceWire_Interface_Mode_Control+0x1bc>
	
			}
		} else {
			bSuccess = FALSE;
81101ac4:	e03ffc15 	stw	zero,-16(fp)
		}

		return bSuccess;
81101ac8:	e0bffc17 	ldw	r2,-16(fp)
	}
81101acc:	e037883a 	mov	sp,fp
81101ad0:	dfc00117 	ldw	ra,4(sp)
81101ad4:	df000017 	ldw	fp,0(sp)
81101ad8:	dec00204 	addi	sp,sp,8
81101adc:	f800283a 	ret

81101ae0 <v_SpaceWire_Interface_Force_Reset>:

	void v_SpaceWire_Interface_Force_Reset(char c_SpwID){
81101ae0:	defffc04 	addi	sp,sp,-16
81101ae4:	dfc00315 	stw	ra,12(sp)
81101ae8:	df000215 	stw	fp,8(sp)
81101aec:	df000204 	addi	fp,sp,8
81101af0:	2005883a 	mov	r2,r4
81101af4:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101af8:	d0a01804 	addi	r2,gp,-32672
81101afc:	e0bffe15 	stw	r2,-8(fp)
		switch (c_SpwID) {
81101b00:	e0bfff07 	ldb	r2,-4(fp)
81101b04:	10bfefc4 	addi	r2,r2,-65
81101b08:	10c00228 	cmpgeui	r3,r2,8
81101b0c:	1800261e 	bne	r3,zero,81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
81101b10:	100690ba 	slli	r3,r2,2
81101b14:	00a04434 	movhi	r2,33040
81101b18:	1086ca04 	addi	r2,r2,6952
81101b1c:	1885883a 	add	r2,r3,r2
81101b20:	10800017 	ldw	r2,0(r2)
81101b24:	1000683a 	jmp	r2
81101b28:	81101b48 	cmpgei	r4,r16,16493
81101b2c:	81101b54 	ori	r4,r16,16493
81101b30:	81101b60 	cmpeqi	r4,r16,16493
81101b34:	81101b6c 	andhi	r4,r16,16493
81101b38:	81101b78 	rdprs	r4,r16,16493
81101b3c:	81101b84 	addi	r4,r16,16494
81101b40:	81101b90 	cmplti	r4,r16,16494
81101b44:	81101b9c 	xori	r4,r16,16494
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101b48:	d0a01804 	addi	r2,gp,-32672
81101b4c:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b50:	00001506 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101b54:	d0a01a04 	addi	r2,gp,-32664
81101b58:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b5c:	00001206 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101b60:	d0a01c04 	addi	r2,gp,-32656
81101b64:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b68:	00000f06 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101b6c:	d0a01e04 	addi	r2,gp,-32648
81101b70:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b74:	00000c06 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101b78:	d0a02004 	addi	r2,gp,-32640
81101b7c:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b80:	00000906 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101b84:	d0a02204 	addi	r2,gp,-32632
81101b88:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b8c:	00000606 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101b90:	d0a02404 	addi	r2,gp,-32624
81101b94:	e0bffe15 	stw	r2,-8(fp)
			break;
81101b98:	00000306 	br	81101ba8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101b9c:	d0a02604 	addi	r2,gp,-32616
81101ba0:	e0bffe15 	stw	r2,-8(fp)
			break;
81101ba4:	0001883a 	nop
		}
		SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value | SPWC_CODEC_FORCE_RESET_CONTROL_BIT_MASK);
81101ba8:	e0ffff07 	ldb	r3,-4(fp)
81101bac:	e0bffe17 	ldw	r2,-8(fp)
81101bb0:	10800017 	ldw	r2,0(r2)
81101bb4:	10801014 	ori	r2,r2,64
81101bb8:	100d883a 	mov	r6,r2
81101bbc:	000b883a 	mov	r5,zero
81101bc0:	1809883a 	mov	r4,r3
81101bc4:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>

	}
81101bc8:	0001883a 	nop
81101bcc:	e037883a 	mov	sp,fp
81101bd0:	dfc00117 	ldw	ra,4(sp)
81101bd4:	df000017 	ldw	fp,0(sp)
81101bd8:	dec00204 	addi	sp,sp,8
81101bdc:	f800283a 	ret

81101be0 <v_SpaceWire_Interface_Interrupts_Enable_Control>:

	bool v_SpaceWire_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
81101be0:	defff804 	addi	sp,sp,-32
81101be4:	dfc00715 	stw	ra,28(sp)
81101be8:	df000615 	stw	fp,24(sp)
81101bec:	df000604 	addi	fp,sp,24
81101bf0:	2007883a 	mov	r3,r4
81101bf4:	2805883a 	mov	r2,r5
81101bf8:	e1bfff15 	stw	r6,-4(fp)
81101bfc:	e0fffd05 	stb	r3,-12(fp)
81101c00:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81101c04:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_ENABLE_BIT_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | SPWC_LINK_RUNNING_INTERRUPT_ENABLE_BIT_MASK;
81101c08:	00800e04 	movi	r2,56
81101c0c:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101c10:	d0a01804 	addi	r2,gp,-32672
81101c14:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81101c18:	e0bffd07 	ldb	r2,-12(fp)
81101c1c:	10bfefc4 	addi	r2,r2,-65
81101c20:	10c00228 	cmpgeui	r3,r2,8
81101c24:	1800361e 	bne	r3,zero,81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
81101c28:	100690ba 	slli	r3,r2,2
81101c2c:	00a04434 	movhi	r2,33040
81101c30:	10871004 	addi	r2,r2,7232
81101c34:	1885883a 	add	r2,r3,r2
81101c38:	10800017 	ldw	r2,0(r2)
81101c3c:	1000683a 	jmp	r2
81101c40:	81101c60 	cmpeqi	r4,r16,16497
81101c44:	81101c74 	orhi	r4,r16,16497
81101c48:	81101c88 	cmpgei	r4,r16,16498
81101c4c:	81101c9c 	xori	r4,r16,16498
81101c50:	81101cb0 	cmpltui	r4,r16,16498
81101c54:	81101cc4 	addi	r4,r16,16499
81101c58:	81101cd8 	cmpnei	r4,r16,16499
81101c5c:	81101cec 	andhi	r4,r16,16499
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101c60:	d0a01804 	addi	r2,gp,-32672
81101c64:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101c68:	00800044 	movi	r2,1
81101c6c:	e0bffa15 	stw	r2,-24(fp)
			break;
81101c70:	00002306 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101c74:	d0a01a04 	addi	r2,gp,-32664
81101c78:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101c7c:	00800044 	movi	r2,1
81101c80:	e0bffa15 	stw	r2,-24(fp)
			break;
81101c84:	00001e06 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101c88:	d0a01c04 	addi	r2,gp,-32656
81101c8c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101c90:	00800044 	movi	r2,1
81101c94:	e0bffa15 	stw	r2,-24(fp)
			break;
81101c98:	00001906 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101c9c:	d0a01e04 	addi	r2,gp,-32648
81101ca0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101ca4:	00800044 	movi	r2,1
81101ca8:	e0bffa15 	stw	r2,-24(fp)
			break;
81101cac:	00001406 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101cb0:	d0a02004 	addi	r2,gp,-32640
81101cb4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101cb8:	00800044 	movi	r2,1
81101cbc:	e0bffa15 	stw	r2,-24(fp)
			break;
81101cc0:	00000f06 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101cc4:	d0a02204 	addi	r2,gp,-32632
81101cc8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101ccc:	00800044 	movi	r2,1
81101cd0:	e0bffa15 	stw	r2,-24(fp)
			break;
81101cd4:	00000a06 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101cd8:	d0a02404 	addi	r2,gp,-32624
81101cdc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101ce0:	00800044 	movi	r2,1
81101ce4:	e0bffa15 	stw	r2,-24(fp)
			break;
81101ce8:	00000506 	br	81101d00 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101cec:	d0a02604 	addi	r2,gp,-32616
81101cf0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81101cf4:	00800044 	movi	r2,1
81101cf8:	e0bffa15 	stw	r2,-24(fp)
			break;
81101cfc:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81101d00:	e0bffa17 	ldw	r2,-24(fp)
81101d04:	10800058 	cmpnei	r2,r2,1
81101d08:	10002b1e 	bne	r2,zero,81101db8 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
81101d0c:	e0ffff17 	ldw	r3,-4(fp)
81101d10:	e0bffc17 	ldw	r2,-16(fp)
81101d14:	1884703a 	and	r2,r3,r2
81101d18:	10002726 	beq	r2,zero,81101db8 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81101d1c:	e0bffe03 	ldbu	r2,-8(fp)
81101d20:	10000326 	beq	r2,zero,81101d30 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x150>
81101d24:	10800060 	cmpeqi	r2,r2,1
81101d28:	1000121e 	bne	r2,zero,81101d74 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81101d2c:	00002306 	br	81101dbc <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_InterruptMask;
81101d30:	e0bffb17 	ldw	r2,-20(fp)
81101d34:	10c00017 	ldw	r3,0(r2)
81101d38:	e0bfff17 	ldw	r2,-4(fp)
81101d3c:	0084303a 	nor	r2,zero,r2
81101d40:	1886703a 	and	r3,r3,r2
81101d44:	e0bffb17 	ldw	r2,-20(fp)
81101d48:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101d4c:	e0fffd07 	ldb	r3,-12(fp)
81101d50:	e0bffb17 	ldw	r2,-20(fp)
81101d54:	10800017 	ldw	r2,0(r2)
81101d58:	100d883a 	mov	r6,r2
81101d5c:	000b883a 	mov	r5,zero
81101d60:	1809883a 	mov	r4,r3
81101d64:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101d68:	00800044 	movi	r2,1
81101d6c:	e0bffa15 	stw	r2,-24(fp)
				break;
81101d70:	00001006 	br	81101db4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_InterruptMask;
81101d74:	e0bffb17 	ldw	r2,-20(fp)
81101d78:	10c00017 	ldw	r3,0(r2)
81101d7c:	e0bfff17 	ldw	r2,-4(fp)
81101d80:	1886b03a 	or	r3,r3,r2
81101d84:	e0bffb17 	ldw	r2,-20(fp)
81101d88:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81101d8c:	e0fffd07 	ldb	r3,-12(fp)
81101d90:	e0bffb17 	ldw	r2,-20(fp)
81101d94:	10800017 	ldw	r2,0(r2)
81101d98:	100d883a 	mov	r6,r2
81101d9c:	000b883a 	mov	r5,zero
81101da0:	1809883a 	mov	r4,r3
81101da4:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81101da8:	00800044 	movi	r2,1
81101dac:	e0bffa15 	stw	r2,-24(fp)
				break;
81101db0:	0001883a 	nop

			}
		} else {
81101db4:	00000106 	br	81101dbc <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
81101db8:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81101dbc:	e0bffa17 	ldw	r2,-24(fp)
	}
81101dc0:	e037883a 	mov	sp,fp
81101dc4:	dfc00117 	ldw	ra,4(sp)
81101dc8:	df000017 	ldw	fp,0(sp)
81101dcc:	dec00204 	addi	sp,sp,8
81101dd0:	f800283a 	ret

81101dd4 <ul_SpaceWire_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_SpaceWire_Interface_Interrupts_Flags_Read(char c_SpwID){
81101dd4:	defffb04 	addi	sp,sp,-20
81101dd8:	dfc00415 	stw	ra,16(sp)
81101ddc:	df000315 	stw	fp,12(sp)
81101de0:	df000304 	addi	fp,sp,12
81101de4:	2005883a 	mov	r2,r4
81101de8:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
81101dec:	008001c4 	movi	r2,7
81101df0:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_interrupts_flags_value = SPWC_READ_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81101df4:	e0bfff07 	ldb	r2,-4(fp)
81101df8:	000b883a 	mov	r5,zero
81101dfc:	1009883a 	mov	r4,r2
81101e00:	11015240 	call	81101524 <SPWC_READ_REG32>
81101e04:	1007883a 	mov	r3,r2
81101e08:	e0bffd17 	ldw	r2,-12(fp)
81101e0c:	1884703a 	and	r2,r3,r2
81101e10:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_interrupts_flags_value;
81101e14:	e0bffe17 	ldw	r2,-8(fp)
	}
81101e18:	e037883a 	mov	sp,fp
81101e1c:	dfc00117 	ldw	ra,4(sp)
81101e20:	df000017 	ldw	fp,0(sp)
81101e24:	dec00204 	addi	sp,sp,8
81101e28:	f800283a 	ret

81101e2c <v_SpaceWire_Interface_Interrupts_Flags_Clear>:

	void v_SpaceWire_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81101e2c:	defff904 	addi	sp,sp,-28
81101e30:	dfc00615 	stw	ra,24(sp)
81101e34:	df000515 	stw	fp,20(sp)
81101e38:	df000504 	addi	fp,sp,20
81101e3c:	2005883a 	mov	r2,r4
81101e40:	e17fff15 	stw	r5,-4(fp)
81101e44:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81101e48:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
81101e4c:	008001c4 	movi	r2,7
81101e50:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101e54:	d0a01804 	addi	r2,gp,-32672
81101e58:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81101e5c:	e0bffe07 	ldb	r2,-8(fp)
81101e60:	10bfefc4 	addi	r2,r2,-65
81101e64:	10c00228 	cmpgeui	r3,r2,8
81101e68:	1800361e 	bne	r3,zero,81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
81101e6c:	100690ba 	slli	r3,r2,2
81101e70:	00a04434 	movhi	r2,33040
81101e74:	1087a104 	addi	r2,r2,7812
81101e78:	1885883a 	add	r2,r3,r2
81101e7c:	10800017 	ldw	r2,0(r2)
81101e80:	1000683a 	jmp	r2
81101e84:	81101ea4 	muli	r4,r16,16506
81101e88:	81101eb8 	rdprs	r4,r16,16506
81101e8c:	81101ecc 	andi	r4,r16,16507
81101e90:	81101ee0 	cmpeqi	r4,r16,16507
81101e94:	81101ef4 	orhi	r4,r16,16507
81101e98:	81101f08 	cmpgei	r4,r16,16508
81101e9c:	81101f1c 	xori	r4,r16,16508
81101ea0:	81101f30 	cmpltui	r4,r16,16508
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81101ea4:	d0a01804 	addi	r2,gp,-32672
81101ea8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101eac:	00800044 	movi	r2,1
81101eb0:	e0bffb15 	stw	r2,-20(fp)
			break;
81101eb4:	00002306 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81101eb8:	d0a01a04 	addi	r2,gp,-32664
81101ebc:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101ec0:	00800044 	movi	r2,1
81101ec4:	e0bffb15 	stw	r2,-20(fp)
			break;
81101ec8:	00001e06 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81101ecc:	d0a01c04 	addi	r2,gp,-32656
81101ed0:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101ed4:	00800044 	movi	r2,1
81101ed8:	e0bffb15 	stw	r2,-20(fp)
			break;
81101edc:	00001906 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81101ee0:	d0a01e04 	addi	r2,gp,-32648
81101ee4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101ee8:	00800044 	movi	r2,1
81101eec:	e0bffb15 	stw	r2,-20(fp)
			break;
81101ef0:	00001406 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81101ef4:	d0a02004 	addi	r2,gp,-32640
81101ef8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101efc:	00800044 	movi	r2,1
81101f00:	e0bffb15 	stw	r2,-20(fp)
			break;
81101f04:	00000f06 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81101f08:	d0a02204 	addi	r2,gp,-32632
81101f0c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101f10:	00800044 	movi	r2,1
81101f14:	e0bffb15 	stw	r2,-20(fp)
			break;
81101f18:	00000a06 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81101f1c:	d0a02404 	addi	r2,gp,-32624
81101f20:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101f24:	00800044 	movi	r2,1
81101f28:	e0bffb15 	stw	r2,-20(fp)
			break;
81101f2c:	00000506 	br	81101f44 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81101f30:	d0a02604 	addi	r2,gp,-32616
81101f34:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81101f38:	00800044 	movi	r2,1
81101f3c:	e0bffb15 	stw	r2,-20(fp)
			break;
81101f40:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81101f44:	e0bffb17 	ldw	r2,-20(fp)
81101f48:	10800058 	cmpnei	r2,r2,1
81101f4c:	10000d1e 	bne	r2,zero,81101f84 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
81101f50:	e0ffff17 	ldw	r3,-4(fp)
81101f54:	e0bffd17 	ldw	r2,-12(fp)
81101f58:	1884703a 	and	r2,r3,r2
81101f5c:	10000926 	beq	r2,zero,81101f84 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
			SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_spwc_interface_control_status_register_value | ul_spwc_mask));
81101f60:	e13ffe07 	ldb	r4,-8(fp)
81101f64:	e0bffc17 	ldw	r2,-16(fp)
81101f68:	10c00017 	ldw	r3,0(r2)
81101f6c:	e0bffd17 	ldw	r2,-12(fp)
81101f70:	1884b03a 	or	r2,r3,r2
81101f74:	100d883a 	mov	r6,r2
81101f78:	000b883a 	mov	r5,zero
81101f7c:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
81101f80:	00000106 	br	81101f88 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
81101f84:	e03ffb15 	stw	zero,-20(fp)
		}
	}
81101f88:	0001883a 	nop
81101f8c:	e037883a 	mov	sp,fp
81101f90:	dfc00117 	ldw	ra,4(sp)
81101f94:	df000017 	ldw	fp,0(sp)
81101f98:	dec00204 	addi	sp,sp,8
81101f9c:	f800283a 	ret

81101fa0 <v_SpaceWire_Interface_Link_Control>:

	bool v_SpaceWire_Interface_Link_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_ControlMask){
81101fa0:	defff804 	addi	sp,sp,-32
81101fa4:	dfc00715 	stw	ra,28(sp)
81101fa8:	df000615 	stw	fp,24(sp)
81101fac:	df000604 	addi	fp,sp,24
81101fb0:	2007883a 	mov	r3,r4
81101fb4:	2805883a 	mov	r2,r5
81101fb8:	e1bfff15 	stw	r6,-4(fp)
81101fbc:	e0fffd05 	stb	r3,-12(fp)
81101fc0:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81101fc4:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_AUTOSTART_CONTROL_BIT_MASK | SPWC_LINK_START_CONTROL_BIT_MASK | SPWC_LINK_DISCONNECT_CONTROL_BIT_MASK;
81101fc8:	0080e004 	movi	r2,896
81101fcc:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81101fd0:	d0a01904 	addi	r2,gp,-32668
81101fd4:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81101fd8:	e0bffd07 	ldb	r2,-12(fp)
81101fdc:	10bfefc4 	addi	r2,r2,-65
81101fe0:	10c00228 	cmpgeui	r3,r2,8
81101fe4:	1800361e 	bne	r3,zero,811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
81101fe8:	100690ba 	slli	r3,r2,2
81101fec:	00a04434 	movhi	r2,33040
81101ff0:	10880004 	addi	r2,r2,8192
81101ff4:	1885883a 	add	r2,r3,r2
81101ff8:	10800017 	ldw	r2,0(r2)
81101ffc:	1000683a 	jmp	r2
81102000:	81102020 	cmpeqi	r4,r16,16512
81102004:	81102034 	orhi	r4,r16,16512
81102008:	81102048 	cmpgei	r4,r16,16513
8110200c:	8110205c 	xori	r4,r16,16513
81102010:	81102070 	cmpltui	r4,r16,16513
81102014:	81102084 	addi	r4,r16,16514
81102018:	81102098 	cmpnei	r4,r16,16514
8110201c:	811020ac 	andhi	r4,r16,16514
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81102020:	d0a01904 	addi	r2,gp,-32668
81102024:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102028:	00800044 	movi	r2,1
8110202c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102030:	00002306 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
81102034:	d0a01b04 	addi	r2,gp,-32660
81102038:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110203c:	00800044 	movi	r2,1
81102040:	e0bffa15 	stw	r2,-24(fp)
			break;
81102044:	00001e06 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
81102048:	d0a01d04 	addi	r2,gp,-32652
8110204c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102050:	00800044 	movi	r2,1
81102054:	e0bffa15 	stw	r2,-24(fp)
			break;
81102058:	00001906 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
8110205c:	d0a01f04 	addi	r2,gp,-32644
81102060:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102064:	00800044 	movi	r2,1
81102068:	e0bffa15 	stw	r2,-24(fp)
			break;
8110206c:	00001406 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
81102070:	d0a02104 	addi	r2,gp,-32636
81102074:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102078:	00800044 	movi	r2,1
8110207c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102080:	00000f06 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
81102084:	d0a02304 	addi	r2,gp,-32628
81102088:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110208c:	00800044 	movi	r2,1
81102090:	e0bffa15 	stw	r2,-24(fp)
			break;
81102094:	00000a06 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
81102098:	d0a02504 	addi	r2,gp,-32620
8110209c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811020a0:	00800044 	movi	r2,1
811020a4:	e0bffa15 	stw	r2,-24(fp)
			break;
811020a8:	00000506 	br	811020c0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
811020ac:	d0a02704 	addi	r2,gp,-32612
811020b0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811020b4:	00800044 	movi	r2,1
811020b8:	e0bffa15 	stw	r2,-24(fp)
			break;
811020bc:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
811020c0:	e0bffa17 	ldw	r2,-24(fp)
811020c4:	10800058 	cmpnei	r2,r2,1
811020c8:	10002b1e 	bne	r2,zero,81102178 <v_SpaceWire_Interface_Link_Control+0x1d8>
811020cc:	e0ffff17 	ldw	r3,-4(fp)
811020d0:	e0bffc17 	ldw	r2,-16(fp)
811020d4:	1884703a 	and	r2,r3,r2
811020d8:	10002726 	beq	r2,zero,81102178 <v_SpaceWire_Interface_Link_Control+0x1d8>
			switch (uc_RegisterOperation){
811020dc:	e0bffe03 	ldbu	r2,-8(fp)
811020e0:	10000326 	beq	r2,zero,811020f0 <v_SpaceWire_Interface_Link_Control+0x150>
811020e4:	10800060 	cmpeqi	r2,r2,1
811020e8:	1000121e 	bne	r2,zero,81102134 <v_SpaceWire_Interface_Link_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
811020ec:	00002306 	br	8110217c <v_SpaceWire_Interface_Link_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_spacewire_link_control_status_register_value &= ~ul_ControlMask;
811020f0:	e0bffb17 	ldw	r2,-20(fp)
811020f4:	10c00017 	ldw	r3,0(r2)
811020f8:	e0bfff17 	ldw	r2,-4(fp)
811020fc:	0084303a 	nor	r2,zero,r2
81102100:	1886703a 	and	r3,r3,r2
81102104:	e0bffb17 	ldw	r2,-20(fp)
81102108:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
8110210c:	e0fffd07 	ldb	r3,-12(fp)
81102110:	e0bffb17 	ldw	r2,-20(fp)
81102114:	10800017 	ldw	r2,0(r2)
81102118:	100d883a 	mov	r6,r2
8110211c:	01400044 	movi	r5,1
81102120:	1809883a 	mov	r4,r3
81102124:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81102128:	00800044 	movi	r2,1
8110212c:	e0bffa15 	stw	r2,-24(fp)
				break;
81102130:	00001006 	br	81102174 <v_SpaceWire_Interface_Link_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_spacewire_link_control_status_register_value |= ul_ControlMask;
81102134:	e0bffb17 	ldw	r2,-20(fp)
81102138:	10c00017 	ldw	r3,0(r2)
8110213c:	e0bfff17 	ldw	r2,-4(fp)
81102140:	1886b03a 	or	r3,r3,r2
81102144:	e0bffb17 	ldw	r2,-20(fp)
81102148:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
8110214c:	e0fffd07 	ldb	r3,-12(fp)
81102150:	e0bffb17 	ldw	r2,-20(fp)
81102154:	10800017 	ldw	r2,0(r2)
81102158:	100d883a 	mov	r6,r2
8110215c:	01400044 	movi	r5,1
81102160:	1809883a 	mov	r4,r3
81102164:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81102168:	00800044 	movi	r2,1
8110216c:	e0bffa15 	stw	r2,-24(fp)
				break;
81102170:	0001883a 	nop

			}
		} else {
81102174:	00000106 	br	8110217c <v_SpaceWire_Interface_Link_Control+0x1dc>
			bSuccess = FALSE;
81102178:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
8110217c:	e0bffa17 	ldw	r2,-24(fp)
	}
81102180:	e037883a 	mov	sp,fp
81102184:	dfc00117 	ldw	ra,4(sp)
81102188:	df000017 	ldw	fp,0(sp)
8110218c:	dec00204 	addi	sp,sp,8
81102190:	f800283a 	ret

81102194 <ul_SpaceWire_Interface_Link_Error_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Error_Read(char c_SpwID){
81102194:	defffb04 	addi	sp,sp,-20
81102198:	dfc00415 	stw	ra,16(sp)
8110219c:	df000315 	stw	fp,12(sp)
811021a0:	df000304 	addi	fp,sp,12
811021a4:	2005883a 	mov	r2,r4
811021a8:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_DISCONNECT_ERROR_BIT_MASK | SPWC_LINK_PARITY_ERROR_BIT_MASK | SPWC_LINK_ESCAPE_ERROR_BIT_MASK | SPWC_LINK_CREDIT_ERROR_BIT_MASK;
811021ac:	00801e04 	movi	r2,120
811021b0:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_error_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
811021b4:	e0bfff07 	ldb	r2,-4(fp)
811021b8:	01400044 	movi	r5,1
811021bc:	1009883a 	mov	r4,r2
811021c0:	11015240 	call	81101524 <SPWC_READ_REG32>
811021c4:	1007883a 	mov	r3,r2
811021c8:	e0bffd17 	ldw	r2,-12(fp)
811021cc:	1884703a 	and	r2,r3,r2
811021d0:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_error_value;
811021d4:	e0bffe17 	ldw	r2,-8(fp)
	}
811021d8:	e037883a 	mov	sp,fp
811021dc:	dfc00117 	ldw	ra,4(sp)
811021e0:	df000017 	ldw	fp,0(sp)
811021e4:	dec00204 	addi	sp,sp,8
811021e8:	f800283a 	ret

811021ec <ul_SpaceWire_Interface_Link_Status_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Status_Read(char c_SpwID){
811021ec:	defffb04 	addi	sp,sp,-20
811021f0:	dfc00415 	stw	ra,16(sp)
811021f4:	df000315 	stw	fp,12(sp)
811021f8:	df000304 	addi	fp,sp,12
811021fc:	2005883a 	mov	r2,r4
81102200:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_STARTED_STATUS_BIT_MASK | SPWC_LINK_CONNECTING_STATUS_BIT_MASK | SPWC_LINK_RUNNING_STATUS_BIT_MASK;
81102204:	008001c4 	movi	r2,7
81102208:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_status_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
8110220c:	e0bfff07 	ldb	r2,-4(fp)
81102210:	01400044 	movi	r5,1
81102214:	1009883a 	mov	r4,r2
81102218:	11015240 	call	81101524 <SPWC_READ_REG32>
8110221c:	1007883a 	mov	r3,r2
81102220:	e0bffd17 	ldw	r2,-12(fp)
81102224:	1884703a 	and	r2,r3,r2
81102228:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_status_value;
8110222c:	e0bffe17 	ldw	r2,-8(fp)
	}
81102230:	e037883a 	mov	sp,fp
81102234:	dfc00117 	ldw	ra,4(sp)
81102238:	df000017 	ldw	fp,0(sp)
8110223c:	dec00204 	addi	sp,sp,8
81102240:	f800283a 	ret

81102244 <v_SpaceWire_Interface_Send_TimeCode>:

	void v_SpaceWire_Interface_Send_TimeCode(char c_SpwID, alt_u8 TimeCode){
81102244:	defffb04 	addi	sp,sp,-20
81102248:	dfc00415 	stw	ra,16(sp)
8110224c:	df000315 	stw	fp,12(sp)
81102250:	df000304 	addi	fp,sp,12
81102254:	2007883a 	mov	r3,r4
81102258:	2805883a 	mov	r2,r5
8110225c:	e0fffe05 	stb	r3,-8(fp)
81102260:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = (((alt_u32)TimeCode) << 1) | SPWC_TX_TIMECODE_CONTROL_BIT_MASK;
81102264:	e0bfff03 	ldbu	r2,-4(fp)
81102268:	1085883a 	add	r2,r2,r2
8110226c:	10800054 	ori	r2,r2,1
81102270:	e0bffd15 	stw	r2,-12(fp)
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, ul_spwc_mask);
81102274:	e0bffe07 	ldb	r2,-8(fp)
81102278:	e1bffd17 	ldw	r6,-12(fp)
8110227c:	01400084 	movi	r5,2
81102280:	1009883a 	mov	r4,r2
81102284:	11013fc0 	call	811013fc <SPWC_WRITE_REG32>

	}
81102288:	0001883a 	nop
8110228c:	e037883a 	mov	sp,fp
81102290:	dfc00117 	ldw	ra,4(sp)
81102294:	df000017 	ldw	fp,0(sp)
81102298:	dec00204 	addi	sp,sp,8
8110229c:	f800283a 	ret

811022a0 <ui_SpaceWire_Interface_Get_TimeCode>:

	alt_u16 ui_SpaceWire_Interface_Get_TimeCode(char c_SpwID){
811022a0:	defffc04 	addi	sp,sp,-16
811022a4:	dfc00315 	stw	ra,12(sp)
811022a8:	df000215 	stw	fp,8(sp)
811022ac:	df000204 	addi	fp,sp,8
811022b0:	2005883a 	mov	r2,r4
811022b4:	e0bfff05 	stb	r2,-4(fp)

		alt_u16 ui_timecode_value = (alt_u16)(SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) >> 16);
811022b8:	e0bfff07 	ldb	r2,-4(fp)
811022bc:	01400044 	movi	r5,1
811022c0:	1009883a 	mov	r4,r2
811022c4:	11015240 	call	81101524 <SPWC_READ_REG32>
811022c8:	1004d43a 	srli	r2,r2,16
811022cc:	e0bffe0d 	sth	r2,-8(fp)

		return ui_timecode_value;
811022d0:	e0bffe0b 	ldhu	r2,-8(fp)
	}
811022d4:	e037883a 	mov	sp,fp
811022d8:	dfc00117 	ldw	ra,4(sp)
811022dc:	df000017 	ldw	fp,0(sp)
811022e0:	dec00204 	addi	sp,sp,8
811022e4:	f800283a 	ret

811022e8 <TRAN_WRITE_REG32>:
	alt_u32 ul_tran_e_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_f_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_g_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_h_interface_control_status_register_value = 0x00000000;

	void TRAN_WRITE_REG32(char c_SpwID, alt_u8 RegisterOffset, alt_u32 RegisterValue){
811022e8:	defffb04 	addi	sp,sp,-20
811022ec:	df000415 	stw	fp,16(sp)
811022f0:	df000404 	addi	fp,sp,16
811022f4:	2007883a 	mov	r3,r4
811022f8:	2805883a 	mov	r2,r5
811022fc:	e1bfff15 	stw	r6,-4(fp)
81102300:	e0fffd05 	stb	r3,-12(fp)
81102304:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
81102308:	00a04834 	movhi	r2,33056
8110230c:	10950004 	addi	r2,r2,21504
81102310:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81102314:	e0bffd07 	ldb	r2,-12(fp)
81102318:	10bfefc4 	addi	r2,r2,-65
8110231c:	10c00228 	cmpgeui	r3,r2,8
81102320:	18002e1e 	bne	r3,zero,811023dc <TRAN_WRITE_REG32+0xf4>
81102324:	100690ba 	slli	r3,r2,2
81102328:	00a04434 	movhi	r2,33040
8110232c:	1088cf04 	addi	r2,r2,9020
81102330:	1885883a 	add	r2,r3,r2
81102334:	10800017 	ldw	r2,0(r2)
81102338:	1000683a 	jmp	r2
8110233c:	8110235c 	xori	r4,r16,16525
81102340:	8110236c 	andhi	r4,r16,16525
81102344:	8110237c 	xorhi	r4,r16,16525
81102348:	8110238c 	andi	r4,r16,16526
8110234c:	8110239c 	xori	r4,r16,16526
81102350:	811023ac 	andhi	r4,r16,16526
81102354:	811023bc 	xorhi	r4,r16,16526
81102358:	811023cc 	andi	r4,r16,16527
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
8110235c:	00a04834 	movhi	r2,33056
81102360:	10950004 	addi	r2,r2,21504
81102364:	e0bffc15 	stw	r2,-16(fp)
			break;
81102368:	00001c06 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
8110236c:	00a04834 	movhi	r2,33056
81102370:	10940004 	addi	r2,r2,20480
81102374:	e0bffc15 	stw	r2,-16(fp)
			break;
81102378:	00001806 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
8110237c:	00a04834 	movhi	r2,33056
81102380:	10930004 	addi	r2,r2,19456
81102384:	e0bffc15 	stw	r2,-16(fp)
			break;
81102388:	00001406 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
8110238c:	00a04834 	movhi	r2,33056
81102390:	10920004 	addi	r2,r2,18432
81102394:	e0bffc15 	stw	r2,-16(fp)
			break;
81102398:	00001006 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
8110239c:	00a04834 	movhi	r2,33056
811023a0:	10910004 	addi	r2,r2,17408
811023a4:	e0bffc15 	stw	r2,-16(fp)
			break;
811023a8:	00000c06 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
811023ac:	00a04834 	movhi	r2,33056
811023b0:	10900004 	addi	r2,r2,16384
811023b4:	e0bffc15 	stw	r2,-16(fp)
			break;
811023b8:	00000806 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
811023bc:	00a04834 	movhi	r2,33056
811023c0:	108f0004 	addi	r2,r2,15360
811023c4:	e0bffc15 	stw	r2,-16(fp)
			break;
811023c8:	00000406 	br	811023dc <TRAN_WRITE_REG32+0xf4>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
811023cc:	00a04834 	movhi	r2,33056
811023d0:	108e0004 	addi	r2,r2,14336
811023d4:	e0bffc15 	stw	r2,-16(fp)
			break;
811023d8:	0001883a 	nop
		}
		*(pTranAddr + (alt_u32)RegisterOffset) = (alt_u32) RegisterValue;
811023dc:	e0bffe03 	ldbu	r2,-8(fp)
811023e0:	1085883a 	add	r2,r2,r2
811023e4:	1085883a 	add	r2,r2,r2
811023e8:	1007883a 	mov	r3,r2
811023ec:	e0bffc17 	ldw	r2,-16(fp)
811023f0:	10c5883a 	add	r2,r2,r3
811023f4:	e0ffff17 	ldw	r3,-4(fp)
811023f8:	10c00015 	stw	r3,0(r2)
	}
811023fc:	0001883a 	nop
81102400:	e037883a 	mov	sp,fp
81102404:	df000017 	ldw	fp,0(sp)
81102408:	dec00104 	addi	sp,sp,4
8110240c:	f800283a 	ret

81102410 <TRAN_READ_REG32>:

	alt_u32 TRAN_READ_REG32(char c_SpwID, alt_u8 RegisterOffset){
81102410:	defffb04 	addi	sp,sp,-20
81102414:	df000415 	stw	fp,16(sp)
81102418:	df000404 	addi	fp,sp,16
8110241c:	2007883a 	mov	r3,r4
81102420:	2805883a 	mov	r2,r5
81102424:	e0fffe05 	stb	r3,-8(fp)
81102428:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
8110242c:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
81102430:	00a04834 	movhi	r2,33056
81102434:	10950004 	addi	r2,r2,21504
81102438:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
8110243c:	e0bffe07 	ldb	r2,-8(fp)
81102440:	10bfefc4 	addi	r2,r2,-65
81102444:	10c00228 	cmpgeui	r3,r2,8
81102448:	18002e1e 	bne	r3,zero,81102504 <TRAN_READ_REG32+0xf4>
8110244c:	100690ba 	slli	r3,r2,2
81102450:	00a04434 	movhi	r2,33040
81102454:	10891904 	addi	r2,r2,9316
81102458:	1885883a 	add	r2,r3,r2
8110245c:	10800017 	ldw	r2,0(r2)
81102460:	1000683a 	jmp	r2
81102464:	81102484 	addi	r4,r16,16530
81102468:	81102494 	ori	r4,r16,16530
8110246c:	811024a4 	muli	r4,r16,16530
81102470:	811024b4 	orhi	r4,r16,16530
81102474:	811024c4 	addi	r4,r16,16531
81102478:	811024d4 	ori	r4,r16,16531
8110247c:	811024e4 	muli	r4,r16,16531
81102480:	811024f4 	orhi	r4,r16,16531
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
81102484:	00a04834 	movhi	r2,33056
81102488:	10950004 	addi	r2,r2,21504
8110248c:	e0bffc15 	stw	r2,-16(fp)
			break;
81102490:	00001c06 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
81102494:	00a04834 	movhi	r2,33056
81102498:	10940004 	addi	r2,r2,20480
8110249c:	e0bffc15 	stw	r2,-16(fp)
			break;
811024a0:	00001806 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
811024a4:	00a04834 	movhi	r2,33056
811024a8:	10930004 	addi	r2,r2,19456
811024ac:	e0bffc15 	stw	r2,-16(fp)
			break;
811024b0:	00001406 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
811024b4:	00a04834 	movhi	r2,33056
811024b8:	10920004 	addi	r2,r2,18432
811024bc:	e0bffc15 	stw	r2,-16(fp)
			break;
811024c0:	00001006 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
811024c4:	00a04834 	movhi	r2,33056
811024c8:	10910004 	addi	r2,r2,17408
811024cc:	e0bffc15 	stw	r2,-16(fp)
			break;
811024d0:	00000c06 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
811024d4:	00a04834 	movhi	r2,33056
811024d8:	10900004 	addi	r2,r2,16384
811024dc:	e0bffc15 	stw	r2,-16(fp)
			break;
811024e0:	00000806 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
811024e4:	00a04834 	movhi	r2,33056
811024e8:	108f0004 	addi	r2,r2,15360
811024ec:	e0bffc15 	stw	r2,-16(fp)
			break;
811024f0:	00000406 	br	81102504 <TRAN_READ_REG32+0xf4>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
811024f4:	00a04834 	movhi	r2,33056
811024f8:	108e0004 	addi	r2,r2,14336
811024fc:	e0bffc15 	stw	r2,-16(fp)
			break;
81102500:	0001883a 	nop
		}
		RegisterValue = *(pTranAddr + (alt_u32)RegisterOffset);
81102504:	e0bfff03 	ldbu	r2,-4(fp)
81102508:	1085883a 	add	r2,r2,r2
8110250c:	1085883a 	add	r2,r2,r2
81102510:	1007883a 	mov	r3,r2
81102514:	e0bffc17 	ldw	r2,-16(fp)
81102518:	10c5883a 	add	r2,r2,r3
8110251c:	10800017 	ldw	r2,0(r2)
81102520:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81102524:	e0bffd17 	ldw	r2,-12(fp)
	}
81102528:	e037883a 	mov	sp,fp
8110252c:	df000017 	ldw	fp,0(sp)
81102530:	dec00104 	addi	sp,sp,4
81102534:	f800283a 	ret

81102538 <b_Transparent_Interface_Write_Register>:

	bool b_Transparent_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81102538:	defffa04 	addi	sp,sp,-24
8110253c:	dfc00515 	stw	ra,20(sp)
81102540:	df000415 	stw	fp,16(sp)
81102544:	df000404 	addi	fp,sp,16
81102548:	2007883a 	mov	r3,r4
8110254c:	2805883a 	mov	r2,r5
81102550:	e1bfff15 	stw	r6,-4(fp)
81102554:	e0fffd05 	stb	r3,-12(fp)
81102558:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
8110255c:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81102560:	e0bffe03 	ldbu	r2,-8(fp)
81102564:	108000e8 	cmpgeui	r2,r2,3
81102568:	1000081e 	bne	r2,zero,8110258c <b_Transparent_Interface_Write_Register+0x54>
			TRAN_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
8110256c:	e0bffd07 	ldb	r2,-12(fp)
81102570:	e0fffe03 	ldbu	r3,-8(fp)
81102574:	e1bfff17 	ldw	r6,-4(fp)
81102578:	180b883a 	mov	r5,r3
8110257c:	1009883a 	mov	r4,r2
81102580:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>
			bSuccess = TRUE;
81102584:	00800044 	movi	r2,1
81102588:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
8110258c:	e0bffc17 	ldw	r2,-16(fp)
	}
81102590:	e037883a 	mov	sp,fp
81102594:	dfc00117 	ldw	ra,4(sp)
81102598:	df000017 	ldw	fp,0(sp)
8110259c:	dec00204 	addi	sp,sp,8
811025a0:	f800283a 	ret

811025a4 <ul_Transparent_Interface_Read_Register>:

	alt_u32 ul_Transparent_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
811025a4:	defffb04 	addi	sp,sp,-20
811025a8:	dfc00415 	stw	ra,16(sp)
811025ac:	df000315 	stw	fp,12(sp)
811025b0:	df000304 	addi	fp,sp,12
811025b4:	2007883a 	mov	r3,r4
811025b8:	2805883a 	mov	r2,r5
811025bc:	e0fffe05 	stb	r3,-8(fp)
811025c0:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
811025c4:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
811025c8:	e0bfff03 	ldbu	r2,-4(fp)
811025cc:	108000e8 	cmpgeui	r2,r2,3
811025d0:	1000061e 	bne	r2,zero,811025ec <ul_Transparent_Interface_Read_Register+0x48>
			ul_RegisterValue = TRAN_READ_REG32(c_SpwID, uc_RegisterAddress);
811025d4:	e0bffe07 	ldb	r2,-8(fp)
811025d8:	e0ffff03 	ldbu	r3,-4(fp)
811025dc:	180b883a 	mov	r5,r3
811025e0:	1009883a 	mov	r4,r2
811025e4:	11024100 	call	81102410 <TRAN_READ_REG32>
811025e8:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
811025ec:	e0bffd17 	ldw	r2,-12(fp)
	}
811025f0:	e037883a 	mov	sp,fp
811025f4:	dfc00117 	ldw	ra,4(sp)
811025f8:	df000017 	ldw	fp,0(sp)
811025fc:	dec00204 	addi	sp,sp,8
81102600:	f800283a 	ret

81102604 <v_Transparent_Interface_Enable_Control>:

	bool v_Transparent_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
81102604:	defff804 	addi	sp,sp,-32
81102608:	dfc00715 	stw	ra,28(sp)
8110260c:	df000615 	stw	fp,24(sp)
81102610:	df000604 	addi	fp,sp,24
81102614:	2007883a 	mov	r3,r4
81102618:	2805883a 	mov	r2,r5
8110261c:	e1bfff15 	stw	r6,-4(fp)
81102620:	e0fffd05 	stb	r3,-12(fp)
81102624:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81102628:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_RX_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_TX_ENABLE_CONTROL_BIT_MASK;
8110262c:	0081c004 	movi	r2,1792
81102630:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102634:	d0a02804 	addi	r2,gp,-32608
81102638:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
8110263c:	e0bffd07 	ldb	r2,-12(fp)
81102640:	10bfefc4 	addi	r2,r2,-65
81102644:	10c00228 	cmpgeui	r3,r2,8
81102648:	1800361e 	bne	r3,zero,81102724 <v_Transparent_Interface_Enable_Control+0x120>
8110264c:	100690ba 	slli	r3,r2,2
81102650:	00a04434 	movhi	r2,33040
81102654:	10899904 	addi	r2,r2,9828
81102658:	1885883a 	add	r2,r3,r2
8110265c:	10800017 	ldw	r2,0(r2)
81102660:	1000683a 	jmp	r2
81102664:	81102684 	addi	r4,r16,16538
81102668:	81102698 	cmpnei	r4,r16,16538
8110266c:	811026ac 	andhi	r4,r16,16538
81102670:	811026c0 	call	8811026c <__reset+0x20f026c>
81102674:	811026d4 	ori	r4,r16,16539
81102678:	811026e8 	cmpgeui	r4,r16,16539
8110267c:	811026fc 	xorhi	r4,r16,16539
81102680:	81102710 	cmplti	r4,r16,16540
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102684:	d0a02804 	addi	r2,gp,-32608
81102688:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110268c:	00800044 	movi	r2,1
81102690:	e0bffa15 	stw	r2,-24(fp)
			break;
81102694:	00002306 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81102698:	d0a02904 	addi	r2,gp,-32604
8110269c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811026a0:	00800044 	movi	r2,1
811026a4:	e0bffa15 	stw	r2,-24(fp)
			break;
811026a8:	00001e06 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
811026ac:	d0a02a04 	addi	r2,gp,-32600
811026b0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811026b4:	00800044 	movi	r2,1
811026b8:	e0bffa15 	stw	r2,-24(fp)
			break;
811026bc:	00001906 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
811026c0:	d0a02b04 	addi	r2,gp,-32596
811026c4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811026c8:	00800044 	movi	r2,1
811026cc:	e0bffa15 	stw	r2,-24(fp)
			break;
811026d0:	00001406 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
811026d4:	d0a02c04 	addi	r2,gp,-32592
811026d8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811026dc:	00800044 	movi	r2,1
811026e0:	e0bffa15 	stw	r2,-24(fp)
			break;
811026e4:	00000f06 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
811026e8:	d0a02d04 	addi	r2,gp,-32588
811026ec:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811026f0:	00800044 	movi	r2,1
811026f4:	e0bffa15 	stw	r2,-24(fp)
			break;
811026f8:	00000a06 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811026fc:	d0a02e04 	addi	r2,gp,-32584
81102700:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102704:	00800044 	movi	r2,1
81102708:	e0bffa15 	stw	r2,-24(fp)
			break;
8110270c:	00000506 	br	81102724 <v_Transparent_Interface_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81102710:	d0a02f04 	addi	r2,gp,-32580
81102714:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102718:	00800044 	movi	r2,1
8110271c:	e0bffa15 	stw	r2,-24(fp)
			break;
81102720:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
81102724:	e0bffa17 	ldw	r2,-24(fp)
81102728:	10800058 	cmpnei	r2,r2,1
8110272c:	10002b1e 	bne	r2,zero,811027dc <v_Transparent_Interface_Enable_Control+0x1d8>
81102730:	e0ffff17 	ldw	r3,-4(fp)
81102734:	e0bffc17 	ldw	r2,-16(fp)
81102738:	1884703a 	and	r2,r3,r2
8110273c:	10002726 	beq	r2,zero,811027dc <v_Transparent_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81102740:	e0bffe03 	ldbu	r2,-8(fp)
81102744:	10000326 	beq	r2,zero,81102754 <v_Transparent_Interface_Enable_Control+0x150>
81102748:	10800060 	cmpeqi	r2,r2,1
8110274c:	1000121e 	bne	r2,zero,81102798 <v_Transparent_Interface_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81102750:	00002306 	br	811027e0 <v_Transparent_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){
			
				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_EnableMask;
81102754:	e0bffb17 	ldw	r2,-20(fp)
81102758:	10c00017 	ldw	r3,0(r2)
8110275c:	e0bfff17 	ldw	r2,-4(fp)
81102760:	0084303a 	nor	r2,zero,r2
81102764:	1886703a 	and	r3,r3,r2
81102768:	e0bffb17 	ldw	r2,-20(fp)
8110276c:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81102770:	e0fffd07 	ldb	r3,-12(fp)
81102774:	e0bffb17 	ldw	r2,-20(fp)
81102778:	10800017 	ldw	r2,0(r2)
8110277c:	100d883a 	mov	r6,r2
81102780:	01400804 	movi	r5,32
81102784:	1809883a 	mov	r4,r3
81102788:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
8110278c:	00800044 	movi	r2,1
81102790:	e0bffa15 	stw	r2,-24(fp)
				break;
81102794:	00001006 	br	811027d8 <v_Transparent_Interface_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_EnableMask;
81102798:	e0bffb17 	ldw	r2,-20(fp)
8110279c:	10c00017 	ldw	r3,0(r2)
811027a0:	e0bfff17 	ldw	r2,-4(fp)
811027a4:	1886b03a 	or	r3,r3,r2
811027a8:	e0bffb17 	ldw	r2,-20(fp)
811027ac:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
811027b0:	e0fffd07 	ldb	r3,-12(fp)
811027b4:	e0bffb17 	ldw	r2,-20(fp)
811027b8:	10800017 	ldw	r2,0(r2)
811027bc:	100d883a 	mov	r6,r2
811027c0:	01400804 	movi	r5,32
811027c4:	1809883a 	mov	r4,r3
811027c8:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
811027cc:	00800044 	movi	r2,1
811027d0:	e0bffa15 	stw	r2,-24(fp)
				break;
811027d4:	0001883a 	nop

			}
		} else {
811027d8:	00000106 	br	811027e0 <v_Transparent_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
811027dc:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811027e0:	e0bffa17 	ldw	r2,-24(fp)
	}
811027e4:	e037883a 	mov	sp,fp
811027e8:	dfc00117 	ldw	ra,4(sp)
811027ec:	df000017 	ldw	fp,0(sp)
811027f0:	dec00204 	addi	sp,sp,8
811027f4:	f800283a 	ret

811027f8 <v_Transparent_Interface_Interrupts_Enable_Control>:

	bool v_Transparent_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
811027f8:	defff804 	addi	sp,sp,-32
811027fc:	dfc00715 	stw	ra,28(sp)
81102800:	df000615 	stw	fp,24(sp)
81102804:	df000604 	addi	fp,sp,24
81102808:	2007883a 	mov	r3,r4
8110280c:	2805883a 	mov	r2,r5
81102810:	e1bfff15 	stw	r6,-4(fp)
81102814:	e0fffd05 	stb	r3,-12(fp)
81102818:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
8110281c:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_ENABLE_BIT_MASK | TRAN_DATA_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_ENABLE_BIT_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_ENABLE_BIT_MASK;
81102820:	00803c04 	movi	r2,240
81102824:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102828:	d0a02804 	addi	r2,gp,-32608
8110282c:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81102830:	e0bffd07 	ldb	r2,-12(fp)
81102834:	10bfefc4 	addi	r2,r2,-65
81102838:	10c00228 	cmpgeui	r3,r2,8
8110283c:	1800361e 	bne	r3,zero,81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
81102840:	100690ba 	slli	r3,r2,2
81102844:	00a04434 	movhi	r2,33040
81102848:	108a1604 	addi	r2,r2,10328
8110284c:	1885883a 	add	r2,r3,r2
81102850:	10800017 	ldw	r2,0(r2)
81102854:	1000683a 	jmp	r2
81102858:	81102878 	rdprs	r4,r16,16545
8110285c:	8110288c 	andi	r4,r16,16546
81102860:	811028a0 	cmpeqi	r4,r16,16546
81102864:	811028b4 	orhi	r4,r16,16546
81102868:	811028c8 	cmpgei	r4,r16,16547
8110286c:	811028dc 	xori	r4,r16,16547
81102870:	811028f0 	cmpltui	r4,r16,16547
81102874:	81102904 	addi	r4,r16,16548
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102878:	d0a02804 	addi	r2,gp,-32608
8110287c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102880:	00800044 	movi	r2,1
81102884:	e0bffa15 	stw	r2,-24(fp)
			break;
81102888:	00002306 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
8110288c:	d0a02904 	addi	r2,gp,-32604
81102890:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81102894:	00800044 	movi	r2,1
81102898:	e0bffa15 	stw	r2,-24(fp)
			break;
8110289c:	00001e06 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
811028a0:	d0a02a04 	addi	r2,gp,-32600
811028a4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811028a8:	00800044 	movi	r2,1
811028ac:	e0bffa15 	stw	r2,-24(fp)
			break;
811028b0:	00001906 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
811028b4:	d0a02b04 	addi	r2,gp,-32596
811028b8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811028bc:	00800044 	movi	r2,1
811028c0:	e0bffa15 	stw	r2,-24(fp)
			break;
811028c4:	00001406 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
811028c8:	d0a02c04 	addi	r2,gp,-32592
811028cc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811028d0:	00800044 	movi	r2,1
811028d4:	e0bffa15 	stw	r2,-24(fp)
			break;
811028d8:	00000f06 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
811028dc:	d0a02d04 	addi	r2,gp,-32588
811028e0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811028e4:	00800044 	movi	r2,1
811028e8:	e0bffa15 	stw	r2,-24(fp)
			break;
811028ec:	00000a06 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811028f0:	d0a02e04 	addi	r2,gp,-32584
811028f4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811028f8:	00800044 	movi	r2,1
811028fc:	e0bffa15 	stw	r2,-24(fp)
			break;
81102900:	00000506 	br	81102918 <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81102904:	d0a02f04 	addi	r2,gp,-32580
81102908:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110290c:	00800044 	movi	r2,1
81102910:	e0bffa15 	stw	r2,-24(fp)
			break;
81102914:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
81102918:	e0bffa17 	ldw	r2,-24(fp)
8110291c:	10800058 	cmpnei	r2,r2,1
81102920:	10002b1e 	bne	r2,zero,811029d0 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
81102924:	e0ffff17 	ldw	r3,-4(fp)
81102928:	e0bffc17 	ldw	r2,-16(fp)
8110292c:	1884703a 	and	r2,r3,r2
81102930:	10002726 	beq	r2,zero,811029d0 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81102934:	e0bffe03 	ldbu	r2,-8(fp)
81102938:	10000326 	beq	r2,zero,81102948 <v_Transparent_Interface_Interrupts_Enable_Control+0x150>
8110293c:	10800060 	cmpeqi	r2,r2,1
81102940:	1000121e 	bne	r2,zero,8110298c <v_Transparent_Interface_Interrupts_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81102944:	00002306 	br	811029d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){

				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_InterruptMask;
81102948:	e0bffb17 	ldw	r2,-20(fp)
8110294c:	10c00017 	ldw	r3,0(r2)
81102950:	e0bfff17 	ldw	r2,-4(fp)
81102954:	0084303a 	nor	r2,zero,r2
81102958:	1886703a 	and	r3,r3,r2
8110295c:	e0bffb17 	ldw	r2,-20(fp)
81102960:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81102964:	e0fffd07 	ldb	r3,-12(fp)
81102968:	e0bffb17 	ldw	r2,-20(fp)
8110296c:	10800017 	ldw	r2,0(r2)
81102970:	100d883a 	mov	r6,r2
81102974:	01400804 	movi	r5,32
81102978:	1809883a 	mov	r4,r3
8110297c:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81102980:	00800044 	movi	r2,1
81102984:	e0bffa15 	stw	r2,-24(fp)
				break;
81102988:	00001006 	br	811029cc <v_Transparent_Interface_Interrupts_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_InterruptMask;
8110298c:	e0bffb17 	ldw	r2,-20(fp)
81102990:	10c00017 	ldw	r3,0(r2)
81102994:	e0bfff17 	ldw	r2,-4(fp)
81102998:	1886b03a 	or	r3,r3,r2
8110299c:	e0bffb17 	ldw	r2,-20(fp)
811029a0:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
811029a4:	e0fffd07 	ldb	r3,-12(fp)
811029a8:	e0bffb17 	ldw	r2,-20(fp)
811029ac:	10800017 	ldw	r2,0(r2)
811029b0:	100d883a 	mov	r6,r2
811029b4:	01400804 	movi	r5,32
811029b8:	1809883a 	mov	r4,r3
811029bc:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>
					bSuccess = TRUE;
811029c0:	00800044 	movi	r2,1
811029c4:	e0bffa15 	stw	r2,-24(fp)
				break;
811029c8:	0001883a 	nop

			}
		} else {
811029cc:	00000106 	br	811029d4 <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
811029d0:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811029d4:	e0bffa17 	ldw	r2,-24(fp)
	}
811029d8:	e037883a 	mov	sp,fp
811029dc:	dfc00117 	ldw	ra,4(sp)
811029e0:	df000017 	ldw	fp,0(sp)
811029e4:	dec00204 	addi	sp,sp,8
811029e8:	f800283a 	ret

811029ec <ul_Transparent_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_Transparent_Interface_Interrupts_Flags_Read(char c_SpwID){
811029ec:	defffb04 	addi	sp,sp,-20
811029f0:	dfc00415 	stw	ra,16(sp)
811029f4:	df000315 	stw	fp,12(sp)
811029f8:	df000304 	addi	fp,sp,12
811029fc:	2005883a 	mov	r2,r4
81102a00:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
81102a04:	008003c4 	movi	r2,15
81102a08:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_interrupts_flags_value = TRAN_READ_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_tran_mask;
81102a0c:	e0bfff07 	ldb	r2,-4(fp)
81102a10:	01400804 	movi	r5,32
81102a14:	1009883a 	mov	r4,r2
81102a18:	11024100 	call	81102410 <TRAN_READ_REG32>
81102a1c:	1007883a 	mov	r3,r2
81102a20:	e0bffd17 	ldw	r2,-12(fp)
81102a24:	1884703a 	and	r2,r3,r2
81102a28:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_interrupts_flags_value;
81102a2c:	e0bffe17 	ldw	r2,-8(fp)
	}
81102a30:	e037883a 	mov	sp,fp
81102a34:	dfc00117 	ldw	ra,4(sp)
81102a38:	df000017 	ldw	fp,0(sp)
81102a3c:	dec00204 	addi	sp,sp,8
81102a40:	f800283a 	ret

81102a44 <v_Transparent_Interface_Interrupts_Flags_Clear>:

	void v_Transparent_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81102a44:	defff904 	addi	sp,sp,-28
81102a48:	dfc00615 	stw	ra,24(sp)
81102a4c:	df000515 	stw	fp,20(sp)
81102a50:	df000504 	addi	fp,sp,20
81102a54:	2005883a 	mov	r2,r4
81102a58:	e17fff15 	stw	r5,-4(fp)
81102a5c:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81102a60:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
81102a64:	008003c4 	movi	r2,15
81102a68:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102a6c:	d0a02804 	addi	r2,gp,-32608
81102a70:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81102a74:	e0bffe07 	ldb	r2,-8(fp)
81102a78:	10bfefc4 	addi	r2,r2,-65
81102a7c:	10c00228 	cmpgeui	r3,r2,8
81102a80:	1800361e 	bne	r3,zero,81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
81102a84:	100690ba 	slli	r3,r2,2
81102a88:	00a04434 	movhi	r2,33040
81102a8c:	108aa704 	addi	r2,r2,10908
81102a90:	1885883a 	add	r2,r3,r2
81102a94:	10800017 	ldw	r2,0(r2)
81102a98:	1000683a 	jmp	r2
81102a9c:	81102abc 	xorhi	r4,r16,16554
81102aa0:	81102ad0 	cmplti	r4,r16,16555
81102aa4:	81102ae4 	muli	r4,r16,16555
81102aa8:	81102af8 	rdprs	r4,r16,16555
81102aac:	81102b0c 	andi	r4,r16,16556
81102ab0:	81102b20 	cmpeqi	r4,r16,16556
81102ab4:	81102b34 	orhi	r4,r16,16556
81102ab8:	81102b48 	cmpgei	r4,r16,16557
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81102abc:	d0a02804 	addi	r2,gp,-32608
81102ac0:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102ac4:	00800044 	movi	r2,1
81102ac8:	e0bffb15 	stw	r2,-20(fp)
			break;
81102acc:	00002306 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81102ad0:	d0a02904 	addi	r2,gp,-32604
81102ad4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102ad8:	00800044 	movi	r2,1
81102adc:	e0bffb15 	stw	r2,-20(fp)
			break;
81102ae0:	00001e06 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
81102ae4:	d0a02a04 	addi	r2,gp,-32600
81102ae8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102aec:	00800044 	movi	r2,1
81102af0:	e0bffb15 	stw	r2,-20(fp)
			break;
81102af4:	00001906 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81102af8:	d0a02b04 	addi	r2,gp,-32596
81102afc:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102b00:	00800044 	movi	r2,1
81102b04:	e0bffb15 	stw	r2,-20(fp)
			break;
81102b08:	00001406 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81102b0c:	d0a02c04 	addi	r2,gp,-32592
81102b10:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102b14:	00800044 	movi	r2,1
81102b18:	e0bffb15 	stw	r2,-20(fp)
			break;
81102b1c:	00000f06 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
81102b20:	d0a02d04 	addi	r2,gp,-32588
81102b24:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102b28:	00800044 	movi	r2,1
81102b2c:	e0bffb15 	stw	r2,-20(fp)
			break;
81102b30:	00000a06 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
81102b34:	d0a02e04 	addi	r2,gp,-32584
81102b38:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102b3c:	00800044 	movi	r2,1
81102b40:	e0bffb15 	stw	r2,-20(fp)
			break;
81102b44:	00000506 	br	81102b5c <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
81102b48:	d0a02f04 	addi	r2,gp,-32580
81102b4c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81102b50:	00800044 	movi	r2,1
81102b54:	e0bffb15 	stw	r2,-20(fp)
			break;
81102b58:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
81102b5c:	e0bffb17 	ldw	r2,-20(fp)
81102b60:	10800058 	cmpnei	r2,r2,1
81102b64:	10000d1e 	bne	r2,zero,81102b9c <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
81102b68:	e0ffff17 	ldw	r3,-4(fp)
81102b6c:	e0bffd17 	ldw	r2,-12(fp)
81102b70:	1884703a 	and	r2,r3,r2
81102b74:	10000926 	beq	r2,zero,81102b9c <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
			TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_tran_interface_control_status_register_value | ul_InterruptMask));
81102b78:	e13ffe07 	ldb	r4,-8(fp)
81102b7c:	e0bffc17 	ldw	r2,-16(fp)
81102b80:	10c00017 	ldw	r3,0(r2)
81102b84:	e0bfff17 	ldw	r2,-4(fp)
81102b88:	1884b03a 	or	r2,r3,r2
81102b8c:	100d883a 	mov	r6,r2
81102b90:	01400804 	movi	r5,32
81102b94:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>
81102b98:	00000106 	br	81102ba0 <v_Transparent_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
81102b9c:	e03ffb15 	stw	zero,-20(fp)
		}
	}
81102ba0:	0001883a 	nop
81102ba4:	e037883a 	mov	sp,fp
81102ba8:	dfc00117 	ldw	ra,4(sp)
81102bac:	df000017 	ldw	fp,0(sp)
81102bb0:	dec00204 	addi	sp,sp,8
81102bb4:	f800283a 	ret

81102bb8 <v_Transparent_Interface_RX_FIFO_Reset>:

	void v_Transparent_Interface_RX_FIFO_Reset(char c_SpwID){
81102bb8:	defffd04 	addi	sp,sp,-12
81102bbc:	dfc00215 	stw	ra,8(sp)
81102bc0:	df000115 	stw	fp,4(sp)
81102bc4:	df000104 	addi	fp,sp,4
81102bc8:	2005883a 	mov	r2,r4
81102bcc:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_RX_FIFO_RESET_CONTROL_BIT_MASK);
81102bd0:	e0bfff07 	ldb	r2,-4(fp)
81102bd4:	01800104 	movi	r6,4
81102bd8:	01400844 	movi	r5,33
81102bdc:	1009883a 	mov	r4,r2
81102be0:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>

	}
81102be4:	0001883a 	nop
81102be8:	e037883a 	mov	sp,fp
81102bec:	dfc00117 	ldw	ra,4(sp)
81102bf0:	df000017 	ldw	fp,0(sp)
81102bf4:	dec00204 	addi	sp,sp,8
81102bf8:	f800283a 	ret

81102bfc <ul_Transparent_Interface_RX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_RX_FIFO_Status_Read(char c_SpwID){
81102bfc:	defffb04 	addi	sp,sp,-20
81102c00:	dfc00415 	stw	ra,16(sp)
81102c04:	df000315 	stw	fp,12(sp)
81102c08:	df000304 	addi	fp,sp,12
81102c0c:	2005883a 	mov	r2,r4
81102c10:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_RX_FIFO_FULL_STATUS_BIT_MASK;
81102c14:	008000c4 	movi	r2,3
81102c18:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_rx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
81102c1c:	e0bfff07 	ldb	r2,-4(fp)
81102c20:	01400844 	movi	r5,33
81102c24:	1009883a 	mov	r4,r2
81102c28:	11024100 	call	81102410 <TRAN_READ_REG32>
81102c2c:	1007883a 	mov	r3,r2
81102c30:	e0bffd17 	ldw	r2,-12(fp)
81102c34:	1884703a 	and	r2,r3,r2
81102c38:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_rx_fifo_status_value;
81102c3c:	e0bffe17 	ldw	r2,-8(fp)
	}
81102c40:	e037883a 	mov	sp,fp
81102c44:	dfc00117 	ldw	ra,4(sp)
81102c48:	df000017 	ldw	fp,0(sp)
81102c4c:	dec00204 	addi	sp,sp,8
81102c50:	f800283a 	ret

81102c54 <v_Transparent_Interface_TX_FIFO_Reset>:

	void v_Transparent_Interface_TX_FIFO_Reset(char c_SpwID){
81102c54:	defffd04 	addi	sp,sp,-12
81102c58:	dfc00215 	stw	ra,8(sp)
81102c5c:	df000115 	stw	fp,4(sp)
81102c60:	df000104 	addi	fp,sp,4
81102c64:	2005883a 	mov	r2,r4
81102c68:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_TX_FIFO_RESET_CONTROL_BIT_MASK);
81102c6c:	e0bfff07 	ldb	r2,-4(fp)
81102c70:	01800104 	movi	r6,4
81102c74:	01400884 	movi	r5,34
81102c78:	1009883a 	mov	r4,r2
81102c7c:	11022e80 	call	811022e8 <TRAN_WRITE_REG32>

	}
81102c80:	0001883a 	nop
81102c84:	e037883a 	mov	sp,fp
81102c88:	dfc00117 	ldw	ra,4(sp)
81102c8c:	df000017 	ldw	fp,0(sp)
81102c90:	dec00204 	addi	sp,sp,8
81102c94:	f800283a 	ret

81102c98 <ul_Transparent_Interface_TX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_TX_FIFO_Status_Read(char c_SpwID){
81102c98:	defffb04 	addi	sp,sp,-20
81102c9c:	dfc00415 	stw	ra,16(sp)
81102ca0:	df000315 	stw	fp,12(sp)
81102ca4:	df000304 	addi	fp,sp,12
81102ca8:	2005883a 	mov	r2,r4
81102cac:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_TX_FIFO_FULL_STATUS_BIT_MASK;
81102cb0:	008000c4 	movi	r2,3
81102cb4:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_tx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
81102cb8:	e0bfff07 	ldb	r2,-4(fp)
81102cbc:	01400884 	movi	r5,34
81102cc0:	1009883a 	mov	r4,r2
81102cc4:	11024100 	call	81102410 <TRAN_READ_REG32>
81102cc8:	1007883a 	mov	r3,r2
81102ccc:	e0bffd17 	ldw	r2,-12(fp)
81102cd0:	1884703a 	and	r2,r3,r2
81102cd4:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_tx_fifo_status_value;
81102cd8:	e0bffe17 	ldw	r2,-8(fp)
	}
81102cdc:	e037883a 	mov	sp,fp
81102ce0:	dfc00117 	ldw	ra,4(sp)
81102ce4:	df000017 	ldw	fp,0(sp)
81102ce8:	dec00204 	addi	sp,sp,8
81102cec:	f800283a 	ret

81102cf0 <DDR2_EEPROM_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_TEST(alt_u8 MemoryId){
81102cf0:	defff604 	addi	sp,sp,-40
81102cf4:	dfc00915 	stw	ra,36(sp)
81102cf8:	df000815 	stw	fp,32(sp)
81102cfc:	df000804 	addi	fp,sp,32
81102d00:	2005883a 	mov	r2,r4
81102d04:	e0bfff05 	stb	r2,-4(fp)

  printf("===== DE4 DDR2 EEPROM Test =====\n");
81102d08:	012044b4 	movhi	r4,33042
81102d0c:	21260d04 	addi	r4,r4,-26572
81102d10:	11081380 	call	81108138 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81102d14:	00bfe804 	movi	r2,-96
81102d18:	e0bffd05 	stb	r2,-12(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81102d1c:	00800044 	movi	r2,1
81102d20:	e0bff915 	stw	r2,-28(fp)
  switch (MemoryId) {
81102d24:	e0bfff03 	ldbu	r2,-4(fp)
81102d28:	10c00060 	cmpeqi	r3,r2,1
81102d2c:	1800031e 	bne	r3,zero,81102d3c <DDR2_EEPROM_TEST+0x4c>
81102d30:	108000a0 	cmpeqi	r2,r2,2
81102d34:	1000081e 	bne	r2,zero,81102d58 <DDR2_EEPROM_TEST+0x68>
81102d38:	00000e06 	br	81102d74 <DDR2_EEPROM_TEST+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81102d3c:	00a00034 	movhi	r2,32768
81102d40:	10807804 	addi	r2,r2,480
81102d44:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81102d48:	00a00034 	movhi	r2,32768
81102d4c:	10807c04 	addi	r2,r2,496
81102d50:	e0bffb15 	stw	r2,-20(fp)
    break;
81102d54:	00000d06 	br	81102d8c <DDR2_EEPROM_TEST+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81102d58:	00a00034 	movhi	r2,32768
81102d5c:	10804804 	addi	r2,r2,288
81102d60:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81102d64:	00a00034 	movhi	r2,32768
81102d68:	10804c04 	addi	r2,r2,304
81102d6c:	e0bffb15 	stw	r2,-20(fp)
    break;
81102d70:	00000606 	br	81102d8c <DDR2_EEPROM_TEST+0x9c>
    default:
      bSuccess = FALSE;
81102d74:	e03ff915 	stw	zero,-28(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81102d78:	012044b4 	movhi	r4,33042
81102d7c:	21261604 	addi	r4,r4,-26536
81102d80:	11081380 	call	81108138 <puts>
      return bSuccess;
81102d84:	e0bff917 	ldw	r2,-28(fp)
81102d88:	00007d06 	br	81102f80 <DDR2_EEPROM_TEST+0x290>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
81102d8c:	012044b4 	movhi	r4,33042
81102d90:	21262204 	addi	r4,r4,-26488
81102d94:	11081380 	call	81108138 <puts>
  usleep(20*1000);
81102d98:	01138804 	movi	r4,20000
81102d9c:	1114ab80 	call	81114ab8 <usleep>
  for(i = 0; i < 256 && bSuccess; i++){
81102da0:	e03ffc15 	stw	zero,-16(fp)
81102da4:	00002006 	br	81102e28 <DDR2_EEPROM_TEST+0x138>
    ControlAddr = i;
81102da8:	e0bffc17 	ldw	r2,-16(fp)
81102dac:	e0bffd45 	stb	r2,-11(fp)
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, ControlAddr, &Value);
81102db0:	e0bffd03 	ldbu	r2,-12(fp)
81102db4:	10c03fcc 	andi	r3,r2,255
81102db8:	18c0201c 	xori	r3,r3,128
81102dbc:	18ffe004 	addi	r3,r3,-128
81102dc0:	e13ffd43 	ldbu	r4,-11(fp)
81102dc4:	e0bffe04 	addi	r2,fp,-8
81102dc8:	d8800015 	stw	r2,0(sp)
81102dcc:	200f883a 	mov	r7,r4
81102dd0:	180d883a 	mov	r6,r3
81102dd4:	e17ffb17 	ldw	r5,-20(fp)
81102dd8:	e13ffa17 	ldw	r4,-24(fp)
81102ddc:	11003d40 	call	811003d4 <I2C_Read>
81102de0:	e0bff915 	stw	r2,-28(fp)
    if (bSuccess){
81102de4:	e0bff917 	ldw	r2,-28(fp)
81102de8:	10000926 	beq	r2,zero,81102e10 <DDR2_EEPROM_TEST+0x120>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
81102dec:	e0bffd43 	ldbu	r2,-11(fp)
81102df0:	e0fffe03 	ldbu	r3,-8(fp)
81102df4:	18c03fcc 	andi	r3,r3,255
81102df8:	180d883a 	mov	r6,r3
81102dfc:	100b883a 	mov	r5,r2
81102e00:	012044b4 	movhi	r4,33042
81102e04:	21262804 	addi	r4,r4,-26464
81102e08:	110801c0 	call	8110801c <printf>
81102e0c:	00000306 	br	81102e1c <DDR2_EEPROM_TEST+0x12c>
    }else{
      printf("Failed to read EEPROM\n");
81102e10:	012044b4 	movhi	r4,33042
81102e14:	21262d04 	addi	r4,r4,-26444
81102e18:	11081380 	call	81108138 <puts>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
  usleep(20*1000);
  for(i = 0; i < 256 && bSuccess; i++){
81102e1c:	e0bffc17 	ldw	r2,-16(fp)
81102e20:	10800044 	addi	r2,r2,1
81102e24:	e0bffc15 	stw	r2,-16(fp)
81102e28:	e0bffc17 	ldw	r2,-16(fp)
81102e2c:	10804008 	cmpgei	r2,r2,256
81102e30:	1000021e 	bne	r2,zero,81102e3c <DDR2_EEPROM_TEST+0x14c>
81102e34:	e0bff917 	ldw	r2,-28(fp)
81102e38:	103fdb1e 	bne	r2,zero,81102da8 <__reset+0xfb0e2da8>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
    }else{
      printf("Failed to read EEPROM\n");
    }
  }
  if (bSuccess){
81102e3c:	e0bff917 	ldw	r2,-28(fp)
81102e40:	10000426 	beq	r2,zero,81102e54 <DDR2_EEPROM_TEST+0x164>
    printf("DDR2 EEPROM Read Test Completed\n\n");
81102e44:	012044b4 	movhi	r4,33042
81102e48:	21263304 	addi	r4,r4,-26420
81102e4c:	11081380 	call	81108138 <puts>
81102e50:	00000306 	br	81102e60 <DDR2_EEPROM_TEST+0x170>
  } else {
    printf("DDR2 EEPROM Read Test Failed\n\n");
81102e54:	012044b4 	movhi	r4,33042
81102e58:	21263c04 	addi	r4,r4,-26384
81102e5c:	11081380 	call	81108138 <puts>
  }
  
  printf("DDR2 EEPROM Write Test\n");
81102e60:	012044b4 	movhi	r4,33042
81102e64:	21264404 	addi	r4,r4,-26352
81102e68:	11081380 	call	81108138 <puts>
  alt_u8 WriteData = 0x12, TestAddr = 128;
81102e6c:	00800484 	movi	r2,18
81102e70:	e0bffd85 	stb	r2,-10(fp)
81102e74:	00bfe004 	movi	r2,-128
81102e78:	e0bffdc5 	stb	r2,-9(fp)
  alt_u8 ReadData;
  usleep(20*1000);
81102e7c:	01138804 	movi	r4,20000
81102e80:	1114ab80 	call	81114ab8 <usleep>
  bSuccess = I2C_Write(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, WriteData);
81102e84:	e0bffd03 	ldbu	r2,-12(fp)
81102e88:	10c03fcc 	andi	r3,r2,255
81102e8c:	18c0201c 	xori	r3,r3,128
81102e90:	18ffe004 	addi	r3,r3,-128
81102e94:	e13ffdc3 	ldbu	r4,-9(fp)
81102e98:	e0bffd83 	ldbu	r2,-10(fp)
81102e9c:	d8800015 	stw	r2,0(sp)
81102ea0:	200f883a 	mov	r7,r4
81102ea4:	180d883a 	mov	r6,r3
81102ea8:	e17ffb17 	ldw	r5,-20(fp)
81102eac:	e13ffa17 	ldw	r4,-24(fp)
81102eb0:	11002fc0 	call	811002fc <I2C_Write>
81102eb4:	e0bff915 	stw	r2,-28(fp)
  if (!bSuccess){
81102eb8:	e0bff917 	ldw	r2,-28(fp)
81102ebc:	1000041e 	bne	r2,zero,81102ed0 <DDR2_EEPROM_TEST+0x1e0>
    printf("Failed to write EEPROM\n");            
81102ec0:	012044b4 	movhi	r4,33042
81102ec4:	21264a04 	addi	r4,r4,-26328
81102ec8:	11081380 	call	81108138 <puts>
81102ecc:	00002006 	br	81102f50 <DDR2_EEPROM_TEST+0x260>
  } else {
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, &ReadData);
81102ed0:	e0bffd03 	ldbu	r2,-12(fp)
81102ed4:	10c03fcc 	andi	r3,r2,255
81102ed8:	18c0201c 	xori	r3,r3,128
81102edc:	18ffe004 	addi	r3,r3,-128
81102ee0:	e13ffdc3 	ldbu	r4,-9(fp)
81102ee4:	e0bffe44 	addi	r2,fp,-7
81102ee8:	d8800015 	stw	r2,0(sp)
81102eec:	200f883a 	mov	r7,r4
81102ef0:	180d883a 	mov	r6,r3
81102ef4:	e17ffb17 	ldw	r5,-20(fp)
81102ef8:	e13ffa17 	ldw	r4,-24(fp)
81102efc:	11003d40 	call	811003d4 <I2C_Read>
81102f00:	e0bff915 	stw	r2,-28(fp)
    if (!bSuccess){
81102f04:	e0bff917 	ldw	r2,-28(fp)
81102f08:	1000041e 	bne	r2,zero,81102f1c <DDR2_EEPROM_TEST+0x22c>
      printf("Failed to read EEPROM for verify\n");            
81102f0c:	012044b4 	movhi	r4,33042
81102f10:	21265004 	addi	r4,r4,-26304
81102f14:	11081380 	call	81108138 <puts>
81102f18:	00000d06 	br	81102f50 <DDR2_EEPROM_TEST+0x260>
    } else {
      if (ReadData != WriteData){
81102f1c:	e0bffe43 	ldbu	r2,-7(fp)
81102f20:	10c03fcc 	andi	r3,r2,255
81102f24:	e0bffd83 	ldbu	r2,-10(fp)
81102f28:	18800926 	beq	r3,r2,81102f50 <DDR2_EEPROM_TEST+0x260>
        bSuccess = FALSE;
81102f2c:	e03ff915 	stw	zero,-28(fp)
        printf("Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n", ReadData, WriteData);
81102f30:	e0bffe43 	ldbu	r2,-7(fp)
81102f34:	10803fcc 	andi	r2,r2,255
81102f38:	e0fffd83 	ldbu	r3,-10(fp)
81102f3c:	180d883a 	mov	r6,r3
81102f40:	100b883a 	mov	r5,r2
81102f44:	012044b4 	movhi	r4,33042
81102f48:	21265904 	addi	r4,r4,-26268
81102f4c:	110801c0 	call	8110801c <printf>
      }
    }
  }
  if (bSuccess){
81102f50:	e0bff917 	ldw	r2,-28(fp)
81102f54:	10000426 	beq	r2,zero,81102f68 <DDR2_EEPROM_TEST+0x278>
    printf("DDR2 EEPROM Write Test Completed\n\n");
81102f58:	012044b4 	movhi	r4,33042
81102f5c:	21266804 	addi	r4,r4,-26208
81102f60:	11081380 	call	81108138 <puts>
81102f64:	00000306 	br	81102f74 <DDR2_EEPROM_TEST+0x284>
  } else {
    printf("DDR2 EEPROM Write Test Failed\n\n");
81102f68:	012044b4 	movhi	r4,33042
81102f6c:	21267104 	addi	r4,r4,-26172
81102f70:	11081380 	call	81108138 <puts>
  }
  printf("\n");
81102f74:	01000284 	movi	r4,10
81102f78:	11080600 	call	81108060 <putchar>

  return bSuccess;
81102f7c:	e0bff917 	ldw	r2,-28(fp)
}
81102f80:	e037883a 	mov	sp,fp
81102f84:	dfc00117 	ldw	ra,4(sp)
81102f88:	df000017 	ldw	fp,0(sp)
81102f8c:	dec00204 	addi	sp,sp,8
81102f90:	f800283a 	ret

81102f94 <DDR2_EEPROM_DUMP>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_DUMP(alt_u8 MemoryId){
81102f94:	deffb704 	addi	sp,sp,-292
81102f98:	dfc04815 	stw	ra,288(sp)
81102f9c:	df004715 	stw	fp,284(sp)
81102fa0:	df004704 	addi	fp,sp,284
81102fa4:	2005883a 	mov	r2,r4
81102fa8:	e0bfff05 	stb	r2,-4(fp)
 
  printf("===== DE4 DDR2 EEPROM Dump =====\n");
81102fac:	012044b4 	movhi	r4,33042
81102fb0:	21267904 	addi	r4,r4,-26140
81102fb4:	11081380 	call	81108138 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81102fb8:	00bfe804 	movi	r2,-96
81102fbc:	e0bfbd05 	stb	r2,-268(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81102fc0:	00800044 	movi	r2,1
81102fc4:	e0bfbe15 	stw	r2,-264(fp)
  switch (MemoryId) {
81102fc8:	e0bfff03 	ldbu	r2,-4(fp)
81102fcc:	10c00060 	cmpeqi	r3,r2,1
81102fd0:	1800031e 	bne	r3,zero,81102fe0 <DDR2_EEPROM_DUMP+0x4c>
81102fd4:	108000a0 	cmpeqi	r2,r2,2
81102fd8:	1000081e 	bne	r2,zero,81102ffc <DDR2_EEPROM_DUMP+0x68>
81102fdc:	00000e06 	br	81103018 <DDR2_EEPROM_DUMP+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81102fe0:	00a00034 	movhi	r2,32768
81102fe4:	10807804 	addi	r2,r2,480
81102fe8:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81102fec:	00a00034 	movhi	r2,32768
81102ff0:	10807c04 	addi	r2,r2,496
81102ff4:	e0bfbb15 	stw	r2,-276(fp)
    break;
81102ff8:	00000d06 	br	81103030 <DDR2_EEPROM_DUMP+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81102ffc:	00a00034 	movhi	r2,32768
81103000:	10804804 	addi	r2,r2,288
81103004:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81103008:	00a00034 	movhi	r2,32768
8110300c:	10804c04 	addi	r2,r2,304
81103010:	e0bfbb15 	stw	r2,-276(fp)
    break;
81103014:	00000606 	br	81103030 <DDR2_EEPROM_DUMP+0x9c>
    default:
      bSuccess = FALSE;
81103018:	e03fbe15 	stw	zero,-264(fp)
	  printf("DR2 Memory ID not identified!! Aborting Dump \n");
8110301c:	012044b4 	movhi	r4,33042
81103020:	21268204 	addi	r4,r4,-26104
81103024:	11081380 	call	81108138 <puts>
      return bSuccess;
81103028:	e0bfbe17 	ldw	r2,-264(fp)
8110302c:	00012006 	br	811034b0 <DDR2_EEPROM_DUMP+0x51c>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
81103030:	e0bfbd03 	ldbu	r2,-268(fp)
81103034:	10c03fcc 	andi	r3,r2,255
81103038:	18c0201c 	xori	r3,r3,128
8110303c:	18ffe004 	addi	r3,r3,-128
81103040:	e13fbf04 	addi	r4,fp,-260
81103044:	00804004 	movi	r2,256
81103048:	d8800015 	stw	r2,0(sp)
8110304c:	200f883a 	mov	r7,r4
81103050:	180d883a 	mov	r6,r3
81103054:	e17fbb17 	ldw	r5,-276(fp)
81103058:	e13fba17 	ldw	r4,-280(fp)
8110305c:	11004d40 	call	811004d4 <I2C_MultipleRead>
81103060:	e0bfbe15 	stw	r2,-264(fp)
  if (bSuccess){
81103064:	e0bfbe17 	ldw	r2,-264(fp)
81103068:	10010b26 	beq	r2,zero,81103498 <DDR2_EEPROM_DUMP+0x504>
    for(i = 0; i < 256 && bSuccess; i++){
8110306c:	e03fbc15 	stw	zero,-272(fp)
81103070:	00010306 	br	81103480 <DDR2_EEPROM_DUMP+0x4ec>
      printf("EEPROM[%03d]=%02Xh ", i, szData[i]);
81103074:	e0ffbf04 	addi	r3,fp,-260
81103078:	e0bfbc17 	ldw	r2,-272(fp)
8110307c:	1885883a 	add	r2,r3,r2
81103080:	10800003 	ldbu	r2,0(r2)
81103084:	10803fcc 	andi	r2,r2,255
81103088:	100d883a 	mov	r6,r2
8110308c:	e17fbc17 	ldw	r5,-272(fp)
81103090:	012044b4 	movhi	r4,33042
81103094:	21268e04 	addi	r4,r4,-26056
81103098:	110801c0 	call	8110801c <printf>
      if (i == 0)
8110309c:	e0bfbc17 	ldw	r2,-272(fp)
811030a0:	1000041e 	bne	r2,zero,811030b4 <DDR2_EEPROM_DUMP+0x120>
        printf("(Number of SPD Bytes Used)\n");
811030a4:	012044b4 	movhi	r4,33042
811030a8:	21269304 	addi	r4,r4,-26036
811030ac:	11081380 	call	81108138 <puts>
811030b0:	0000f006 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 1)
811030b4:	e0bfbc17 	ldw	r2,-272(fp)
811030b8:	10800058 	cmpnei	r2,r2,1
811030bc:	1000041e 	bne	r2,zero,811030d0 <DDR2_EEPROM_DUMP+0x13c>
        printf("(Total Number of Bytes in SPD Device, Log2(N))\n");
811030c0:	012044b4 	movhi	r4,33042
811030c4:	21269a04 	addi	r4,r4,-26008
811030c8:	11081380 	call	81108138 <puts>
811030cc:	0000e906 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 2)
811030d0:	e0bfbc17 	ldw	r2,-272(fp)
811030d4:	10800098 	cmpnei	r2,r2,2
811030d8:	1000041e 	bne	r2,zero,811030ec <DDR2_EEPROM_DUMP+0x158>
        printf("(Basic Memory Type[08h:DDR2])\n");
811030dc:	012044b4 	movhi	r4,33042
811030e0:	2126a604 	addi	r4,r4,-25960
811030e4:	11081380 	call	81108138 <puts>
811030e8:	0000e206 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 3)
811030ec:	e0bfbc17 	ldw	r2,-272(fp)
811030f0:	108000d8 	cmpnei	r2,r2,3
811030f4:	1000041e 	bne	r2,zero,81103108 <DDR2_EEPROM_DUMP+0x174>
        printf("(Number of Row Addresses on Assembly)\n");
811030f8:	012044b4 	movhi	r4,33042
811030fc:	2126ae04 	addi	r4,r4,-25928
81103100:	11081380 	call	81108138 <puts>
81103104:	0000db06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 4)
81103108:	e0bfbc17 	ldw	r2,-272(fp)
8110310c:	10800118 	cmpnei	r2,r2,4
81103110:	1000041e 	bne	r2,zero,81103124 <DDR2_EEPROM_DUMP+0x190>
        printf("(Number of Column Addresses on Assembly)\n");
81103114:	012044b4 	movhi	r4,33042
81103118:	2126b804 	addi	r4,r4,-25888
8110311c:	11081380 	call	81108138 <puts>
81103120:	0000d406 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 5)
81103124:	e0bfbc17 	ldw	r2,-272(fp)
81103128:	10800158 	cmpnei	r2,r2,5
8110312c:	1000041e 	bne	r2,zero,81103140 <DDR2_EEPROM_DUMP+0x1ac>
        printf("(DIMM Height and Module Rank Number[b2b1b0+1])\n");
81103130:	012044b4 	movhi	r4,33042
81103134:	2126c304 	addi	r4,r4,-25844
81103138:	11081380 	call	81108138 <puts>
8110313c:	0000cd06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 6)
81103140:	e0bfbc17 	ldw	r2,-272(fp)
81103144:	10800198 	cmpnei	r2,r2,6
81103148:	1000041e 	bne	r2,zero,8110315c <DDR2_EEPROM_DUMP+0x1c8>
        printf("(Module Data Width)\n");
8110314c:	012044b4 	movhi	r4,33042
81103150:	2126cf04 	addi	r4,r4,-25796
81103154:	11081380 	call	81108138 <puts>
81103158:	0000c606 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 7)
8110315c:	e0bfbc17 	ldw	r2,-272(fp)
81103160:	108001d8 	cmpnei	r2,r2,7
81103164:	1000041e 	bne	r2,zero,81103178 <DDR2_EEPROM_DUMP+0x1e4>
        printf("(Module Data Width, Continued)\n");
81103168:	012044b4 	movhi	r4,33042
8110316c:	2126d404 	addi	r4,r4,-25776
81103170:	11081380 	call	81108138 <puts>
81103174:	0000bf06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 16)
81103178:	e0bfbc17 	ldw	r2,-272(fp)
8110317c:	10800418 	cmpnei	r2,r2,16
81103180:	1000041e 	bne	r2,zero,81103194 <DDR2_EEPROM_DUMP+0x200>
        printf("(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
81103184:	012044b4 	movhi	r4,33042
81103188:	2126dc04 	addi	r4,r4,-25744
8110318c:	11081380 	call	81108138 <puts>
81103190:	0000b806 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 13)
81103194:	e0bfbc17 	ldw	r2,-272(fp)
81103198:	10800358 	cmpnei	r2,r2,13
8110319c:	1000041e 	bne	r2,zero,811031b0 <DDR2_EEPROM_DUMP+0x21c>
        printf("(Primary SDRAM width)\n");
811031a0:	012044b4 	movhi	r4,33042
811031a4:	2126e904 	addi	r4,r4,-25692
811031a8:	11081380 	call	81108138 <puts>
811031ac:	0000b106 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 14)
811031b0:	e0bfbc17 	ldw	r2,-272(fp)
811031b4:	10800398 	cmpnei	r2,r2,14
811031b8:	1000041e 	bne	r2,zero,811031cc <DDR2_EEPROM_DUMP+0x238>
        printf("(ECC SDRAM width)\n");
811031bc:	012044b4 	movhi	r4,33042
811031c0:	2126ef04 	addi	r4,r4,-25668
811031c4:	11081380 	call	81108138 <puts>
811031c8:	0000aa06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 17)
811031cc:	e0bfbc17 	ldw	r2,-272(fp)
811031d0:	10800458 	cmpnei	r2,r2,17
811031d4:	1000041e 	bne	r2,zero,811031e8 <DDR2_EEPROM_DUMP+0x254>
        printf("(Banks per SDRAM device)\n");
811031d8:	012044b4 	movhi	r4,33042
811031dc:	2126f404 	addi	r4,r4,-25648
811031e0:	11081380 	call	81108138 <puts>
811031e4:	0000a306 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 18)
811031e8:	e0bfbc17 	ldw	r2,-272(fp)
811031ec:	10800498 	cmpnei	r2,r2,18
811031f0:	1000041e 	bne	r2,zero,81103204 <DDR2_EEPROM_DUMP+0x270>
        printf("(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
811031f4:	012044b4 	movhi	r4,33042
811031f8:	2126fb04 	addi	r4,r4,-25620
811031fc:	11081380 	call	81108138 <puts>
81103200:	00009c06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 20)
81103204:	e0bfbc17 	ldw	r2,-272(fp)
81103208:	10800518 	cmpnei	r2,r2,20
8110320c:	1000041e 	bne	r2,zero,81103220 <DDR2_EEPROM_DUMP+0x28c>
        printf("(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
81103210:	012044b4 	movhi	r4,33042
81103214:	21270804 	addi	r4,r4,-25568
81103218:	11081380 	call	81108138 <puts>
8110321c:	00009506 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 22)
81103220:	e0bfbc17 	ldw	r2,-272(fp)
81103224:	10800598 	cmpnei	r2,r2,22
81103228:	1000041e 	bne	r2,zero,8110323c <DDR2_EEPROM_DUMP+0x2a8>
        printf("(Memory Chip feature bitmap)\n");
8110322c:	012044b4 	movhi	r4,33042
81103230:	21271a04 	addi	r4,r4,-25496
81103234:	11081380 	call	81108138 <puts>
81103238:	00008e06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 27)
8110323c:	e0bfbc17 	ldw	r2,-272(fp)
81103240:	108006d8 	cmpnei	r2,r2,27
81103244:	1000041e 	bne	r2,zero,81103258 <DDR2_EEPROM_DUMP+0x2c4>
        printf("(Minimun row precharge time[tRP;nsx4])\n");
81103248:	012044b4 	movhi	r4,33042
8110324c:	21272204 	addi	r4,r4,-25464
81103250:	11081380 	call	81108138 <puts>
81103254:	00008706 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 28)
81103258:	e0bfbc17 	ldw	r2,-272(fp)
8110325c:	10800718 	cmpnei	r2,r2,28
81103260:	1000041e 	bne	r2,zero,81103274 <DDR2_EEPROM_DUMP+0x2e0>
        printf("(Minimun row active-row activce delay[tRRD;nsx4])\n");
81103264:	012044b4 	movhi	r4,33042
81103268:	21272c04 	addi	r4,r4,-25424
8110326c:	11081380 	call	81108138 <puts>
81103270:	00008006 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 29)
81103274:	e0bfbc17 	ldw	r2,-272(fp)
81103278:	10800758 	cmpnei	r2,r2,29
8110327c:	1000041e 	bne	r2,zero,81103290 <DDR2_EEPROM_DUMP+0x2fc>
        printf("(Minimun RAS to CAS delay[tRCD;nsx4])\n");
81103280:	012044b4 	movhi	r4,33042
81103284:	21273904 	addi	r4,r4,-25372
81103288:	11081380 	call	81108138 <puts>
8110328c:	00007906 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 30)
81103290:	e0bfbc17 	ldw	r2,-272(fp)
81103294:	10800798 	cmpnei	r2,r2,30
81103298:	1000041e 	bne	r2,zero,811032ac <DDR2_EEPROM_DUMP+0x318>
        printf("(Minimun acive to precharge time[tRAS;ns])\n");
8110329c:	012044b4 	movhi	r4,33042
811032a0:	21274304 	addi	r4,r4,-25332
811032a4:	11081380 	call	81108138 <puts>
811032a8:	00007206 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 31)
811032ac:	e0bfbc17 	ldw	r2,-272(fp)
811032b0:	108007d8 	cmpnei	r2,r2,31
811032b4:	1000041e 	bne	r2,zero,811032c8 <DDR2_EEPROM_DUMP+0x334>
        printf("(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
811032b8:	012044b4 	movhi	r4,33042
811032bc:	21274e04 	addi	r4,r4,-25288
811032c0:	11081380 	call	81108138 <puts>
811032c4:	00006b06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 36)
811032c8:	e0bfbc17 	ldw	r2,-272(fp)
811032cc:	10800918 	cmpnei	r2,r2,36
811032d0:	1000041e 	bne	r2,zero,811032e4 <DDR2_EEPROM_DUMP+0x350>
        printf("(Minimun write receovery time[tWR;nsx4])\n");
811032d4:	012044b4 	movhi	r4,33042
811032d8:	21275f04 	addi	r4,r4,-25220
811032dc:	11081380 	call	81108138 <puts>
811032e0:	00006406 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 37)
811032e4:	e0bfbc17 	ldw	r2,-272(fp)
811032e8:	10800958 	cmpnei	r2,r2,37
811032ec:	1000041e 	bne	r2,zero,81103300 <DDR2_EEPROM_DUMP+0x36c>
        printf("(Internal write to read command delay[tWTR;nsx4])\n");
811032f0:	012044b4 	movhi	r4,33042
811032f4:	21276a04 	addi	r4,r4,-25176
811032f8:	11081380 	call	81108138 <puts>
811032fc:	00005d06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 38)
81103300:	e0bfbc17 	ldw	r2,-272(fp)
81103304:	10800998 	cmpnei	r2,r2,38
81103308:	1000041e 	bne	r2,zero,8110331c <DDR2_EEPROM_DUMP+0x388>
        printf("(Internal read to precharge command delay[tRTP;nsx4])\n");
8110330c:	012044b4 	movhi	r4,33042
81103310:	21277704 	addi	r4,r4,-25124
81103314:	11081380 	call	81108138 <puts>
81103318:	00005606 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 41)
8110331c:	e0bfbc17 	ldw	r2,-272(fp)
81103320:	10800a58 	cmpnei	r2,r2,41
81103324:	1000041e 	bne	r2,zero,81103338 <DDR2_EEPROM_DUMP+0x3a4>
        printf("(Minimun activce to active/refresh time[tRC;ns])\n");
81103328:	012044b4 	movhi	r4,33042
8110332c:	21278504 	addi	r4,r4,-25068
81103330:	11081380 	call	81108138 <puts>
81103334:	00004f06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 42)
81103338:	e0bfbc17 	ldw	r2,-272(fp)
8110333c:	10800a98 	cmpnei	r2,r2,42
81103340:	1000041e 	bne	r2,zero,81103354 <DDR2_EEPROM_DUMP+0x3c0>
        printf("(Minimun refresh to active/refresh time[tRFC;ns])\n");
81103344:	012044b4 	movhi	r4,33042
81103348:	21279204 	addi	r4,r4,-25016
8110334c:	11081380 	call	81108138 <puts>
81103350:	00004806 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 62)
81103354:	e0bfbc17 	ldw	r2,-272(fp)
81103358:	10800f98 	cmpnei	r2,r2,62
8110335c:	1000041e 	bne	r2,zero,81103370 <DDR2_EEPROM_DUMP+0x3dc>
        printf("(SPD Revision)\n");
81103360:	012044b4 	movhi	r4,33042
81103364:	21279f04 	addi	r4,r4,-24964
81103368:	11081380 	call	81108138 <puts>
8110336c:	00004106 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 63)
81103370:	e0bfbc17 	ldw	r2,-272(fp)
81103374:	10800fd8 	cmpnei	r2,r2,63
81103378:	1000041e 	bne	r2,zero,8110338c <DDR2_EEPROM_DUMP+0x3f8>
        printf("(Checksum)\n");
8110337c:	012044b4 	movhi	r4,33042
81103380:	2127a304 	addi	r4,r4,-24948
81103384:	11081380 	call	81108138 <puts>
81103388:	00003a06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 64)
8110338c:	e0bfbc17 	ldw	r2,-272(fp)
81103390:	10801018 	cmpnei	r2,r2,64
81103394:	1000041e 	bne	r2,zero,811033a8 <DDR2_EEPROM_DUMP+0x414>
        printf("(64~71: Manufacturer JEDEC ID)\n");
81103398:	012044b4 	movhi	r4,33042
8110339c:	2127a604 	addi	r4,r4,-24936
811033a0:	11081380 	call	81108138 <puts>
811033a4:	00003306 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 72)
811033a8:	e0bfbc17 	ldw	r2,-272(fp)
811033ac:	10801218 	cmpnei	r2,r2,72
811033b0:	1000041e 	bne	r2,zero,811033c4 <DDR2_EEPROM_DUMP+0x430>
        printf("(Module manufacturing location[Vendor-specific code])\n");
811033b4:	012044b4 	movhi	r4,33042
811033b8:	2127ae04 	addi	r4,r4,-24904
811033bc:	11081380 	call	81108138 <puts>
811033c0:	00002c06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 73)
811033c4:	e0bfbc17 	ldw	r2,-272(fp)
811033c8:	10801258 	cmpnei	r2,r2,73
811033cc:	1000041e 	bne	r2,zero,811033e0 <DDR2_EEPROM_DUMP+0x44c>
        printf("(73~90: Moduloe part number)\n");
811033d0:	012044b4 	movhi	r4,33042
811033d4:	2127bc04 	addi	r4,r4,-24848
811033d8:	11081380 	call	81108138 <puts>
811033dc:	00002506 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 91)
811033e0:	e0bfbc17 	ldw	r2,-272(fp)
811033e4:	108016d8 	cmpnei	r2,r2,91
811033e8:	1000041e 	bne	r2,zero,811033fc <DDR2_EEPROM_DUMP+0x468>
        printf("(91~92: Moduloe revision code)\n");
811033ec:	012044b4 	movhi	r4,33042
811033f0:	2127c404 	addi	r4,r4,-24816
811033f4:	11081380 	call	81108138 <puts>
811033f8:	00001e06 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 93)
811033fc:	e0bfbc17 	ldw	r2,-272(fp)
81103400:	10801758 	cmpnei	r2,r2,93
81103404:	1000041e 	bne	r2,zero,81103418 <DDR2_EEPROM_DUMP+0x484>
        printf("(Manufacture Years since 2000[0-255])\n");
81103408:	012044b4 	movhi	r4,33042
8110340c:	2127cc04 	addi	r4,r4,-24784
81103410:	11081380 	call	81108138 <puts>
81103414:	00001706 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 94)
81103418:	e0bfbc17 	ldw	r2,-272(fp)
8110341c:	10801798 	cmpnei	r2,r2,94
81103420:	1000041e 	bne	r2,zero,81103434 <DDR2_EEPROM_DUMP+0x4a0>
        printf("(Manufacture Weeks[1-52])\n");
81103424:	012044b4 	movhi	r4,33042
81103428:	2127d604 	addi	r4,r4,-24744
8110342c:	11081380 	call	81108138 <puts>
81103430:	00001006 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 95)
81103434:	e0bfbc17 	ldw	r2,-272(fp)
81103438:	108017d8 	cmpnei	r2,r2,95
8110343c:	1000041e 	bne	r2,zero,81103450 <DDR2_EEPROM_DUMP+0x4bc>
        printf("(95~98[4-bytes]: Module serial number)\n");
81103440:	012044b4 	movhi	r4,33042
81103444:	2127dd04 	addi	r4,r4,-24716
81103448:	11081380 	call	81108138 <puts>
8110344c:	00000906 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 99)
81103450:	e0bfbc17 	ldw	r2,-272(fp)
81103454:	108018d8 	cmpnei	r2,r2,99
81103458:	1000041e 	bne	r2,zero,8110346c <DDR2_EEPROM_DUMP+0x4d8>
        printf("(99~128: Manufacturer-specific data)\n");
8110345c:	012044b4 	movhi	r4,33042
81103460:	2127e704 	addi	r4,r4,-24676
81103464:	11081380 	call	81108138 <puts>
81103468:	00000206 	br	81103474 <DDR2_EEPROM_DUMP+0x4e0>
      else
        printf("\n");
8110346c:	01000284 	movi	r4,10
81103470:	11080600 	call	81108060 <putchar>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
  if (bSuccess){
    for(i = 0; i < 256 && bSuccess; i++){
81103474:	e0bfbc17 	ldw	r2,-272(fp)
81103478:	10800044 	addi	r2,r2,1
8110347c:	e0bfbc15 	stw	r2,-272(fp)
81103480:	e0bfbc17 	ldw	r2,-272(fp)
81103484:	10804008 	cmpgei	r2,r2,256
81103488:	1000061e 	bne	r2,zero,811034a4 <DDR2_EEPROM_DUMP+0x510>
8110348c:	e0bfbe17 	ldw	r2,-264(fp)
81103490:	103ef81e 	bne	r2,zero,81103074 <__reset+0xfb0e3074>
81103494:	00000306 	br	811034a4 <DDR2_EEPROM_DUMP+0x510>
        printf("(99~128: Manufacturer-specific data)\n");
      else
        printf("\n");
    }
  } else {
    printf("Failed to dump EEPROM\n"); 
81103498:	012044b4 	movhi	r4,33042
8110349c:	2127f104 	addi	r4,r4,-24636
811034a0:	11081380 	call	81108138 <puts>
  }
  printf("\n");
811034a4:	01000284 	movi	r4,10
811034a8:	11080600 	call	81108060 <putchar>

  return bSuccess;  
811034ac:	e0bfbe17 	ldw	r2,-264(fp)
}
811034b0:	e037883a 	mov	sp,fp
811034b4:	dfc00117 	ldw	ra,4(sp)
811034b8:	df000017 	ldw	fp,0(sp)
811034bc:	dec00204 	addi	sp,sp,8
811034c0:	f800283a 	ret

811034c4 <DDR2_SWITCH_MEMORY>:

bool DDR2_SWITCH_MEMORY(alt_u8 MemoryId){
811034c4:	defffb04 	addi	sp,sp,-20
811034c8:	dfc00415 	stw	ra,16(sp)
811034cc:	df000315 	stw	fp,12(sp)
811034d0:	df000304 	addi	fp,sp,12
811034d4:	2005883a 	mov	r2,r4
811034d8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *pDdr2MemAddr = DDR2_EXTENDED_ADDRESS_CONTROL_BASE;
811034dc:	00a04834 	movhi	r2,33056
811034e0:	10973204 	addi	r2,r2,23752
811034e4:	e0bffe15 	stw	r2,-8(fp)

	  bSuccess = TRUE;
811034e8:	00800044 	movi	r2,1
811034ec:	e0bffd15 	stw	r2,-12(fp)
	  switch (MemoryId) {
811034f0:	e0bfff03 	ldbu	r2,-4(fp)
811034f4:	10c00060 	cmpeqi	r3,r2,1
811034f8:	1800031e 	bne	r3,zero,81103508 <DDR2_SWITCH_MEMORY+0x44>
811034fc:	108000a0 	cmpeqi	r2,r2,2
81103500:	1000041e 	bne	r2,zero,81103514 <DDR2_SWITCH_MEMORY+0x50>
81103504:	00000706 	br	81103524 <DDR2_SWITCH_MEMORY+0x60>
	    case DDR2_M1_ID:
	  	  *(pDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81103508:	e0bffe17 	ldw	r2,-8(fp)
8110350c:	10000015 	stw	zero,0(r2)
	    break;
81103510:	00000806 	br	81103534 <DDR2_SWITCH_MEMORY+0x70>
	    case DDR2_M2_ID:
		  *(pDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81103514:	e0bffe17 	ldw	r2,-8(fp)
81103518:	00e00034 	movhi	r3,32768
8110351c:	10c00015 	stw	r3,0(r2)
	    break;
81103520:	00000406 	br	81103534 <DDR2_SWITCH_MEMORY+0x70>
	    default:
	      bSuccess = FALSE;
81103524:	e03ffd15 	stw	zero,-12(fp)
		  printf("DR2 Memory ID not identified!! Error switching memories!! \n");
81103528:	012044b4 	movhi	r4,33042
8110352c:	2127f704 	addi	r4,r4,-24612
81103530:	11081380 	call	81108138 <puts>
	  }

	  return bSuccess;
81103534:	e0bffd17 	ldw	r2,-12(fp)
}
81103538:	e037883a 	mov	sp,fp
8110353c:	dfc00117 	ldw	ra,4(sp)
81103540:	df000017 	ldw	fp,0(sp)
81103544:	dec00204 	addi	sp,sp,8
81103548:	f800283a 	ret

8110354c <DDR2_MEMORY_WRITE_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_WRITE_TEST(alt_u8 MemoryId){
8110354c:	deffe304 	addi	sp,sp,-116
81103550:	dfc01c15 	stw	ra,112(sp)
81103554:	df001b15 	stw	fp,108(sp)
81103558:	dc401a15 	stw	r17,104(sp)
8110355c:	dc001915 	stw	r16,100(sp)
81103560:	df001b04 	addi	fp,sp,108
81103564:	2005883a 	mov	r2,r4
81103568:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Write Test =====\n");
8110356c:	012044b4 	movhi	r4,33042
81103570:	21280604 	addi	r4,r4,-24552
81103574:	11081380 	call	81108138 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81103578:	00800044 	movi	r2,1
8110357c:	e0bfed15 	stw	r2,-76(fp)
  switch (MemoryId) {
81103580:	e0bffd03 	ldbu	r2,-12(fp)
81103584:	10c00060 	cmpeqi	r3,r2,1
81103588:	1800031e 	bne	r3,zero,81103598 <DDR2_MEMORY_WRITE_TEST+0x4c>
8110358c:	108000a0 	cmpeqi	r2,r2,2
81103590:	1000081e 	bne	r2,zero,811035b4 <DDR2_MEMORY_WRITE_TEST+0x68>
81103594:	00000e06 	br	811035d0 <DDR2_MEMORY_WRITE_TEST+0x84>
    case DDR2_M1_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81103598:	e0bffd03 	ldbu	r2,-12(fp)
8110359c:	1009883a 	mov	r4,r2
811035a0:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811035a4:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M1_MEMORY_SIZE;
811035a8:	00a00034 	movhi	r2,32768
811035ac:	e0bfe615 	stw	r2,-104(fp)
    break;
811035b0:	00000d06 	br	811035e8 <DDR2_MEMORY_WRITE_TEST+0x9c>
    case DDR2_M2_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
811035b4:	e0bffd03 	ldbu	r2,-12(fp)
811035b8:	1009883a 	mov	r4,r2
811035bc:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811035c0:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M2_MEMORY_SIZE;
811035c4:	00a00034 	movhi	r2,32768
811035c8:	e0bfe615 	stw	r2,-104(fp)
    break;
811035cc:	00000606 	br	811035e8 <DDR2_MEMORY_WRITE_TEST+0x9c>
    default:
      bSuccess = FALSE;
811035d0:	e03fed15 	stw	zero,-76(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811035d4:	012044b4 	movhi	r4,33042
811035d8:	21261604 	addi	r4,r4,-26536
811035dc:	11081380 	call	81108138 <puts>
      return bSuccess;
811035e0:	e0bfed17 	ldw	r2,-76(fp)
811035e4:	0000db06 	br	81103954 <DDR2_MEMORY_WRITE_TEST+0x408>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811035e8:	e0bfe617 	ldw	r2,-104(fp)
811035ec:	1004d53a 	srli	r2,r2,20
811035f0:	100b883a 	mov	r5,r2
811035f4:	012044b4 	movhi	r4,33042
811035f8:	21281004 	addi	r4,r4,-24512
811035fc:	110801c0 	call	8110801c <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes;
  
  int nItemNum, nPos;
  const int my_data_size = sizeof(my_data);
81103600:	00800104 	movi	r2,4
81103604:	e0bfee15 	stw	r2,-72(fp)
  int nProgressIndex = 0;
81103608:	e03fec15 	stw	zero,-80(fp)
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
8110360c:	e03fef15 	stw	zero,-68(fp)
  
  for(i = 0; i < 10; i++){
81103610:	e03fe715 	stw	zero,-100(fp)
81103614:	00001506 	br	8110366c <DDR2_MEMORY_WRITE_TEST+0x120>
    szProgress[i] = ByteLen/10*(i+1);
81103618:	e0ffe617 	ldw	r3,-104(fp)
8110361c:	00b33374 	movhi	r2,52429
81103620:	10b33344 	addi	r2,r2,-13107
81103624:	1888383a 	mulxuu	r4,r3,r2
81103628:	1885383a 	mul	r2,r3,r2
8110362c:	1021883a 	mov	r16,r2
81103630:	2023883a 	mov	r17,r4
81103634:	8804d0fa 	srli	r2,r17,3
81103638:	e0ffe717 	ldw	r3,-100(fp)
8110363c:	18c00044 	addi	r3,r3,1
81103640:	10c7383a 	mul	r3,r2,r3
81103644:	e0bfe717 	ldw	r2,-100(fp)
81103648:	1085883a 	add	r2,r2,r2
8110364c:	1085883a 	add	r2,r2,r2
81103650:	e13fe504 	addi	r4,fp,-108
81103654:	2085883a 	add	r2,r4,r2
81103658:	10800e04 	addi	r2,r2,56
8110365c:	10c00015 	stw	r3,0(r2)
  int nProgressIndex = 0;
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
  
  for(i = 0; i < 10; i++){
81103660:	e0bfe717 	ldw	r2,-100(fp)
81103664:	10800044 	addi	r2,r2,1
81103668:	e0bfe715 	stw	r2,-100(fp)
8110366c:	e0bfe717 	ldw	r2,-100(fp)
81103670:	10800290 	cmplti	r2,r2,10
81103674:	103fe81e 	bne	r2,zero,81103618 <__reset+0xfb0e3618>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81103678:	d0a03c17 	ldw	r2,-32528(gp)
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
8110367c:	e0bff015 	stw	r2,-64(fp)
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81103680:	00804004 	movi	r2,256
81103684:	e0bfea15 	stw	r2,-88(fp)
  for(i = 0; i < nItemNum; i++){
81103688:	e03fe715 	stw	zero,-100(fp)
8110368c:	00001e06 	br	81103708 <DDR2_MEMORY_WRITE_TEST+0x1bc>
    if (i == 0) {
81103690:	e0bfe717 	ldw	r2,-100(fp)
81103694:	1000091e 	bne	r2,zero,811036bc <DDR2_MEMORY_WRITE_TEST+0x170>
      szData[i] = InitValue;
81103698:	00a044b4 	movhi	r2,33042
8110369c:	10b2eb04 	addi	r2,r2,-13396
811036a0:	e0ffe717 	ldw	r3,-100(fp)
811036a4:	18c7883a 	add	r3,r3,r3
811036a8:	18c7883a 	add	r3,r3,r3
811036ac:	10c5883a 	add	r2,r2,r3
811036b0:	e0fff017 	ldw	r3,-64(fp)
811036b4:	10c00015 	stw	r3,0(r2)
811036b8:	00001006 	br	811036fc <DDR2_MEMORY_WRITE_TEST+0x1b0>
    } else {
      szData[i] = szData[i-1] * 13;
811036bc:	e0bfe717 	ldw	r2,-100(fp)
811036c0:	10ffffc4 	addi	r3,r2,-1
811036c4:	00a044b4 	movhi	r2,33042
811036c8:	10b2eb04 	addi	r2,r2,-13396
811036cc:	18c7883a 	add	r3,r3,r3
811036d0:	18c7883a 	add	r3,r3,r3
811036d4:	10c5883a 	add	r2,r2,r3
811036d8:	10800017 	ldw	r2,0(r2)
811036dc:	11000364 	muli	r4,r2,13
811036e0:	00a044b4 	movhi	r2,33042
811036e4:	10b2eb04 	addi	r2,r2,-13396
811036e8:	e0ffe717 	ldw	r3,-100(fp)
811036ec:	18c7883a 	add	r3,r3,r3
811036f0:	18c7883a 	add	r3,r3,r3
811036f4:	10c5883a 	add	r2,r2,r3
811036f8:	11000015 	stw	r4,0(r2)
  for(i = 0; i < 10; i++){
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
  nItemNum = sizeof(szData)/sizeof(szData[0]);
  for(i = 0; i < nItemNum; i++){
811036fc:	e0bfe717 	ldw	r2,-100(fp)
81103700:	10800044 	addi	r2,r2,1
81103704:	e0bfe715 	stw	r2,-100(fp)
81103708:	e0ffe717 	ldw	r3,-100(fp)
8110370c:	e0bfea17 	ldw	r2,-88(fp)
81103710:	18bfdf16 	blt	r3,r2,81103690 <__reset+0xfb0e3690>
      szData[i] = InitValue;
    } else {
      szData[i] = szData[i-1] * 13;
    }
  }
  szData[nItemNum-1] = 0xAAAAAAAA;
81103714:	e0bfea17 	ldw	r2,-88(fp)
81103718:	10ffffc4 	addi	r3,r2,-1
8110371c:	00a044b4 	movhi	r2,33042
81103720:	10b2eb04 	addi	r2,r2,-13396
81103724:	18c7883a 	add	r3,r3,r3
81103728:	18c7883a 	add	r3,r3,r3
8110372c:	10c7883a 	add	r3,r2,r3
81103730:	00aaaaf4 	movhi	r2,43691
81103734:	10aaaa84 	addi	r2,r2,-21846
81103738:	18800015 	stw	r2,0(r3)
  szData[nItemNum-2] = 0x55555555;
8110373c:	e0bfea17 	ldw	r2,-88(fp)
81103740:	10ffff84 	addi	r3,r2,-2
81103744:	00a044b4 	movhi	r2,33042
81103748:	10b2eb04 	addi	r2,r2,-13396
8110374c:	18c7883a 	add	r3,r3,r3
81103750:	18c7883a 	add	r3,r3,r3
81103754:	10c7883a 	add	r3,r2,r3
81103758:	00955574 	movhi	r2,21845
8110375c:	10955544 	addi	r2,r2,21845
81103760:	18800015 	stw	r2,0(r3)
  szData[nItemNum-3] = 0x00000000;
81103764:	e0bfea17 	ldw	r2,-88(fp)
81103768:	10ffff44 	addi	r3,r2,-3
8110376c:	00a044b4 	movhi	r2,33042
81103770:	10b2eb04 	addi	r2,r2,-13396
81103774:	18c7883a 	add	r3,r3,r3
81103778:	18c7883a 	add	r3,r3,r3
8110377c:	10c5883a 	add	r2,r2,r3
81103780:	10000015 	stw	zero,0(r2)
  szData[nItemNum-4] = 0xFFFFFFFF;
81103784:	e0bfea17 	ldw	r2,-88(fp)
81103788:	10ffff04 	addi	r3,r2,-4
8110378c:	00a044b4 	movhi	r2,33042
81103790:	10b2eb04 	addi	r2,r2,-13396
81103794:	18c7883a 	add	r3,r3,r3
81103798:	18c7883a 	add	r3,r3,r3
8110379c:	10c5883a 	add	r2,r2,r3
811037a0:	00ffffc4 	movi	r3,-1
811037a4:	10c00015 	stw	r3,0(r2)

  printf("Writing data...\n");
811037a8:	012044b4 	movhi	r4,33042
811037ac:	21281604 	addi	r4,r4,-24488
811037b0:	11081380 	call	81108138 <puts>
811037b4:	d0a03c17 	ldw	r2,-32528(gp)
  TimeStart = alt_nticks();
811037b8:	e0bff115 	stw	r2,-60(fp)
  pDes = (my_data *)Ddr2Base;
811037bc:	e0bfe517 	ldw	r2,-108(fp)
811037c0:	e0bfe915 	stw	r2,-92(fp)
  nAccessLen = sizeof(szData);
811037c4:	00810004 	movi	r2,1024
811037c8:	e0bfe815 	stw	r2,-96(fp)
  nItemNum = nAccessLen / my_data_size;
811037cc:	e0ffe817 	ldw	r3,-96(fp)
811037d0:	e0bfee17 	ldw	r2,-72(fp)
811037d4:	1885283a 	div	r2,r3,r2
811037d8:	e0bfea15 	stw	r2,-88(fp)
  nPos = 0;
811037dc:	e03feb15 	stw	zero,-84(fp)
  while(nPos < ByteLen){
811037e0:	00003306 	br	811038b0 <DDR2_MEMORY_WRITE_TEST+0x364>
    nRemainedLen = ByteLen - nPos;
811037e4:	e0bfeb17 	ldw	r2,-84(fp)
811037e8:	e0ffe617 	ldw	r3,-104(fp)
811037ec:	1885c83a 	sub	r2,r3,r2
811037f0:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
811037f4:	e0bfe817 	ldw	r2,-96(fp)
811037f8:	e0fff217 	ldw	r3,-56(fp)
811037fc:	1880060e 	bge	r3,r2,81103818 <DDR2_MEMORY_WRITE_TEST+0x2cc>
      nAccessLen = nRemainedLen;
81103800:	e0bff217 	ldw	r2,-56(fp)
81103804:	e0bfe815 	stw	r2,-96(fp)
      nItemNum = nAccessLen / my_data_size;
81103808:	e0ffe817 	ldw	r3,-96(fp)
8110380c:	e0bfee17 	ldw	r2,-72(fp)
81103810:	1885283a 	div	r2,r3,r2
81103814:	e0bfea15 	stw	r2,-88(fp)
    }
    memcpy(pDes, szData, nAccessLen);
81103818:	e0bfe817 	ldw	r2,-96(fp)
8110381c:	100d883a 	mov	r6,r2
81103820:	016044b4 	movhi	r5,33042
81103824:	2972eb04 	addi	r5,r5,-13396
81103828:	e13fe917 	ldw	r4,-92(fp)
8110382c:	1107ea40 	call	81107ea4 <memcpy>
    pDes += nItemNum;
81103830:	e0bfea17 	ldw	r2,-88(fp)
81103834:	1085883a 	add	r2,r2,r2
81103838:	1085883a 	add	r2,r2,r2
8110383c:	1007883a 	mov	r3,r2
81103840:	e0bfe917 	ldw	r2,-92(fp)
81103844:	10c5883a 	add	r2,r2,r3
81103848:	e0bfe915 	stw	r2,-92(fp)
    nPos += nAccessLen;
8110384c:	e0ffeb17 	ldw	r3,-84(fp)
81103850:	e0bfe817 	ldw	r2,-96(fp)
81103854:	1885883a 	add	r2,r3,r2
81103858:	e0bfeb15 	stw	r2,-84(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
8110385c:	e0bfec17 	ldw	r2,-80(fp)
81103860:	10800288 	cmpgei	r2,r2,10
81103864:	1000121e 	bne	r2,zero,811038b0 <DDR2_MEMORY_WRITE_TEST+0x364>
81103868:	e0bfec17 	ldw	r2,-80(fp)
8110386c:	1085883a 	add	r2,r2,r2
81103870:	1085883a 	add	r2,r2,r2
81103874:	e0ffe504 	addi	r3,fp,-108
81103878:	1885883a 	add	r2,r3,r2
8110387c:	10800e04 	addi	r2,r2,56
81103880:	10800017 	ldw	r2,0(r2)
81103884:	e0ffeb17 	ldw	r3,-84(fp)
81103888:	18800936 	bltu	r3,r2,811038b0 <DDR2_MEMORY_WRITE_TEST+0x364>
      nProgressIndex++;
8110388c:	e0bfec17 	ldw	r2,-80(fp)
81103890:	10800044 	addi	r2,r2,1
81103894:	e0bfec15 	stw	r2,-80(fp)
      printf("%02d%% ", nProgressIndex*10);
81103898:	e0bfec17 	ldw	r2,-80(fp)
8110389c:	108002a4 	muli	r2,r2,10
811038a0:	100b883a 	mov	r5,r2
811038a4:	012044b4 	movhi	r4,33042
811038a8:	21281a04 	addi	r4,r4,-24472
811038ac:	110801c0 	call	8110801c <printf>
  TimeStart = alt_nticks();
  pDes = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(nPos < ByteLen){
811038b0:	e0ffeb17 	ldw	r3,-84(fp)
811038b4:	e0bfe617 	ldw	r2,-104(fp)
811038b8:	18bfca36 	bltu	r3,r2,811037e4 <__reset+0xfb0e37e4>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  alt_dcache_flush_all();
811038bc:	11142dc0 	call	811142dc <alt_dcache_flush_all>
  printf("\n");
811038c0:	01000284 	movi	r4,10
811038c4:	11080600 	call	81108060 <putchar>
811038c8:	d0e03c17 	ldw	r3,-32528(gp)

  TimeElapsed = alt_nticks() - TimeStart;
811038cc:	e0bff117 	ldw	r2,-60(fp)
811038d0:	1885c83a 	sub	r2,r3,r2
811038d4:	e0bfef15 	stw	r2,-68(fp)
  if (bSuccess){
811038d8:	e0bfed17 	ldw	r2,-76(fp)
811038dc:	10001726 	beq	r2,zero,8110393c <DDR2_MEMORY_WRITE_TEST+0x3f0>
    printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
811038e0:	e13fef17 	ldw	r4,-68(fp)
811038e4:	110725c0 	call	8110725c <__floatsisf>
811038e8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811038ec:	d0a03b17 	ldw	r2,-32532(gp)
811038f0:	1009883a 	mov	r4,r2
811038f4:	11073800 	call	81107380 <__floatunsisf>
811038f8:	1007883a 	mov	r3,r2
811038fc:	180b883a 	mov	r5,r3
81103900:	8009883a 	mov	r4,r16
81103904:	1106a200 	call	81106a20 <__divsf3>
81103908:	1007883a 	mov	r3,r2
8110390c:	1805883a 	mov	r2,r3
81103910:	1009883a 	mov	r4,r2
81103914:	1107b880 	call	81107b88 <__extendsfdf2>
81103918:	1009883a 	mov	r4,r2
8110391c:	180b883a 	mov	r5,r3
81103920:	200d883a 	mov	r6,r4
81103924:	280f883a 	mov	r7,r5
81103928:	e17fe617 	ldw	r5,-104(fp)
8110392c:	012044b4 	movhi	r4,33042
81103930:	21281c04 	addi	r4,r4,-24464
81103934:	110801c0 	call	8110801c <printf>
81103938:	00000306 	br	81103948 <DDR2_MEMORY_WRITE_TEST+0x3fc>
  } else {
    printf("DDR2 write test fail\n");
8110393c:	012044b4 	movhi	r4,33042
81103940:	21282804 	addi	r4,r4,-24416
81103944:	11081380 	call	81108138 <puts>
  }
  printf("\n");
81103948:	01000284 	movi	r4,10
8110394c:	11080600 	call	81108060 <putchar>

  return bSuccess;
81103950:	e0bfed17 	ldw	r2,-76(fp)
}
81103954:	e6fffe04 	addi	sp,fp,-8
81103958:	dfc00317 	ldw	ra,12(sp)
8110395c:	df000217 	ldw	fp,8(sp)
81103960:	dc400117 	ldw	r17,4(sp)
81103964:	dc000017 	ldw	r16,0(sp)
81103968:	dec00404 	addi	sp,sp,16
8110396c:	f800283a 	ret

81103970 <DDR2_MEMORY_READ_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_READ_TEST(alt_u8 MemoryId){
81103970:	deffe304 	addi	sp,sp,-116
81103974:	dfc01c15 	stw	ra,112(sp)
81103978:	df001b15 	stw	fp,108(sp)
8110397c:	dc401a15 	stw	r17,104(sp)
81103980:	dc001915 	stw	r16,100(sp)
81103984:	df001b04 	addi	fp,sp,108
81103988:	2005883a 	mov	r2,r4
8110398c:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Read Test =====\n");
81103990:	012044b4 	movhi	r4,33042
81103994:	21282e04 	addi	r4,r4,-24392
81103998:	11081380 	call	81108138 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
8110399c:	00800044 	movi	r2,1
811039a0:	e0bfe515 	stw	r2,-108(fp)
  switch (MemoryId) {
811039a4:	e0bffd03 	ldbu	r2,-12(fp)
811039a8:	10c00060 	cmpeqi	r3,r2,1
811039ac:	1800031e 	bne	r3,zero,811039bc <DDR2_MEMORY_READ_TEST+0x4c>
811039b0:	108000a0 	cmpeqi	r2,r2,2
811039b4:	1000081e 	bne	r2,zero,811039d8 <DDR2_MEMORY_READ_TEST+0x68>
811039b8:	00000e06 	br	811039f4 <DDR2_MEMORY_READ_TEST+0x84>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811039bc:	e0bffd03 	ldbu	r2,-12(fp)
811039c0:	1009883a 	mov	r4,r2
811039c4:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811039c8:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
811039cc:	00a00034 	movhi	r2,32768
811039d0:	e0bfe715 	stw	r2,-100(fp)
    break;
811039d4:	00000d06 	br	81103a0c <DDR2_MEMORY_READ_TEST+0x9c>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811039d8:	e0bffd03 	ldbu	r2,-12(fp)
811039dc:	1009883a 	mov	r4,r2
811039e0:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811039e4:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
811039e8:	00a00034 	movhi	r2,32768
811039ec:	e0bfe715 	stw	r2,-100(fp)
    break;
811039f0:	00000606 	br	81103a0c <DDR2_MEMORY_READ_TEST+0x9c>
    default:
      bSuccess = FALSE;
811039f4:	e03fe515 	stw	zero,-108(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811039f8:	012044b4 	movhi	r4,33042
811039fc:	21261604 	addi	r4,r4,-26536
81103a00:	11081380 	call	81108138 <puts>
      return bSuccess;
81103a04:	e0bfe517 	ldw	r2,-108(fp)
81103a08:	0000b806 	br	81103cec <DDR2_MEMORY_READ_TEST+0x37c>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81103a0c:	e0bfe717 	ldw	r2,-100(fp)
81103a10:	1004d53a 	srli	r2,r2,20
81103a14:	100b883a 	mov	r5,r2
81103a18:	012044b4 	movhi	r4,33042
81103a1c:	21281004 	addi	r4,r4,-24512
81103a20:	110801c0 	call	8110801c <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes, *pSrc;
  int nItemNum, nPos;
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81103a24:	00804004 	movi	r2,256
81103a28:	e0bfec15 	stw	r2,-80(fp)
  const int my_data_size = sizeof(my_data);
81103a2c:	00800104 	movi	r2,4
81103a30:	e0bfef15 	stw	r2,-68(fp)
  nAccessLen = nItemNum * my_data_size;
81103a34:	e0ffec17 	ldw	r3,-80(fp)
81103a38:	e0bfef17 	ldw	r2,-68(fp)
81103a3c:	1885383a 	mul	r2,r3,r2
81103a40:	e0bfe915 	stw	r2,-92(fp)
  int nProgressIndex = 0;
81103a44:	e03fee15 	stw	zero,-72(fp)
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81103a48:	e03ff015 	stw	zero,-64(fp)

  for(i=0;i<10;i++){
81103a4c:	e03fe815 	stw	zero,-96(fp)
81103a50:	00001506 	br	81103aa8 <DDR2_MEMORY_READ_TEST+0x138>
    szProgress[i] = ByteLen/10*(i+1);
81103a54:	e0ffe717 	ldw	r3,-100(fp)
81103a58:	00b33374 	movhi	r2,52429
81103a5c:	10b33344 	addi	r2,r2,-13107
81103a60:	1888383a 	mulxuu	r4,r3,r2
81103a64:	1885383a 	mul	r2,r3,r2
81103a68:	1021883a 	mov	r16,r2
81103a6c:	2023883a 	mov	r17,r4
81103a70:	8804d0fa 	srli	r2,r17,3
81103a74:	e0ffe817 	ldw	r3,-96(fp)
81103a78:	18c00044 	addi	r3,r3,1
81103a7c:	10c7383a 	mul	r3,r2,r3
81103a80:	e0bfe817 	ldw	r2,-96(fp)
81103a84:	1085883a 	add	r2,r2,r2
81103a88:	1085883a 	add	r2,r2,r2
81103a8c:	e13fe504 	addi	r4,fp,-108
81103a90:	2085883a 	add	r2,r4,r2
81103a94:	10800e04 	addi	r2,r2,56
81103a98:	10c00015 	stw	r3,0(r2)
  nAccessLen = nItemNum * my_data_size;
  int nProgressIndex = 0;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;

  for(i=0;i<10;i++){
81103a9c:	e0bfe817 	ldw	r2,-96(fp)
81103aa0:	10800044 	addi	r2,r2,1
81103aa4:	e0bfe815 	stw	r2,-96(fp)
81103aa8:	e0bfe817 	ldw	r2,-96(fp)
81103aac:	10800290 	cmplti	r2,r2,10
81103ab0:	103fe81e 	bne	r2,zero,81103a54 <__reset+0xfb0e3a54>
    szProgress[i] = ByteLen/10*(i+1);
  }

  nProgressIndex = 0;
81103ab4:	e03fee15 	stw	zero,-72(fp)
  printf("Reading/Verifying Data...\n");
81103ab8:	012044b4 	movhi	r4,33042
81103abc:	21283804 	addi	r4,r4,-24352
81103ac0:	11081380 	call	81108138 <puts>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81103ac4:	d0a03c17 	ldw	r2,-32528(gp)
  TimeStart = alt_nticks();
81103ac8:	e0bff115 	stw	r2,-60(fp)

  pSrc = (my_data *)Ddr2Base;
81103acc:	e0bfe617 	ldw	r2,-104(fp)
81103ad0:	e0bfeb15 	stw	r2,-84(fp)
  nAccessLen = sizeof(szData);
81103ad4:	00810004 	movi	r2,1024
81103ad8:	e0bfe915 	stw	r2,-92(fp)
  nItemNum = nAccessLen / my_data_size;
81103adc:	e0ffe917 	ldw	r3,-92(fp)
81103ae0:	e0bfef17 	ldw	r2,-68(fp)
81103ae4:	1885283a 	div	r2,r3,r2
81103ae8:	e0bfec15 	stw	r2,-80(fp)
  nPos = 0;
81103aec:	e03fed15 	stw	zero,-76(fp)
  while(bSuccess && nPos < ByteLen){
81103af0:	00005406 	br	81103c44 <DDR2_MEMORY_READ_TEST+0x2d4>
    nRemainedLen = ByteLen - nPos;
81103af4:	e0bfed17 	ldw	r2,-76(fp)
81103af8:	e0ffe717 	ldw	r3,-100(fp)
81103afc:	1885c83a 	sub	r2,r3,r2
81103b00:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81103b04:	e0bfe917 	ldw	r2,-92(fp)
81103b08:	e0fff217 	ldw	r3,-56(fp)
81103b0c:	1880060e 	bge	r3,r2,81103b28 <DDR2_MEMORY_READ_TEST+0x1b8>
      nAccessLen = nRemainedLen;
81103b10:	e0bff217 	ldw	r2,-56(fp)
81103b14:	e0bfe915 	stw	r2,-92(fp)
      nItemNum = nAccessLen / my_data_size;
81103b18:	e0ffe917 	ldw	r3,-92(fp)
81103b1c:	e0bfef17 	ldw	r2,-68(fp)
81103b20:	1885283a 	div	r2,r3,r2
81103b24:	e0bfec15 	stw	r2,-80(fp)
    }
    pDes = szData;
81103b28:	00a044b4 	movhi	r2,33042
81103b2c:	10b2eb04 	addi	r2,r2,-13396
81103b30:	e0bfea15 	stw	r2,-88(fp)
    for(i=0 ; i < nItemNum && bSuccess; i++){
81103b34:	e03fe815 	stw	zero,-96(fp)
81103b38:	00002406 	br	81103bcc <DDR2_MEMORY_READ_TEST+0x25c>
      if (*pSrc++ != *pDes++){
81103b3c:	e0bfeb17 	ldw	r2,-84(fp)
81103b40:	10c00104 	addi	r3,r2,4
81103b44:	e0ffeb15 	stw	r3,-84(fp)
81103b48:	10c00017 	ldw	r3,0(r2)
81103b4c:	e0bfea17 	ldw	r2,-88(fp)
81103b50:	11000104 	addi	r4,r2,4
81103b54:	e13fea15 	stw	r4,-88(fp)
81103b58:	10800017 	ldw	r2,0(r2)
81103b5c:	18801826 	beq	r3,r2,81103bc0 <DDR2_MEMORY_READ_TEST+0x250>
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
81103b60:	e0bfeb17 	ldw	r2,-84(fp)
81103b64:	10bfff04 	addi	r2,r2,-4
81103b68:	10800017 	ldw	r2,0(r2)
81103b6c:	1009883a 	mov	r4,r2
81103b70:	00a044b4 	movhi	r2,33042
81103b74:	10b2eb04 	addi	r2,r2,-13396
81103b78:	e0ffe817 	ldw	r3,-96(fp)
81103b7c:	18c7883a 	add	r3,r3,r3
81103b80:	18c7883a 	add	r3,r3,r3
81103b84:	10c5883a 	add	r2,r2,r3
81103b88:	10800017 	ldw	r2,0(r2)
81103b8c:	100b883a 	mov	r5,r2
81103b90:	e0ffed17 	ldw	r3,-76(fp)
81103b94:	e0bfef17 	ldw	r2,-68(fp)
81103b98:	1887283a 	div	r3,r3,r2
81103b9c:	e0bfe817 	ldw	r2,-96(fp)
81103ba0:	1885883a 	add	r2,r3,r2
81103ba4:	100f883a 	mov	r7,r2
81103ba8:	280d883a 	mov	r6,r5
81103bac:	200b883a 	mov	r5,r4
81103bb0:	012044b4 	movhi	r4,33042
81103bb4:	21283f04 	addi	r4,r4,-24324
81103bb8:	110801c0 	call	8110801c <printf>
        bSuccess = FALSE;
81103bbc:	e03fe515 	stw	zero,-108(fp)
    if (nAccessLen > nRemainedLen){
      nAccessLen = nRemainedLen;
      nItemNum = nAccessLen / my_data_size;
    }
    pDes = szData;
    for(i=0 ; i < nItemNum && bSuccess; i++){
81103bc0:	e0bfe817 	ldw	r2,-96(fp)
81103bc4:	10800044 	addi	r2,r2,1
81103bc8:	e0bfe815 	stw	r2,-96(fp)
81103bcc:	e0ffe817 	ldw	r3,-96(fp)
81103bd0:	e0bfec17 	ldw	r2,-80(fp)
81103bd4:	1880020e 	bge	r3,r2,81103be0 <DDR2_MEMORY_READ_TEST+0x270>
81103bd8:	e0bfe517 	ldw	r2,-108(fp)
81103bdc:	103fd71e 	bne	r2,zero,81103b3c <__reset+0xfb0e3b3c>
      if (*pSrc++ != *pDes++){
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
        bSuccess = FALSE;
      }
    }
    nPos += nAccessLen;
81103be0:	e0ffed17 	ldw	r3,-76(fp)
81103be4:	e0bfe917 	ldw	r2,-92(fp)
81103be8:	1885883a 	add	r2,r3,r2
81103bec:	e0bfed15 	stw	r2,-76(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
81103bf0:	e0bfee17 	ldw	r2,-72(fp)
81103bf4:	10800288 	cmpgei	r2,r2,10
81103bf8:	1000121e 	bne	r2,zero,81103c44 <DDR2_MEMORY_READ_TEST+0x2d4>
81103bfc:	e0bfee17 	ldw	r2,-72(fp)
81103c00:	1085883a 	add	r2,r2,r2
81103c04:	1085883a 	add	r2,r2,r2
81103c08:	e0ffe504 	addi	r3,fp,-108
81103c0c:	1885883a 	add	r2,r3,r2
81103c10:	10800e04 	addi	r2,r2,56
81103c14:	10800017 	ldw	r2,0(r2)
81103c18:	e0ffed17 	ldw	r3,-76(fp)
81103c1c:	18800936 	bltu	r3,r2,81103c44 <DDR2_MEMORY_READ_TEST+0x2d4>
      nProgressIndex++;
81103c20:	e0bfee17 	ldw	r2,-72(fp)
81103c24:	10800044 	addi	r2,r2,1
81103c28:	e0bfee15 	stw	r2,-72(fp)
      printf("%02d%% ", nProgressIndex*10);
81103c2c:	e0bfee17 	ldw	r2,-72(fp)
81103c30:	108002a4 	muli	r2,r2,10
81103c34:	100b883a 	mov	r5,r2
81103c38:	012044b4 	movhi	r4,33042
81103c3c:	21281a04 	addi	r4,r4,-24472
81103c40:	110801c0 	call	8110801c <printf>

  pSrc = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(bSuccess && nPos < ByteLen){
81103c44:	e0bfe517 	ldw	r2,-108(fp)
81103c48:	10000326 	beq	r2,zero,81103c58 <DDR2_MEMORY_READ_TEST+0x2e8>
81103c4c:	e0ffed17 	ldw	r3,-76(fp)
81103c50:	e0bfe717 	ldw	r2,-100(fp)
81103c54:	18bfa736 	bltu	r3,r2,81103af4 <__reset+0xfb0e3af4>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  printf("\n");
81103c58:	01000284 	movi	r4,10
81103c5c:	11080600 	call	81108060 <putchar>
81103c60:	d0e03c17 	ldw	r3,-32528(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81103c64:	e0bff117 	ldw	r2,-60(fp)
81103c68:	1885c83a 	sub	r2,r3,r2
81103c6c:	e0bff015 	stw	r2,-64(fp)
  if (bSuccess){
81103c70:	e0bfe517 	ldw	r2,-108(fp)
81103c74:	10001726 	beq	r2,zero,81103cd4 <DDR2_MEMORY_READ_TEST+0x364>
    printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81103c78:	e13ff017 	ldw	r4,-64(fp)
81103c7c:	110725c0 	call	8110725c <__floatsisf>
81103c80:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81103c84:	d0a03b17 	ldw	r2,-32532(gp)
81103c88:	1009883a 	mov	r4,r2
81103c8c:	11073800 	call	81107380 <__floatunsisf>
81103c90:	1007883a 	mov	r3,r2
81103c94:	180b883a 	mov	r5,r3
81103c98:	8009883a 	mov	r4,r16
81103c9c:	1106a200 	call	81106a20 <__divsf3>
81103ca0:	1007883a 	mov	r3,r2
81103ca4:	1805883a 	mov	r2,r3
81103ca8:	1009883a 	mov	r4,r2
81103cac:	1107b880 	call	81107b88 <__extendsfdf2>
81103cb0:	1009883a 	mov	r4,r2
81103cb4:	180b883a 	mov	r5,r3
81103cb8:	200d883a 	mov	r6,r4
81103cbc:	280f883a 	mov	r7,r5
81103cc0:	e17fe717 	ldw	r5,-100(fp)
81103cc4:	012044b4 	movhi	r4,33042
81103cc8:	21284d04 	addi	r4,r4,-24268
81103ccc:	110801c0 	call	8110801c <printf>
81103cd0:	00000306 	br	81103ce0 <DDR2_MEMORY_READ_TEST+0x370>
  } else {
    printf("DDR2 read test fail\n");
81103cd4:	012044b4 	movhi	r4,33042
81103cd8:	21285904 	addi	r4,r4,-24220
81103cdc:	11081380 	call	81108138 <puts>
  }
  printf("\n");
81103ce0:	01000284 	movi	r4,10
81103ce4:	11080600 	call	81108060 <putchar>

  return bSuccess;
81103ce8:	e0bfe517 	ldw	r2,-108(fp)
}
81103cec:	e6fffe04 	addi	sp,fp,-8
81103cf0:	dfc00317 	ldw	ra,12(sp)
81103cf4:	df000217 	ldw	fp,8(sp)
81103cf8:	dc400117 	ldw	r17,4(sp)
81103cfc:	dc000017 	ldw	r16,0(sp)
81103d00:	dec00404 	addi	sp,sp,16
81103d04:	f800283a 	ret

81103d08 <DDR2_MEMORY_RANDOM_WRITE_TEST>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_WRITE_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81103d08:	deffed04 	addi	sp,sp,-76
81103d0c:	dfc01215 	stw	ra,72(sp)
81103d10:	df001115 	stw	fp,68(sp)
81103d14:	dcc01015 	stw	r19,64(sp)
81103d18:	dc800f15 	stw	r18,60(sp)
81103d1c:	dc400e15 	stw	r17,56(sp)
81103d20:	dc000d15 	stw	r16,52(sp)
81103d24:	df001104 	addi	fp,sp,68
81103d28:	2005883a 	mov	r2,r4
81103d2c:	e17ffa15 	stw	r5,-24(fp)
81103d30:	e1bffb15 	stw	r6,-20(fp)
81103d34:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81103d38:	012044b4 	movhi	r4,33042
81103d3c:	21285e04 	addi	r4,r4,-24200
81103d40:	11081380 	call	81108138 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81103d44:	00800044 	movi	r2,1
81103d48:	e0bff415 	stw	r2,-48(fp)
  switch (MemoryId) {
81103d4c:	e0bff903 	ldbu	r2,-28(fp)
81103d50:	10c00060 	cmpeqi	r3,r2,1
81103d54:	1800031e 	bne	r3,zero,81103d64 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x5c>
81103d58:	108000a0 	cmpeqi	r2,r2,2
81103d5c:	1000081e 	bne	r2,zero,81103d80 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x78>
81103d60:	00000e06 	br	81103d9c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81103d64:	e0bff903 	ldbu	r2,-28(fp)
81103d68:	1009883a 	mov	r4,r2
81103d6c:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81103d70:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81103d74:	00a00034 	movhi	r2,32768
81103d78:	e0bff015 	stw	r2,-64(fp)
    break;
81103d7c:	00000d06 	br	81103db4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81103d80:	e0bff903 	ldbu	r2,-28(fp)
81103d84:	1009883a 	mov	r4,r2
81103d88:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81103d8c:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81103d90:	00a00034 	movhi	r2,32768
81103d94:	e0bff015 	stw	r2,-64(fp)
    break;
81103d98:	00000606 	br	81103db4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    default:
      bSuccess = FALSE;
81103d9c:	e03ff415 	stw	zero,-48(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81103da0:	012044b4 	movhi	r4,33042
81103da4:	21261604 	addi	r4,r4,-26536
81103da8:	11081380 	call	81108138 <puts>
      return bSuccess;
81103dac:	e0bff417 	ldw	r2,-48(fp)
81103db0:	00008406 	br	81103fc4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2bc>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81103db4:	e0bff017 	ldw	r2,-64(fp)
81103db8:	1004d53a 	srli	r2,r2,20
81103dbc:	100b883a 	mov	r5,r2
81103dc0:	012044b4 	movhi	r4,33042
81103dc4:	21281004 	addi	r4,r4,-24512
81103dc8:	110801c0 	call	8110801c <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81103dcc:	d0a03c17 	ldw	r2,-32528(gp)
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  InitialState = alt_nticks();
81103dd0:	d0a03015 	stw	r2,-32576(gp)
  CurrentState = InitialState;
81103dd4:	d0a03017 	ldw	r2,-32576(gp)
81103dd8:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
81103ddc:	e0ffef17 	ldw	r3,-68(fp)
81103de0:	e0bff017 	ldw	r2,-64(fp)
81103de4:	1885883a 	add	r2,r3,r2
81103de8:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81103dec:	e0fff017 	ldw	r3,-64(fp)
81103df0:	00b33374 	movhi	r2,52429
81103df4:	10b33344 	addi	r2,r2,-13107
81103df8:	1888383a 	mulxuu	r4,r3,r2
81103dfc:	1885383a 	mul	r2,r3,r2
81103e00:	1025883a 	mov	r18,r2
81103e04:	2027883a 	mov	r19,r4
81103e08:	9806d13a 	srli	r3,r19,4
81103e0c:	e0bfef17 	ldw	r2,-68(fp)
81103e10:	1885883a 	add	r2,r3,r2
81103e14:	e0bff215 	stw	r2,-56(fp)
  Percentage = 5;
81103e18:	00800144 	movi	r2,5
81103e1c:	e0bff305 	stb	r2,-52(fp)
  printf("Writing to memory...\n");
81103e20:	012044b4 	movhi	r4,33042
81103e24:	21286a04 	addi	r4,r4,-24152
81103e28:	11081380 	call	81108138 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81103e2c:	e0bffa17 	ldw	r2,-24(fp)
81103e30:	10800058 	cmpnei	r2,r2,1
81103e34:	1000031e 	bne	r2,zero,81103e44 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x13c>
    printf("00%%..");
81103e38:	012044b4 	movhi	r4,33042
81103e3c:	21287004 	addi	r4,r4,-24128
81103e40:	110801c0 	call	8110801c <printf>
  }
  int TimeStart, TimeElapsed = 0;
81103e44:	e03ff615 	stw	zero,-40(fp)
81103e48:	d0a03c17 	ldw	r2,-32528(gp)

  TimeStart = alt_nticks();
81103e4c:	e0bff715 	stw	r2,-36(fp)
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81103e50:	e0bfef17 	ldw	r2,-68(fp)
81103e54:	e0bff115 	stw	r2,-60(fp)
81103e58:	00002506 	br	81103ef0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1e8>
    *pDestination = xorshift32(&CurrentState);
81103e5c:	e0bff804 	addi	r2,fp,-32
81103e60:	1009883a 	mov	r4,r2
81103e64:	11042b80 	call	811042b8 <xorshift32>
81103e68:	1007883a 	mov	r3,r2
81103e6c:	e0bff117 	ldw	r2,-60(fp)
81103e70:	10c00015 	stw	r3,0(r2)
    if ((bVerbose == DDR2_VERBOSE) & ((alt_u32)pDestination > NextMilestone)){
81103e74:	e0bffa17 	ldw	r2,-24(fp)
81103e78:	10800060 	cmpeqi	r2,r2,1
81103e7c:	1009883a 	mov	r4,r2
81103e80:	e0bff117 	ldw	r2,-60(fp)
81103e84:	e0fff217 	ldw	r3,-56(fp)
81103e88:	1885803a 	cmpltu	r2,r3,r2
81103e8c:	2084703a 	and	r2,r4,r2
81103e90:	10803fcc 	andi	r2,r2,255
81103e94:	10001326 	beq	r2,zero,81103ee4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1dc>
      printf("..%02d%%..",Percentage);
81103e98:	e0bff303 	ldbu	r2,-52(fp)
81103e9c:	100b883a 	mov	r5,r2
81103ea0:	012044b4 	movhi	r4,33042
81103ea4:	21287204 	addi	r4,r4,-24120
81103ea8:	110801c0 	call	8110801c <printf>
	  NextMilestone += ByteLen/20;
81103eac:	e0fff017 	ldw	r3,-64(fp)
81103eb0:	00b33374 	movhi	r2,52429
81103eb4:	10b33344 	addi	r2,r2,-13107
81103eb8:	1888383a 	mulxuu	r4,r3,r2
81103ebc:	1885383a 	mul	r2,r3,r2
81103ec0:	1021883a 	mov	r16,r2
81103ec4:	2023883a 	mov	r17,r4
81103ec8:	8804d13a 	srli	r2,r17,4
81103ecc:	e0fff217 	ldw	r3,-56(fp)
81103ed0:	1885883a 	add	r2,r3,r2
81103ed4:	e0bff215 	stw	r2,-56(fp)
	  Percentage += 5;
81103ed8:	e0bff303 	ldbu	r2,-52(fp)
81103edc:	10800144 	addi	r2,r2,5
81103ee0:	e0bff305 	stb	r2,-52(fp)
    printf("00%%..");
  }
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81103ee4:	e0bff117 	ldw	r2,-60(fp)
81103ee8:	10800104 	addi	r2,r2,4
81103eec:	e0bff115 	stw	r2,-60(fp)
81103ef0:	e0fff117 	ldw	r3,-60(fp)
81103ef4:	e0bff517 	ldw	r2,-44(fp)
81103ef8:	18bfd836 	bltu	r3,r2,81103e5c <__reset+0xfb0e3e5c>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  alt_dcache_flush_all();
81103efc:	11142dc0 	call	811142dc <alt_dcache_flush_all>
  if (bVerbose == DDR2_VERBOSE) {
81103f00:	e0bffa17 	ldw	r2,-24(fp)
81103f04:	10800058 	cmpnei	r2,r2,1
81103f08:	1000031e 	bne	r2,zero,81103f18 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x210>
    printf("..100%%\n");
81103f0c:	012044b4 	movhi	r4,33042
81103f10:	21287504 	addi	r4,r4,-24108
81103f14:	110801c0 	call	8110801c <printf>
  }

  if (bSuccess){
81103f18:	e0bff417 	ldw	r2,-48(fp)
81103f1c:	10002326 	beq	r2,zero,81103fac <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2a4>
    if (bTime == TRUE){
81103f20:	e0bffb17 	ldw	r2,-20(fp)
81103f24:	10800058 	cmpnei	r2,r2,1
81103f28:	10001b1e 	bne	r2,zero,81103f98 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x290>
81103f2c:	d0e03c17 	ldw	r3,-32528(gp)
      TimeElapsed = alt_nticks() - TimeStart;
81103f30:	e0bff717 	ldw	r2,-36(fp)
81103f34:	1885c83a 	sub	r2,r3,r2
81103f38:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81103f3c:	e13ff617 	ldw	r4,-40(fp)
81103f40:	110725c0 	call	8110725c <__floatsisf>
81103f44:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81103f48:	d0a03b17 	ldw	r2,-32532(gp)
81103f4c:	1009883a 	mov	r4,r2
81103f50:	11073800 	call	81107380 <__floatunsisf>
81103f54:	1007883a 	mov	r3,r2
81103f58:	180b883a 	mov	r5,r3
81103f5c:	8009883a 	mov	r4,r16
81103f60:	1106a200 	call	81106a20 <__divsf3>
81103f64:	1007883a 	mov	r3,r2
81103f68:	1805883a 	mov	r2,r3
81103f6c:	1009883a 	mov	r4,r2
81103f70:	1107b880 	call	81107b88 <__extendsfdf2>
81103f74:	1009883a 	mov	r4,r2
81103f78:	180b883a 	mov	r5,r3
81103f7c:	200d883a 	mov	r6,r4
81103f80:	280f883a 	mov	r7,r5
81103f84:	e17ff017 	ldw	r5,-64(fp)
81103f88:	012044b4 	movhi	r4,33042
81103f8c:	21281c04 	addi	r4,r4,-24464
81103f90:	110801c0 	call	8110801c <printf>
81103f94:	00000806 	br	81103fb8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    } else {
      printf("DDR2 write test pass, size=%d bytes\n", ByteLen);
81103f98:	e17ff017 	ldw	r5,-64(fp)
81103f9c:	012044b4 	movhi	r4,33042
81103fa0:	21287804 	addi	r4,r4,-24096
81103fa4:	110801c0 	call	8110801c <printf>
81103fa8:	00000306 	br	81103fb8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    }
  } else {
    printf("DDR2 write test fail\n");
81103fac:	012044b4 	movhi	r4,33042
81103fb0:	21282804 	addi	r4,r4,-24416
81103fb4:	11081380 	call	81108138 <puts>
  }
  printf("\n");
81103fb8:	01000284 	movi	r4,10
81103fbc:	11080600 	call	81108060 <putchar>

  return bSuccess;
81103fc0:	e0bff417 	ldw	r2,-48(fp)
}
81103fc4:	e6fffc04 	addi	sp,fp,-16
81103fc8:	dfc00517 	ldw	ra,20(sp)
81103fcc:	df000417 	ldw	fp,16(sp)
81103fd0:	dcc00317 	ldw	r19,12(sp)
81103fd4:	dc800217 	ldw	r18,8(sp)
81103fd8:	dc400117 	ldw	r17,4(sp)
81103fdc:	dc000017 	ldw	r16,0(sp)
81103fe0:	dec00604 	addi	sp,sp,24
81103fe4:	f800283a 	ret

81103fe8 <DDR2_MEMORY_RANDOM_READ_TEST>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_READ_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81103fe8:	deffed04 	addi	sp,sp,-76
81103fec:	dfc01215 	stw	ra,72(sp)
81103ff0:	df001115 	stw	fp,68(sp)
81103ff4:	dcc01015 	stw	r19,64(sp)
81103ff8:	dc800f15 	stw	r18,60(sp)
81103ffc:	dc400e15 	stw	r17,56(sp)
81104000:	dc000d15 	stw	r16,52(sp)
81104004:	df001104 	addi	fp,sp,68
81104008:	2005883a 	mov	r2,r4
8110400c:	e17ffa15 	stw	r5,-24(fp)
81104010:	e1bffb15 	stw	r6,-20(fp)
81104014:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81104018:	012044b4 	movhi	r4,33042
8110401c:	21288204 	addi	r4,r4,-24056
81104020:	11081380 	call	81108138 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81104024:	00800044 	movi	r2,1
81104028:	e0bfef15 	stw	r2,-68(fp)
  switch (MemoryId) {
8110402c:	e0bff903 	ldbu	r2,-28(fp)
81104030:	10c00060 	cmpeqi	r3,r2,1
81104034:	1800031e 	bne	r3,zero,81104044 <DDR2_MEMORY_RANDOM_READ_TEST+0x5c>
81104038:	108000a0 	cmpeqi	r2,r2,2
8110403c:	1000081e 	bne	r2,zero,81104060 <DDR2_MEMORY_RANDOM_READ_TEST+0x78>
81104040:	00000e06 	br	8110407c <DDR2_MEMORY_RANDOM_READ_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81104044:	e0bff903 	ldbu	r2,-28(fp)
81104048:	1009883a 	mov	r4,r2
8110404c:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81104050:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81104054:	00a00034 	movhi	r2,32768
81104058:	e0bff115 	stw	r2,-60(fp)
    break;
8110405c:	00000d06 	br	81104094 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81104060:	e0bff903 	ldbu	r2,-28(fp)
81104064:	1009883a 	mov	r4,r2
81104068:	11034c40 	call	811034c4 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
8110406c:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81104070:	00a00034 	movhi	r2,32768
81104074:	e0bff115 	stw	r2,-60(fp)
    break;
81104078:	00000606 	br	81104094 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    default:
      bSuccess = FALSE;
8110407c:	e03fef15 	stw	zero,-68(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81104080:	012044b4 	movhi	r4,33042
81104084:	21261604 	addi	r4,r4,-26536
81104088:	11081380 	call	81108138 <puts>
      return bSuccess;
8110408c:	e0bfef17 	ldw	r2,-68(fp)
81104090:	00008006 	br	81104294 <DDR2_MEMORY_RANDOM_READ_TEST+0x2ac>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81104094:	e0bff117 	ldw	r2,-60(fp)
81104098:	1004d53a 	srli	r2,r2,20
8110409c:	100b883a 	mov	r5,r2
811040a0:	012044b4 	movhi	r4,33042
811040a4:	21281004 	addi	r4,r4,-24512
811040a8:	110801c0 	call	8110801c <printf>
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  CurrentState = InitialState;
811040ac:	d0a03017 	ldw	r2,-32576(gp)
811040b0:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
811040b4:	e0fff017 	ldw	r3,-64(fp)
811040b8:	e0bff117 	ldw	r2,-60(fp)
811040bc:	1885883a 	add	r2,r3,r2
811040c0:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
811040c4:	e0fff117 	ldw	r3,-60(fp)
811040c8:	00b33374 	movhi	r2,52429
811040cc:	10b33344 	addi	r2,r2,-13107
811040d0:	1888383a 	mulxuu	r4,r3,r2
811040d4:	1885383a 	mul	r2,r3,r2
811040d8:	1025883a 	mov	r18,r2
811040dc:	2027883a 	mov	r19,r4
811040e0:	9806d13a 	srli	r3,r19,4
811040e4:	e0bff017 	ldw	r2,-64(fp)
811040e8:	1885883a 	add	r2,r3,r2
811040ec:	e0bff315 	stw	r2,-52(fp)
  Percentage = 5;
811040f0:	00800144 	movi	r2,5
811040f4:	e0bff405 	stb	r2,-48(fp)
  printf("Reading from memory...\n");
811040f8:	012044b4 	movhi	r4,33042
811040fc:	21288e04 	addi	r4,r4,-24008
81104100:	11081380 	call	81108138 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81104104:	e0bffa17 	ldw	r2,-24(fp)
81104108:	10800058 	cmpnei	r2,r2,1
8110410c:	1000031e 	bne	r2,zero,8110411c <DDR2_MEMORY_RANDOM_READ_TEST+0x134>
    printf("00%%..");
81104110:	012044b4 	movhi	r4,33042
81104114:	21287004 	addi	r4,r4,-24128
81104118:	110801c0 	call	8110801c <printf>
  }
  
  int TimeStart, TimeElapsed = 0;
8110411c:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81104120:	d0a03c17 	ldw	r2,-32528(gp)

  TimeStart = alt_nticks();
81104124:	e0bff715 	stw	r2,-36(fp)
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
81104128:	e0bff017 	ldw	r2,-64(fp)
8110412c:	e0bff215 	stw	r2,-56(fp)
81104130:	00002406 	br	811041c4 <DDR2_MEMORY_RANDOM_READ_TEST+0x1dc>
    if (xorshift32(&CurrentState) != *pSource){
81104134:	e0bff804 	addi	r2,fp,-32
81104138:	1009883a 	mov	r4,r2
8110413c:	11042b80 	call	811042b8 <xorshift32>
81104140:	1007883a 	mov	r3,r2
81104144:	e0bff217 	ldw	r2,-56(fp)
81104148:	10800017 	ldw	r2,0(r2)
8110414c:	18800126 	beq	r3,r2,81104154 <DDR2_MEMORY_RANDOM_READ_TEST+0x16c>
      bSuccess = FALSE;
81104150:	e03fef15 	stw	zero,-68(fp)
	  if (bVerbose == DDR2_VERBOSE) {
        //printf("Failed to read adress 0x%08X\n", pSource);
      }
    }
    if ((bVerbose == DDR2_VERBOSE) && ((alt_u32)pSource > NextMilestone)){
81104154:	e0bffa17 	ldw	r2,-24(fp)
81104158:	10800058 	cmpnei	r2,r2,1
8110415c:	1000161e 	bne	r2,zero,811041b8 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
81104160:	e0bff217 	ldw	r2,-56(fp)
81104164:	e0fff317 	ldw	r3,-52(fp)
81104168:	1880132e 	bgeu	r3,r2,811041b8 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
      printf("..%02d%%..",Percentage);
8110416c:	e0bff403 	ldbu	r2,-48(fp)
81104170:	100b883a 	mov	r5,r2
81104174:	012044b4 	movhi	r4,33042
81104178:	21287204 	addi	r4,r4,-24120
8110417c:	110801c0 	call	8110801c <printf>
	  NextMilestone += ByteLen/20;
81104180:	e0fff117 	ldw	r3,-60(fp)
81104184:	00b33374 	movhi	r2,52429
81104188:	10b33344 	addi	r2,r2,-13107
8110418c:	1888383a 	mulxuu	r4,r3,r2
81104190:	1885383a 	mul	r2,r3,r2
81104194:	1021883a 	mov	r16,r2
81104198:	2023883a 	mov	r17,r4
8110419c:	8804d13a 	srli	r2,r17,4
811041a0:	e0fff317 	ldw	r3,-52(fp)
811041a4:	1885883a 	add	r2,r3,r2
811041a8:	e0bff315 	stw	r2,-52(fp)
	  Percentage += 5;
811041ac:	e0bff403 	ldbu	r2,-48(fp)
811041b0:	10800144 	addi	r2,r2,5
811041b4:	e0bff405 	stb	r2,-48(fp)
  }
  
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
811041b8:	e0bff217 	ldw	r2,-56(fp)
811041bc:	10800104 	addi	r2,r2,4
811041c0:	e0bff215 	stw	r2,-56(fp)
811041c4:	e0fff217 	ldw	r3,-56(fp)
811041c8:	e0bff517 	ldw	r2,-44(fp)
811041cc:	18bfd936 	bltu	r3,r2,81104134 <__reset+0xfb0e4134>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  if (bVerbose == DDR2_VERBOSE) {
811041d0:	e0bffa17 	ldw	r2,-24(fp)
811041d4:	10800058 	cmpnei	r2,r2,1
811041d8:	1000031e 	bne	r2,zero,811041e8 <DDR2_MEMORY_RANDOM_READ_TEST+0x200>
    printf("..100%%\n");
811041dc:	012044b4 	movhi	r4,33042
811041e0:	21287504 	addi	r4,r4,-24108
811041e4:	110801c0 	call	8110801c <printf>
  }

  if (bSuccess){
811041e8:	e0bfef17 	ldw	r2,-68(fp)
811041ec:	10002326 	beq	r2,zero,8110427c <DDR2_MEMORY_RANDOM_READ_TEST+0x294>
    if (bTime == TRUE){
811041f0:	e0bffb17 	ldw	r2,-20(fp)
811041f4:	10800058 	cmpnei	r2,r2,1
811041f8:	10001b1e 	bne	r2,zero,81104268 <DDR2_MEMORY_RANDOM_READ_TEST+0x280>
811041fc:	d0e03c17 	ldw	r3,-32528(gp)
      TimeElapsed = alt_nticks() - TimeStart;
81104200:	e0bff717 	ldw	r2,-36(fp)
81104204:	1885c83a 	sub	r2,r3,r2
81104208:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
8110420c:	e13ff617 	ldw	r4,-40(fp)
81104210:	110725c0 	call	8110725c <__floatsisf>
81104214:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81104218:	d0a03b17 	ldw	r2,-32532(gp)
8110421c:	1009883a 	mov	r4,r2
81104220:	11073800 	call	81107380 <__floatunsisf>
81104224:	1007883a 	mov	r3,r2
81104228:	180b883a 	mov	r5,r3
8110422c:	8009883a 	mov	r4,r16
81104230:	1106a200 	call	81106a20 <__divsf3>
81104234:	1007883a 	mov	r3,r2
81104238:	1805883a 	mov	r2,r3
8110423c:	1009883a 	mov	r4,r2
81104240:	1107b880 	call	81107b88 <__extendsfdf2>
81104244:	1009883a 	mov	r4,r2
81104248:	180b883a 	mov	r5,r3
8110424c:	200d883a 	mov	r6,r4
81104250:	280f883a 	mov	r7,r5
81104254:	e17ff117 	ldw	r5,-60(fp)
81104258:	012044b4 	movhi	r4,33042
8110425c:	21284d04 	addi	r4,r4,-24268
81104260:	110801c0 	call	8110801c <printf>
81104264:	00000806 	br	81104288 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    } else {
      printf("DDR2 read test pass, size=%d bytes\n", ByteLen);
81104268:	e17ff117 	ldw	r5,-60(fp)
8110426c:	012044b4 	movhi	r4,33042
81104270:	21289404 	addi	r4,r4,-23984
81104274:	110801c0 	call	8110801c <printf>
81104278:	00000306 	br	81104288 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    }
  } else {
    printf("DDR2 read test fail\n");
8110427c:	012044b4 	movhi	r4,33042
81104280:	21285904 	addi	r4,r4,-24220
81104284:	11081380 	call	81108138 <puts>
  }
  printf("\n");
81104288:	01000284 	movi	r4,10
8110428c:	11080600 	call	81108060 <putchar>

  return bSuccess;
81104290:	e0bfef17 	ldw	r2,-68(fp)
}
81104294:	e6fffc04 	addi	sp,fp,-16
81104298:	dfc00517 	ldw	ra,20(sp)
8110429c:	df000417 	ldw	fp,16(sp)
811042a0:	dcc00317 	ldw	r19,12(sp)
811042a4:	dc800217 	ldw	r18,8(sp)
811042a8:	dc400117 	ldw	r17,4(sp)
811042ac:	dc000017 	ldw	r16,0(sp)
811042b0:	dec00604 	addi	sp,sp,24
811042b4:	f800283a 	ret

811042b8 <xorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
  *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 xorshift32(alt_u32 *State){
811042b8:	defffd04 	addi	sp,sp,-12
811042bc:	df000215 	stw	fp,8(sp)
811042c0:	df000204 	addi	fp,sp,8
811042c4:	e13fff15 	stw	r4,-4(fp)

  alt_u32 x = *State;
811042c8:	e0bfff17 	ldw	r2,-4(fp)
811042cc:	10800017 	ldw	r2,0(r2)
811042d0:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 13;
811042d4:	e0bffe17 	ldw	r2,-8(fp)
811042d8:	1004937a 	slli	r2,r2,13
811042dc:	e0fffe17 	ldw	r3,-8(fp)
811042e0:	1884f03a 	xor	r2,r3,r2
811042e4:	e0bffe15 	stw	r2,-8(fp)
  x ^= x >> 17;
811042e8:	e0bffe17 	ldw	r2,-8(fp)
811042ec:	1004d47a 	srli	r2,r2,17
811042f0:	e0fffe17 	ldw	r3,-8(fp)
811042f4:	1884f03a 	xor	r2,r3,r2
811042f8:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 5;
811042fc:	e0bffe17 	ldw	r2,-8(fp)
81104300:	1004917a 	slli	r2,r2,5
81104304:	e0fffe17 	ldw	r3,-8(fp)
81104308:	1884f03a 	xor	r2,r3,r2
8110430c:	e0bffe15 	stw	r2,-8(fp)
  *State = x;
81104310:	e0bfff17 	ldw	r2,-4(fp)
81104314:	e0fffe17 	ldw	r3,-8(fp)
81104318:	10c00015 	stw	r3,0(r2)

  return x;
8110431c:	e0bffe17 	ldw	r2,-8(fp)
}
81104320:	e037883a 	mov	sp,fp
81104324:	df000017 	ldw	fp,0(sp)
81104328:	dec00104 	addi	sp,sp,4
8110432c:	f800283a 	ret

81104330 <DMA_OPEN_DEVICE>:
 * @param [in] DmaName  String com o nome do DMA (XXX_CSR_NAME)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_OPEN_DEVICE(alt_msgdma_dev **DmaDevice, const char* DmaName){
81104330:	defffb04 	addi	sp,sp,-20
81104334:	dfc00415 	stw	ra,16(sp)
81104338:	df000315 	stw	fp,12(sp)
8110433c:	df000304 	addi	fp,sp,12
81104340:	e13ffe15 	stw	r4,-8(fp)
81104344:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
81104348:	00800044 	movi	r2,1
8110434c:	e0bffd15 	stw	r2,-12(fp)
  
  //Open DMA based on name

  *DmaDevice = alt_msgdma_open((char *)DmaName);
81104350:	e13fff17 	ldw	r4,-4(fp)
81104354:	11181a80 	call	811181a8 <alt_msgdma_open>
81104358:	1007883a 	mov	r3,r2
8110435c:	e0bffe17 	ldw	r2,-8(fp)
81104360:	10c00015 	stw	r3,0(r2)
  
  //Check if DMA opened correctly;
  if(*DmaDevice == NULL){
81104364:	e0bffe17 	ldw	r2,-8(fp)
81104368:	10800017 	ldw	r2,0(r2)
8110436c:	1000011e 	bne	r2,zero,81104374 <DMA_OPEN_DEVICE+0x44>
    bSuccess = FALSE;
81104370:	e03ffd15 	stw	zero,-12(fp)
  }
  
  return bSuccess;
81104374:	e0bffd17 	ldw	r2,-12(fp)
}
81104378:	e037883a 	mov	sp,fp
8110437c:	dfc00117 	ldw	ra,4(sp)
81104380:	df000017 	ldw	fp,0(sp)
81104384:	dec00204 	addi	sp,sp,8
81104388:	f800283a 	ret

8110438c <DMA_CONFIG>:
 * @param [in] ConfigMask  Mascara com as configuraes do DMA (overwrite)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_CONFIG(alt_msgdma_dev *DmaDevice, alt_u32 ConfigMask){
8110438c:	defffc04 	addi	sp,sp,-16
81104390:	df000315 	stw	fp,12(sp)
81104394:	df000304 	addi	fp,sp,12
81104398:	e13ffe15 	stw	r4,-8(fp)
8110439c:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
811043a0:	00800044 	movi	r2,1
811043a4:	e0bffd15 	stw	r2,-12(fp)
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ConfigMask);
811043a8:	e0bffe17 	ldw	r2,-8(fp)
811043ac:	10800317 	ldw	r2,12(r2)
811043b0:	10800104 	addi	r2,r2,4
811043b4:	e0ffff17 	ldw	r3,-4(fp)
811043b8:	10c00035 	stwio	r3,0(r2)
  return bSuccess;
811043bc:	e0bffd17 	ldw	r2,-12(fp)
}
811043c0:	e037883a 	mov	sp,fp
811043c4:	df000017 	ldw	fp,0(sp)
811043c8:	dec00104 	addi	sp,sp,4
811043cc:	f800283a 	ret

811043d0 <DMA_BUSY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : DMA Ocupado
 *
 */
bool DMA_BUSY(alt_msgdma_dev *DmaDevice){
811043d0:	defffd04 	addi	sp,sp,-12
811043d4:	df000215 	stw	fp,8(sp)
811043d8:	df000204 	addi	fp,sp,8
811043dc:	e13fff15 	stw	r4,-4(fp)
  bool bBusy = FALSE;
811043e0:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK){
811043e4:	e0bfff17 	ldw	r2,-4(fp)
811043e8:	10800317 	ldw	r2,12(r2)
811043ec:	10800037 	ldwio	r2,0(r2)
811043f0:	1080004c 	andi	r2,r2,1
811043f4:	10000226 	beq	r2,zero,81104400 <DMA_BUSY+0x30>
    bBusy = TRUE;
811043f8:	00800044 	movi	r2,1
811043fc:	e0bffe15 	stw	r2,-8(fp)
  }
  return bBusy;
81104400:	e0bffe17 	ldw	r2,-8(fp)
}
81104404:	e037883a 	mov	sp,fp
81104408:	df000017 	ldw	fp,0(sp)
8110440c:	dec00104 	addi	sp,sp,4
81104410:	f800283a 	ret

81104414 <DMA_DESCRIPTOR_BUFFER_FULL>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Cheio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_FULL(alt_msgdma_dev *DmaDevice){
81104414:	defffd04 	addi	sp,sp,-12
81104418:	df000215 	stw	fp,8(sp)
8110441c:	df000204 	addi	fp,sp,8
81104420:	e13fff15 	stw	r4,-4(fp)
  bool bFull = FALSE;
81104424:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK){
81104428:	e0bfff17 	ldw	r2,-4(fp)
8110442c:	10800317 	ldw	r2,12(r2)
81104430:	10800037 	ldwio	r2,0(r2)
81104434:	1080010c 	andi	r2,r2,4
81104438:	10000226 	beq	r2,zero,81104444 <DMA_DESCRIPTOR_BUFFER_FULL+0x30>
    bFull = TRUE;
8110443c:	00800044 	movi	r2,1
81104440:	e0bffe15 	stw	r2,-8(fp)
  }
  return bFull;
81104444:	e0bffe17 	ldw	r2,-8(fp)
}
81104448:	e037883a 	mov	sp,fp
8110444c:	df000017 	ldw	fp,0(sp)
81104450:	dec00104 	addi	sp,sp,4
81104454:	f800283a 	ret

81104458 <DMA_DESCRIPTOR_BUFFER_EMPTY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Vazio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_EMPTY(alt_msgdma_dev *DmaDevice){
81104458:	defffd04 	addi	sp,sp,-12
8110445c:	df000215 	stw	fp,8(sp)
81104460:	df000204 	addi	fp,sp,8
81104464:	e13fff15 	stw	r4,-4(fp)
  bool bEmpty = FALSE;
81104468:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_EMPTY_MASK){
8110446c:	e0bfff17 	ldw	r2,-4(fp)
81104470:	10800317 	ldw	r2,12(r2)
81104474:	10800037 	ldwio	r2,0(r2)
81104478:	1080008c 	andi	r2,r2,2
8110447c:	10000226 	beq	r2,zero,81104488 <DMA_DESCRIPTOR_BUFFER_EMPTY+0x30>
    bEmpty = TRUE;
81104480:	00800044 	movi	r2,1
81104484:	e0bffe15 	stw	r2,-8(fp)
  }
  return bEmpty;
81104488:	e0bffe17 	ldw	r2,-8(fp)
}
8110448c:	e037883a 	mov	sp,fp
81104490:	df000017 	ldw	fp,0(sp)
81104494:	dec00104 	addi	sp,sp,4
81104498:	f800283a 	ret

8110449c <DMA_DISPATCHER_STOP>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_STOP(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
8110449c:	defffa04 	addi	sp,sp,-24
811044a0:	dfc00515 	stw	ra,20(sp)
811044a4:	df000415 	stw	fp,16(sp)
811044a8:	df000404 	addi	fp,sp,16
811044ac:	e13ffd15 	stw	r4,-12(fp)
811044b0:	e17ffe15 	stw	r5,-8(fp)
811044b4:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
811044b8:	00800044 	movi	r2,1
811044bc:	e0bffc15 	stw	r2,-16(fp)
  
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
811044c0:	e0bffd17 	ldw	r2,-12(fp)
811044c4:	10800317 	ldw	r2,12(r2)
811044c8:	10800104 	addi	r2,r2,4
811044cc:	00c00044 	movi	r3,1
811044d0:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
811044d4:	e0bffe17 	ldw	r2,-8(fp)
811044d8:	10800058 	cmpnei	r2,r2,1
811044dc:	10000f1e 	bne	r2,zero,8110451c <DMA_DISPATCHER_STOP+0x80>
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
811044e0:	00000806 	br	81104504 <DMA_DISPATCHER_STOP+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811044e4:	e0bfff17 	ldw	r2,-4(fp)
811044e8:	1000031e 	bne	r2,zero,811044f8 <DMA_DISPATCHER_STOP+0x5c>
        usleep(1);
811044ec:	01000044 	movi	r4,1
811044f0:	1114ab80 	call	81114ab8 <usleep>
811044f4:	00000306 	br	81104504 <DMA_DISPATCHER_STOP+0x68>
      } else {
        usleep(WaitPeriodUs);
811044f8:	e0bfff17 	ldw	r2,-4(fp)
811044fc:	1009883a 	mov	r4,r2
81104500:	1114ab80 	call	81114ab8 <usleep>
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81104504:	e0bffd17 	ldw	r2,-12(fp)
81104508:	10800317 	ldw	r2,12(r2)
8110450c:	10800037 	ldwio	r2,0(r2)
81104510:	1080080c 	andi	r2,r2,32
81104514:	103ff31e 	bne	r2,zero,811044e4 <__reset+0xfb0e44e4>
81104518:	00000206 	br	81104524 <DMA_DISPATCHER_STOP+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
8110451c:	e0bffc17 	ldw	r2,-16(fp)
81104520:	00000106 	br	81104528 <DMA_DISPATCHER_STOP+0x8c>
  }
  
  return bSuccess;
81104524:	e0bffc17 	ldw	r2,-16(fp)
}
81104528:	e037883a 	mov	sp,fp
8110452c:	dfc00117 	ldw	ra,4(sp)
81104530:	df000017 	ldw	fp,0(sp)
81104534:	dec00204 	addi	sp,sp,8
81104538:	f800283a 	ret

8110453c <DMA_DISPATCHER_RESET>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_RESET(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
8110453c:	defffa04 	addi	sp,sp,-24
81104540:	dfc00515 	stw	ra,20(sp)
81104544:	df000415 	stw	fp,16(sp)
81104548:	df000404 	addi	fp,sp,16
8110454c:	e13ffd15 	stw	r4,-12(fp)
81104550:	e17ffe15 	stw	r5,-8(fp)
81104554:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
81104558:	00800044 	movi	r2,1
8110455c:	e0bffc15 	stw	r2,-16(fp)
  
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81104560:	e0bffd17 	ldw	r2,-12(fp)
81104564:	10800317 	ldw	r2,12(r2)
81104568:	10800104 	addi	r2,r2,4
8110456c:	00c00084 	movi	r3,2
81104570:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81104574:	e0bffe17 	ldw	r2,-8(fp)
81104578:	10800058 	cmpnei	r2,r2,1
8110457c:	10000f1e 	bne	r2,zero,811045bc <DMA_DISPATCHER_RESET+0x80>
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81104580:	00000806 	br	811045a4 <DMA_DISPATCHER_RESET+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81104584:	e0bfff17 	ldw	r2,-4(fp)
81104588:	1000031e 	bne	r2,zero,81104598 <DMA_DISPATCHER_RESET+0x5c>
        usleep(1);
8110458c:	01000044 	movi	r4,1
81104590:	1114ab80 	call	81114ab8 <usleep>
81104594:	00000306 	br	811045a4 <DMA_DISPATCHER_RESET+0x68>
      } else {
        usleep(WaitPeriodUs);
81104598:	e0bfff17 	ldw	r2,-4(fp)
8110459c:	1009883a 	mov	r4,r2
811045a0:	1114ab80 	call	81114ab8 <usleep>
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
811045a4:	e0bffd17 	ldw	r2,-12(fp)
811045a8:	10800317 	ldw	r2,12(r2)
811045ac:	10800037 	ldwio	r2,0(r2)
811045b0:	1080100c 	andi	r2,r2,64
811045b4:	103ff31e 	bne	r2,zero,81104584 <__reset+0xfb0e4584>
811045b8:	00000206 	br	811045c4 <DMA_DISPATCHER_RESET+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
811045bc:	e0bffc17 	ldw	r2,-16(fp)
811045c0:	00000106 	br	811045c8 <DMA_DISPATCHER_RESET+0x8c>
  }
  
  return bSuccess;
811045c4:	e0bffc17 	ldw	r2,-16(fp)
}
811045c8:	e037883a 	mov	sp,fp
811045cc:	dfc00117 	ldw	ra,4(sp)
811045d0:	df000017 	ldw	fp,0(sp)
811045d4:	dec00204 	addi	sp,sp,8
811045d8:	f800283a 	ret

811045dc <DMA_SINGLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddress, alt_u32 DestinationAddress, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
811045dc:	defff604 	addi	sp,sp,-40
811045e0:	dfc00915 	stw	ra,36(sp)
811045e4:	df000815 	stw	fp,32(sp)
811045e8:	dc000715 	stw	r16,28(sp)
811045ec:	df000804 	addi	fp,sp,32
811045f0:	e13ffb15 	stw	r4,-20(fp)
811045f4:	e17ffc15 	stw	r5,-16(fp)
811045f8:	e1bffd15 	stw	r6,-12(fp)
811045fc:	e1fffe15 	stw	r7,-8(fp)
81104600:	defff804 	addi	sp,sp,-32
81104604:	d8800204 	addi	r2,sp,8
81104608:	108003c4 	addi	r2,r2,15
8110460c:	1004d13a 	srli	r2,r2,4
81104610:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81104614:	00800044 	movi	r2,1
81104618:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;

  if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddress, (alt_u32 *)DestinationAddress, TransferSize, ControlBits) != 0){
8110461c:	e0fffc17 	ldw	r3,-16(fp)
81104620:	e13ffd17 	ldw	r4,-12(fp)
81104624:	e0800217 	ldw	r2,8(fp)
81104628:	d8800115 	stw	r2,4(sp)
8110462c:	e0bffe17 	ldw	r2,-8(fp)
81104630:	d8800015 	stw	r2,0(sp)
81104634:	200f883a 	mov	r7,r4
81104638:	180d883a 	mov	r6,r3
8110463c:	800b883a 	mov	r5,r16
81104640:	e13ffb17 	ldw	r4,-20(fp)
81104644:	111728c0 	call	8111728c <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81104648:	10000326 	beq	r2,zero,81104658 <DMA_SINGLE_TRANSFER+0x7c>
    bSuccess = FALSE;
8110464c:	e03ffa15 	stw	zero,-24(fp)
    return bSuccess;
81104650:	e0bffa17 	ldw	r2,-24(fp)
81104654:	00001e06 	br	811046d0 <DMA_SINGLE_TRANSFER+0xf4>
  } else {
    if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81104658:	800b883a 	mov	r5,r16
8110465c:	e13ffb17 	ldw	r4,-20(fp)
81104660:	11183c00 	call	811183c0 <alt_msgdma_standard_descriptor_async_transfer>
81104664:	10000326 	beq	r2,zero,81104674 <DMA_SINGLE_TRANSFER+0x98>
      bSuccess = FALSE;
81104668:	e03ffa15 	stw	zero,-24(fp)
      return bSuccess;
8110466c:	e0bffa17 	ldw	r2,-24(fp)
81104670:	00001706 	br	811046d0 <DMA_SINGLE_TRANSFER+0xf4>
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81104674:	e0bffa17 	ldw	r2,-24(fp)
81104678:	10800060 	cmpeqi	r2,r2,1
8110467c:	1007883a 	mov	r3,r2
81104680:	e0800317 	ldw	r2,12(fp)
81104684:	10800060 	cmpeqi	r2,r2,1
81104688:	1884703a 	and	r2,r3,r2
8110468c:	10803fcc 	andi	r2,r2,255
81104690:	10000e26 	beq	r2,zero,811046cc <DMA_SINGLE_TRANSFER+0xf0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81104694:	00000806 	br	811046b8 <DMA_SINGLE_TRANSFER+0xdc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81104698:	e0800417 	ldw	r2,16(fp)
8110469c:	1000031e 	bne	r2,zero,811046ac <DMA_SINGLE_TRANSFER+0xd0>
        usleep(1000);
811046a0:	0100fa04 	movi	r4,1000
811046a4:	1114ab80 	call	81114ab8 <usleep>
811046a8:	00000306 	br	811046b8 <DMA_SINGLE_TRANSFER+0xdc>
      } else {
        usleep(WaitPeriodUs);
811046ac:	e0800417 	ldw	r2,16(fp)
811046b0:	1009883a 	mov	r4,r2
811046b4:	1114ab80 	call	81114ab8 <usleep>
      return bSuccess;
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811046b8:	e0bffb17 	ldw	r2,-20(fp)
811046bc:	10800317 	ldw	r2,12(r2)
811046c0:	10800037 	ldwio	r2,0(r2)
811046c4:	1080004c 	andi	r2,r2,1
811046c8:	103ff31e 	bne	r2,zero,81104698 <__reset+0xfb0e4698>
        usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
811046cc:	e0bffa17 	ldw	r2,-24(fp)
}
811046d0:	e6ffff04 	addi	sp,fp,-4
811046d4:	dfc00217 	ldw	ra,8(sp)
811046d8:	df000117 	ldw	fp,4(sp)
811046dc:	dc000017 	ldw	r16,0(sp)
811046e0:	dec00304 	addi	sp,sp,12
811046e4:	f800283a 	ret

811046e8 <DMA_MULTIPLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
811046e8:	defff504 	addi	sp,sp,-44
811046ec:	dfc00a15 	stw	ra,40(sp)
811046f0:	df000915 	stw	fp,36(sp)
811046f4:	dc000815 	stw	r16,32(sp)
811046f8:	df000904 	addi	fp,sp,36
811046fc:	e13ffb15 	stw	r4,-20(fp)
81104700:	e17ffc15 	stw	r5,-16(fp)
81104704:	e1bffd15 	stw	r6,-12(fp)
81104708:	3805883a 	mov	r2,r7
8110470c:	e0bffe05 	stb	r2,-8(fp)
81104710:	defff804 	addi	sp,sp,-32
81104714:	d8800204 	addi	r2,sp,8
81104718:	108003c4 	addi	r2,r2,15
8110471c:	1004d13a 	srli	r2,r2,4
81104720:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81104724:	00800044 	movi	r2,1
81104728:	e0bff915 	stw	r2,-28(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;
8110472c:	e03ffa05 	stb	zero,-24(fp)

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81104730:	00002506 	br	811047c8 <DMA_MULTIPLE_TRANSFER+0xe0>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, (ControlBits | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK)) != 0){
81104734:	e0bffa03 	ldbu	r2,-24(fp)
81104738:	1085883a 	add	r2,r2,r2
8110473c:	1085883a 	add	r2,r2,r2
81104740:	1007883a 	mov	r3,r2
81104744:	e0bffc17 	ldw	r2,-16(fp)
81104748:	10c5883a 	add	r2,r2,r3
8110474c:	10800017 	ldw	r2,0(r2)
81104750:	1009883a 	mov	r4,r2
81104754:	e0bffa03 	ldbu	r2,-24(fp)
81104758:	1085883a 	add	r2,r2,r2
8110475c:	1085883a 	add	r2,r2,r2
81104760:	1007883a 	mov	r3,r2
81104764:	e0bffd17 	ldw	r2,-12(fp)
81104768:	10c5883a 	add	r2,r2,r3
8110476c:	10800017 	ldw	r2,0(r2)
81104770:	1007883a 	mov	r3,r2
81104774:	e0800317 	ldw	r2,12(fp)
81104778:	10804034 	orhi	r2,r2,256
8110477c:	d8800115 	stw	r2,4(sp)
81104780:	e0800217 	ldw	r2,8(fp)
81104784:	d8800015 	stw	r2,0(sp)
81104788:	180f883a 	mov	r7,r3
8110478c:	200d883a 	mov	r6,r4
81104790:	800b883a 	mov	r5,r16
81104794:	e13ffb17 	ldw	r4,-20(fp)
81104798:	111728c0 	call	8111728c <alt_msgdma_construct_standard_mm_to_mm_descriptor>
8110479c:	10000226 	beq	r2,zero,811047a8 <DMA_MULTIPLE_TRANSFER+0xc0>
      bSuccess = FALSE;
811047a0:	e03ff915 	stw	zero,-28(fp)
811047a4:	00000506 	br	811047bc <DMA_MULTIPLE_TRANSFER+0xd4>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
811047a8:	800b883a 	mov	r5,r16
811047ac:	e13ffb17 	ldw	r4,-20(fp)
811047b0:	11183c00 	call	811183c0 <alt_msgdma_standard_descriptor_async_transfer>
811047b4:	10000126 	beq	r2,zero,811047bc <DMA_MULTIPLE_TRANSFER+0xd4>
        bSuccess = FALSE;
811047b8:	e03ff915 	stw	zero,-28(fp)
      }
    }
	i++;
811047bc:	e0bffa03 	ldbu	r2,-24(fp)
811047c0:	10800044 	addi	r2,r2,1
811047c4:	e0bffa05 	stb	r2,-24(fp)
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
  bool bSuccess = TRUE;
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
811047c8:	e0bff917 	ldw	r2,-28(fp)
811047cc:	10800060 	cmpeqi	r2,r2,1
811047d0:	1009883a 	mov	r4,r2
811047d4:	e0fffa03 	ldbu	r3,-24(fp)
811047d8:	e0bffe03 	ldbu	r2,-8(fp)
811047dc:	10bfffc4 	addi	r2,r2,-1
811047e0:	1884803a 	cmplt	r2,r3,r2
811047e4:	2084703a 	and	r2,r4,r2
811047e8:	10803fcc 	andi	r2,r2,255
811047ec:	103fd11e 	bne	r2,zero,81104734 <__reset+0xfb0e4734>
        bSuccess = FALSE;
      }
    }
	i++;
  }
  if (bSuccess == TRUE){
811047f0:	e0bff917 	ldw	r2,-28(fp)
811047f4:	10800058 	cmpnei	r2,r2,1
811047f8:	1000211e 	bne	r2,zero,81104880 <DMA_MULTIPLE_TRANSFER+0x198>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, ControlBits) != 0){
811047fc:	e0bffa03 	ldbu	r2,-24(fp)
81104800:	1085883a 	add	r2,r2,r2
81104804:	1085883a 	add	r2,r2,r2
81104808:	1007883a 	mov	r3,r2
8110480c:	e0bffc17 	ldw	r2,-16(fp)
81104810:	10c5883a 	add	r2,r2,r3
81104814:	10800017 	ldw	r2,0(r2)
81104818:	1009883a 	mov	r4,r2
8110481c:	e0bffa03 	ldbu	r2,-24(fp)
81104820:	1085883a 	add	r2,r2,r2
81104824:	1085883a 	add	r2,r2,r2
81104828:	1007883a 	mov	r3,r2
8110482c:	e0bffd17 	ldw	r2,-12(fp)
81104830:	10c5883a 	add	r2,r2,r3
81104834:	10800017 	ldw	r2,0(r2)
81104838:	1007883a 	mov	r3,r2
8110483c:	e0800317 	ldw	r2,12(fp)
81104840:	d8800115 	stw	r2,4(sp)
81104844:	e0800217 	ldw	r2,8(fp)
81104848:	d8800015 	stw	r2,0(sp)
8110484c:	180f883a 	mov	r7,r3
81104850:	200d883a 	mov	r6,r4
81104854:	800b883a 	mov	r5,r16
81104858:	e13ffb17 	ldw	r4,-20(fp)
8110485c:	111728c0 	call	8111728c <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81104860:	10000226 	beq	r2,zero,8110486c <DMA_MULTIPLE_TRANSFER+0x184>
      bSuccess = FALSE;
81104864:	e03ff915 	stw	zero,-28(fp)
81104868:	00000506 	br	81104880 <DMA_MULTIPLE_TRANSFER+0x198>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
8110486c:	800b883a 	mov	r5,r16
81104870:	e13ffb17 	ldw	r4,-20(fp)
81104874:	11183c00 	call	811183c0 <alt_msgdma_standard_descriptor_async_transfer>
81104878:	10000126 	beq	r2,zero,81104880 <DMA_MULTIPLE_TRANSFER+0x198>
        bSuccess = FALSE;
8110487c:	e03ff915 	stw	zero,-28(fp)
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81104880:	e0bff917 	ldw	r2,-28(fp)
81104884:	10800060 	cmpeqi	r2,r2,1
81104888:	1007883a 	mov	r3,r2
8110488c:	e0800417 	ldw	r2,16(fp)
81104890:	10800060 	cmpeqi	r2,r2,1
81104894:	1884703a 	and	r2,r3,r2
81104898:	10803fcc 	andi	r2,r2,255
8110489c:	10000e26 	beq	r2,zero,811048d8 <DMA_MULTIPLE_TRANSFER+0x1f0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811048a0:	00000806 	br	811048c4 <DMA_MULTIPLE_TRANSFER+0x1dc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
811048a4:	e0800517 	ldw	r2,20(fp)
811048a8:	1000031e 	bne	r2,zero,811048b8 <DMA_MULTIPLE_TRANSFER+0x1d0>
    	usleep(1000);
811048ac:	0100fa04 	movi	r4,1000
811048b0:	1114ab80 	call	81114ab8 <usleep>
811048b4:	00000306 	br	811048c4 <DMA_MULTIPLE_TRANSFER+0x1dc>
      } else {
    	usleep(WaitPeriodUs);
811048b8:	e0800517 	ldw	r2,20(fp)
811048bc:	1009883a 	mov	r4,r2
811048c0:	1114ab80 	call	81114ab8 <usleep>
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
811048c4:	e0bffb17 	ldw	r2,-20(fp)
811048c8:	10800317 	ldw	r2,12(r2)
811048cc:	10800037 	ldwio	r2,0(r2)
811048d0:	1080004c 	andi	r2,r2,1
811048d4:	103ff31e 	bne	r2,zero,811048a4 <__reset+0xfb0e48a4>
    	usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
811048d8:	e0bff917 	ldw	r2,-28(fp)
}
811048dc:	e6ffff04 	addi	sp,fp,-4
811048e0:	dfc00217 	ldw	ra,8(sp)
811048e4:	df000117 	ldw	fp,4(sp)
811048e8:	dc000017 	ldw	r16,0(sp)
811048ec:	dec00304 	addi	sp,sp,12
811048f0:	f800283a 	ret

811048f4 <PGEN_WRITE_REG32>:
 */

	#include "pgen.h"
	#include "pgen_registers.h"

	void PGEN_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811048f4:	defffc04 	addi	sp,sp,-16
811048f8:	df000315 	stw	fp,12(sp)
811048fc:	df000304 	addi	fp,sp,12
81104900:	2005883a 	mov	r2,r4
81104904:	e17fff15 	stw	r5,-4(fp)
81104908:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
8110490c:	00a04834 	movhi	r2,33056
81104910:	108d0004 	addi	r2,r2,13312
81104914:	e0bffd15 	stw	r2,-12(fp)
		*(pPgenAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
81104918:	e0bffe03 	ldbu	r2,-8(fp)
8110491c:	1085883a 	add	r2,r2,r2
81104920:	1085883a 	add	r2,r2,r2
81104924:	1007883a 	mov	r3,r2
81104928:	e0bffd17 	ldw	r2,-12(fp)
8110492c:	10c5883a 	add	r2,r2,r3
81104930:	e0ffff17 	ldw	r3,-4(fp)
81104934:	10c00015 	stw	r3,0(r2)
	}
81104938:	0001883a 	nop
8110493c:	e037883a 	mov	sp,fp
81104940:	df000017 	ldw	fp,0(sp)
81104944:	dec00104 	addi	sp,sp,4
81104948:	f800283a 	ret

8110494c <PGEN_READ_REG32>:

	alt_u32 PGEN_READ_REG32(alt_u8 uc_RegisterAddress){
8110494c:	defffc04 	addi	sp,sp,-16
81104950:	df000315 	stw	fp,12(sp)
81104954:	df000304 	addi	fp,sp,12
81104958:	2005883a 	mov	r2,r4
8110495c:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81104960:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
81104964:	00a04834 	movhi	r2,33056
81104968:	108d0004 	addi	r2,r2,13312
8110496c:	e0bffe15 	stw	r2,-8(fp)
		RegisterValue = *(pPgenAddr + (alt_u32)uc_RegisterAddress);
81104970:	e0bfff03 	ldbu	r2,-4(fp)
81104974:	1085883a 	add	r2,r2,r2
81104978:	1085883a 	add	r2,r2,r2
8110497c:	1007883a 	mov	r3,r2
81104980:	e0bffe17 	ldw	r2,-8(fp)
81104984:	10c5883a 	add	r2,r2,r3
81104988:	10800017 	ldw	r2,0(r2)
8110498c:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81104990:	e0bffd17 	ldw	r2,-12(fp)
	}
81104994:	e037883a 	mov	sp,fp
81104998:	df000017 	ldw	fp,0(sp)
8110499c:	dec00104 	addi	sp,sp,4
811049a0:	f800283a 	ret

811049a4 <b_Pattern_Generator_Write_Register>:

	bool b_Pattern_Generator_Write_Register(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811049a4:	defffb04 	addi	sp,sp,-20
811049a8:	dfc00415 	stw	ra,16(sp)
811049ac:	df000315 	stw	fp,12(sp)
811049b0:	df000304 	addi	fp,sp,12
811049b4:	2005883a 	mov	r2,r4
811049b8:	e17fff15 	stw	r5,-4(fp)
811049bc:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811049c0:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x01) {
811049c4:	e0bffe03 	ldbu	r2,-8(fp)
811049c8:	108000a8 	cmpgeui	r2,r2,2
811049cc:	1000061e 	bne	r2,zero,811049e8 <b_Pattern_Generator_Write_Register+0x44>
			PGEN_WRITE_REG32(uc_RegisterAddress, ul_RegisterValue);
811049d0:	e0bffe03 	ldbu	r2,-8(fp)
811049d4:	e17fff17 	ldw	r5,-4(fp)
811049d8:	1009883a 	mov	r4,r2
811049dc:	11048f40 	call	811048f4 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
811049e0:	00800044 	movi	r2,1
811049e4:	e0bffd15 	stw	r2,-12(fp)
		}

		return bSuccess;
811049e8:	e0bffd17 	ldw	r2,-12(fp)
	}
811049ec:	e037883a 	mov	sp,fp
811049f0:	dfc00117 	ldw	ra,4(sp)
811049f4:	df000017 	ldw	fp,0(sp)
811049f8:	dec00204 	addi	sp,sp,8
811049fc:	f800283a 	ret

81104a00 <ul_Pattern_Generator_Read_Register>:

	alt_u32 ul_Pattern_Generator_Read_Register(alt_u8 uc_RegisterAddress){
81104a00:	defffc04 	addi	sp,sp,-16
81104a04:	dfc00315 	stw	ra,12(sp)
81104a08:	df000215 	stw	fp,8(sp)
81104a0c:	df000204 	addi	fp,sp,8
81104a10:	2005883a 	mov	r2,r4
81104a14:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81104a18:	e03ffe15 	stw	zero,-8(fp)

		if (uc_RegisterAddress <= 0x01) {
81104a1c:	e0bfff03 	ldbu	r2,-4(fp)
81104a20:	108000a8 	cmpgeui	r2,r2,2
81104a24:	1000041e 	bne	r2,zero,81104a38 <ul_Pattern_Generator_Read_Register+0x38>
			ul_RegisterValue = PGEN_READ_REG32(uc_RegisterAddress);
81104a28:	e0bfff03 	ldbu	r2,-4(fp)
81104a2c:	1009883a 	mov	r4,r2
81104a30:	110494c0 	call	8110494c <PGEN_READ_REG32>
81104a34:	e0bffe15 	stw	r2,-8(fp)
		}

		return ul_RegisterValue;
81104a38:	e0bffe17 	ldw	r2,-8(fp)
	}
81104a3c:	e037883a 	mov	sp,fp
81104a40:	dfc00117 	ldw	ra,4(sp)
81104a44:	df000017 	ldw	fp,0(sp)
81104a48:	dec00204 	addi	sp,sp,8
81104a4c:	f800283a 	ret

81104a50 <v_Pattern_Generator_Start>:

	void v_Pattern_Generator_Start(void){
81104a50:	defffe04 	addi	sp,sp,-8
81104a54:	dfc00115 	stw	ra,4(sp)
81104a58:	df000015 	stw	fp,0(sp)
81104a5c:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_START_CONTROL_BIT_MASK);
81104a60:	01400404 	movi	r5,16
81104a64:	0009883a 	mov	r4,zero
81104a68:	11048f40 	call	811048f4 <PGEN_WRITE_REG32>

	}
81104a6c:	0001883a 	nop
81104a70:	e037883a 	mov	sp,fp
81104a74:	dfc00117 	ldw	ra,4(sp)
81104a78:	df000017 	ldw	fp,0(sp)
81104a7c:	dec00204 	addi	sp,sp,8
81104a80:	f800283a 	ret

81104a84 <v_Pattern_Generator_Stop>:

	void v_Pattern_Generator_Stop(void){
81104a84:	defffe04 	addi	sp,sp,-8
81104a88:	dfc00115 	stw	ra,4(sp)
81104a8c:	df000015 	stw	fp,0(sp)
81104a90:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_STOP_CONTROL_BIT_MASK);
81104a94:	01400204 	movi	r5,8
81104a98:	0009883a 	mov	r4,zero
81104a9c:	11048f40 	call	811048f4 <PGEN_WRITE_REG32>

	}
81104aa0:	0001883a 	nop
81104aa4:	e037883a 	mov	sp,fp
81104aa8:	dfc00117 	ldw	ra,4(sp)
81104aac:	df000017 	ldw	fp,0(sp)
81104ab0:	dec00204 	addi	sp,sp,8
81104ab4:	f800283a 	ret

81104ab8 <v_Pattern_Generator_Reset>:

	void v_Pattern_Generator_Reset(void){
81104ab8:	defffe04 	addi	sp,sp,-8
81104abc:	dfc00115 	stw	ra,4(sp)
81104ac0:	df000015 	stw	fp,0(sp)
81104ac4:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_RESET_CONTROL_BIT_MASK);
81104ac8:	01400104 	movi	r5,4
81104acc:	0009883a 	mov	r4,zero
81104ad0:	11048f40 	call	811048f4 <PGEN_WRITE_REG32>

	}
81104ad4:	0001883a 	nop
81104ad8:	e037883a 	mov	sp,fp
81104adc:	dfc00117 	ldw	ra,4(sp)
81104ae0:	df000017 	ldw	fp,0(sp)
81104ae4:	dec00204 	addi	sp,sp,8
81104ae8:	f800283a 	ret

81104aec <Pattern_Generator_Status>:

	alt_u32 Pattern_Generator_Status(void){
81104aec:	defffc04 	addi	sp,sp,-16
81104af0:	dfc00315 	stw	ra,12(sp)
81104af4:	df000215 	stw	fp,8(sp)
81104af8:	df000204 	addi	fp,sp,8

		const alt_u32 ul_pgen_mask = PGEN_RESETED_STATUS_BIT_MASK | PGEN_STOPPED_STATUS_BIT_MASK;
81104afc:	008000c4 	movi	r2,3
81104b00:	e0bffe15 	stw	r2,-8(fp)
		alt_u32 ul_pgen_status_value = PGEN_READ_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS) & ul_pgen_mask;
81104b04:	0009883a 	mov	r4,zero
81104b08:	110494c0 	call	8110494c <PGEN_READ_REG32>
81104b0c:	1007883a 	mov	r3,r2
81104b10:	e0bffe17 	ldw	r2,-8(fp)
81104b14:	1884703a 	and	r2,r3,r2
81104b18:	e0bfff15 	stw	r2,-4(fp)

		return ul_pgen_status_value;
81104b1c:	e0bfff17 	ldw	r2,-4(fp)
	}
81104b20:	e037883a 	mov	sp,fp
81104b24:	dfc00117 	ldw	ra,4(sp)
81104b28:	df000017 	ldw	fp,0(sp)
81104b2c:	dec00204 	addi	sp,sp,8
81104b30:	f800283a 	ret

81104b34 <Pattern_Generator_Configure_Initial_State>:

	bool Pattern_Generator_Configure_Initial_State(alt_u8 uc_Initial_CCD_ID, alt_u8 uc_Initial_CCD_SIDE, alt_u8 uc_Initial_TimeCode){
81104b34:	defff904 	addi	sp,sp,-28
81104b38:	dfc00615 	stw	ra,24(sp)
81104b3c:	df000515 	stw	fp,20(sp)
81104b40:	df000504 	addi	fp,sp,20
81104b44:	2807883a 	mov	r3,r5
81104b48:	3005883a 	mov	r2,r6
81104b4c:	e13ffd05 	stb	r4,-12(fp)
81104b50:	e0fffe05 	stb	r3,-8(fp)
81104b54:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
81104b58:	e03ffb15 	stw	zero,-20(fp)

		alt_u32 initial_state_config_value;
		if ((uc_Initial_CCD_ID < 4) && (uc_Initial_CCD_SIDE < 2)) {
81104b5c:	e0bffd03 	ldbu	r2,-12(fp)
81104b60:	10800128 	cmpgeui	r2,r2,4
81104b64:	1000101e 	bne	r2,zero,81104ba8 <Pattern_Generator_Configure_Initial_State+0x74>
81104b68:	e0bffe03 	ldbu	r2,-8(fp)
81104b6c:	108000a8 	cmpgeui	r2,r2,2
81104b70:	10000d1e 	bne	r2,zero,81104ba8 <Pattern_Generator_Configure_Initial_State+0x74>
			initial_state_config_value = (((alt_u32)uc_Initial_CCD_ID) << 9) | (((alt_u32)uc_Initial_CCD_SIDE) << 8) | ((alt_u32)uc_Initial_TimeCode);
81104b74:	e0bffd03 	ldbu	r2,-12(fp)
81104b78:	1006927a 	slli	r3,r2,9
81104b7c:	e0bffe03 	ldbu	r2,-8(fp)
81104b80:	1004923a 	slli	r2,r2,8
81104b84:	1886b03a 	or	r3,r3,r2
81104b88:	e0bfff03 	ldbu	r2,-4(fp)
81104b8c:	1884b03a 	or	r2,r3,r2
81104b90:	e0bffc15 	stw	r2,-16(fp)
			PGEN_WRITE_REG32(PGEN_INITIAL_TRANSMISSION_STATE_REGISTER_ADDRESS, initial_state_config_value);
81104b94:	e17ffc17 	ldw	r5,-16(fp)
81104b98:	01000044 	movi	r4,1
81104b9c:	11048f40 	call	811048f4 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
81104ba0:	00800044 	movi	r2,1
81104ba4:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
81104ba8:	e0bffb17 	ldw	r2,-20(fp)
	}
81104bac:	e037883a 	mov	sp,fp
81104bb0:	dfc00117 	ldw	ra,4(sp)
81104bb4:	df000017 	ldw	fp,0(sp)
81104bb8:	dec00204 	addi	sp,sp,8
81104bbc:	f800283a 	ret

81104bc0 <POWER_Read>:
#include "sense.h"

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]){
81104bc0:	deffef04 	addi	sp,sp,-68
81104bc4:	dfc01015 	stw	ra,64(sp)
81104bc8:	df000f15 	stw	fp,60(sp)
81104bcc:	df000f04 	addi	fp,sp,60
81104bd0:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = TRUE;
81104bd4:	00800044 	movi	r2,1
81104bd8:	e0bff315 	stw	r2,-52(fp)
    int i,c, nPortIndex=0;
81104bdc:	e03ff615 	stw	zero,-40(fp)
    int szPortNum[] = {POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM};
81104be0:	00800204 	movi	r2,8
81104be4:	e0bffc15 	stw	r2,-16(fp)
81104be8:	00800104 	movi	r2,4
81104bec:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
81104bf0:	00800044 	movi	r2,1
81104bf4:	e0bff715 	stw	r2,-36(fp)
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
81104bf8:	00800044 	movi	r2,1
81104bfc:	e0bff815 	stw	r2,-32(fp)
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
81104c00:	e03ff915 	stw	zero,-28(fp)
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81104c04:	e03ff515 	stw	zero,-44(fp)
81104c08:	00007106 	br	81104dd0 <POWER_Read+0x210>
        NextChannel = 0;
81104c0c:	e03ffa05 	stb	zero,-24(fp)
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
81104c10:	e0bff517 	ldw	r2,-44(fp)
81104c14:	10c03fcc 	andi	r3,r2,255
81104c18:	e13ffa03 	ldbu	r4,-24(fp)
81104c1c:	e0bfff17 	ldw	r2,-4(fp)
81104c20:	d8800115 	stw	r2,4(sp)
81104c24:	e0bff917 	ldw	r2,-28(fp)
81104c28:	d8800015 	stw	r2,0(sp)
81104c2c:	e1fff817 	ldw	r7,-32(fp)
81104c30:	e1bff717 	ldw	r6,-36(fp)
81104c34:	200b883a 	mov	r5,r4
81104c38:	1809883a 	mov	r4,r3
81104c3c:	1100aa00 	call	81100aa0 <POWER_SPI_RW>
81104c40:	e0bff315 	stw	r2,-52(fp)
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81104c44:	e03ff415 	stw	zero,-48(fp)
81104c48:	00005306 	br	81104d98 <POWER_Read+0x1d8>
            NextChannel = i + 1;
81104c4c:	e0bff417 	ldw	r2,-48(fp)
81104c50:	10800044 	addi	r2,r2,1
81104c54:	e0bffa05 	stb	r2,-24(fp)
            bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
81104c58:	e0bff517 	ldw	r2,-44(fp)
81104c5c:	10c03fcc 	andi	r3,r2,255
81104c60:	e13ffa03 	ldbu	r4,-24(fp)
81104c64:	e0bffe04 	addi	r2,fp,-8
81104c68:	d8800115 	stw	r2,4(sp)
81104c6c:	e0bff917 	ldw	r2,-28(fp)
81104c70:	d8800015 	stw	r2,0(sp)
81104c74:	e1fff817 	ldw	r7,-32(fp)
81104c78:	e1bff717 	ldw	r6,-36(fp)
81104c7c:	200b883a 	mov	r5,r4
81104c80:	1809883a 	mov	r4,r3
81104c84:	1100aa00 	call	81100aa0 <POWER_SPI_RW>
81104c88:	e0bff315 	stw	r2,-52(fp)
            if (bSuccess){
81104c8c:	e0bff317 	ldw	r2,-52(fp)
81104c90:	10003b26 	beq	r2,zero,81104d80 <POWER_Read+0x1c0>
                HEAD = (Value32 >> 30) & 0x03;
81104c94:	e0bffe17 	ldw	r2,-8(fp)
81104c98:	1004d7ba 	srli	r2,r2,30
81104c9c:	e0bffa45 	stb	r2,-23(fp)
                Channel = (Value32 >> 1) & 0x07;
81104ca0:	e0bffe17 	ldw	r2,-8(fp)
81104ca4:	1004d07a 	srli	r2,r2,1
81104ca8:	108001cc 	andi	r2,r2,7
81104cac:	e0bffa85 	stb	r2,-22(fp)
                SIGN = (Value32 >> 4 ) & 0x01;
81104cb0:	e0bffe17 	ldw	r2,-8(fp)
81104cb4:	1004d13a 	srli	r2,r2,4
81104cb8:	1080004c 	andi	r2,r2,1
81104cbc:	e0bffac5 	stb	r2,-21(fp)
                SGL = (Value32 >> 5 ) & 0x01;
81104cc0:	e0bffe17 	ldw	r2,-8(fp)
81104cc4:	1004d17a 	srli	r2,r2,5
81104cc8:	1080004c 	andi	r2,r2,1
81104ccc:	e0bffb05 	stb	r2,-20(fp)
                PARITY = Value32 & 0x01;
81104cd0:	e0bffe17 	ldw	r2,-8(fp)
81104cd4:	1080004c 	andi	r2,r2,1
81104cd8:	e0bffb45 	stb	r2,-19(fp)
                if (HEAD != 0){
81104cdc:	e0bffa43 	ldbu	r2,-23(fp)
81104ce0:	10000626 	beq	r2,zero,81104cfc <POWER_Read+0x13c>
                    printf("[%d]Unexpected HEAD\r\n",i);
81104ce4:	e17ff417 	ldw	r5,-48(fp)
81104ce8:	012044b4 	movhi	r4,33042
81104cec:	21289d04 	addi	r4,r4,-23948
81104cf0:	110801c0 	call	8110801c <printf>
                    bSuccess = FALSE;
81104cf4:	e03ff315 	stw	zero,-52(fp)
81104cf8:	00001406 	br	81104d4c <POWER_Read+0x18c>
                }else if (Channel != i){
81104cfc:	e0fffa83 	ldbu	r3,-22(fp)
81104d00:	e0bff417 	ldw	r2,-48(fp)
81104d04:	18800926 	beq	r3,r2,81104d2c <POWER_Read+0x16c>
                    printf("[%d]Unexpected Channel. Expected:%d, Read:%d\r\n", i, i, Channel);
81104d08:	e0bffa83 	ldbu	r2,-22(fp)
81104d0c:	100f883a 	mov	r7,r2
81104d10:	e1bff417 	ldw	r6,-48(fp)
81104d14:	e17ff417 	ldw	r5,-48(fp)
81104d18:	012044b4 	movhi	r4,33042
81104d1c:	2128a304 	addi	r4,r4,-23924
81104d20:	110801c0 	call	8110801c <printf>
                    bSuccess = FALSE;
81104d24:	e03ff315 	stw	zero,-52(fp)
81104d28:	00000806 	br	81104d4c <POWER_Read+0x18c>
                }else if (SIGN ^ bSIGN){
81104d2c:	e0fffac3 	ldbu	r3,-21(fp)
81104d30:	e0bff817 	ldw	r2,-32(fp)
81104d34:	18800526 	beq	r3,r2,81104d4c <POWER_Read+0x18c>
                    printf("[%d]Unexpected SIGN\r\n",i);
81104d38:	e17ff417 	ldw	r5,-48(fp)
81104d3c:	012044b4 	movhi	r4,33042
81104d40:	2128af04 	addi	r4,r4,-23876
81104d44:	110801c0 	call	8110801c <printf>
                    bSuccess = FALSE;
81104d48:	e03ff315 	stw	zero,-52(fp)
                }else if (SGL ^ SGL){
                    printf("[%d]Unexpected SGL\r\n",i);
                    bSuccess = FALSE;
                }
                if (bSuccess)
81104d4c:	e0bff317 	ldw	r2,-52(fp)
81104d50:	10000e26 	beq	r2,zero,81104d8c <POWER_Read+0x1cc>
                    szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
81104d54:	e0bff617 	ldw	r2,-40(fp)
81104d58:	10c00044 	addi	r3,r2,1
81104d5c:	e0fff615 	stw	r3,-40(fp)
81104d60:	1085883a 	add	r2,r2,r2
81104d64:	1085883a 	add	r2,r2,r2
81104d68:	1007883a 	mov	r3,r2
81104d6c:	e0bfff17 	ldw	r2,-4(fp)
81104d70:	10c5883a 	add	r2,r2,r3
81104d74:	e0fffe17 	ldw	r3,-8(fp)
81104d78:	10c00015 	stw	r3,0(r2)
81104d7c:	00000306 	br	81104d8c <POWER_Read+0x1cc>
            }else{
                printf("SPI Read Error\r\n");
81104d80:	012044b4 	movhi	r4,33042
81104d84:	2128b504 	addi	r4,r4,-23852
81104d88:	11081380 	call	81108138 <puts>
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
        NextChannel = 0;
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81104d8c:	e0bff417 	ldw	r2,-48(fp)
81104d90:	10800044 	addi	r2,r2,1
81104d94:	e0bff415 	stw	r2,-48(fp)
81104d98:	e0bff517 	ldw	r2,-44(fp)
81104d9c:	1085883a 	add	r2,r2,r2
81104da0:	1085883a 	add	r2,r2,r2
81104da4:	e0fff304 	addi	r3,fp,-52
81104da8:	1885883a 	add	r2,r3,r2
81104dac:	10800904 	addi	r2,r2,36
81104db0:	10800017 	ldw	r2,0(r2)
81104db4:	e0fff417 	ldw	r3,-48(fp)
81104db8:	1880020e 	bge	r3,r2,81104dc4 <POWER_Read+0x204>
81104dbc:	e0bff317 	ldw	r2,-52(fp)
81104dc0:	103fa21e 	bne	r2,zero,81104c4c <__reset+0xfb0e4c4c>
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81104dc4:	e0bff517 	ldw	r2,-44(fp)
81104dc8:	10800044 	addi	r2,r2,1
81104dcc:	e0bff515 	stw	r2,-44(fp)
81104dd0:	e0bff517 	ldw	r2,-44(fp)
81104dd4:	10800088 	cmpgei	r2,r2,2
81104dd8:	1000021e 	bne	r2,zero,81104de4 <POWER_Read+0x224>
81104ddc:	e0bff317 	ldw	r2,-52(fp)
81104de0:	103f8a1e 	bne	r2,zero,81104c0c <__reset+0xfb0e4c0c>
            }else{
                printf("SPI Read Error\r\n");
            }
        } // for i
    } // for c
    return bSuccess;
81104de4:	e0bff317 	ldw	r2,-52(fp)
 }
81104de8:	e037883a 	mov	sp,fp
81104dec:	dfc00117 	ldw	ra,4(sp)
81104df0:	df000017 	ldw	fp,0(sp)
81104df4:	dec00204 	addi	sp,sp,8
81104df8:	f800283a 	ret

81104dfc <TEMP_Read>:

 bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp){
81104dfc:	defff904 	addi	sp,sp,-28
81104e00:	dfc00615 	stw	ra,24(sp)
81104e04:	df000515 	stw	fp,20(sp)
81104e08:	df000504 	addi	fp,sp,20
81104e0c:	e13ffe15 	stw	r4,-8(fp)
81104e10:	e17fff15 	stw	r5,-4(fp)
        bool bSuccess;
        const alt_u8 DeviceAddr = 0x30;
81104e14:	00800c04 	movi	r2,48
81104e18:	e0bffd85 	stb	r2,-10(fp)
        alt_8 FpgaTemp, BoardTemp;
        char Data;

        // read local temp
        bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00, &Data);
81104e1c:	e0bffd83 	ldbu	r2,-10(fp)
81104e20:	10c03fcc 	andi	r3,r2,255
81104e24:	18c0201c 	xori	r3,r3,128
81104e28:	18ffe004 	addi	r3,r3,-128
81104e2c:	e0bffdc4 	addi	r2,fp,-9
81104e30:	d8800015 	stw	r2,0(sp)
81104e34:	000f883a 	mov	r7,zero
81104e38:	180d883a 	mov	r6,r3
81104e3c:	01600034 	movhi	r5,32768
81104e40:	29405004 	addi	r5,r5,320
81104e44:	01200034 	movhi	r4,32768
81104e48:	21005404 	addi	r4,r4,336
81104e4c:	11003d40 	call	811003d4 <I2C_Read>
81104e50:	e0bffc15 	stw	r2,-16(fp)
        if (bSuccess)
81104e54:	e0bffc17 	ldw	r2,-16(fp)
81104e58:	10000226 	beq	r2,zero,81104e64 <TEMP_Read+0x68>
            BoardTemp = Data;
81104e5c:	e0bffdc3 	ldbu	r2,-9(fp)
81104e60:	e0bffd45 	stb	r2,-11(fp)

        // read remote temp
        if (bSuccess){
81104e64:	e0bffc17 	ldw	r2,-16(fp)
81104e68:	10001226 	beq	r2,zero,81104eb4 <TEMP_Read+0xb8>
            bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01, &Data);
81104e6c:	e0bffd83 	ldbu	r2,-10(fp)
81104e70:	10c03fcc 	andi	r3,r2,255
81104e74:	18c0201c 	xori	r3,r3,128
81104e78:	18ffe004 	addi	r3,r3,-128
81104e7c:	e0bffdc4 	addi	r2,fp,-9
81104e80:	d8800015 	stw	r2,0(sp)
81104e84:	01c00044 	movi	r7,1
81104e88:	180d883a 	mov	r6,r3
81104e8c:	01600034 	movhi	r5,32768
81104e90:	29405004 	addi	r5,r5,320
81104e94:	01200034 	movhi	r4,32768
81104e98:	21005404 	addi	r4,r4,336
81104e9c:	11003d40 	call	811003d4 <I2C_Read>
81104ea0:	e0bffc15 	stw	r2,-16(fp)
            if (bSuccess)
81104ea4:	e0bffc17 	ldw	r2,-16(fp)
81104ea8:	10000226 	beq	r2,zero,81104eb4 <TEMP_Read+0xb8>
                FpgaTemp = Data;
81104eac:	e0bffdc3 	ldbu	r2,-9(fp)
81104eb0:	e0bffd05 	stb	r2,-12(fp)
        }
        //
        if (bSuccess){
81104eb4:	e0bffc17 	ldw	r2,-16(fp)
81104eb8:	10000626 	beq	r2,zero,81104ed4 <TEMP_Read+0xd8>
           *pFpgaTemp = FpgaTemp;
81104ebc:	e0bffe17 	ldw	r2,-8(fp)
81104ec0:	e0fffd03 	ldbu	r3,-12(fp)
81104ec4:	10c00005 	stb	r3,0(r2)
           *pBoardTemp = BoardTemp;
81104ec8:	e0bfff17 	ldw	r2,-4(fp)
81104ecc:	e0fffd43 	ldbu	r3,-11(fp)
81104ed0:	10c00005 	stb	r3,0(r2)
        }

        return bSuccess;
81104ed4:	e0bffc17 	ldw	r2,-16(fp)
 }
81104ed8:	e037883a 	mov	sp,fp
81104edc:	dfc00117 	ldw	ra,4(sp)
81104ee0:	df000017 	ldw	fp,0(sp)
81104ee4:	dec00204 	addi	sp,sp,8
81104ee8:	f800283a 	ret

81104eec <sense_log_temp>:


 bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp){
81104eec:	defffb04 	addi	sp,sp,-20
81104ef0:	dfc00415 	stw	ra,16(sp)
81104ef4:	df000315 	stw	fp,12(sp)
81104ef8:	df000304 	addi	fp,sp,12
81104efc:	e13ffe15 	stw	r4,-8(fp)
81104f00:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	 // show temp
	 bSuccess = TEMP_Read(FpgaTemp, BoardTemp);
81104f04:	e17fff17 	ldw	r5,-4(fp)
81104f08:	e13ffe17 	ldw	r4,-8(fp)
81104f0c:	1104dfc0 	call	81104dfc <TEMP_Read>
81104f10:	e0bffd15 	stw	r2,-12(fp)

	 return(bSuccess);
81104f14:	e0bffd17 	ldw	r2,-12(fp)
 }
81104f18:	e037883a 	mov	sp,fp
81104f1c:	dfc00117 	ldw	ra,4(sp)
81104f20:	df000017 	ldw	fp,0(sp)
81104f24:	dec00204 	addi	sp,sp,8
81104f28:	f800283a 	ret

81104f2c <sense_log>:


 void sense_log(void){
81104f2c:	deff0504 	addi	sp,sp,-1004
81104f30:	dfc0fa15 	stw	ra,1000(sp)
81104f34:	df00f915 	stw	fp,996(sp)
81104f38:	dd40f815 	stw	r21,992(sp)
81104f3c:	dd00f715 	stw	r20,988(sp)
81104f40:	dcc0f615 	stw	r19,984(sp)
81104f44:	dc80f515 	stw	r18,980(sp)
81104f48:	dc40f415 	stw	r17,976(sp)
81104f4c:	dc00f315 	stw	r16,972(sp)
81104f50:	df00f904 	addi	fp,sp,996
 	  bool bSuccess;
 	    int i;
 	    const float fRef = 5.0; // 5.0V
81104f54:	00902834 	movhi	r2,16544
81104f58:	e0bf0e15 	stw	r2,-968(fp)
 	    float fVolDrop, fCurrent, fPower, fVol;
 	    alt_u32 szVol[POWER_PORT_NUM];
 	    alt_u32 SIG, MSB, RESULT;
 	    float szRes[] = {0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003};
81104f5c:	008ed174 	movhi	r2,15173
81104f60:	10a6e984 	addi	r2,r2,-25690
81104f64:	e0bf2215 	stw	r2,-888(fp)
81104f68:	008ea0f4 	movhi	r2,14979
81104f6c:	10849bc4 	addi	r2,r2,4719
81104f70:	e0bf2315 	stw	r2,-884(fp)
81104f74:	008ed174 	movhi	r2,15173
81104f78:	10a6e984 	addi	r2,r2,-25690
81104f7c:	e0bf2415 	stw	r2,-880(fp)
81104f80:	008ed174 	movhi	r2,15173
81104f84:	10a6e984 	addi	r2,r2,-25690
81104f88:	e0bf2515 	stw	r2,-876(fp)
81104f8c:	008ed174 	movhi	r2,15173
81104f90:	10a6e984 	addi	r2,r2,-25690
81104f94:	e0bf2615 	stw	r2,-872(fp)
81104f98:	008ed174 	movhi	r2,15173
81104f9c:	10a6e984 	addi	r2,r2,-25690
81104fa0:	e0bf2715 	stw	r2,-868(fp)
81104fa4:	008ed174 	movhi	r2,15173
81104fa8:	10a6e984 	addi	r2,r2,-25690
81104fac:	e0bf2815 	stw	r2,-864(fp)
81104fb0:	008ed174 	movhi	r2,15173
81104fb4:	10a6e984 	addi	r2,r2,-25690
81104fb8:	e0bf2915 	stw	r2,-860(fp)
81104fbc:	008ed174 	movhi	r2,15173
81104fc0:	10a6e984 	addi	r2,r2,-25690
81104fc4:	e0bf2a15 	stw	r2,-856(fp)
81104fc8:	008ed174 	movhi	r2,15173
81104fcc:	10a6e984 	addi	r2,r2,-25690
81104fd0:	e0bf2b15 	stw	r2,-852(fp)
81104fd4:	008ed174 	movhi	r2,15173
81104fd8:	10a6e984 	addi	r2,r2,-25690
81104fdc:	e0bf2c15 	stw	r2,-848(fp)
81104fe0:	008ed174 	movhi	r2,15173
81104fe4:	10a6e984 	addi	r2,r2,-25690
81104fe8:	e0bf2d15 	stw	r2,-844(fp)
 	    float szRefVol[] = {0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3, 2.5};
81104fec:	008fd9b4 	movhi	r2,16230
81104ff0:	10999984 	addi	r2,r2,26214
81104ff4:	e0bf2e15 	stw	r2,-840(fp)
81104ff8:	008fd9b4 	movhi	r2,16230
81104ffc:	10999984 	addi	r2,r2,26214
81105000:	e0bf2f15 	stw	r2,-836(fp)
81105004:	00901034 	movhi	r2,16448
81105008:	e0bf3015 	stw	r2,-832(fp)
8110500c:	008fd9b4 	movhi	r2,16230
81105010:	10999984 	addi	r2,r2,26214
81105014:	e0bf3115 	stw	r2,-828(fp)
81105018:	008ff9b4 	movhi	r2,16358
8110501c:	10999984 	addi	r2,r2,26214
81105020:	e0bf3215 	stw	r2,-824(fp)
81105024:	00900834 	movhi	r2,16416
81105028:	e0bf3315 	stw	r2,-820(fp)
8110502c:	008ff9b4 	movhi	r2,16358
81105030:	10999984 	addi	r2,r2,26214
81105034:	e0bf3415 	stw	r2,-816(fp)
81105038:	00900834 	movhi	r2,16416
8110503c:	e0bf3515 	stw	r2,-812(fp)
81105040:	008fe374 	movhi	r2,16269
81105044:	10b33344 	addi	r2,r2,-13107
81105048:	e0bf3615 	stw	r2,-808(fp)
8110504c:	008fecf4 	movhi	r2,16307
81105050:	108cccc4 	addi	r2,r2,13107
81105054:	e0bf3715 	stw	r2,-804(fp)
81105058:	009014f4 	movhi	r2,16467
8110505c:	108cccc4 	addi	r2,r2,13107
81105060:	e0bf3815 	stw	r2,-800(fp)
81105064:	00900834 	movhi	r2,16416
81105068:	e0bf3915 	stw	r2,-796(fp)
 	    char szName[][64] = {
8110506c:	00a044b4 	movhi	r2,33042
81105070:	10a8edc4 	addi	r2,r2,-23625
81105074:	e0ff3a04 	addi	r3,fp,-792
81105078:	1009883a 	mov	r4,r2
8110507c:	0080c004 	movi	r2,768
81105080:	100d883a 	mov	r6,r2
81105084:	200b883a 	mov	r5,r4
81105088:	1809883a 	mov	r4,r3
8110508c:	1107ea40 	call	81107ea4 <memcpy>
 	        "VCC3P3_HSMC",
 	        "HSMB_VCCIO",
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
81105090:	e0bf1604 	addi	r2,fp,-936
81105094:	1009883a 	mov	r4,r2
81105098:	1104bc00 	call	81104bc0 <POWER_Read>
8110509c:	e0bf0f15 	stw	r2,-964(fp)
 	        if (bSuccess){
811050a0:	e0bf0f17 	ldw	r2,-964(fp)
811050a4:	10013b26 	beq	r2,zero,81105594 <sense_log+0x668>
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
811050a8:	e03f0c15 	stw	zero,-976(fp)
811050ac:	00013006 	br	81105570 <sense_log+0x644>
 	                SIG = (szVol[i] >> 29) & 0x01;
811050b0:	e0bf0c17 	ldw	r2,-976(fp)
811050b4:	1085883a 	add	r2,r2,r2
811050b8:	1085883a 	add	r2,r2,r2
811050bc:	e0ff0c04 	addi	r3,fp,-976
811050c0:	1885883a 	add	r2,r3,r2
811050c4:	10800a04 	addi	r2,r2,40
811050c8:	10800017 	ldw	r2,0(r2)
811050cc:	1004d77a 	srli	r2,r2,29
811050d0:	1080004c 	andi	r2,r2,1
811050d4:	e0bf1015 	stw	r2,-960(fp)
 	                MSB = (szVol[i] >> 28) & 0x01;
811050d8:	e0bf0c17 	ldw	r2,-976(fp)
811050dc:	1085883a 	add	r2,r2,r2
811050e0:	1085883a 	add	r2,r2,r2
811050e4:	e0ff0c04 	addi	r3,fp,-976
811050e8:	1885883a 	add	r2,r3,r2
811050ec:	10800a04 	addi	r2,r2,40
811050f0:	10800017 	ldw	r2,0(r2)
811050f4:	1004d73a 	srli	r2,r2,28
811050f8:	1080004c 	andi	r2,r2,1
811050fc:	e0bf1115 	stw	r2,-956(fp)
 	                RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
81105100:	e0bf0c17 	ldw	r2,-976(fp)
81105104:	1085883a 	add	r2,r2,r2
81105108:	1085883a 	add	r2,r2,r2
8110510c:	e0ff0c04 	addi	r3,fp,-976
81105110:	1885883a 	add	r2,r3,r2
81105114:	10800a04 	addi	r2,r2,40
81105118:	10800017 	ldw	r2,0(r2)
8110511c:	1006d1ba 	srli	r3,r2,6
81105120:	00801034 	movhi	r2,64
81105124:	10bfffc4 	addi	r2,r2,-1
81105128:	1884703a 	and	r2,r3,r2
8110512c:	e0bf1215 	stw	r2,-952(fp)
 	                if (MSB == 0)
81105130:	e0bf1117 	ldw	r2,-956(fp)
81105134:	1000091e 	bne	r2,zero,8110515c <sense_log+0x230>
 	                    fVolDrop = (float)(RESULT)/(float)0x400000;
81105138:	e13f1217 	ldw	r4,-952(fp)
8110513c:	11073800 	call	81107380 <__floatunsisf>
81105140:	1007883a 	mov	r3,r2
81105144:	0152a034 	movhi	r5,19072
81105148:	1809883a 	mov	r4,r3
8110514c:	1106a200 	call	81106a20 <__divsf3>
81105150:	1007883a 	mov	r3,r2
81105154:	e0ff0d15 	stw	r3,-972(fp)
81105158:	00000106 	br	81105160 <sense_log+0x234>
 	                else
 	                    fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
8110515c:	e03f0d15 	stw	zero,-972(fp)
 	                if (SIG && MSB){
81105160:	e0bf1017 	ldw	r2,-960(fp)
81105164:	10001f26 	beq	r2,zero,811051e4 <sense_log+0x2b8>
81105168:	e0bf1117 	ldw	r2,-956(fp)
8110516c:	10001d26 	beq	r2,zero,811051e4 <sense_log+0x2b8>
 	                    fVol = fRef*0.5;
81105170:	014fc034 	movhi	r5,16128
81105174:	e13f0e17 	ldw	r4,-968(fp)
81105178:	1106e600 	call	81106e60 <__mulsf3>
8110517c:	1007883a 	mov	r3,r2
81105180:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81105184:	e0ff3a04 	addi	r3,fp,-792
81105188:	e0bf0c17 	ldw	r2,-976(fp)
8110518c:	100491ba 	slli	r2,r2,6
81105190:	18a1883a 	add	r16,r3,r2
81105194:	e0bf0c17 	ldw	r2,-976(fp)
81105198:	1085883a 	add	r2,r2,r2
8110519c:	1085883a 	add	r2,r2,r2
811051a0:	e0ff0c04 	addi	r3,fp,-976
811051a4:	1885883a 	add	r2,r3,r2
811051a8:	10800a04 	addi	r2,r2,40
811051ac:	10800017 	ldw	r2,0(r2)
811051b0:	1023883a 	mov	r17,r2
811051b4:	e13f1317 	ldw	r4,-948(fp)
811051b8:	1107b880 	call	81107b88 <__extendsfdf2>
811051bc:	1009883a 	mov	r4,r2
811051c0:	180b883a 	mov	r5,r3
811051c4:	d9400015 	stw	r5,0(sp)
811051c8:	200f883a 	mov	r7,r4
811051cc:	880d883a 	mov	r6,r17
811051d0:	800b883a 	mov	r5,r16
811051d4:	012044b4 	movhi	r4,33042
811051d8:	2128b904 	addi	r4,r4,-23836
811051dc:	110801c0 	call	8110801c <printf>
811051e0:	0000e006 	br	81105564 <sense_log+0x638>
 	                }else if (SIG && !MSB){
811051e4:	e0bf1017 	ldw	r2,-960(fp)
811051e8:	10005d26 	beq	r2,zero,81105360 <sense_log+0x434>
811051ec:	e0bf1117 	ldw	r2,-956(fp)
811051f0:	10005b1e 	bne	r2,zero,81105360 <sense_log+0x434>
 	                    fVol = fRef*0.5*fVolDrop;
811051f4:	e13f0e17 	ldw	r4,-968(fp)
811051f8:	1107b880 	call	81107b88 <__extendsfdf2>
811051fc:	1011883a 	mov	r8,r2
81105200:	1813883a 	mov	r9,r3
81105204:	000d883a 	mov	r6,zero
81105208:	01cff834 	movhi	r7,16352
8110520c:	4009883a 	mov	r4,r8
81105210:	480b883a 	mov	r5,r9
81105214:	11074700 	call	81107470 <__muldf3>
81105218:	1009883a 	mov	r4,r2
8110521c:	180b883a 	mov	r5,r3
81105220:	2021883a 	mov	r16,r4
81105224:	2823883a 	mov	r17,r5
81105228:	e13f0d17 	ldw	r4,-972(fp)
8110522c:	1107b880 	call	81107b88 <__extendsfdf2>
81105230:	1009883a 	mov	r4,r2
81105234:	180b883a 	mov	r5,r3
81105238:	200d883a 	mov	r6,r4
8110523c:	280f883a 	mov	r7,r5
81105240:	8009883a 	mov	r4,r16
81105244:	880b883a 	mov	r5,r17
81105248:	11074700 	call	81107470 <__muldf3>
8110524c:	1009883a 	mov	r4,r2
81105250:	180b883a 	mov	r5,r3
81105254:	2005883a 	mov	r2,r4
81105258:	2807883a 	mov	r3,r5
8110525c:	1009883a 	mov	r4,r2
81105260:	180b883a 	mov	r5,r3
81105264:	1107c980 	call	81107c98 <__truncdfsf2>
81105268:	1007883a 	mov	r3,r2
8110526c:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
81105270:	e0bf0c17 	ldw	r2,-976(fp)
81105274:	1085883a 	add	r2,r2,r2
81105278:	1085883a 	add	r2,r2,r2
8110527c:	e0ff0c04 	addi	r3,fp,-976
81105280:	1885883a 	add	r2,r3,r2
81105284:	10801604 	addi	r2,r2,88
81105288:	10c00017 	ldw	r3,0(r2)
8110528c:	180b883a 	mov	r5,r3
81105290:	e13f0d17 	ldw	r4,-972(fp)
81105294:	1106a200 	call	81106a20 <__divsf3>
81105298:	1007883a 	mov	r3,r2
8110529c:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
811052a0:	e0bf0c17 	ldw	r2,-976(fp)
811052a4:	1085883a 	add	r2,r2,r2
811052a8:	1085883a 	add	r2,r2,r2
811052ac:	e0ff0c04 	addi	r3,fp,-976
811052b0:	1885883a 	add	r2,r3,r2
811052b4:	10802204 	addi	r2,r2,136
811052b8:	10c00017 	ldw	r3,0(r2)
811052bc:	e17f1417 	ldw	r5,-944(fp)
811052c0:	1809883a 	mov	r4,r3
811052c4:	1106e600 	call	81106e60 <__mulsf3>
811052c8:	1007883a 	mov	r3,r2
811052cc:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
811052d0:	e0ff3a04 	addi	r3,fp,-792
811052d4:	e0bf0c17 	ldw	r2,-976(fp)
811052d8:	100491ba 	slli	r2,r2,6
811052dc:	18a9883a 	add	r20,r3,r2
811052e0:	e0bf0c17 	ldw	r2,-976(fp)
811052e4:	1085883a 	add	r2,r2,r2
811052e8:	1085883a 	add	r2,r2,r2
811052ec:	e0ff0c04 	addi	r3,fp,-976
811052f0:	1885883a 	add	r2,r3,r2
811052f4:	10800a04 	addi	r2,r2,40
811052f8:	10800017 	ldw	r2,0(r2)
811052fc:	102b883a 	mov	r21,r2
81105300:	e13f0d17 	ldw	r4,-972(fp)
81105304:	1107b880 	call	81107b88 <__extendsfdf2>
81105308:	1025883a 	mov	r18,r2
8110530c:	1827883a 	mov	r19,r3
81105310:	e13f1417 	ldw	r4,-944(fp)
81105314:	1107b880 	call	81107b88 <__extendsfdf2>
81105318:	1021883a 	mov	r16,r2
8110531c:	1823883a 	mov	r17,r3
81105320:	e13f1517 	ldw	r4,-940(fp)
81105324:	1107b880 	call	81107b88 <__extendsfdf2>
81105328:	1009883a 	mov	r4,r2
8110532c:	180b883a 	mov	r5,r3
81105330:	d9000315 	stw	r4,12(sp)
81105334:	d9400415 	stw	r5,16(sp)
81105338:	dc000115 	stw	r16,4(sp)
8110533c:	dc400215 	stw	r17,8(sp)
81105340:	dcc00015 	stw	r19,0(sp)
81105344:	900f883a 	mov	r7,r18
81105348:	a80d883a 	mov	r6,r21
8110534c:	a00b883a 	mov	r5,r20
81105350:	012044b4 	movhi	r4,33042
81105354:	2128c204 	addi	r4,r4,-23800
81105358:	110801c0 	call	8110801c <printf>
8110535c:	00008106 	br	81105564 <sense_log+0x638>
 	                }else if (!SIG && MSB){
81105360:	e0bf1017 	ldw	r2,-960(fp)
81105364:	10005d1e 	bne	r2,zero,811054dc <sense_log+0x5b0>
81105368:	e0bf1117 	ldw	r2,-956(fp)
8110536c:	10005b26 	beq	r2,zero,811054dc <sense_log+0x5b0>
 	                    fVol = fRef*0.5*fVolDrop;
81105370:	e13f0e17 	ldw	r4,-968(fp)
81105374:	1107b880 	call	81107b88 <__extendsfdf2>
81105378:	1011883a 	mov	r8,r2
8110537c:	1813883a 	mov	r9,r3
81105380:	000d883a 	mov	r6,zero
81105384:	01cff834 	movhi	r7,16352
81105388:	4009883a 	mov	r4,r8
8110538c:	480b883a 	mov	r5,r9
81105390:	11074700 	call	81107470 <__muldf3>
81105394:	1009883a 	mov	r4,r2
81105398:	180b883a 	mov	r5,r3
8110539c:	2021883a 	mov	r16,r4
811053a0:	2823883a 	mov	r17,r5
811053a4:	e13f0d17 	ldw	r4,-972(fp)
811053a8:	1107b880 	call	81107b88 <__extendsfdf2>
811053ac:	1009883a 	mov	r4,r2
811053b0:	180b883a 	mov	r5,r3
811053b4:	200d883a 	mov	r6,r4
811053b8:	280f883a 	mov	r7,r5
811053bc:	8009883a 	mov	r4,r16
811053c0:	880b883a 	mov	r5,r17
811053c4:	11074700 	call	81107470 <__muldf3>
811053c8:	1009883a 	mov	r4,r2
811053cc:	180b883a 	mov	r5,r3
811053d0:	2005883a 	mov	r2,r4
811053d4:	2807883a 	mov	r3,r5
811053d8:	1009883a 	mov	r4,r2
811053dc:	180b883a 	mov	r5,r3
811053e0:	1107c980 	call	81107c98 <__truncdfsf2>
811053e4:	1007883a 	mov	r3,r2
811053e8:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
811053ec:	e0bf0c17 	ldw	r2,-976(fp)
811053f0:	1085883a 	add	r2,r2,r2
811053f4:	1085883a 	add	r2,r2,r2
811053f8:	e0ff0c04 	addi	r3,fp,-976
811053fc:	1885883a 	add	r2,r3,r2
81105400:	10801604 	addi	r2,r2,88
81105404:	10c00017 	ldw	r3,0(r2)
81105408:	180b883a 	mov	r5,r3
8110540c:	e13f0d17 	ldw	r4,-972(fp)
81105410:	1106a200 	call	81106a20 <__divsf3>
81105414:	1007883a 	mov	r3,r2
81105418:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
8110541c:	e0bf0c17 	ldw	r2,-976(fp)
81105420:	1085883a 	add	r2,r2,r2
81105424:	1085883a 	add	r2,r2,r2
81105428:	e0ff0c04 	addi	r3,fp,-976
8110542c:	1885883a 	add	r2,r3,r2
81105430:	10802204 	addi	r2,r2,136
81105434:	10c00017 	ldw	r3,0(r2)
81105438:	e17f1417 	ldw	r5,-944(fp)
8110543c:	1809883a 	mov	r4,r3
81105440:	1106e600 	call	81106e60 <__mulsf3>
81105444:	1007883a 	mov	r3,r2
81105448:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
8110544c:	e0ff3a04 	addi	r3,fp,-792
81105450:	e0bf0c17 	ldw	r2,-976(fp)
81105454:	100491ba 	slli	r2,r2,6
81105458:	18a9883a 	add	r20,r3,r2
8110545c:	e0bf0c17 	ldw	r2,-976(fp)
81105460:	1085883a 	add	r2,r2,r2
81105464:	1085883a 	add	r2,r2,r2
81105468:	e0ff0c04 	addi	r3,fp,-976
8110546c:	1885883a 	add	r2,r3,r2
81105470:	10800a04 	addi	r2,r2,40
81105474:	10800017 	ldw	r2,0(r2)
81105478:	102b883a 	mov	r21,r2
8110547c:	e13f0d17 	ldw	r4,-972(fp)
81105480:	1107b880 	call	81107b88 <__extendsfdf2>
81105484:	1025883a 	mov	r18,r2
81105488:	1827883a 	mov	r19,r3
8110548c:	e13f1417 	ldw	r4,-944(fp)
81105490:	1107b880 	call	81107b88 <__extendsfdf2>
81105494:	1021883a 	mov	r16,r2
81105498:	1823883a 	mov	r17,r3
8110549c:	e13f1517 	ldw	r4,-940(fp)
811054a0:	1107b880 	call	81107b88 <__extendsfdf2>
811054a4:	1009883a 	mov	r4,r2
811054a8:	180b883a 	mov	r5,r3
811054ac:	d9000315 	stw	r4,12(sp)
811054b0:	d9400415 	stw	r5,16(sp)
811054b4:	dc000115 	stw	r16,4(sp)
811054b8:	dc400215 	stw	r17,8(sp)
811054bc:	dcc00015 	stw	r19,0(sp)
811054c0:	900f883a 	mov	r7,r18
811054c4:	a80d883a 	mov	r6,r21
811054c8:	a00b883a 	mov	r5,r20
811054cc:	012044b4 	movhi	r4,33042
811054d0:	2128d204 	addi	r4,r4,-23736
811054d4:	110801c0 	call	8110801c <printf>
811054d8:	00002206 	br	81105564 <sense_log+0x638>
 	                }else if (!SIG && !MSB){
811054dc:	e0bf1017 	ldw	r2,-960(fp)
811054e0:	1000201e 	bne	r2,zero,81105564 <sense_log+0x638>
811054e4:	e0bf1117 	ldw	r2,-956(fp)
811054e8:	10001e1e 	bne	r2,zero,81105564 <sense_log+0x638>
 	                    fVol = -fRef*0.5;
811054ec:	e0bf0e17 	ldw	r2,-968(fp)
811054f0:	10a0003c 	xorhi	r2,r2,32768
811054f4:	014fc034 	movhi	r5,16128
811054f8:	1009883a 	mov	r4,r2
811054fc:	1106e600 	call	81106e60 <__mulsf3>
81105500:	1007883a 	mov	r3,r2
81105504:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81105508:	e0ff3a04 	addi	r3,fp,-792
8110550c:	e0bf0c17 	ldw	r2,-976(fp)
81105510:	100491ba 	slli	r2,r2,6
81105514:	18a1883a 	add	r16,r3,r2
81105518:	e0bf0c17 	ldw	r2,-976(fp)
8110551c:	1085883a 	add	r2,r2,r2
81105520:	1085883a 	add	r2,r2,r2
81105524:	e0ff0c04 	addi	r3,fp,-976
81105528:	1885883a 	add	r2,r3,r2
8110552c:	10800a04 	addi	r2,r2,40
81105530:	10800017 	ldw	r2,0(r2)
81105534:	1023883a 	mov	r17,r2
81105538:	e13f1317 	ldw	r4,-948(fp)
8110553c:	1107b880 	call	81107b88 <__extendsfdf2>
81105540:	1009883a 	mov	r4,r2
81105544:	180b883a 	mov	r5,r3
81105548:	d9400015 	stw	r5,0(sp)
8110554c:	200f883a 	mov	r7,r4
81105550:	880d883a 	mov	r6,r17
81105554:	800b883a 	mov	r5,r16
81105558:	012044b4 	movhi	r4,33042
8110555c:	2128e204 	addi	r4,r4,-23672
81105560:	110801c0 	call	8110801c <printf>
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
 	        if (bSuccess){
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
81105564:	e0bf0c17 	ldw	r2,-976(fp)
81105568:	10800044 	addi	r2,r2,1
8110556c:	e0bf0c15 	stw	r2,-976(fp)
81105570:	e0bf0c17 	ldw	r2,-976(fp)
81105574:	10800308 	cmpgei	r2,r2,12
81105578:	1000021e 	bne	r2,zero,81105584 <sense_log+0x658>
8110557c:	e0bf0f17 	ldw	r2,-964(fp)
81105580:	103ecb1e 	bne	r2,zero,811050b0 <__reset+0xfb0e50b0>
 	                }else if (!SIG && !MSB){
 	                    fVol = -fRef*0.5;
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
81105584:	012044b4 	movhi	r4,33042
81105588:	2128eb04 	addi	r4,r4,-23636
8110558c:	11081380 	call	81108138 <puts>
 	        }else{
 	            printf("Error\r\n");
 	        }
 }
81105590:	00000306 	br	811055a0 <sense_log+0x674>
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
 	        }else{
 	            printf("Error\r\n");
81105594:	012044b4 	movhi	r4,33042
81105598:	2128ec04 	addi	r4,r4,-23632
8110559c:	11081380 	call	81108138 <puts>
 	        }
 }
811055a0:	0001883a 	nop
811055a4:	e6fffa04 	addi	sp,fp,-24
811055a8:	dfc00717 	ldw	ra,28(sp)
811055ac:	df000617 	ldw	fp,24(sp)
811055b0:	dd400517 	ldw	r21,20(sp)
811055b4:	dd000417 	ldw	r20,16(sp)
811055b8:	dcc00317 	ldw	r19,12(sp)
811055bc:	dc800217 	ldw	r18,8(sp)
811055c0:	dc400117 	ldw	r17,4(sp)
811055c4:	dc000017 	ldw	r16,0(sp)
811055c8:	dec00804 	addi	sp,sp,32
811055cc:	f800283a 	ret

811055d0 <main>:
bool TestDMA_M1_M2(void);
bool TestDMA_M2_M1(void);
bool Connection_Test_SpW(char c_SpwID, alt_u16 ui_minutos);

int main(void)
{
811055d0:	defffe04 	addi	sp,sp,-8
811055d4:	dfc00115 	stw	ra,4(sp)
811055d8:	df000015 	stw	fp,0(sp)
811055dc:	d839883a 	mov	fp,sp

  printf(" \n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
811055e0:	012044b4 	movhi	r4,33042
811055e4:	2129ae04 	addi	r4,r4,-22856
811055e8:	11081380 	call	81108138 <puts>

  //Configura Display de 7 segmentos
  SSDP_CONFIG(SSDP_NORMAL_MODE);
811055ec:	0009883a 	mov	r4,zero
811055f0:	11012f00 	call	811012f0 <SSDP_CONFIG>

  //TestLeds();
  //TestRTCC();
  //TestSinc();

  usleep(5*1000*1000);
811055f4:	01001334 	movhi	r4,76
811055f8:	2112d004 	addi	r4,r4,19264
811055fc:	1114ab80 	call	81114ab8 <usleep>
  sense_log();
81105600:	1104f2c0 	call	81104f2c <sense_log>
  
  LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_PAINEL_ALL_MASK);
81105604:	01400834 	movhi	r5,32
81105608:	297fffc4 	addi	r5,r5,-1
8110560c:	0009883a 	mov	r4,zero
81105610:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
  LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
81105614:	01400074 	movhi	r5,1
81105618:	01000044 	movi	r4,1
8110561c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
  LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_R_ALL_MASK);
81105620:	016aaa94 	movui	r5,43690
81105624:	01000044 	movi	r4,1
81105628:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
  //Connection_Test_SpW('A', 5);
  //Connection_Test_SpW('B', 5);
  //Connection_Test_SpW('C', 5);
  //Connection_Test_SpW('D', 5);
  Connection_Test_SpW('E', 5);
8110562c:	01400144 	movi	r5,5
81105630:	01001144 	movi	r4,69
81105634:	11063f40 	call	811063f4 <Connection_Test_SpW>
  //Connection_Test_SpW('F', 5);
  //Connection_Test_SpW('G', 5);
  Connection_Test_SpW('H', 5);
81105638:	01400144 	movi	r5,5
8110563c:	01001204 	movi	r4,72
81105640:	11063f40 	call	811063f4 <Connection_Test_SpW>
  LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_PAINEL_ALL_MASK);
81105644:	01400834 	movhi	r5,32
81105648:	297fffc4 	addi	r5,r5,-1
8110564c:	0009883a 	mov	r4,zero
81105650:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

  DemoMode();
81105654:	11056680 	call	81105668 <DemoMode>

	while(1){

			usleep(1000*1000);
81105658:	010003f4 	movhi	r4,15
8110565c:	21109004 	addi	r4,r4,16960
81105660:	1114ab80 	call	81114ab8 <usleep>

	}
81105664:	003ffc06 	br	81105658 <__reset+0xfb0e5658>

81105668 <DemoMode>:

  return 0;
}

void DemoMode(void){
81105668:	defffd04 	addi	sp,sp,-12
8110566c:	dfc00215 	stw	ra,8(sp)
81105670:	df000115 	stw	fp,4(sp)
81105674:	df000104 	addi	fp,sp,4

	alt_8 tempFPGA = 0;
81105678:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
8110567c:	e03fff45 	stb	zero,-3(fp)

	LEDS_BOARD_DRIVE(LEDS_OFF, LEDS_BOARD_ALL_MASK);
81105680:	01403fc4 	movi	r5,255
81105684:	0009883a 	mov	r4,zero
81105688:	11009b80 	call	811009b8 <LEDS_BOARD_DRIVE>

	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
8110568c:	01400074 	movhi	r5,1
81105690:	01000044 	movi	r4,1
81105694:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	while(1){

	TEMP_Read(&tempFPGA, &tempBoard);
81105698:	e0bfff44 	addi	r2,fp,-3
8110569c:	100b883a 	mov	r5,r2
811056a0:	e13fff04 	addi	r4,fp,-4
811056a4:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811056a8:	e0bfff03 	ldbu	r2,-4(fp)
811056ac:	10803fcc 	andi	r2,r2,255
811056b0:	1009883a 	mov	r4,r2
811056b4:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
811056b8:	01400044 	movi	r5,1
811056bc:	01000044 	movi	r4,1
811056c0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811056c4:	010003f4 	movhi	r4,15
811056c8:	21109004 	addi	r4,r4,16960
811056cc:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
811056d0:	01400044 	movi	r5,1
811056d4:	0009883a 	mov	r4,zero
811056d8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811056dc:	e0bfff44 	addi	r2,fp,-3
811056e0:	100b883a 	mov	r5,r2
811056e4:	e13fff04 	addi	r4,fp,-4
811056e8:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811056ec:	e0bfff03 	ldbu	r2,-4(fp)
811056f0:	10803fcc 	andi	r2,r2,255
811056f4:	1009883a 	mov	r4,r2
811056f8:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
811056fc:	01400084 	movi	r5,2
81105700:	01000044 	movi	r4,1
81105704:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105708:	010003f4 	movhi	r4,15
8110570c:	21109004 	addi	r4,r4,16960
81105710:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
81105714:	01400084 	movi	r5,2
81105718:	0009883a 	mov	r4,zero
8110571c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105720:	e0bfff44 	addi	r2,fp,-3
81105724:	100b883a 	mov	r5,r2
81105728:	e13fff04 	addi	r4,fp,-4
8110572c:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105730:	e0bfff03 	ldbu	r2,-4(fp)
81105734:	10803fcc 	andi	r2,r2,255
81105738:	1009883a 	mov	r4,r2
8110573c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
81105740:	01400104 	movi	r5,4
81105744:	01000044 	movi	r4,1
81105748:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
8110574c:	010003f4 	movhi	r4,15
81105750:	21109004 	addi	r4,r4,16960
81105754:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2G_MASK);
81105758:	01400104 	movi	r5,4
8110575c:	0009883a 	mov	r4,zero
81105760:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105764:	e0bfff44 	addi	r2,fp,-3
81105768:	100b883a 	mov	r5,r2
8110576c:	e13fff04 	addi	r4,fp,-4
81105770:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105774:	e0bfff03 	ldbu	r2,-4(fp)
81105778:	10803fcc 	andi	r2,r2,255
8110577c:	1009883a 	mov	r4,r2
81105780:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
81105784:	01400204 	movi	r5,8
81105788:	01000044 	movi	r4,1
8110578c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105790:	010003f4 	movhi	r4,15
81105794:	21109004 	addi	r4,r4,16960
81105798:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2R_MASK);
8110579c:	01400204 	movi	r5,8
811057a0:	0009883a 	mov	r4,zero
811057a4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811057a8:	e0bfff44 	addi	r2,fp,-3
811057ac:	100b883a 	mov	r5,r2
811057b0:	e13fff04 	addi	r4,fp,-4
811057b4:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811057b8:	e0bfff03 	ldbu	r2,-4(fp)
811057bc:	10803fcc 	andi	r2,r2,255
811057c0:	1009883a 	mov	r4,r2
811057c4:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
811057c8:	01400404 	movi	r5,16
811057cc:	01000044 	movi	r4,1
811057d0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811057d4:	010003f4 	movhi	r4,15
811057d8:	21109004 	addi	r4,r4,16960
811057dc:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3G_MASK);
811057e0:	01400404 	movi	r5,16
811057e4:	0009883a 	mov	r4,zero
811057e8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811057ec:	e0bfff44 	addi	r2,fp,-3
811057f0:	100b883a 	mov	r5,r2
811057f4:	e13fff04 	addi	r4,fp,-4
811057f8:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811057fc:	e0bfff03 	ldbu	r2,-4(fp)
81105800:	10803fcc 	andi	r2,r2,255
81105804:	1009883a 	mov	r4,r2
81105808:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
8110580c:	01400804 	movi	r5,32
81105810:	01000044 	movi	r4,1
81105814:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105818:	010003f4 	movhi	r4,15
8110581c:	21109004 	addi	r4,r4,16960
81105820:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3R_MASK);
81105824:	01400804 	movi	r5,32
81105828:	0009883a 	mov	r4,zero
8110582c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105830:	e0bfff44 	addi	r2,fp,-3
81105834:	100b883a 	mov	r5,r2
81105838:	e13fff04 	addi	r4,fp,-4
8110583c:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105840:	e0bfff03 	ldbu	r2,-4(fp)
81105844:	10803fcc 	andi	r2,r2,255
81105848:	1009883a 	mov	r4,r2
8110584c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
81105850:	01401004 	movi	r5,64
81105854:	01000044 	movi	r4,1
81105858:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
8110585c:	010003f4 	movhi	r4,15
81105860:	21109004 	addi	r4,r4,16960
81105864:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4G_MASK);
81105868:	01401004 	movi	r5,64
8110586c:	0009883a 	mov	r4,zero
81105870:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105874:	e0bfff44 	addi	r2,fp,-3
81105878:	100b883a 	mov	r5,r2
8110587c:	e13fff04 	addi	r4,fp,-4
81105880:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105884:	e0bfff03 	ldbu	r2,-4(fp)
81105888:	10803fcc 	andi	r2,r2,255
8110588c:	1009883a 	mov	r4,r2
81105890:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
81105894:	01402004 	movi	r5,128
81105898:	01000044 	movi	r4,1
8110589c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811058a0:	010003f4 	movhi	r4,15
811058a4:	21109004 	addi	r4,r4,16960
811058a8:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4R_MASK);
811058ac:	01402004 	movi	r5,128
811058b0:	0009883a 	mov	r4,zero
811058b4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811058b8:	e0bfff44 	addi	r2,fp,-3
811058bc:	100b883a 	mov	r5,r2
811058c0:	e13fff04 	addi	r4,fp,-4
811058c4:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811058c8:	e0bfff03 	ldbu	r2,-4(fp)
811058cc:	10803fcc 	andi	r2,r2,255
811058d0:	1009883a 	mov	r4,r2
811058d4:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
811058d8:	01404004 	movi	r5,256
811058dc:	01000044 	movi	r4,1
811058e0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811058e4:	010003f4 	movhi	r4,15
811058e8:	21109004 	addi	r4,r4,16960
811058ec:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5G_MASK);
811058f0:	01404004 	movi	r5,256
811058f4:	0009883a 	mov	r4,zero
811058f8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811058fc:	e0bfff44 	addi	r2,fp,-3
81105900:	100b883a 	mov	r5,r2
81105904:	e13fff04 	addi	r4,fp,-4
81105908:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110590c:	e0bfff03 	ldbu	r2,-4(fp)
81105910:	10803fcc 	andi	r2,r2,255
81105914:	1009883a 	mov	r4,r2
81105918:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
8110591c:	01408004 	movi	r5,512
81105920:	01000044 	movi	r4,1
81105924:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105928:	010003f4 	movhi	r4,15
8110592c:	21109004 	addi	r4,r4,16960
81105930:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5R_MASK);
81105934:	01408004 	movi	r5,512
81105938:	0009883a 	mov	r4,zero
8110593c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105940:	e0bfff44 	addi	r2,fp,-3
81105944:	100b883a 	mov	r5,r2
81105948:	e13fff04 	addi	r4,fp,-4
8110594c:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105950:	e0bfff03 	ldbu	r2,-4(fp)
81105954:	10803fcc 	andi	r2,r2,255
81105958:	1009883a 	mov	r4,r2
8110595c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
81105960:	01410004 	movi	r5,1024
81105964:	01000044 	movi	r4,1
81105968:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
8110596c:	010003f4 	movhi	r4,15
81105970:	21109004 	addi	r4,r4,16960
81105974:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6G_MASK);
81105978:	01410004 	movi	r5,1024
8110597c:	0009883a 	mov	r4,zero
81105980:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105984:	e0bfff44 	addi	r2,fp,-3
81105988:	100b883a 	mov	r5,r2
8110598c:	e13fff04 	addi	r4,fp,-4
81105990:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105994:	e0bfff03 	ldbu	r2,-4(fp)
81105998:	10803fcc 	andi	r2,r2,255
8110599c:	1009883a 	mov	r4,r2
811059a0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
811059a4:	01420004 	movi	r5,2048
811059a8:	01000044 	movi	r4,1
811059ac:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811059b0:	010003f4 	movhi	r4,15
811059b4:	21109004 	addi	r4,r4,16960
811059b8:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6R_MASK);
811059bc:	01420004 	movi	r5,2048
811059c0:	0009883a 	mov	r4,zero
811059c4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811059c8:	e0bfff44 	addi	r2,fp,-3
811059cc:	100b883a 	mov	r5,r2
811059d0:	e13fff04 	addi	r4,fp,-4
811059d4:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811059d8:	e0bfff03 	ldbu	r2,-4(fp)
811059dc:	10803fcc 	andi	r2,r2,255
811059e0:	1009883a 	mov	r4,r2
811059e4:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
811059e8:	01440004 	movi	r5,4096
811059ec:	01000044 	movi	r4,1
811059f0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811059f4:	010003f4 	movhi	r4,15
811059f8:	21109004 	addi	r4,r4,16960
811059fc:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7G_MASK);
81105a00:	01440004 	movi	r5,4096
81105a04:	0009883a 	mov	r4,zero
81105a08:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105a0c:	e0bfff44 	addi	r2,fp,-3
81105a10:	100b883a 	mov	r5,r2
81105a14:	e13fff04 	addi	r4,fp,-4
81105a18:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105a1c:	e0bfff03 	ldbu	r2,-4(fp)
81105a20:	10803fcc 	andi	r2,r2,255
81105a24:	1009883a 	mov	r4,r2
81105a28:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
81105a2c:	01480004 	movi	r5,8192
81105a30:	01000044 	movi	r4,1
81105a34:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105a38:	010003f4 	movhi	r4,15
81105a3c:	21109004 	addi	r4,r4,16960
81105a40:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7R_MASK);
81105a44:	01480004 	movi	r5,8192
81105a48:	0009883a 	mov	r4,zero
81105a4c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105a50:	e0bfff44 	addi	r2,fp,-3
81105a54:	100b883a 	mov	r5,r2
81105a58:	e13fff04 	addi	r4,fp,-4
81105a5c:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105a60:	e0bfff03 	ldbu	r2,-4(fp)
81105a64:	10803fcc 	andi	r2,r2,255
81105a68:	1009883a 	mov	r4,r2
81105a6c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81105a70:	01500004 	movi	r5,16384
81105a74:	01000044 	movi	r4,1
81105a78:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105a7c:	010003f4 	movhi	r4,15
81105a80:	21109004 	addi	r4,r4,16960
81105a84:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
81105a88:	01500004 	movi	r5,16384
81105a8c:	0009883a 	mov	r4,zero
81105a90:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105a94:	e0bfff44 	addi	r2,fp,-3
81105a98:	100b883a 	mov	r5,r2
81105a9c:	e13fff04 	addi	r4,fp,-4
81105aa0:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105aa4:	e0bfff03 	ldbu	r2,-4(fp)
81105aa8:	10803fcc 	andi	r2,r2,255
81105aac:	1009883a 	mov	r4,r2
81105ab0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81105ab4:	01600014 	movui	r5,32768
81105ab8:	01000044 	movi	r4,1
81105abc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105ac0:	010003f4 	movhi	r4,15
81105ac4:	21109004 	addi	r4,r4,16960
81105ac8:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
81105acc:	01600014 	movui	r5,32768
81105ad0:	0009883a 	mov	r4,zero
81105ad4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105ad8:	e0bfff44 	addi	r2,fp,-3
81105adc:	100b883a 	mov	r5,r2
81105ae0:	e13fff04 	addi	r4,fp,-4
81105ae4:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105ae8:	e0bfff03 	ldbu	r2,-4(fp)
81105aec:	10803fcc 	andi	r2,r2,255
81105af0:	1009883a 	mov	r4,r2
81105af4:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81105af8:	014000b4 	movhi	r5,2
81105afc:	01000044 	movi	r4,1
81105b00:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105b04:	010003f4 	movhi	r4,15
81105b08:	21109004 	addi	r4,r4,16960
81105b0c:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_1_MASK);
81105b10:	014000b4 	movhi	r5,2
81105b14:	0009883a 	mov	r4,zero
81105b18:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105b1c:	e0bfff44 	addi	r2,fp,-3
81105b20:	100b883a 	mov	r5,r2
81105b24:	e13fff04 	addi	r4,fp,-4
81105b28:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105b2c:	e0bfff03 	ldbu	r2,-4(fp)
81105b30:	10803fcc 	andi	r2,r2,255
81105b34:	1009883a 	mov	r4,r2
81105b38:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81105b3c:	01400134 	movhi	r5,4
81105b40:	01000044 	movi	r4,1
81105b44:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105b48:	010003f4 	movhi	r4,15
81105b4c:	21109004 	addi	r4,r4,16960
81105b50:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_2_MASK);
81105b54:	01400134 	movhi	r5,4
81105b58:	0009883a 	mov	r4,zero
81105b5c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105b60:	e0bfff44 	addi	r2,fp,-3
81105b64:	100b883a 	mov	r5,r2
81105b68:	e13fff04 	addi	r4,fp,-4
81105b6c:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105b70:	e0bfff03 	ldbu	r2,-4(fp)
81105b74:	10803fcc 	andi	r2,r2,255
81105b78:	1009883a 	mov	r4,r2
81105b7c:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81105b80:	01400234 	movhi	r5,8
81105b84:	01000044 	movi	r4,1
81105b88:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105b8c:	010003f4 	movhi	r4,15
81105b90:	21109004 	addi	r4,r4,16960
81105b94:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_3_MASK);
81105b98:	01400234 	movhi	r5,8
81105b9c:	0009883a 	mov	r4,zero
81105ba0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105ba4:	e0bfff44 	addi	r2,fp,-3
81105ba8:	100b883a 	mov	r5,r2
81105bac:	e13fff04 	addi	r4,fp,-4
81105bb0:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105bb4:	e0bfff03 	ldbu	r2,-4(fp)
81105bb8:	10803fcc 	andi	r2,r2,255
81105bbc:	1009883a 	mov	r4,r2
81105bc0:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
81105bc4:	01400434 	movhi	r5,16
81105bc8:	01000044 	movi	r4,1
81105bcc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105bd0:	010003f4 	movhi	r4,15
81105bd4:	21109004 	addi	r4,r4,16960
81105bd8:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_4_MASK);
81105bdc:	01400434 	movhi	r5,16
81105be0:	0009883a 	mov	r4,zero
81105be4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	}
81105be8:	003eab06 	br	81105698 <__reset+0xfb0e5698>

81105bec <TestRTCC>:
}

void TestRTCC (void){
81105bec:	defffb04 	addi	sp,sp,-20
81105bf0:	dfc00415 	stw	ra,16(sp)
81105bf4:	df000315 	stw	fp,12(sp)
81105bf8:	df000304 	addi	fp,sp,12

	bool bPass = FALSE;
81105bfc:	e03ffd15 	stw	zero,-12(fp)
	alt_u8 uc_EUI48_array[6];

	alt_8 tempFPGA = 0;
81105c00:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
81105c04:	e03fffc5 	stb	zero,-1(fp)

	   while(1){
		TEMP_Read(&tempFPGA, &tempBoard);
81105c08:	e0ffffc4 	addi	r3,fp,-1
81105c0c:	e0bfff84 	addi	r2,fp,-2
81105c10:	180b883a 	mov	r5,r3
81105c14:	1009883a 	mov	r4,r2
81105c18:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81105c1c:	e0bfff83 	ldbu	r2,-2(fp)
81105c20:	10803fcc 	andi	r2,r2,255
81105c24:	1009883a 	mov	r4,r2
81105c28:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81105c2c:	010003f4 	movhi	r4,15
81105c30:	21109004 	addi	r4,r4,16960
81105c34:	1114ab80 	call	81114ab8 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81105c38:	e0ffffc4 	addi	r3,fp,-1
81105c3c:	e0bfff84 	addi	r2,fp,-2
81105c40:	180b883a 	mov	r5,r3
81105c44:	1009883a 	mov	r4,r2
81105c48:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81105c4c:	e0bfff83 	ldbu	r2,-2(fp)
81105c50:	10803fcc 	andi	r2,r2,255
81105c54:	1009883a 	mov	r4,r2
81105c58:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81105c5c:	010003f4 	movhi	r4,15
81105c60:	21109004 	addi	r4,r4,16960
81105c64:	1114ab80 	call	81114ab8 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81105c68:	e0ffffc4 	addi	r3,fp,-1
81105c6c:	e0bfff84 	addi	r2,fp,-2
81105c70:	180b883a 	mov	r5,r3
81105c74:	1009883a 	mov	r4,r2
81105c78:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81105c7c:	e0bfff83 	ldbu	r2,-2(fp)
81105c80:	10803fcc 	andi	r2,r2,255
81105c84:	1009883a 	mov	r4,r2
81105c88:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81105c8c:	010003f4 	movhi	r4,15
81105c90:	21109004 	addi	r4,r4,16960
81105c94:	1114ab80 	call	81114ab8 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81105c98:	e0ffffc4 	addi	r3,fp,-1
81105c9c:	e0bfff84 	addi	r2,fp,-2
81105ca0:	180b883a 	mov	r5,r3
81105ca4:	1009883a 	mov	r4,r2
81105ca8:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81105cac:	e0bfff83 	ldbu	r2,-2(fp)
81105cb0:	10803fcc 	andi	r2,r2,255
81105cb4:	1009883a 	mov	r4,r2
81105cb8:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81105cbc:	010003f4 	movhi	r4,15
81105cc0:	21109004 	addi	r4,r4,16960
81105cc4:	1114ab80 	call	81114ab8 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
81105cc8:	e0ffffc4 	addi	r3,fp,-1
81105ccc:	e0bfff84 	addi	r2,fp,-2
81105cd0:	180b883a 	mov	r5,r3
81105cd4:	1009883a 	mov	r4,r2
81105cd8:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81105cdc:	e0bfff83 	ldbu	r2,-2(fp)
81105ce0:	10803fcc 	andi	r2,r2,255
81105ce4:	1009883a 	mov	r4,r2
81105ce8:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81105cec:	010003f4 	movhi	r4,15
81105cf0:	21109004 	addi	r4,r4,16960
81105cf4:	1114ab80 	call	81114ab8 <usleep>

		bPass = RTCC_SPI_R_MAC(uc_EUI48_array);
81105cf8:	e0bffe04 	addi	r2,fp,-8
81105cfc:	1009883a 	mov	r4,r2
81105d00:	11011880 	call	81101188 <RTCC_SPI_R_MAC>
81105d04:	e0bffd15 	stw	r2,-12(fp)

		if (bPass) {
81105d08:	e0bffd17 	ldw	r2,-12(fp)
81105d0c:	10000426 	beq	r2,zero,81105d20 <TestRTCC+0x134>
			printf("RTCC Test Succeeded!\n");
81105d10:	012044b4 	movhi	r4,33042
81105d14:	2129bc04 	addi	r4,r4,-22800
81105d18:	11081380 	call	81108138 <puts>
81105d1c:	003fba06 	br	81105c08 <__reset+0xfb0e5c08>
		} else {
			printf("RTCC Test Failed!\n");
81105d20:	012044b4 	movhi	r4,33042
81105d24:	2129c204 	addi	r4,r4,-22776
81105d28:	11081380 	call	81108138 <puts>
		}

	  }
81105d2c:	003fb606 	br	81105c08 <__reset+0xfb0e5c08>

81105d30 <TestSinc>:

}

void TestSinc (void){
81105d30:	defffa04 	addi	sp,sp,-24
81105d34:	dfc00515 	stw	ra,20(sp)
81105d38:	df000415 	stw	fp,16(sp)
81105d3c:	df000404 	addi	fp,sp,16

	alt_u8 uc_sinc_in = 0;
81105d40:	e03ffd05 	stb	zero,-12(fp)

	alt_8 tempFPGA = 0;
81105d44:	e03fff45 	stb	zero,-3(fp)
	alt_8 tempBoard = 0;
81105d48:	e03fff85 	stb	zero,-2(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81105d4c:	d0a03c17 	ldw	r2,-32528(gp)
	alt_u32 State = alt_nticks();
81105d50:	e0bffc15 	stw	r2,-16(fp)
	alt_u32 x = 0;
81105d54:	e03ffe15 	stw	zero,-8(fp)
	alt_u8 SincValue = 0;
81105d58:	e03fff05 	stb	zero,-4(fp)

	while (1){

		TEMP_Read(&tempFPGA, &tempBoard);
81105d5c:	e0ffff84 	addi	r3,fp,-2
81105d60:	e0bfff44 	addi	r2,fp,-3
81105d64:	180b883a 	mov	r5,r3
81105d68:	1009883a 	mov	r4,r2
81105d6c:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81105d70:	e0bfff43 	ldbu	r2,-3(fp)
81105d74:	10803fcc 	andi	r2,r2,255
81105d78:	1009883a 	mov	r4,r2
81105d7c:	11013b80 	call	811013b8 <SSDP_UPDATE>

		//RNG - XorShift32
		x = State;
81105d80:	e0bffc17 	ldw	r2,-16(fp)
81105d84:	e0bffe15 	stw	r2,-8(fp)
		x ^= x << 13;
81105d88:	e0bffe17 	ldw	r2,-8(fp)
81105d8c:	1004937a 	slli	r2,r2,13
81105d90:	e0fffe17 	ldw	r3,-8(fp)
81105d94:	1884f03a 	xor	r2,r3,r2
81105d98:	e0bffe15 	stw	r2,-8(fp)
		x ^= x >> 17;
81105d9c:	e0bffe17 	ldw	r2,-8(fp)
81105da0:	1004d47a 	srli	r2,r2,17
81105da4:	e0fffe17 	ldw	r3,-8(fp)
81105da8:	1884f03a 	xor	r2,r3,r2
81105dac:	e0bffe15 	stw	r2,-8(fp)
		x ^= x << 5;
81105db0:	e0bffe17 	ldw	r2,-8(fp)
81105db4:	1004917a 	slli	r2,r2,5
81105db8:	e0fffe17 	ldw	r3,-8(fp)
81105dbc:	1884f03a 	xor	r2,r3,r2
81105dc0:	e0bffe15 	stw	r2,-8(fp)
		State = x;
81105dc4:	e0bffe17 	ldw	r2,-8(fp)
81105dc8:	e0bffc15 	stw	r2,-16(fp)

		//Informao do Sinc  se o valor  par ou mpar
		SincValue = (alt_u8)(State & 0x00000001);
81105dcc:	e0bffc17 	ldw	r2,-16(fp)
81105dd0:	1080004c 	andi	r2,r2,1
81105dd4:	e0bfff05 	stb	r2,-4(fp)

		IOWR_ALTERA_AVALON_PIO_DATA(SINC_OUT_BASE, SincValue);
81105dd8:	e0ffff03 	ldbu	r3,-4(fp)
81105ddc:	00a00034 	movhi	r2,32768
81105de0:	10801404 	addi	r2,r2,80
81105de4:	10c00035 	stwio	r3,0(r2)
		usleep(1000*1000);
81105de8:	010003f4 	movhi	r4,15
81105dec:	21109004 	addi	r4,r4,16960
81105df0:	1114ab80 	call	81114ab8 <usleep>

		uc_sinc_in = (IORD_ALTERA_AVALON_PIO_DATA(SINC_IN_BASE) & 0x01);
81105df4:	00a00034 	movhi	r2,32768
81105df8:	10801004 	addi	r2,r2,64
81105dfc:	10800037 	ldwio	r2,0(r2)
81105e00:	1080004c 	andi	r2,r2,1
81105e04:	e0bffd05 	stb	r2,-12(fp)
		if (uc_sinc_in == SincValue) {
81105e08:	e0fffd03 	ldbu	r3,-12(fp)
81105e0c:	e0bfff03 	ldbu	r2,-4(fp)
81105e10:	1880061e 	bne	r3,r2,81105e2c <TestSinc+0xfc>
			printf("Success, Value: %d\n", SincValue);
81105e14:	e0bfff03 	ldbu	r2,-4(fp)
81105e18:	100b883a 	mov	r5,r2
81105e1c:	012044b4 	movhi	r4,33042
81105e20:	2129c704 	addi	r4,r4,-22756
81105e24:	110801c0 	call	8110801c <printf>
81105e28:	003fcc06 	br	81105d5c <__reset+0xfb0e5d5c>
		} else {
			printf("Failure, Value: %d\n", SincValue);
81105e2c:	e0bfff03 	ldbu	r2,-4(fp)
81105e30:	100b883a 	mov	r5,r2
81105e34:	012044b4 	movhi	r4,33042
81105e38:	2129cc04 	addi	r4,r4,-22736
81105e3c:	110801c0 	call	8110801c <printf>
		}
	}
81105e40:	003fc606 	br	81105d5c <__reset+0xfb0e5d5c>

81105e44 <TestLeds>:

}

void TestLeds (void){
81105e44:	defffd04 	addi	sp,sp,-12
81105e48:	dfc00215 	stw	ra,8(sp)
81105e4c:	df000115 	stw	fp,4(sp)
81105e50:	df000104 	addi	fp,sp,4

	alt_8 tempFPGA = 0;
81105e54:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
81105e58:	e03fff45 	stb	zero,-3(fp)

	while(1){

	TEMP_Read(&tempFPGA, &tempBoard);
81105e5c:	e0bfff44 	addi	r2,fp,-3
81105e60:	100b883a 	mov	r5,r2
81105e64:	e13fff04 	addi	r4,fp,-4
81105e68:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105e6c:	e0bfff03 	ldbu	r2,-4(fp)
81105e70:	10803fcc 	andi	r2,r2,255
81105e74:	1009883a 	mov	r4,r2
81105e78:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81105e7c:	01400044 	movi	r5,1
81105e80:	01000044 	movi	r4,1
81105e84:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105e88:	010003f4 	movhi	r4,15
81105e8c:	21109004 	addi	r4,r4,16960
81105e90:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
81105e94:	01400044 	movi	r5,1
81105e98:	0009883a 	mov	r4,zero
81105e9c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105ea0:	e0bfff44 	addi	r2,fp,-3
81105ea4:	100b883a 	mov	r5,r2
81105ea8:	e13fff04 	addi	r4,fp,-4
81105eac:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105eb0:	e0bfff03 	ldbu	r2,-4(fp)
81105eb4:	10803fcc 	andi	r2,r2,255
81105eb8:	1009883a 	mov	r4,r2
81105ebc:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81105ec0:	01400084 	movi	r5,2
81105ec4:	01000044 	movi	r4,1
81105ec8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105ecc:	010003f4 	movhi	r4,15
81105ed0:	21109004 	addi	r4,r4,16960
81105ed4:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
81105ed8:	01400084 	movi	r5,2
81105edc:	0009883a 	mov	r4,zero
81105ee0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105ee4:	e0bfff44 	addi	r2,fp,-3
81105ee8:	100b883a 	mov	r5,r2
81105eec:	e13fff04 	addi	r4,fp,-4
81105ef0:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105ef4:	e0bfff03 	ldbu	r2,-4(fp)
81105ef8:	10803fcc 	andi	r2,r2,255
81105efc:	1009883a 	mov	r4,r2
81105f00:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
81105f04:	01400104 	movi	r5,4
81105f08:	01000044 	movi	r4,1
81105f0c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105f10:	010003f4 	movhi	r4,15
81105f14:	21109004 	addi	r4,r4,16960
81105f18:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2G_MASK);
81105f1c:	01400104 	movi	r5,4
81105f20:	0009883a 	mov	r4,zero
81105f24:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105f28:	e0bfff44 	addi	r2,fp,-3
81105f2c:	100b883a 	mov	r5,r2
81105f30:	e13fff04 	addi	r4,fp,-4
81105f34:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105f38:	e0bfff03 	ldbu	r2,-4(fp)
81105f3c:	10803fcc 	andi	r2,r2,255
81105f40:	1009883a 	mov	r4,r2
81105f44:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
81105f48:	01400204 	movi	r5,8
81105f4c:	01000044 	movi	r4,1
81105f50:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105f54:	010003f4 	movhi	r4,15
81105f58:	21109004 	addi	r4,r4,16960
81105f5c:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2R_MASK);
81105f60:	01400204 	movi	r5,8
81105f64:	0009883a 	mov	r4,zero
81105f68:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105f6c:	e0bfff44 	addi	r2,fp,-3
81105f70:	100b883a 	mov	r5,r2
81105f74:	e13fff04 	addi	r4,fp,-4
81105f78:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105f7c:	e0bfff03 	ldbu	r2,-4(fp)
81105f80:	10803fcc 	andi	r2,r2,255
81105f84:	1009883a 	mov	r4,r2
81105f88:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
81105f8c:	01400404 	movi	r5,16
81105f90:	01000044 	movi	r4,1
81105f94:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105f98:	010003f4 	movhi	r4,15
81105f9c:	21109004 	addi	r4,r4,16960
81105fa0:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3G_MASK);
81105fa4:	01400404 	movi	r5,16
81105fa8:	0009883a 	mov	r4,zero
81105fac:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105fb0:	e0bfff44 	addi	r2,fp,-3
81105fb4:	100b883a 	mov	r5,r2
81105fb8:	e13fff04 	addi	r4,fp,-4
81105fbc:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81105fc0:	e0bfff03 	ldbu	r2,-4(fp)
81105fc4:	10803fcc 	andi	r2,r2,255
81105fc8:	1009883a 	mov	r4,r2
81105fcc:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
81105fd0:	01400804 	movi	r5,32
81105fd4:	01000044 	movi	r4,1
81105fd8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81105fdc:	010003f4 	movhi	r4,15
81105fe0:	21109004 	addi	r4,r4,16960
81105fe4:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3R_MASK);
81105fe8:	01400804 	movi	r5,32
81105fec:	0009883a 	mov	r4,zero
81105ff0:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81105ff4:	e0bfff44 	addi	r2,fp,-3
81105ff8:	100b883a 	mov	r5,r2
81105ffc:	e13fff04 	addi	r4,fp,-4
81106000:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106004:	e0bfff03 	ldbu	r2,-4(fp)
81106008:	10803fcc 	andi	r2,r2,255
8110600c:	1009883a 	mov	r4,r2
81106010:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
81106014:	01401004 	movi	r5,64
81106018:	01000044 	movi	r4,1
8110601c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106020:	010003f4 	movhi	r4,15
81106024:	21109004 	addi	r4,r4,16960
81106028:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4G_MASK);
8110602c:	01401004 	movi	r5,64
81106030:	0009883a 	mov	r4,zero
81106034:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106038:	e0bfff44 	addi	r2,fp,-3
8110603c:	100b883a 	mov	r5,r2
81106040:	e13fff04 	addi	r4,fp,-4
81106044:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106048:	e0bfff03 	ldbu	r2,-4(fp)
8110604c:	10803fcc 	andi	r2,r2,255
81106050:	1009883a 	mov	r4,r2
81106054:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
81106058:	01402004 	movi	r5,128
8110605c:	01000044 	movi	r4,1
81106060:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106064:	010003f4 	movhi	r4,15
81106068:	21109004 	addi	r4,r4,16960
8110606c:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4R_MASK);
81106070:	01402004 	movi	r5,128
81106074:	0009883a 	mov	r4,zero
81106078:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
8110607c:	e0bfff44 	addi	r2,fp,-3
81106080:	100b883a 	mov	r5,r2
81106084:	e13fff04 	addi	r4,fp,-4
81106088:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110608c:	e0bfff03 	ldbu	r2,-4(fp)
81106090:	10803fcc 	andi	r2,r2,255
81106094:	1009883a 	mov	r4,r2
81106098:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
8110609c:	01404004 	movi	r5,256
811060a0:	01000044 	movi	r4,1
811060a4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811060a8:	010003f4 	movhi	r4,15
811060ac:	21109004 	addi	r4,r4,16960
811060b0:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5G_MASK);
811060b4:	01404004 	movi	r5,256
811060b8:	0009883a 	mov	r4,zero
811060bc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811060c0:	e0bfff44 	addi	r2,fp,-3
811060c4:	100b883a 	mov	r5,r2
811060c8:	e13fff04 	addi	r4,fp,-4
811060cc:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811060d0:	e0bfff03 	ldbu	r2,-4(fp)
811060d4:	10803fcc 	andi	r2,r2,255
811060d8:	1009883a 	mov	r4,r2
811060dc:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
811060e0:	01408004 	movi	r5,512
811060e4:	01000044 	movi	r4,1
811060e8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811060ec:	010003f4 	movhi	r4,15
811060f0:	21109004 	addi	r4,r4,16960
811060f4:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5R_MASK);
811060f8:	01408004 	movi	r5,512
811060fc:	0009883a 	mov	r4,zero
81106100:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106104:	e0bfff44 	addi	r2,fp,-3
81106108:	100b883a 	mov	r5,r2
8110610c:	e13fff04 	addi	r4,fp,-4
81106110:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106114:	e0bfff03 	ldbu	r2,-4(fp)
81106118:	10803fcc 	andi	r2,r2,255
8110611c:	1009883a 	mov	r4,r2
81106120:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
81106124:	01410004 	movi	r5,1024
81106128:	01000044 	movi	r4,1
8110612c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106130:	010003f4 	movhi	r4,15
81106134:	21109004 	addi	r4,r4,16960
81106138:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6G_MASK);
8110613c:	01410004 	movi	r5,1024
81106140:	0009883a 	mov	r4,zero
81106144:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106148:	e0bfff44 	addi	r2,fp,-3
8110614c:	100b883a 	mov	r5,r2
81106150:	e13fff04 	addi	r4,fp,-4
81106154:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106158:	e0bfff03 	ldbu	r2,-4(fp)
8110615c:	10803fcc 	andi	r2,r2,255
81106160:	1009883a 	mov	r4,r2
81106164:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
81106168:	01420004 	movi	r5,2048
8110616c:	01000044 	movi	r4,1
81106170:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106174:	010003f4 	movhi	r4,15
81106178:	21109004 	addi	r4,r4,16960
8110617c:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6R_MASK);
81106180:	01420004 	movi	r5,2048
81106184:	0009883a 	mov	r4,zero
81106188:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
8110618c:	e0bfff44 	addi	r2,fp,-3
81106190:	100b883a 	mov	r5,r2
81106194:	e13fff04 	addi	r4,fp,-4
81106198:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
8110619c:	e0bfff03 	ldbu	r2,-4(fp)
811061a0:	10803fcc 	andi	r2,r2,255
811061a4:	1009883a 	mov	r4,r2
811061a8:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
811061ac:	01440004 	movi	r5,4096
811061b0:	01000044 	movi	r4,1
811061b4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811061b8:	010003f4 	movhi	r4,15
811061bc:	21109004 	addi	r4,r4,16960
811061c0:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7G_MASK);
811061c4:	01440004 	movi	r5,4096
811061c8:	0009883a 	mov	r4,zero
811061cc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811061d0:	e0bfff44 	addi	r2,fp,-3
811061d4:	100b883a 	mov	r5,r2
811061d8:	e13fff04 	addi	r4,fp,-4
811061dc:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811061e0:	e0bfff03 	ldbu	r2,-4(fp)
811061e4:	10803fcc 	andi	r2,r2,255
811061e8:	1009883a 	mov	r4,r2
811061ec:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
811061f0:	01480004 	movi	r5,8192
811061f4:	01000044 	movi	r4,1
811061f8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811061fc:	010003f4 	movhi	r4,15
81106200:	21109004 	addi	r4,r4,16960
81106204:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7R_MASK);
81106208:	01480004 	movi	r5,8192
8110620c:	0009883a 	mov	r4,zero
81106210:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106214:	e0bfff44 	addi	r2,fp,-3
81106218:	100b883a 	mov	r5,r2
8110621c:	e13fff04 	addi	r4,fp,-4
81106220:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106224:	e0bfff03 	ldbu	r2,-4(fp)
81106228:	10803fcc 	andi	r2,r2,255
8110622c:	1009883a 	mov	r4,r2
81106230:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81106234:	01500004 	movi	r5,16384
81106238:	01000044 	movi	r4,1
8110623c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106240:	010003f4 	movhi	r4,15
81106244:	21109004 	addi	r4,r4,16960
81106248:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
8110624c:	01500004 	movi	r5,16384
81106250:	0009883a 	mov	r4,zero
81106254:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106258:	e0bfff44 	addi	r2,fp,-3
8110625c:	100b883a 	mov	r5,r2
81106260:	e13fff04 	addi	r4,fp,-4
81106264:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106268:	e0bfff03 	ldbu	r2,-4(fp)
8110626c:	10803fcc 	andi	r2,r2,255
81106270:	1009883a 	mov	r4,r2
81106274:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81106278:	01600014 	movui	r5,32768
8110627c:	01000044 	movi	r4,1
81106280:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106284:	010003f4 	movhi	r4,15
81106288:	21109004 	addi	r4,r4,16960
8110628c:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
81106290:	01600014 	movui	r5,32768
81106294:	0009883a 	mov	r4,zero
81106298:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
8110629c:	e0bfff44 	addi	r2,fp,-3
811062a0:	100b883a 	mov	r5,r2
811062a4:	e13fff04 	addi	r4,fp,-4
811062a8:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811062ac:	e0bfff03 	ldbu	r2,-4(fp)
811062b0:	10803fcc 	andi	r2,r2,255
811062b4:	1009883a 	mov	r4,r2
811062b8:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
811062bc:	01400074 	movhi	r5,1
811062c0:	01000044 	movi	r4,1
811062c4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811062c8:	010003f4 	movhi	r4,15
811062cc:	21109004 	addi	r4,r4,16960
811062d0:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_POWER_MASK);
811062d4:	01400074 	movhi	r5,1
811062d8:	0009883a 	mov	r4,zero
811062dc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811062e0:	e0bfff44 	addi	r2,fp,-3
811062e4:	100b883a 	mov	r5,r2
811062e8:	e13fff04 	addi	r4,fp,-4
811062ec:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811062f0:	e0bfff03 	ldbu	r2,-4(fp)
811062f4:	10803fcc 	andi	r2,r2,255
811062f8:	1009883a 	mov	r4,r2
811062fc:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81106300:	014000b4 	movhi	r5,2
81106304:	01000044 	movi	r4,1
81106308:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
8110630c:	010003f4 	movhi	r4,15
81106310:	21109004 	addi	r4,r4,16960
81106314:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_1_MASK);
81106318:	014000b4 	movhi	r5,2
8110631c:	0009883a 	mov	r4,zero
81106320:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106324:	e0bfff44 	addi	r2,fp,-3
81106328:	100b883a 	mov	r5,r2
8110632c:	e13fff04 	addi	r4,fp,-4
81106330:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106334:	e0bfff03 	ldbu	r2,-4(fp)
81106338:	10803fcc 	andi	r2,r2,255
8110633c:	1009883a 	mov	r4,r2
81106340:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81106344:	01400134 	movhi	r5,4
81106348:	01000044 	movi	r4,1
8110634c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106350:	010003f4 	movhi	r4,15
81106354:	21109004 	addi	r4,r4,16960
81106358:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_2_MASK);
8110635c:	01400134 	movhi	r5,4
81106360:	0009883a 	mov	r4,zero
81106364:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
81106368:	e0bfff44 	addi	r2,fp,-3
8110636c:	100b883a 	mov	r5,r2
81106370:	e13fff04 	addi	r4,fp,-4
81106374:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81106378:	e0bfff03 	ldbu	r2,-4(fp)
8110637c:	10803fcc 	andi	r2,r2,255
81106380:	1009883a 	mov	r4,r2
81106384:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81106388:	01400234 	movhi	r5,8
8110638c:	01000044 	movi	r4,1
81106390:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
81106394:	010003f4 	movhi	r4,15
81106398:	21109004 	addi	r4,r4,16960
8110639c:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_3_MASK);
811063a0:	01400234 	movhi	r5,8
811063a4:	0009883a 	mov	r4,zero
811063a8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
811063ac:	e0bfff44 	addi	r2,fp,-3
811063b0:	100b883a 	mov	r5,r2
811063b4:	e13fff04 	addi	r4,fp,-4
811063b8:	1104dfc0 	call	81104dfc <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
811063bc:	e0bfff03 	ldbu	r2,-4(fp)
811063c0:	10803fcc 	andi	r2,r2,255
811063c4:	1009883a 	mov	r4,r2
811063c8:	11013b80 	call	811013b8 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
811063cc:	01400434 	movhi	r5,16
811063d0:	01000044 	movi	r4,1
811063d4:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
811063d8:	010003f4 	movhi	r4,15
811063dc:	21109004 	addi	r4,r4,16960
811063e0:	1114ab80 	call	81114ab8 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_4_MASK);
811063e4:	01400434 	movhi	r5,16
811063e8:	0009883a 	mov	r4,zero
811063ec:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	}
811063f0:	003e9a06 	br	81105e5c <__reset+0xfb0e5e5c>

811063f4 <Connection_Test_SpW>:

  return TRUE;
}
*/

bool Connection_Test_SpW(char c_SpwID, alt_u16 ui_minutos){
811063f4:	defff704 	addi	sp,sp,-36
811063f8:	dfc00815 	stw	ra,32(sp)
811063fc:	df000715 	stw	fp,28(sp)
81106400:	df000704 	addi	fp,sp,28
81106404:	2007883a 	mov	r3,r4
81106408:	2805883a 	mov	r2,r5
8110640c:	e0fffe05 	stb	r3,-8(fp)
81106410:	e0bfff0d 	sth	r2,-4(fp)
	bool bPass = FALSE;
81106414:	e03ff915 	stw	zero,-28(fp)
	
	alt_u32 ui_leds_mask_r = 0;
81106418:	e03ffa15 	stw	zero,-24(fp)
	alt_u32 ui_leds_mask_g = 0;
8110641c:	e03ffb15 	stw	zero,-20(fp)
	switch (c_SpwID){
81106420:	e0bffe07 	ldb	r2,-8(fp)
81106424:	10bfefc4 	addi	r2,r2,-65
81106428:	10c00228 	cmpgeui	r3,r2,8
8110642c:	1800361e 	bne	r3,zero,81106508 <Connection_Test_SpW+0x114>
81106430:	100690ba 	slli	r3,r2,2
81106434:	00a04434 	movhi	r2,33040
81106438:	10991204 	addi	r2,r2,25672
8110643c:	1885883a 	add	r2,r3,r2
81106440:	10800017 	ldw	r2,0(r2)
81106444:	1000683a 	jmp	r2
81106448:	81106468 	cmpgeui	r4,r16,16785
8110644c:	8110647c 	xorhi	r4,r16,16785
81106450:	81106490 	cmplti	r4,r16,16786
81106454:	811064a4 	muli	r4,r16,16786
81106458:	811064b8 	rdprs	r4,r16,16786
8110645c:	811064cc 	andi	r4,r16,16787
81106460:	811064e0 	cmpeqi	r4,r16,16787
81106464:	811064f4 	orhi	r4,r16,16787
		case 'A':
			ui_leds_mask_r = LEDS_1R_MASK;
81106468:	00800084 	movi	r2,2
8110646c:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_1G_MASK;
81106470:	00800044 	movi	r2,1
81106474:	e0bffb15 	stw	r2,-20(fp)
		break;
81106478:	00002306 	br	81106508 <Connection_Test_SpW+0x114>
		case 'B':
			ui_leds_mask_r = LEDS_2R_MASK;
8110647c:	00800204 	movi	r2,8
81106480:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_2G_MASK;
81106484:	00800104 	movi	r2,4
81106488:	e0bffb15 	stw	r2,-20(fp)
		break;
8110648c:	00001e06 	br	81106508 <Connection_Test_SpW+0x114>
		case 'C':
			ui_leds_mask_r = LEDS_3R_MASK;
81106490:	00800804 	movi	r2,32
81106494:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_3G_MASK;
81106498:	00800404 	movi	r2,16
8110649c:	e0bffb15 	stw	r2,-20(fp)
		break;
811064a0:	00001906 	br	81106508 <Connection_Test_SpW+0x114>
		case 'D':
			ui_leds_mask_r = LEDS_4R_MASK;
811064a4:	00802004 	movi	r2,128
811064a8:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_4G_MASK;
811064ac:	00801004 	movi	r2,64
811064b0:	e0bffb15 	stw	r2,-20(fp)
		break;
811064b4:	00001406 	br	81106508 <Connection_Test_SpW+0x114>
		case 'E':
			ui_leds_mask_r = LEDS_5R_MASK;
811064b8:	00808004 	movi	r2,512
811064bc:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_5G_MASK;
811064c0:	00804004 	movi	r2,256
811064c4:	e0bffb15 	stw	r2,-20(fp)
		break;
811064c8:	00000f06 	br	81106508 <Connection_Test_SpW+0x114>
		case 'F':
			ui_leds_mask_r = LEDS_6R_MASK;
811064cc:	00820004 	movi	r2,2048
811064d0:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_6G_MASK;
811064d4:	00810004 	movi	r2,1024
811064d8:	e0bffb15 	stw	r2,-20(fp)
		break;
811064dc:	00000a06 	br	81106508 <Connection_Test_SpW+0x114>
		case 'G':
			ui_leds_mask_r = LEDS_7R_MASK;
811064e0:	00880004 	movi	r2,8192
811064e4:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_7G_MASK;
811064e8:	00840004 	movi	r2,4096
811064ec:	e0bffb15 	stw	r2,-20(fp)
		break;
811064f0:	00000506 	br	81106508 <Connection_Test_SpW+0x114>
		case 'H':
			ui_leds_mask_r = LEDS_8R_MASK;
811064f4:	00a00014 	movui	r2,32768
811064f8:	e0bffa15 	stw	r2,-24(fp)
			ui_leds_mask_g = LEDS_8G_MASK;
811064fc:	00900004 	movi	r2,16384
81106500:	e0bffb15 	stw	r2,-20(fp)
		break;
81106504:	0001883a 	nop
	}

	// Configura COMM
		// Reseta TX e RX Fifo
	v_Transparent_Interface_RX_FIFO_Reset(c_SpwID);
81106508:	e0bffe07 	ldb	r2,-8(fp)
8110650c:	1009883a 	mov	r4,r2
81106510:	1102bb80 	call	81102bb8 <v_Transparent_Interface_RX_FIFO_Reset>
	v_Transparent_Interface_TX_FIFO_Reset(c_SpwID);
81106514:	e0bffe07 	ldb	r2,-8(fp)
81106518:	1009883a 	mov	r4,r2
8110651c:	1102c540 	call	81102c54 <v_Transparent_Interface_TX_FIFO_Reset>
	printf("Fifos da interface transparente resetados\n");
81106520:	012044b4 	movhi	r4,33042
81106524:	2129d104 	addi	r4,r4,-22716
81106528:	11081380 	call	81108138 <puts>
		// Habilita a Interface Transparente
	v_Transparent_Interface_Enable_Control(c_SpwID, TRAN_REG_SET, TRAN_INTERFACE_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_TX_ENABLE_CONTROL_BIT_MASK);
8110652c:	e0bffe07 	ldb	r2,-8(fp)
81106530:	01814004 	movi	r6,1280
81106534:	01400044 	movi	r5,1
81106538:	1009883a 	mov	r4,r2
8110653c:	11026040 	call	81102604 <v_Transparent_Interface_Enable_Control>
	printf("Interface Transparente Habilitada\n");
81106540:	012044b4 	movhi	r4,33042
81106544:	2129dc04 	addi	r4,r4,-22672
81106548:	11081380 	call	81108138 <puts>
		// Reseta Codec
	v_SpaceWire_Interface_Force_Reset(c_SpwID);
8110654c:	e0bffe07 	ldb	r2,-8(fp)
81106550:	1009883a 	mov	r4,r2
81106554:	1101ae00 	call	81101ae0 <v_SpaceWire_Interface_Force_Reset>
	printf("Codec Resetado\n");
81106558:	012044b4 	movhi	r4,33042
8110655c:	2129e504 	addi	r4,r4,-22636
81106560:	11081380 	call	81108138 <puts>
		// Habilita a Interface SpaceWire
	b_SpaceWire_Interface_Enable_Control(c_SpwID, SPWC_REG_SET, SPWC_CODEC_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_TX_ENABLE_CONTROL_BIT_MASK);
81106564:	e0bffe07 	ldb	r2,-8(fp)
81106568:	01814004 	movi	r6,1280
8110656c:	01400044 	movi	r5,1
81106570:	1009883a 	mov	r4,r2
81106574:	11017180 	call	81101718 <b_SpaceWire_Interface_Enable_Control>
	printf("Interface SpaceWire Habilitado\n");
81106578:	012044b4 	movhi	r4,33042
8110657c:	2129e904 	addi	r4,r4,-22620
81106580:	11081380 	call	81108138 <puts>
		// Coloca Codec no modo Normal
	b_SpaceWire_Interface_Mode_Control(c_SpwID, SPWC_INTERFACE_NORMAL_MODE);
81106584:	e0bffe07 	ldb	r2,-8(fp)
81106588:	000b883a 	mov	r5,zero
8110658c:	1009883a 	mov	r4,r2
81106590:	110190c0 	call	8110190c <b_SpaceWire_Interface_Mode_Control>
	printf("Interface SpaceWire colocado no modo Normal\n");
81106594:	012044b4 	movhi	r4,33042
81106598:	2129f104 	addi	r4,r4,-22588
8110659c:	11081380 	call	81108138 <puts>
		// Coloca Codec no link Autostart
	v_SpaceWire_Interface_Link_Control(c_SpwID, SPWC_REG_CLEAR, SPWC_LINK_DISCONNECT_CONTROL_BIT_MASK | SPWC_LINK_START_CONTROL_BIT_MASK);
811065a0:	e0bffe07 	ldb	r2,-8(fp)
811065a4:	01806004 	movi	r6,384
811065a8:	000b883a 	mov	r5,zero
811065ac:	1009883a 	mov	r4,r2
811065b0:	1101fa00 	call	81101fa0 <v_SpaceWire_Interface_Link_Control>
	v_SpaceWire_Interface_Link_Control(c_SpwID, SPWC_REG_SET, SPWC_AUTOSTART_CONTROL_BIT_MASK);
811065b4:	e0bffe07 	ldb	r2,-8(fp)
811065b8:	01808004 	movi	r6,512
811065bc:	01400044 	movi	r5,1
811065c0:	1009883a 	mov	r4,r2
811065c4:	1101fa00 	call	81101fa0 <v_SpaceWire_Interface_Link_Control>
	printf("Codec SpaceWire colocado no Link Autostart\n");
811065c8:	012044b4 	movhi	r4,33042
811065cc:	2129fc04 	addi	r4,r4,-22544
811065d0:	11081380 	call	81108138 <puts>
	usleep(1000*1000);
811065d4:	010003f4 	movhi	r4,15
811065d8:	21109004 	addi	r4,r4,16960
811065dc:	1114ab80 	call	81114ab8 <usleep>
	v_SpaceWire_Interface_Link_Control(c_SpwID, SPWC_REG_SET, SPWC_LINK_START_CONTROL_BIT_MASK);
811065e0:	e0bffe07 	ldb	r2,-8(fp)
811065e4:	01804004 	movi	r6,256
811065e8:	01400044 	movi	r5,1
811065ec:	1009883a 	mov	r4,r2
811065f0:	1101fa00 	call	81101fa0 <v_SpaceWire_Interface_Link_Control>
	printf("Codec SpaceWire colocado no Link Start\n");
811065f4:	012044b4 	movhi	r4,33042
811065f8:	212a0704 	addi	r4,r4,-22500
811065fc:	11081380 	call	81108138 <puts>
	printf("SpaceWire %c configurado\n", c_SpwID);
81106600:	e0bffe07 	ldb	r2,-8(fp)
81106604:	100b883a 	mov	r5,r2
81106608:	012044b4 	movhi	r4,33042
8110660c:	212a1104 	addi	r4,r4,-22460
81106610:	110801c0 	call	8110801c <printf>
	
	alt_8 tempFPGA = 0;
81106614:	e03ffd85 	stb	zero,-10(fp)
	alt_8 tempBoard = 0;
81106618:	e03ffdc5 	stb	zero,-9(fp)

	// Espera o SPW conectar
	printf("Esperando Link SpaceWire ser iniciado...\n");
8110661c:	012044b4 	movhi	r4,33042
81106620:	212a1804 	addi	r4,r4,-22432
81106624:	11081380 	call	81108138 <puts>
	while (!(ul_SpaceWire_Interface_Link_Status_Read(c_SpwID) & SPWC_LINK_RUNNING_STATUS_BIT_MASK)){
81106628:	00000c06 	br	8110665c <Connection_Test_SpW+0x268>
		TEMP_Read(&tempFPGA, &tempBoard);
8110662c:	e0fffdc4 	addi	r3,fp,-9
81106630:	e0bffd84 	addi	r2,fp,-10
81106634:	180b883a 	mov	r5,r3
81106638:	1009883a 	mov	r4,r2
8110663c:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81106640:	e0bffd83 	ldbu	r2,-10(fp)
81106644:	10803fcc 	andi	r2,r2,255
81106648:	1009883a 	mov	r4,r2
8110664c:	11013b80 	call	811013b8 <SSDP_UPDATE>
		usleep(1000*1000);
81106650:	010003f4 	movhi	r4,15
81106654:	21109004 	addi	r4,r4,16960
81106658:	1114ab80 	call	81114ab8 <usleep>
	alt_8 tempFPGA = 0;
	alt_8 tempBoard = 0;

	// Espera o SPW conectar
	printf("Esperando Link SpaceWire ser iniciado...\n");
	while (!(ul_SpaceWire_Interface_Link_Status_Read(c_SpwID) & SPWC_LINK_RUNNING_STATUS_BIT_MASK)){
8110665c:	e0bffe07 	ldb	r2,-8(fp)
81106660:	1009883a 	mov	r4,r2
81106664:	11021ec0 	call	811021ec <ul_SpaceWire_Interface_Link_Status_Read>
81106668:	1080004c 	andi	r2,r2,1
8110666c:	103fef26 	beq	r2,zero,8110662c <__reset+0xfb0e662c>
		TEMP_Read(&tempFPGA, &tempBoard);
		SSDP_UPDATE(tempFPGA);
		usleep(1000*1000);
	}
	printf("Link SpaceWire %c iniciado!!\n", c_SpwID);
81106670:	e0bffe07 	ldb	r2,-8(fp)
81106674:	100b883a 	mov	r5,r2
81106678:	012044b4 	movhi	r4,33042
8110667c:	212a2304 	addi	r4,r4,-22388
81106680:	110801c0 	call	8110801c <printf>

	LEDS_PAINEL_DRIVE(LEDS_OFF, ui_leds_mask_r);
81106684:	e17ffa17 	ldw	r5,-24(fp)
81106688:	0009883a 	mov	r4,zero
8110668c:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, ui_leds_mask_g);
81106690:	e17ffb17 	ldw	r5,-20(fp)
81106694:	01000044 	movi	r4,1
81106698:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	bPass = TRUE;
8110669c:	00800044 	movi	r2,1
811066a0:	e0bff915 	stw	r2,-28(fp)

	alt_u16 ui_min_couter = 0;
811066a4:	e03ffc0d 	sth	zero,-16(fp)
	alt_u16 ui_next_milestone = 60;
811066a8:	00800f04 	movi	r2,60
811066ac:	e0bffc8d 	sth	r2,-14(fp)
	alt_u16 ui_minutos_print_counter = 0;
811066b0:	e03ffd0d 	sth	zero,-12(fp)
	printf("Aguardando %d minutos para testar consistencia do link\n", ui_minutos);
811066b4:	e0bfff0b 	ldhu	r2,-4(fp)
811066b8:	100b883a 	mov	r5,r2
811066bc:	012044b4 	movhi	r4,33042
811066c0:	212a2b04 	addi	r4,r4,-22356
811066c4:	110801c0 	call	8110801c <printf>
	for (ui_min_couter = 0; ui_min_couter < (ui_minutos*60); ui_min_couter++){
811066c8:	e03ffc0d 	sth	zero,-16(fp)
811066cc:	00002e06 	br	81106788 <Connection_Test_SpW+0x394>
		if (ui_min_couter >= ui_next_milestone){
811066d0:	e0fffc0b 	ldhu	r3,-16(fp)
811066d4:	e0bffc8b 	ldhu	r2,-14(fp)
811066d8:	18800d36 	bltu	r3,r2,81106710 <Connection_Test_SpW+0x31c>
			ui_next_milestone += 60;
811066dc:	e0bffc8b 	ldhu	r2,-14(fp)
811066e0:	10800f04 	addi	r2,r2,60
811066e4:	e0bffc8d 	sth	r2,-14(fp)
			ui_minutos_print_counter++;
811066e8:	e0bffd0b 	ldhu	r2,-12(fp)
811066ec:	10800044 	addi	r2,r2,1
811066f0:	e0bffd0d 	sth	r2,-12(fp)
			printf("  Faltando %d minutos...\n", ui_minutos - ui_minutos_print_counter);
811066f4:	e0ffff0b 	ldhu	r3,-4(fp)
811066f8:	e0bffd0b 	ldhu	r2,-12(fp)
811066fc:	1885c83a 	sub	r2,r3,r2
81106700:	100b883a 	mov	r5,r2
81106704:	012044b4 	movhi	r4,33042
81106708:	212a3904 	addi	r4,r4,-22300
8110670c:	110801c0 	call	8110801c <printf>
		}
		TEMP_Read(&tempFPGA, &tempBoard);
81106710:	e0fffdc4 	addi	r3,fp,-9
81106714:	e0bffd84 	addi	r2,fp,-10
81106718:	180b883a 	mov	r5,r3
8110671c:	1009883a 	mov	r4,r2
81106720:	1104dfc0 	call	81104dfc <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81106724:	e0bffd83 	ldbu	r2,-10(fp)
81106728:	10803fcc 	andi	r2,r2,255
8110672c:	1009883a 	mov	r4,r2
81106730:	11013b80 	call	811013b8 <SSDP_UPDATE>
		if ((!(ul_SpaceWire_Interface_Link_Status_Read(c_SpwID) & SPWC_LINK_RUNNING_STATUS_BIT_MASK))) {
81106734:	e0bffe07 	ldb	r2,-8(fp)
81106738:	1009883a 	mov	r4,r2
8110673c:	11021ec0 	call	811021ec <ul_SpaceWire_Interface_Link_Status_Read>
81106740:	1080004c 	andi	r2,r2,1
81106744:	10000a1e 	bne	r2,zero,81106770 <Connection_Test_SpW+0x37c>
			// Link caiu
			printf("Queda do Link SpaceWire %c!!\n", c_SpwID);
81106748:	e0bffe07 	ldb	r2,-8(fp)
8110674c:	100b883a 	mov	r5,r2
81106750:	012044b4 	movhi	r4,33042
81106754:	212a4004 	addi	r4,r4,-22272
81106758:	110801c0 	call	8110801c <printf>
			printf("Teste abortado!!\n");
8110675c:	012044b4 	movhi	r4,33042
81106760:	212a4804 	addi	r4,r4,-22240
81106764:	11081380 	call	81108138 <puts>
			bPass = FALSE;
81106768:	e03ff915 	stw	zero,-28(fp)
			break;
8110676c:	00000a06 	br	81106798 <Connection_Test_SpW+0x3a4>
		}
		usleep(1000*1000);
81106770:	010003f4 	movhi	r4,15
81106774:	21109004 	addi	r4,r4,16960
81106778:	1114ab80 	call	81114ab8 <usleep>

	alt_u16 ui_min_couter = 0;
	alt_u16 ui_next_milestone = 60;
	alt_u16 ui_minutos_print_counter = 0;
	printf("Aguardando %d minutos para testar consistencia do link\n", ui_minutos);
	for (ui_min_couter = 0; ui_min_couter < (ui_minutos*60); ui_min_couter++){
8110677c:	e0bffc0b 	ldhu	r2,-16(fp)
81106780:	10800044 	addi	r2,r2,1
81106784:	e0bffc0d 	sth	r2,-16(fp)
81106788:	e0fffc0b 	ldhu	r3,-16(fp)
8110678c:	e0bfff0b 	ldhu	r2,-4(fp)
81106790:	10800f24 	muli	r2,r2,60
81106794:	18bfce16 	blt	r3,r2,811066d0 <__reset+0xfb0e66d0>
			bPass = FALSE;
			break;
		}
		usleep(1000*1000);
	}
	printf("Desconectando Link SpaceWire %c!!\n", c_SpwID);
81106798:	e0bffe07 	ldb	r2,-8(fp)
8110679c:	100b883a 	mov	r5,r2
811067a0:	012044b4 	movhi	r4,33042
811067a4:	212a4d04 	addi	r4,r4,-22220
811067a8:	110801c0 	call	8110801c <printf>
	v_SpaceWire_Interface_Link_Control(c_SpwID, SPWC_REG_CLEAR, SPWC_LINK_START_CONTROL_BIT_MASK);
811067ac:	e0bffe07 	ldb	r2,-8(fp)
811067b0:	01804004 	movi	r6,256
811067b4:	000b883a 	mov	r5,zero
811067b8:	1009883a 	mov	r4,r2
811067bc:	1101fa00 	call	81101fa0 <v_SpaceWire_Interface_Link_Control>
	v_SpaceWire_Interface_Link_Control(c_SpwID, SPWC_REG_SET, SPWC_LINK_DISCONNECT_CONTROL_BIT_MASK);
811067c0:	e0bffe07 	ldb	r2,-8(fp)
811067c4:	01802004 	movi	r6,128
811067c8:	01400044 	movi	r5,1
811067cc:	1009883a 	mov	r4,r2
811067d0:	1101fa00 	call	81101fa0 <v_SpaceWire_Interface_Link_Control>

	LEDS_PAINEL_DRIVE(LEDS_OFF, ui_leds_mask_g);
811067d4:	e17ffb17 	ldw	r5,-20(fp)
811067d8:	0009883a 	mov	r4,zero
811067dc:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, ui_leds_mask_r);
811067e0:	e17ffa17 	ldw	r5,-24(fp)
811067e4:	01000044 	movi	r4,1
811067e8:	1100a300 	call	81100a30 <LEDS_PAINEL_DRIVE>

	printf("Testes terminados!!\n\n");
811067ec:	012044b4 	movhi	r4,33042
811067f0:	212a5604 	addi	r4,r4,-22184
811067f4:	11081380 	call	81108138 <puts>

	return bPass;
811067f8:	e0bff917 	ldw	r2,-28(fp)
}
811067fc:	e037883a 	mov	sp,fp
81106800:	dfc00117 	ldw	ra,4(sp)
81106804:	df000017 	ldw	fp,0(sp)
81106808:	dec00204 	addi	sp,sp,8
8110680c:	f800283a 	ret

81106810 <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado ){
81106810:	defffc04 	addi	sp,sp,-16
81106814:	df000315 	stw	fp,12(sp)
81106818:	df000304 	addi	fp,sp,12
8110681c:	e13ffd15 	stw	r4,-12(fp)
81106820:	e17ffe15 	stw	r5,-8(fp)
81106824:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
81106828:	e0bffe17 	ldw	r2,-8(fp)
8110682c:	1085883a 	add	r2,r2,r2
81106830:	1085883a 	add	r2,r2,r2
81106834:	1007883a 	mov	r3,r2
81106838:	e0bffd17 	ldw	r2,-12(fp)
8110683c:	1885883a 	add	r2,r3,r2
81106840:	1007883a 	mov	r3,r2
81106844:	e0bfff17 	ldw	r2,-4(fp)
81106848:	18800035 	stwio	r2,0(r3)
	return 1;
8110684c:	00800044 	movi	r2,1

}
81106850:	e037883a 	mov	sp,fp
81106854:	df000017 	ldw	fp,0(sp)
81106858:	dec00104 	addi	sp,sp,4
8110685c:	f800283a 	ret

81106860 <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado ){
81106860:	defffc04 	addi	sp,sp,-16
81106864:	df000315 	stw	fp,12(sp)
81106868:	df000304 	addi	fp,sp,12
8110686c:	e13ffd15 	stw	r4,-12(fp)
81106870:	e17ffe15 	stw	r5,-8(fp)
81106874:	e1bfff15 	stw	r6,-4(fp)

   *REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
81106878:	e0bffe17 	ldw	r2,-8(fp)
8110687c:	1085883a 	add	r2,r2,r2
81106880:	1085883a 	add	r2,r2,r2
81106884:	1007883a 	mov	r3,r2
81106888:	e0bffd17 	ldw	r2,-12(fp)
8110688c:	1885883a 	add	r2,r3,r2
81106890:	10c00037 	ldwio	r3,0(r2)
81106894:	e0bfff17 	ldw	r2,-4(fp)
81106898:	10c00015 	stw	r3,0(r2)
   return 1;
8110689c:	00800044 	movi	r2,1

}
811068a0:	e037883a 	mov	sp,fp
811068a4:	df000017 	ldw	fp,0(sp)
811068a8:	dec00104 	addi	sp,sp,4
811068ac:	f800283a 	ret

811068b0 <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status){
811068b0:	defffa04 	addi	sp,sp,-24
811068b4:	dfc00515 	stw	ra,20(sp)
811068b8:	df000415 	stw	fp,16(sp)
811068bc:	df000404 	addi	fp,sp,16
811068c0:	e13fff15 	stw	r4,-4(fp)
	int started    = (int)((codec_status >> 6) & 1);
811068c4:	e0bfff17 	ldw	r2,-4(fp)
811068c8:	1005d1ba 	srai	r2,r2,6
811068cc:	1080004c 	andi	r2,r2,1
811068d0:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int)((codec_status >> 5) & 1);
811068d4:	e0bfff17 	ldw	r2,-4(fp)
811068d8:	1005d17a 	srai	r2,r2,5
811068dc:	1080004c 	andi	r2,r2,1
811068e0:	e0bffd15 	stw	r2,-12(fp)
	int running    = (int)((codec_status >> 4) & 1);
811068e4:	e0bfff17 	ldw	r2,-4(fp)
811068e8:	1005d13a 	srai	r2,r2,4
811068ec:	1080004c 	andi	r2,r2,1
811068f0:	e0bffe15 	stw	r2,-8(fp)

	printf("-------- link status \n");
811068f4:	012044b4 	movhi	r4,33042
811068f8:	212a5c04 	addi	r4,r4,-22160
811068fc:	11081380 	call	81108138 <puts>
	printf("Link started    : %s \n" , (started    == 1) ? "S":"N" );
81106900:	e0bffc17 	ldw	r2,-16(fp)
81106904:	10800058 	cmpnei	r2,r2,1
81106908:	1000031e 	bne	r2,zero,81106918 <_print_codec_status+0x68>
8110690c:	00a044b4 	movhi	r2,33042
81106910:	10aa6204 	addi	r2,r2,-22136
81106914:	00000206 	br	81106920 <_print_codec_status+0x70>
81106918:	00a044b4 	movhi	r2,33042
8110691c:	10aa6304 	addi	r2,r2,-22132
81106920:	100b883a 	mov	r5,r2
81106924:	012044b4 	movhi	r4,33042
81106928:	212a6404 	addi	r4,r4,-22128
8110692c:	110801c0 	call	8110801c <printf>
	printf("Link connecting : %s \n" , (connecting == 1) ? "S":"N" );
81106930:	e0bffd17 	ldw	r2,-12(fp)
81106934:	10800058 	cmpnei	r2,r2,1
81106938:	1000031e 	bne	r2,zero,81106948 <_print_codec_status+0x98>
8110693c:	00a044b4 	movhi	r2,33042
81106940:	10aa6204 	addi	r2,r2,-22136
81106944:	00000206 	br	81106950 <_print_codec_status+0xa0>
81106948:	00a044b4 	movhi	r2,33042
8110694c:	10aa6304 	addi	r2,r2,-22132
81106950:	100b883a 	mov	r5,r2
81106954:	012044b4 	movhi	r4,33042
81106958:	212a6a04 	addi	r4,r4,-22104
8110695c:	110801c0 	call	8110801c <printf>
	printf("Link running    : %s \n" , (running    == 1) ? "S":"N" );
81106960:	e0bffe17 	ldw	r2,-8(fp)
81106964:	10800058 	cmpnei	r2,r2,1
81106968:	1000031e 	bne	r2,zero,81106978 <_print_codec_status+0xc8>
8110696c:	00a044b4 	movhi	r2,33042
81106970:	10aa6204 	addi	r2,r2,-22136
81106974:	00000206 	br	81106980 <_print_codec_status+0xd0>
81106978:	00a044b4 	movhi	r2,33042
8110697c:	10aa6304 	addi	r2,r2,-22132
81106980:	100b883a 	mov	r5,r2
81106984:	012044b4 	movhi	r4,33042
81106988:	212a7004 	addi	r4,r4,-22080
8110698c:	110801c0 	call	8110801c <printf>
	printf("--------  \n");
81106990:	012044b4 	movhi	r4,33042
81106994:	212a7604 	addi	r4,r4,-22056
81106998:	11081380 	call	81108138 <puts>
}
8110699c:	0001883a 	nop
811069a0:	e037883a 	mov	sp,fp
811069a4:	dfc00117 	ldw	ra,4(sp)
811069a8:	df000017 	ldw	fp,0(sp)
811069ac:	dec00204 	addi	sp,sp,8
811069b0:	f800283a 	ret

811069b4 <_split_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting, int *running){
811069b4:	defffb04 	addi	sp,sp,-20
811069b8:	df000415 	stw	fp,16(sp)
811069bc:	df000404 	addi	fp,sp,16
811069c0:	e13ffc15 	stw	r4,-16(fp)
811069c4:	e17ffd15 	stw	r5,-12(fp)
811069c8:	e1bffe15 	stw	r6,-8(fp)
811069cc:	e1ffff15 	stw	r7,-4(fp)
	*started    = (int)((codec_status >> 6) & 1);
811069d0:	e0bffc17 	ldw	r2,-16(fp)
811069d4:	1005d1ba 	srai	r2,r2,6
811069d8:	10c0004c 	andi	r3,r2,1
811069dc:	e0bffd17 	ldw	r2,-12(fp)
811069e0:	10c00015 	stw	r3,0(r2)
	*connecting = (int)((codec_status >> 5) & 1);
811069e4:	e0bffc17 	ldw	r2,-16(fp)
811069e8:	1005d17a 	srai	r2,r2,5
811069ec:	10c0004c 	andi	r3,r2,1
811069f0:	e0bffe17 	ldw	r2,-8(fp)
811069f4:	10c00015 	stw	r3,0(r2)
	*running    = (int)((codec_status >> 4) & 1);
811069f8:	e0bffc17 	ldw	r2,-16(fp)
811069fc:	1005d13a 	srai	r2,r2,4
81106a00:	10c0004c 	andi	r3,r2,1
81106a04:	e0bfff17 	ldw	r2,-4(fp)
81106a08:	10c00015 	stw	r3,0(r2)
}
81106a0c:	0001883a 	nop
81106a10:	e037883a 	mov	sp,fp
81106a14:	df000017 	ldw	fp,0(sp)
81106a18:	dec00104 	addi	sp,sp,4
81106a1c:	f800283a 	ret

81106a20 <__divsf3>:
81106a20:	defff504 	addi	sp,sp,-44
81106a24:	200cd5fa 	srli	r6,r4,23
81106a28:	dcc00415 	stw	r19,16(sp)
81106a2c:	2026d7fa 	srli	r19,r4,31
81106a30:	00c02034 	movhi	r3,128
81106a34:	dd800715 	stw	r22,28(sp)
81106a38:	dd000515 	stw	r20,20(sp)
81106a3c:	dc800315 	stw	r18,12(sp)
81106a40:	18ffffc4 	addi	r3,r3,-1
81106a44:	dfc00a15 	stw	ra,40(sp)
81106a48:	df000915 	stw	fp,36(sp)
81106a4c:	ddc00815 	stw	r23,32(sp)
81106a50:	dd400615 	stw	r21,24(sp)
81106a54:	dc400215 	stw	r17,8(sp)
81106a58:	dc000115 	stw	r16,4(sp)
81106a5c:	35003fcc 	andi	r20,r6,255
81106a60:	1924703a 	and	r18,r3,r4
81106a64:	9d803fcc 	andi	r22,r19,255
81106a68:	a0005226 	beq	r20,zero,81106bb4 <__divsf3+0x194>
81106a6c:	00803fc4 	movi	r2,255
81106a70:	a0802e26 	beq	r20,r2,81106b2c <__divsf3+0x10c>
81106a74:	91002034 	orhi	r4,r18,128
81106a78:	202490fa 	slli	r18,r4,3
81106a7c:	a53fe044 	addi	r20,r20,-127
81106a80:	0021883a 	mov	r16,zero
81106a84:	002f883a 	mov	r23,zero
81106a88:	280cd5fa 	srli	r6,r5,23
81106a8c:	282ad7fa 	srli	r21,r5,31
81106a90:	00c02034 	movhi	r3,128
81106a94:	18ffffc4 	addi	r3,r3,-1
81106a98:	31803fcc 	andi	r6,r6,255
81106a9c:	1962703a 	and	r17,r3,r5
81106aa0:	af003fcc 	andi	fp,r21,255
81106aa4:	30004a26 	beq	r6,zero,81106bd0 <__divsf3+0x1b0>
81106aa8:	00803fc4 	movi	r2,255
81106aac:	30804526 	beq	r6,r2,81106bc4 <__divsf3+0x1a4>
81106ab0:	89402034 	orhi	r5,r17,128
81106ab4:	282290fa 	slli	r17,r5,3
81106ab8:	31bfe044 	addi	r6,r6,-127
81106abc:	000b883a 	mov	r5,zero
81106ac0:	2c20b03a 	or	r16,r5,r16
81106ac4:	802090ba 	slli	r16,r16,2
81106ac8:	00a04434 	movhi	r2,33040
81106acc:	109abb04 	addi	r2,r2,27372
81106ad0:	80a1883a 	add	r16,r16,r2
81106ad4:	81000017 	ldw	r4,0(r16)
81106ad8:	9d46f03a 	xor	r3,r19,r21
81106adc:	180f883a 	mov	r7,r3
81106ae0:	18803fcc 	andi	r2,r3,255
81106ae4:	a18dc83a 	sub	r6,r20,r6
81106ae8:	2000683a 	jmp	r4
81106aec:	81106cd0 	cmplti	r4,r16,16819
81106af0:	81106b54 	ori	r4,r16,16813
81106af4:	81106cc4 	addi	r4,r16,16819
81106af8:	81106b40 	call	881106b4 <__reset+0x20f06b4>
81106afc:	81106cc4 	addi	r4,r16,16819
81106b00:	81106c9c 	xori	r4,r16,16818
81106b04:	81106cc4 	addi	r4,r16,16819
81106b08:	81106b40 	call	881106b4 <__reset+0x20f06b4>
81106b0c:	81106b54 	ori	r4,r16,16813
81106b10:	81106b54 	ori	r4,r16,16813
81106b14:	81106c9c 	xori	r4,r16,16818
81106b18:	81106b40 	call	881106b4 <__reset+0x20f06b4>
81106b1c:	81106db0 	cmpltui	r4,r16,16822
81106b20:	81106db0 	cmpltui	r4,r16,16822
81106b24:	81106db0 	cmpltui	r4,r16,16822
81106b28:	81106d64 	muli	r4,r16,16821
81106b2c:	9000581e 	bne	r18,zero,81106c90 <__divsf3+0x270>
81106b30:	04000204 	movi	r16,8
81106b34:	05c00084 	movi	r23,2
81106b38:	003fd306 	br	81106a88 <__reset+0xfb0e6a88>
81106b3c:	0023883a 	mov	r17,zero
81106b40:	e02d883a 	mov	r22,fp
81106b44:	282f883a 	mov	r23,r5
81106b48:	00800084 	movi	r2,2
81106b4c:	b8808f1e 	bne	r23,r2,81106d8c <__divsf3+0x36c>
81106b50:	b005883a 	mov	r2,r22
81106b54:	11c0004c 	andi	r7,r2,1
81106b58:	013fffc4 	movi	r4,-1
81106b5c:	000d883a 	mov	r6,zero
81106b60:	21003fcc 	andi	r4,r4,255
81106b64:	200895fa 	slli	r4,r4,23
81106b68:	38803fcc 	andi	r2,r7,255
81106b6c:	00c02034 	movhi	r3,128
81106b70:	100497fa 	slli	r2,r2,31
81106b74:	18ffffc4 	addi	r3,r3,-1
81106b78:	30c6703a 	and	r3,r6,r3
81106b7c:	1906b03a 	or	r3,r3,r4
81106b80:	1884b03a 	or	r2,r3,r2
81106b84:	dfc00a17 	ldw	ra,40(sp)
81106b88:	df000917 	ldw	fp,36(sp)
81106b8c:	ddc00817 	ldw	r23,32(sp)
81106b90:	dd800717 	ldw	r22,28(sp)
81106b94:	dd400617 	ldw	r21,24(sp)
81106b98:	dd000517 	ldw	r20,20(sp)
81106b9c:	dcc00417 	ldw	r19,16(sp)
81106ba0:	dc800317 	ldw	r18,12(sp)
81106ba4:	dc400217 	ldw	r17,8(sp)
81106ba8:	dc000117 	ldw	r16,4(sp)
81106bac:	dec00b04 	addi	sp,sp,44
81106bb0:	f800283a 	ret
81106bb4:	90002b1e 	bne	r18,zero,81106c64 <__divsf3+0x244>
81106bb8:	04000104 	movi	r16,4
81106bbc:	05c00044 	movi	r23,1
81106bc0:	003fb106 	br	81106a88 <__reset+0xfb0e6a88>
81106bc4:	8800251e 	bne	r17,zero,81106c5c <__divsf3+0x23c>
81106bc8:	01400084 	movi	r5,2
81106bcc:	00000206 	br	81106bd8 <__divsf3+0x1b8>
81106bd0:	88001a1e 	bne	r17,zero,81106c3c <__divsf3+0x21c>
81106bd4:	01400044 	movi	r5,1
81106bd8:	8160b03a 	or	r16,r16,r5
81106bdc:	802090ba 	slli	r16,r16,2
81106be0:	00e04434 	movhi	r3,33040
81106be4:	18daff04 	addi	r3,r3,27644
81106be8:	80e1883a 	add	r16,r16,r3
81106bec:	80c00017 	ldw	r3,0(r16)
81106bf0:	9d44f03a 	xor	r2,r19,r21
81106bf4:	a18dc83a 	sub	r6,r20,r6
81106bf8:	1800683a 	jmp	r3
81106bfc:	81106b54 	ori	r4,r16,16813
81106c00:	81106b54 	ori	r4,r16,16813
81106c04:	81106da0 	cmpeqi	r4,r16,16822
81106c08:	81106b3c 	xorhi	r4,r16,16812
81106c0c:	81106da0 	cmpeqi	r4,r16,16822
81106c10:	81106c9c 	xori	r4,r16,16818
81106c14:	81106da0 	cmpeqi	r4,r16,16822
81106c18:	81106b3c 	xorhi	r4,r16,16812
81106c1c:	81106b54 	ori	r4,r16,16813
81106c20:	81106b54 	ori	r4,r16,16813
81106c24:	81106c9c 	xori	r4,r16,16818
81106c28:	81106b3c 	xorhi	r4,r16,16812
81106c2c:	81106db0 	cmpltui	r4,r16,16822
81106c30:	81106db0 	cmpltui	r4,r16,16822
81106c34:	81106db0 	cmpltui	r4,r16,16822
81106c38:	81106dc8 	cmpgei	r4,r16,16823
81106c3c:	8809883a 	mov	r4,r17
81106c40:	1107e400 	call	81107e40 <__clzsi2>
81106c44:	10fffec4 	addi	r3,r2,-5
81106c48:	10801d84 	addi	r2,r2,118
81106c4c:	88e2983a 	sll	r17,r17,r3
81106c50:	008dc83a 	sub	r6,zero,r2
81106c54:	000b883a 	mov	r5,zero
81106c58:	003f9906 	br	81106ac0 <__reset+0xfb0e6ac0>
81106c5c:	014000c4 	movi	r5,3
81106c60:	003f9706 	br	81106ac0 <__reset+0xfb0e6ac0>
81106c64:	9009883a 	mov	r4,r18
81106c68:	d9400015 	stw	r5,0(sp)
81106c6c:	1107e400 	call	81107e40 <__clzsi2>
81106c70:	10fffec4 	addi	r3,r2,-5
81106c74:	11801d84 	addi	r6,r2,118
81106c78:	90e4983a 	sll	r18,r18,r3
81106c7c:	01a9c83a 	sub	r20,zero,r6
81106c80:	0021883a 	mov	r16,zero
81106c84:	002f883a 	mov	r23,zero
81106c88:	d9400017 	ldw	r5,0(sp)
81106c8c:	003f7e06 	br	81106a88 <__reset+0xfb0e6a88>
81106c90:	04000304 	movi	r16,12
81106c94:	05c000c4 	movi	r23,3
81106c98:	003f7b06 	br	81106a88 <__reset+0xfb0e6a88>
81106c9c:	01802034 	movhi	r6,128
81106ca0:	000f883a 	mov	r7,zero
81106ca4:	31bfffc4 	addi	r6,r6,-1
81106ca8:	013fffc4 	movi	r4,-1
81106cac:	003fac06 	br	81106b60 <__reset+0xfb0e6b60>
81106cb0:	01400044 	movi	r5,1
81106cb4:	2909c83a 	sub	r4,r5,r4
81106cb8:	00c006c4 	movi	r3,27
81106cbc:	19004b0e 	bge	r3,r4,81106dec <__divsf3+0x3cc>
81106cc0:	114e703a 	and	r7,r2,r5
81106cc4:	0009883a 	mov	r4,zero
81106cc8:	000d883a 	mov	r6,zero
81106ccc:	003fa406 	br	81106b60 <__reset+0xfb0e6b60>
81106cd0:	9006917a 	slli	r3,r18,5
81106cd4:	8822917a 	slli	r17,r17,5
81106cd8:	1c40372e 	bgeu	r3,r17,81106db8 <__divsf3+0x398>
81106cdc:	31bfffc4 	addi	r6,r6,-1
81106ce0:	010006c4 	movi	r4,27
81106ce4:	000b883a 	mov	r5,zero
81106ce8:	180f883a 	mov	r7,r3
81106cec:	294b883a 	add	r5,r5,r5
81106cf0:	18c7883a 	add	r3,r3,r3
81106cf4:	38000116 	blt	r7,zero,81106cfc <__divsf3+0x2dc>
81106cf8:	1c400236 	bltu	r3,r17,81106d04 <__divsf3+0x2e4>
81106cfc:	1c47c83a 	sub	r3,r3,r17
81106d00:	29400054 	ori	r5,r5,1
81106d04:	213fffc4 	addi	r4,r4,-1
81106d08:	203ff71e 	bne	r4,zero,81106ce8 <__reset+0xfb0e6ce8>
81106d0c:	1806c03a 	cmpne	r3,r3,zero
81106d10:	1962b03a 	or	r17,r3,r5
81106d14:	31001fc4 	addi	r4,r6,127
81106d18:	013fe50e 	bge	zero,r4,81106cb0 <__reset+0xfb0e6cb0>
81106d1c:	88c001cc 	andi	r3,r17,7
81106d20:	18000426 	beq	r3,zero,81106d34 <__divsf3+0x314>
81106d24:	88c003cc 	andi	r3,r17,15
81106d28:	01400104 	movi	r5,4
81106d2c:	19400126 	beq	r3,r5,81106d34 <__divsf3+0x314>
81106d30:	8963883a 	add	r17,r17,r5
81106d34:	88c2002c 	andhi	r3,r17,2048
81106d38:	18000426 	beq	r3,zero,81106d4c <__divsf3+0x32c>
81106d3c:	00fe0034 	movhi	r3,63488
81106d40:	18ffffc4 	addi	r3,r3,-1
81106d44:	31002004 	addi	r4,r6,128
81106d48:	88e2703a 	and	r17,r17,r3
81106d4c:	00c03f84 	movi	r3,254
81106d50:	193f8016 	blt	r3,r4,81106b54 <__reset+0xfb0e6b54>
81106d54:	880c91ba 	slli	r6,r17,6
81106d58:	11c0004c 	andi	r7,r2,1
81106d5c:	300cd27a 	srli	r6,r6,9
81106d60:	003f7f06 	br	81106b60 <__reset+0xfb0e6b60>
81106d64:	9080102c 	andhi	r2,r18,64
81106d68:	10000226 	beq	r2,zero,81106d74 <__divsf3+0x354>
81106d6c:	8880102c 	andhi	r2,r17,64
81106d70:	10001826 	beq	r2,zero,81106dd4 <__divsf3+0x3b4>
81106d74:	00802034 	movhi	r2,128
81106d78:	91801034 	orhi	r6,r18,64
81106d7c:	10bfffc4 	addi	r2,r2,-1
81106d80:	980f883a 	mov	r7,r19
81106d84:	308c703a 	and	r6,r6,r2
81106d88:	003fc706 	br	81106ca8 <__reset+0xfb0e6ca8>
81106d8c:	008000c4 	movi	r2,3
81106d90:	b8802d26 	beq	r23,r2,81106e48 <__divsf3+0x428>
81106d94:	00c00044 	movi	r3,1
81106d98:	b005883a 	mov	r2,r22
81106d9c:	b8ffdd1e 	bne	r23,r3,81106d14 <__reset+0xfb0e6d14>
81106da0:	11c0004c 	andi	r7,r2,1
81106da4:	0009883a 	mov	r4,zero
81106da8:	000d883a 	mov	r6,zero
81106dac:	003f6c06 	br	81106b60 <__reset+0xfb0e6b60>
81106db0:	9023883a 	mov	r17,r18
81106db4:	003f6406 	br	81106b48 <__reset+0xfb0e6b48>
81106db8:	1c47c83a 	sub	r3,r3,r17
81106dbc:	01000684 	movi	r4,26
81106dc0:	01400044 	movi	r5,1
81106dc4:	003fc806 	br	81106ce8 <__reset+0xfb0e6ce8>
81106dc8:	9080102c 	andhi	r2,r18,64
81106dcc:	103fe926 	beq	r2,zero,81106d74 <__reset+0xfb0e6d74>
81106dd0:	0023883a 	mov	r17,zero
81106dd4:	00802034 	movhi	r2,128
81106dd8:	89801034 	orhi	r6,r17,64
81106ddc:	10bfffc4 	addi	r2,r2,-1
81106de0:	a80f883a 	mov	r7,r21
81106de4:	308c703a 	and	r6,r6,r2
81106de8:	003faf06 	br	81106ca8 <__reset+0xfb0e6ca8>
81106dec:	01c00804 	movi	r7,32
81106df0:	390fc83a 	sub	r7,r7,r4
81106df4:	89ce983a 	sll	r7,r17,r7
81106df8:	890ad83a 	srl	r5,r17,r4
81106dfc:	380ec03a 	cmpne	r7,r7,zero
81106e00:	29cab03a 	or	r5,r5,r7
81106e04:	28c001cc 	andi	r3,r5,7
81106e08:	18000426 	beq	r3,zero,81106e1c <__divsf3+0x3fc>
81106e0c:	28c003cc 	andi	r3,r5,15
81106e10:	01000104 	movi	r4,4
81106e14:	19000126 	beq	r3,r4,81106e1c <__divsf3+0x3fc>
81106e18:	290b883a 	add	r5,r5,r4
81106e1c:	28c1002c 	andhi	r3,r5,1024
81106e20:	18000426 	beq	r3,zero,81106e34 <__divsf3+0x414>
81106e24:	11c0004c 	andi	r7,r2,1
81106e28:	01000044 	movi	r4,1
81106e2c:	000d883a 	mov	r6,zero
81106e30:	003f4b06 	br	81106b60 <__reset+0xfb0e6b60>
81106e34:	280a91ba 	slli	r5,r5,6
81106e38:	11c0004c 	andi	r7,r2,1
81106e3c:	0009883a 	mov	r4,zero
81106e40:	280cd27a 	srli	r6,r5,9
81106e44:	003f4606 	br	81106b60 <__reset+0xfb0e6b60>
81106e48:	00802034 	movhi	r2,128
81106e4c:	89801034 	orhi	r6,r17,64
81106e50:	10bfffc4 	addi	r2,r2,-1
81106e54:	b00f883a 	mov	r7,r22
81106e58:	308c703a 	and	r6,r6,r2
81106e5c:	003f9206 	br	81106ca8 <__reset+0xfb0e6ca8>

81106e60 <__mulsf3>:
81106e60:	defff504 	addi	sp,sp,-44
81106e64:	dc000115 	stw	r16,4(sp)
81106e68:	2020d5fa 	srli	r16,r4,23
81106e6c:	dd400615 	stw	r21,24(sp)
81106e70:	202ad7fa 	srli	r21,r4,31
81106e74:	dc800315 	stw	r18,12(sp)
81106e78:	04802034 	movhi	r18,128
81106e7c:	df000915 	stw	fp,36(sp)
81106e80:	dd000515 	stw	r20,20(sp)
81106e84:	94bfffc4 	addi	r18,r18,-1
81106e88:	dfc00a15 	stw	ra,40(sp)
81106e8c:	ddc00815 	stw	r23,32(sp)
81106e90:	dd800715 	stw	r22,28(sp)
81106e94:	dcc00415 	stw	r19,16(sp)
81106e98:	dc400215 	stw	r17,8(sp)
81106e9c:	84003fcc 	andi	r16,r16,255
81106ea0:	9124703a 	and	r18,r18,r4
81106ea4:	a829883a 	mov	r20,r21
81106ea8:	af003fcc 	andi	fp,r21,255
81106eac:	80005426 	beq	r16,zero,81107000 <__mulsf3+0x1a0>
81106eb0:	00803fc4 	movi	r2,255
81106eb4:	80802f26 	beq	r16,r2,81106f74 <__mulsf3+0x114>
81106eb8:	91002034 	orhi	r4,r18,128
81106ebc:	202490fa 	slli	r18,r4,3
81106ec0:	843fe044 	addi	r16,r16,-127
81106ec4:	0023883a 	mov	r17,zero
81106ec8:	002f883a 	mov	r23,zero
81106ecc:	2804d5fa 	srli	r2,r5,23
81106ed0:	282cd7fa 	srli	r22,r5,31
81106ed4:	01002034 	movhi	r4,128
81106ed8:	213fffc4 	addi	r4,r4,-1
81106edc:	10803fcc 	andi	r2,r2,255
81106ee0:	2166703a 	and	r19,r4,r5
81106ee4:	b1803fcc 	andi	r6,r22,255
81106ee8:	10004c26 	beq	r2,zero,8110701c <__mulsf3+0x1bc>
81106eec:	00c03fc4 	movi	r3,255
81106ef0:	10c04726 	beq	r2,r3,81107010 <__mulsf3+0x1b0>
81106ef4:	99002034 	orhi	r4,r19,128
81106ef8:	202690fa 	slli	r19,r4,3
81106efc:	10bfe044 	addi	r2,r2,-127
81106f00:	0007883a 	mov	r3,zero
81106f04:	80a1883a 	add	r16,r16,r2
81106f08:	010003c4 	movi	r4,15
81106f0c:	1c44b03a 	or	r2,r3,r17
81106f10:	b56af03a 	xor	r21,r22,r21
81106f14:	81c00044 	addi	r7,r16,1
81106f18:	20806b36 	bltu	r4,r2,811070c8 <__mulsf3+0x268>
81106f1c:	100490ba 	slli	r2,r2,2
81106f20:	01204434 	movhi	r4,33040
81106f24:	211bcd04 	addi	r4,r4,28468
81106f28:	1105883a 	add	r2,r2,r4
81106f2c:	10800017 	ldw	r2,0(r2)
81106f30:	1000683a 	jmp	r2
81106f34:	811070c8 	cmpgei	r4,r16,16835
81106f38:	81106f88 	cmpgei	r4,r16,16830
81106f3c:	81106f88 	cmpgei	r4,r16,16830
81106f40:	81106f84 	addi	r4,r16,16830
81106f44:	811070ac 	andhi	r4,r16,16834
81106f48:	811070ac 	andhi	r4,r16,16834
81106f4c:	81107098 	cmpnei	r4,r16,16834
81106f50:	81106f84 	addi	r4,r16,16830
81106f54:	811070ac 	andhi	r4,r16,16834
81106f58:	81107098 	cmpnei	r4,r16,16834
81106f5c:	811070ac 	andhi	r4,r16,16834
81106f60:	81106f84 	addi	r4,r16,16830
81106f64:	811070b8 	rdprs	r4,r16,16834
81106f68:	811070b8 	rdprs	r4,r16,16834
81106f6c:	811070b8 	rdprs	r4,r16,16834
81106f70:	81107194 	ori	r4,r16,16838
81106f74:	90003b1e 	bne	r18,zero,81107064 <__mulsf3+0x204>
81106f78:	04400204 	movi	r17,8
81106f7c:	05c00084 	movi	r23,2
81106f80:	003fd206 	br	81106ecc <__reset+0xfb0e6ecc>
81106f84:	302b883a 	mov	r21,r6
81106f88:	00800084 	movi	r2,2
81106f8c:	18802626 	beq	r3,r2,81107028 <__mulsf3+0x1c8>
81106f90:	008000c4 	movi	r2,3
81106f94:	1880ab26 	beq	r3,r2,81107244 <__mulsf3+0x3e4>
81106f98:	00800044 	movi	r2,1
81106f9c:	1880a21e 	bne	r3,r2,81107228 <__mulsf3+0x3c8>
81106fa0:	a829883a 	mov	r20,r21
81106fa4:	0007883a 	mov	r3,zero
81106fa8:	0009883a 	mov	r4,zero
81106fac:	18803fcc 	andi	r2,r3,255
81106fb0:	100695fa 	slli	r3,r2,23
81106fb4:	a0803fcc 	andi	r2,r20,255
81106fb8:	100a97fa 	slli	r5,r2,31
81106fbc:	00802034 	movhi	r2,128
81106fc0:	10bfffc4 	addi	r2,r2,-1
81106fc4:	2084703a 	and	r2,r4,r2
81106fc8:	10c4b03a 	or	r2,r2,r3
81106fcc:	1144b03a 	or	r2,r2,r5
81106fd0:	dfc00a17 	ldw	ra,40(sp)
81106fd4:	df000917 	ldw	fp,36(sp)
81106fd8:	ddc00817 	ldw	r23,32(sp)
81106fdc:	dd800717 	ldw	r22,28(sp)
81106fe0:	dd400617 	ldw	r21,24(sp)
81106fe4:	dd000517 	ldw	r20,20(sp)
81106fe8:	dcc00417 	ldw	r19,16(sp)
81106fec:	dc800317 	ldw	r18,12(sp)
81106ff0:	dc400217 	ldw	r17,8(sp)
81106ff4:	dc000117 	ldw	r16,4(sp)
81106ff8:	dec00b04 	addi	sp,sp,44
81106ffc:	f800283a 	ret
81107000:	90000d1e 	bne	r18,zero,81107038 <__mulsf3+0x1d8>
81107004:	04400104 	movi	r17,4
81107008:	05c00044 	movi	r23,1
8110700c:	003faf06 	br	81106ecc <__reset+0xfb0e6ecc>
81107010:	9806c03a 	cmpne	r3,r19,zero
81107014:	18c00084 	addi	r3,r3,2
81107018:	003fba06 	br	81106f04 <__reset+0xfb0e6f04>
8110701c:	9800141e 	bne	r19,zero,81107070 <__mulsf3+0x210>
81107020:	00c00044 	movi	r3,1
81107024:	003fb706 	br	81106f04 <__reset+0xfb0e6f04>
81107028:	a829883a 	mov	r20,r21
8110702c:	00ffffc4 	movi	r3,-1
81107030:	0009883a 	mov	r4,zero
81107034:	003fdd06 	br	81106fac <__reset+0xfb0e6fac>
81107038:	9009883a 	mov	r4,r18
8110703c:	d9400015 	stw	r5,0(sp)
81107040:	1107e400 	call	81107e40 <__clzsi2>
81107044:	10fffec4 	addi	r3,r2,-5
81107048:	10801d84 	addi	r2,r2,118
8110704c:	90e4983a 	sll	r18,r18,r3
81107050:	00a1c83a 	sub	r16,zero,r2
81107054:	0023883a 	mov	r17,zero
81107058:	002f883a 	mov	r23,zero
8110705c:	d9400017 	ldw	r5,0(sp)
81107060:	003f9a06 	br	81106ecc <__reset+0xfb0e6ecc>
81107064:	04400304 	movi	r17,12
81107068:	05c000c4 	movi	r23,3
8110706c:	003f9706 	br	81106ecc <__reset+0xfb0e6ecc>
81107070:	9809883a 	mov	r4,r19
81107074:	d9800015 	stw	r6,0(sp)
81107078:	1107e400 	call	81107e40 <__clzsi2>
8110707c:	10fffec4 	addi	r3,r2,-5
81107080:	10801d84 	addi	r2,r2,118
81107084:	98e6983a 	sll	r19,r19,r3
81107088:	0085c83a 	sub	r2,zero,r2
8110708c:	0007883a 	mov	r3,zero
81107090:	d9800017 	ldw	r6,0(sp)
81107094:	003f9b06 	br	81106f04 <__reset+0xfb0e6f04>
81107098:	01002034 	movhi	r4,128
8110709c:	0029883a 	mov	r20,zero
811070a0:	213fffc4 	addi	r4,r4,-1
811070a4:	00ffffc4 	movi	r3,-1
811070a8:	003fc006 	br	81106fac <__reset+0xfb0e6fac>
811070ac:	9027883a 	mov	r19,r18
811070b0:	b807883a 	mov	r3,r23
811070b4:	003fb406 	br	81106f88 <__reset+0xfb0e6f88>
811070b8:	9027883a 	mov	r19,r18
811070bc:	e02b883a 	mov	r21,fp
811070c0:	b807883a 	mov	r3,r23
811070c4:	003fb006 	br	81106f88 <__reset+0xfb0e6f88>
811070c8:	9004d43a 	srli	r2,r18,16
811070cc:	9810d43a 	srli	r8,r19,16
811070d0:	94bfffcc 	andi	r18,r18,65535
811070d4:	993fffcc 	andi	r4,r19,65535
811070d8:	910d383a 	mul	r6,r18,r4
811070dc:	20a7383a 	mul	r19,r4,r2
811070e0:	9225383a 	mul	r18,r18,r8
811070e4:	3006d43a 	srli	r3,r6,16
811070e8:	1211383a 	mul	r8,r2,r8
811070ec:	94e5883a 	add	r18,r18,r19
811070f0:	1c87883a 	add	r3,r3,r18
811070f4:	1cc0022e 	bgeu	r3,r19,81107100 <__mulsf3+0x2a0>
811070f8:	00800074 	movhi	r2,1
811070fc:	4091883a 	add	r8,r8,r2
81107100:	1804943a 	slli	r2,r3,16
81107104:	31bfffcc 	andi	r6,r6,65535
81107108:	1806d43a 	srli	r3,r3,16
8110710c:	1185883a 	add	r2,r2,r6
81107110:	102691ba 	slli	r19,r2,6
81107114:	1a07883a 	add	r3,r3,r8
81107118:	1004d6ba 	srli	r2,r2,26
8110711c:	180891ba 	slli	r4,r3,6
81107120:	9826c03a 	cmpne	r19,r19,zero
81107124:	9884b03a 	or	r2,r19,r2
81107128:	1126b03a 	or	r19,r2,r4
8110712c:	9882002c 	andhi	r2,r19,2048
81107130:	10000426 	beq	r2,zero,81107144 <__mulsf3+0x2e4>
81107134:	9804d07a 	srli	r2,r19,1
81107138:	9900004c 	andi	r4,r19,1
8110713c:	3821883a 	mov	r16,r7
81107140:	1126b03a 	or	r19,r2,r4
81107144:	80c01fc4 	addi	r3,r16,127
81107148:	00c0210e 	bge	zero,r3,811071d0 <__mulsf3+0x370>
8110714c:	988001cc 	andi	r2,r19,7
81107150:	10000426 	beq	r2,zero,81107164 <__mulsf3+0x304>
81107154:	988003cc 	andi	r2,r19,15
81107158:	01000104 	movi	r4,4
8110715c:	11000126 	beq	r2,r4,81107164 <__mulsf3+0x304>
81107160:	9927883a 	add	r19,r19,r4
81107164:	9882002c 	andhi	r2,r19,2048
81107168:	10000426 	beq	r2,zero,8110717c <__mulsf3+0x31c>
8110716c:	00be0034 	movhi	r2,63488
81107170:	10bfffc4 	addi	r2,r2,-1
81107174:	80c02004 	addi	r3,r16,128
81107178:	98a6703a 	and	r19,r19,r2
8110717c:	00803f84 	movi	r2,254
81107180:	10ffa916 	blt	r2,r3,81107028 <__reset+0xfb0e7028>
81107184:	980891ba 	slli	r4,r19,6
81107188:	a829883a 	mov	r20,r21
8110718c:	2008d27a 	srli	r4,r4,9
81107190:	003f8606 	br	81106fac <__reset+0xfb0e6fac>
81107194:	9080102c 	andhi	r2,r18,64
81107198:	10000826 	beq	r2,zero,811071bc <__mulsf3+0x35c>
8110719c:	9880102c 	andhi	r2,r19,64
811071a0:	1000061e 	bne	r2,zero,811071bc <__mulsf3+0x35c>
811071a4:	00802034 	movhi	r2,128
811071a8:	99001034 	orhi	r4,r19,64
811071ac:	10bfffc4 	addi	r2,r2,-1
811071b0:	b029883a 	mov	r20,r22
811071b4:	2088703a 	and	r4,r4,r2
811071b8:	003fba06 	br	811070a4 <__reset+0xfb0e70a4>
811071bc:	00802034 	movhi	r2,128
811071c0:	91001034 	orhi	r4,r18,64
811071c4:	10bfffc4 	addi	r2,r2,-1
811071c8:	2088703a 	and	r4,r4,r2
811071cc:	003fb506 	br	811070a4 <__reset+0xfb0e70a4>
811071d0:	00800044 	movi	r2,1
811071d4:	10c7c83a 	sub	r3,r2,r3
811071d8:	008006c4 	movi	r2,27
811071dc:	10ff7016 	blt	r2,r3,81106fa0 <__reset+0xfb0e6fa0>
811071e0:	00800804 	movi	r2,32
811071e4:	10c5c83a 	sub	r2,r2,r3
811071e8:	9884983a 	sll	r2,r19,r2
811071ec:	98c6d83a 	srl	r3,r19,r3
811071f0:	1004c03a 	cmpne	r2,r2,zero
811071f4:	1884b03a 	or	r2,r3,r2
811071f8:	10c001cc 	andi	r3,r2,7
811071fc:	18000426 	beq	r3,zero,81107210 <__mulsf3+0x3b0>
81107200:	10c003cc 	andi	r3,r2,15
81107204:	01000104 	movi	r4,4
81107208:	19000126 	beq	r3,r4,81107210 <__mulsf3+0x3b0>
8110720c:	1105883a 	add	r2,r2,r4
81107210:	10c1002c 	andhi	r3,r2,1024
81107214:	18000626 	beq	r3,zero,81107230 <__mulsf3+0x3d0>
81107218:	a829883a 	mov	r20,r21
8110721c:	00c00044 	movi	r3,1
81107220:	0009883a 	mov	r4,zero
81107224:	003f6106 	br	81106fac <__reset+0xfb0e6fac>
81107228:	3821883a 	mov	r16,r7
8110722c:	003fc506 	br	81107144 <__reset+0xfb0e7144>
81107230:	100491ba 	slli	r2,r2,6
81107234:	a829883a 	mov	r20,r21
81107238:	0007883a 	mov	r3,zero
8110723c:	1008d27a 	srli	r4,r2,9
81107240:	003f5a06 	br	81106fac <__reset+0xfb0e6fac>
81107244:	00802034 	movhi	r2,128
81107248:	99001034 	orhi	r4,r19,64
8110724c:	10bfffc4 	addi	r2,r2,-1
81107250:	a829883a 	mov	r20,r21
81107254:	2088703a 	and	r4,r4,r2
81107258:	003f9206 	br	811070a4 <__reset+0xfb0e70a4>

8110725c <__floatsisf>:
8110725c:	defffd04 	addi	sp,sp,-12
81107260:	dfc00215 	stw	ra,8(sp)
81107264:	dc400115 	stw	r17,4(sp)
81107268:	dc000015 	stw	r16,0(sp)
8110726c:	20003526 	beq	r4,zero,81107344 <__floatsisf+0xe8>
81107270:	2021883a 	mov	r16,r4
81107274:	2022d7fa 	srli	r17,r4,31
81107278:	20003616 	blt	r4,zero,81107354 <__floatsisf+0xf8>
8110727c:	8009883a 	mov	r4,r16
81107280:	1107e400 	call	81107e40 <__clzsi2>
81107284:	00c02784 	movi	r3,158
81107288:	1887c83a 	sub	r3,r3,r2
8110728c:	01002584 	movi	r4,150
81107290:	20c01416 	blt	r4,r3,811072e4 <__floatsisf+0x88>
81107294:	20c9c83a 	sub	r4,r4,r3
81107298:	8120983a 	sll	r16,r16,r4
8110729c:	00802034 	movhi	r2,128
811072a0:	10bfffc4 	addi	r2,r2,-1
811072a4:	8809883a 	mov	r4,r17
811072a8:	80a0703a 	and	r16,r16,r2
811072ac:	18803fcc 	andi	r2,r3,255
811072b0:	100695fa 	slli	r3,r2,23
811072b4:	20803fcc 	andi	r2,r4,255
811072b8:	100897fa 	slli	r4,r2,31
811072bc:	00802034 	movhi	r2,128
811072c0:	10bfffc4 	addi	r2,r2,-1
811072c4:	8084703a 	and	r2,r16,r2
811072c8:	10c4b03a 	or	r2,r2,r3
811072cc:	1104b03a 	or	r2,r2,r4
811072d0:	dfc00217 	ldw	ra,8(sp)
811072d4:	dc400117 	ldw	r17,4(sp)
811072d8:	dc000017 	ldw	r16,0(sp)
811072dc:	dec00304 	addi	sp,sp,12
811072e0:	f800283a 	ret
811072e4:	01002644 	movi	r4,153
811072e8:	20c01c16 	blt	r4,r3,8110735c <__floatsisf+0x100>
811072ec:	20c9c83a 	sub	r4,r4,r3
811072f0:	8120983a 	sll	r16,r16,r4
811072f4:	013f0034 	movhi	r4,64512
811072f8:	213fffc4 	addi	r4,r4,-1
811072fc:	814001cc 	andi	r5,r16,7
81107300:	8108703a 	and	r4,r16,r4
81107304:	28000426 	beq	r5,zero,81107318 <__floatsisf+0xbc>
81107308:	840003cc 	andi	r16,r16,15
8110730c:	01400104 	movi	r5,4
81107310:	81400126 	beq	r16,r5,81107318 <__floatsisf+0xbc>
81107314:	2149883a 	add	r4,r4,r5
81107318:	2141002c 	andhi	r5,r4,1024
8110731c:	28000526 	beq	r5,zero,81107334 <__floatsisf+0xd8>
81107320:	00c027c4 	movi	r3,159
81107324:	1887c83a 	sub	r3,r3,r2
81107328:	00bf0034 	movhi	r2,64512
8110732c:	10bfffc4 	addi	r2,r2,-1
81107330:	2088703a 	and	r4,r4,r2
81107334:	202091ba 	slli	r16,r4,6
81107338:	8809883a 	mov	r4,r17
8110733c:	8020d27a 	srli	r16,r16,9
81107340:	003fda06 	br	811072ac <__reset+0xfb0e72ac>
81107344:	0009883a 	mov	r4,zero
81107348:	0007883a 	mov	r3,zero
8110734c:	0021883a 	mov	r16,zero
81107350:	003fd606 	br	811072ac <__reset+0xfb0e72ac>
81107354:	0121c83a 	sub	r16,zero,r4
81107358:	003fc806 	br	8110727c <__reset+0xfb0e727c>
8110735c:	01002e44 	movi	r4,185
81107360:	20c9c83a 	sub	r4,r4,r3
81107364:	01400144 	movi	r5,5
81107368:	8108983a 	sll	r4,r16,r4
8110736c:	288bc83a 	sub	r5,r5,r2
81107370:	8160d83a 	srl	r16,r16,r5
81107374:	2008c03a 	cmpne	r4,r4,zero
81107378:	8120b03a 	or	r16,r16,r4
8110737c:	003fdd06 	br	811072f4 <__reset+0xfb0e72f4>

81107380 <__floatunsisf>:
81107380:	defffe04 	addi	sp,sp,-8
81107384:	dfc00115 	stw	ra,4(sp)
81107388:	dc000015 	stw	r16,0(sp)
8110738c:	20002c26 	beq	r4,zero,81107440 <__floatunsisf+0xc0>
81107390:	2021883a 	mov	r16,r4
81107394:	1107e400 	call	81107e40 <__clzsi2>
81107398:	00c02784 	movi	r3,158
8110739c:	1887c83a 	sub	r3,r3,r2
811073a0:	01002584 	movi	r4,150
811073a4:	20c00f16 	blt	r4,r3,811073e4 <__floatunsisf+0x64>
811073a8:	20c9c83a 	sub	r4,r4,r3
811073ac:	8108983a 	sll	r4,r16,r4
811073b0:	00802034 	movhi	r2,128
811073b4:	10bfffc4 	addi	r2,r2,-1
811073b8:	2088703a 	and	r4,r4,r2
811073bc:	18803fcc 	andi	r2,r3,255
811073c0:	100695fa 	slli	r3,r2,23
811073c4:	00802034 	movhi	r2,128
811073c8:	10bfffc4 	addi	r2,r2,-1
811073cc:	2084703a 	and	r2,r4,r2
811073d0:	10c4b03a 	or	r2,r2,r3
811073d4:	dfc00117 	ldw	ra,4(sp)
811073d8:	dc000017 	ldw	r16,0(sp)
811073dc:	dec00204 	addi	sp,sp,8
811073e0:	f800283a 	ret
811073e4:	01002644 	movi	r4,153
811073e8:	20c01816 	blt	r4,r3,8110744c <__floatunsisf+0xcc>
811073ec:	20c9c83a 	sub	r4,r4,r3
811073f0:	8108983a 	sll	r4,r16,r4
811073f4:	017f0034 	movhi	r5,64512
811073f8:	297fffc4 	addi	r5,r5,-1
811073fc:	218001cc 	andi	r6,r4,7
81107400:	214a703a 	and	r5,r4,r5
81107404:	30000426 	beq	r6,zero,81107418 <__floatunsisf+0x98>
81107408:	210003cc 	andi	r4,r4,15
8110740c:	01800104 	movi	r6,4
81107410:	21800126 	beq	r4,r6,81107418 <__floatunsisf+0x98>
81107414:	298b883a 	add	r5,r5,r6
81107418:	2901002c 	andhi	r4,r5,1024
8110741c:	20000526 	beq	r4,zero,81107434 <__floatunsisf+0xb4>
81107420:	00c027c4 	movi	r3,159
81107424:	1887c83a 	sub	r3,r3,r2
81107428:	00bf0034 	movhi	r2,64512
8110742c:	10bfffc4 	addi	r2,r2,-1
81107430:	288a703a 	and	r5,r5,r2
81107434:	280891ba 	slli	r4,r5,6
81107438:	2008d27a 	srli	r4,r4,9
8110743c:	003fdf06 	br	811073bc <__reset+0xfb0e73bc>
81107440:	0007883a 	mov	r3,zero
81107444:	0009883a 	mov	r4,zero
81107448:	003fdc06 	br	811073bc <__reset+0xfb0e73bc>
8110744c:	01402e44 	movi	r5,185
81107450:	28cbc83a 	sub	r5,r5,r3
81107454:	01000144 	movi	r4,5
81107458:	2089c83a 	sub	r4,r4,r2
8110745c:	814a983a 	sll	r5,r16,r5
81107460:	8108d83a 	srl	r4,r16,r4
81107464:	2820c03a 	cmpne	r16,r5,zero
81107468:	2408b03a 	or	r4,r4,r16
8110746c:	003fe106 	br	811073f4 <__reset+0xfb0e73f4>

81107470 <__muldf3>:
81107470:	defff304 	addi	sp,sp,-52
81107474:	2804d53a 	srli	r2,r5,20
81107478:	dd800915 	stw	r22,36(sp)
8110747c:	282cd7fa 	srli	r22,r5,31
81107480:	dc000315 	stw	r16,12(sp)
81107484:	04000434 	movhi	r16,16
81107488:	dd400815 	stw	r21,32(sp)
8110748c:	dc800515 	stw	r18,20(sp)
81107490:	843fffc4 	addi	r16,r16,-1
81107494:	dfc00c15 	stw	ra,48(sp)
81107498:	df000b15 	stw	fp,44(sp)
8110749c:	ddc00a15 	stw	r23,40(sp)
811074a0:	dd000715 	stw	r20,28(sp)
811074a4:	dcc00615 	stw	r19,24(sp)
811074a8:	dc400415 	stw	r17,16(sp)
811074ac:	1481ffcc 	andi	r18,r2,2047
811074b0:	2c20703a 	and	r16,r5,r16
811074b4:	b02b883a 	mov	r21,r22
811074b8:	b2403fcc 	andi	r9,r22,255
811074bc:	90006026 	beq	r18,zero,81107640 <__muldf3+0x1d0>
811074c0:	0081ffc4 	movi	r2,2047
811074c4:	2029883a 	mov	r20,r4
811074c8:	90803626 	beq	r18,r2,811075a4 <__muldf3+0x134>
811074cc:	80800434 	orhi	r2,r16,16
811074d0:	100490fa 	slli	r2,r2,3
811074d4:	2020d77a 	srli	r16,r4,29
811074d8:	202890fa 	slli	r20,r4,3
811074dc:	94bf0044 	addi	r18,r18,-1023
811074e0:	80a0b03a 	or	r16,r16,r2
811074e4:	0027883a 	mov	r19,zero
811074e8:	0039883a 	mov	fp,zero
811074ec:	3804d53a 	srli	r2,r7,20
811074f0:	382ed7fa 	srli	r23,r7,31
811074f4:	04400434 	movhi	r17,16
811074f8:	8c7fffc4 	addi	r17,r17,-1
811074fc:	1081ffcc 	andi	r2,r2,2047
81107500:	3011883a 	mov	r8,r6
81107504:	3c62703a 	and	r17,r7,r17
81107508:	ba803fcc 	andi	r10,r23,255
8110750c:	10006d26 	beq	r2,zero,811076c4 <__muldf3+0x254>
81107510:	00c1ffc4 	movi	r3,2047
81107514:	10c06526 	beq	r2,r3,811076ac <__muldf3+0x23c>
81107518:	88c00434 	orhi	r3,r17,16
8110751c:	180690fa 	slli	r3,r3,3
81107520:	3022d77a 	srli	r17,r6,29
81107524:	301090fa 	slli	r8,r6,3
81107528:	10bf0044 	addi	r2,r2,-1023
8110752c:	88e2b03a 	or	r17,r17,r3
81107530:	000b883a 	mov	r5,zero
81107534:	9085883a 	add	r2,r18,r2
81107538:	2cc8b03a 	or	r4,r5,r19
8110753c:	00c003c4 	movi	r3,15
81107540:	bdacf03a 	xor	r22,r23,r22
81107544:	12c00044 	addi	r11,r2,1
81107548:	19009936 	bltu	r3,r4,811077b0 <__muldf3+0x340>
8110754c:	200890ba 	slli	r4,r4,2
81107550:	00e04434 	movhi	r3,33040
81107554:	18dd5904 	addi	r3,r3,30052
81107558:	20c9883a 	add	r4,r4,r3
8110755c:	20c00017 	ldw	r3,0(r4)
81107560:	1800683a 	jmp	r3
81107564:	811077b0 	cmpltui	r4,r16,16862
81107568:	811075c4 	addi	r4,r16,16855
8110756c:	811075c4 	addi	r4,r16,16855
81107570:	811075c0 	call	8811075c <__reset+0x20f075c>
81107574:	8110778c 	andi	r4,r16,16862
81107578:	8110778c 	andi	r4,r16,16862
8110757c:	81107774 	orhi	r4,r16,16861
81107580:	811075c0 	call	8811075c <__reset+0x20f075c>
81107584:	8110778c 	andi	r4,r16,16862
81107588:	81107774 	orhi	r4,r16,16861
8110758c:	8110778c 	andi	r4,r16,16862
81107590:	811075c0 	call	8811075c <__reset+0x20f075c>
81107594:	8110779c 	xori	r4,r16,16862
81107598:	8110779c 	xori	r4,r16,16862
8110759c:	8110779c 	xori	r4,r16,16862
811075a0:	811079b8 	rdprs	r4,r16,16870
811075a4:	2404b03a 	or	r2,r4,r16
811075a8:	10006f1e 	bne	r2,zero,81107768 <__muldf3+0x2f8>
811075ac:	04c00204 	movi	r19,8
811075b0:	0021883a 	mov	r16,zero
811075b4:	0029883a 	mov	r20,zero
811075b8:	07000084 	movi	fp,2
811075bc:	003fcb06 	br	811074ec <__reset+0xfb0e74ec>
811075c0:	502d883a 	mov	r22,r10
811075c4:	00800084 	movi	r2,2
811075c8:	28805726 	beq	r5,r2,81107728 <__muldf3+0x2b8>
811075cc:	008000c4 	movi	r2,3
811075d0:	28816626 	beq	r5,r2,81107b6c <__muldf3+0x6fc>
811075d4:	00800044 	movi	r2,1
811075d8:	2881411e 	bne	r5,r2,81107ae0 <__muldf3+0x670>
811075dc:	b02b883a 	mov	r21,r22
811075e0:	0005883a 	mov	r2,zero
811075e4:	000b883a 	mov	r5,zero
811075e8:	0029883a 	mov	r20,zero
811075ec:	1004953a 	slli	r2,r2,20
811075f0:	a8c03fcc 	andi	r3,r21,255
811075f4:	04400434 	movhi	r17,16
811075f8:	8c7fffc4 	addi	r17,r17,-1
811075fc:	180697fa 	slli	r3,r3,31
81107600:	2c4a703a 	and	r5,r5,r17
81107604:	288ab03a 	or	r5,r5,r2
81107608:	28c6b03a 	or	r3,r5,r3
8110760c:	a005883a 	mov	r2,r20
81107610:	dfc00c17 	ldw	ra,48(sp)
81107614:	df000b17 	ldw	fp,44(sp)
81107618:	ddc00a17 	ldw	r23,40(sp)
8110761c:	dd800917 	ldw	r22,36(sp)
81107620:	dd400817 	ldw	r21,32(sp)
81107624:	dd000717 	ldw	r20,28(sp)
81107628:	dcc00617 	ldw	r19,24(sp)
8110762c:	dc800517 	ldw	r18,20(sp)
81107630:	dc400417 	ldw	r17,16(sp)
81107634:	dc000317 	ldw	r16,12(sp)
81107638:	dec00d04 	addi	sp,sp,52
8110763c:	f800283a 	ret
81107640:	2404b03a 	or	r2,r4,r16
81107644:	2027883a 	mov	r19,r4
81107648:	10004226 	beq	r2,zero,81107754 <__muldf3+0x2e4>
8110764c:	8000fc26 	beq	r16,zero,81107a40 <__muldf3+0x5d0>
81107650:	8009883a 	mov	r4,r16
81107654:	d9800215 	stw	r6,8(sp)
81107658:	d9c00015 	stw	r7,0(sp)
8110765c:	da400115 	stw	r9,4(sp)
81107660:	1107e400 	call	81107e40 <__clzsi2>
81107664:	d9800217 	ldw	r6,8(sp)
81107668:	d9c00017 	ldw	r7,0(sp)
8110766c:	da400117 	ldw	r9,4(sp)
81107670:	113ffd44 	addi	r4,r2,-11
81107674:	00c00704 	movi	r3,28
81107678:	1900ed16 	blt	r3,r4,81107a30 <__muldf3+0x5c0>
8110767c:	00c00744 	movi	r3,29
81107680:	147ffe04 	addi	r17,r2,-8
81107684:	1907c83a 	sub	r3,r3,r4
81107688:	8460983a 	sll	r16,r16,r17
8110768c:	98c6d83a 	srl	r3,r19,r3
81107690:	9c68983a 	sll	r20,r19,r17
81107694:	1c20b03a 	or	r16,r3,r16
81107698:	1080fcc4 	addi	r2,r2,1011
8110769c:	00a5c83a 	sub	r18,zero,r2
811076a0:	0027883a 	mov	r19,zero
811076a4:	0039883a 	mov	fp,zero
811076a8:	003f9006 	br	811074ec <__reset+0xfb0e74ec>
811076ac:	3446b03a 	or	r3,r6,r17
811076b0:	1800261e 	bne	r3,zero,8110774c <__muldf3+0x2dc>
811076b4:	0023883a 	mov	r17,zero
811076b8:	0011883a 	mov	r8,zero
811076bc:	01400084 	movi	r5,2
811076c0:	003f9c06 	br	81107534 <__reset+0xfb0e7534>
811076c4:	3446b03a 	or	r3,r6,r17
811076c8:	18001c26 	beq	r3,zero,8110773c <__muldf3+0x2cc>
811076cc:	8800ce26 	beq	r17,zero,81107a08 <__muldf3+0x598>
811076d0:	8809883a 	mov	r4,r17
811076d4:	d9800215 	stw	r6,8(sp)
811076d8:	da400115 	stw	r9,4(sp)
811076dc:	da800015 	stw	r10,0(sp)
811076e0:	1107e400 	call	81107e40 <__clzsi2>
811076e4:	d9800217 	ldw	r6,8(sp)
811076e8:	da400117 	ldw	r9,4(sp)
811076ec:	da800017 	ldw	r10,0(sp)
811076f0:	113ffd44 	addi	r4,r2,-11
811076f4:	00c00704 	movi	r3,28
811076f8:	1900bf16 	blt	r3,r4,811079f8 <__muldf3+0x588>
811076fc:	00c00744 	movi	r3,29
81107700:	123ffe04 	addi	r8,r2,-8
81107704:	1907c83a 	sub	r3,r3,r4
81107708:	8a22983a 	sll	r17,r17,r8
8110770c:	30c6d83a 	srl	r3,r6,r3
81107710:	3210983a 	sll	r8,r6,r8
81107714:	1c62b03a 	or	r17,r3,r17
81107718:	1080fcc4 	addi	r2,r2,1011
8110771c:	0085c83a 	sub	r2,zero,r2
81107720:	000b883a 	mov	r5,zero
81107724:	003f8306 	br	81107534 <__reset+0xfb0e7534>
81107728:	b02b883a 	mov	r21,r22
8110772c:	0081ffc4 	movi	r2,2047
81107730:	000b883a 	mov	r5,zero
81107734:	0029883a 	mov	r20,zero
81107738:	003fac06 	br	811075ec <__reset+0xfb0e75ec>
8110773c:	0023883a 	mov	r17,zero
81107740:	0011883a 	mov	r8,zero
81107744:	01400044 	movi	r5,1
81107748:	003f7a06 	br	81107534 <__reset+0xfb0e7534>
8110774c:	014000c4 	movi	r5,3
81107750:	003f7806 	br	81107534 <__reset+0xfb0e7534>
81107754:	04c00104 	movi	r19,4
81107758:	0021883a 	mov	r16,zero
8110775c:	0029883a 	mov	r20,zero
81107760:	07000044 	movi	fp,1
81107764:	003f6106 	br	811074ec <__reset+0xfb0e74ec>
81107768:	04c00304 	movi	r19,12
8110776c:	070000c4 	movi	fp,3
81107770:	003f5e06 	br	811074ec <__reset+0xfb0e74ec>
81107774:	01400434 	movhi	r5,16
81107778:	002b883a 	mov	r21,zero
8110777c:	297fffc4 	addi	r5,r5,-1
81107780:	053fffc4 	movi	r20,-1
81107784:	0081ffc4 	movi	r2,2047
81107788:	003f9806 	br	811075ec <__reset+0xfb0e75ec>
8110778c:	8023883a 	mov	r17,r16
81107790:	a011883a 	mov	r8,r20
81107794:	e00b883a 	mov	r5,fp
81107798:	003f8a06 	br	811075c4 <__reset+0xfb0e75c4>
8110779c:	8023883a 	mov	r17,r16
811077a0:	a011883a 	mov	r8,r20
811077a4:	482d883a 	mov	r22,r9
811077a8:	e00b883a 	mov	r5,fp
811077ac:	003f8506 	br	811075c4 <__reset+0xfb0e75c4>
811077b0:	a00ad43a 	srli	r5,r20,16
811077b4:	401ad43a 	srli	r13,r8,16
811077b8:	a53fffcc 	andi	r20,r20,65535
811077bc:	423fffcc 	andi	r8,r8,65535
811077c0:	4519383a 	mul	r12,r8,r20
811077c4:	4147383a 	mul	r3,r8,r5
811077c8:	6d09383a 	mul	r4,r13,r20
811077cc:	600cd43a 	srli	r6,r12,16
811077d0:	2b5d383a 	mul	r14,r5,r13
811077d4:	20c9883a 	add	r4,r4,r3
811077d8:	310d883a 	add	r6,r6,r4
811077dc:	30c0022e 	bgeu	r6,r3,811077e8 <__muldf3+0x378>
811077e0:	00c00074 	movhi	r3,1
811077e4:	70dd883a 	add	r14,r14,r3
811077e8:	8826d43a 	srli	r19,r17,16
811077ec:	8bffffcc 	andi	r15,r17,65535
811077f0:	7d23383a 	mul	r17,r15,r20
811077f4:	7949383a 	mul	r4,r15,r5
811077f8:	9d29383a 	mul	r20,r19,r20
811077fc:	8814d43a 	srli	r10,r17,16
81107800:	3012943a 	slli	r9,r6,16
81107804:	a129883a 	add	r20,r20,r4
81107808:	633fffcc 	andi	r12,r12,65535
8110780c:	5515883a 	add	r10,r10,r20
81107810:	3006d43a 	srli	r3,r6,16
81107814:	4b13883a 	add	r9,r9,r12
81107818:	2ccb383a 	mul	r5,r5,r19
8110781c:	5100022e 	bgeu	r10,r4,81107828 <__muldf3+0x3b8>
81107820:	01000074 	movhi	r4,1
81107824:	290b883a 	add	r5,r5,r4
81107828:	802ad43a 	srli	r21,r16,16
8110782c:	843fffcc 	andi	r16,r16,65535
81107830:	440d383a 	mul	r6,r8,r16
81107834:	4565383a 	mul	r18,r8,r21
81107838:	8349383a 	mul	r4,r16,r13
8110783c:	500e943a 	slli	r7,r10,16
81107840:	3010d43a 	srli	r8,r6,16
81107844:	5028d43a 	srli	r20,r10,16
81107848:	2489883a 	add	r4,r4,r18
8110784c:	8abfffcc 	andi	r10,r17,65535
81107850:	3a95883a 	add	r10,r7,r10
81107854:	4119883a 	add	r12,r8,r4
81107858:	a169883a 	add	r20,r20,r5
8110785c:	1a87883a 	add	r3,r3,r10
81107860:	6d5b383a 	mul	r13,r13,r21
81107864:	6480022e 	bgeu	r12,r18,81107870 <__muldf3+0x400>
81107868:	01000074 	movhi	r4,1
8110786c:	691b883a 	add	r13,r13,r4
81107870:	7c25383a 	mul	r18,r15,r16
81107874:	7d4b383a 	mul	r5,r15,r21
81107878:	84cf383a 	mul	r7,r16,r19
8110787c:	901ed43a 	srli	r15,r18,16
81107880:	6008d43a 	srli	r4,r12,16
81107884:	6010943a 	slli	r8,r12,16
81107888:	394f883a 	add	r7,r7,r5
8110788c:	333fffcc 	andi	r12,r6,65535
81107890:	79df883a 	add	r15,r15,r7
81107894:	235b883a 	add	r13,r4,r13
81107898:	9d63383a 	mul	r17,r19,r21
8110789c:	4309883a 	add	r4,r8,r12
811078a0:	7940022e 	bgeu	r15,r5,811078ac <__muldf3+0x43c>
811078a4:	01400074 	movhi	r5,1
811078a8:	8963883a 	add	r17,r17,r5
811078ac:	780a943a 	slli	r5,r15,16
811078b0:	91bfffcc 	andi	r6,r18,65535
811078b4:	70c7883a 	add	r3,r14,r3
811078b8:	298d883a 	add	r6,r5,r6
811078bc:	1a8f803a 	cmpltu	r7,r3,r10
811078c0:	350b883a 	add	r5,r6,r20
811078c4:	20c7883a 	add	r3,r4,r3
811078c8:	3955883a 	add	r10,r7,r5
811078cc:	1909803a 	cmpltu	r4,r3,r4
811078d0:	6a91883a 	add	r8,r13,r10
811078d4:	780cd43a 	srli	r6,r15,16
811078d8:	2219883a 	add	r12,r4,r8
811078dc:	2d0b803a 	cmpltu	r5,r5,r20
811078e0:	51cf803a 	cmpltu	r7,r10,r7
811078e4:	29ceb03a 	or	r7,r5,r7
811078e8:	4351803a 	cmpltu	r8,r8,r13
811078ec:	610b803a 	cmpltu	r5,r12,r4
811078f0:	4148b03a 	or	r4,r8,r5
811078f4:	398f883a 	add	r7,r7,r6
811078f8:	3909883a 	add	r4,r7,r4
811078fc:	1810927a 	slli	r8,r3,9
81107900:	2449883a 	add	r4,r4,r17
81107904:	2008927a 	slli	r4,r4,9
81107908:	6022d5fa 	srli	r17,r12,23
8110790c:	1806d5fa 	srli	r3,r3,23
81107910:	4252b03a 	or	r9,r8,r9
81107914:	600a927a 	slli	r5,r12,9
81107918:	4810c03a 	cmpne	r8,r9,zero
8110791c:	2462b03a 	or	r17,r4,r17
81107920:	40c6b03a 	or	r3,r8,r3
81107924:	8900402c 	andhi	r4,r17,256
81107928:	1950b03a 	or	r8,r3,r5
8110792c:	20000726 	beq	r4,zero,8110794c <__muldf3+0x4dc>
81107930:	4006d07a 	srli	r3,r8,1
81107934:	880497fa 	slli	r2,r17,31
81107938:	4200004c 	andi	r8,r8,1
8110793c:	8822d07a 	srli	r17,r17,1
81107940:	1a10b03a 	or	r8,r3,r8
81107944:	1210b03a 	or	r8,r2,r8
81107948:	5805883a 	mov	r2,r11
8110794c:	1140ffc4 	addi	r5,r2,1023
81107950:	0140440e 	bge	zero,r5,81107a64 <__muldf3+0x5f4>
81107954:	40c001cc 	andi	r3,r8,7
81107958:	18000726 	beq	r3,zero,81107978 <__muldf3+0x508>
8110795c:	40c003cc 	andi	r3,r8,15
81107960:	01000104 	movi	r4,4
81107964:	19000426 	beq	r3,r4,81107978 <__muldf3+0x508>
81107968:	4107883a 	add	r3,r8,r4
8110796c:	1a11803a 	cmpltu	r8,r3,r8
81107970:	8a23883a 	add	r17,r17,r8
81107974:	1811883a 	mov	r8,r3
81107978:	88c0402c 	andhi	r3,r17,256
8110797c:	18000426 	beq	r3,zero,81107990 <__muldf3+0x520>
81107980:	11410004 	addi	r5,r2,1024
81107984:	00bfc034 	movhi	r2,65280
81107988:	10bfffc4 	addi	r2,r2,-1
8110798c:	88a2703a 	and	r17,r17,r2
81107990:	0081ff84 	movi	r2,2046
81107994:	117f6416 	blt	r2,r5,81107728 <__reset+0xfb0e7728>
81107998:	8828977a 	slli	r20,r17,29
8110799c:	4010d0fa 	srli	r8,r8,3
811079a0:	8822927a 	slli	r17,r17,9
811079a4:	2881ffcc 	andi	r2,r5,2047
811079a8:	a228b03a 	or	r20,r20,r8
811079ac:	880ad33a 	srli	r5,r17,12
811079b0:	b02b883a 	mov	r21,r22
811079b4:	003f0d06 	br	811075ec <__reset+0xfb0e75ec>
811079b8:	8080022c 	andhi	r2,r16,8
811079bc:	10000926 	beq	r2,zero,811079e4 <__muldf3+0x574>
811079c0:	8880022c 	andhi	r2,r17,8
811079c4:	1000071e 	bne	r2,zero,811079e4 <__muldf3+0x574>
811079c8:	00800434 	movhi	r2,16
811079cc:	89400234 	orhi	r5,r17,8
811079d0:	10bfffc4 	addi	r2,r2,-1
811079d4:	b82b883a 	mov	r21,r23
811079d8:	288a703a 	and	r5,r5,r2
811079dc:	4029883a 	mov	r20,r8
811079e0:	003f6806 	br	81107784 <__reset+0xfb0e7784>
811079e4:	00800434 	movhi	r2,16
811079e8:	81400234 	orhi	r5,r16,8
811079ec:	10bfffc4 	addi	r2,r2,-1
811079f0:	288a703a 	and	r5,r5,r2
811079f4:	003f6306 	br	81107784 <__reset+0xfb0e7784>
811079f8:	147ff604 	addi	r17,r2,-40
811079fc:	3462983a 	sll	r17,r6,r17
81107a00:	0011883a 	mov	r8,zero
81107a04:	003f4406 	br	81107718 <__reset+0xfb0e7718>
81107a08:	3009883a 	mov	r4,r6
81107a0c:	d9800215 	stw	r6,8(sp)
81107a10:	da400115 	stw	r9,4(sp)
81107a14:	da800015 	stw	r10,0(sp)
81107a18:	1107e400 	call	81107e40 <__clzsi2>
81107a1c:	10800804 	addi	r2,r2,32
81107a20:	da800017 	ldw	r10,0(sp)
81107a24:	da400117 	ldw	r9,4(sp)
81107a28:	d9800217 	ldw	r6,8(sp)
81107a2c:	003f3006 	br	811076f0 <__reset+0xfb0e76f0>
81107a30:	143ff604 	addi	r16,r2,-40
81107a34:	9c20983a 	sll	r16,r19,r16
81107a38:	0029883a 	mov	r20,zero
81107a3c:	003f1606 	br	81107698 <__reset+0xfb0e7698>
81107a40:	d9800215 	stw	r6,8(sp)
81107a44:	d9c00015 	stw	r7,0(sp)
81107a48:	da400115 	stw	r9,4(sp)
81107a4c:	1107e400 	call	81107e40 <__clzsi2>
81107a50:	10800804 	addi	r2,r2,32
81107a54:	da400117 	ldw	r9,4(sp)
81107a58:	d9c00017 	ldw	r7,0(sp)
81107a5c:	d9800217 	ldw	r6,8(sp)
81107a60:	003f0306 	br	81107670 <__reset+0xfb0e7670>
81107a64:	00c00044 	movi	r3,1
81107a68:	1947c83a 	sub	r3,r3,r5
81107a6c:	00800e04 	movi	r2,56
81107a70:	10feda16 	blt	r2,r3,811075dc <__reset+0xfb0e75dc>
81107a74:	008007c4 	movi	r2,31
81107a78:	10c01b16 	blt	r2,r3,81107ae8 <__muldf3+0x678>
81107a7c:	00800804 	movi	r2,32
81107a80:	10c5c83a 	sub	r2,r2,r3
81107a84:	888a983a 	sll	r5,r17,r2
81107a88:	40c8d83a 	srl	r4,r8,r3
81107a8c:	4084983a 	sll	r2,r8,r2
81107a90:	88e2d83a 	srl	r17,r17,r3
81107a94:	2906b03a 	or	r3,r5,r4
81107a98:	1004c03a 	cmpne	r2,r2,zero
81107a9c:	1886b03a 	or	r3,r3,r2
81107aa0:	188001cc 	andi	r2,r3,7
81107aa4:	10000726 	beq	r2,zero,81107ac4 <__muldf3+0x654>
81107aa8:	188003cc 	andi	r2,r3,15
81107aac:	01000104 	movi	r4,4
81107ab0:	11000426 	beq	r2,r4,81107ac4 <__muldf3+0x654>
81107ab4:	1805883a 	mov	r2,r3
81107ab8:	10c00104 	addi	r3,r2,4
81107abc:	1885803a 	cmpltu	r2,r3,r2
81107ac0:	88a3883a 	add	r17,r17,r2
81107ac4:	8880202c 	andhi	r2,r17,128
81107ac8:	10001c26 	beq	r2,zero,81107b3c <__muldf3+0x6cc>
81107acc:	b02b883a 	mov	r21,r22
81107ad0:	00800044 	movi	r2,1
81107ad4:	000b883a 	mov	r5,zero
81107ad8:	0029883a 	mov	r20,zero
81107adc:	003ec306 	br	811075ec <__reset+0xfb0e75ec>
81107ae0:	5805883a 	mov	r2,r11
81107ae4:	003f9906 	br	8110794c <__reset+0xfb0e794c>
81107ae8:	00bff844 	movi	r2,-31
81107aec:	1145c83a 	sub	r2,r2,r5
81107af0:	8888d83a 	srl	r4,r17,r2
81107af4:	00800804 	movi	r2,32
81107af8:	18801a26 	beq	r3,r2,81107b64 <__muldf3+0x6f4>
81107afc:	00801004 	movi	r2,64
81107b00:	10c5c83a 	sub	r2,r2,r3
81107b04:	8884983a 	sll	r2,r17,r2
81107b08:	1204b03a 	or	r2,r2,r8
81107b0c:	1004c03a 	cmpne	r2,r2,zero
81107b10:	2084b03a 	or	r2,r4,r2
81107b14:	144001cc 	andi	r17,r2,7
81107b18:	88000d1e 	bne	r17,zero,81107b50 <__muldf3+0x6e0>
81107b1c:	000b883a 	mov	r5,zero
81107b20:	1028d0fa 	srli	r20,r2,3
81107b24:	b02b883a 	mov	r21,r22
81107b28:	0005883a 	mov	r2,zero
81107b2c:	a468b03a 	or	r20,r20,r17
81107b30:	003eae06 	br	811075ec <__reset+0xfb0e75ec>
81107b34:	1007883a 	mov	r3,r2
81107b38:	0023883a 	mov	r17,zero
81107b3c:	880a927a 	slli	r5,r17,9
81107b40:	1805883a 	mov	r2,r3
81107b44:	8822977a 	slli	r17,r17,29
81107b48:	280ad33a 	srli	r5,r5,12
81107b4c:	003ff406 	br	81107b20 <__reset+0xfb0e7b20>
81107b50:	10c003cc 	andi	r3,r2,15
81107b54:	01000104 	movi	r4,4
81107b58:	193ff626 	beq	r3,r4,81107b34 <__reset+0xfb0e7b34>
81107b5c:	0023883a 	mov	r17,zero
81107b60:	003fd506 	br	81107ab8 <__reset+0xfb0e7ab8>
81107b64:	0005883a 	mov	r2,zero
81107b68:	003fe706 	br	81107b08 <__reset+0xfb0e7b08>
81107b6c:	00800434 	movhi	r2,16
81107b70:	89400234 	orhi	r5,r17,8
81107b74:	10bfffc4 	addi	r2,r2,-1
81107b78:	b02b883a 	mov	r21,r22
81107b7c:	288a703a 	and	r5,r5,r2
81107b80:	4029883a 	mov	r20,r8
81107b84:	003eff06 	br	81107784 <__reset+0xfb0e7784>

81107b88 <__extendsfdf2>:
81107b88:	200ad5fa 	srli	r5,r4,23
81107b8c:	defffd04 	addi	sp,sp,-12
81107b90:	dc400115 	stw	r17,4(sp)
81107b94:	29403fcc 	andi	r5,r5,255
81107b98:	29800044 	addi	r6,r5,1
81107b9c:	04402034 	movhi	r17,128
81107ba0:	dc000015 	stw	r16,0(sp)
81107ba4:	8c7fffc4 	addi	r17,r17,-1
81107ba8:	dfc00215 	stw	ra,8(sp)
81107bac:	31803fcc 	andi	r6,r6,255
81107bb0:	00800044 	movi	r2,1
81107bb4:	8922703a 	and	r17,r17,r4
81107bb8:	2020d7fa 	srli	r16,r4,31
81107bbc:	1180110e 	bge	r2,r6,81107c04 <__extendsfdf2+0x7c>
81107bc0:	880cd0fa 	srli	r6,r17,3
81107bc4:	8822977a 	slli	r17,r17,29
81107bc8:	2940e004 	addi	r5,r5,896
81107bcc:	2941ffcc 	andi	r5,r5,2047
81107bd0:	2804953a 	slli	r2,r5,20
81107bd4:	01400434 	movhi	r5,16
81107bd8:	800697fa 	slli	r3,r16,31
81107bdc:	297fffc4 	addi	r5,r5,-1
81107be0:	314a703a 	and	r5,r6,r5
81107be4:	288ab03a 	or	r5,r5,r2
81107be8:	28c6b03a 	or	r3,r5,r3
81107bec:	8805883a 	mov	r2,r17
81107bf0:	dfc00217 	ldw	ra,8(sp)
81107bf4:	dc400117 	ldw	r17,4(sp)
81107bf8:	dc000017 	ldw	r16,0(sp)
81107bfc:	dec00304 	addi	sp,sp,12
81107c00:	f800283a 	ret
81107c04:	2800111e 	bne	r5,zero,81107c4c <__extendsfdf2+0xc4>
81107c08:	88001c26 	beq	r17,zero,81107c7c <__extendsfdf2+0xf4>
81107c0c:	8809883a 	mov	r4,r17
81107c10:	1107e400 	call	81107e40 <__clzsi2>
81107c14:	00c00284 	movi	r3,10
81107c18:	18801b16 	blt	r3,r2,81107c88 <__extendsfdf2+0x100>
81107c1c:	018002c4 	movi	r6,11
81107c20:	308dc83a 	sub	r6,r6,r2
81107c24:	11000544 	addi	r4,r2,21
81107c28:	8986d83a 	srl	r3,r17,r6
81107c2c:	8922983a 	sll	r17,r17,r4
81107c30:	0180e244 	movi	r6,905
81107c34:	01400434 	movhi	r5,16
81107c38:	3085c83a 	sub	r2,r6,r2
81107c3c:	297fffc4 	addi	r5,r5,-1
81107c40:	194c703a 	and	r6,r3,r5
81107c44:	1141ffcc 	andi	r5,r2,2047
81107c48:	003fe006 	br	81107bcc <__reset+0xfb0e7bcc>
81107c4c:	88000826 	beq	r17,zero,81107c70 <__extendsfdf2+0xe8>
81107c50:	880cd0fa 	srli	r6,r17,3
81107c54:	00800434 	movhi	r2,16
81107c58:	10bfffc4 	addi	r2,r2,-1
81107c5c:	31800234 	orhi	r6,r6,8
81107c60:	8822977a 	slli	r17,r17,29
81107c64:	308c703a 	and	r6,r6,r2
81107c68:	0141ffc4 	movi	r5,2047
81107c6c:	003fd706 	br	81107bcc <__reset+0xfb0e7bcc>
81107c70:	0141ffc4 	movi	r5,2047
81107c74:	000d883a 	mov	r6,zero
81107c78:	003fd406 	br	81107bcc <__reset+0xfb0e7bcc>
81107c7c:	000b883a 	mov	r5,zero
81107c80:	000d883a 	mov	r6,zero
81107c84:	003fd106 	br	81107bcc <__reset+0xfb0e7bcc>
81107c88:	11bffd44 	addi	r6,r2,-11
81107c8c:	8986983a 	sll	r3,r17,r6
81107c90:	0023883a 	mov	r17,zero
81107c94:	003fe606 	br	81107c30 <__reset+0xfb0e7c30>

81107c98 <__truncdfsf2>:
81107c98:	2810d53a 	srli	r8,r5,20
81107c9c:	01c00434 	movhi	r7,16
81107ca0:	39ffffc4 	addi	r7,r7,-1
81107ca4:	29ce703a 	and	r7,r5,r7
81107ca8:	4201ffcc 	andi	r8,r8,2047
81107cac:	380e90fa 	slli	r7,r7,3
81107cb0:	200cd77a 	srli	r6,r4,29
81107cb4:	42400044 	addi	r9,r8,1
81107cb8:	4a41ffcc 	andi	r9,r9,2047
81107cbc:	00c00044 	movi	r3,1
81107cc0:	280ad7fa 	srli	r5,r5,31
81107cc4:	31ceb03a 	or	r7,r6,r7
81107cc8:	200490fa 	slli	r2,r4,3
81107ccc:	1a40230e 	bge	r3,r9,81107d5c <__truncdfsf2+0xc4>
81107cd0:	40ff2004 	addi	r3,r8,-896
81107cd4:	01803f84 	movi	r6,254
81107cd8:	30c01516 	blt	r6,r3,81107d30 <__truncdfsf2+0x98>
81107cdc:	00c0380e 	bge	zero,r3,81107dc0 <__truncdfsf2+0x128>
81107ce0:	200c91ba 	slli	r6,r4,6
81107ce4:	380e90fa 	slli	r7,r7,3
81107ce8:	1004d77a 	srli	r2,r2,29
81107cec:	300cc03a 	cmpne	r6,r6,zero
81107cf0:	31ccb03a 	or	r6,r6,r7
81107cf4:	308cb03a 	or	r6,r6,r2
81107cf8:	308001cc 	andi	r2,r6,7
81107cfc:	10000426 	beq	r2,zero,81107d10 <__truncdfsf2+0x78>
81107d00:	308003cc 	andi	r2,r6,15
81107d04:	01000104 	movi	r4,4
81107d08:	11000126 	beq	r2,r4,81107d10 <__truncdfsf2+0x78>
81107d0c:	31800104 	addi	r6,r6,4
81107d10:	3081002c 	andhi	r2,r6,1024
81107d14:	10001626 	beq	r2,zero,81107d70 <__truncdfsf2+0xd8>
81107d18:	18c00044 	addi	r3,r3,1
81107d1c:	00803fc4 	movi	r2,255
81107d20:	18800326 	beq	r3,r2,81107d30 <__truncdfsf2+0x98>
81107d24:	300c91ba 	slli	r6,r6,6
81107d28:	300cd27a 	srli	r6,r6,9
81107d2c:	00000206 	br	81107d38 <__truncdfsf2+0xa0>
81107d30:	00ffffc4 	movi	r3,-1
81107d34:	000d883a 	mov	r6,zero
81107d38:	18c03fcc 	andi	r3,r3,255
81107d3c:	180895fa 	slli	r4,r3,23
81107d40:	00c02034 	movhi	r3,128
81107d44:	280a97fa 	slli	r5,r5,31
81107d48:	18ffffc4 	addi	r3,r3,-1
81107d4c:	30c6703a 	and	r3,r6,r3
81107d50:	1906b03a 	or	r3,r3,r4
81107d54:	1944b03a 	or	r2,r3,r5
81107d58:	f800283a 	ret
81107d5c:	40000b1e 	bne	r8,zero,81107d8c <__truncdfsf2+0xf4>
81107d60:	388cb03a 	or	r6,r7,r2
81107d64:	0007883a 	mov	r3,zero
81107d68:	30000426 	beq	r6,zero,81107d7c <__truncdfsf2+0xe4>
81107d6c:	01800144 	movi	r6,5
81107d70:	00803fc4 	movi	r2,255
81107d74:	300cd0fa 	srli	r6,r6,3
81107d78:	18800a26 	beq	r3,r2,81107da4 <__truncdfsf2+0x10c>
81107d7c:	00802034 	movhi	r2,128
81107d80:	10bfffc4 	addi	r2,r2,-1
81107d84:	308c703a 	and	r6,r6,r2
81107d88:	003feb06 	br	81107d38 <__reset+0xfb0e7d38>
81107d8c:	3888b03a 	or	r4,r7,r2
81107d90:	203fe726 	beq	r4,zero,81107d30 <__reset+0xfb0e7d30>
81107d94:	380c90fa 	slli	r6,r7,3
81107d98:	00c03fc4 	movi	r3,255
81107d9c:	31808034 	orhi	r6,r6,512
81107da0:	003fd506 	br	81107cf8 <__reset+0xfb0e7cf8>
81107da4:	303fe226 	beq	r6,zero,81107d30 <__reset+0xfb0e7d30>
81107da8:	00802034 	movhi	r2,128
81107dac:	31801034 	orhi	r6,r6,64
81107db0:	10bfffc4 	addi	r2,r2,-1
81107db4:	00ffffc4 	movi	r3,-1
81107db8:	308c703a 	and	r6,r6,r2
81107dbc:	003fde06 	br	81107d38 <__reset+0xfb0e7d38>
81107dc0:	013ffa44 	movi	r4,-23
81107dc4:	19000e16 	blt	r3,r4,81107e00 <__truncdfsf2+0x168>
81107dc8:	01000784 	movi	r4,30
81107dcc:	20c9c83a 	sub	r4,r4,r3
81107dd0:	018007c4 	movi	r6,31
81107dd4:	39c02034 	orhi	r7,r7,128
81107dd8:	31000b16 	blt	r6,r4,81107e08 <__truncdfsf2+0x170>
81107ddc:	423f2084 	addi	r8,r8,-894
81107de0:	120c983a 	sll	r6,r2,r8
81107de4:	3a0e983a 	sll	r7,r7,r8
81107de8:	1104d83a 	srl	r2,r2,r4
81107dec:	300cc03a 	cmpne	r6,r6,zero
81107df0:	31ceb03a 	or	r7,r6,r7
81107df4:	388cb03a 	or	r6,r7,r2
81107df8:	0007883a 	mov	r3,zero
81107dfc:	003fbe06 	br	81107cf8 <__reset+0xfb0e7cf8>
81107e00:	0007883a 	mov	r3,zero
81107e04:	003fd906 	br	81107d6c <__reset+0xfb0e7d6c>
81107e08:	01bfff84 	movi	r6,-2
81107e0c:	30cdc83a 	sub	r6,r6,r3
81107e10:	00c00804 	movi	r3,32
81107e14:	398cd83a 	srl	r6,r7,r6
81107e18:	20c00726 	beq	r4,r3,81107e38 <__truncdfsf2+0x1a0>
81107e1c:	423f2884 	addi	r8,r8,-862
81107e20:	3a0e983a 	sll	r7,r7,r8
81107e24:	3884b03a 	or	r2,r7,r2
81107e28:	1004c03a 	cmpne	r2,r2,zero
81107e2c:	118cb03a 	or	r6,r2,r6
81107e30:	0007883a 	mov	r3,zero
81107e34:	003fb006 	br	81107cf8 <__reset+0xfb0e7cf8>
81107e38:	000f883a 	mov	r7,zero
81107e3c:	003ff906 	br	81107e24 <__reset+0xfb0e7e24>

81107e40 <__clzsi2>:
81107e40:	00bfffd4 	movui	r2,65535
81107e44:	11000536 	bltu	r2,r4,81107e5c <__clzsi2+0x1c>
81107e48:	00803fc4 	movi	r2,255
81107e4c:	11000f36 	bltu	r2,r4,81107e8c <__clzsi2+0x4c>
81107e50:	00800804 	movi	r2,32
81107e54:	0007883a 	mov	r3,zero
81107e58:	00000506 	br	81107e70 <__clzsi2+0x30>
81107e5c:	00804034 	movhi	r2,256
81107e60:	10bfffc4 	addi	r2,r2,-1
81107e64:	11000c2e 	bgeu	r2,r4,81107e98 <__clzsi2+0x58>
81107e68:	00800204 	movi	r2,8
81107e6c:	00c00604 	movi	r3,24
81107e70:	20c8d83a 	srl	r4,r4,r3
81107e74:	00e044b4 	movhi	r3,33042
81107e78:	18ea78c4 	addi	r3,r3,-22045
81107e7c:	1909883a 	add	r4,r3,r4
81107e80:	20c00003 	ldbu	r3,0(r4)
81107e84:	10c5c83a 	sub	r2,r2,r3
81107e88:	f800283a 	ret
81107e8c:	00800604 	movi	r2,24
81107e90:	00c00204 	movi	r3,8
81107e94:	003ff606 	br	81107e70 <__reset+0xfb0e7e70>
81107e98:	00800404 	movi	r2,16
81107e9c:	1007883a 	mov	r3,r2
81107ea0:	003ff306 	br	81107e70 <__reset+0xfb0e7e70>

81107ea4 <memcpy>:
81107ea4:	defffd04 	addi	sp,sp,-12
81107ea8:	dfc00215 	stw	ra,8(sp)
81107eac:	dc400115 	stw	r17,4(sp)
81107eb0:	dc000015 	stw	r16,0(sp)
81107eb4:	00c003c4 	movi	r3,15
81107eb8:	2005883a 	mov	r2,r4
81107ebc:	1980452e 	bgeu	r3,r6,81107fd4 <memcpy+0x130>
81107ec0:	2906b03a 	or	r3,r5,r4
81107ec4:	18c000cc 	andi	r3,r3,3
81107ec8:	1800441e 	bne	r3,zero,81107fdc <memcpy+0x138>
81107ecc:	347ffc04 	addi	r17,r6,-16
81107ed0:	8822d13a 	srli	r17,r17,4
81107ed4:	28c00104 	addi	r3,r5,4
81107ed8:	23400104 	addi	r13,r4,4
81107edc:	8820913a 	slli	r16,r17,4
81107ee0:	2b000204 	addi	r12,r5,8
81107ee4:	22c00204 	addi	r11,r4,8
81107ee8:	84000504 	addi	r16,r16,20
81107eec:	2a800304 	addi	r10,r5,12
81107ef0:	22400304 	addi	r9,r4,12
81107ef4:	2c21883a 	add	r16,r5,r16
81107ef8:	2811883a 	mov	r8,r5
81107efc:	200f883a 	mov	r7,r4
81107f00:	41000017 	ldw	r4,0(r8)
81107f04:	1fc00017 	ldw	ra,0(r3)
81107f08:	63c00017 	ldw	r15,0(r12)
81107f0c:	39000015 	stw	r4,0(r7)
81107f10:	53800017 	ldw	r14,0(r10)
81107f14:	6fc00015 	stw	ra,0(r13)
81107f18:	5bc00015 	stw	r15,0(r11)
81107f1c:	4b800015 	stw	r14,0(r9)
81107f20:	18c00404 	addi	r3,r3,16
81107f24:	39c00404 	addi	r7,r7,16
81107f28:	42000404 	addi	r8,r8,16
81107f2c:	6b400404 	addi	r13,r13,16
81107f30:	63000404 	addi	r12,r12,16
81107f34:	5ac00404 	addi	r11,r11,16
81107f38:	52800404 	addi	r10,r10,16
81107f3c:	4a400404 	addi	r9,r9,16
81107f40:	1c3fef1e 	bne	r3,r16,81107f00 <__reset+0xfb0e7f00>
81107f44:	89c00044 	addi	r7,r17,1
81107f48:	380e913a 	slli	r7,r7,4
81107f4c:	310003cc 	andi	r4,r6,15
81107f50:	02c000c4 	movi	r11,3
81107f54:	11c7883a 	add	r3,r2,r7
81107f58:	29cb883a 	add	r5,r5,r7
81107f5c:	5900212e 	bgeu	r11,r4,81107fe4 <memcpy+0x140>
81107f60:	1813883a 	mov	r9,r3
81107f64:	2811883a 	mov	r8,r5
81107f68:	200f883a 	mov	r7,r4
81107f6c:	42800017 	ldw	r10,0(r8)
81107f70:	4a400104 	addi	r9,r9,4
81107f74:	39ffff04 	addi	r7,r7,-4
81107f78:	4abfff15 	stw	r10,-4(r9)
81107f7c:	42000104 	addi	r8,r8,4
81107f80:	59fffa36 	bltu	r11,r7,81107f6c <__reset+0xfb0e7f6c>
81107f84:	213fff04 	addi	r4,r4,-4
81107f88:	2008d0ba 	srli	r4,r4,2
81107f8c:	318000cc 	andi	r6,r6,3
81107f90:	21000044 	addi	r4,r4,1
81107f94:	2109883a 	add	r4,r4,r4
81107f98:	2109883a 	add	r4,r4,r4
81107f9c:	1907883a 	add	r3,r3,r4
81107fa0:	290b883a 	add	r5,r5,r4
81107fa4:	30000626 	beq	r6,zero,81107fc0 <memcpy+0x11c>
81107fa8:	198d883a 	add	r6,r3,r6
81107fac:	29c00003 	ldbu	r7,0(r5)
81107fb0:	18c00044 	addi	r3,r3,1
81107fb4:	29400044 	addi	r5,r5,1
81107fb8:	19ffffc5 	stb	r7,-1(r3)
81107fbc:	19bffb1e 	bne	r3,r6,81107fac <__reset+0xfb0e7fac>
81107fc0:	dfc00217 	ldw	ra,8(sp)
81107fc4:	dc400117 	ldw	r17,4(sp)
81107fc8:	dc000017 	ldw	r16,0(sp)
81107fcc:	dec00304 	addi	sp,sp,12
81107fd0:	f800283a 	ret
81107fd4:	2007883a 	mov	r3,r4
81107fd8:	003ff206 	br	81107fa4 <__reset+0xfb0e7fa4>
81107fdc:	2007883a 	mov	r3,r4
81107fe0:	003ff106 	br	81107fa8 <__reset+0xfb0e7fa8>
81107fe4:	200d883a 	mov	r6,r4
81107fe8:	003fee06 	br	81107fa4 <__reset+0xfb0e7fa4>

81107fec <_printf_r>:
81107fec:	defffd04 	addi	sp,sp,-12
81107ff0:	2805883a 	mov	r2,r5
81107ff4:	dfc00015 	stw	ra,0(sp)
81107ff8:	d9800115 	stw	r6,4(sp)
81107ffc:	d9c00215 	stw	r7,8(sp)
81108000:	21400217 	ldw	r5,8(r4)
81108004:	d9c00104 	addi	r7,sp,4
81108008:	100d883a 	mov	r6,r2
8110800c:	11081e40 	call	811081e4 <___vfprintf_internal_r>
81108010:	dfc00017 	ldw	ra,0(sp)
81108014:	dec00304 	addi	sp,sp,12
81108018:	f800283a 	ret

8110801c <printf>:
8110801c:	defffc04 	addi	sp,sp,-16
81108020:	dfc00015 	stw	ra,0(sp)
81108024:	d9400115 	stw	r5,4(sp)
81108028:	d9800215 	stw	r6,8(sp)
8110802c:	d9c00315 	stw	r7,12(sp)
81108030:	00a044b4 	movhi	r2,33042
81108034:	10b2a304 	addi	r2,r2,-13684
81108038:	10800017 	ldw	r2,0(r2)
8110803c:	200b883a 	mov	r5,r4
81108040:	d9800104 	addi	r6,sp,4
81108044:	11000217 	ldw	r4,8(r2)
81108048:	110a3dc0 	call	8110a3dc <__vfprintf_internal>
8110804c:	dfc00017 	ldw	ra,0(sp)
81108050:	dec00404 	addi	sp,sp,16
81108054:	f800283a 	ret

81108058 <_putchar_r>:
81108058:	21800217 	ldw	r6,8(r4)
8110805c:	110ed581 	jmpi	8110ed58 <_putc_r>

81108060 <putchar>:
81108060:	00a044b4 	movhi	r2,33042
81108064:	10b2a304 	addi	r2,r2,-13684
81108068:	200b883a 	mov	r5,r4
8110806c:	11000017 	ldw	r4,0(r2)
81108070:	21800217 	ldw	r6,8(r4)
81108074:	110ed581 	jmpi	8110ed58 <_putc_r>

81108078 <_puts_r>:
81108078:	defff604 	addi	sp,sp,-40
8110807c:	dc000715 	stw	r16,28(sp)
81108080:	2021883a 	mov	r16,r4
81108084:	2809883a 	mov	r4,r5
81108088:	dc400815 	stw	r17,32(sp)
8110808c:	dfc00915 	stw	ra,36(sp)
81108090:	2823883a 	mov	r17,r5
81108094:	110814c0 	call	8110814c <strlen>
81108098:	10c00044 	addi	r3,r2,1
8110809c:	d8800115 	stw	r2,4(sp)
811080a0:	00a044b4 	movhi	r2,33042
811080a4:	10aab904 	addi	r2,r2,-21788
811080a8:	d8800215 	stw	r2,8(sp)
811080ac:	00800044 	movi	r2,1
811080b0:	d8800315 	stw	r2,12(sp)
811080b4:	00800084 	movi	r2,2
811080b8:	dc400015 	stw	r17,0(sp)
811080bc:	d8c00615 	stw	r3,24(sp)
811080c0:	dec00415 	stw	sp,16(sp)
811080c4:	d8800515 	stw	r2,20(sp)
811080c8:	80000226 	beq	r16,zero,811080d4 <_puts_r+0x5c>
811080cc:	80800e17 	ldw	r2,56(r16)
811080d0:	10001426 	beq	r2,zero,81108124 <_puts_r+0xac>
811080d4:	81400217 	ldw	r5,8(r16)
811080d8:	2880030b 	ldhu	r2,12(r5)
811080dc:	10c8000c 	andi	r3,r2,8192
811080e0:	1800061e 	bne	r3,zero,811080fc <_puts_r+0x84>
811080e4:	29001917 	ldw	r4,100(r5)
811080e8:	00f7ffc4 	movi	r3,-8193
811080ec:	10880014 	ori	r2,r2,8192
811080f0:	20c6703a 	and	r3,r4,r3
811080f4:	2880030d 	sth	r2,12(r5)
811080f8:	28c01915 	stw	r3,100(r5)
811080fc:	d9800404 	addi	r6,sp,16
81108100:	8009883a 	mov	r4,r16
81108104:	110c90c0 	call	8110c90c <__sfvwrite_r>
81108108:	1000091e 	bne	r2,zero,81108130 <_puts_r+0xb8>
8110810c:	00800284 	movi	r2,10
81108110:	dfc00917 	ldw	ra,36(sp)
81108114:	dc400817 	ldw	r17,32(sp)
81108118:	dc000717 	ldw	r16,28(sp)
8110811c:	dec00a04 	addi	sp,sp,40
81108120:	f800283a 	ret
81108124:	8009883a 	mov	r4,r16
81108128:	110c4880 	call	8110c488 <__sinit>
8110812c:	003fe906 	br	811080d4 <__reset+0xfb0e80d4>
81108130:	00bfffc4 	movi	r2,-1
81108134:	003ff606 	br	81108110 <__reset+0xfb0e8110>

81108138 <puts>:
81108138:	00a044b4 	movhi	r2,33042
8110813c:	10b2a304 	addi	r2,r2,-13684
81108140:	200b883a 	mov	r5,r4
81108144:	11000017 	ldw	r4,0(r2)
81108148:	11080781 	jmpi	81108078 <_puts_r>

8110814c <strlen>:
8110814c:	208000cc 	andi	r2,r4,3
81108150:	10002026 	beq	r2,zero,811081d4 <strlen+0x88>
81108154:	20800007 	ldb	r2,0(r4)
81108158:	10002026 	beq	r2,zero,811081dc <strlen+0x90>
8110815c:	2005883a 	mov	r2,r4
81108160:	00000206 	br	8110816c <strlen+0x20>
81108164:	10c00007 	ldb	r3,0(r2)
81108168:	18001826 	beq	r3,zero,811081cc <strlen+0x80>
8110816c:	10800044 	addi	r2,r2,1
81108170:	10c000cc 	andi	r3,r2,3
81108174:	183ffb1e 	bne	r3,zero,81108164 <__reset+0xfb0e8164>
81108178:	10c00017 	ldw	r3,0(r2)
8110817c:	01ffbff4 	movhi	r7,65279
81108180:	39ffbfc4 	addi	r7,r7,-257
81108184:	00ca303a 	nor	r5,zero,r3
81108188:	01a02074 	movhi	r6,32897
8110818c:	19c7883a 	add	r3,r3,r7
81108190:	31a02004 	addi	r6,r6,-32640
81108194:	1946703a 	and	r3,r3,r5
81108198:	1986703a 	and	r3,r3,r6
8110819c:	1800091e 	bne	r3,zero,811081c4 <strlen+0x78>
811081a0:	10800104 	addi	r2,r2,4
811081a4:	10c00017 	ldw	r3,0(r2)
811081a8:	19cb883a 	add	r5,r3,r7
811081ac:	00c6303a 	nor	r3,zero,r3
811081b0:	28c6703a 	and	r3,r5,r3
811081b4:	1986703a 	and	r3,r3,r6
811081b8:	183ff926 	beq	r3,zero,811081a0 <__reset+0xfb0e81a0>
811081bc:	00000106 	br	811081c4 <strlen+0x78>
811081c0:	10800044 	addi	r2,r2,1
811081c4:	10c00007 	ldb	r3,0(r2)
811081c8:	183ffd1e 	bne	r3,zero,811081c0 <__reset+0xfb0e81c0>
811081cc:	1105c83a 	sub	r2,r2,r4
811081d0:	f800283a 	ret
811081d4:	2005883a 	mov	r2,r4
811081d8:	003fe706 	br	81108178 <__reset+0xfb0e8178>
811081dc:	0005883a 	mov	r2,zero
811081e0:	f800283a 	ret

811081e4 <___vfprintf_internal_r>:
811081e4:	deffb804 	addi	sp,sp,-288
811081e8:	dfc04715 	stw	ra,284(sp)
811081ec:	ddc04515 	stw	r23,276(sp)
811081f0:	dd404315 	stw	r21,268(sp)
811081f4:	d9002c15 	stw	r4,176(sp)
811081f8:	282f883a 	mov	r23,r5
811081fc:	302b883a 	mov	r21,r6
81108200:	d9c02d15 	stw	r7,180(sp)
81108204:	df004615 	stw	fp,280(sp)
81108208:	dd804415 	stw	r22,272(sp)
8110820c:	dd004215 	stw	r20,264(sp)
81108210:	dcc04115 	stw	r19,260(sp)
81108214:	dc804015 	stw	r18,256(sp)
81108218:	dc403f15 	stw	r17,252(sp)
8110821c:	dc003e15 	stw	r16,248(sp)
81108220:	110cffc0 	call	8110cffc <_localeconv_r>
81108224:	10800017 	ldw	r2,0(r2)
81108228:	1009883a 	mov	r4,r2
8110822c:	d8803415 	stw	r2,208(sp)
81108230:	110814c0 	call	8110814c <strlen>
81108234:	d8803715 	stw	r2,220(sp)
81108238:	d8802c17 	ldw	r2,176(sp)
8110823c:	10000226 	beq	r2,zero,81108248 <___vfprintf_internal_r+0x64>
81108240:	10800e17 	ldw	r2,56(r2)
81108244:	1000f926 	beq	r2,zero,8110862c <___vfprintf_internal_r+0x448>
81108248:	b880030b 	ldhu	r2,12(r23)
8110824c:	10c8000c 	andi	r3,r2,8192
81108250:	1800061e 	bne	r3,zero,8110826c <___vfprintf_internal_r+0x88>
81108254:	b9001917 	ldw	r4,100(r23)
81108258:	00f7ffc4 	movi	r3,-8193
8110825c:	10880014 	ori	r2,r2,8192
81108260:	20c6703a 	and	r3,r4,r3
81108264:	b880030d 	sth	r2,12(r23)
81108268:	b8c01915 	stw	r3,100(r23)
8110826c:	10c0020c 	andi	r3,r2,8
81108270:	1800c126 	beq	r3,zero,81108578 <___vfprintf_internal_r+0x394>
81108274:	b8c00417 	ldw	r3,16(r23)
81108278:	1800bf26 	beq	r3,zero,81108578 <___vfprintf_internal_r+0x394>
8110827c:	1080068c 	andi	r2,r2,26
81108280:	00c00284 	movi	r3,10
81108284:	10c0c426 	beq	r2,r3,81108598 <___vfprintf_internal_r+0x3b4>
81108288:	d8c00404 	addi	r3,sp,16
8110828c:	052044b4 	movhi	r20,33042
81108290:	d9001e04 	addi	r4,sp,120
81108294:	a52aca84 	addi	r20,r20,-21718
81108298:	d8c01e15 	stw	r3,120(sp)
8110829c:	d8002015 	stw	zero,128(sp)
811082a0:	d8001f15 	stw	zero,124(sp)
811082a4:	d8003315 	stw	zero,204(sp)
811082a8:	d8003615 	stw	zero,216(sp)
811082ac:	d8003815 	stw	zero,224(sp)
811082b0:	1811883a 	mov	r8,r3
811082b4:	d8003915 	stw	zero,228(sp)
811082b8:	d8003a15 	stw	zero,232(sp)
811082bc:	d8002f15 	stw	zero,188(sp)
811082c0:	d9002815 	stw	r4,160(sp)
811082c4:	a8800007 	ldb	r2,0(r21)
811082c8:	10027b26 	beq	r2,zero,81108cb8 <___vfprintf_internal_r+0xad4>
811082cc:	00c00944 	movi	r3,37
811082d0:	a821883a 	mov	r16,r21
811082d4:	10c0021e 	bne	r2,r3,811082e0 <___vfprintf_internal_r+0xfc>
811082d8:	00001406 	br	8110832c <___vfprintf_internal_r+0x148>
811082dc:	10c00326 	beq	r2,r3,811082ec <___vfprintf_internal_r+0x108>
811082e0:	84000044 	addi	r16,r16,1
811082e4:	80800007 	ldb	r2,0(r16)
811082e8:	103ffc1e 	bne	r2,zero,811082dc <__reset+0xfb0e82dc>
811082ec:	8563c83a 	sub	r17,r16,r21
811082f0:	88000e26 	beq	r17,zero,8110832c <___vfprintf_internal_r+0x148>
811082f4:	d8c02017 	ldw	r3,128(sp)
811082f8:	d8801f17 	ldw	r2,124(sp)
811082fc:	45400015 	stw	r21,0(r8)
81108300:	1c47883a 	add	r3,r3,r17
81108304:	10800044 	addi	r2,r2,1
81108308:	d8c02015 	stw	r3,128(sp)
8110830c:	44400115 	stw	r17,4(r8)
81108310:	d8801f15 	stw	r2,124(sp)
81108314:	00c001c4 	movi	r3,7
81108318:	1880a716 	blt	r3,r2,811085b8 <___vfprintf_internal_r+0x3d4>
8110831c:	42000204 	addi	r8,r8,8
81108320:	d9402f17 	ldw	r5,188(sp)
81108324:	2c4b883a 	add	r5,r5,r17
81108328:	d9402f15 	stw	r5,188(sp)
8110832c:	80800007 	ldb	r2,0(r16)
81108330:	1000a826 	beq	r2,zero,811085d4 <___vfprintf_internal_r+0x3f0>
81108334:	84400047 	ldb	r17,1(r16)
81108338:	00bfffc4 	movi	r2,-1
8110833c:	85400044 	addi	r21,r16,1
81108340:	d8002785 	stb	zero,158(sp)
81108344:	0007883a 	mov	r3,zero
81108348:	000f883a 	mov	r7,zero
8110834c:	d8802915 	stw	r2,164(sp)
81108350:	d8003115 	stw	zero,196(sp)
81108354:	0025883a 	mov	r18,zero
81108358:	01401604 	movi	r5,88
8110835c:	01800244 	movi	r6,9
81108360:	02800a84 	movi	r10,42
81108364:	02401b04 	movi	r9,108
81108368:	ad400044 	addi	r21,r21,1
8110836c:	88bff804 	addi	r2,r17,-32
81108370:	28830436 	bltu	r5,r2,81108f84 <___vfprintf_internal_r+0xda0>
81108374:	100490ba 	slli	r2,r2,2
81108378:	01204474 	movhi	r4,33041
8110837c:	2120e304 	addi	r4,r4,-31860
81108380:	1105883a 	add	r2,r2,r4
81108384:	10800017 	ldw	r2,0(r2)
81108388:	1000683a 	jmp	r2
8110838c:	81108ea4 	muli	r4,r16,16954
81108390:	81108f84 	addi	r4,r16,16958
81108394:	81108f84 	addi	r4,r16,16958
81108398:	81108ec4 	addi	r4,r16,16955
8110839c:	81108f84 	addi	r4,r16,16958
811083a0:	81108f84 	addi	r4,r16,16958
811083a4:	81108f84 	addi	r4,r16,16958
811083a8:	81108f84 	addi	r4,r16,16958
811083ac:	81108f84 	addi	r4,r16,16958
811083b0:	81108f84 	addi	r4,r16,16958
811083b4:	81108638 	rdprs	r4,r16,16920
811083b8:	81108de0 	cmpeqi	r4,r16,16951
811083bc:	81108f84 	addi	r4,r16,16958
811083c0:	81108500 	call	88110850 <__reset+0x20f0850>
811083c4:	81108660 	cmpeqi	r4,r16,16921
811083c8:	81108f84 	addi	r4,r16,16958
811083cc:	811086a0 	cmpeqi	r4,r16,16922
811083d0:	811086ac 	andhi	r4,r16,16922
811083d4:	811086ac 	andhi	r4,r16,16922
811083d8:	811086ac 	andhi	r4,r16,16922
811083dc:	811086ac 	andhi	r4,r16,16922
811083e0:	811086ac 	andhi	r4,r16,16922
811083e4:	811086ac 	andhi	r4,r16,16922
811083e8:	811086ac 	andhi	r4,r16,16922
811083ec:	811086ac 	andhi	r4,r16,16922
811083f0:	811086ac 	andhi	r4,r16,16922
811083f4:	81108f84 	addi	r4,r16,16958
811083f8:	81108f84 	addi	r4,r16,16958
811083fc:	81108f84 	addi	r4,r16,16958
81108400:	81108f84 	addi	r4,r16,16958
81108404:	81108f84 	addi	r4,r16,16958
81108408:	81108f84 	addi	r4,r16,16958
8110840c:	81108f84 	addi	r4,r16,16958
81108410:	81108f84 	addi	r4,r16,16958
81108414:	81108f84 	addi	r4,r16,16958
81108418:	81108f84 	addi	r4,r16,16958
8110841c:	811086e0 	cmpeqi	r4,r16,16923
81108420:	8110879c 	xori	r4,r16,16926
81108424:	81108f84 	addi	r4,r16,16958
81108428:	8110879c 	xori	r4,r16,16926
8110842c:	81108f84 	addi	r4,r16,16958
81108430:	81108f84 	addi	r4,r16,16958
81108434:	81108f84 	addi	r4,r16,16958
81108438:	81108f84 	addi	r4,r16,16958
8110843c:	8110883c 	xorhi	r4,r16,16928
81108440:	81108f84 	addi	r4,r16,16958
81108444:	81108f84 	addi	r4,r16,16958
81108448:	81108848 	cmpgei	r4,r16,16929
8110844c:	81108f84 	addi	r4,r16,16958
81108450:	81108f84 	addi	r4,r16,16958
81108454:	81108f84 	addi	r4,r16,16958
81108458:	81108f84 	addi	r4,r16,16958
8110845c:	81108f84 	addi	r4,r16,16958
81108460:	81108cc0 	call	881108cc <__reset+0x20f08cc>
81108464:	81108f84 	addi	r4,r16,16958
81108468:	81108f84 	addi	r4,r16,16958
8110846c:	81108d20 	cmpeqi	r4,r16,16948
81108470:	81108f84 	addi	r4,r16,16958
81108474:	81108f84 	addi	r4,r16,16958
81108478:	81108f84 	addi	r4,r16,16958
8110847c:	81108f84 	addi	r4,r16,16958
81108480:	81108f84 	addi	r4,r16,16958
81108484:	81108f84 	addi	r4,r16,16958
81108488:	81108f84 	addi	r4,r16,16958
8110848c:	81108f84 	addi	r4,r16,16958
81108490:	81108f84 	addi	r4,r16,16958
81108494:	81108f84 	addi	r4,r16,16958
81108498:	81108f30 	cmpltui	r4,r16,16956
8110849c:	81108ed0 	cmplti	r4,r16,16955
811084a0:	8110879c 	xori	r4,r16,16926
811084a4:	8110879c 	xori	r4,r16,16926
811084a8:	8110879c 	xori	r4,r16,16926
811084ac:	81108ee0 	cmpeqi	r4,r16,16955
811084b0:	81108ed0 	cmplti	r4,r16,16955
811084b4:	81108f84 	addi	r4,r16,16958
811084b8:	81108f84 	addi	r4,r16,16958
811084bc:	81108eec 	andhi	r4,r16,16955
811084c0:	81108f84 	addi	r4,r16,16958
811084c4:	81108efc 	xorhi	r4,r16,16955
811084c8:	81108dd0 	cmplti	r4,r16,16951
811084cc:	8110850c 	andi	r4,r16,16916
811084d0:	81108df0 	cmpltui	r4,r16,16951
811084d4:	81108f84 	addi	r4,r16,16958
811084d8:	81108dfc 	xorhi	r4,r16,16951
811084dc:	81108f84 	addi	r4,r16,16958
811084e0:	81108e58 	cmpnei	r4,r16,16953
811084e4:	81108f84 	addi	r4,r16,16958
811084e8:	81108f84 	addi	r4,r16,16958
811084ec:	81108e68 	cmpgeui	r4,r16,16953
811084f0:	d9003117 	ldw	r4,196(sp)
811084f4:	d8802d15 	stw	r2,180(sp)
811084f8:	0109c83a 	sub	r4,zero,r4
811084fc:	d9003115 	stw	r4,196(sp)
81108500:	94800114 	ori	r18,r18,4
81108504:	ac400007 	ldb	r17,0(r21)
81108508:	003f9706 	br	81108368 <__reset+0xfb0e8368>
8110850c:	00800c04 	movi	r2,48
81108510:	d9002d17 	ldw	r4,180(sp)
81108514:	d9402917 	ldw	r5,164(sp)
81108518:	d8802705 	stb	r2,156(sp)
8110851c:	00801e04 	movi	r2,120
81108520:	d8802745 	stb	r2,157(sp)
81108524:	d8002785 	stb	zero,158(sp)
81108528:	20c00104 	addi	r3,r4,4
8110852c:	24c00017 	ldw	r19,0(r4)
81108530:	002d883a 	mov	r22,zero
81108534:	90800094 	ori	r2,r18,2
81108538:	28029a16 	blt	r5,zero,81108fa4 <___vfprintf_internal_r+0xdc0>
8110853c:	00bfdfc4 	movi	r2,-129
81108540:	90a4703a 	and	r18,r18,r2
81108544:	d8c02d15 	stw	r3,180(sp)
81108548:	94800094 	ori	r18,r18,2
8110854c:	9802871e 	bne	r19,zero,81108f6c <___vfprintf_internal_r+0xd88>
81108550:	00a044b4 	movhi	r2,33042
81108554:	10aac304 	addi	r2,r2,-21748
81108558:	d8803915 	stw	r2,228(sp)
8110855c:	04401e04 	movi	r17,120
81108560:	d8802917 	ldw	r2,164(sp)
81108564:	0039883a 	mov	fp,zero
81108568:	1001e926 	beq	r2,zero,81108d10 <___vfprintf_internal_r+0xb2c>
8110856c:	0027883a 	mov	r19,zero
81108570:	002d883a 	mov	r22,zero
81108574:	00020506 	br	81108d8c <___vfprintf_internal_r+0xba8>
81108578:	d9002c17 	ldw	r4,176(sp)
8110857c:	b80b883a 	mov	r5,r23
81108580:	110a4b40 	call	8110a4b4 <__swsetup_r>
81108584:	1005ac1e 	bne	r2,zero,81109c38 <___vfprintf_internal_r+0x1a54>
81108588:	b880030b 	ldhu	r2,12(r23)
8110858c:	00c00284 	movi	r3,10
81108590:	1080068c 	andi	r2,r2,26
81108594:	10ff3c1e 	bne	r2,r3,81108288 <__reset+0xfb0e8288>
81108598:	b880038f 	ldh	r2,14(r23)
8110859c:	103f3a16 	blt	r2,zero,81108288 <__reset+0xfb0e8288>
811085a0:	d9c02d17 	ldw	r7,180(sp)
811085a4:	d9002c17 	ldw	r4,176(sp)
811085a8:	a80d883a 	mov	r6,r21
811085ac:	b80b883a 	mov	r5,r23
811085b0:	110a3f80 	call	8110a3f8 <__sbprintf>
811085b4:	00001106 	br	811085fc <___vfprintf_internal_r+0x418>
811085b8:	d9002c17 	ldw	r4,176(sp)
811085bc:	d9801e04 	addi	r6,sp,120
811085c0:	b80b883a 	mov	r5,r23
811085c4:	110f8000 	call	8110f800 <__sprint_r>
811085c8:	1000081e 	bne	r2,zero,811085ec <___vfprintf_internal_r+0x408>
811085cc:	da000404 	addi	r8,sp,16
811085d0:	003f5306 	br	81108320 <__reset+0xfb0e8320>
811085d4:	d8802017 	ldw	r2,128(sp)
811085d8:	10000426 	beq	r2,zero,811085ec <___vfprintf_internal_r+0x408>
811085dc:	d9002c17 	ldw	r4,176(sp)
811085e0:	d9801e04 	addi	r6,sp,120
811085e4:	b80b883a 	mov	r5,r23
811085e8:	110f8000 	call	8110f800 <__sprint_r>
811085ec:	b880030b 	ldhu	r2,12(r23)
811085f0:	1080100c 	andi	r2,r2,64
811085f4:	1005901e 	bne	r2,zero,81109c38 <___vfprintf_internal_r+0x1a54>
811085f8:	d8802f17 	ldw	r2,188(sp)
811085fc:	dfc04717 	ldw	ra,284(sp)
81108600:	df004617 	ldw	fp,280(sp)
81108604:	ddc04517 	ldw	r23,276(sp)
81108608:	dd804417 	ldw	r22,272(sp)
8110860c:	dd404317 	ldw	r21,268(sp)
81108610:	dd004217 	ldw	r20,264(sp)
81108614:	dcc04117 	ldw	r19,260(sp)
81108618:	dc804017 	ldw	r18,256(sp)
8110861c:	dc403f17 	ldw	r17,252(sp)
81108620:	dc003e17 	ldw	r16,248(sp)
81108624:	dec04804 	addi	sp,sp,288
81108628:	f800283a 	ret
8110862c:	d9002c17 	ldw	r4,176(sp)
81108630:	110c4880 	call	8110c488 <__sinit>
81108634:	003f0406 	br	81108248 <__reset+0xfb0e8248>
81108638:	d8802d17 	ldw	r2,180(sp)
8110863c:	d9002d17 	ldw	r4,180(sp)
81108640:	10800017 	ldw	r2,0(r2)
81108644:	d8803115 	stw	r2,196(sp)
81108648:	20800104 	addi	r2,r4,4
8110864c:	d9003117 	ldw	r4,196(sp)
81108650:	203fa716 	blt	r4,zero,811084f0 <__reset+0xfb0e84f0>
81108654:	d8802d15 	stw	r2,180(sp)
81108658:	ac400007 	ldb	r17,0(r21)
8110865c:	003f4206 	br	81108368 <__reset+0xfb0e8368>
81108660:	ac400007 	ldb	r17,0(r21)
81108664:	aac00044 	addi	r11,r21,1
81108668:	8a872826 	beq	r17,r10,8110a30c <___vfprintf_internal_r+0x2128>
8110866c:	88bff404 	addi	r2,r17,-48
81108670:	0009883a 	mov	r4,zero
81108674:	30867d36 	bltu	r6,r2,8110a06c <___vfprintf_internal_r+0x1e88>
81108678:	5c400007 	ldb	r17,0(r11)
8110867c:	210002a4 	muli	r4,r4,10
81108680:	5d400044 	addi	r21,r11,1
81108684:	a817883a 	mov	r11,r21
81108688:	2089883a 	add	r4,r4,r2
8110868c:	88bff404 	addi	r2,r17,-48
81108690:	30bff92e 	bgeu	r6,r2,81108678 <__reset+0xfb0e8678>
81108694:	2005c916 	blt	r4,zero,81109dbc <___vfprintf_internal_r+0x1bd8>
81108698:	d9002915 	stw	r4,164(sp)
8110869c:	003f3306 	br	8110836c <__reset+0xfb0e836c>
811086a0:	94802014 	ori	r18,r18,128
811086a4:	ac400007 	ldb	r17,0(r21)
811086a8:	003f2f06 	br	81108368 <__reset+0xfb0e8368>
811086ac:	a809883a 	mov	r4,r21
811086b0:	d8003115 	stw	zero,196(sp)
811086b4:	88bff404 	addi	r2,r17,-48
811086b8:	0017883a 	mov	r11,zero
811086bc:	24400007 	ldb	r17,0(r4)
811086c0:	5ac002a4 	muli	r11,r11,10
811086c4:	ad400044 	addi	r21,r21,1
811086c8:	a809883a 	mov	r4,r21
811086cc:	12d7883a 	add	r11,r2,r11
811086d0:	88bff404 	addi	r2,r17,-48
811086d4:	30bff92e 	bgeu	r6,r2,811086bc <__reset+0xfb0e86bc>
811086d8:	dac03115 	stw	r11,196(sp)
811086dc:	003f2306 	br	8110836c <__reset+0xfb0e836c>
811086e0:	18c03fcc 	andi	r3,r3,255
811086e4:	18072b1e 	bne	r3,zero,8110a394 <___vfprintf_internal_r+0x21b0>
811086e8:	94800414 	ori	r18,r18,16
811086ec:	9080080c 	andi	r2,r18,32
811086f0:	10037b26 	beq	r2,zero,811094e0 <___vfprintf_internal_r+0x12fc>
811086f4:	d9402d17 	ldw	r5,180(sp)
811086f8:	28800117 	ldw	r2,4(r5)
811086fc:	2cc00017 	ldw	r19,0(r5)
81108700:	29400204 	addi	r5,r5,8
81108704:	d9402d15 	stw	r5,180(sp)
81108708:	102d883a 	mov	r22,r2
8110870c:	10044b16 	blt	r2,zero,8110983c <___vfprintf_internal_r+0x1658>
81108710:	d9402917 	ldw	r5,164(sp)
81108714:	df002783 	ldbu	fp,158(sp)
81108718:	2803bc16 	blt	r5,zero,8110960c <___vfprintf_internal_r+0x1428>
8110871c:	00ffdfc4 	movi	r3,-129
81108720:	9d84b03a 	or	r2,r19,r22
81108724:	90e4703a 	and	r18,r18,r3
81108728:	10017726 	beq	r2,zero,81108d08 <___vfprintf_internal_r+0xb24>
8110872c:	b0038326 	beq	r22,zero,8110953c <___vfprintf_internal_r+0x1358>
81108730:	dc402a15 	stw	r17,168(sp)
81108734:	dc001e04 	addi	r16,sp,120
81108738:	b023883a 	mov	r17,r22
8110873c:	402d883a 	mov	r22,r8
81108740:	9809883a 	mov	r4,r19
81108744:	880b883a 	mov	r5,r17
81108748:	01800284 	movi	r6,10
8110874c:	000f883a 	mov	r7,zero
81108750:	1111bf80 	call	81111bf8 <__umoddi3>
81108754:	10800c04 	addi	r2,r2,48
81108758:	843fffc4 	addi	r16,r16,-1
8110875c:	9809883a 	mov	r4,r19
81108760:	880b883a 	mov	r5,r17
81108764:	80800005 	stb	r2,0(r16)
81108768:	01800284 	movi	r6,10
8110876c:	000f883a 	mov	r7,zero
81108770:	11116800 	call	81111680 <__udivdi3>
81108774:	1027883a 	mov	r19,r2
81108778:	10c4b03a 	or	r2,r2,r3
8110877c:	1823883a 	mov	r17,r3
81108780:	103fef1e 	bne	r2,zero,81108740 <__reset+0xfb0e8740>
81108784:	d8c02817 	ldw	r3,160(sp)
81108788:	dc402a17 	ldw	r17,168(sp)
8110878c:	b011883a 	mov	r8,r22
81108790:	1c07c83a 	sub	r3,r3,r16
81108794:	d8c02e15 	stw	r3,184(sp)
81108798:	00005906 	br	81108900 <___vfprintf_internal_r+0x71c>
8110879c:	18c03fcc 	andi	r3,r3,255
811087a0:	1806fa1e 	bne	r3,zero,8110a38c <___vfprintf_internal_r+0x21a8>
811087a4:	9080020c 	andi	r2,r18,8
811087a8:	10048a26 	beq	r2,zero,811099d4 <___vfprintf_internal_r+0x17f0>
811087ac:	d8c02d17 	ldw	r3,180(sp)
811087b0:	d9002d17 	ldw	r4,180(sp)
811087b4:	d9402d17 	ldw	r5,180(sp)
811087b8:	18c00017 	ldw	r3,0(r3)
811087bc:	21000117 	ldw	r4,4(r4)
811087c0:	29400204 	addi	r5,r5,8
811087c4:	d8c03615 	stw	r3,216(sp)
811087c8:	d9003815 	stw	r4,224(sp)
811087cc:	d9402d15 	stw	r5,180(sp)
811087d0:	d9003617 	ldw	r4,216(sp)
811087d4:	d9403817 	ldw	r5,224(sp)
811087d8:	da003d15 	stw	r8,244(sp)
811087dc:	04000044 	movi	r16,1
811087e0:	110f4240 	call	8110f424 <__fpclassifyd>
811087e4:	da003d17 	ldw	r8,244(sp)
811087e8:	14041f1e 	bne	r2,r16,81109868 <___vfprintf_internal_r+0x1684>
811087ec:	d9003617 	ldw	r4,216(sp)
811087f0:	d9403817 	ldw	r5,224(sp)
811087f4:	000d883a 	mov	r6,zero
811087f8:	000f883a 	mov	r7,zero
811087fc:	11135dc0 	call	811135dc <__ledf2>
81108800:	da003d17 	ldw	r8,244(sp)
81108804:	1005be16 	blt	r2,zero,81109f00 <___vfprintf_internal_r+0x1d1c>
81108808:	df002783 	ldbu	fp,158(sp)
8110880c:	008011c4 	movi	r2,71
81108810:	1445330e 	bge	r2,r17,81109ce0 <___vfprintf_internal_r+0x1afc>
81108814:	042044b4 	movhi	r16,33042
81108818:	842abb04 	addi	r16,r16,-21780
8110881c:	00c000c4 	movi	r3,3
81108820:	00bfdfc4 	movi	r2,-129
81108824:	d8c02a15 	stw	r3,168(sp)
81108828:	90a4703a 	and	r18,r18,r2
8110882c:	d8c02e15 	stw	r3,184(sp)
81108830:	d8002915 	stw	zero,164(sp)
81108834:	d8003215 	stw	zero,200(sp)
81108838:	00003706 	br	81108918 <___vfprintf_internal_r+0x734>
8110883c:	94800214 	ori	r18,r18,8
81108840:	ac400007 	ldb	r17,0(r21)
81108844:	003ec806 	br	81108368 <__reset+0xfb0e8368>
81108848:	18c03fcc 	andi	r3,r3,255
8110884c:	1806db1e 	bne	r3,zero,8110a3bc <___vfprintf_internal_r+0x21d8>
81108850:	94800414 	ori	r18,r18,16
81108854:	9080080c 	andi	r2,r18,32
81108858:	1002d826 	beq	r2,zero,811093bc <___vfprintf_internal_r+0x11d8>
8110885c:	d9402d17 	ldw	r5,180(sp)
81108860:	d8c02917 	ldw	r3,164(sp)
81108864:	d8002785 	stb	zero,158(sp)
81108868:	28800204 	addi	r2,r5,8
8110886c:	2cc00017 	ldw	r19,0(r5)
81108870:	2d800117 	ldw	r22,4(r5)
81108874:	18048f16 	blt	r3,zero,81109ab4 <___vfprintf_internal_r+0x18d0>
81108878:	013fdfc4 	movi	r4,-129
8110887c:	9d86b03a 	or	r3,r19,r22
81108880:	d8802d15 	stw	r2,180(sp)
81108884:	9124703a 	and	r18,r18,r4
81108888:	1802d91e 	bne	r3,zero,811093f0 <___vfprintf_internal_r+0x120c>
8110888c:	d8c02917 	ldw	r3,164(sp)
81108890:	0039883a 	mov	fp,zero
81108894:	1805c326 	beq	r3,zero,81109fa4 <___vfprintf_internal_r+0x1dc0>
81108898:	0027883a 	mov	r19,zero
8110889c:	002d883a 	mov	r22,zero
811088a0:	dc001e04 	addi	r16,sp,120
811088a4:	9806d0fa 	srli	r3,r19,3
811088a8:	b008977a 	slli	r4,r22,29
811088ac:	b02cd0fa 	srli	r22,r22,3
811088b0:	9cc001cc 	andi	r19,r19,7
811088b4:	98800c04 	addi	r2,r19,48
811088b8:	843fffc4 	addi	r16,r16,-1
811088bc:	20e6b03a 	or	r19,r4,r3
811088c0:	80800005 	stb	r2,0(r16)
811088c4:	9d86b03a 	or	r3,r19,r22
811088c8:	183ff61e 	bne	r3,zero,811088a4 <__reset+0xfb0e88a4>
811088cc:	90c0004c 	andi	r3,r18,1
811088d0:	18013b26 	beq	r3,zero,81108dc0 <___vfprintf_internal_r+0xbdc>
811088d4:	10803fcc 	andi	r2,r2,255
811088d8:	1080201c 	xori	r2,r2,128
811088dc:	10bfe004 	addi	r2,r2,-128
811088e0:	00c00c04 	movi	r3,48
811088e4:	10c13626 	beq	r2,r3,81108dc0 <___vfprintf_internal_r+0xbdc>
811088e8:	80ffffc5 	stb	r3,-1(r16)
811088ec:	d8c02817 	ldw	r3,160(sp)
811088f0:	80bfffc4 	addi	r2,r16,-1
811088f4:	1021883a 	mov	r16,r2
811088f8:	1887c83a 	sub	r3,r3,r2
811088fc:	d8c02e15 	stw	r3,184(sp)
81108900:	d8802e17 	ldw	r2,184(sp)
81108904:	d9002917 	ldw	r4,164(sp)
81108908:	1100010e 	bge	r2,r4,81108910 <___vfprintf_internal_r+0x72c>
8110890c:	2005883a 	mov	r2,r4
81108910:	d8802a15 	stw	r2,168(sp)
81108914:	d8003215 	stw	zero,200(sp)
81108918:	e7003fcc 	andi	fp,fp,255
8110891c:	e700201c 	xori	fp,fp,128
81108920:	e73fe004 	addi	fp,fp,-128
81108924:	e0000326 	beq	fp,zero,81108934 <___vfprintf_internal_r+0x750>
81108928:	d8c02a17 	ldw	r3,168(sp)
8110892c:	18c00044 	addi	r3,r3,1
81108930:	d8c02a15 	stw	r3,168(sp)
81108934:	90c0008c 	andi	r3,r18,2
81108938:	d8c02b15 	stw	r3,172(sp)
8110893c:	18000326 	beq	r3,zero,8110894c <___vfprintf_internal_r+0x768>
81108940:	d8c02a17 	ldw	r3,168(sp)
81108944:	18c00084 	addi	r3,r3,2
81108948:	d8c02a15 	stw	r3,168(sp)
8110894c:	90c0210c 	andi	r3,r18,132
81108950:	d8c03015 	stw	r3,192(sp)
81108954:	1801a31e 	bne	r3,zero,81108fe4 <___vfprintf_internal_r+0xe00>
81108958:	d9003117 	ldw	r4,196(sp)
8110895c:	d8c02a17 	ldw	r3,168(sp)
81108960:	20e7c83a 	sub	r19,r4,r3
81108964:	04c19f0e 	bge	zero,r19,81108fe4 <___vfprintf_internal_r+0xe00>
81108968:	02400404 	movi	r9,16
8110896c:	d8c02017 	ldw	r3,128(sp)
81108970:	d8801f17 	ldw	r2,124(sp)
81108974:	4cc50d0e 	bge	r9,r19,81109dac <___vfprintf_internal_r+0x1bc8>
81108978:	016044b4 	movhi	r5,33042
8110897c:	296ace84 	addi	r5,r5,-21702
81108980:	dc403b15 	stw	r17,236(sp)
81108984:	d9403515 	stw	r5,212(sp)
81108988:	9823883a 	mov	r17,r19
8110898c:	482d883a 	mov	r22,r9
81108990:	9027883a 	mov	r19,r18
81108994:	070001c4 	movi	fp,7
81108998:	8025883a 	mov	r18,r16
8110899c:	dc002c17 	ldw	r16,176(sp)
811089a0:	00000306 	br	811089b0 <___vfprintf_internal_r+0x7cc>
811089a4:	8c7ffc04 	addi	r17,r17,-16
811089a8:	42000204 	addi	r8,r8,8
811089ac:	b440130e 	bge	r22,r17,811089fc <___vfprintf_internal_r+0x818>
811089b0:	012044b4 	movhi	r4,33042
811089b4:	18c00404 	addi	r3,r3,16
811089b8:	10800044 	addi	r2,r2,1
811089bc:	212ace84 	addi	r4,r4,-21702
811089c0:	41000015 	stw	r4,0(r8)
811089c4:	45800115 	stw	r22,4(r8)
811089c8:	d8c02015 	stw	r3,128(sp)
811089cc:	d8801f15 	stw	r2,124(sp)
811089d0:	e0bff40e 	bge	fp,r2,811089a4 <__reset+0xfb0e89a4>
811089d4:	d9801e04 	addi	r6,sp,120
811089d8:	b80b883a 	mov	r5,r23
811089dc:	8009883a 	mov	r4,r16
811089e0:	110f8000 	call	8110f800 <__sprint_r>
811089e4:	103f011e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
811089e8:	8c7ffc04 	addi	r17,r17,-16
811089ec:	d8c02017 	ldw	r3,128(sp)
811089f0:	d8801f17 	ldw	r2,124(sp)
811089f4:	da000404 	addi	r8,sp,16
811089f8:	b47fed16 	blt	r22,r17,811089b0 <__reset+0xfb0e89b0>
811089fc:	9021883a 	mov	r16,r18
81108a00:	9825883a 	mov	r18,r19
81108a04:	8827883a 	mov	r19,r17
81108a08:	dc403b17 	ldw	r17,236(sp)
81108a0c:	d9403517 	ldw	r5,212(sp)
81108a10:	98c7883a 	add	r3,r19,r3
81108a14:	10800044 	addi	r2,r2,1
81108a18:	41400015 	stw	r5,0(r8)
81108a1c:	44c00115 	stw	r19,4(r8)
81108a20:	d8c02015 	stw	r3,128(sp)
81108a24:	d8801f15 	stw	r2,124(sp)
81108a28:	010001c4 	movi	r4,7
81108a2c:	2082a316 	blt	r4,r2,811094bc <___vfprintf_internal_r+0x12d8>
81108a30:	df002787 	ldb	fp,158(sp)
81108a34:	42000204 	addi	r8,r8,8
81108a38:	e0000c26 	beq	fp,zero,81108a6c <___vfprintf_internal_r+0x888>
81108a3c:	d8801f17 	ldw	r2,124(sp)
81108a40:	d9002784 	addi	r4,sp,158
81108a44:	18c00044 	addi	r3,r3,1
81108a48:	10800044 	addi	r2,r2,1
81108a4c:	41000015 	stw	r4,0(r8)
81108a50:	01000044 	movi	r4,1
81108a54:	41000115 	stw	r4,4(r8)
81108a58:	d8c02015 	stw	r3,128(sp)
81108a5c:	d8801f15 	stw	r2,124(sp)
81108a60:	010001c4 	movi	r4,7
81108a64:	20823c16 	blt	r4,r2,81109358 <___vfprintf_internal_r+0x1174>
81108a68:	42000204 	addi	r8,r8,8
81108a6c:	d8802b17 	ldw	r2,172(sp)
81108a70:	10000c26 	beq	r2,zero,81108aa4 <___vfprintf_internal_r+0x8c0>
81108a74:	d8801f17 	ldw	r2,124(sp)
81108a78:	d9002704 	addi	r4,sp,156
81108a7c:	18c00084 	addi	r3,r3,2
81108a80:	10800044 	addi	r2,r2,1
81108a84:	41000015 	stw	r4,0(r8)
81108a88:	01000084 	movi	r4,2
81108a8c:	41000115 	stw	r4,4(r8)
81108a90:	d8c02015 	stw	r3,128(sp)
81108a94:	d8801f15 	stw	r2,124(sp)
81108a98:	010001c4 	movi	r4,7
81108a9c:	20823616 	blt	r4,r2,81109378 <___vfprintf_internal_r+0x1194>
81108aa0:	42000204 	addi	r8,r8,8
81108aa4:	d9003017 	ldw	r4,192(sp)
81108aa8:	00802004 	movi	r2,128
81108aac:	20819926 	beq	r4,r2,81109114 <___vfprintf_internal_r+0xf30>
81108ab0:	d9402917 	ldw	r5,164(sp)
81108ab4:	d8802e17 	ldw	r2,184(sp)
81108ab8:	28adc83a 	sub	r22,r5,r2
81108abc:	0580310e 	bge	zero,r22,81108b84 <___vfprintf_internal_r+0x9a0>
81108ac0:	07000404 	movi	fp,16
81108ac4:	d8801f17 	ldw	r2,124(sp)
81108ac8:	e584140e 	bge	fp,r22,81109b1c <___vfprintf_internal_r+0x1938>
81108acc:	016044b4 	movhi	r5,33042
81108ad0:	296aca84 	addi	r5,r5,-21718
81108ad4:	dc402915 	stw	r17,164(sp)
81108ad8:	d9402b15 	stw	r5,172(sp)
81108adc:	b023883a 	mov	r17,r22
81108ae0:	04c001c4 	movi	r19,7
81108ae4:	a82d883a 	mov	r22,r21
81108ae8:	902b883a 	mov	r21,r18
81108aec:	8025883a 	mov	r18,r16
81108af0:	dc002c17 	ldw	r16,176(sp)
81108af4:	00000306 	br	81108b04 <___vfprintf_internal_r+0x920>
81108af8:	8c7ffc04 	addi	r17,r17,-16
81108afc:	42000204 	addi	r8,r8,8
81108b00:	e440110e 	bge	fp,r17,81108b48 <___vfprintf_internal_r+0x964>
81108b04:	18c00404 	addi	r3,r3,16
81108b08:	10800044 	addi	r2,r2,1
81108b0c:	45000015 	stw	r20,0(r8)
81108b10:	47000115 	stw	fp,4(r8)
81108b14:	d8c02015 	stw	r3,128(sp)
81108b18:	d8801f15 	stw	r2,124(sp)
81108b1c:	98bff60e 	bge	r19,r2,81108af8 <__reset+0xfb0e8af8>
81108b20:	d9801e04 	addi	r6,sp,120
81108b24:	b80b883a 	mov	r5,r23
81108b28:	8009883a 	mov	r4,r16
81108b2c:	110f8000 	call	8110f800 <__sprint_r>
81108b30:	103eae1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81108b34:	8c7ffc04 	addi	r17,r17,-16
81108b38:	d8c02017 	ldw	r3,128(sp)
81108b3c:	d8801f17 	ldw	r2,124(sp)
81108b40:	da000404 	addi	r8,sp,16
81108b44:	e47fef16 	blt	fp,r17,81108b04 <__reset+0xfb0e8b04>
81108b48:	9021883a 	mov	r16,r18
81108b4c:	a825883a 	mov	r18,r21
81108b50:	b02b883a 	mov	r21,r22
81108b54:	882d883a 	mov	r22,r17
81108b58:	dc402917 	ldw	r17,164(sp)
81108b5c:	d9002b17 	ldw	r4,172(sp)
81108b60:	1d87883a 	add	r3,r3,r22
81108b64:	10800044 	addi	r2,r2,1
81108b68:	41000015 	stw	r4,0(r8)
81108b6c:	45800115 	stw	r22,4(r8)
81108b70:	d8c02015 	stw	r3,128(sp)
81108b74:	d8801f15 	stw	r2,124(sp)
81108b78:	010001c4 	movi	r4,7
81108b7c:	2081ee16 	blt	r4,r2,81109338 <___vfprintf_internal_r+0x1154>
81108b80:	42000204 	addi	r8,r8,8
81108b84:	9080400c 	andi	r2,r18,256
81108b88:	1001181e 	bne	r2,zero,81108fec <___vfprintf_internal_r+0xe08>
81108b8c:	d9402e17 	ldw	r5,184(sp)
81108b90:	d8801f17 	ldw	r2,124(sp)
81108b94:	44000015 	stw	r16,0(r8)
81108b98:	1947883a 	add	r3,r3,r5
81108b9c:	10800044 	addi	r2,r2,1
81108ba0:	41400115 	stw	r5,4(r8)
81108ba4:	d8c02015 	stw	r3,128(sp)
81108ba8:	d8801f15 	stw	r2,124(sp)
81108bac:	010001c4 	movi	r4,7
81108bb0:	2081d316 	blt	r4,r2,81109300 <___vfprintf_internal_r+0x111c>
81108bb4:	42000204 	addi	r8,r8,8
81108bb8:	9480010c 	andi	r18,r18,4
81108bbc:	90003226 	beq	r18,zero,81108c88 <___vfprintf_internal_r+0xaa4>
81108bc0:	d9403117 	ldw	r5,196(sp)
81108bc4:	d8802a17 	ldw	r2,168(sp)
81108bc8:	28a1c83a 	sub	r16,r5,r2
81108bcc:	04002e0e 	bge	zero,r16,81108c88 <___vfprintf_internal_r+0xaa4>
81108bd0:	04400404 	movi	r17,16
81108bd4:	d8801f17 	ldw	r2,124(sp)
81108bd8:	8c04a20e 	bge	r17,r16,81109e64 <___vfprintf_internal_r+0x1c80>
81108bdc:	016044b4 	movhi	r5,33042
81108be0:	296ace84 	addi	r5,r5,-21702
81108be4:	d9403515 	stw	r5,212(sp)
81108be8:	048001c4 	movi	r18,7
81108bec:	dcc02c17 	ldw	r19,176(sp)
81108bf0:	00000306 	br	81108c00 <___vfprintf_internal_r+0xa1c>
81108bf4:	843ffc04 	addi	r16,r16,-16
81108bf8:	42000204 	addi	r8,r8,8
81108bfc:	8c00130e 	bge	r17,r16,81108c4c <___vfprintf_internal_r+0xa68>
81108c00:	012044b4 	movhi	r4,33042
81108c04:	18c00404 	addi	r3,r3,16
81108c08:	10800044 	addi	r2,r2,1
81108c0c:	212ace84 	addi	r4,r4,-21702
81108c10:	41000015 	stw	r4,0(r8)
81108c14:	44400115 	stw	r17,4(r8)
81108c18:	d8c02015 	stw	r3,128(sp)
81108c1c:	d8801f15 	stw	r2,124(sp)
81108c20:	90bff40e 	bge	r18,r2,81108bf4 <__reset+0xfb0e8bf4>
81108c24:	d9801e04 	addi	r6,sp,120
81108c28:	b80b883a 	mov	r5,r23
81108c2c:	9809883a 	mov	r4,r19
81108c30:	110f8000 	call	8110f800 <__sprint_r>
81108c34:	103e6d1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81108c38:	843ffc04 	addi	r16,r16,-16
81108c3c:	d8c02017 	ldw	r3,128(sp)
81108c40:	d8801f17 	ldw	r2,124(sp)
81108c44:	da000404 	addi	r8,sp,16
81108c48:	8c3fed16 	blt	r17,r16,81108c00 <__reset+0xfb0e8c00>
81108c4c:	d9403517 	ldw	r5,212(sp)
81108c50:	1c07883a 	add	r3,r3,r16
81108c54:	10800044 	addi	r2,r2,1
81108c58:	41400015 	stw	r5,0(r8)
81108c5c:	44000115 	stw	r16,4(r8)
81108c60:	d8c02015 	stw	r3,128(sp)
81108c64:	d8801f15 	stw	r2,124(sp)
81108c68:	010001c4 	movi	r4,7
81108c6c:	2080060e 	bge	r4,r2,81108c88 <___vfprintf_internal_r+0xaa4>
81108c70:	d9002c17 	ldw	r4,176(sp)
81108c74:	d9801e04 	addi	r6,sp,120
81108c78:	b80b883a 	mov	r5,r23
81108c7c:	110f8000 	call	8110f800 <__sprint_r>
81108c80:	103e5a1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81108c84:	d8c02017 	ldw	r3,128(sp)
81108c88:	d8803117 	ldw	r2,196(sp)
81108c8c:	d9002a17 	ldw	r4,168(sp)
81108c90:	1100010e 	bge	r2,r4,81108c98 <___vfprintf_internal_r+0xab4>
81108c94:	2005883a 	mov	r2,r4
81108c98:	d9402f17 	ldw	r5,188(sp)
81108c9c:	288b883a 	add	r5,r5,r2
81108ca0:	d9402f15 	stw	r5,188(sp)
81108ca4:	18019e1e 	bne	r3,zero,81109320 <___vfprintf_internal_r+0x113c>
81108ca8:	a8800007 	ldb	r2,0(r21)
81108cac:	d8001f15 	stw	zero,124(sp)
81108cb0:	da000404 	addi	r8,sp,16
81108cb4:	103d851e 	bne	r2,zero,811082cc <__reset+0xfb0e82cc>
81108cb8:	a821883a 	mov	r16,r21
81108cbc:	003d9b06 	br	8110832c <__reset+0xfb0e832c>
81108cc0:	18c03fcc 	andi	r3,r3,255
81108cc4:	1805c11e 	bne	r3,zero,8110a3cc <___vfprintf_internal_r+0x21e8>
81108cc8:	94800414 	ori	r18,r18,16
81108ccc:	9080080c 	andi	r2,r18,32
81108cd0:	10020c26 	beq	r2,zero,81109504 <___vfprintf_internal_r+0x1320>
81108cd4:	d8802d17 	ldw	r2,180(sp)
81108cd8:	d9002917 	ldw	r4,164(sp)
81108cdc:	d8002785 	stb	zero,158(sp)
81108ce0:	10c00204 	addi	r3,r2,8
81108ce4:	14c00017 	ldw	r19,0(r2)
81108ce8:	15800117 	ldw	r22,4(r2)
81108cec:	20040f16 	blt	r4,zero,81109d2c <___vfprintf_internal_r+0x1b48>
81108cf0:	013fdfc4 	movi	r4,-129
81108cf4:	9d84b03a 	or	r2,r19,r22
81108cf8:	d8c02d15 	stw	r3,180(sp)
81108cfc:	9124703a 	and	r18,r18,r4
81108d00:	0039883a 	mov	fp,zero
81108d04:	103e891e 	bne	r2,zero,8110872c <__reset+0xfb0e872c>
81108d08:	d9002917 	ldw	r4,164(sp)
81108d0c:	2002c11e 	bne	r4,zero,81109814 <___vfprintf_internal_r+0x1630>
81108d10:	d8002915 	stw	zero,164(sp)
81108d14:	d8002e15 	stw	zero,184(sp)
81108d18:	dc001e04 	addi	r16,sp,120
81108d1c:	003ef806 	br	81108900 <__reset+0xfb0e8900>
81108d20:	18c03fcc 	andi	r3,r3,255
81108d24:	18059d1e 	bne	r3,zero,8110a39c <___vfprintf_internal_r+0x21b8>
81108d28:	016044b4 	movhi	r5,33042
81108d2c:	296abe04 	addi	r5,r5,-21768
81108d30:	d9403915 	stw	r5,228(sp)
81108d34:	9080080c 	andi	r2,r18,32
81108d38:	10005226 	beq	r2,zero,81108e84 <___vfprintf_internal_r+0xca0>
81108d3c:	d8802d17 	ldw	r2,180(sp)
81108d40:	14c00017 	ldw	r19,0(r2)
81108d44:	15800117 	ldw	r22,4(r2)
81108d48:	10800204 	addi	r2,r2,8
81108d4c:	d8802d15 	stw	r2,180(sp)
81108d50:	9080004c 	andi	r2,r18,1
81108d54:	10019026 	beq	r2,zero,81109398 <___vfprintf_internal_r+0x11b4>
81108d58:	9d84b03a 	or	r2,r19,r22
81108d5c:	10036926 	beq	r2,zero,81109b04 <___vfprintf_internal_r+0x1920>
81108d60:	d8c02917 	ldw	r3,164(sp)
81108d64:	00800c04 	movi	r2,48
81108d68:	d8802705 	stb	r2,156(sp)
81108d6c:	dc402745 	stb	r17,157(sp)
81108d70:	d8002785 	stb	zero,158(sp)
81108d74:	90800094 	ori	r2,r18,2
81108d78:	18045d16 	blt	r3,zero,81109ef0 <___vfprintf_internal_r+0x1d0c>
81108d7c:	00bfdfc4 	movi	r2,-129
81108d80:	90a4703a 	and	r18,r18,r2
81108d84:	94800094 	ori	r18,r18,2
81108d88:	0039883a 	mov	fp,zero
81108d8c:	d9003917 	ldw	r4,228(sp)
81108d90:	dc001e04 	addi	r16,sp,120
81108d94:	988003cc 	andi	r2,r19,15
81108d98:	b006973a 	slli	r3,r22,28
81108d9c:	2085883a 	add	r2,r4,r2
81108da0:	9826d13a 	srli	r19,r19,4
81108da4:	10800003 	ldbu	r2,0(r2)
81108da8:	b02cd13a 	srli	r22,r22,4
81108dac:	843fffc4 	addi	r16,r16,-1
81108db0:	1ce6b03a 	or	r19,r3,r19
81108db4:	80800005 	stb	r2,0(r16)
81108db8:	9d84b03a 	or	r2,r19,r22
81108dbc:	103ff51e 	bne	r2,zero,81108d94 <__reset+0xfb0e8d94>
81108dc0:	d8c02817 	ldw	r3,160(sp)
81108dc4:	1c07c83a 	sub	r3,r3,r16
81108dc8:	d8c02e15 	stw	r3,184(sp)
81108dcc:	003ecc06 	br	81108900 <__reset+0xfb0e8900>
81108dd0:	18c03fcc 	andi	r3,r3,255
81108dd4:	183e9f26 	beq	r3,zero,81108854 <__reset+0xfb0e8854>
81108dd8:	d9c02785 	stb	r7,158(sp)
81108ddc:	003e9d06 	br	81108854 <__reset+0xfb0e8854>
81108de0:	00c00044 	movi	r3,1
81108de4:	01c00ac4 	movi	r7,43
81108de8:	ac400007 	ldb	r17,0(r21)
81108dec:	003d5e06 	br	81108368 <__reset+0xfb0e8368>
81108df0:	94800814 	ori	r18,r18,32
81108df4:	ac400007 	ldb	r17,0(r21)
81108df8:	003d5b06 	br	81108368 <__reset+0xfb0e8368>
81108dfc:	d8c02d17 	ldw	r3,180(sp)
81108e00:	d8002785 	stb	zero,158(sp)
81108e04:	1c000017 	ldw	r16,0(r3)
81108e08:	1cc00104 	addi	r19,r3,4
81108e0c:	80041926 	beq	r16,zero,81109e74 <___vfprintf_internal_r+0x1c90>
81108e10:	d9002917 	ldw	r4,164(sp)
81108e14:	2003d016 	blt	r4,zero,81109d58 <___vfprintf_internal_r+0x1b74>
81108e18:	200d883a 	mov	r6,r4
81108e1c:	000b883a 	mov	r5,zero
81108e20:	8009883a 	mov	r4,r16
81108e24:	da003d15 	stw	r8,244(sp)
81108e28:	110d9f40 	call	8110d9f4 <memchr>
81108e2c:	da003d17 	ldw	r8,244(sp)
81108e30:	10045426 	beq	r2,zero,81109f84 <___vfprintf_internal_r+0x1da0>
81108e34:	1405c83a 	sub	r2,r2,r16
81108e38:	d8802e15 	stw	r2,184(sp)
81108e3c:	1003cc16 	blt	r2,zero,81109d70 <___vfprintf_internal_r+0x1b8c>
81108e40:	df002783 	ldbu	fp,158(sp)
81108e44:	d8802a15 	stw	r2,168(sp)
81108e48:	dcc02d15 	stw	r19,180(sp)
81108e4c:	d8002915 	stw	zero,164(sp)
81108e50:	d8003215 	stw	zero,200(sp)
81108e54:	003eb006 	br	81108918 <__reset+0xfb0e8918>
81108e58:	18c03fcc 	andi	r3,r3,255
81108e5c:	183f9b26 	beq	r3,zero,81108ccc <__reset+0xfb0e8ccc>
81108e60:	d9c02785 	stb	r7,158(sp)
81108e64:	003f9906 	br	81108ccc <__reset+0xfb0e8ccc>
81108e68:	18c03fcc 	andi	r3,r3,255
81108e6c:	1805551e 	bne	r3,zero,8110a3c4 <___vfprintf_internal_r+0x21e0>
81108e70:	016044b4 	movhi	r5,33042
81108e74:	296ac304 	addi	r5,r5,-21748
81108e78:	d9403915 	stw	r5,228(sp)
81108e7c:	9080080c 	andi	r2,r18,32
81108e80:	103fae1e 	bne	r2,zero,81108d3c <__reset+0xfb0e8d3c>
81108e84:	9080040c 	andi	r2,r18,16
81108e88:	1002de26 	beq	r2,zero,81109a04 <___vfprintf_internal_r+0x1820>
81108e8c:	d8c02d17 	ldw	r3,180(sp)
81108e90:	002d883a 	mov	r22,zero
81108e94:	1cc00017 	ldw	r19,0(r3)
81108e98:	18c00104 	addi	r3,r3,4
81108e9c:	d8c02d15 	stw	r3,180(sp)
81108ea0:	003fab06 	br	81108d50 <__reset+0xfb0e8d50>
81108ea4:	38803fcc 	andi	r2,r7,255
81108ea8:	1080201c 	xori	r2,r2,128
81108eac:	10bfe004 	addi	r2,r2,-128
81108eb0:	1002d21e 	bne	r2,zero,811099fc <___vfprintf_internal_r+0x1818>
81108eb4:	00c00044 	movi	r3,1
81108eb8:	01c00804 	movi	r7,32
81108ebc:	ac400007 	ldb	r17,0(r21)
81108ec0:	003d2906 	br	81108368 <__reset+0xfb0e8368>
81108ec4:	94800054 	ori	r18,r18,1
81108ec8:	ac400007 	ldb	r17,0(r21)
81108ecc:	003d2606 	br	81108368 <__reset+0xfb0e8368>
81108ed0:	18c03fcc 	andi	r3,r3,255
81108ed4:	183e0526 	beq	r3,zero,811086ec <__reset+0xfb0e86ec>
81108ed8:	d9c02785 	stb	r7,158(sp)
81108edc:	003e0306 	br	811086ec <__reset+0xfb0e86ec>
81108ee0:	94801014 	ori	r18,r18,64
81108ee4:	ac400007 	ldb	r17,0(r21)
81108ee8:	003d1f06 	br	81108368 <__reset+0xfb0e8368>
81108eec:	ac400007 	ldb	r17,0(r21)
81108ef0:	8a438726 	beq	r17,r9,81109d10 <___vfprintf_internal_r+0x1b2c>
81108ef4:	94800414 	ori	r18,r18,16
81108ef8:	003d1b06 	br	81108368 <__reset+0xfb0e8368>
81108efc:	18c03fcc 	andi	r3,r3,255
81108f00:	1805341e 	bne	r3,zero,8110a3d4 <___vfprintf_internal_r+0x21f0>
81108f04:	9080080c 	andi	r2,r18,32
81108f08:	1002cd26 	beq	r2,zero,81109a40 <___vfprintf_internal_r+0x185c>
81108f0c:	d9402d17 	ldw	r5,180(sp)
81108f10:	d9002f17 	ldw	r4,188(sp)
81108f14:	28800017 	ldw	r2,0(r5)
81108f18:	2007d7fa 	srai	r3,r4,31
81108f1c:	29400104 	addi	r5,r5,4
81108f20:	d9402d15 	stw	r5,180(sp)
81108f24:	11000015 	stw	r4,0(r2)
81108f28:	10c00115 	stw	r3,4(r2)
81108f2c:	003ce506 	br	811082c4 <__reset+0xfb0e82c4>
81108f30:	d8c02d17 	ldw	r3,180(sp)
81108f34:	d9002d17 	ldw	r4,180(sp)
81108f38:	d8002785 	stb	zero,158(sp)
81108f3c:	18800017 	ldw	r2,0(r3)
81108f40:	21000104 	addi	r4,r4,4
81108f44:	00c00044 	movi	r3,1
81108f48:	d8c02a15 	stw	r3,168(sp)
81108f4c:	d8801405 	stb	r2,80(sp)
81108f50:	d9002d15 	stw	r4,180(sp)
81108f54:	d8c02e15 	stw	r3,184(sp)
81108f58:	d8002915 	stw	zero,164(sp)
81108f5c:	d8003215 	stw	zero,200(sp)
81108f60:	dc001404 	addi	r16,sp,80
81108f64:	0039883a 	mov	fp,zero
81108f68:	003e7206 	br	81108934 <__reset+0xfb0e8934>
81108f6c:	012044b4 	movhi	r4,33042
81108f70:	212ac304 	addi	r4,r4,-21748
81108f74:	0039883a 	mov	fp,zero
81108f78:	d9003915 	stw	r4,228(sp)
81108f7c:	04401e04 	movi	r17,120
81108f80:	003f8206 	br	81108d8c <__reset+0xfb0e8d8c>
81108f84:	18c03fcc 	andi	r3,r3,255
81108f88:	1805061e 	bne	r3,zero,8110a3a4 <___vfprintf_internal_r+0x21c0>
81108f8c:	883d9126 	beq	r17,zero,811085d4 <__reset+0xfb0e85d4>
81108f90:	00c00044 	movi	r3,1
81108f94:	d8c02a15 	stw	r3,168(sp)
81108f98:	dc401405 	stb	r17,80(sp)
81108f9c:	d8002785 	stb	zero,158(sp)
81108fa0:	003fec06 	br	81108f54 <__reset+0xfb0e8f54>
81108fa4:	016044b4 	movhi	r5,33042
81108fa8:	296ac304 	addi	r5,r5,-21748
81108fac:	d9403915 	stw	r5,228(sp)
81108fb0:	d8c02d15 	stw	r3,180(sp)
81108fb4:	1025883a 	mov	r18,r2
81108fb8:	04401e04 	movi	r17,120
81108fbc:	9d84b03a 	or	r2,r19,r22
81108fc0:	1000fc1e 	bne	r2,zero,811093b4 <___vfprintf_internal_r+0x11d0>
81108fc4:	0039883a 	mov	fp,zero
81108fc8:	00800084 	movi	r2,2
81108fcc:	10803fcc 	andi	r2,r2,255
81108fd0:	00c00044 	movi	r3,1
81108fd4:	10c20f26 	beq	r2,r3,81109814 <___vfprintf_internal_r+0x1630>
81108fd8:	00c00084 	movi	r3,2
81108fdc:	10fd6326 	beq	r2,r3,8110856c <__reset+0xfb0e856c>
81108fe0:	003e2d06 	br	81108898 <__reset+0xfb0e8898>
81108fe4:	d8c02017 	ldw	r3,128(sp)
81108fe8:	003e9306 	br	81108a38 <__reset+0xfb0e8a38>
81108fec:	00801944 	movi	r2,101
81108ff0:	14407e0e 	bge	r2,r17,811091ec <___vfprintf_internal_r+0x1008>
81108ff4:	d9003617 	ldw	r4,216(sp)
81108ff8:	d9403817 	ldw	r5,224(sp)
81108ffc:	000d883a 	mov	r6,zero
81109000:	000f883a 	mov	r7,zero
81109004:	d8c03c15 	stw	r3,240(sp)
81109008:	da003d15 	stw	r8,244(sp)
8110900c:	11134780 	call	81113478 <__eqdf2>
81109010:	d8c03c17 	ldw	r3,240(sp)
81109014:	da003d17 	ldw	r8,244(sp)
81109018:	1000f71e 	bne	r2,zero,811093f8 <___vfprintf_internal_r+0x1214>
8110901c:	d8801f17 	ldw	r2,124(sp)
81109020:	012044b4 	movhi	r4,33042
81109024:	212aca04 	addi	r4,r4,-21720
81109028:	18c00044 	addi	r3,r3,1
8110902c:	10800044 	addi	r2,r2,1
81109030:	41000015 	stw	r4,0(r8)
81109034:	01000044 	movi	r4,1
81109038:	41000115 	stw	r4,4(r8)
8110903c:	d8c02015 	stw	r3,128(sp)
81109040:	d8801f15 	stw	r2,124(sp)
81109044:	010001c4 	movi	r4,7
81109048:	2082b816 	blt	r4,r2,81109b2c <___vfprintf_internal_r+0x1948>
8110904c:	42000204 	addi	r8,r8,8
81109050:	d8802617 	ldw	r2,152(sp)
81109054:	d9403317 	ldw	r5,204(sp)
81109058:	11400216 	blt	r2,r5,81109064 <___vfprintf_internal_r+0xe80>
8110905c:	9080004c 	andi	r2,r18,1
81109060:	103ed526 	beq	r2,zero,81108bb8 <__reset+0xfb0e8bb8>
81109064:	d8803717 	ldw	r2,220(sp)
81109068:	d9003417 	ldw	r4,208(sp)
8110906c:	d9403717 	ldw	r5,220(sp)
81109070:	1887883a 	add	r3,r3,r2
81109074:	d8801f17 	ldw	r2,124(sp)
81109078:	41000015 	stw	r4,0(r8)
8110907c:	41400115 	stw	r5,4(r8)
81109080:	10800044 	addi	r2,r2,1
81109084:	d8c02015 	stw	r3,128(sp)
81109088:	d8801f15 	stw	r2,124(sp)
8110908c:	010001c4 	movi	r4,7
81109090:	20832916 	blt	r4,r2,81109d38 <___vfprintf_internal_r+0x1b54>
81109094:	42000204 	addi	r8,r8,8
81109098:	d8803317 	ldw	r2,204(sp)
8110909c:	143fffc4 	addi	r16,r2,-1
811090a0:	043ec50e 	bge	zero,r16,81108bb8 <__reset+0xfb0e8bb8>
811090a4:	04400404 	movi	r17,16
811090a8:	d8801f17 	ldw	r2,124(sp)
811090ac:	8c00880e 	bge	r17,r16,811092d0 <___vfprintf_internal_r+0x10ec>
811090b0:	016044b4 	movhi	r5,33042
811090b4:	296aca84 	addi	r5,r5,-21718
811090b8:	d9402b15 	stw	r5,172(sp)
811090bc:	058001c4 	movi	r22,7
811090c0:	dcc02c17 	ldw	r19,176(sp)
811090c4:	00000306 	br	811090d4 <___vfprintf_internal_r+0xef0>
811090c8:	42000204 	addi	r8,r8,8
811090cc:	843ffc04 	addi	r16,r16,-16
811090d0:	8c00820e 	bge	r17,r16,811092dc <___vfprintf_internal_r+0x10f8>
811090d4:	18c00404 	addi	r3,r3,16
811090d8:	10800044 	addi	r2,r2,1
811090dc:	45000015 	stw	r20,0(r8)
811090e0:	44400115 	stw	r17,4(r8)
811090e4:	d8c02015 	stw	r3,128(sp)
811090e8:	d8801f15 	stw	r2,124(sp)
811090ec:	b0bff60e 	bge	r22,r2,811090c8 <__reset+0xfb0e90c8>
811090f0:	d9801e04 	addi	r6,sp,120
811090f4:	b80b883a 	mov	r5,r23
811090f8:	9809883a 	mov	r4,r19
811090fc:	110f8000 	call	8110f800 <__sprint_r>
81109100:	103d3a1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109104:	d8c02017 	ldw	r3,128(sp)
81109108:	d8801f17 	ldw	r2,124(sp)
8110910c:	da000404 	addi	r8,sp,16
81109110:	003fee06 	br	811090cc <__reset+0xfb0e90cc>
81109114:	d9403117 	ldw	r5,196(sp)
81109118:	d8802a17 	ldw	r2,168(sp)
8110911c:	28adc83a 	sub	r22,r5,r2
81109120:	05be630e 	bge	zero,r22,81108ab0 <__reset+0xfb0e8ab0>
81109124:	07000404 	movi	fp,16
81109128:	d8801f17 	ldw	r2,124(sp)
8110912c:	e5838f0e 	bge	fp,r22,81109f6c <___vfprintf_internal_r+0x1d88>
81109130:	016044b4 	movhi	r5,33042
81109134:	296aca84 	addi	r5,r5,-21718
81109138:	dc403015 	stw	r17,192(sp)
8110913c:	d9402b15 	stw	r5,172(sp)
81109140:	b023883a 	mov	r17,r22
81109144:	04c001c4 	movi	r19,7
81109148:	a82d883a 	mov	r22,r21
8110914c:	902b883a 	mov	r21,r18
81109150:	8025883a 	mov	r18,r16
81109154:	dc002c17 	ldw	r16,176(sp)
81109158:	00000306 	br	81109168 <___vfprintf_internal_r+0xf84>
8110915c:	8c7ffc04 	addi	r17,r17,-16
81109160:	42000204 	addi	r8,r8,8
81109164:	e440110e 	bge	fp,r17,811091ac <___vfprintf_internal_r+0xfc8>
81109168:	18c00404 	addi	r3,r3,16
8110916c:	10800044 	addi	r2,r2,1
81109170:	45000015 	stw	r20,0(r8)
81109174:	47000115 	stw	fp,4(r8)
81109178:	d8c02015 	stw	r3,128(sp)
8110917c:	d8801f15 	stw	r2,124(sp)
81109180:	98bff60e 	bge	r19,r2,8110915c <__reset+0xfb0e915c>
81109184:	d9801e04 	addi	r6,sp,120
81109188:	b80b883a 	mov	r5,r23
8110918c:	8009883a 	mov	r4,r16
81109190:	110f8000 	call	8110f800 <__sprint_r>
81109194:	103d151e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109198:	8c7ffc04 	addi	r17,r17,-16
8110919c:	d8c02017 	ldw	r3,128(sp)
811091a0:	d8801f17 	ldw	r2,124(sp)
811091a4:	da000404 	addi	r8,sp,16
811091a8:	e47fef16 	blt	fp,r17,81109168 <__reset+0xfb0e9168>
811091ac:	9021883a 	mov	r16,r18
811091b0:	a825883a 	mov	r18,r21
811091b4:	b02b883a 	mov	r21,r22
811091b8:	882d883a 	mov	r22,r17
811091bc:	dc403017 	ldw	r17,192(sp)
811091c0:	d9002b17 	ldw	r4,172(sp)
811091c4:	1d87883a 	add	r3,r3,r22
811091c8:	10800044 	addi	r2,r2,1
811091cc:	41000015 	stw	r4,0(r8)
811091d0:	45800115 	stw	r22,4(r8)
811091d4:	d8c02015 	stw	r3,128(sp)
811091d8:	d8801f15 	stw	r2,124(sp)
811091dc:	010001c4 	movi	r4,7
811091e0:	20818e16 	blt	r4,r2,8110981c <___vfprintf_internal_r+0x1638>
811091e4:	42000204 	addi	r8,r8,8
811091e8:	003e3106 	br	81108ab0 <__reset+0xfb0e8ab0>
811091ec:	d9403317 	ldw	r5,204(sp)
811091f0:	00800044 	movi	r2,1
811091f4:	18c00044 	addi	r3,r3,1
811091f8:	1141530e 	bge	r2,r5,81109748 <___vfprintf_internal_r+0x1564>
811091fc:	dc401f17 	ldw	r17,124(sp)
81109200:	00800044 	movi	r2,1
81109204:	40800115 	stw	r2,4(r8)
81109208:	8c400044 	addi	r17,r17,1
8110920c:	44000015 	stw	r16,0(r8)
81109210:	d8c02015 	stw	r3,128(sp)
81109214:	dc401f15 	stw	r17,124(sp)
81109218:	008001c4 	movi	r2,7
8110921c:	14416b16 	blt	r2,r17,811097cc <___vfprintf_internal_r+0x15e8>
81109220:	42000204 	addi	r8,r8,8
81109224:	d8803717 	ldw	r2,220(sp)
81109228:	d9003417 	ldw	r4,208(sp)
8110922c:	8c400044 	addi	r17,r17,1
81109230:	10c7883a 	add	r3,r2,r3
81109234:	40800115 	stw	r2,4(r8)
81109238:	41000015 	stw	r4,0(r8)
8110923c:	d8c02015 	stw	r3,128(sp)
81109240:	dc401f15 	stw	r17,124(sp)
81109244:	008001c4 	movi	r2,7
81109248:	14416916 	blt	r2,r17,811097f0 <___vfprintf_internal_r+0x160c>
8110924c:	45800204 	addi	r22,r8,8
81109250:	d9003617 	ldw	r4,216(sp)
81109254:	d9403817 	ldw	r5,224(sp)
81109258:	000d883a 	mov	r6,zero
8110925c:	000f883a 	mov	r7,zero
81109260:	d8c03c15 	stw	r3,240(sp)
81109264:	11134780 	call	81113478 <__eqdf2>
81109268:	d8c03c17 	ldw	r3,240(sp)
8110926c:	1000bc26 	beq	r2,zero,81109560 <___vfprintf_internal_r+0x137c>
81109270:	d9403317 	ldw	r5,204(sp)
81109274:	84000044 	addi	r16,r16,1
81109278:	8c400044 	addi	r17,r17,1
8110927c:	28bfffc4 	addi	r2,r5,-1
81109280:	1887883a 	add	r3,r3,r2
81109284:	b0800115 	stw	r2,4(r22)
81109288:	b4000015 	stw	r16,0(r22)
8110928c:	d8c02015 	stw	r3,128(sp)
81109290:	dc401f15 	stw	r17,124(sp)
81109294:	008001c4 	movi	r2,7
81109298:	14414316 	blt	r2,r17,811097a8 <___vfprintf_internal_r+0x15c4>
8110929c:	b5800204 	addi	r22,r22,8
811092a0:	d9003a17 	ldw	r4,232(sp)
811092a4:	df0022c4 	addi	fp,sp,139
811092a8:	8c400044 	addi	r17,r17,1
811092ac:	20c7883a 	add	r3,r4,r3
811092b0:	b7000015 	stw	fp,0(r22)
811092b4:	b1000115 	stw	r4,4(r22)
811092b8:	d8c02015 	stw	r3,128(sp)
811092bc:	dc401f15 	stw	r17,124(sp)
811092c0:	008001c4 	movi	r2,7
811092c4:	14400e16 	blt	r2,r17,81109300 <___vfprintf_internal_r+0x111c>
811092c8:	b2000204 	addi	r8,r22,8
811092cc:	003e3a06 	br	81108bb8 <__reset+0xfb0e8bb8>
811092d0:	012044b4 	movhi	r4,33042
811092d4:	212aca84 	addi	r4,r4,-21718
811092d8:	d9002b15 	stw	r4,172(sp)
811092dc:	d9002b17 	ldw	r4,172(sp)
811092e0:	1c07883a 	add	r3,r3,r16
811092e4:	44000115 	stw	r16,4(r8)
811092e8:	41000015 	stw	r4,0(r8)
811092ec:	10800044 	addi	r2,r2,1
811092f0:	d8c02015 	stw	r3,128(sp)
811092f4:	d8801f15 	stw	r2,124(sp)
811092f8:	010001c4 	movi	r4,7
811092fc:	20be2d0e 	bge	r4,r2,81108bb4 <__reset+0xfb0e8bb4>
81109300:	d9002c17 	ldw	r4,176(sp)
81109304:	d9801e04 	addi	r6,sp,120
81109308:	b80b883a 	mov	r5,r23
8110930c:	110f8000 	call	8110f800 <__sprint_r>
81109310:	103cb61e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109314:	d8c02017 	ldw	r3,128(sp)
81109318:	da000404 	addi	r8,sp,16
8110931c:	003e2606 	br	81108bb8 <__reset+0xfb0e8bb8>
81109320:	d9002c17 	ldw	r4,176(sp)
81109324:	d9801e04 	addi	r6,sp,120
81109328:	b80b883a 	mov	r5,r23
8110932c:	110f8000 	call	8110f800 <__sprint_r>
81109330:	103e5d26 	beq	r2,zero,81108ca8 <__reset+0xfb0e8ca8>
81109334:	003cad06 	br	811085ec <__reset+0xfb0e85ec>
81109338:	d9002c17 	ldw	r4,176(sp)
8110933c:	d9801e04 	addi	r6,sp,120
81109340:	b80b883a 	mov	r5,r23
81109344:	110f8000 	call	8110f800 <__sprint_r>
81109348:	103ca81e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
8110934c:	d8c02017 	ldw	r3,128(sp)
81109350:	da000404 	addi	r8,sp,16
81109354:	003e0b06 	br	81108b84 <__reset+0xfb0e8b84>
81109358:	d9002c17 	ldw	r4,176(sp)
8110935c:	d9801e04 	addi	r6,sp,120
81109360:	b80b883a 	mov	r5,r23
81109364:	110f8000 	call	8110f800 <__sprint_r>
81109368:	103ca01e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
8110936c:	d8c02017 	ldw	r3,128(sp)
81109370:	da000404 	addi	r8,sp,16
81109374:	003dbd06 	br	81108a6c <__reset+0xfb0e8a6c>
81109378:	d9002c17 	ldw	r4,176(sp)
8110937c:	d9801e04 	addi	r6,sp,120
81109380:	b80b883a 	mov	r5,r23
81109384:	110f8000 	call	8110f800 <__sprint_r>
81109388:	103c981e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
8110938c:	d8c02017 	ldw	r3,128(sp)
81109390:	da000404 	addi	r8,sp,16
81109394:	003dc306 	br	81108aa4 <__reset+0xfb0e8aa4>
81109398:	d8802917 	ldw	r2,164(sp)
8110939c:	d8002785 	stb	zero,158(sp)
811093a0:	103f0616 	blt	r2,zero,81108fbc <__reset+0xfb0e8fbc>
811093a4:	00ffdfc4 	movi	r3,-129
811093a8:	9d84b03a 	or	r2,r19,r22
811093ac:	90e4703a 	and	r18,r18,r3
811093b0:	103c6b26 	beq	r2,zero,81108560 <__reset+0xfb0e8560>
811093b4:	0039883a 	mov	fp,zero
811093b8:	003e7406 	br	81108d8c <__reset+0xfb0e8d8c>
811093bc:	9080040c 	andi	r2,r18,16
811093c0:	1001b326 	beq	r2,zero,81109a90 <___vfprintf_internal_r+0x18ac>
811093c4:	d9002d17 	ldw	r4,180(sp)
811093c8:	d9402917 	ldw	r5,164(sp)
811093cc:	d8002785 	stb	zero,158(sp)
811093d0:	20800104 	addi	r2,r4,4
811093d4:	24c00017 	ldw	r19,0(r4)
811093d8:	002d883a 	mov	r22,zero
811093dc:	2801b516 	blt	r5,zero,81109ab4 <___vfprintf_internal_r+0x18d0>
811093e0:	00ffdfc4 	movi	r3,-129
811093e4:	d8802d15 	stw	r2,180(sp)
811093e8:	90e4703a 	and	r18,r18,r3
811093ec:	983d2726 	beq	r19,zero,8110888c <__reset+0xfb0e888c>
811093f0:	0039883a 	mov	fp,zero
811093f4:	003d2a06 	br	811088a0 <__reset+0xfb0e88a0>
811093f8:	dc402617 	ldw	r17,152(sp)
811093fc:	0441d30e 	bge	zero,r17,81109b4c <___vfprintf_internal_r+0x1968>
81109400:	dc403217 	ldw	r17,200(sp)
81109404:	d8803317 	ldw	r2,204(sp)
81109408:	1440010e 	bge	r2,r17,81109410 <___vfprintf_internal_r+0x122c>
8110940c:	1023883a 	mov	r17,r2
81109410:	04400a0e 	bge	zero,r17,8110943c <___vfprintf_internal_r+0x1258>
81109414:	d8801f17 	ldw	r2,124(sp)
81109418:	1c47883a 	add	r3,r3,r17
8110941c:	44000015 	stw	r16,0(r8)
81109420:	10800044 	addi	r2,r2,1
81109424:	44400115 	stw	r17,4(r8)
81109428:	d8c02015 	stw	r3,128(sp)
8110942c:	d8801f15 	stw	r2,124(sp)
81109430:	010001c4 	movi	r4,7
81109434:	20826516 	blt	r4,r2,81109dcc <___vfprintf_internal_r+0x1be8>
81109438:	42000204 	addi	r8,r8,8
8110943c:	88026116 	blt	r17,zero,81109dc4 <___vfprintf_internal_r+0x1be0>
81109440:	d9003217 	ldw	r4,200(sp)
81109444:	2463c83a 	sub	r17,r4,r17
81109448:	04407b0e 	bge	zero,r17,81109638 <___vfprintf_internal_r+0x1454>
8110944c:	05800404 	movi	r22,16
81109450:	d8801f17 	ldw	r2,124(sp)
81109454:	b4419d0e 	bge	r22,r17,81109acc <___vfprintf_internal_r+0x18e8>
81109458:	012044b4 	movhi	r4,33042
8110945c:	212aca84 	addi	r4,r4,-21718
81109460:	d9002b15 	stw	r4,172(sp)
81109464:	070001c4 	movi	fp,7
81109468:	dcc02c17 	ldw	r19,176(sp)
8110946c:	00000306 	br	8110947c <___vfprintf_internal_r+0x1298>
81109470:	42000204 	addi	r8,r8,8
81109474:	8c7ffc04 	addi	r17,r17,-16
81109478:	b441970e 	bge	r22,r17,81109ad8 <___vfprintf_internal_r+0x18f4>
8110947c:	18c00404 	addi	r3,r3,16
81109480:	10800044 	addi	r2,r2,1
81109484:	45000015 	stw	r20,0(r8)
81109488:	45800115 	stw	r22,4(r8)
8110948c:	d8c02015 	stw	r3,128(sp)
81109490:	d8801f15 	stw	r2,124(sp)
81109494:	e0bff60e 	bge	fp,r2,81109470 <__reset+0xfb0e9470>
81109498:	d9801e04 	addi	r6,sp,120
8110949c:	b80b883a 	mov	r5,r23
811094a0:	9809883a 	mov	r4,r19
811094a4:	110f8000 	call	8110f800 <__sprint_r>
811094a8:	103c501e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
811094ac:	d8c02017 	ldw	r3,128(sp)
811094b0:	d8801f17 	ldw	r2,124(sp)
811094b4:	da000404 	addi	r8,sp,16
811094b8:	003fee06 	br	81109474 <__reset+0xfb0e9474>
811094bc:	d9002c17 	ldw	r4,176(sp)
811094c0:	d9801e04 	addi	r6,sp,120
811094c4:	b80b883a 	mov	r5,r23
811094c8:	110f8000 	call	8110f800 <__sprint_r>
811094cc:	103c471e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
811094d0:	d8c02017 	ldw	r3,128(sp)
811094d4:	df002787 	ldb	fp,158(sp)
811094d8:	da000404 	addi	r8,sp,16
811094dc:	003d5606 	br	81108a38 <__reset+0xfb0e8a38>
811094e0:	9080040c 	andi	r2,r18,16
811094e4:	10016126 	beq	r2,zero,81109a6c <___vfprintf_internal_r+0x1888>
811094e8:	d8802d17 	ldw	r2,180(sp)
811094ec:	14c00017 	ldw	r19,0(r2)
811094f0:	10800104 	addi	r2,r2,4
811094f4:	d8802d15 	stw	r2,180(sp)
811094f8:	982dd7fa 	srai	r22,r19,31
811094fc:	b005883a 	mov	r2,r22
81109500:	003c8206 	br	8110870c <__reset+0xfb0e870c>
81109504:	9080040c 	andi	r2,r18,16
81109508:	10003526 	beq	r2,zero,811095e0 <___vfprintf_internal_r+0x13fc>
8110950c:	d9402d17 	ldw	r5,180(sp)
81109510:	d8c02917 	ldw	r3,164(sp)
81109514:	d8002785 	stb	zero,158(sp)
81109518:	28800104 	addi	r2,r5,4
8110951c:	2cc00017 	ldw	r19,0(r5)
81109520:	002d883a 	mov	r22,zero
81109524:	18003716 	blt	r3,zero,81109604 <___vfprintf_internal_r+0x1420>
81109528:	00ffdfc4 	movi	r3,-129
8110952c:	d8802d15 	stw	r2,180(sp)
81109530:	90e4703a 	and	r18,r18,r3
81109534:	0039883a 	mov	fp,zero
81109538:	983df326 	beq	r19,zero,81108d08 <__reset+0xfb0e8d08>
8110953c:	00800244 	movi	r2,9
81109540:	14fc7b36 	bltu	r2,r19,81108730 <__reset+0xfb0e8730>
81109544:	d8c02817 	ldw	r3,160(sp)
81109548:	dc001dc4 	addi	r16,sp,119
8110954c:	9cc00c04 	addi	r19,r19,48
81109550:	1c07c83a 	sub	r3,r3,r16
81109554:	dcc01dc5 	stb	r19,119(sp)
81109558:	d8c02e15 	stw	r3,184(sp)
8110955c:	003ce806 	br	81108900 <__reset+0xfb0e8900>
81109560:	d8803317 	ldw	r2,204(sp)
81109564:	143fffc4 	addi	r16,r2,-1
81109568:	043f4d0e 	bge	zero,r16,811092a0 <__reset+0xfb0e92a0>
8110956c:	07000404 	movi	fp,16
81109570:	e400810e 	bge	fp,r16,81109778 <___vfprintf_internal_r+0x1594>
81109574:	016044b4 	movhi	r5,33042
81109578:	296aca84 	addi	r5,r5,-21718
8110957c:	d9402b15 	stw	r5,172(sp)
81109580:	01c001c4 	movi	r7,7
81109584:	dcc02c17 	ldw	r19,176(sp)
81109588:	00000306 	br	81109598 <___vfprintf_internal_r+0x13b4>
8110958c:	b5800204 	addi	r22,r22,8
81109590:	843ffc04 	addi	r16,r16,-16
81109594:	e4007b0e 	bge	fp,r16,81109784 <___vfprintf_internal_r+0x15a0>
81109598:	18c00404 	addi	r3,r3,16
8110959c:	8c400044 	addi	r17,r17,1
811095a0:	b5000015 	stw	r20,0(r22)
811095a4:	b7000115 	stw	fp,4(r22)
811095a8:	d8c02015 	stw	r3,128(sp)
811095ac:	dc401f15 	stw	r17,124(sp)
811095b0:	3c7ff60e 	bge	r7,r17,8110958c <__reset+0xfb0e958c>
811095b4:	d9801e04 	addi	r6,sp,120
811095b8:	b80b883a 	mov	r5,r23
811095bc:	9809883a 	mov	r4,r19
811095c0:	d9c03c15 	stw	r7,240(sp)
811095c4:	110f8000 	call	8110f800 <__sprint_r>
811095c8:	d9c03c17 	ldw	r7,240(sp)
811095cc:	103c071e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
811095d0:	d8c02017 	ldw	r3,128(sp)
811095d4:	dc401f17 	ldw	r17,124(sp)
811095d8:	dd800404 	addi	r22,sp,16
811095dc:	003fec06 	br	81109590 <__reset+0xfb0e9590>
811095e0:	9080100c 	andi	r2,r18,64
811095e4:	d8002785 	stb	zero,158(sp)
811095e8:	10010e26 	beq	r2,zero,81109a24 <___vfprintf_internal_r+0x1840>
811095ec:	d9002d17 	ldw	r4,180(sp)
811095f0:	d9402917 	ldw	r5,164(sp)
811095f4:	002d883a 	mov	r22,zero
811095f8:	20800104 	addi	r2,r4,4
811095fc:	24c0000b 	ldhu	r19,0(r4)
81109600:	283fc90e 	bge	r5,zero,81109528 <__reset+0xfb0e9528>
81109604:	d8802d15 	stw	r2,180(sp)
81109608:	0039883a 	mov	fp,zero
8110960c:	9d84b03a 	or	r2,r19,r22
81109610:	103c461e 	bne	r2,zero,8110872c <__reset+0xfb0e872c>
81109614:	00800044 	movi	r2,1
81109618:	003e6c06 	br	81108fcc <__reset+0xfb0e8fcc>
8110961c:	d9002c17 	ldw	r4,176(sp)
81109620:	d9801e04 	addi	r6,sp,120
81109624:	b80b883a 	mov	r5,r23
81109628:	110f8000 	call	8110f800 <__sprint_r>
8110962c:	103bef1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109630:	d8c02017 	ldw	r3,128(sp)
81109634:	da000404 	addi	r8,sp,16
81109638:	d9003217 	ldw	r4,200(sp)
8110963c:	d8802617 	ldw	r2,152(sp)
81109640:	d9403317 	ldw	r5,204(sp)
81109644:	8123883a 	add	r17,r16,r4
81109648:	11400216 	blt	r2,r5,81109654 <___vfprintf_internal_r+0x1470>
8110964c:	9100004c 	andi	r4,r18,1
81109650:	20000d26 	beq	r4,zero,81109688 <___vfprintf_internal_r+0x14a4>
81109654:	d9003717 	ldw	r4,220(sp)
81109658:	d9403417 	ldw	r5,208(sp)
8110965c:	1907883a 	add	r3,r3,r4
81109660:	d9001f17 	ldw	r4,124(sp)
81109664:	41400015 	stw	r5,0(r8)
81109668:	d9403717 	ldw	r5,220(sp)
8110966c:	21000044 	addi	r4,r4,1
81109670:	d8c02015 	stw	r3,128(sp)
81109674:	41400115 	stw	r5,4(r8)
81109678:	d9001f15 	stw	r4,124(sp)
8110967c:	014001c4 	movi	r5,7
81109680:	2901e816 	blt	r5,r4,81109e24 <___vfprintf_internal_r+0x1c40>
81109684:	42000204 	addi	r8,r8,8
81109688:	d9003317 	ldw	r4,204(sp)
8110968c:	8121883a 	add	r16,r16,r4
81109690:	2085c83a 	sub	r2,r4,r2
81109694:	8461c83a 	sub	r16,r16,r17
81109698:	1400010e 	bge	r2,r16,811096a0 <___vfprintf_internal_r+0x14bc>
8110969c:	1021883a 	mov	r16,r2
811096a0:	04000a0e 	bge	zero,r16,811096cc <___vfprintf_internal_r+0x14e8>
811096a4:	d9001f17 	ldw	r4,124(sp)
811096a8:	1c07883a 	add	r3,r3,r16
811096ac:	44400015 	stw	r17,0(r8)
811096b0:	21000044 	addi	r4,r4,1
811096b4:	44000115 	stw	r16,4(r8)
811096b8:	d8c02015 	stw	r3,128(sp)
811096bc:	d9001f15 	stw	r4,124(sp)
811096c0:	014001c4 	movi	r5,7
811096c4:	2901fb16 	blt	r5,r4,81109eb4 <___vfprintf_internal_r+0x1cd0>
811096c8:	42000204 	addi	r8,r8,8
811096cc:	8001f716 	blt	r16,zero,81109eac <___vfprintf_internal_r+0x1cc8>
811096d0:	1421c83a 	sub	r16,r2,r16
811096d4:	043d380e 	bge	zero,r16,81108bb8 <__reset+0xfb0e8bb8>
811096d8:	04400404 	movi	r17,16
811096dc:	d8801f17 	ldw	r2,124(sp)
811096e0:	8c3efb0e 	bge	r17,r16,811092d0 <__reset+0xfb0e92d0>
811096e4:	016044b4 	movhi	r5,33042
811096e8:	296aca84 	addi	r5,r5,-21718
811096ec:	d9402b15 	stw	r5,172(sp)
811096f0:	058001c4 	movi	r22,7
811096f4:	dcc02c17 	ldw	r19,176(sp)
811096f8:	00000306 	br	81109708 <___vfprintf_internal_r+0x1524>
811096fc:	42000204 	addi	r8,r8,8
81109700:	843ffc04 	addi	r16,r16,-16
81109704:	8c3ef50e 	bge	r17,r16,811092dc <__reset+0xfb0e92dc>
81109708:	18c00404 	addi	r3,r3,16
8110970c:	10800044 	addi	r2,r2,1
81109710:	45000015 	stw	r20,0(r8)
81109714:	44400115 	stw	r17,4(r8)
81109718:	d8c02015 	stw	r3,128(sp)
8110971c:	d8801f15 	stw	r2,124(sp)
81109720:	b0bff60e 	bge	r22,r2,811096fc <__reset+0xfb0e96fc>
81109724:	d9801e04 	addi	r6,sp,120
81109728:	b80b883a 	mov	r5,r23
8110972c:	9809883a 	mov	r4,r19
81109730:	110f8000 	call	8110f800 <__sprint_r>
81109734:	103bad1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109738:	d8c02017 	ldw	r3,128(sp)
8110973c:	d8801f17 	ldw	r2,124(sp)
81109740:	da000404 	addi	r8,sp,16
81109744:	003fee06 	br	81109700 <__reset+0xfb0e9700>
81109748:	9088703a 	and	r4,r18,r2
8110974c:	203eab1e 	bne	r4,zero,811091fc <__reset+0xfb0e91fc>
81109750:	dc401f17 	ldw	r17,124(sp)
81109754:	40800115 	stw	r2,4(r8)
81109758:	44000015 	stw	r16,0(r8)
8110975c:	8c400044 	addi	r17,r17,1
81109760:	d8c02015 	stw	r3,128(sp)
81109764:	dc401f15 	stw	r17,124(sp)
81109768:	008001c4 	movi	r2,7
8110976c:	14400e16 	blt	r2,r17,811097a8 <___vfprintf_internal_r+0x15c4>
81109770:	45800204 	addi	r22,r8,8
81109774:	003eca06 	br	811092a0 <__reset+0xfb0e92a0>
81109778:	012044b4 	movhi	r4,33042
8110977c:	212aca84 	addi	r4,r4,-21718
81109780:	d9002b15 	stw	r4,172(sp)
81109784:	d8802b17 	ldw	r2,172(sp)
81109788:	1c07883a 	add	r3,r3,r16
8110978c:	8c400044 	addi	r17,r17,1
81109790:	b0800015 	stw	r2,0(r22)
81109794:	b4000115 	stw	r16,4(r22)
81109798:	d8c02015 	stw	r3,128(sp)
8110979c:	dc401f15 	stw	r17,124(sp)
811097a0:	008001c4 	movi	r2,7
811097a4:	147ebd0e 	bge	r2,r17,8110929c <__reset+0xfb0e929c>
811097a8:	d9002c17 	ldw	r4,176(sp)
811097ac:	d9801e04 	addi	r6,sp,120
811097b0:	b80b883a 	mov	r5,r23
811097b4:	110f8000 	call	8110f800 <__sprint_r>
811097b8:	103b8c1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
811097bc:	d8c02017 	ldw	r3,128(sp)
811097c0:	dc401f17 	ldw	r17,124(sp)
811097c4:	dd800404 	addi	r22,sp,16
811097c8:	003eb506 	br	811092a0 <__reset+0xfb0e92a0>
811097cc:	d9002c17 	ldw	r4,176(sp)
811097d0:	d9801e04 	addi	r6,sp,120
811097d4:	b80b883a 	mov	r5,r23
811097d8:	110f8000 	call	8110f800 <__sprint_r>
811097dc:	103b831e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
811097e0:	d8c02017 	ldw	r3,128(sp)
811097e4:	dc401f17 	ldw	r17,124(sp)
811097e8:	da000404 	addi	r8,sp,16
811097ec:	003e8d06 	br	81109224 <__reset+0xfb0e9224>
811097f0:	d9002c17 	ldw	r4,176(sp)
811097f4:	d9801e04 	addi	r6,sp,120
811097f8:	b80b883a 	mov	r5,r23
811097fc:	110f8000 	call	8110f800 <__sprint_r>
81109800:	103b7a1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109804:	d8c02017 	ldw	r3,128(sp)
81109808:	dc401f17 	ldw	r17,124(sp)
8110980c:	dd800404 	addi	r22,sp,16
81109810:	003e8f06 	br	81109250 <__reset+0xfb0e9250>
81109814:	0027883a 	mov	r19,zero
81109818:	003f4a06 	br	81109544 <__reset+0xfb0e9544>
8110981c:	d9002c17 	ldw	r4,176(sp)
81109820:	d9801e04 	addi	r6,sp,120
81109824:	b80b883a 	mov	r5,r23
81109828:	110f8000 	call	8110f800 <__sprint_r>
8110982c:	103b6f1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109830:	d8c02017 	ldw	r3,128(sp)
81109834:	da000404 	addi	r8,sp,16
81109838:	003c9d06 	br	81108ab0 <__reset+0xfb0e8ab0>
8110983c:	04e7c83a 	sub	r19,zero,r19
81109840:	9804c03a 	cmpne	r2,r19,zero
81109844:	05adc83a 	sub	r22,zero,r22
81109848:	b0adc83a 	sub	r22,r22,r2
8110984c:	d8802917 	ldw	r2,164(sp)
81109850:	07000b44 	movi	fp,45
81109854:	df002785 	stb	fp,158(sp)
81109858:	10017b16 	blt	r2,zero,81109e48 <___vfprintf_internal_r+0x1c64>
8110985c:	00bfdfc4 	movi	r2,-129
81109860:	90a4703a 	and	r18,r18,r2
81109864:	003bb106 	br	8110872c <__reset+0xfb0e872c>
81109868:	d9003617 	ldw	r4,216(sp)
8110986c:	d9403817 	ldw	r5,224(sp)
81109870:	da003d15 	stw	r8,244(sp)
81109874:	110f4240 	call	8110f424 <__fpclassifyd>
81109878:	da003d17 	ldw	r8,244(sp)
8110987c:	1000f026 	beq	r2,zero,81109c40 <___vfprintf_internal_r+0x1a5c>
81109880:	d9002917 	ldw	r4,164(sp)
81109884:	05bff7c4 	movi	r22,-33
81109888:	00bfffc4 	movi	r2,-1
8110988c:	8dac703a 	and	r22,r17,r22
81109890:	20820026 	beq	r4,r2,8110a094 <___vfprintf_internal_r+0x1eb0>
81109894:	008011c4 	movi	r2,71
81109898:	b081f726 	beq	r22,r2,8110a078 <___vfprintf_internal_r+0x1e94>
8110989c:	d9003817 	ldw	r4,224(sp)
811098a0:	90c04014 	ori	r3,r18,256
811098a4:	d8c02b15 	stw	r3,172(sp)
811098a8:	20021516 	blt	r4,zero,8110a100 <___vfprintf_internal_r+0x1f1c>
811098ac:	dcc03817 	ldw	r19,224(sp)
811098b0:	d8002a05 	stb	zero,168(sp)
811098b4:	00801984 	movi	r2,102
811098b8:	8881f926 	beq	r17,r2,8110a0a0 <___vfprintf_internal_r+0x1ebc>
811098bc:	00801184 	movi	r2,70
811098c0:	88821c26 	beq	r17,r2,8110a134 <___vfprintf_internal_r+0x1f50>
811098c4:	00801144 	movi	r2,69
811098c8:	b081ef26 	beq	r22,r2,8110a088 <___vfprintf_internal_r+0x1ea4>
811098cc:	d8c02917 	ldw	r3,164(sp)
811098d0:	d8802104 	addi	r2,sp,132
811098d4:	d8800315 	stw	r2,12(sp)
811098d8:	d9403617 	ldw	r5,216(sp)
811098dc:	d8802504 	addi	r2,sp,148
811098e0:	d9002c17 	ldw	r4,176(sp)
811098e4:	d8800215 	stw	r2,8(sp)
811098e8:	d8802604 	addi	r2,sp,152
811098ec:	d8c00015 	stw	r3,0(sp)
811098f0:	d8800115 	stw	r2,4(sp)
811098f4:	01c00084 	movi	r7,2
811098f8:	980d883a 	mov	r6,r19
811098fc:	d8c03c15 	stw	r3,240(sp)
81109900:	da003d15 	stw	r8,244(sp)
81109904:	110a8080 	call	8110a808 <_dtoa_r>
81109908:	1021883a 	mov	r16,r2
8110990c:	008019c4 	movi	r2,103
81109910:	d8c03c17 	ldw	r3,240(sp)
81109914:	da003d17 	ldw	r8,244(sp)
81109918:	88817126 	beq	r17,r2,81109ee0 <___vfprintf_internal_r+0x1cfc>
8110991c:	008011c4 	movi	r2,71
81109920:	88829226 	beq	r17,r2,8110a36c <___vfprintf_internal_r+0x2188>
81109924:	80f9883a 	add	fp,r16,r3
81109928:	d9003617 	ldw	r4,216(sp)
8110992c:	000d883a 	mov	r6,zero
81109930:	000f883a 	mov	r7,zero
81109934:	980b883a 	mov	r5,r19
81109938:	da003d15 	stw	r8,244(sp)
8110993c:	11134780 	call	81113478 <__eqdf2>
81109940:	da003d17 	ldw	r8,244(sp)
81109944:	10018d26 	beq	r2,zero,81109f7c <___vfprintf_internal_r+0x1d98>
81109948:	d8802117 	ldw	r2,132(sp)
8110994c:	1700062e 	bgeu	r2,fp,81109968 <___vfprintf_internal_r+0x1784>
81109950:	01000c04 	movi	r4,48
81109954:	10c00044 	addi	r3,r2,1
81109958:	d8c02115 	stw	r3,132(sp)
8110995c:	11000005 	stb	r4,0(r2)
81109960:	d8802117 	ldw	r2,132(sp)
81109964:	173ffb36 	bltu	r2,fp,81109954 <__reset+0xfb0e9954>
81109968:	1405c83a 	sub	r2,r2,r16
8110996c:	d8803315 	stw	r2,204(sp)
81109970:	008011c4 	movi	r2,71
81109974:	b0817626 	beq	r22,r2,81109f50 <___vfprintf_internal_r+0x1d6c>
81109978:	00801944 	movi	r2,101
8110997c:	1442810e 	bge	r2,r17,8110a384 <___vfprintf_internal_r+0x21a0>
81109980:	d8c02617 	ldw	r3,152(sp)
81109984:	00801984 	movi	r2,102
81109988:	d8c03215 	stw	r3,200(sp)
8110998c:	8881fe26 	beq	r17,r2,8110a188 <___vfprintf_internal_r+0x1fa4>
81109990:	d8c03217 	ldw	r3,200(sp)
81109994:	d9003317 	ldw	r4,204(sp)
81109998:	1901dd16 	blt	r3,r4,8110a110 <___vfprintf_internal_r+0x1f2c>
8110999c:	9480004c 	andi	r18,r18,1
811099a0:	90022b1e 	bne	r18,zero,8110a250 <___vfprintf_internal_r+0x206c>
811099a4:	1805883a 	mov	r2,r3
811099a8:	18028016 	blt	r3,zero,8110a3ac <___vfprintf_internal_r+0x21c8>
811099ac:	d8c03217 	ldw	r3,200(sp)
811099b0:	044019c4 	movi	r17,103
811099b4:	d8c02e15 	stw	r3,184(sp)
811099b8:	df002a07 	ldb	fp,168(sp)
811099bc:	e001531e 	bne	fp,zero,81109f0c <___vfprintf_internal_r+0x1d28>
811099c0:	df002783 	ldbu	fp,158(sp)
811099c4:	d8802a15 	stw	r2,168(sp)
811099c8:	dc802b17 	ldw	r18,172(sp)
811099cc:	d8002915 	stw	zero,164(sp)
811099d0:	003bd106 	br	81108918 <__reset+0xfb0e8918>
811099d4:	d8802d17 	ldw	r2,180(sp)
811099d8:	d8c02d17 	ldw	r3,180(sp)
811099dc:	d9002d17 	ldw	r4,180(sp)
811099e0:	10800017 	ldw	r2,0(r2)
811099e4:	18c00117 	ldw	r3,4(r3)
811099e8:	21000204 	addi	r4,r4,8
811099ec:	d8803615 	stw	r2,216(sp)
811099f0:	d8c03815 	stw	r3,224(sp)
811099f4:	d9002d15 	stw	r4,180(sp)
811099f8:	003b7506 	br	811087d0 <__reset+0xfb0e87d0>
811099fc:	ac400007 	ldb	r17,0(r21)
81109a00:	003a5906 	br	81108368 <__reset+0xfb0e8368>
81109a04:	9080100c 	andi	r2,r18,64
81109a08:	1000a826 	beq	r2,zero,81109cac <___vfprintf_internal_r+0x1ac8>
81109a0c:	d9002d17 	ldw	r4,180(sp)
81109a10:	002d883a 	mov	r22,zero
81109a14:	24c0000b 	ldhu	r19,0(r4)
81109a18:	21000104 	addi	r4,r4,4
81109a1c:	d9002d15 	stw	r4,180(sp)
81109a20:	003ccb06 	br	81108d50 <__reset+0xfb0e8d50>
81109a24:	d8c02d17 	ldw	r3,180(sp)
81109a28:	d9002917 	ldw	r4,164(sp)
81109a2c:	002d883a 	mov	r22,zero
81109a30:	18800104 	addi	r2,r3,4
81109a34:	1cc00017 	ldw	r19,0(r3)
81109a38:	203ebb0e 	bge	r4,zero,81109528 <__reset+0xfb0e9528>
81109a3c:	003ef106 	br	81109604 <__reset+0xfb0e9604>
81109a40:	9080040c 	andi	r2,r18,16
81109a44:	1000921e 	bne	r2,zero,81109c90 <___vfprintf_internal_r+0x1aac>
81109a48:	9480100c 	andi	r18,r18,64
81109a4c:	90013926 	beq	r18,zero,81109f34 <___vfprintf_internal_r+0x1d50>
81109a50:	d9002d17 	ldw	r4,180(sp)
81109a54:	d9402f17 	ldw	r5,188(sp)
81109a58:	20800017 	ldw	r2,0(r4)
81109a5c:	21000104 	addi	r4,r4,4
81109a60:	d9002d15 	stw	r4,180(sp)
81109a64:	1140000d 	sth	r5,0(r2)
81109a68:	003a1606 	br	811082c4 <__reset+0xfb0e82c4>
81109a6c:	9080100c 	andi	r2,r18,64
81109a70:	10008026 	beq	r2,zero,81109c74 <___vfprintf_internal_r+0x1a90>
81109a74:	d8c02d17 	ldw	r3,180(sp)
81109a78:	1cc0000f 	ldh	r19,0(r3)
81109a7c:	18c00104 	addi	r3,r3,4
81109a80:	d8c02d15 	stw	r3,180(sp)
81109a84:	982dd7fa 	srai	r22,r19,31
81109a88:	b005883a 	mov	r2,r22
81109a8c:	003b1f06 	br	8110870c <__reset+0xfb0e870c>
81109a90:	9080100c 	andi	r2,r18,64
81109a94:	d8002785 	stb	zero,158(sp)
81109a98:	10008a1e 	bne	r2,zero,81109cc4 <___vfprintf_internal_r+0x1ae0>
81109a9c:	d9402d17 	ldw	r5,180(sp)
81109aa0:	d8c02917 	ldw	r3,164(sp)
81109aa4:	002d883a 	mov	r22,zero
81109aa8:	28800104 	addi	r2,r5,4
81109aac:	2cc00017 	ldw	r19,0(r5)
81109ab0:	183e4b0e 	bge	r3,zero,811093e0 <__reset+0xfb0e93e0>
81109ab4:	9d86b03a 	or	r3,r19,r22
81109ab8:	d8802d15 	stw	r2,180(sp)
81109abc:	183e4c1e 	bne	r3,zero,811093f0 <__reset+0xfb0e93f0>
81109ac0:	0039883a 	mov	fp,zero
81109ac4:	0005883a 	mov	r2,zero
81109ac8:	003d4006 	br	81108fcc <__reset+0xfb0e8fcc>
81109acc:	016044b4 	movhi	r5,33042
81109ad0:	296aca84 	addi	r5,r5,-21718
81109ad4:	d9402b15 	stw	r5,172(sp)
81109ad8:	d9402b17 	ldw	r5,172(sp)
81109adc:	1c47883a 	add	r3,r3,r17
81109ae0:	10800044 	addi	r2,r2,1
81109ae4:	41400015 	stw	r5,0(r8)
81109ae8:	44400115 	stw	r17,4(r8)
81109aec:	d8c02015 	stw	r3,128(sp)
81109af0:	d8801f15 	stw	r2,124(sp)
81109af4:	010001c4 	movi	r4,7
81109af8:	20bec816 	blt	r4,r2,8110961c <__reset+0xfb0e961c>
81109afc:	42000204 	addi	r8,r8,8
81109b00:	003ecd06 	br	81109638 <__reset+0xfb0e9638>
81109b04:	d9002917 	ldw	r4,164(sp)
81109b08:	d8002785 	stb	zero,158(sp)
81109b0c:	203d2d16 	blt	r4,zero,81108fc4 <__reset+0xfb0e8fc4>
81109b10:	00bfdfc4 	movi	r2,-129
81109b14:	90a4703a 	and	r18,r18,r2
81109b18:	003a9106 	br	81108560 <__reset+0xfb0e8560>
81109b1c:	012044b4 	movhi	r4,33042
81109b20:	212aca84 	addi	r4,r4,-21718
81109b24:	d9002b15 	stw	r4,172(sp)
81109b28:	003c0c06 	br	81108b5c <__reset+0xfb0e8b5c>
81109b2c:	d9002c17 	ldw	r4,176(sp)
81109b30:	d9801e04 	addi	r6,sp,120
81109b34:	b80b883a 	mov	r5,r23
81109b38:	110f8000 	call	8110f800 <__sprint_r>
81109b3c:	103aab1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109b40:	d8c02017 	ldw	r3,128(sp)
81109b44:	da000404 	addi	r8,sp,16
81109b48:	003d4106 	br	81109050 <__reset+0xfb0e9050>
81109b4c:	d8801f17 	ldw	r2,124(sp)
81109b50:	016044b4 	movhi	r5,33042
81109b54:	01000044 	movi	r4,1
81109b58:	18c00044 	addi	r3,r3,1
81109b5c:	10800044 	addi	r2,r2,1
81109b60:	296aca04 	addi	r5,r5,-21720
81109b64:	41000115 	stw	r4,4(r8)
81109b68:	41400015 	stw	r5,0(r8)
81109b6c:	d8c02015 	stw	r3,128(sp)
81109b70:	d8801f15 	stw	r2,124(sp)
81109b74:	010001c4 	movi	r4,7
81109b78:	20805c16 	blt	r4,r2,81109cec <___vfprintf_internal_r+0x1b08>
81109b7c:	42000204 	addi	r8,r8,8
81109b80:	8800041e 	bne	r17,zero,81109b94 <___vfprintf_internal_r+0x19b0>
81109b84:	d8803317 	ldw	r2,204(sp)
81109b88:	1000021e 	bne	r2,zero,81109b94 <___vfprintf_internal_r+0x19b0>
81109b8c:	9080004c 	andi	r2,r18,1
81109b90:	103c0926 	beq	r2,zero,81108bb8 <__reset+0xfb0e8bb8>
81109b94:	d9003717 	ldw	r4,220(sp)
81109b98:	d8801f17 	ldw	r2,124(sp)
81109b9c:	d9403417 	ldw	r5,208(sp)
81109ba0:	20c7883a 	add	r3,r4,r3
81109ba4:	10800044 	addi	r2,r2,1
81109ba8:	41000115 	stw	r4,4(r8)
81109bac:	41400015 	stw	r5,0(r8)
81109bb0:	d8c02015 	stw	r3,128(sp)
81109bb4:	d8801f15 	stw	r2,124(sp)
81109bb8:	010001c4 	movi	r4,7
81109bbc:	20812116 	blt	r4,r2,8110a044 <___vfprintf_internal_r+0x1e60>
81109bc0:	42000204 	addi	r8,r8,8
81109bc4:	0463c83a 	sub	r17,zero,r17
81109bc8:	0440730e 	bge	zero,r17,81109d98 <___vfprintf_internal_r+0x1bb4>
81109bcc:	05800404 	movi	r22,16
81109bd0:	b440860e 	bge	r22,r17,81109dec <___vfprintf_internal_r+0x1c08>
81109bd4:	016044b4 	movhi	r5,33042
81109bd8:	296aca84 	addi	r5,r5,-21718
81109bdc:	d9402b15 	stw	r5,172(sp)
81109be0:	070001c4 	movi	fp,7
81109be4:	dcc02c17 	ldw	r19,176(sp)
81109be8:	00000306 	br	81109bf8 <___vfprintf_internal_r+0x1a14>
81109bec:	42000204 	addi	r8,r8,8
81109bf0:	8c7ffc04 	addi	r17,r17,-16
81109bf4:	b440800e 	bge	r22,r17,81109df8 <___vfprintf_internal_r+0x1c14>
81109bf8:	18c00404 	addi	r3,r3,16
81109bfc:	10800044 	addi	r2,r2,1
81109c00:	45000015 	stw	r20,0(r8)
81109c04:	45800115 	stw	r22,4(r8)
81109c08:	d8c02015 	stw	r3,128(sp)
81109c0c:	d8801f15 	stw	r2,124(sp)
81109c10:	e0bff60e 	bge	fp,r2,81109bec <__reset+0xfb0e9bec>
81109c14:	d9801e04 	addi	r6,sp,120
81109c18:	b80b883a 	mov	r5,r23
81109c1c:	9809883a 	mov	r4,r19
81109c20:	110f8000 	call	8110f800 <__sprint_r>
81109c24:	103a711e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109c28:	d8c02017 	ldw	r3,128(sp)
81109c2c:	d8801f17 	ldw	r2,124(sp)
81109c30:	da000404 	addi	r8,sp,16
81109c34:	003fee06 	br	81109bf0 <__reset+0xfb0e9bf0>
81109c38:	00bfffc4 	movi	r2,-1
81109c3c:	003a6f06 	br	811085fc <__reset+0xfb0e85fc>
81109c40:	008011c4 	movi	r2,71
81109c44:	1440b816 	blt	r2,r17,81109f28 <___vfprintf_internal_r+0x1d44>
81109c48:	042044b4 	movhi	r16,33042
81109c4c:	842abc04 	addi	r16,r16,-21776
81109c50:	00c000c4 	movi	r3,3
81109c54:	00bfdfc4 	movi	r2,-129
81109c58:	d8c02a15 	stw	r3,168(sp)
81109c5c:	90a4703a 	and	r18,r18,r2
81109c60:	df002783 	ldbu	fp,158(sp)
81109c64:	d8c02e15 	stw	r3,184(sp)
81109c68:	d8002915 	stw	zero,164(sp)
81109c6c:	d8003215 	stw	zero,200(sp)
81109c70:	003b2906 	br	81108918 <__reset+0xfb0e8918>
81109c74:	d9002d17 	ldw	r4,180(sp)
81109c78:	24c00017 	ldw	r19,0(r4)
81109c7c:	21000104 	addi	r4,r4,4
81109c80:	d9002d15 	stw	r4,180(sp)
81109c84:	982dd7fa 	srai	r22,r19,31
81109c88:	b005883a 	mov	r2,r22
81109c8c:	003a9f06 	br	8110870c <__reset+0xfb0e870c>
81109c90:	d9402d17 	ldw	r5,180(sp)
81109c94:	d8c02f17 	ldw	r3,188(sp)
81109c98:	28800017 	ldw	r2,0(r5)
81109c9c:	29400104 	addi	r5,r5,4
81109ca0:	d9402d15 	stw	r5,180(sp)
81109ca4:	10c00015 	stw	r3,0(r2)
81109ca8:	00398606 	br	811082c4 <__reset+0xfb0e82c4>
81109cac:	d9402d17 	ldw	r5,180(sp)
81109cb0:	002d883a 	mov	r22,zero
81109cb4:	2cc00017 	ldw	r19,0(r5)
81109cb8:	29400104 	addi	r5,r5,4
81109cbc:	d9402d15 	stw	r5,180(sp)
81109cc0:	003c2306 	br	81108d50 <__reset+0xfb0e8d50>
81109cc4:	d8c02d17 	ldw	r3,180(sp)
81109cc8:	d9002917 	ldw	r4,164(sp)
81109ccc:	002d883a 	mov	r22,zero
81109cd0:	18800104 	addi	r2,r3,4
81109cd4:	1cc0000b 	ldhu	r19,0(r3)
81109cd8:	203dc10e 	bge	r4,zero,811093e0 <__reset+0xfb0e93e0>
81109cdc:	003f7506 	br	81109ab4 <__reset+0xfb0e9ab4>
81109ce0:	042044b4 	movhi	r16,33042
81109ce4:	842aba04 	addi	r16,r16,-21784
81109ce8:	003acc06 	br	8110881c <__reset+0xfb0e881c>
81109cec:	d9002c17 	ldw	r4,176(sp)
81109cf0:	d9801e04 	addi	r6,sp,120
81109cf4:	b80b883a 	mov	r5,r23
81109cf8:	110f8000 	call	8110f800 <__sprint_r>
81109cfc:	103a3b1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109d00:	dc402617 	ldw	r17,152(sp)
81109d04:	d8c02017 	ldw	r3,128(sp)
81109d08:	da000404 	addi	r8,sp,16
81109d0c:	003f9c06 	br	81109b80 <__reset+0xfb0e9b80>
81109d10:	ac400043 	ldbu	r17,1(r21)
81109d14:	94800814 	ori	r18,r18,32
81109d18:	ad400044 	addi	r21,r21,1
81109d1c:	8c403fcc 	andi	r17,r17,255
81109d20:	8c40201c 	xori	r17,r17,128
81109d24:	8c7fe004 	addi	r17,r17,-128
81109d28:	00398f06 	br	81108368 <__reset+0xfb0e8368>
81109d2c:	d8c02d15 	stw	r3,180(sp)
81109d30:	0039883a 	mov	fp,zero
81109d34:	003e3506 	br	8110960c <__reset+0xfb0e960c>
81109d38:	d9002c17 	ldw	r4,176(sp)
81109d3c:	d9801e04 	addi	r6,sp,120
81109d40:	b80b883a 	mov	r5,r23
81109d44:	110f8000 	call	8110f800 <__sprint_r>
81109d48:	103a281e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109d4c:	d8c02017 	ldw	r3,128(sp)
81109d50:	da000404 	addi	r8,sp,16
81109d54:	003cd006 	br	81109098 <__reset+0xfb0e9098>
81109d58:	8009883a 	mov	r4,r16
81109d5c:	da003d15 	stw	r8,244(sp)
81109d60:	110814c0 	call	8110814c <strlen>
81109d64:	d8802e15 	stw	r2,184(sp)
81109d68:	da003d17 	ldw	r8,244(sp)
81109d6c:	103c340e 	bge	r2,zero,81108e40 <__reset+0xfb0e8e40>
81109d70:	0005883a 	mov	r2,zero
81109d74:	003c3206 	br	81108e40 <__reset+0xfb0e8e40>
81109d78:	d9002c17 	ldw	r4,176(sp)
81109d7c:	d9801e04 	addi	r6,sp,120
81109d80:	b80b883a 	mov	r5,r23
81109d84:	110f8000 	call	8110f800 <__sprint_r>
81109d88:	103a181e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109d8c:	d8c02017 	ldw	r3,128(sp)
81109d90:	d8801f17 	ldw	r2,124(sp)
81109d94:	da000404 	addi	r8,sp,16
81109d98:	d9403317 	ldw	r5,204(sp)
81109d9c:	10800044 	addi	r2,r2,1
81109da0:	44000015 	stw	r16,0(r8)
81109da4:	28c7883a 	add	r3,r5,r3
81109da8:	003b7d06 	br	81108ba0 <__reset+0xfb0e8ba0>
81109dac:	012044b4 	movhi	r4,33042
81109db0:	212ace84 	addi	r4,r4,-21702
81109db4:	d9003515 	stw	r4,212(sp)
81109db8:	003b1406 	br	81108a0c <__reset+0xfb0e8a0c>
81109dbc:	013fffc4 	movi	r4,-1
81109dc0:	003a3506 	br	81108698 <__reset+0xfb0e8698>
81109dc4:	0023883a 	mov	r17,zero
81109dc8:	003d9d06 	br	81109440 <__reset+0xfb0e9440>
81109dcc:	d9002c17 	ldw	r4,176(sp)
81109dd0:	d9801e04 	addi	r6,sp,120
81109dd4:	b80b883a 	mov	r5,r23
81109dd8:	110f8000 	call	8110f800 <__sprint_r>
81109ddc:	103a031e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109de0:	d8c02017 	ldw	r3,128(sp)
81109de4:	da000404 	addi	r8,sp,16
81109de8:	003d9406 	br	8110943c <__reset+0xfb0e943c>
81109dec:	012044b4 	movhi	r4,33042
81109df0:	212aca84 	addi	r4,r4,-21718
81109df4:	d9002b15 	stw	r4,172(sp)
81109df8:	d9002b17 	ldw	r4,172(sp)
81109dfc:	1c47883a 	add	r3,r3,r17
81109e00:	10800044 	addi	r2,r2,1
81109e04:	41000015 	stw	r4,0(r8)
81109e08:	44400115 	stw	r17,4(r8)
81109e0c:	d8c02015 	stw	r3,128(sp)
81109e10:	d8801f15 	stw	r2,124(sp)
81109e14:	010001c4 	movi	r4,7
81109e18:	20bfd716 	blt	r4,r2,81109d78 <__reset+0xfb0e9d78>
81109e1c:	42000204 	addi	r8,r8,8
81109e20:	003fdd06 	br	81109d98 <__reset+0xfb0e9d98>
81109e24:	d9002c17 	ldw	r4,176(sp)
81109e28:	d9801e04 	addi	r6,sp,120
81109e2c:	b80b883a 	mov	r5,r23
81109e30:	110f8000 	call	8110f800 <__sprint_r>
81109e34:	1039ed1e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109e38:	d8802617 	ldw	r2,152(sp)
81109e3c:	d8c02017 	ldw	r3,128(sp)
81109e40:	da000404 	addi	r8,sp,16
81109e44:	003e1006 	br	81109688 <__reset+0xfb0e9688>
81109e48:	00800044 	movi	r2,1
81109e4c:	10803fcc 	andi	r2,r2,255
81109e50:	00c00044 	movi	r3,1
81109e54:	10fa3526 	beq	r2,r3,8110872c <__reset+0xfb0e872c>
81109e58:	00c00084 	movi	r3,2
81109e5c:	10fbcb26 	beq	r2,r3,81108d8c <__reset+0xfb0e8d8c>
81109e60:	003a8f06 	br	811088a0 <__reset+0xfb0e88a0>
81109e64:	012044b4 	movhi	r4,33042
81109e68:	212ace84 	addi	r4,r4,-21702
81109e6c:	d9003515 	stw	r4,212(sp)
81109e70:	003b7606 	br	81108c4c <__reset+0xfb0e8c4c>
81109e74:	d8802917 	ldw	r2,164(sp)
81109e78:	00c00184 	movi	r3,6
81109e7c:	1880012e 	bgeu	r3,r2,81109e84 <___vfprintf_internal_r+0x1ca0>
81109e80:	1805883a 	mov	r2,r3
81109e84:	d8802e15 	stw	r2,184(sp)
81109e88:	1000ef16 	blt	r2,zero,8110a248 <___vfprintf_internal_r+0x2064>
81109e8c:	042044b4 	movhi	r16,33042
81109e90:	d8802a15 	stw	r2,168(sp)
81109e94:	dcc02d15 	stw	r19,180(sp)
81109e98:	d8002915 	stw	zero,164(sp)
81109e9c:	d8003215 	stw	zero,200(sp)
81109ea0:	842ac804 	addi	r16,r16,-21728
81109ea4:	0039883a 	mov	fp,zero
81109ea8:	003aa206 	br	81108934 <__reset+0xfb0e8934>
81109eac:	0021883a 	mov	r16,zero
81109eb0:	003e0706 	br	811096d0 <__reset+0xfb0e96d0>
81109eb4:	d9002c17 	ldw	r4,176(sp)
81109eb8:	d9801e04 	addi	r6,sp,120
81109ebc:	b80b883a 	mov	r5,r23
81109ec0:	110f8000 	call	8110f800 <__sprint_r>
81109ec4:	1039c91e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
81109ec8:	d8802617 	ldw	r2,152(sp)
81109ecc:	d9403317 	ldw	r5,204(sp)
81109ed0:	d8c02017 	ldw	r3,128(sp)
81109ed4:	da000404 	addi	r8,sp,16
81109ed8:	2885c83a 	sub	r2,r5,r2
81109edc:	003dfb06 	br	811096cc <__reset+0xfb0e96cc>
81109ee0:	9080004c 	andi	r2,r18,1
81109ee4:	103e8f1e 	bne	r2,zero,81109924 <__reset+0xfb0e9924>
81109ee8:	d8802117 	ldw	r2,132(sp)
81109eec:	003e9e06 	br	81109968 <__reset+0xfb0e9968>
81109ef0:	1025883a 	mov	r18,r2
81109ef4:	0039883a 	mov	fp,zero
81109ef8:	00800084 	movi	r2,2
81109efc:	003fd306 	br	81109e4c <__reset+0xfb0e9e4c>
81109f00:	07000b44 	movi	fp,45
81109f04:	df002785 	stb	fp,158(sp)
81109f08:	003a4006 	br	8110880c <__reset+0xfb0e880c>
81109f0c:	00c00b44 	movi	r3,45
81109f10:	d8c02785 	stb	r3,158(sp)
81109f14:	d8802a15 	stw	r2,168(sp)
81109f18:	dc802b17 	ldw	r18,172(sp)
81109f1c:	d8002915 	stw	zero,164(sp)
81109f20:	07000b44 	movi	fp,45
81109f24:	003a8006 	br	81108928 <__reset+0xfb0e8928>
81109f28:	042044b4 	movhi	r16,33042
81109f2c:	842abd04 	addi	r16,r16,-21772
81109f30:	003f4706 	br	81109c50 <__reset+0xfb0e9c50>
81109f34:	d8c02d17 	ldw	r3,180(sp)
81109f38:	d9002f17 	ldw	r4,188(sp)
81109f3c:	18800017 	ldw	r2,0(r3)
81109f40:	18c00104 	addi	r3,r3,4
81109f44:	d8c02d15 	stw	r3,180(sp)
81109f48:	11000015 	stw	r4,0(r2)
81109f4c:	0038dd06 	br	811082c4 <__reset+0xfb0e82c4>
81109f50:	dd802617 	ldw	r22,152(sp)
81109f54:	00bfff44 	movi	r2,-3
81109f58:	b0801c16 	blt	r22,r2,81109fcc <___vfprintf_internal_r+0x1de8>
81109f5c:	d9402917 	ldw	r5,164(sp)
81109f60:	2d801a16 	blt	r5,r22,81109fcc <___vfprintf_internal_r+0x1de8>
81109f64:	dd803215 	stw	r22,200(sp)
81109f68:	003e8906 	br	81109990 <__reset+0xfb0e9990>
81109f6c:	012044b4 	movhi	r4,33042
81109f70:	212aca84 	addi	r4,r4,-21718
81109f74:	d9002b15 	stw	r4,172(sp)
81109f78:	003c9106 	br	811091c0 <__reset+0xfb0e91c0>
81109f7c:	e005883a 	mov	r2,fp
81109f80:	003e7906 	br	81109968 <__reset+0xfb0e9968>
81109f84:	d9402917 	ldw	r5,164(sp)
81109f88:	df002783 	ldbu	fp,158(sp)
81109f8c:	dcc02d15 	stw	r19,180(sp)
81109f90:	d9402a15 	stw	r5,168(sp)
81109f94:	d9402e15 	stw	r5,184(sp)
81109f98:	d8002915 	stw	zero,164(sp)
81109f9c:	d8003215 	stw	zero,200(sp)
81109fa0:	003a5d06 	br	81108918 <__reset+0xfb0e8918>
81109fa4:	9080004c 	andi	r2,r18,1
81109fa8:	0039883a 	mov	fp,zero
81109fac:	10000426 	beq	r2,zero,81109fc0 <___vfprintf_internal_r+0x1ddc>
81109fb0:	00800c04 	movi	r2,48
81109fb4:	dc001dc4 	addi	r16,sp,119
81109fb8:	d8801dc5 	stb	r2,119(sp)
81109fbc:	003b8006 	br	81108dc0 <__reset+0xfb0e8dc0>
81109fc0:	d8002e15 	stw	zero,184(sp)
81109fc4:	dc001e04 	addi	r16,sp,120
81109fc8:	003a4d06 	br	81108900 <__reset+0xfb0e8900>
81109fcc:	8c7fff84 	addi	r17,r17,-2
81109fd0:	b5bfffc4 	addi	r22,r22,-1
81109fd4:	dd802615 	stw	r22,152(sp)
81109fd8:	dc4022c5 	stb	r17,139(sp)
81109fdc:	b000bf16 	blt	r22,zero,8110a2dc <___vfprintf_internal_r+0x20f8>
81109fe0:	00800ac4 	movi	r2,43
81109fe4:	d8802305 	stb	r2,140(sp)
81109fe8:	00800244 	movi	r2,9
81109fec:	15807016 	blt	r2,r22,8110a1b0 <___vfprintf_internal_r+0x1fcc>
81109ff0:	00800c04 	movi	r2,48
81109ff4:	b5800c04 	addi	r22,r22,48
81109ff8:	d8802345 	stb	r2,141(sp)
81109ffc:	dd802385 	stb	r22,142(sp)
8110a000:	d88023c4 	addi	r2,sp,143
8110a004:	df0022c4 	addi	fp,sp,139
8110a008:	d8c03317 	ldw	r3,204(sp)
8110a00c:	1739c83a 	sub	fp,r2,fp
8110a010:	d9003317 	ldw	r4,204(sp)
8110a014:	e0c7883a 	add	r3,fp,r3
8110a018:	df003a15 	stw	fp,232(sp)
8110a01c:	d8c02e15 	stw	r3,184(sp)
8110a020:	00800044 	movi	r2,1
8110a024:	1100b30e 	bge	r2,r4,8110a2f4 <___vfprintf_internal_r+0x2110>
8110a028:	d8c02e17 	ldw	r3,184(sp)
8110a02c:	18c00044 	addi	r3,r3,1
8110a030:	d8c02e15 	stw	r3,184(sp)
8110a034:	1805883a 	mov	r2,r3
8110a038:	1800ac16 	blt	r3,zero,8110a2ec <___vfprintf_internal_r+0x2108>
8110a03c:	d8003215 	stw	zero,200(sp)
8110a040:	003e5d06 	br	811099b8 <__reset+0xfb0e99b8>
8110a044:	d9002c17 	ldw	r4,176(sp)
8110a048:	d9801e04 	addi	r6,sp,120
8110a04c:	b80b883a 	mov	r5,r23
8110a050:	110f8000 	call	8110f800 <__sprint_r>
8110a054:	1039651e 	bne	r2,zero,811085ec <__reset+0xfb0e85ec>
8110a058:	dc402617 	ldw	r17,152(sp)
8110a05c:	d8c02017 	ldw	r3,128(sp)
8110a060:	d8801f17 	ldw	r2,124(sp)
8110a064:	da000404 	addi	r8,sp,16
8110a068:	003ed606 	br	81109bc4 <__reset+0xfb0e9bc4>
8110a06c:	582b883a 	mov	r21,r11
8110a070:	d8002915 	stw	zero,164(sp)
8110a074:	0038bd06 	br	8110836c <__reset+0xfb0e836c>
8110a078:	d8802917 	ldw	r2,164(sp)
8110a07c:	103e071e 	bne	r2,zero,8110989c <__reset+0xfb0e989c>
8110a080:	dc002915 	stw	r16,164(sp)
8110a084:	003e0506 	br	8110989c <__reset+0xfb0e989c>
8110a088:	d9002917 	ldw	r4,164(sp)
8110a08c:	20c00044 	addi	r3,r4,1
8110a090:	003e0f06 	br	811098d0 <__reset+0xfb0e98d0>
8110a094:	01400184 	movi	r5,6
8110a098:	d9402915 	stw	r5,164(sp)
8110a09c:	003dff06 	br	8110989c <__reset+0xfb0e989c>
8110a0a0:	d8802104 	addi	r2,sp,132
8110a0a4:	d8800315 	stw	r2,12(sp)
8110a0a8:	d8802504 	addi	r2,sp,148
8110a0ac:	d8800215 	stw	r2,8(sp)
8110a0b0:	d8802604 	addi	r2,sp,152
8110a0b4:	d8800115 	stw	r2,4(sp)
8110a0b8:	d8802917 	ldw	r2,164(sp)
8110a0bc:	d9403617 	ldw	r5,216(sp)
8110a0c0:	d9002c17 	ldw	r4,176(sp)
8110a0c4:	d8800015 	stw	r2,0(sp)
8110a0c8:	01c000c4 	movi	r7,3
8110a0cc:	980d883a 	mov	r6,r19
8110a0d0:	da003d15 	stw	r8,244(sp)
8110a0d4:	110a8080 	call	8110a808 <_dtoa_r>
8110a0d8:	d8c02917 	ldw	r3,164(sp)
8110a0dc:	da003d17 	ldw	r8,244(sp)
8110a0e0:	1021883a 	mov	r16,r2
8110a0e4:	10f9883a 	add	fp,r2,r3
8110a0e8:	81000007 	ldb	r4,0(r16)
8110a0ec:	00800c04 	movi	r2,48
8110a0f0:	20805e26 	beq	r4,r2,8110a26c <___vfprintf_internal_r+0x2088>
8110a0f4:	d8c02617 	ldw	r3,152(sp)
8110a0f8:	e0f9883a 	add	fp,fp,r3
8110a0fc:	003e0a06 	br	81109928 <__reset+0xfb0e9928>
8110a100:	00c00b44 	movi	r3,45
8110a104:	24e0003c 	xorhi	r19,r4,32768
8110a108:	d8c02a05 	stb	r3,168(sp)
8110a10c:	003de906 	br	811098b4 <__reset+0xfb0e98b4>
8110a110:	d8c03217 	ldw	r3,200(sp)
8110a114:	00c07a0e 	bge	zero,r3,8110a300 <___vfprintf_internal_r+0x211c>
8110a118:	00800044 	movi	r2,1
8110a11c:	d9003317 	ldw	r4,204(sp)
8110a120:	1105883a 	add	r2,r2,r4
8110a124:	d8802e15 	stw	r2,184(sp)
8110a128:	10004e16 	blt	r2,zero,8110a264 <___vfprintf_internal_r+0x2080>
8110a12c:	044019c4 	movi	r17,103
8110a130:	003e2106 	br	811099b8 <__reset+0xfb0e99b8>
8110a134:	d9002917 	ldw	r4,164(sp)
8110a138:	d8802104 	addi	r2,sp,132
8110a13c:	d8800315 	stw	r2,12(sp)
8110a140:	d9000015 	stw	r4,0(sp)
8110a144:	d8802504 	addi	r2,sp,148
8110a148:	d9403617 	ldw	r5,216(sp)
8110a14c:	d9002c17 	ldw	r4,176(sp)
8110a150:	d8800215 	stw	r2,8(sp)
8110a154:	d8802604 	addi	r2,sp,152
8110a158:	d8800115 	stw	r2,4(sp)
8110a15c:	01c000c4 	movi	r7,3
8110a160:	980d883a 	mov	r6,r19
8110a164:	da003d15 	stw	r8,244(sp)
8110a168:	110a8080 	call	8110a808 <_dtoa_r>
8110a16c:	d8c02917 	ldw	r3,164(sp)
8110a170:	da003d17 	ldw	r8,244(sp)
8110a174:	1021883a 	mov	r16,r2
8110a178:	00801184 	movi	r2,70
8110a17c:	80f9883a 	add	fp,r16,r3
8110a180:	88bfd926 	beq	r17,r2,8110a0e8 <__reset+0xfb0ea0e8>
8110a184:	003de806 	br	81109928 <__reset+0xfb0e9928>
8110a188:	d9002917 	ldw	r4,164(sp)
8110a18c:	00c04d0e 	bge	zero,r3,8110a2c4 <___vfprintf_internal_r+0x20e0>
8110a190:	2000441e 	bne	r4,zero,8110a2a4 <___vfprintf_internal_r+0x20c0>
8110a194:	9480004c 	andi	r18,r18,1
8110a198:	9000421e 	bne	r18,zero,8110a2a4 <___vfprintf_internal_r+0x20c0>
8110a19c:	1805883a 	mov	r2,r3
8110a1a0:	18007016 	blt	r3,zero,8110a364 <___vfprintf_internal_r+0x2180>
8110a1a4:	d8c03217 	ldw	r3,200(sp)
8110a1a8:	d8c02e15 	stw	r3,184(sp)
8110a1ac:	003e0206 	br	811099b8 <__reset+0xfb0e99b8>
8110a1b0:	df0022c4 	addi	fp,sp,139
8110a1b4:	dc002915 	stw	r16,164(sp)
8110a1b8:	4027883a 	mov	r19,r8
8110a1bc:	e021883a 	mov	r16,fp
8110a1c0:	b009883a 	mov	r4,r22
8110a1c4:	01400284 	movi	r5,10
8110a1c8:	11121b40 	call	811121b4 <__modsi3>
8110a1cc:	10800c04 	addi	r2,r2,48
8110a1d0:	843fffc4 	addi	r16,r16,-1
8110a1d4:	b009883a 	mov	r4,r22
8110a1d8:	01400284 	movi	r5,10
8110a1dc:	80800005 	stb	r2,0(r16)
8110a1e0:	11121300 	call	81112130 <__divsi3>
8110a1e4:	102d883a 	mov	r22,r2
8110a1e8:	00800244 	movi	r2,9
8110a1ec:	15bff416 	blt	r2,r22,8110a1c0 <__reset+0xfb0ea1c0>
8110a1f0:	9811883a 	mov	r8,r19
8110a1f4:	b0800c04 	addi	r2,r22,48
8110a1f8:	8027883a 	mov	r19,r16
8110a1fc:	997fffc4 	addi	r5,r19,-1
8110a200:	98bfffc5 	stb	r2,-1(r19)
8110a204:	dc002917 	ldw	r16,164(sp)
8110a208:	2f006a2e 	bgeu	r5,fp,8110a3b4 <___vfprintf_internal_r+0x21d0>
8110a20c:	d9c02384 	addi	r7,sp,142
8110a210:	3ccfc83a 	sub	r7,r7,r19
8110a214:	d9002344 	addi	r4,sp,141
8110a218:	e1cf883a 	add	r7,fp,r7
8110a21c:	00000106 	br	8110a224 <___vfprintf_internal_r+0x2040>
8110a220:	28800003 	ldbu	r2,0(r5)
8110a224:	20800005 	stb	r2,0(r4)
8110a228:	21000044 	addi	r4,r4,1
8110a22c:	29400044 	addi	r5,r5,1
8110a230:	393ffb1e 	bne	r7,r4,8110a220 <__reset+0xfb0ea220>
8110a234:	d8802304 	addi	r2,sp,140
8110a238:	14c5c83a 	sub	r2,r2,r19
8110a23c:	d8c02344 	addi	r3,sp,141
8110a240:	1885883a 	add	r2,r3,r2
8110a244:	003f7006 	br	8110a008 <__reset+0xfb0ea008>
8110a248:	0005883a 	mov	r2,zero
8110a24c:	003f0f06 	br	81109e8c <__reset+0xfb0e9e8c>
8110a250:	d8c03217 	ldw	r3,200(sp)
8110a254:	18c00044 	addi	r3,r3,1
8110a258:	d8c02e15 	stw	r3,184(sp)
8110a25c:	1805883a 	mov	r2,r3
8110a260:	183fb20e 	bge	r3,zero,8110a12c <__reset+0xfb0ea12c>
8110a264:	0005883a 	mov	r2,zero
8110a268:	003fb006 	br	8110a12c <__reset+0xfb0ea12c>
8110a26c:	d9003617 	ldw	r4,216(sp)
8110a270:	000d883a 	mov	r6,zero
8110a274:	000f883a 	mov	r7,zero
8110a278:	980b883a 	mov	r5,r19
8110a27c:	d8c03c15 	stw	r3,240(sp)
8110a280:	da003d15 	stw	r8,244(sp)
8110a284:	11134780 	call	81113478 <__eqdf2>
8110a288:	d8c03c17 	ldw	r3,240(sp)
8110a28c:	da003d17 	ldw	r8,244(sp)
8110a290:	103f9826 	beq	r2,zero,8110a0f4 <__reset+0xfb0ea0f4>
8110a294:	00800044 	movi	r2,1
8110a298:	10c7c83a 	sub	r3,r2,r3
8110a29c:	d8c02615 	stw	r3,152(sp)
8110a2a0:	003f9506 	br	8110a0f8 <__reset+0xfb0ea0f8>
8110a2a4:	d9002917 	ldw	r4,164(sp)
8110a2a8:	d8c03217 	ldw	r3,200(sp)
8110a2ac:	20800044 	addi	r2,r4,1
8110a2b0:	1885883a 	add	r2,r3,r2
8110a2b4:	d8802e15 	stw	r2,184(sp)
8110a2b8:	103dbf0e 	bge	r2,zero,811099b8 <__reset+0xfb0e99b8>
8110a2bc:	0005883a 	mov	r2,zero
8110a2c0:	003dbd06 	br	811099b8 <__reset+0xfb0e99b8>
8110a2c4:	2000211e 	bne	r4,zero,8110a34c <___vfprintf_internal_r+0x2168>
8110a2c8:	9480004c 	andi	r18,r18,1
8110a2cc:	90001f1e 	bne	r18,zero,8110a34c <___vfprintf_internal_r+0x2168>
8110a2d0:	00800044 	movi	r2,1
8110a2d4:	d8802e15 	stw	r2,184(sp)
8110a2d8:	003db706 	br	811099b8 <__reset+0xfb0e99b8>
8110a2dc:	00800b44 	movi	r2,45
8110a2e0:	05adc83a 	sub	r22,zero,r22
8110a2e4:	d8802305 	stb	r2,140(sp)
8110a2e8:	003f3f06 	br	81109fe8 <__reset+0xfb0e9fe8>
8110a2ec:	0005883a 	mov	r2,zero
8110a2f0:	003f5206 	br	8110a03c <__reset+0xfb0ea03c>
8110a2f4:	90a4703a 	and	r18,r18,r2
8110a2f8:	903f4e26 	beq	r18,zero,8110a034 <__reset+0xfb0ea034>
8110a2fc:	003f4a06 	br	8110a028 <__reset+0xfb0ea028>
8110a300:	00800084 	movi	r2,2
8110a304:	10c5c83a 	sub	r2,r2,r3
8110a308:	003f8406 	br	8110a11c <__reset+0xfb0ea11c>
8110a30c:	d8802d17 	ldw	r2,180(sp)
8110a310:	d9002d17 	ldw	r4,180(sp)
8110a314:	ac400043 	ldbu	r17,1(r21)
8110a318:	10800017 	ldw	r2,0(r2)
8110a31c:	582b883a 	mov	r21,r11
8110a320:	d8802915 	stw	r2,164(sp)
8110a324:	20800104 	addi	r2,r4,4
8110a328:	d9002917 	ldw	r4,164(sp)
8110a32c:	d8802d15 	stw	r2,180(sp)
8110a330:	203e7a0e 	bge	r4,zero,81109d1c <__reset+0xfb0e9d1c>
8110a334:	8c403fcc 	andi	r17,r17,255
8110a338:	00bfffc4 	movi	r2,-1
8110a33c:	8c40201c 	xori	r17,r17,128
8110a340:	d8802915 	stw	r2,164(sp)
8110a344:	8c7fe004 	addi	r17,r17,-128
8110a348:	00380706 	br	81108368 <__reset+0xfb0e8368>
8110a34c:	d8c02917 	ldw	r3,164(sp)
8110a350:	18c00084 	addi	r3,r3,2
8110a354:	d8c02e15 	stw	r3,184(sp)
8110a358:	1805883a 	mov	r2,r3
8110a35c:	183d960e 	bge	r3,zero,811099b8 <__reset+0xfb0e99b8>
8110a360:	003fd606 	br	8110a2bc <__reset+0xfb0ea2bc>
8110a364:	0005883a 	mov	r2,zero
8110a368:	003f8e06 	br	8110a1a4 <__reset+0xfb0ea1a4>
8110a36c:	9080004c 	andi	r2,r18,1
8110a370:	103f811e 	bne	r2,zero,8110a178 <__reset+0xfb0ea178>
8110a374:	d8802117 	ldw	r2,132(sp)
8110a378:	1405c83a 	sub	r2,r2,r16
8110a37c:	d8803315 	stw	r2,204(sp)
8110a380:	b47ef326 	beq	r22,r17,81109f50 <__reset+0xfb0e9f50>
8110a384:	dd802617 	ldw	r22,152(sp)
8110a388:	003f1106 	br	81109fd0 <__reset+0xfb0e9fd0>
8110a38c:	d9c02785 	stb	r7,158(sp)
8110a390:	00390406 	br	811087a4 <__reset+0xfb0e87a4>
8110a394:	d9c02785 	stb	r7,158(sp)
8110a398:	0038d306 	br	811086e8 <__reset+0xfb0e86e8>
8110a39c:	d9c02785 	stb	r7,158(sp)
8110a3a0:	003a6106 	br	81108d28 <__reset+0xfb0e8d28>
8110a3a4:	d9c02785 	stb	r7,158(sp)
8110a3a8:	003af806 	br	81108f8c <__reset+0xfb0e8f8c>
8110a3ac:	0005883a 	mov	r2,zero
8110a3b0:	003d7e06 	br	811099ac <__reset+0xfb0e99ac>
8110a3b4:	d8802344 	addi	r2,sp,141
8110a3b8:	003f1306 	br	8110a008 <__reset+0xfb0ea008>
8110a3bc:	d9c02785 	stb	r7,158(sp)
8110a3c0:	00392306 	br	81108850 <__reset+0xfb0e8850>
8110a3c4:	d9c02785 	stb	r7,158(sp)
8110a3c8:	003aa906 	br	81108e70 <__reset+0xfb0e8e70>
8110a3cc:	d9c02785 	stb	r7,158(sp)
8110a3d0:	003a3d06 	br	81108cc8 <__reset+0xfb0e8cc8>
8110a3d4:	d9c02785 	stb	r7,158(sp)
8110a3d8:	003aca06 	br	81108f04 <__reset+0xfb0e8f04>

8110a3dc <__vfprintf_internal>:
8110a3dc:	00a044b4 	movhi	r2,33042
8110a3e0:	10b2a304 	addi	r2,r2,-13684
8110a3e4:	300f883a 	mov	r7,r6
8110a3e8:	280d883a 	mov	r6,r5
8110a3ec:	200b883a 	mov	r5,r4
8110a3f0:	11000017 	ldw	r4,0(r2)
8110a3f4:	11081e41 	jmpi	811081e4 <___vfprintf_internal_r>

8110a3f8 <__sbprintf>:
8110a3f8:	2880030b 	ldhu	r2,12(r5)
8110a3fc:	2ac01917 	ldw	r11,100(r5)
8110a400:	2a80038b 	ldhu	r10,14(r5)
8110a404:	2a400717 	ldw	r9,28(r5)
8110a408:	2a000917 	ldw	r8,36(r5)
8110a40c:	defee204 	addi	sp,sp,-1144
8110a410:	00c10004 	movi	r3,1024
8110a414:	dc011a15 	stw	r16,1128(sp)
8110a418:	10bfff4c 	andi	r2,r2,65533
8110a41c:	2821883a 	mov	r16,r5
8110a420:	d8cb883a 	add	r5,sp,r3
8110a424:	dc811c15 	stw	r18,1136(sp)
8110a428:	dc411b15 	stw	r17,1132(sp)
8110a42c:	dfc11d15 	stw	ra,1140(sp)
8110a430:	2025883a 	mov	r18,r4
8110a434:	d881030d 	sth	r2,1036(sp)
8110a438:	dac11915 	stw	r11,1124(sp)
8110a43c:	da81038d 	sth	r10,1038(sp)
8110a440:	da410715 	stw	r9,1052(sp)
8110a444:	da010915 	stw	r8,1060(sp)
8110a448:	dec10015 	stw	sp,1024(sp)
8110a44c:	dec10415 	stw	sp,1040(sp)
8110a450:	d8c10215 	stw	r3,1032(sp)
8110a454:	d8c10515 	stw	r3,1044(sp)
8110a458:	d8010615 	stw	zero,1048(sp)
8110a45c:	11081e40 	call	811081e4 <___vfprintf_internal_r>
8110a460:	1023883a 	mov	r17,r2
8110a464:	10000416 	blt	r2,zero,8110a478 <__sbprintf+0x80>
8110a468:	d9410004 	addi	r5,sp,1024
8110a46c:	9009883a 	mov	r4,r18
8110a470:	110c0ac0 	call	8110c0ac <_fflush_r>
8110a474:	10000d1e 	bne	r2,zero,8110a4ac <__sbprintf+0xb4>
8110a478:	d881030b 	ldhu	r2,1036(sp)
8110a47c:	1080100c 	andi	r2,r2,64
8110a480:	10000326 	beq	r2,zero,8110a490 <__sbprintf+0x98>
8110a484:	8080030b 	ldhu	r2,12(r16)
8110a488:	10801014 	ori	r2,r2,64
8110a48c:	8080030d 	sth	r2,12(r16)
8110a490:	8805883a 	mov	r2,r17
8110a494:	dfc11d17 	ldw	ra,1140(sp)
8110a498:	dc811c17 	ldw	r18,1136(sp)
8110a49c:	dc411b17 	ldw	r17,1132(sp)
8110a4a0:	dc011a17 	ldw	r16,1128(sp)
8110a4a4:	dec11e04 	addi	sp,sp,1144
8110a4a8:	f800283a 	ret
8110a4ac:	047fffc4 	movi	r17,-1
8110a4b0:	003ff106 	br	8110a478 <__reset+0xfb0ea478>

8110a4b4 <__swsetup_r>:
8110a4b4:	00a044b4 	movhi	r2,33042
8110a4b8:	defffd04 	addi	sp,sp,-12
8110a4bc:	10b2a304 	addi	r2,r2,-13684
8110a4c0:	dc400115 	stw	r17,4(sp)
8110a4c4:	2023883a 	mov	r17,r4
8110a4c8:	11000017 	ldw	r4,0(r2)
8110a4cc:	dc000015 	stw	r16,0(sp)
8110a4d0:	dfc00215 	stw	ra,8(sp)
8110a4d4:	2821883a 	mov	r16,r5
8110a4d8:	20000226 	beq	r4,zero,8110a4e4 <__swsetup_r+0x30>
8110a4dc:	20800e17 	ldw	r2,56(r4)
8110a4e0:	10003126 	beq	r2,zero,8110a5a8 <__swsetup_r+0xf4>
8110a4e4:	8080030b 	ldhu	r2,12(r16)
8110a4e8:	10c0020c 	andi	r3,r2,8
8110a4ec:	1009883a 	mov	r4,r2
8110a4f0:	18000f26 	beq	r3,zero,8110a530 <__swsetup_r+0x7c>
8110a4f4:	80c00417 	ldw	r3,16(r16)
8110a4f8:	18001526 	beq	r3,zero,8110a550 <__swsetup_r+0x9c>
8110a4fc:	1100004c 	andi	r4,r2,1
8110a500:	20001c1e 	bne	r4,zero,8110a574 <__swsetup_r+0xc0>
8110a504:	1080008c 	andi	r2,r2,2
8110a508:	1000291e 	bne	r2,zero,8110a5b0 <__swsetup_r+0xfc>
8110a50c:	80800517 	ldw	r2,20(r16)
8110a510:	80800215 	stw	r2,8(r16)
8110a514:	18001c26 	beq	r3,zero,8110a588 <__swsetup_r+0xd4>
8110a518:	0005883a 	mov	r2,zero
8110a51c:	dfc00217 	ldw	ra,8(sp)
8110a520:	dc400117 	ldw	r17,4(sp)
8110a524:	dc000017 	ldw	r16,0(sp)
8110a528:	dec00304 	addi	sp,sp,12
8110a52c:	f800283a 	ret
8110a530:	2080040c 	andi	r2,r4,16
8110a534:	10002e26 	beq	r2,zero,8110a5f0 <__swsetup_r+0x13c>
8110a538:	2080010c 	andi	r2,r4,4
8110a53c:	10001e1e 	bne	r2,zero,8110a5b8 <__swsetup_r+0x104>
8110a540:	80c00417 	ldw	r3,16(r16)
8110a544:	20800214 	ori	r2,r4,8
8110a548:	8080030d 	sth	r2,12(r16)
8110a54c:	183feb1e 	bne	r3,zero,8110a4fc <__reset+0xfb0ea4fc>
8110a550:	1100a00c 	andi	r4,r2,640
8110a554:	01408004 	movi	r5,512
8110a558:	217fe826 	beq	r4,r5,8110a4fc <__reset+0xfb0ea4fc>
8110a55c:	800b883a 	mov	r5,r16
8110a560:	8809883a 	mov	r4,r17
8110a564:	110d02c0 	call	8110d02c <__smakebuf_r>
8110a568:	8080030b 	ldhu	r2,12(r16)
8110a56c:	80c00417 	ldw	r3,16(r16)
8110a570:	003fe206 	br	8110a4fc <__reset+0xfb0ea4fc>
8110a574:	80800517 	ldw	r2,20(r16)
8110a578:	80000215 	stw	zero,8(r16)
8110a57c:	0085c83a 	sub	r2,zero,r2
8110a580:	80800615 	stw	r2,24(r16)
8110a584:	183fe41e 	bne	r3,zero,8110a518 <__reset+0xfb0ea518>
8110a588:	80c0030b 	ldhu	r3,12(r16)
8110a58c:	0005883a 	mov	r2,zero
8110a590:	1900200c 	andi	r4,r3,128
8110a594:	203fe126 	beq	r4,zero,8110a51c <__reset+0xfb0ea51c>
8110a598:	18c01014 	ori	r3,r3,64
8110a59c:	80c0030d 	sth	r3,12(r16)
8110a5a0:	00bfffc4 	movi	r2,-1
8110a5a4:	003fdd06 	br	8110a51c <__reset+0xfb0ea51c>
8110a5a8:	110c4880 	call	8110c488 <__sinit>
8110a5ac:	003fcd06 	br	8110a4e4 <__reset+0xfb0ea4e4>
8110a5b0:	0005883a 	mov	r2,zero
8110a5b4:	003fd606 	br	8110a510 <__reset+0xfb0ea510>
8110a5b8:	81400c17 	ldw	r5,48(r16)
8110a5bc:	28000626 	beq	r5,zero,8110a5d8 <__swsetup_r+0x124>
8110a5c0:	80801004 	addi	r2,r16,64
8110a5c4:	28800326 	beq	r5,r2,8110a5d4 <__swsetup_r+0x120>
8110a5c8:	8809883a 	mov	r4,r17
8110a5cc:	110c5fc0 	call	8110c5fc <_free_r>
8110a5d0:	8100030b 	ldhu	r4,12(r16)
8110a5d4:	80000c15 	stw	zero,48(r16)
8110a5d8:	80c00417 	ldw	r3,16(r16)
8110a5dc:	00bff6c4 	movi	r2,-37
8110a5e0:	1108703a 	and	r4,r2,r4
8110a5e4:	80000115 	stw	zero,4(r16)
8110a5e8:	80c00015 	stw	r3,0(r16)
8110a5ec:	003fd506 	br	8110a544 <__reset+0xfb0ea544>
8110a5f0:	00800244 	movi	r2,9
8110a5f4:	88800015 	stw	r2,0(r17)
8110a5f8:	20801014 	ori	r2,r4,64
8110a5fc:	8080030d 	sth	r2,12(r16)
8110a600:	00bfffc4 	movi	r2,-1
8110a604:	003fc506 	br	8110a51c <__reset+0xfb0ea51c>

8110a608 <quorem>:
8110a608:	defff704 	addi	sp,sp,-36
8110a60c:	dc800215 	stw	r18,8(sp)
8110a610:	20800417 	ldw	r2,16(r4)
8110a614:	2c800417 	ldw	r18,16(r5)
8110a618:	dfc00815 	stw	ra,32(sp)
8110a61c:	ddc00715 	stw	r23,28(sp)
8110a620:	dd800615 	stw	r22,24(sp)
8110a624:	dd400515 	stw	r21,20(sp)
8110a628:	dd000415 	stw	r20,16(sp)
8110a62c:	dcc00315 	stw	r19,12(sp)
8110a630:	dc400115 	stw	r17,4(sp)
8110a634:	dc000015 	stw	r16,0(sp)
8110a638:	14807116 	blt	r2,r18,8110a800 <quorem+0x1f8>
8110a63c:	94bfffc4 	addi	r18,r18,-1
8110a640:	94ad883a 	add	r22,r18,r18
8110a644:	b5ad883a 	add	r22,r22,r22
8110a648:	2c400504 	addi	r17,r5,20
8110a64c:	8da9883a 	add	r20,r17,r22
8110a650:	25400504 	addi	r21,r4,20
8110a654:	282f883a 	mov	r23,r5
8110a658:	adad883a 	add	r22,r21,r22
8110a65c:	a1400017 	ldw	r5,0(r20)
8110a660:	2021883a 	mov	r16,r4
8110a664:	b1000017 	ldw	r4,0(r22)
8110a668:	29400044 	addi	r5,r5,1
8110a66c:	11122280 	call	81112228 <__udivsi3>
8110a670:	1027883a 	mov	r19,r2
8110a674:	10002c26 	beq	r2,zero,8110a728 <quorem+0x120>
8110a678:	a813883a 	mov	r9,r21
8110a67c:	880b883a 	mov	r5,r17
8110a680:	0009883a 	mov	r4,zero
8110a684:	000d883a 	mov	r6,zero
8110a688:	2a000017 	ldw	r8,0(r5)
8110a68c:	49c00017 	ldw	r7,0(r9)
8110a690:	29400104 	addi	r5,r5,4
8110a694:	40bfffcc 	andi	r2,r8,65535
8110a698:	14c5383a 	mul	r2,r2,r19
8110a69c:	4010d43a 	srli	r8,r8,16
8110a6a0:	38ffffcc 	andi	r3,r7,65535
8110a6a4:	1105883a 	add	r2,r2,r4
8110a6a8:	1008d43a 	srli	r4,r2,16
8110a6ac:	44d1383a 	mul	r8,r8,r19
8110a6b0:	198d883a 	add	r6,r3,r6
8110a6b4:	10ffffcc 	andi	r3,r2,65535
8110a6b8:	30c7c83a 	sub	r3,r6,r3
8110a6bc:	380ed43a 	srli	r7,r7,16
8110a6c0:	4105883a 	add	r2,r8,r4
8110a6c4:	180dd43a 	srai	r6,r3,16
8110a6c8:	113fffcc 	andi	r4,r2,65535
8110a6cc:	390fc83a 	sub	r7,r7,r4
8110a6d0:	398d883a 	add	r6,r7,r6
8110a6d4:	300e943a 	slli	r7,r6,16
8110a6d8:	18ffffcc 	andi	r3,r3,65535
8110a6dc:	1008d43a 	srli	r4,r2,16
8110a6e0:	38ceb03a 	or	r7,r7,r3
8110a6e4:	49c00015 	stw	r7,0(r9)
8110a6e8:	300dd43a 	srai	r6,r6,16
8110a6ec:	4a400104 	addi	r9,r9,4
8110a6f0:	a17fe52e 	bgeu	r20,r5,8110a688 <__reset+0xfb0ea688>
8110a6f4:	b0800017 	ldw	r2,0(r22)
8110a6f8:	10000b1e 	bne	r2,zero,8110a728 <quorem+0x120>
8110a6fc:	b0bfff04 	addi	r2,r22,-4
8110a700:	a880082e 	bgeu	r21,r2,8110a724 <quorem+0x11c>
8110a704:	b0ffff17 	ldw	r3,-4(r22)
8110a708:	18000326 	beq	r3,zero,8110a718 <quorem+0x110>
8110a70c:	00000506 	br	8110a724 <quorem+0x11c>
8110a710:	10c00017 	ldw	r3,0(r2)
8110a714:	1800031e 	bne	r3,zero,8110a724 <quorem+0x11c>
8110a718:	10bfff04 	addi	r2,r2,-4
8110a71c:	94bfffc4 	addi	r18,r18,-1
8110a720:	a8bffb36 	bltu	r21,r2,8110a710 <__reset+0xfb0ea710>
8110a724:	84800415 	stw	r18,16(r16)
8110a728:	b80b883a 	mov	r5,r23
8110a72c:	8009883a 	mov	r4,r16
8110a730:	110e6240 	call	8110e624 <__mcmp>
8110a734:	10002616 	blt	r2,zero,8110a7d0 <quorem+0x1c8>
8110a738:	9cc00044 	addi	r19,r19,1
8110a73c:	a805883a 	mov	r2,r21
8110a740:	000b883a 	mov	r5,zero
8110a744:	11000017 	ldw	r4,0(r2)
8110a748:	89800017 	ldw	r6,0(r17)
8110a74c:	10800104 	addi	r2,r2,4
8110a750:	20ffffcc 	andi	r3,r4,65535
8110a754:	194b883a 	add	r5,r3,r5
8110a758:	30ffffcc 	andi	r3,r6,65535
8110a75c:	28c7c83a 	sub	r3,r5,r3
8110a760:	300cd43a 	srli	r6,r6,16
8110a764:	2008d43a 	srli	r4,r4,16
8110a768:	180bd43a 	srai	r5,r3,16
8110a76c:	18ffffcc 	andi	r3,r3,65535
8110a770:	2189c83a 	sub	r4,r4,r6
8110a774:	2149883a 	add	r4,r4,r5
8110a778:	200c943a 	slli	r6,r4,16
8110a77c:	8c400104 	addi	r17,r17,4
8110a780:	200bd43a 	srai	r5,r4,16
8110a784:	30c6b03a 	or	r3,r6,r3
8110a788:	10ffff15 	stw	r3,-4(r2)
8110a78c:	a47fed2e 	bgeu	r20,r17,8110a744 <__reset+0xfb0ea744>
8110a790:	9485883a 	add	r2,r18,r18
8110a794:	1085883a 	add	r2,r2,r2
8110a798:	a887883a 	add	r3,r21,r2
8110a79c:	18800017 	ldw	r2,0(r3)
8110a7a0:	10000b1e 	bne	r2,zero,8110a7d0 <quorem+0x1c8>
8110a7a4:	18bfff04 	addi	r2,r3,-4
8110a7a8:	a880082e 	bgeu	r21,r2,8110a7cc <quorem+0x1c4>
8110a7ac:	18ffff17 	ldw	r3,-4(r3)
8110a7b0:	18000326 	beq	r3,zero,8110a7c0 <quorem+0x1b8>
8110a7b4:	00000506 	br	8110a7cc <quorem+0x1c4>
8110a7b8:	10c00017 	ldw	r3,0(r2)
8110a7bc:	1800031e 	bne	r3,zero,8110a7cc <quorem+0x1c4>
8110a7c0:	10bfff04 	addi	r2,r2,-4
8110a7c4:	94bfffc4 	addi	r18,r18,-1
8110a7c8:	a8bffb36 	bltu	r21,r2,8110a7b8 <__reset+0xfb0ea7b8>
8110a7cc:	84800415 	stw	r18,16(r16)
8110a7d0:	9805883a 	mov	r2,r19
8110a7d4:	dfc00817 	ldw	ra,32(sp)
8110a7d8:	ddc00717 	ldw	r23,28(sp)
8110a7dc:	dd800617 	ldw	r22,24(sp)
8110a7e0:	dd400517 	ldw	r21,20(sp)
8110a7e4:	dd000417 	ldw	r20,16(sp)
8110a7e8:	dcc00317 	ldw	r19,12(sp)
8110a7ec:	dc800217 	ldw	r18,8(sp)
8110a7f0:	dc400117 	ldw	r17,4(sp)
8110a7f4:	dc000017 	ldw	r16,0(sp)
8110a7f8:	dec00904 	addi	sp,sp,36
8110a7fc:	f800283a 	ret
8110a800:	0005883a 	mov	r2,zero
8110a804:	003ff306 	br	8110a7d4 <__reset+0xfb0ea7d4>

8110a808 <_dtoa_r>:
8110a808:	20801017 	ldw	r2,64(r4)
8110a80c:	deffde04 	addi	sp,sp,-136
8110a810:	df002015 	stw	fp,128(sp)
8110a814:	dcc01b15 	stw	r19,108(sp)
8110a818:	dc801a15 	stw	r18,104(sp)
8110a81c:	dc401915 	stw	r17,100(sp)
8110a820:	dc001815 	stw	r16,96(sp)
8110a824:	dfc02115 	stw	ra,132(sp)
8110a828:	ddc01f15 	stw	r23,124(sp)
8110a82c:	dd801e15 	stw	r22,120(sp)
8110a830:	dd401d15 	stw	r21,116(sp)
8110a834:	dd001c15 	stw	r20,112(sp)
8110a838:	d9c00315 	stw	r7,12(sp)
8110a83c:	2039883a 	mov	fp,r4
8110a840:	3023883a 	mov	r17,r6
8110a844:	2825883a 	mov	r18,r5
8110a848:	dc002417 	ldw	r16,144(sp)
8110a84c:	3027883a 	mov	r19,r6
8110a850:	10000826 	beq	r2,zero,8110a874 <_dtoa_r+0x6c>
8110a854:	21801117 	ldw	r6,68(r4)
8110a858:	00c00044 	movi	r3,1
8110a85c:	100b883a 	mov	r5,r2
8110a860:	1986983a 	sll	r3,r3,r6
8110a864:	11800115 	stw	r6,4(r2)
8110a868:	10c00215 	stw	r3,8(r2)
8110a86c:	110de040 	call	8110de04 <_Bfree>
8110a870:	e0001015 	stw	zero,64(fp)
8110a874:	88002e16 	blt	r17,zero,8110a930 <_dtoa_r+0x128>
8110a878:	80000015 	stw	zero,0(r16)
8110a87c:	889ffc2c 	andhi	r2,r17,32752
8110a880:	00dffc34 	movhi	r3,32752
8110a884:	10c01c26 	beq	r2,r3,8110a8f8 <_dtoa_r+0xf0>
8110a888:	000d883a 	mov	r6,zero
8110a88c:	000f883a 	mov	r7,zero
8110a890:	9009883a 	mov	r4,r18
8110a894:	980b883a 	mov	r5,r19
8110a898:	11134780 	call	81113478 <__eqdf2>
8110a89c:	10002b1e 	bne	r2,zero,8110a94c <_dtoa_r+0x144>
8110a8a0:	d9c02317 	ldw	r7,140(sp)
8110a8a4:	00800044 	movi	r2,1
8110a8a8:	38800015 	stw	r2,0(r7)
8110a8ac:	d8802517 	ldw	r2,148(sp)
8110a8b0:	10019e26 	beq	r2,zero,8110af2c <_dtoa_r+0x724>
8110a8b4:	d8c02517 	ldw	r3,148(sp)
8110a8b8:	00a044b4 	movhi	r2,33042
8110a8bc:	10aaca44 	addi	r2,r2,-21719
8110a8c0:	18800015 	stw	r2,0(r3)
8110a8c4:	10bfffc4 	addi	r2,r2,-1
8110a8c8:	dfc02117 	ldw	ra,132(sp)
8110a8cc:	df002017 	ldw	fp,128(sp)
8110a8d0:	ddc01f17 	ldw	r23,124(sp)
8110a8d4:	dd801e17 	ldw	r22,120(sp)
8110a8d8:	dd401d17 	ldw	r21,116(sp)
8110a8dc:	dd001c17 	ldw	r20,112(sp)
8110a8e0:	dcc01b17 	ldw	r19,108(sp)
8110a8e4:	dc801a17 	ldw	r18,104(sp)
8110a8e8:	dc401917 	ldw	r17,100(sp)
8110a8ec:	dc001817 	ldw	r16,96(sp)
8110a8f0:	dec02204 	addi	sp,sp,136
8110a8f4:	f800283a 	ret
8110a8f8:	d8c02317 	ldw	r3,140(sp)
8110a8fc:	0089c3c4 	movi	r2,9999
8110a900:	18800015 	stw	r2,0(r3)
8110a904:	90017726 	beq	r18,zero,8110aee4 <_dtoa_r+0x6dc>
8110a908:	00a044b4 	movhi	r2,33042
8110a90c:	10aad604 	addi	r2,r2,-21672
8110a910:	d9002517 	ldw	r4,148(sp)
8110a914:	203fec26 	beq	r4,zero,8110a8c8 <__reset+0xfb0ea8c8>
8110a918:	10c000c7 	ldb	r3,3(r2)
8110a91c:	1801781e 	bne	r3,zero,8110af00 <_dtoa_r+0x6f8>
8110a920:	10c000c4 	addi	r3,r2,3
8110a924:	d9802517 	ldw	r6,148(sp)
8110a928:	30c00015 	stw	r3,0(r6)
8110a92c:	003fe606 	br	8110a8c8 <__reset+0xfb0ea8c8>
8110a930:	04e00034 	movhi	r19,32768
8110a934:	9cffffc4 	addi	r19,r19,-1
8110a938:	00800044 	movi	r2,1
8110a93c:	8ce6703a 	and	r19,r17,r19
8110a940:	80800015 	stw	r2,0(r16)
8110a944:	9823883a 	mov	r17,r19
8110a948:	003fcc06 	br	8110a87c <__reset+0xfb0ea87c>
8110a94c:	d8800204 	addi	r2,sp,8
8110a950:	d8800015 	stw	r2,0(sp)
8110a954:	d9c00104 	addi	r7,sp,4
8110a958:	900b883a 	mov	r5,r18
8110a95c:	980d883a 	mov	r6,r19
8110a960:	e009883a 	mov	r4,fp
8110a964:	8820d53a 	srli	r16,r17,20
8110a968:	110e9f00 	call	8110e9f0 <__d2b>
8110a96c:	d8800915 	stw	r2,36(sp)
8110a970:	8001651e 	bne	r16,zero,8110af08 <_dtoa_r+0x700>
8110a974:	dd800217 	ldw	r22,8(sp)
8110a978:	dc000117 	ldw	r16,4(sp)
8110a97c:	00800804 	movi	r2,32
8110a980:	b421883a 	add	r16,r22,r16
8110a984:	80c10c84 	addi	r3,r16,1074
8110a988:	10c2d10e 	bge	r2,r3,8110b4d0 <_dtoa_r+0xcc8>
8110a98c:	00801004 	movi	r2,64
8110a990:	81010484 	addi	r4,r16,1042
8110a994:	10c7c83a 	sub	r3,r2,r3
8110a998:	9108d83a 	srl	r4,r18,r4
8110a99c:	88e2983a 	sll	r17,r17,r3
8110a9a0:	2448b03a 	or	r4,r4,r17
8110a9a4:	11141280 	call	81114128 <__floatunsidf>
8110a9a8:	017f8434 	movhi	r5,65040
8110a9ac:	01800044 	movi	r6,1
8110a9b0:	1009883a 	mov	r4,r2
8110a9b4:	194b883a 	add	r5,r3,r5
8110a9b8:	843fffc4 	addi	r16,r16,-1
8110a9bc:	d9801115 	stw	r6,68(sp)
8110a9c0:	000d883a 	mov	r6,zero
8110a9c4:	01cffe34 	movhi	r7,16376
8110a9c8:	11136d00 	call	811136d0 <__subdf3>
8110a9cc:	0198dbf4 	movhi	r6,25455
8110a9d0:	01cff4f4 	movhi	r7,16339
8110a9d4:	3190d844 	addi	r6,r6,17249
8110a9d8:	39e1e9c4 	addi	r7,r7,-30809
8110a9dc:	1009883a 	mov	r4,r2
8110a9e0:	180b883a 	mov	r5,r3
8110a9e4:	11074700 	call	81107470 <__muldf3>
8110a9e8:	01a2d874 	movhi	r6,35681
8110a9ec:	01cff1f4 	movhi	r7,16327
8110a9f0:	31b22cc4 	addi	r6,r6,-14157
8110a9f4:	39e28a04 	addi	r7,r7,-30168
8110a9f8:	180b883a 	mov	r5,r3
8110a9fc:	1009883a 	mov	r4,r2
8110aa00:	11122e40 	call	811122e4 <__adddf3>
8110aa04:	8009883a 	mov	r4,r16
8110aa08:	1029883a 	mov	r20,r2
8110aa0c:	1823883a 	mov	r17,r3
8110aa10:	111404c0 	call	8111404c <__floatsidf>
8110aa14:	019427f4 	movhi	r6,20639
8110aa18:	01cff4f4 	movhi	r7,16339
8110aa1c:	319e7ec4 	addi	r6,r6,31227
8110aa20:	39d104c4 	addi	r7,r7,17427
8110aa24:	1009883a 	mov	r4,r2
8110aa28:	180b883a 	mov	r5,r3
8110aa2c:	11074700 	call	81107470 <__muldf3>
8110aa30:	100d883a 	mov	r6,r2
8110aa34:	180f883a 	mov	r7,r3
8110aa38:	a009883a 	mov	r4,r20
8110aa3c:	880b883a 	mov	r5,r17
8110aa40:	11122e40 	call	811122e4 <__adddf3>
8110aa44:	1009883a 	mov	r4,r2
8110aa48:	180b883a 	mov	r5,r3
8110aa4c:	1029883a 	mov	r20,r2
8110aa50:	1823883a 	mov	r17,r3
8110aa54:	1113fcc0 	call	81113fcc <__fixdfsi>
8110aa58:	000d883a 	mov	r6,zero
8110aa5c:	000f883a 	mov	r7,zero
8110aa60:	a009883a 	mov	r4,r20
8110aa64:	880b883a 	mov	r5,r17
8110aa68:	d8800515 	stw	r2,20(sp)
8110aa6c:	11135dc0 	call	811135dc <__ledf2>
8110aa70:	10028716 	blt	r2,zero,8110b490 <_dtoa_r+0xc88>
8110aa74:	d8c00517 	ldw	r3,20(sp)
8110aa78:	00800584 	movi	r2,22
8110aa7c:	10c27536 	bltu	r2,r3,8110b454 <_dtoa_r+0xc4c>
8110aa80:	180490fa 	slli	r2,r3,3
8110aa84:	00e044b4 	movhi	r3,33042
8110aa88:	18eaf204 	addi	r3,r3,-21560
8110aa8c:	1885883a 	add	r2,r3,r2
8110aa90:	11000017 	ldw	r4,0(r2)
8110aa94:	11400117 	ldw	r5,4(r2)
8110aa98:	900d883a 	mov	r6,r18
8110aa9c:	980f883a 	mov	r7,r19
8110aaa0:	11135000 	call	81113500 <__gedf2>
8110aaa4:	00828d0e 	bge	zero,r2,8110b4dc <_dtoa_r+0xcd4>
8110aaa8:	d9000517 	ldw	r4,20(sp)
8110aaac:	d8000e15 	stw	zero,56(sp)
8110aab0:	213fffc4 	addi	r4,r4,-1
8110aab4:	d9000515 	stw	r4,20(sp)
8110aab8:	b42dc83a 	sub	r22,r22,r16
8110aabc:	b5bfffc4 	addi	r22,r22,-1
8110aac0:	b0026f16 	blt	r22,zero,8110b480 <_dtoa_r+0xc78>
8110aac4:	d8000815 	stw	zero,32(sp)
8110aac8:	d9c00517 	ldw	r7,20(sp)
8110aacc:	38026416 	blt	r7,zero,8110b460 <_dtoa_r+0xc58>
8110aad0:	b1ed883a 	add	r22,r22,r7
8110aad4:	d9c00d15 	stw	r7,52(sp)
8110aad8:	d8000a15 	stw	zero,40(sp)
8110aadc:	d9800317 	ldw	r6,12(sp)
8110aae0:	00800244 	movi	r2,9
8110aae4:	11811436 	bltu	r2,r6,8110af38 <_dtoa_r+0x730>
8110aae8:	00800144 	movi	r2,5
8110aaec:	1184e10e 	bge	r2,r6,8110be74 <_dtoa_r+0x166c>
8110aaf0:	31bfff04 	addi	r6,r6,-4
8110aaf4:	d9800315 	stw	r6,12(sp)
8110aaf8:	0023883a 	mov	r17,zero
8110aafc:	d9800317 	ldw	r6,12(sp)
8110ab00:	008000c4 	movi	r2,3
8110ab04:	30836726 	beq	r6,r2,8110b8a4 <_dtoa_r+0x109c>
8110ab08:	1183410e 	bge	r2,r6,8110b810 <_dtoa_r+0x1008>
8110ab0c:	d9c00317 	ldw	r7,12(sp)
8110ab10:	00800104 	movi	r2,4
8110ab14:	38827c26 	beq	r7,r2,8110b508 <_dtoa_r+0xd00>
8110ab18:	00800144 	movi	r2,5
8110ab1c:	3884c41e 	bne	r7,r2,8110be30 <_dtoa_r+0x1628>
8110ab20:	00800044 	movi	r2,1
8110ab24:	d8800b15 	stw	r2,44(sp)
8110ab28:	d8c00517 	ldw	r3,20(sp)
8110ab2c:	d9002217 	ldw	r4,136(sp)
8110ab30:	1907883a 	add	r3,r3,r4
8110ab34:	19800044 	addi	r6,r3,1
8110ab38:	d8c00c15 	stw	r3,48(sp)
8110ab3c:	d9800615 	stw	r6,24(sp)
8110ab40:	0183a40e 	bge	zero,r6,8110b9d4 <_dtoa_r+0x11cc>
8110ab44:	d9800617 	ldw	r6,24(sp)
8110ab48:	3021883a 	mov	r16,r6
8110ab4c:	e0001115 	stw	zero,68(fp)
8110ab50:	008005c4 	movi	r2,23
8110ab54:	1184c92e 	bgeu	r2,r6,8110be7c <_dtoa_r+0x1674>
8110ab58:	00c00044 	movi	r3,1
8110ab5c:	00800104 	movi	r2,4
8110ab60:	1085883a 	add	r2,r2,r2
8110ab64:	11000504 	addi	r4,r2,20
8110ab68:	180b883a 	mov	r5,r3
8110ab6c:	18c00044 	addi	r3,r3,1
8110ab70:	313ffb2e 	bgeu	r6,r4,8110ab60 <__reset+0xfb0eab60>
8110ab74:	e1401115 	stw	r5,68(fp)
8110ab78:	e009883a 	mov	r4,fp
8110ab7c:	110dd5c0 	call	8110dd5c <_Balloc>
8110ab80:	d8800715 	stw	r2,28(sp)
8110ab84:	e0801015 	stw	r2,64(fp)
8110ab88:	00800384 	movi	r2,14
8110ab8c:	1400f736 	bltu	r2,r16,8110af6c <_dtoa_r+0x764>
8110ab90:	8800f626 	beq	r17,zero,8110af6c <_dtoa_r+0x764>
8110ab94:	d9c00517 	ldw	r7,20(sp)
8110ab98:	01c39a0e 	bge	zero,r7,8110ba04 <_dtoa_r+0x11fc>
8110ab9c:	388003cc 	andi	r2,r7,15
8110aba0:	100490fa 	slli	r2,r2,3
8110aba4:	382bd13a 	srai	r21,r7,4
8110aba8:	00e044b4 	movhi	r3,33042
8110abac:	18eaf204 	addi	r3,r3,-21560
8110abb0:	1885883a 	add	r2,r3,r2
8110abb4:	a8c0040c 	andi	r3,r21,16
8110abb8:	12400017 	ldw	r9,0(r2)
8110abbc:	12000117 	ldw	r8,4(r2)
8110abc0:	18037926 	beq	r3,zero,8110b9a8 <_dtoa_r+0x11a0>
8110abc4:	00a044b4 	movhi	r2,33042
8110abc8:	10aae804 	addi	r2,r2,-21600
8110abcc:	11800817 	ldw	r6,32(r2)
8110abd0:	11c00917 	ldw	r7,36(r2)
8110abd4:	9009883a 	mov	r4,r18
8110abd8:	980b883a 	mov	r5,r19
8110abdc:	da001715 	stw	r8,92(sp)
8110abe0:	da401615 	stw	r9,88(sp)
8110abe4:	1112b900 	call	81112b90 <__divdf3>
8110abe8:	da001717 	ldw	r8,92(sp)
8110abec:	da401617 	ldw	r9,88(sp)
8110abf0:	ad4003cc 	andi	r21,r21,15
8110abf4:	040000c4 	movi	r16,3
8110abf8:	1023883a 	mov	r17,r2
8110abfc:	1829883a 	mov	r20,r3
8110ac00:	a8001126 	beq	r21,zero,8110ac48 <_dtoa_r+0x440>
8110ac04:	05e044b4 	movhi	r23,33042
8110ac08:	bdeae804 	addi	r23,r23,-21600
8110ac0c:	4805883a 	mov	r2,r9
8110ac10:	4007883a 	mov	r3,r8
8110ac14:	a980004c 	andi	r6,r21,1
8110ac18:	1009883a 	mov	r4,r2
8110ac1c:	a82bd07a 	srai	r21,r21,1
8110ac20:	180b883a 	mov	r5,r3
8110ac24:	30000426 	beq	r6,zero,8110ac38 <_dtoa_r+0x430>
8110ac28:	b9800017 	ldw	r6,0(r23)
8110ac2c:	b9c00117 	ldw	r7,4(r23)
8110ac30:	84000044 	addi	r16,r16,1
8110ac34:	11074700 	call	81107470 <__muldf3>
8110ac38:	bdc00204 	addi	r23,r23,8
8110ac3c:	a83ff51e 	bne	r21,zero,8110ac14 <__reset+0xfb0eac14>
8110ac40:	1013883a 	mov	r9,r2
8110ac44:	1811883a 	mov	r8,r3
8110ac48:	480d883a 	mov	r6,r9
8110ac4c:	400f883a 	mov	r7,r8
8110ac50:	8809883a 	mov	r4,r17
8110ac54:	a00b883a 	mov	r5,r20
8110ac58:	1112b900 	call	81112b90 <__divdf3>
8110ac5c:	d8800f15 	stw	r2,60(sp)
8110ac60:	d8c01015 	stw	r3,64(sp)
8110ac64:	d8c00e17 	ldw	r3,56(sp)
8110ac68:	18000626 	beq	r3,zero,8110ac84 <_dtoa_r+0x47c>
8110ac6c:	d9000f17 	ldw	r4,60(sp)
8110ac70:	d9401017 	ldw	r5,64(sp)
8110ac74:	000d883a 	mov	r6,zero
8110ac78:	01cffc34 	movhi	r7,16368
8110ac7c:	11135dc0 	call	811135dc <__ledf2>
8110ac80:	10040b16 	blt	r2,zero,8110bcb0 <_dtoa_r+0x14a8>
8110ac84:	8009883a 	mov	r4,r16
8110ac88:	111404c0 	call	8111404c <__floatsidf>
8110ac8c:	d9800f17 	ldw	r6,60(sp)
8110ac90:	d9c01017 	ldw	r7,64(sp)
8110ac94:	1009883a 	mov	r4,r2
8110ac98:	180b883a 	mov	r5,r3
8110ac9c:	11074700 	call	81107470 <__muldf3>
8110aca0:	000d883a 	mov	r6,zero
8110aca4:	01d00734 	movhi	r7,16412
8110aca8:	1009883a 	mov	r4,r2
8110acac:	180b883a 	mov	r5,r3
8110acb0:	11122e40 	call	811122e4 <__adddf3>
8110acb4:	1021883a 	mov	r16,r2
8110acb8:	d8800617 	ldw	r2,24(sp)
8110acbc:	047f3034 	movhi	r17,64704
8110acc0:	1c63883a 	add	r17,r3,r17
8110acc4:	10031826 	beq	r2,zero,8110b928 <_dtoa_r+0x1120>
8110acc8:	d8c00517 	ldw	r3,20(sp)
8110accc:	db000617 	ldw	r12,24(sp)
8110acd0:	d8c01315 	stw	r3,76(sp)
8110acd4:	d9000b17 	ldw	r4,44(sp)
8110acd8:	20038f26 	beq	r4,zero,8110bb18 <_dtoa_r+0x1310>
8110acdc:	60bfffc4 	addi	r2,r12,-1
8110ace0:	100490fa 	slli	r2,r2,3
8110ace4:	00e044b4 	movhi	r3,33042
8110ace8:	18eaf204 	addi	r3,r3,-21560
8110acec:	1885883a 	add	r2,r3,r2
8110acf0:	11800017 	ldw	r6,0(r2)
8110acf4:	11c00117 	ldw	r7,4(r2)
8110acf8:	d8800717 	ldw	r2,28(sp)
8110acfc:	0009883a 	mov	r4,zero
8110ad00:	014ff834 	movhi	r5,16352
8110ad04:	db001615 	stw	r12,88(sp)
8110ad08:	15c00044 	addi	r23,r2,1
8110ad0c:	1112b900 	call	81112b90 <__divdf3>
8110ad10:	800d883a 	mov	r6,r16
8110ad14:	880f883a 	mov	r7,r17
8110ad18:	1009883a 	mov	r4,r2
8110ad1c:	180b883a 	mov	r5,r3
8110ad20:	11136d00 	call	811136d0 <__subdf3>
8110ad24:	d9401017 	ldw	r5,64(sp)
8110ad28:	d9000f17 	ldw	r4,60(sp)
8110ad2c:	102b883a 	mov	r21,r2
8110ad30:	d8c01215 	stw	r3,72(sp)
8110ad34:	1113fcc0 	call	81113fcc <__fixdfsi>
8110ad38:	1009883a 	mov	r4,r2
8110ad3c:	1029883a 	mov	r20,r2
8110ad40:	111404c0 	call	8111404c <__floatsidf>
8110ad44:	d9000f17 	ldw	r4,60(sp)
8110ad48:	d9401017 	ldw	r5,64(sp)
8110ad4c:	100d883a 	mov	r6,r2
8110ad50:	180f883a 	mov	r7,r3
8110ad54:	11136d00 	call	811136d0 <__subdf3>
8110ad58:	1823883a 	mov	r17,r3
8110ad5c:	d8c00717 	ldw	r3,28(sp)
8110ad60:	d9401217 	ldw	r5,72(sp)
8110ad64:	a2000c04 	addi	r8,r20,48
8110ad68:	1021883a 	mov	r16,r2
8110ad6c:	1a000005 	stb	r8,0(r3)
8110ad70:	800d883a 	mov	r6,r16
8110ad74:	880f883a 	mov	r7,r17
8110ad78:	a809883a 	mov	r4,r21
8110ad7c:	4029883a 	mov	r20,r8
8110ad80:	11135000 	call	81113500 <__gedf2>
8110ad84:	00841d16 	blt	zero,r2,8110bdfc <_dtoa_r+0x15f4>
8110ad88:	800d883a 	mov	r6,r16
8110ad8c:	880f883a 	mov	r7,r17
8110ad90:	0009883a 	mov	r4,zero
8110ad94:	014ffc34 	movhi	r5,16368
8110ad98:	11136d00 	call	811136d0 <__subdf3>
8110ad9c:	d9401217 	ldw	r5,72(sp)
8110ada0:	100d883a 	mov	r6,r2
8110ada4:	180f883a 	mov	r7,r3
8110ada8:	a809883a 	mov	r4,r21
8110adac:	11135000 	call	81113500 <__gedf2>
8110adb0:	db001617 	ldw	r12,88(sp)
8110adb4:	00840e16 	blt	zero,r2,8110bdf0 <_dtoa_r+0x15e8>
8110adb8:	00800044 	movi	r2,1
8110adbc:	13006b0e 	bge	r2,r12,8110af6c <_dtoa_r+0x764>
8110adc0:	d9000717 	ldw	r4,28(sp)
8110adc4:	dd800f15 	stw	r22,60(sp)
8110adc8:	dcc01015 	stw	r19,64(sp)
8110adcc:	2319883a 	add	r12,r4,r12
8110add0:	dcc01217 	ldw	r19,72(sp)
8110add4:	602d883a 	mov	r22,r12
8110add8:	dc801215 	stw	r18,72(sp)
8110addc:	b825883a 	mov	r18,r23
8110ade0:	00000906 	br	8110ae08 <_dtoa_r+0x600>
8110ade4:	11136d00 	call	811136d0 <__subdf3>
8110ade8:	a80d883a 	mov	r6,r21
8110adec:	980f883a 	mov	r7,r19
8110adf0:	1009883a 	mov	r4,r2
8110adf4:	180b883a 	mov	r5,r3
8110adf8:	11135dc0 	call	811135dc <__ledf2>
8110adfc:	1003e816 	blt	r2,zero,8110bda0 <_dtoa_r+0x1598>
8110ae00:	b825883a 	mov	r18,r23
8110ae04:	bd83e926 	beq	r23,r22,8110bdac <_dtoa_r+0x15a4>
8110ae08:	a809883a 	mov	r4,r21
8110ae0c:	980b883a 	mov	r5,r19
8110ae10:	000d883a 	mov	r6,zero
8110ae14:	01d00934 	movhi	r7,16420
8110ae18:	11074700 	call	81107470 <__muldf3>
8110ae1c:	000d883a 	mov	r6,zero
8110ae20:	01d00934 	movhi	r7,16420
8110ae24:	8009883a 	mov	r4,r16
8110ae28:	880b883a 	mov	r5,r17
8110ae2c:	102b883a 	mov	r21,r2
8110ae30:	1827883a 	mov	r19,r3
8110ae34:	11074700 	call	81107470 <__muldf3>
8110ae38:	180b883a 	mov	r5,r3
8110ae3c:	1009883a 	mov	r4,r2
8110ae40:	1821883a 	mov	r16,r3
8110ae44:	1023883a 	mov	r17,r2
8110ae48:	1113fcc0 	call	81113fcc <__fixdfsi>
8110ae4c:	1009883a 	mov	r4,r2
8110ae50:	1029883a 	mov	r20,r2
8110ae54:	111404c0 	call	8111404c <__floatsidf>
8110ae58:	8809883a 	mov	r4,r17
8110ae5c:	800b883a 	mov	r5,r16
8110ae60:	100d883a 	mov	r6,r2
8110ae64:	180f883a 	mov	r7,r3
8110ae68:	11136d00 	call	811136d0 <__subdf3>
8110ae6c:	a5000c04 	addi	r20,r20,48
8110ae70:	a80d883a 	mov	r6,r21
8110ae74:	980f883a 	mov	r7,r19
8110ae78:	1009883a 	mov	r4,r2
8110ae7c:	180b883a 	mov	r5,r3
8110ae80:	95000005 	stb	r20,0(r18)
8110ae84:	1021883a 	mov	r16,r2
8110ae88:	1823883a 	mov	r17,r3
8110ae8c:	11135dc0 	call	811135dc <__ledf2>
8110ae90:	bdc00044 	addi	r23,r23,1
8110ae94:	800d883a 	mov	r6,r16
8110ae98:	880f883a 	mov	r7,r17
8110ae9c:	0009883a 	mov	r4,zero
8110aea0:	014ffc34 	movhi	r5,16368
8110aea4:	103fcf0e 	bge	r2,zero,8110ade4 <__reset+0xfb0eade4>
8110aea8:	d8c01317 	ldw	r3,76(sp)
8110aeac:	d8c00515 	stw	r3,20(sp)
8110aeb0:	d9400917 	ldw	r5,36(sp)
8110aeb4:	e009883a 	mov	r4,fp
8110aeb8:	110de040 	call	8110de04 <_Bfree>
8110aebc:	d9000517 	ldw	r4,20(sp)
8110aec0:	d9802317 	ldw	r6,140(sp)
8110aec4:	d9c02517 	ldw	r7,148(sp)
8110aec8:	b8000005 	stb	zero,0(r23)
8110aecc:	20800044 	addi	r2,r4,1
8110aed0:	30800015 	stw	r2,0(r6)
8110aed4:	3802aa26 	beq	r7,zero,8110b980 <_dtoa_r+0x1178>
8110aed8:	3dc00015 	stw	r23,0(r7)
8110aedc:	d8800717 	ldw	r2,28(sp)
8110aee0:	003e7906 	br	8110a8c8 <__reset+0xfb0ea8c8>
8110aee4:	00800434 	movhi	r2,16
8110aee8:	10bfffc4 	addi	r2,r2,-1
8110aeec:	88a2703a 	and	r17,r17,r2
8110aef0:	883e851e 	bne	r17,zero,8110a908 <__reset+0xfb0ea908>
8110aef4:	00a044b4 	movhi	r2,33042
8110aef8:	10aad304 	addi	r2,r2,-21684
8110aefc:	003e8406 	br	8110a910 <__reset+0xfb0ea910>
8110af00:	10c00204 	addi	r3,r2,8
8110af04:	003e8706 	br	8110a924 <__reset+0xfb0ea924>
8110af08:	01400434 	movhi	r5,16
8110af0c:	297fffc4 	addi	r5,r5,-1
8110af10:	994a703a 	and	r5,r19,r5
8110af14:	9009883a 	mov	r4,r18
8110af18:	843f0044 	addi	r16,r16,-1023
8110af1c:	294ffc34 	orhi	r5,r5,16368
8110af20:	dd800217 	ldw	r22,8(sp)
8110af24:	d8001115 	stw	zero,68(sp)
8110af28:	003ea506 	br	8110a9c0 <__reset+0xfb0ea9c0>
8110af2c:	00a044b4 	movhi	r2,33042
8110af30:	10aaca04 	addi	r2,r2,-21720
8110af34:	003e6406 	br	8110a8c8 <__reset+0xfb0ea8c8>
8110af38:	e0001115 	stw	zero,68(fp)
8110af3c:	000b883a 	mov	r5,zero
8110af40:	e009883a 	mov	r4,fp
8110af44:	110dd5c0 	call	8110dd5c <_Balloc>
8110af48:	01bfffc4 	movi	r6,-1
8110af4c:	01c00044 	movi	r7,1
8110af50:	d8800715 	stw	r2,28(sp)
8110af54:	d9800c15 	stw	r6,48(sp)
8110af58:	e0801015 	stw	r2,64(fp)
8110af5c:	d8000315 	stw	zero,12(sp)
8110af60:	d9c00b15 	stw	r7,44(sp)
8110af64:	d9800615 	stw	r6,24(sp)
8110af68:	d8002215 	stw	zero,136(sp)
8110af6c:	d8800117 	ldw	r2,4(sp)
8110af70:	10008916 	blt	r2,zero,8110b198 <_dtoa_r+0x990>
8110af74:	d9000517 	ldw	r4,20(sp)
8110af78:	00c00384 	movi	r3,14
8110af7c:	19008616 	blt	r3,r4,8110b198 <_dtoa_r+0x990>
8110af80:	200490fa 	slli	r2,r4,3
8110af84:	00e044b4 	movhi	r3,33042
8110af88:	d9802217 	ldw	r6,136(sp)
8110af8c:	18eaf204 	addi	r3,r3,-21560
8110af90:	1885883a 	add	r2,r3,r2
8110af94:	14000017 	ldw	r16,0(r2)
8110af98:	14400117 	ldw	r17,4(r2)
8110af9c:	30016316 	blt	r6,zero,8110b52c <_dtoa_r+0xd24>
8110afa0:	800d883a 	mov	r6,r16
8110afa4:	880f883a 	mov	r7,r17
8110afa8:	9009883a 	mov	r4,r18
8110afac:	980b883a 	mov	r5,r19
8110afb0:	1112b900 	call	81112b90 <__divdf3>
8110afb4:	180b883a 	mov	r5,r3
8110afb8:	1009883a 	mov	r4,r2
8110afbc:	1113fcc0 	call	81113fcc <__fixdfsi>
8110afc0:	1009883a 	mov	r4,r2
8110afc4:	102b883a 	mov	r21,r2
8110afc8:	111404c0 	call	8111404c <__floatsidf>
8110afcc:	800d883a 	mov	r6,r16
8110afd0:	880f883a 	mov	r7,r17
8110afd4:	1009883a 	mov	r4,r2
8110afd8:	180b883a 	mov	r5,r3
8110afdc:	11074700 	call	81107470 <__muldf3>
8110afe0:	100d883a 	mov	r6,r2
8110afe4:	180f883a 	mov	r7,r3
8110afe8:	9009883a 	mov	r4,r18
8110afec:	980b883a 	mov	r5,r19
8110aff0:	11136d00 	call	811136d0 <__subdf3>
8110aff4:	d9c00717 	ldw	r7,28(sp)
8110aff8:	1009883a 	mov	r4,r2
8110affc:	a8800c04 	addi	r2,r21,48
8110b000:	38800005 	stb	r2,0(r7)
8110b004:	3dc00044 	addi	r23,r7,1
8110b008:	d9c00617 	ldw	r7,24(sp)
8110b00c:	01800044 	movi	r6,1
8110b010:	180b883a 	mov	r5,r3
8110b014:	2005883a 	mov	r2,r4
8110b018:	39803826 	beq	r7,r6,8110b0fc <_dtoa_r+0x8f4>
8110b01c:	000d883a 	mov	r6,zero
8110b020:	01d00934 	movhi	r7,16420
8110b024:	11074700 	call	81107470 <__muldf3>
8110b028:	000d883a 	mov	r6,zero
8110b02c:	000f883a 	mov	r7,zero
8110b030:	1009883a 	mov	r4,r2
8110b034:	180b883a 	mov	r5,r3
8110b038:	1025883a 	mov	r18,r2
8110b03c:	1827883a 	mov	r19,r3
8110b040:	11134780 	call	81113478 <__eqdf2>
8110b044:	103f9a26 	beq	r2,zero,8110aeb0 <__reset+0xfb0eaeb0>
8110b048:	d9c00617 	ldw	r7,24(sp)
8110b04c:	d8c00717 	ldw	r3,28(sp)
8110b050:	b829883a 	mov	r20,r23
8110b054:	38bfffc4 	addi	r2,r7,-1
8110b058:	18ad883a 	add	r22,r3,r2
8110b05c:	00000a06 	br	8110b088 <_dtoa_r+0x880>
8110b060:	11074700 	call	81107470 <__muldf3>
8110b064:	000d883a 	mov	r6,zero
8110b068:	000f883a 	mov	r7,zero
8110b06c:	1009883a 	mov	r4,r2
8110b070:	180b883a 	mov	r5,r3
8110b074:	1025883a 	mov	r18,r2
8110b078:	1827883a 	mov	r19,r3
8110b07c:	b829883a 	mov	r20,r23
8110b080:	11134780 	call	81113478 <__eqdf2>
8110b084:	103f8a26 	beq	r2,zero,8110aeb0 <__reset+0xfb0eaeb0>
8110b088:	800d883a 	mov	r6,r16
8110b08c:	880f883a 	mov	r7,r17
8110b090:	9009883a 	mov	r4,r18
8110b094:	980b883a 	mov	r5,r19
8110b098:	1112b900 	call	81112b90 <__divdf3>
8110b09c:	180b883a 	mov	r5,r3
8110b0a0:	1009883a 	mov	r4,r2
8110b0a4:	1113fcc0 	call	81113fcc <__fixdfsi>
8110b0a8:	1009883a 	mov	r4,r2
8110b0ac:	102b883a 	mov	r21,r2
8110b0b0:	111404c0 	call	8111404c <__floatsidf>
8110b0b4:	800d883a 	mov	r6,r16
8110b0b8:	880f883a 	mov	r7,r17
8110b0bc:	1009883a 	mov	r4,r2
8110b0c0:	180b883a 	mov	r5,r3
8110b0c4:	11074700 	call	81107470 <__muldf3>
8110b0c8:	100d883a 	mov	r6,r2
8110b0cc:	180f883a 	mov	r7,r3
8110b0d0:	9009883a 	mov	r4,r18
8110b0d4:	980b883a 	mov	r5,r19
8110b0d8:	11136d00 	call	811136d0 <__subdf3>
8110b0dc:	aa000c04 	addi	r8,r21,48
8110b0e0:	a2000005 	stb	r8,0(r20)
8110b0e4:	000d883a 	mov	r6,zero
8110b0e8:	01d00934 	movhi	r7,16420
8110b0ec:	1009883a 	mov	r4,r2
8110b0f0:	180b883a 	mov	r5,r3
8110b0f4:	a5c00044 	addi	r23,r20,1
8110b0f8:	b53fd91e 	bne	r22,r20,8110b060 <__reset+0xfb0eb060>
8110b0fc:	100d883a 	mov	r6,r2
8110b100:	180f883a 	mov	r7,r3
8110b104:	1009883a 	mov	r4,r2
8110b108:	180b883a 	mov	r5,r3
8110b10c:	11122e40 	call	811122e4 <__adddf3>
8110b110:	100d883a 	mov	r6,r2
8110b114:	180f883a 	mov	r7,r3
8110b118:	8009883a 	mov	r4,r16
8110b11c:	880b883a 	mov	r5,r17
8110b120:	1027883a 	mov	r19,r2
8110b124:	1825883a 	mov	r18,r3
8110b128:	11135dc0 	call	811135dc <__ledf2>
8110b12c:	10000816 	blt	r2,zero,8110b150 <_dtoa_r+0x948>
8110b130:	980d883a 	mov	r6,r19
8110b134:	900f883a 	mov	r7,r18
8110b138:	8009883a 	mov	r4,r16
8110b13c:	880b883a 	mov	r5,r17
8110b140:	11134780 	call	81113478 <__eqdf2>
8110b144:	103f5a1e 	bne	r2,zero,8110aeb0 <__reset+0xfb0eaeb0>
8110b148:	ad40004c 	andi	r21,r21,1
8110b14c:	a83f5826 	beq	r21,zero,8110aeb0 <__reset+0xfb0eaeb0>
8110b150:	bd3fffc3 	ldbu	r20,-1(r23)
8110b154:	b8bfffc4 	addi	r2,r23,-1
8110b158:	1007883a 	mov	r3,r2
8110b15c:	01400e44 	movi	r5,57
8110b160:	d9800717 	ldw	r6,28(sp)
8110b164:	00000506 	br	8110b17c <_dtoa_r+0x974>
8110b168:	18ffffc4 	addi	r3,r3,-1
8110b16c:	11824726 	beq	r2,r6,8110ba8c <_dtoa_r+0x1284>
8110b170:	1d000003 	ldbu	r20,0(r3)
8110b174:	102f883a 	mov	r23,r2
8110b178:	10bfffc4 	addi	r2,r2,-1
8110b17c:	a1003fcc 	andi	r4,r20,255
8110b180:	2100201c 	xori	r4,r4,128
8110b184:	213fe004 	addi	r4,r4,-128
8110b188:	217ff726 	beq	r4,r5,8110b168 <__reset+0xfb0eb168>
8110b18c:	a2000044 	addi	r8,r20,1
8110b190:	12000005 	stb	r8,0(r2)
8110b194:	003f4606 	br	8110aeb0 <__reset+0xfb0eaeb0>
8110b198:	d9000b17 	ldw	r4,44(sp)
8110b19c:	2000c826 	beq	r4,zero,8110b4c0 <_dtoa_r+0xcb8>
8110b1a0:	d9800317 	ldw	r6,12(sp)
8110b1a4:	00c00044 	movi	r3,1
8110b1a8:	1980f90e 	bge	r3,r6,8110b590 <_dtoa_r+0xd88>
8110b1ac:	d8800617 	ldw	r2,24(sp)
8110b1b0:	d8c00a17 	ldw	r3,40(sp)
8110b1b4:	157fffc4 	addi	r21,r2,-1
8110b1b8:	1d41f316 	blt	r3,r21,8110b988 <_dtoa_r+0x1180>
8110b1bc:	1d6bc83a 	sub	r21,r3,r21
8110b1c0:	d9c00617 	ldw	r7,24(sp)
8110b1c4:	3802aa16 	blt	r7,zero,8110bc70 <_dtoa_r+0x1468>
8110b1c8:	dd000817 	ldw	r20,32(sp)
8110b1cc:	d8800617 	ldw	r2,24(sp)
8110b1d0:	d8c00817 	ldw	r3,32(sp)
8110b1d4:	01400044 	movi	r5,1
8110b1d8:	e009883a 	mov	r4,fp
8110b1dc:	1887883a 	add	r3,r3,r2
8110b1e0:	d8c00815 	stw	r3,32(sp)
8110b1e4:	b0ad883a 	add	r22,r22,r2
8110b1e8:	110e1680 	call	8110e168 <__i2b>
8110b1ec:	1023883a 	mov	r17,r2
8110b1f0:	a0000826 	beq	r20,zero,8110b214 <_dtoa_r+0xa0c>
8110b1f4:	0580070e 	bge	zero,r22,8110b214 <_dtoa_r+0xa0c>
8110b1f8:	a005883a 	mov	r2,r20
8110b1fc:	b500b916 	blt	r22,r20,8110b4e4 <_dtoa_r+0xcdc>
8110b200:	d9000817 	ldw	r4,32(sp)
8110b204:	a0a9c83a 	sub	r20,r20,r2
8110b208:	b0adc83a 	sub	r22,r22,r2
8110b20c:	2089c83a 	sub	r4,r4,r2
8110b210:	d9000815 	stw	r4,32(sp)
8110b214:	d9800a17 	ldw	r6,40(sp)
8110b218:	0181810e 	bge	zero,r6,8110b820 <_dtoa_r+0x1018>
8110b21c:	d9c00b17 	ldw	r7,44(sp)
8110b220:	3800b326 	beq	r7,zero,8110b4f0 <_dtoa_r+0xce8>
8110b224:	a800b226 	beq	r21,zero,8110b4f0 <_dtoa_r+0xce8>
8110b228:	880b883a 	mov	r5,r17
8110b22c:	a80d883a 	mov	r6,r21
8110b230:	e009883a 	mov	r4,fp
8110b234:	110e39c0 	call	8110e39c <__pow5mult>
8110b238:	d9800917 	ldw	r6,36(sp)
8110b23c:	100b883a 	mov	r5,r2
8110b240:	e009883a 	mov	r4,fp
8110b244:	1023883a 	mov	r17,r2
8110b248:	110e1a40 	call	8110e1a4 <__multiply>
8110b24c:	1021883a 	mov	r16,r2
8110b250:	d8800a17 	ldw	r2,40(sp)
8110b254:	d9400917 	ldw	r5,36(sp)
8110b258:	e009883a 	mov	r4,fp
8110b25c:	1545c83a 	sub	r2,r2,r21
8110b260:	d8800a15 	stw	r2,40(sp)
8110b264:	110de040 	call	8110de04 <_Bfree>
8110b268:	d8c00a17 	ldw	r3,40(sp)
8110b26c:	18009f1e 	bne	r3,zero,8110b4ec <_dtoa_r+0xce4>
8110b270:	05c00044 	movi	r23,1
8110b274:	e009883a 	mov	r4,fp
8110b278:	b80b883a 	mov	r5,r23
8110b27c:	110e1680 	call	8110e168 <__i2b>
8110b280:	d9000d17 	ldw	r4,52(sp)
8110b284:	102b883a 	mov	r21,r2
8110b288:	2000ce26 	beq	r4,zero,8110b5c4 <_dtoa_r+0xdbc>
8110b28c:	200d883a 	mov	r6,r4
8110b290:	100b883a 	mov	r5,r2
8110b294:	e009883a 	mov	r4,fp
8110b298:	110e39c0 	call	8110e39c <__pow5mult>
8110b29c:	d9800317 	ldw	r6,12(sp)
8110b2a0:	102b883a 	mov	r21,r2
8110b2a4:	b981810e 	bge	r23,r6,8110b8ac <_dtoa_r+0x10a4>
8110b2a8:	0027883a 	mov	r19,zero
8110b2ac:	a8800417 	ldw	r2,16(r21)
8110b2b0:	05c00804 	movi	r23,32
8110b2b4:	10800104 	addi	r2,r2,4
8110b2b8:	1085883a 	add	r2,r2,r2
8110b2bc:	1085883a 	add	r2,r2,r2
8110b2c0:	a885883a 	add	r2,r21,r2
8110b2c4:	11000017 	ldw	r4,0(r2)
8110b2c8:	110e0500 	call	8110e050 <__hi0bits>
8110b2cc:	b885c83a 	sub	r2,r23,r2
8110b2d0:	1585883a 	add	r2,r2,r22
8110b2d4:	108007cc 	andi	r2,r2,31
8110b2d8:	1000b326 	beq	r2,zero,8110b5a8 <_dtoa_r+0xda0>
8110b2dc:	00c00804 	movi	r3,32
8110b2e0:	1887c83a 	sub	r3,r3,r2
8110b2e4:	01000104 	movi	r4,4
8110b2e8:	20c2cd0e 	bge	r4,r3,8110be20 <_dtoa_r+0x1618>
8110b2ec:	00c00704 	movi	r3,28
8110b2f0:	1885c83a 	sub	r2,r3,r2
8110b2f4:	d8c00817 	ldw	r3,32(sp)
8110b2f8:	a0a9883a 	add	r20,r20,r2
8110b2fc:	b0ad883a 	add	r22,r22,r2
8110b300:	1887883a 	add	r3,r3,r2
8110b304:	d8c00815 	stw	r3,32(sp)
8110b308:	d9800817 	ldw	r6,32(sp)
8110b30c:	0180040e 	bge	zero,r6,8110b320 <_dtoa_r+0xb18>
8110b310:	800b883a 	mov	r5,r16
8110b314:	e009883a 	mov	r4,fp
8110b318:	110e4dc0 	call	8110e4dc <__lshift>
8110b31c:	1021883a 	mov	r16,r2
8110b320:	0580050e 	bge	zero,r22,8110b338 <_dtoa_r+0xb30>
8110b324:	a80b883a 	mov	r5,r21
8110b328:	b00d883a 	mov	r6,r22
8110b32c:	e009883a 	mov	r4,fp
8110b330:	110e4dc0 	call	8110e4dc <__lshift>
8110b334:	102b883a 	mov	r21,r2
8110b338:	d9c00e17 	ldw	r7,56(sp)
8110b33c:	3801211e 	bne	r7,zero,8110b7c4 <_dtoa_r+0xfbc>
8110b340:	d9800617 	ldw	r6,24(sp)
8110b344:	0181380e 	bge	zero,r6,8110b828 <_dtoa_r+0x1020>
8110b348:	d8c00b17 	ldw	r3,44(sp)
8110b34c:	1800ab1e 	bne	r3,zero,8110b5fc <_dtoa_r+0xdf4>
8110b350:	dc800717 	ldw	r18,28(sp)
8110b354:	dcc00617 	ldw	r19,24(sp)
8110b358:	9029883a 	mov	r20,r18
8110b35c:	00000206 	br	8110b368 <_dtoa_r+0xb60>
8110b360:	110de2c0 	call	8110de2c <__multadd>
8110b364:	1021883a 	mov	r16,r2
8110b368:	a80b883a 	mov	r5,r21
8110b36c:	8009883a 	mov	r4,r16
8110b370:	110a6080 	call	8110a608 <quorem>
8110b374:	10800c04 	addi	r2,r2,48
8110b378:	90800005 	stb	r2,0(r18)
8110b37c:	94800044 	addi	r18,r18,1
8110b380:	9507c83a 	sub	r3,r18,r20
8110b384:	000f883a 	mov	r7,zero
8110b388:	01800284 	movi	r6,10
8110b38c:	800b883a 	mov	r5,r16
8110b390:	e009883a 	mov	r4,fp
8110b394:	1cfff216 	blt	r3,r19,8110b360 <__reset+0xfb0eb360>
8110b398:	1011883a 	mov	r8,r2
8110b39c:	d8800617 	ldw	r2,24(sp)
8110b3a0:	0082370e 	bge	zero,r2,8110bc80 <_dtoa_r+0x1478>
8110b3a4:	d9000717 	ldw	r4,28(sp)
8110b3a8:	0025883a 	mov	r18,zero
8110b3ac:	20af883a 	add	r23,r4,r2
8110b3b0:	01800044 	movi	r6,1
8110b3b4:	800b883a 	mov	r5,r16
8110b3b8:	e009883a 	mov	r4,fp
8110b3bc:	da001715 	stw	r8,92(sp)
8110b3c0:	110e4dc0 	call	8110e4dc <__lshift>
8110b3c4:	a80b883a 	mov	r5,r21
8110b3c8:	1009883a 	mov	r4,r2
8110b3cc:	d8800915 	stw	r2,36(sp)
8110b3d0:	110e6240 	call	8110e624 <__mcmp>
8110b3d4:	da001717 	ldw	r8,92(sp)
8110b3d8:	0081800e 	bge	zero,r2,8110b9dc <_dtoa_r+0x11d4>
8110b3dc:	b93fffc3 	ldbu	r4,-1(r23)
8110b3e0:	b8bfffc4 	addi	r2,r23,-1
8110b3e4:	1007883a 	mov	r3,r2
8110b3e8:	01800e44 	movi	r6,57
8110b3ec:	d9c00717 	ldw	r7,28(sp)
8110b3f0:	00000506 	br	8110b408 <_dtoa_r+0xc00>
8110b3f4:	18ffffc4 	addi	r3,r3,-1
8110b3f8:	11c12326 	beq	r2,r7,8110b888 <_dtoa_r+0x1080>
8110b3fc:	19000003 	ldbu	r4,0(r3)
8110b400:	102f883a 	mov	r23,r2
8110b404:	10bfffc4 	addi	r2,r2,-1
8110b408:	21403fcc 	andi	r5,r4,255
8110b40c:	2940201c 	xori	r5,r5,128
8110b410:	297fe004 	addi	r5,r5,-128
8110b414:	29bff726 	beq	r5,r6,8110b3f4 <__reset+0xfb0eb3f4>
8110b418:	21000044 	addi	r4,r4,1
8110b41c:	11000005 	stb	r4,0(r2)
8110b420:	a80b883a 	mov	r5,r21
8110b424:	e009883a 	mov	r4,fp
8110b428:	110de040 	call	8110de04 <_Bfree>
8110b42c:	883ea026 	beq	r17,zero,8110aeb0 <__reset+0xfb0eaeb0>
8110b430:	90000426 	beq	r18,zero,8110b444 <_dtoa_r+0xc3c>
8110b434:	94400326 	beq	r18,r17,8110b444 <_dtoa_r+0xc3c>
8110b438:	900b883a 	mov	r5,r18
8110b43c:	e009883a 	mov	r4,fp
8110b440:	110de040 	call	8110de04 <_Bfree>
8110b444:	880b883a 	mov	r5,r17
8110b448:	e009883a 	mov	r4,fp
8110b44c:	110de040 	call	8110de04 <_Bfree>
8110b450:	003e9706 	br	8110aeb0 <__reset+0xfb0eaeb0>
8110b454:	01800044 	movi	r6,1
8110b458:	d9800e15 	stw	r6,56(sp)
8110b45c:	003d9606 	br	8110aab8 <__reset+0xfb0eaab8>
8110b460:	d8800817 	ldw	r2,32(sp)
8110b464:	d8c00517 	ldw	r3,20(sp)
8110b468:	d8000d15 	stw	zero,52(sp)
8110b46c:	10c5c83a 	sub	r2,r2,r3
8110b470:	00c9c83a 	sub	r4,zero,r3
8110b474:	d8800815 	stw	r2,32(sp)
8110b478:	d9000a15 	stw	r4,40(sp)
8110b47c:	003d9706 	br	8110aadc <__reset+0xfb0eaadc>
8110b480:	05adc83a 	sub	r22,zero,r22
8110b484:	dd800815 	stw	r22,32(sp)
8110b488:	002d883a 	mov	r22,zero
8110b48c:	003d8e06 	br	8110aac8 <__reset+0xfb0eaac8>
8110b490:	d9000517 	ldw	r4,20(sp)
8110b494:	111404c0 	call	8111404c <__floatsidf>
8110b498:	100d883a 	mov	r6,r2
8110b49c:	180f883a 	mov	r7,r3
8110b4a0:	a009883a 	mov	r4,r20
8110b4a4:	880b883a 	mov	r5,r17
8110b4a8:	11134780 	call	81113478 <__eqdf2>
8110b4ac:	103d7126 	beq	r2,zero,8110aa74 <__reset+0xfb0eaa74>
8110b4b0:	d9c00517 	ldw	r7,20(sp)
8110b4b4:	39ffffc4 	addi	r7,r7,-1
8110b4b8:	d9c00515 	stw	r7,20(sp)
8110b4bc:	003d6d06 	br	8110aa74 <__reset+0xfb0eaa74>
8110b4c0:	dd400a17 	ldw	r21,40(sp)
8110b4c4:	dd000817 	ldw	r20,32(sp)
8110b4c8:	0023883a 	mov	r17,zero
8110b4cc:	003f4806 	br	8110b1f0 <__reset+0xfb0eb1f0>
8110b4d0:	10e3c83a 	sub	r17,r2,r3
8110b4d4:	9448983a 	sll	r4,r18,r17
8110b4d8:	003d3206 	br	8110a9a4 <__reset+0xfb0ea9a4>
8110b4dc:	d8000e15 	stw	zero,56(sp)
8110b4e0:	003d7506 	br	8110aab8 <__reset+0xfb0eaab8>
8110b4e4:	b005883a 	mov	r2,r22
8110b4e8:	003f4506 	br	8110b200 <__reset+0xfb0eb200>
8110b4ec:	dc000915 	stw	r16,36(sp)
8110b4f0:	d9800a17 	ldw	r6,40(sp)
8110b4f4:	d9400917 	ldw	r5,36(sp)
8110b4f8:	e009883a 	mov	r4,fp
8110b4fc:	110e39c0 	call	8110e39c <__pow5mult>
8110b500:	1021883a 	mov	r16,r2
8110b504:	003f5a06 	br	8110b270 <__reset+0xfb0eb270>
8110b508:	01c00044 	movi	r7,1
8110b50c:	d9c00b15 	stw	r7,44(sp)
8110b510:	d8802217 	ldw	r2,136(sp)
8110b514:	0081280e 	bge	zero,r2,8110b9b8 <_dtoa_r+0x11b0>
8110b518:	100d883a 	mov	r6,r2
8110b51c:	1021883a 	mov	r16,r2
8110b520:	d8800c15 	stw	r2,48(sp)
8110b524:	d8800615 	stw	r2,24(sp)
8110b528:	003d8806 	br	8110ab4c <__reset+0xfb0eab4c>
8110b52c:	d8800617 	ldw	r2,24(sp)
8110b530:	00be9b16 	blt	zero,r2,8110afa0 <__reset+0xfb0eafa0>
8110b534:	10010f1e 	bne	r2,zero,8110b974 <_dtoa_r+0x116c>
8110b538:	880b883a 	mov	r5,r17
8110b53c:	000d883a 	mov	r6,zero
8110b540:	01d00534 	movhi	r7,16404
8110b544:	8009883a 	mov	r4,r16
8110b548:	11074700 	call	81107470 <__muldf3>
8110b54c:	900d883a 	mov	r6,r18
8110b550:	980f883a 	mov	r7,r19
8110b554:	1009883a 	mov	r4,r2
8110b558:	180b883a 	mov	r5,r3
8110b55c:	11135000 	call	81113500 <__gedf2>
8110b560:	002b883a 	mov	r21,zero
8110b564:	0023883a 	mov	r17,zero
8110b568:	1000bf16 	blt	r2,zero,8110b868 <_dtoa_r+0x1060>
8110b56c:	d9802217 	ldw	r6,136(sp)
8110b570:	ddc00717 	ldw	r23,28(sp)
8110b574:	018c303a 	nor	r6,zero,r6
8110b578:	d9800515 	stw	r6,20(sp)
8110b57c:	a80b883a 	mov	r5,r21
8110b580:	e009883a 	mov	r4,fp
8110b584:	110de040 	call	8110de04 <_Bfree>
8110b588:	883e4926 	beq	r17,zero,8110aeb0 <__reset+0xfb0eaeb0>
8110b58c:	003fad06 	br	8110b444 <__reset+0xfb0eb444>
8110b590:	d9c01117 	ldw	r7,68(sp)
8110b594:	3801bc26 	beq	r7,zero,8110bc88 <_dtoa_r+0x1480>
8110b598:	10810cc4 	addi	r2,r2,1075
8110b59c:	dd400a17 	ldw	r21,40(sp)
8110b5a0:	dd000817 	ldw	r20,32(sp)
8110b5a4:	003f0a06 	br	8110b1d0 <__reset+0xfb0eb1d0>
8110b5a8:	00800704 	movi	r2,28
8110b5ac:	d9000817 	ldw	r4,32(sp)
8110b5b0:	a0a9883a 	add	r20,r20,r2
8110b5b4:	b0ad883a 	add	r22,r22,r2
8110b5b8:	2089883a 	add	r4,r4,r2
8110b5bc:	d9000815 	stw	r4,32(sp)
8110b5c0:	003f5106 	br	8110b308 <__reset+0xfb0eb308>
8110b5c4:	d8c00317 	ldw	r3,12(sp)
8110b5c8:	b8c1fc0e 	bge	r23,r3,8110bdbc <_dtoa_r+0x15b4>
8110b5cc:	0027883a 	mov	r19,zero
8110b5d0:	b805883a 	mov	r2,r23
8110b5d4:	003f3e06 	br	8110b2d0 <__reset+0xfb0eb2d0>
8110b5d8:	880b883a 	mov	r5,r17
8110b5dc:	e009883a 	mov	r4,fp
8110b5e0:	000f883a 	mov	r7,zero
8110b5e4:	01800284 	movi	r6,10
8110b5e8:	110de2c0 	call	8110de2c <__multadd>
8110b5ec:	d9000c17 	ldw	r4,48(sp)
8110b5f0:	1023883a 	mov	r17,r2
8110b5f4:	0102040e 	bge	zero,r4,8110be08 <_dtoa_r+0x1600>
8110b5f8:	d9000615 	stw	r4,24(sp)
8110b5fc:	0500050e 	bge	zero,r20,8110b614 <_dtoa_r+0xe0c>
8110b600:	880b883a 	mov	r5,r17
8110b604:	a00d883a 	mov	r6,r20
8110b608:	e009883a 	mov	r4,fp
8110b60c:	110e4dc0 	call	8110e4dc <__lshift>
8110b610:	1023883a 	mov	r17,r2
8110b614:	9801241e 	bne	r19,zero,8110baa8 <_dtoa_r+0x12a0>
8110b618:	8829883a 	mov	r20,r17
8110b61c:	d9000617 	ldw	r4,24(sp)
8110b620:	dcc00717 	ldw	r19,28(sp)
8110b624:	9480004c 	andi	r18,r18,1
8110b628:	20bfffc4 	addi	r2,r4,-1
8110b62c:	9885883a 	add	r2,r19,r2
8110b630:	d8800415 	stw	r2,16(sp)
8110b634:	dc800615 	stw	r18,24(sp)
8110b638:	a80b883a 	mov	r5,r21
8110b63c:	8009883a 	mov	r4,r16
8110b640:	110a6080 	call	8110a608 <quorem>
8110b644:	880b883a 	mov	r5,r17
8110b648:	8009883a 	mov	r4,r16
8110b64c:	102f883a 	mov	r23,r2
8110b650:	110e6240 	call	8110e624 <__mcmp>
8110b654:	a80b883a 	mov	r5,r21
8110b658:	a00d883a 	mov	r6,r20
8110b65c:	e009883a 	mov	r4,fp
8110b660:	102d883a 	mov	r22,r2
8110b664:	110e6840 	call	8110e684 <__mdiff>
8110b668:	1007883a 	mov	r3,r2
8110b66c:	10800317 	ldw	r2,12(r2)
8110b670:	bc800c04 	addi	r18,r23,48
8110b674:	180b883a 	mov	r5,r3
8110b678:	10004e1e 	bne	r2,zero,8110b7b4 <_dtoa_r+0xfac>
8110b67c:	8009883a 	mov	r4,r16
8110b680:	d8c01615 	stw	r3,88(sp)
8110b684:	110e6240 	call	8110e624 <__mcmp>
8110b688:	d8c01617 	ldw	r3,88(sp)
8110b68c:	e009883a 	mov	r4,fp
8110b690:	d8801615 	stw	r2,88(sp)
8110b694:	180b883a 	mov	r5,r3
8110b698:	110de040 	call	8110de04 <_Bfree>
8110b69c:	d8801617 	ldw	r2,88(sp)
8110b6a0:	1000041e 	bne	r2,zero,8110b6b4 <_dtoa_r+0xeac>
8110b6a4:	d9800317 	ldw	r6,12(sp)
8110b6a8:	3000021e 	bne	r6,zero,8110b6b4 <_dtoa_r+0xeac>
8110b6ac:	d8c00617 	ldw	r3,24(sp)
8110b6b0:	18003726 	beq	r3,zero,8110b790 <_dtoa_r+0xf88>
8110b6b4:	b0002016 	blt	r22,zero,8110b738 <_dtoa_r+0xf30>
8110b6b8:	b000041e 	bne	r22,zero,8110b6cc <_dtoa_r+0xec4>
8110b6bc:	d9000317 	ldw	r4,12(sp)
8110b6c0:	2000021e 	bne	r4,zero,8110b6cc <_dtoa_r+0xec4>
8110b6c4:	d8c00617 	ldw	r3,24(sp)
8110b6c8:	18001b26 	beq	r3,zero,8110b738 <_dtoa_r+0xf30>
8110b6cc:	00810716 	blt	zero,r2,8110baec <_dtoa_r+0x12e4>
8110b6d0:	d8c00417 	ldw	r3,16(sp)
8110b6d4:	9d800044 	addi	r22,r19,1
8110b6d8:	9c800005 	stb	r18,0(r19)
8110b6dc:	b02f883a 	mov	r23,r22
8110b6e0:	98c10626 	beq	r19,r3,8110bafc <_dtoa_r+0x12f4>
8110b6e4:	800b883a 	mov	r5,r16
8110b6e8:	000f883a 	mov	r7,zero
8110b6ec:	01800284 	movi	r6,10
8110b6f0:	e009883a 	mov	r4,fp
8110b6f4:	110de2c0 	call	8110de2c <__multadd>
8110b6f8:	1021883a 	mov	r16,r2
8110b6fc:	000f883a 	mov	r7,zero
8110b700:	01800284 	movi	r6,10
8110b704:	880b883a 	mov	r5,r17
8110b708:	e009883a 	mov	r4,fp
8110b70c:	8d002526 	beq	r17,r20,8110b7a4 <_dtoa_r+0xf9c>
8110b710:	110de2c0 	call	8110de2c <__multadd>
8110b714:	a00b883a 	mov	r5,r20
8110b718:	000f883a 	mov	r7,zero
8110b71c:	01800284 	movi	r6,10
8110b720:	e009883a 	mov	r4,fp
8110b724:	1023883a 	mov	r17,r2
8110b728:	110de2c0 	call	8110de2c <__multadd>
8110b72c:	1029883a 	mov	r20,r2
8110b730:	b027883a 	mov	r19,r22
8110b734:	003fc006 	br	8110b638 <__reset+0xfb0eb638>
8110b738:	9011883a 	mov	r8,r18
8110b73c:	00800e0e 	bge	zero,r2,8110b778 <_dtoa_r+0xf70>
8110b740:	800b883a 	mov	r5,r16
8110b744:	01800044 	movi	r6,1
8110b748:	e009883a 	mov	r4,fp
8110b74c:	da001715 	stw	r8,92(sp)
8110b750:	110e4dc0 	call	8110e4dc <__lshift>
8110b754:	a80b883a 	mov	r5,r21
8110b758:	1009883a 	mov	r4,r2
8110b75c:	1021883a 	mov	r16,r2
8110b760:	110e6240 	call	8110e624 <__mcmp>
8110b764:	da001717 	ldw	r8,92(sp)
8110b768:	0081960e 	bge	zero,r2,8110bdc4 <_dtoa_r+0x15bc>
8110b76c:	00800e44 	movi	r2,57
8110b770:	40817026 	beq	r8,r2,8110bd34 <_dtoa_r+0x152c>
8110b774:	ba000c44 	addi	r8,r23,49
8110b778:	8825883a 	mov	r18,r17
8110b77c:	9dc00044 	addi	r23,r19,1
8110b780:	9a000005 	stb	r8,0(r19)
8110b784:	a023883a 	mov	r17,r20
8110b788:	dc000915 	stw	r16,36(sp)
8110b78c:	003f2406 	br	8110b420 <__reset+0xfb0eb420>
8110b790:	00800e44 	movi	r2,57
8110b794:	9011883a 	mov	r8,r18
8110b798:	90816626 	beq	r18,r2,8110bd34 <_dtoa_r+0x152c>
8110b79c:	05bff516 	blt	zero,r22,8110b774 <__reset+0xfb0eb774>
8110b7a0:	003ff506 	br	8110b778 <__reset+0xfb0eb778>
8110b7a4:	110de2c0 	call	8110de2c <__multadd>
8110b7a8:	1023883a 	mov	r17,r2
8110b7ac:	1029883a 	mov	r20,r2
8110b7b0:	003fdf06 	br	8110b730 <__reset+0xfb0eb730>
8110b7b4:	e009883a 	mov	r4,fp
8110b7b8:	110de040 	call	8110de04 <_Bfree>
8110b7bc:	00800044 	movi	r2,1
8110b7c0:	003fbc06 	br	8110b6b4 <__reset+0xfb0eb6b4>
8110b7c4:	a80b883a 	mov	r5,r21
8110b7c8:	8009883a 	mov	r4,r16
8110b7cc:	110e6240 	call	8110e624 <__mcmp>
8110b7d0:	103edb0e 	bge	r2,zero,8110b340 <__reset+0xfb0eb340>
8110b7d4:	800b883a 	mov	r5,r16
8110b7d8:	000f883a 	mov	r7,zero
8110b7dc:	01800284 	movi	r6,10
8110b7e0:	e009883a 	mov	r4,fp
8110b7e4:	110de2c0 	call	8110de2c <__multadd>
8110b7e8:	1021883a 	mov	r16,r2
8110b7ec:	d8800517 	ldw	r2,20(sp)
8110b7f0:	d8c00b17 	ldw	r3,44(sp)
8110b7f4:	10bfffc4 	addi	r2,r2,-1
8110b7f8:	d8800515 	stw	r2,20(sp)
8110b7fc:	183f761e 	bne	r3,zero,8110b5d8 <__reset+0xfb0eb5d8>
8110b800:	d9000c17 	ldw	r4,48(sp)
8110b804:	0101730e 	bge	zero,r4,8110bdd4 <_dtoa_r+0x15cc>
8110b808:	d9000615 	stw	r4,24(sp)
8110b80c:	003ed006 	br	8110b350 <__reset+0xfb0eb350>
8110b810:	00800084 	movi	r2,2
8110b814:	3081861e 	bne	r6,r2,8110be30 <_dtoa_r+0x1628>
8110b818:	d8000b15 	stw	zero,44(sp)
8110b81c:	003f3c06 	br	8110b510 <__reset+0xfb0eb510>
8110b820:	dc000917 	ldw	r16,36(sp)
8110b824:	003e9206 	br	8110b270 <__reset+0xfb0eb270>
8110b828:	d9c00317 	ldw	r7,12(sp)
8110b82c:	00800084 	movi	r2,2
8110b830:	11fec50e 	bge	r2,r7,8110b348 <__reset+0xfb0eb348>
8110b834:	d9000617 	ldw	r4,24(sp)
8110b838:	20013c1e 	bne	r4,zero,8110bd2c <_dtoa_r+0x1524>
8110b83c:	a80b883a 	mov	r5,r21
8110b840:	000f883a 	mov	r7,zero
8110b844:	01800144 	movi	r6,5
8110b848:	e009883a 	mov	r4,fp
8110b84c:	110de2c0 	call	8110de2c <__multadd>
8110b850:	100b883a 	mov	r5,r2
8110b854:	8009883a 	mov	r4,r16
8110b858:	102b883a 	mov	r21,r2
8110b85c:	110e6240 	call	8110e624 <__mcmp>
8110b860:	dc000915 	stw	r16,36(sp)
8110b864:	00bf410e 	bge	zero,r2,8110b56c <__reset+0xfb0eb56c>
8110b868:	d9c00717 	ldw	r7,28(sp)
8110b86c:	00800c44 	movi	r2,49
8110b870:	38800005 	stb	r2,0(r7)
8110b874:	d8800517 	ldw	r2,20(sp)
8110b878:	3dc00044 	addi	r23,r7,1
8110b87c:	10800044 	addi	r2,r2,1
8110b880:	d8800515 	stw	r2,20(sp)
8110b884:	003f3d06 	br	8110b57c <__reset+0xfb0eb57c>
8110b888:	d9800517 	ldw	r6,20(sp)
8110b88c:	d9c00717 	ldw	r7,28(sp)
8110b890:	00800c44 	movi	r2,49
8110b894:	31800044 	addi	r6,r6,1
8110b898:	d9800515 	stw	r6,20(sp)
8110b89c:	38800005 	stb	r2,0(r7)
8110b8a0:	003edf06 	br	8110b420 <__reset+0xfb0eb420>
8110b8a4:	d8000b15 	stw	zero,44(sp)
8110b8a8:	003c9f06 	br	8110ab28 <__reset+0xfb0eab28>
8110b8ac:	903e7e1e 	bne	r18,zero,8110b2a8 <__reset+0xfb0eb2a8>
8110b8b0:	00800434 	movhi	r2,16
8110b8b4:	10bfffc4 	addi	r2,r2,-1
8110b8b8:	9884703a 	and	r2,r19,r2
8110b8bc:	1000ea1e 	bne	r2,zero,8110bc68 <_dtoa_r+0x1460>
8110b8c0:	9cdffc2c 	andhi	r19,r19,32752
8110b8c4:	9800e826 	beq	r19,zero,8110bc68 <_dtoa_r+0x1460>
8110b8c8:	d9c00817 	ldw	r7,32(sp)
8110b8cc:	b5800044 	addi	r22,r22,1
8110b8d0:	04c00044 	movi	r19,1
8110b8d4:	39c00044 	addi	r7,r7,1
8110b8d8:	d9c00815 	stw	r7,32(sp)
8110b8dc:	d8800d17 	ldw	r2,52(sp)
8110b8e0:	103e721e 	bne	r2,zero,8110b2ac <__reset+0xfb0eb2ac>
8110b8e4:	00800044 	movi	r2,1
8110b8e8:	003e7906 	br	8110b2d0 <__reset+0xfb0eb2d0>
8110b8ec:	8009883a 	mov	r4,r16
8110b8f0:	111404c0 	call	8111404c <__floatsidf>
8110b8f4:	d9800f17 	ldw	r6,60(sp)
8110b8f8:	d9c01017 	ldw	r7,64(sp)
8110b8fc:	1009883a 	mov	r4,r2
8110b900:	180b883a 	mov	r5,r3
8110b904:	11074700 	call	81107470 <__muldf3>
8110b908:	000d883a 	mov	r6,zero
8110b90c:	01d00734 	movhi	r7,16412
8110b910:	1009883a 	mov	r4,r2
8110b914:	180b883a 	mov	r5,r3
8110b918:	11122e40 	call	811122e4 <__adddf3>
8110b91c:	047f3034 	movhi	r17,64704
8110b920:	1021883a 	mov	r16,r2
8110b924:	1c63883a 	add	r17,r3,r17
8110b928:	d9000f17 	ldw	r4,60(sp)
8110b92c:	d9401017 	ldw	r5,64(sp)
8110b930:	000d883a 	mov	r6,zero
8110b934:	01d00534 	movhi	r7,16404
8110b938:	11136d00 	call	811136d0 <__subdf3>
8110b93c:	800d883a 	mov	r6,r16
8110b940:	880f883a 	mov	r7,r17
8110b944:	1009883a 	mov	r4,r2
8110b948:	180b883a 	mov	r5,r3
8110b94c:	102b883a 	mov	r21,r2
8110b950:	1829883a 	mov	r20,r3
8110b954:	11135000 	call	81113500 <__gedf2>
8110b958:	00806c16 	blt	zero,r2,8110bb0c <_dtoa_r+0x1304>
8110b95c:	89e0003c 	xorhi	r7,r17,32768
8110b960:	800d883a 	mov	r6,r16
8110b964:	a809883a 	mov	r4,r21
8110b968:	a00b883a 	mov	r5,r20
8110b96c:	11135dc0 	call	811135dc <__ledf2>
8110b970:	103d7e0e 	bge	r2,zero,8110af6c <__reset+0xfb0eaf6c>
8110b974:	002b883a 	mov	r21,zero
8110b978:	0023883a 	mov	r17,zero
8110b97c:	003efb06 	br	8110b56c <__reset+0xfb0eb56c>
8110b980:	d8800717 	ldw	r2,28(sp)
8110b984:	003bd006 	br	8110a8c8 <__reset+0xfb0ea8c8>
8110b988:	d9000a17 	ldw	r4,40(sp)
8110b98c:	d9800d17 	ldw	r6,52(sp)
8110b990:	dd400a15 	stw	r21,40(sp)
8110b994:	a905c83a 	sub	r2,r21,r4
8110b998:	308d883a 	add	r6,r6,r2
8110b99c:	d9800d15 	stw	r6,52(sp)
8110b9a0:	002b883a 	mov	r21,zero
8110b9a4:	003e0606 	br	8110b1c0 <__reset+0xfb0eb1c0>
8110b9a8:	9023883a 	mov	r17,r18
8110b9ac:	9829883a 	mov	r20,r19
8110b9b0:	04000084 	movi	r16,2
8110b9b4:	003c9206 	br	8110ac00 <__reset+0xfb0eac00>
8110b9b8:	04000044 	movi	r16,1
8110b9bc:	dc000c15 	stw	r16,48(sp)
8110b9c0:	dc000615 	stw	r16,24(sp)
8110b9c4:	dc002215 	stw	r16,136(sp)
8110b9c8:	e0001115 	stw	zero,68(fp)
8110b9cc:	000b883a 	mov	r5,zero
8110b9d0:	003c6906 	br	8110ab78 <__reset+0xfb0eab78>
8110b9d4:	3021883a 	mov	r16,r6
8110b9d8:	003ffb06 	br	8110b9c8 <__reset+0xfb0eb9c8>
8110b9dc:	1000021e 	bne	r2,zero,8110b9e8 <_dtoa_r+0x11e0>
8110b9e0:	4200004c 	andi	r8,r8,1
8110b9e4:	403e7d1e 	bne	r8,zero,8110b3dc <__reset+0xfb0eb3dc>
8110b9e8:	01000c04 	movi	r4,48
8110b9ec:	00000106 	br	8110b9f4 <_dtoa_r+0x11ec>
8110b9f0:	102f883a 	mov	r23,r2
8110b9f4:	b8bfffc4 	addi	r2,r23,-1
8110b9f8:	10c00007 	ldb	r3,0(r2)
8110b9fc:	193ffc26 	beq	r3,r4,8110b9f0 <__reset+0xfb0eb9f0>
8110ba00:	003e8706 	br	8110b420 <__reset+0xfb0eb420>
8110ba04:	d8800517 	ldw	r2,20(sp)
8110ba08:	00a3c83a 	sub	r17,zero,r2
8110ba0c:	8800a426 	beq	r17,zero,8110bca0 <_dtoa_r+0x1498>
8110ba10:	888003cc 	andi	r2,r17,15
8110ba14:	100490fa 	slli	r2,r2,3
8110ba18:	00e044b4 	movhi	r3,33042
8110ba1c:	18eaf204 	addi	r3,r3,-21560
8110ba20:	1885883a 	add	r2,r3,r2
8110ba24:	11800017 	ldw	r6,0(r2)
8110ba28:	11c00117 	ldw	r7,4(r2)
8110ba2c:	9009883a 	mov	r4,r18
8110ba30:	980b883a 	mov	r5,r19
8110ba34:	8823d13a 	srai	r17,r17,4
8110ba38:	11074700 	call	81107470 <__muldf3>
8110ba3c:	d8800f15 	stw	r2,60(sp)
8110ba40:	d8c01015 	stw	r3,64(sp)
8110ba44:	8800e826 	beq	r17,zero,8110bde8 <_dtoa_r+0x15e0>
8110ba48:	052044b4 	movhi	r20,33042
8110ba4c:	a52ae804 	addi	r20,r20,-21600
8110ba50:	04000084 	movi	r16,2
8110ba54:	8980004c 	andi	r6,r17,1
8110ba58:	1009883a 	mov	r4,r2
8110ba5c:	8823d07a 	srai	r17,r17,1
8110ba60:	180b883a 	mov	r5,r3
8110ba64:	30000426 	beq	r6,zero,8110ba78 <_dtoa_r+0x1270>
8110ba68:	a1800017 	ldw	r6,0(r20)
8110ba6c:	a1c00117 	ldw	r7,4(r20)
8110ba70:	84000044 	addi	r16,r16,1
8110ba74:	11074700 	call	81107470 <__muldf3>
8110ba78:	a5000204 	addi	r20,r20,8
8110ba7c:	883ff51e 	bne	r17,zero,8110ba54 <__reset+0xfb0eba54>
8110ba80:	d8800f15 	stw	r2,60(sp)
8110ba84:	d8c01015 	stw	r3,64(sp)
8110ba88:	003c7606 	br	8110ac64 <__reset+0xfb0eac64>
8110ba8c:	00c00c04 	movi	r3,48
8110ba90:	10c00005 	stb	r3,0(r2)
8110ba94:	d8c00517 	ldw	r3,20(sp)
8110ba98:	bd3fffc3 	ldbu	r20,-1(r23)
8110ba9c:	18c00044 	addi	r3,r3,1
8110baa0:	d8c00515 	stw	r3,20(sp)
8110baa4:	003db906 	br	8110b18c <__reset+0xfb0eb18c>
8110baa8:	89400117 	ldw	r5,4(r17)
8110baac:	e009883a 	mov	r4,fp
8110bab0:	110dd5c0 	call	8110dd5c <_Balloc>
8110bab4:	89800417 	ldw	r6,16(r17)
8110bab8:	89400304 	addi	r5,r17,12
8110babc:	11000304 	addi	r4,r2,12
8110bac0:	31800084 	addi	r6,r6,2
8110bac4:	318d883a 	add	r6,r6,r6
8110bac8:	318d883a 	add	r6,r6,r6
8110bacc:	1027883a 	mov	r19,r2
8110bad0:	1107ea40 	call	81107ea4 <memcpy>
8110bad4:	01800044 	movi	r6,1
8110bad8:	980b883a 	mov	r5,r19
8110badc:	e009883a 	mov	r4,fp
8110bae0:	110e4dc0 	call	8110e4dc <__lshift>
8110bae4:	1029883a 	mov	r20,r2
8110bae8:	003ecc06 	br	8110b61c <__reset+0xfb0eb61c>
8110baec:	00800e44 	movi	r2,57
8110baf0:	90809026 	beq	r18,r2,8110bd34 <_dtoa_r+0x152c>
8110baf4:	92000044 	addi	r8,r18,1
8110baf8:	003f1f06 	br	8110b778 <__reset+0xfb0eb778>
8110bafc:	9011883a 	mov	r8,r18
8110bb00:	8825883a 	mov	r18,r17
8110bb04:	a023883a 	mov	r17,r20
8110bb08:	003e2906 	br	8110b3b0 <__reset+0xfb0eb3b0>
8110bb0c:	002b883a 	mov	r21,zero
8110bb10:	0023883a 	mov	r17,zero
8110bb14:	003f5406 	br	8110b868 <__reset+0xfb0eb868>
8110bb18:	61bfffc4 	addi	r6,r12,-1
8110bb1c:	300490fa 	slli	r2,r6,3
8110bb20:	00e044b4 	movhi	r3,33042
8110bb24:	18eaf204 	addi	r3,r3,-21560
8110bb28:	1885883a 	add	r2,r3,r2
8110bb2c:	11000017 	ldw	r4,0(r2)
8110bb30:	11400117 	ldw	r5,4(r2)
8110bb34:	d8800717 	ldw	r2,28(sp)
8110bb38:	880f883a 	mov	r7,r17
8110bb3c:	d9801215 	stw	r6,72(sp)
8110bb40:	800d883a 	mov	r6,r16
8110bb44:	db001615 	stw	r12,88(sp)
8110bb48:	15c00044 	addi	r23,r2,1
8110bb4c:	11074700 	call	81107470 <__muldf3>
8110bb50:	d9401017 	ldw	r5,64(sp)
8110bb54:	d9000f17 	ldw	r4,60(sp)
8110bb58:	d8c01515 	stw	r3,84(sp)
8110bb5c:	d8801415 	stw	r2,80(sp)
8110bb60:	1113fcc0 	call	81113fcc <__fixdfsi>
8110bb64:	1009883a 	mov	r4,r2
8110bb68:	1021883a 	mov	r16,r2
8110bb6c:	111404c0 	call	8111404c <__floatsidf>
8110bb70:	d9000f17 	ldw	r4,60(sp)
8110bb74:	d9401017 	ldw	r5,64(sp)
8110bb78:	100d883a 	mov	r6,r2
8110bb7c:	180f883a 	mov	r7,r3
8110bb80:	11136d00 	call	811136d0 <__subdf3>
8110bb84:	1829883a 	mov	r20,r3
8110bb88:	d8c00717 	ldw	r3,28(sp)
8110bb8c:	84000c04 	addi	r16,r16,48
8110bb90:	1023883a 	mov	r17,r2
8110bb94:	1c000005 	stb	r16,0(r3)
8110bb98:	db001617 	ldw	r12,88(sp)
8110bb9c:	00800044 	movi	r2,1
8110bba0:	60802226 	beq	r12,r2,8110bc2c <_dtoa_r+0x1424>
8110bba4:	d9c00717 	ldw	r7,28(sp)
8110bba8:	8805883a 	mov	r2,r17
8110bbac:	b82b883a 	mov	r21,r23
8110bbb0:	3b19883a 	add	r12,r7,r12
8110bbb4:	6023883a 	mov	r17,r12
8110bbb8:	a007883a 	mov	r3,r20
8110bbbc:	dc800f15 	stw	r18,60(sp)
8110bbc0:	000d883a 	mov	r6,zero
8110bbc4:	01d00934 	movhi	r7,16420
8110bbc8:	1009883a 	mov	r4,r2
8110bbcc:	180b883a 	mov	r5,r3
8110bbd0:	11074700 	call	81107470 <__muldf3>
8110bbd4:	180b883a 	mov	r5,r3
8110bbd8:	1009883a 	mov	r4,r2
8110bbdc:	1829883a 	mov	r20,r3
8110bbe0:	1025883a 	mov	r18,r2
8110bbe4:	1113fcc0 	call	81113fcc <__fixdfsi>
8110bbe8:	1009883a 	mov	r4,r2
8110bbec:	1021883a 	mov	r16,r2
8110bbf0:	111404c0 	call	8111404c <__floatsidf>
8110bbf4:	100d883a 	mov	r6,r2
8110bbf8:	180f883a 	mov	r7,r3
8110bbfc:	9009883a 	mov	r4,r18
8110bc00:	a00b883a 	mov	r5,r20
8110bc04:	84000c04 	addi	r16,r16,48
8110bc08:	11136d00 	call	811136d0 <__subdf3>
8110bc0c:	ad400044 	addi	r21,r21,1
8110bc10:	ac3fffc5 	stb	r16,-1(r21)
8110bc14:	ac7fea1e 	bne	r21,r17,8110bbc0 <__reset+0xfb0ebbc0>
8110bc18:	1023883a 	mov	r17,r2
8110bc1c:	d8801217 	ldw	r2,72(sp)
8110bc20:	dc800f17 	ldw	r18,60(sp)
8110bc24:	1829883a 	mov	r20,r3
8110bc28:	b8af883a 	add	r23,r23,r2
8110bc2c:	d9001417 	ldw	r4,80(sp)
8110bc30:	d9401517 	ldw	r5,84(sp)
8110bc34:	000d883a 	mov	r6,zero
8110bc38:	01cff834 	movhi	r7,16352
8110bc3c:	11122e40 	call	811122e4 <__adddf3>
8110bc40:	880d883a 	mov	r6,r17
8110bc44:	a00f883a 	mov	r7,r20
8110bc48:	1009883a 	mov	r4,r2
8110bc4c:	180b883a 	mov	r5,r3
8110bc50:	11135dc0 	call	811135dc <__ledf2>
8110bc54:	10003e0e 	bge	r2,zero,8110bd50 <_dtoa_r+0x1548>
8110bc58:	d9001317 	ldw	r4,76(sp)
8110bc5c:	bd3fffc3 	ldbu	r20,-1(r23)
8110bc60:	d9000515 	stw	r4,20(sp)
8110bc64:	003d3b06 	br	8110b154 <__reset+0xfb0eb154>
8110bc68:	0027883a 	mov	r19,zero
8110bc6c:	003f1b06 	br	8110b8dc <__reset+0xfb0eb8dc>
8110bc70:	d8800817 	ldw	r2,32(sp)
8110bc74:	11e9c83a 	sub	r20,r2,r7
8110bc78:	0005883a 	mov	r2,zero
8110bc7c:	003d5406 	br	8110b1d0 <__reset+0xfb0eb1d0>
8110bc80:	00800044 	movi	r2,1
8110bc84:	003dc706 	br	8110b3a4 <__reset+0xfb0eb3a4>
8110bc88:	d8c00217 	ldw	r3,8(sp)
8110bc8c:	00800d84 	movi	r2,54
8110bc90:	dd400a17 	ldw	r21,40(sp)
8110bc94:	10c5c83a 	sub	r2,r2,r3
8110bc98:	dd000817 	ldw	r20,32(sp)
8110bc9c:	003d4c06 	br	8110b1d0 <__reset+0xfb0eb1d0>
8110bca0:	dc800f15 	stw	r18,60(sp)
8110bca4:	dcc01015 	stw	r19,64(sp)
8110bca8:	04000084 	movi	r16,2
8110bcac:	003bed06 	br	8110ac64 <__reset+0xfb0eac64>
8110bcb0:	d9000617 	ldw	r4,24(sp)
8110bcb4:	203f0d26 	beq	r4,zero,8110b8ec <__reset+0xfb0eb8ec>
8110bcb8:	d9800c17 	ldw	r6,48(sp)
8110bcbc:	01bcab0e 	bge	zero,r6,8110af6c <__reset+0xfb0eaf6c>
8110bcc0:	d9401017 	ldw	r5,64(sp)
8110bcc4:	d9000f17 	ldw	r4,60(sp)
8110bcc8:	000d883a 	mov	r6,zero
8110bccc:	01d00934 	movhi	r7,16420
8110bcd0:	11074700 	call	81107470 <__muldf3>
8110bcd4:	81000044 	addi	r4,r16,1
8110bcd8:	d8800f15 	stw	r2,60(sp)
8110bcdc:	d8c01015 	stw	r3,64(sp)
8110bce0:	111404c0 	call	8111404c <__floatsidf>
8110bce4:	d9800f17 	ldw	r6,60(sp)
8110bce8:	d9c01017 	ldw	r7,64(sp)
8110bcec:	1009883a 	mov	r4,r2
8110bcf0:	180b883a 	mov	r5,r3
8110bcf4:	11074700 	call	81107470 <__muldf3>
8110bcf8:	01d00734 	movhi	r7,16412
8110bcfc:	000d883a 	mov	r6,zero
8110bd00:	1009883a 	mov	r4,r2
8110bd04:	180b883a 	mov	r5,r3
8110bd08:	11122e40 	call	811122e4 <__adddf3>
8110bd0c:	d9c00517 	ldw	r7,20(sp)
8110bd10:	047f3034 	movhi	r17,64704
8110bd14:	1021883a 	mov	r16,r2
8110bd18:	39ffffc4 	addi	r7,r7,-1
8110bd1c:	d9c01315 	stw	r7,76(sp)
8110bd20:	1c63883a 	add	r17,r3,r17
8110bd24:	db000c17 	ldw	r12,48(sp)
8110bd28:	003bea06 	br	8110acd4 <__reset+0xfb0eacd4>
8110bd2c:	dc000915 	stw	r16,36(sp)
8110bd30:	003e0e06 	br	8110b56c <__reset+0xfb0eb56c>
8110bd34:	01000e44 	movi	r4,57
8110bd38:	8825883a 	mov	r18,r17
8110bd3c:	9dc00044 	addi	r23,r19,1
8110bd40:	99000005 	stb	r4,0(r19)
8110bd44:	a023883a 	mov	r17,r20
8110bd48:	dc000915 	stw	r16,36(sp)
8110bd4c:	003da406 	br	8110b3e0 <__reset+0xfb0eb3e0>
8110bd50:	d9801417 	ldw	r6,80(sp)
8110bd54:	d9c01517 	ldw	r7,84(sp)
8110bd58:	0009883a 	mov	r4,zero
8110bd5c:	014ff834 	movhi	r5,16352
8110bd60:	11136d00 	call	811136d0 <__subdf3>
8110bd64:	880d883a 	mov	r6,r17
8110bd68:	a00f883a 	mov	r7,r20
8110bd6c:	1009883a 	mov	r4,r2
8110bd70:	180b883a 	mov	r5,r3
8110bd74:	11135000 	call	81113500 <__gedf2>
8110bd78:	00bc7c0e 	bge	zero,r2,8110af6c <__reset+0xfb0eaf6c>
8110bd7c:	01000c04 	movi	r4,48
8110bd80:	00000106 	br	8110bd88 <_dtoa_r+0x1580>
8110bd84:	102f883a 	mov	r23,r2
8110bd88:	b8bfffc4 	addi	r2,r23,-1
8110bd8c:	10c00007 	ldb	r3,0(r2)
8110bd90:	193ffc26 	beq	r3,r4,8110bd84 <__reset+0xfb0ebd84>
8110bd94:	d9801317 	ldw	r6,76(sp)
8110bd98:	d9800515 	stw	r6,20(sp)
8110bd9c:	003c4406 	br	8110aeb0 <__reset+0xfb0eaeb0>
8110bda0:	d9801317 	ldw	r6,76(sp)
8110bda4:	d9800515 	stw	r6,20(sp)
8110bda8:	003cea06 	br	8110b154 <__reset+0xfb0eb154>
8110bdac:	dd800f17 	ldw	r22,60(sp)
8110bdb0:	dcc01017 	ldw	r19,64(sp)
8110bdb4:	dc801217 	ldw	r18,72(sp)
8110bdb8:	003c6c06 	br	8110af6c <__reset+0xfb0eaf6c>
8110bdbc:	903e031e 	bne	r18,zero,8110b5cc <__reset+0xfb0eb5cc>
8110bdc0:	003ebb06 	br	8110b8b0 <__reset+0xfb0eb8b0>
8110bdc4:	103e6c1e 	bne	r2,zero,8110b778 <__reset+0xfb0eb778>
8110bdc8:	4080004c 	andi	r2,r8,1
8110bdcc:	103e6a26 	beq	r2,zero,8110b778 <__reset+0xfb0eb778>
8110bdd0:	003e6606 	br	8110b76c <__reset+0xfb0eb76c>
8110bdd4:	d8c00317 	ldw	r3,12(sp)
8110bdd8:	00800084 	movi	r2,2
8110bddc:	10c02916 	blt	r2,r3,8110be84 <_dtoa_r+0x167c>
8110bde0:	d9000c17 	ldw	r4,48(sp)
8110bde4:	003e8806 	br	8110b808 <__reset+0xfb0eb808>
8110bde8:	04000084 	movi	r16,2
8110bdec:	003b9d06 	br	8110ac64 <__reset+0xfb0eac64>
8110bdf0:	d9001317 	ldw	r4,76(sp)
8110bdf4:	d9000515 	stw	r4,20(sp)
8110bdf8:	003cd606 	br	8110b154 <__reset+0xfb0eb154>
8110bdfc:	d8801317 	ldw	r2,76(sp)
8110be00:	d8800515 	stw	r2,20(sp)
8110be04:	003c2a06 	br	8110aeb0 <__reset+0xfb0eaeb0>
8110be08:	d9800317 	ldw	r6,12(sp)
8110be0c:	00800084 	movi	r2,2
8110be10:	11801516 	blt	r2,r6,8110be68 <_dtoa_r+0x1660>
8110be14:	d9c00c17 	ldw	r7,48(sp)
8110be18:	d9c00615 	stw	r7,24(sp)
8110be1c:	003df706 	br	8110b5fc <__reset+0xfb0eb5fc>
8110be20:	193d3926 	beq	r3,r4,8110b308 <__reset+0xfb0eb308>
8110be24:	00c00f04 	movi	r3,60
8110be28:	1885c83a 	sub	r2,r3,r2
8110be2c:	003ddf06 	br	8110b5ac <__reset+0xfb0eb5ac>
8110be30:	e009883a 	mov	r4,fp
8110be34:	e0001115 	stw	zero,68(fp)
8110be38:	000b883a 	mov	r5,zero
8110be3c:	110dd5c0 	call	8110dd5c <_Balloc>
8110be40:	d8800715 	stw	r2,28(sp)
8110be44:	d8c00717 	ldw	r3,28(sp)
8110be48:	00bfffc4 	movi	r2,-1
8110be4c:	01000044 	movi	r4,1
8110be50:	d8800c15 	stw	r2,48(sp)
8110be54:	e0c01015 	stw	r3,64(fp)
8110be58:	d9000b15 	stw	r4,44(sp)
8110be5c:	d8800615 	stw	r2,24(sp)
8110be60:	d8002215 	stw	zero,136(sp)
8110be64:	003c4106 	br	8110af6c <__reset+0xfb0eaf6c>
8110be68:	d8c00c17 	ldw	r3,48(sp)
8110be6c:	d8c00615 	stw	r3,24(sp)
8110be70:	003e7006 	br	8110b834 <__reset+0xfb0eb834>
8110be74:	04400044 	movi	r17,1
8110be78:	003b2006 	br	8110aafc <__reset+0xfb0eaafc>
8110be7c:	000b883a 	mov	r5,zero
8110be80:	003b3d06 	br	8110ab78 <__reset+0xfb0eab78>
8110be84:	d8800c17 	ldw	r2,48(sp)
8110be88:	d8800615 	stw	r2,24(sp)
8110be8c:	003e6906 	br	8110b834 <__reset+0xfb0eb834>

8110be90 <__sflush_r>:
8110be90:	2880030b 	ldhu	r2,12(r5)
8110be94:	defffb04 	addi	sp,sp,-20
8110be98:	dcc00315 	stw	r19,12(sp)
8110be9c:	dc400115 	stw	r17,4(sp)
8110bea0:	dfc00415 	stw	ra,16(sp)
8110bea4:	dc800215 	stw	r18,8(sp)
8110bea8:	dc000015 	stw	r16,0(sp)
8110beac:	10c0020c 	andi	r3,r2,8
8110beb0:	2823883a 	mov	r17,r5
8110beb4:	2027883a 	mov	r19,r4
8110beb8:	1800311e 	bne	r3,zero,8110bf80 <__sflush_r+0xf0>
8110bebc:	28c00117 	ldw	r3,4(r5)
8110bec0:	10820014 	ori	r2,r2,2048
8110bec4:	2880030d 	sth	r2,12(r5)
8110bec8:	00c04b0e 	bge	zero,r3,8110bff8 <__sflush_r+0x168>
8110becc:	8a000a17 	ldw	r8,40(r17)
8110bed0:	40002326 	beq	r8,zero,8110bf60 <__sflush_r+0xd0>
8110bed4:	9c000017 	ldw	r16,0(r19)
8110bed8:	10c4000c 	andi	r3,r2,4096
8110bedc:	98000015 	stw	zero,0(r19)
8110bee0:	18004826 	beq	r3,zero,8110c004 <__sflush_r+0x174>
8110bee4:	89801417 	ldw	r6,80(r17)
8110bee8:	10c0010c 	andi	r3,r2,4
8110beec:	18000626 	beq	r3,zero,8110bf08 <__sflush_r+0x78>
8110bef0:	88c00117 	ldw	r3,4(r17)
8110bef4:	88800c17 	ldw	r2,48(r17)
8110bef8:	30cdc83a 	sub	r6,r6,r3
8110befc:	10000226 	beq	r2,zero,8110bf08 <__sflush_r+0x78>
8110bf00:	88800f17 	ldw	r2,60(r17)
8110bf04:	308dc83a 	sub	r6,r6,r2
8110bf08:	89400717 	ldw	r5,28(r17)
8110bf0c:	000f883a 	mov	r7,zero
8110bf10:	9809883a 	mov	r4,r19
8110bf14:	403ee83a 	callr	r8
8110bf18:	00ffffc4 	movi	r3,-1
8110bf1c:	10c04426 	beq	r2,r3,8110c030 <__sflush_r+0x1a0>
8110bf20:	88c0030b 	ldhu	r3,12(r17)
8110bf24:	89000417 	ldw	r4,16(r17)
8110bf28:	88000115 	stw	zero,4(r17)
8110bf2c:	197dffcc 	andi	r5,r3,63487
8110bf30:	8940030d 	sth	r5,12(r17)
8110bf34:	89000015 	stw	r4,0(r17)
8110bf38:	18c4000c 	andi	r3,r3,4096
8110bf3c:	18002c1e 	bne	r3,zero,8110bff0 <__sflush_r+0x160>
8110bf40:	89400c17 	ldw	r5,48(r17)
8110bf44:	9c000015 	stw	r16,0(r19)
8110bf48:	28000526 	beq	r5,zero,8110bf60 <__sflush_r+0xd0>
8110bf4c:	88801004 	addi	r2,r17,64
8110bf50:	28800226 	beq	r5,r2,8110bf5c <__sflush_r+0xcc>
8110bf54:	9809883a 	mov	r4,r19
8110bf58:	110c5fc0 	call	8110c5fc <_free_r>
8110bf5c:	88000c15 	stw	zero,48(r17)
8110bf60:	0005883a 	mov	r2,zero
8110bf64:	dfc00417 	ldw	ra,16(sp)
8110bf68:	dcc00317 	ldw	r19,12(sp)
8110bf6c:	dc800217 	ldw	r18,8(sp)
8110bf70:	dc400117 	ldw	r17,4(sp)
8110bf74:	dc000017 	ldw	r16,0(sp)
8110bf78:	dec00504 	addi	sp,sp,20
8110bf7c:	f800283a 	ret
8110bf80:	2c800417 	ldw	r18,16(r5)
8110bf84:	903ff626 	beq	r18,zero,8110bf60 <__reset+0xfb0ebf60>
8110bf88:	2c000017 	ldw	r16,0(r5)
8110bf8c:	108000cc 	andi	r2,r2,3
8110bf90:	2c800015 	stw	r18,0(r5)
8110bf94:	84a1c83a 	sub	r16,r16,r18
8110bf98:	1000131e 	bne	r2,zero,8110bfe8 <__sflush_r+0x158>
8110bf9c:	28800517 	ldw	r2,20(r5)
8110bfa0:	88800215 	stw	r2,8(r17)
8110bfa4:	04000316 	blt	zero,r16,8110bfb4 <__sflush_r+0x124>
8110bfa8:	003fed06 	br	8110bf60 <__reset+0xfb0ebf60>
8110bfac:	90a5883a 	add	r18,r18,r2
8110bfb0:	043feb0e 	bge	zero,r16,8110bf60 <__reset+0xfb0ebf60>
8110bfb4:	88800917 	ldw	r2,36(r17)
8110bfb8:	89400717 	ldw	r5,28(r17)
8110bfbc:	800f883a 	mov	r7,r16
8110bfc0:	900d883a 	mov	r6,r18
8110bfc4:	9809883a 	mov	r4,r19
8110bfc8:	103ee83a 	callr	r2
8110bfcc:	80a1c83a 	sub	r16,r16,r2
8110bfd0:	00bff616 	blt	zero,r2,8110bfac <__reset+0xfb0ebfac>
8110bfd4:	88c0030b 	ldhu	r3,12(r17)
8110bfd8:	00bfffc4 	movi	r2,-1
8110bfdc:	18c01014 	ori	r3,r3,64
8110bfe0:	88c0030d 	sth	r3,12(r17)
8110bfe4:	003fdf06 	br	8110bf64 <__reset+0xfb0ebf64>
8110bfe8:	0005883a 	mov	r2,zero
8110bfec:	003fec06 	br	8110bfa0 <__reset+0xfb0ebfa0>
8110bff0:	88801415 	stw	r2,80(r17)
8110bff4:	003fd206 	br	8110bf40 <__reset+0xfb0ebf40>
8110bff8:	28c00f17 	ldw	r3,60(r5)
8110bffc:	00ffb316 	blt	zero,r3,8110becc <__reset+0xfb0ebecc>
8110c000:	003fd706 	br	8110bf60 <__reset+0xfb0ebf60>
8110c004:	89400717 	ldw	r5,28(r17)
8110c008:	000d883a 	mov	r6,zero
8110c00c:	01c00044 	movi	r7,1
8110c010:	9809883a 	mov	r4,r19
8110c014:	403ee83a 	callr	r8
8110c018:	100d883a 	mov	r6,r2
8110c01c:	00bfffc4 	movi	r2,-1
8110c020:	30801426 	beq	r6,r2,8110c074 <__sflush_r+0x1e4>
8110c024:	8880030b 	ldhu	r2,12(r17)
8110c028:	8a000a17 	ldw	r8,40(r17)
8110c02c:	003fae06 	br	8110bee8 <__reset+0xfb0ebee8>
8110c030:	98c00017 	ldw	r3,0(r19)
8110c034:	183fba26 	beq	r3,zero,8110bf20 <__reset+0xfb0ebf20>
8110c038:	01000744 	movi	r4,29
8110c03c:	19000626 	beq	r3,r4,8110c058 <__sflush_r+0x1c8>
8110c040:	01000584 	movi	r4,22
8110c044:	19000426 	beq	r3,r4,8110c058 <__sflush_r+0x1c8>
8110c048:	88c0030b 	ldhu	r3,12(r17)
8110c04c:	18c01014 	ori	r3,r3,64
8110c050:	88c0030d 	sth	r3,12(r17)
8110c054:	003fc306 	br	8110bf64 <__reset+0xfb0ebf64>
8110c058:	8880030b 	ldhu	r2,12(r17)
8110c05c:	88c00417 	ldw	r3,16(r17)
8110c060:	88000115 	stw	zero,4(r17)
8110c064:	10bdffcc 	andi	r2,r2,63487
8110c068:	8880030d 	sth	r2,12(r17)
8110c06c:	88c00015 	stw	r3,0(r17)
8110c070:	003fb306 	br	8110bf40 <__reset+0xfb0ebf40>
8110c074:	98800017 	ldw	r2,0(r19)
8110c078:	103fea26 	beq	r2,zero,8110c024 <__reset+0xfb0ec024>
8110c07c:	00c00744 	movi	r3,29
8110c080:	10c00226 	beq	r2,r3,8110c08c <__sflush_r+0x1fc>
8110c084:	00c00584 	movi	r3,22
8110c088:	10c0031e 	bne	r2,r3,8110c098 <__sflush_r+0x208>
8110c08c:	9c000015 	stw	r16,0(r19)
8110c090:	0005883a 	mov	r2,zero
8110c094:	003fb306 	br	8110bf64 <__reset+0xfb0ebf64>
8110c098:	88c0030b 	ldhu	r3,12(r17)
8110c09c:	3005883a 	mov	r2,r6
8110c0a0:	18c01014 	ori	r3,r3,64
8110c0a4:	88c0030d 	sth	r3,12(r17)
8110c0a8:	003fae06 	br	8110bf64 <__reset+0xfb0ebf64>

8110c0ac <_fflush_r>:
8110c0ac:	defffd04 	addi	sp,sp,-12
8110c0b0:	dc000115 	stw	r16,4(sp)
8110c0b4:	dfc00215 	stw	ra,8(sp)
8110c0b8:	2021883a 	mov	r16,r4
8110c0bc:	20000226 	beq	r4,zero,8110c0c8 <_fflush_r+0x1c>
8110c0c0:	20800e17 	ldw	r2,56(r4)
8110c0c4:	10000c26 	beq	r2,zero,8110c0f8 <_fflush_r+0x4c>
8110c0c8:	2880030f 	ldh	r2,12(r5)
8110c0cc:	1000051e 	bne	r2,zero,8110c0e4 <_fflush_r+0x38>
8110c0d0:	0005883a 	mov	r2,zero
8110c0d4:	dfc00217 	ldw	ra,8(sp)
8110c0d8:	dc000117 	ldw	r16,4(sp)
8110c0dc:	dec00304 	addi	sp,sp,12
8110c0e0:	f800283a 	ret
8110c0e4:	8009883a 	mov	r4,r16
8110c0e8:	dfc00217 	ldw	ra,8(sp)
8110c0ec:	dc000117 	ldw	r16,4(sp)
8110c0f0:	dec00304 	addi	sp,sp,12
8110c0f4:	110be901 	jmpi	8110be90 <__sflush_r>
8110c0f8:	d9400015 	stw	r5,0(sp)
8110c0fc:	110c4880 	call	8110c488 <__sinit>
8110c100:	d9400017 	ldw	r5,0(sp)
8110c104:	003ff006 	br	8110c0c8 <__reset+0xfb0ec0c8>

8110c108 <fflush>:
8110c108:	20000526 	beq	r4,zero,8110c120 <fflush+0x18>
8110c10c:	00a044b4 	movhi	r2,33042
8110c110:	10b2a304 	addi	r2,r2,-13684
8110c114:	200b883a 	mov	r5,r4
8110c118:	11000017 	ldw	r4,0(r2)
8110c11c:	110c0ac1 	jmpi	8110c0ac <_fflush_r>
8110c120:	00a044b4 	movhi	r2,33042
8110c124:	10b2a204 	addi	r2,r2,-13688
8110c128:	11000017 	ldw	r4,0(r2)
8110c12c:	01604474 	movhi	r5,33041
8110c130:	29702b04 	addi	r5,r5,-16212
8110c134:	110ce8c1 	jmpi	8110ce8c <_fwalk_reent>

8110c138 <__fp_unlock>:
8110c138:	0005883a 	mov	r2,zero
8110c13c:	f800283a 	ret

8110c140 <_cleanup_r>:
8110c140:	01604474 	movhi	r5,33041
8110c144:	29440704 	addi	r5,r5,4124
8110c148:	110ce8c1 	jmpi	8110ce8c <_fwalk_reent>

8110c14c <__sinit.part.1>:
8110c14c:	defff704 	addi	sp,sp,-36
8110c150:	00e04474 	movhi	r3,33041
8110c154:	dfc00815 	stw	ra,32(sp)
8110c158:	ddc00715 	stw	r23,28(sp)
8110c15c:	dd800615 	stw	r22,24(sp)
8110c160:	dd400515 	stw	r21,20(sp)
8110c164:	dd000415 	stw	r20,16(sp)
8110c168:	dcc00315 	stw	r19,12(sp)
8110c16c:	dc800215 	stw	r18,8(sp)
8110c170:	dc400115 	stw	r17,4(sp)
8110c174:	dc000015 	stw	r16,0(sp)
8110c178:	18f05004 	addi	r3,r3,-16064
8110c17c:	24000117 	ldw	r16,4(r4)
8110c180:	20c00f15 	stw	r3,60(r4)
8110c184:	2080bb04 	addi	r2,r4,748
8110c188:	00c000c4 	movi	r3,3
8110c18c:	20c0b915 	stw	r3,740(r4)
8110c190:	2080ba15 	stw	r2,744(r4)
8110c194:	2000b815 	stw	zero,736(r4)
8110c198:	05c00204 	movi	r23,8
8110c19c:	00800104 	movi	r2,4
8110c1a0:	2025883a 	mov	r18,r4
8110c1a4:	b80d883a 	mov	r6,r23
8110c1a8:	81001704 	addi	r4,r16,92
8110c1ac:	000b883a 	mov	r5,zero
8110c1b0:	80000015 	stw	zero,0(r16)
8110c1b4:	80000115 	stw	zero,4(r16)
8110c1b8:	80000215 	stw	zero,8(r16)
8110c1bc:	8080030d 	sth	r2,12(r16)
8110c1c0:	80001915 	stw	zero,100(r16)
8110c1c4:	8000038d 	sth	zero,14(r16)
8110c1c8:	80000415 	stw	zero,16(r16)
8110c1cc:	80000515 	stw	zero,20(r16)
8110c1d0:	80000615 	stw	zero,24(r16)
8110c1d4:	110dc340 	call	8110dc34 <memset>
8110c1d8:	05a04474 	movhi	r22,33041
8110c1dc:	94400217 	ldw	r17,8(r18)
8110c1e0:	05604474 	movhi	r21,33041
8110c1e4:	05204474 	movhi	r20,33041
8110c1e8:	04e04474 	movhi	r19,33041
8110c1ec:	b5bd3b04 	addi	r22,r22,-2836
8110c1f0:	ad7d5204 	addi	r21,r21,-2744
8110c1f4:	a53d7104 	addi	r20,r20,-2620
8110c1f8:	9cfd8804 	addi	r19,r19,-2528
8110c1fc:	85800815 	stw	r22,32(r16)
8110c200:	85400915 	stw	r21,36(r16)
8110c204:	85000a15 	stw	r20,40(r16)
8110c208:	84c00b15 	stw	r19,44(r16)
8110c20c:	84000715 	stw	r16,28(r16)
8110c210:	00800284 	movi	r2,10
8110c214:	8880030d 	sth	r2,12(r17)
8110c218:	00800044 	movi	r2,1
8110c21c:	b80d883a 	mov	r6,r23
8110c220:	89001704 	addi	r4,r17,92
8110c224:	000b883a 	mov	r5,zero
8110c228:	88000015 	stw	zero,0(r17)
8110c22c:	88000115 	stw	zero,4(r17)
8110c230:	88000215 	stw	zero,8(r17)
8110c234:	88001915 	stw	zero,100(r17)
8110c238:	8880038d 	sth	r2,14(r17)
8110c23c:	88000415 	stw	zero,16(r17)
8110c240:	88000515 	stw	zero,20(r17)
8110c244:	88000615 	stw	zero,24(r17)
8110c248:	110dc340 	call	8110dc34 <memset>
8110c24c:	94000317 	ldw	r16,12(r18)
8110c250:	00800484 	movi	r2,18
8110c254:	8c400715 	stw	r17,28(r17)
8110c258:	8d800815 	stw	r22,32(r17)
8110c25c:	8d400915 	stw	r21,36(r17)
8110c260:	8d000a15 	stw	r20,40(r17)
8110c264:	8cc00b15 	stw	r19,44(r17)
8110c268:	8080030d 	sth	r2,12(r16)
8110c26c:	00800084 	movi	r2,2
8110c270:	80000015 	stw	zero,0(r16)
8110c274:	80000115 	stw	zero,4(r16)
8110c278:	80000215 	stw	zero,8(r16)
8110c27c:	80001915 	stw	zero,100(r16)
8110c280:	8080038d 	sth	r2,14(r16)
8110c284:	80000415 	stw	zero,16(r16)
8110c288:	80000515 	stw	zero,20(r16)
8110c28c:	80000615 	stw	zero,24(r16)
8110c290:	b80d883a 	mov	r6,r23
8110c294:	000b883a 	mov	r5,zero
8110c298:	81001704 	addi	r4,r16,92
8110c29c:	110dc340 	call	8110dc34 <memset>
8110c2a0:	00800044 	movi	r2,1
8110c2a4:	84000715 	stw	r16,28(r16)
8110c2a8:	85800815 	stw	r22,32(r16)
8110c2ac:	85400915 	stw	r21,36(r16)
8110c2b0:	85000a15 	stw	r20,40(r16)
8110c2b4:	84c00b15 	stw	r19,44(r16)
8110c2b8:	90800e15 	stw	r2,56(r18)
8110c2bc:	dfc00817 	ldw	ra,32(sp)
8110c2c0:	ddc00717 	ldw	r23,28(sp)
8110c2c4:	dd800617 	ldw	r22,24(sp)
8110c2c8:	dd400517 	ldw	r21,20(sp)
8110c2cc:	dd000417 	ldw	r20,16(sp)
8110c2d0:	dcc00317 	ldw	r19,12(sp)
8110c2d4:	dc800217 	ldw	r18,8(sp)
8110c2d8:	dc400117 	ldw	r17,4(sp)
8110c2dc:	dc000017 	ldw	r16,0(sp)
8110c2e0:	dec00904 	addi	sp,sp,36
8110c2e4:	f800283a 	ret

8110c2e8 <__fp_lock>:
8110c2e8:	0005883a 	mov	r2,zero
8110c2ec:	f800283a 	ret

8110c2f0 <__sfmoreglue>:
8110c2f0:	defffc04 	addi	sp,sp,-16
8110c2f4:	dc400115 	stw	r17,4(sp)
8110c2f8:	2c7fffc4 	addi	r17,r5,-1
8110c2fc:	8c401a24 	muli	r17,r17,104
8110c300:	dc800215 	stw	r18,8(sp)
8110c304:	2825883a 	mov	r18,r5
8110c308:	89401d04 	addi	r5,r17,116
8110c30c:	dc000015 	stw	r16,0(sp)
8110c310:	dfc00315 	stw	ra,12(sp)
8110c314:	110d1e80 	call	8110d1e8 <_malloc_r>
8110c318:	1021883a 	mov	r16,r2
8110c31c:	10000726 	beq	r2,zero,8110c33c <__sfmoreglue+0x4c>
8110c320:	11000304 	addi	r4,r2,12
8110c324:	10000015 	stw	zero,0(r2)
8110c328:	14800115 	stw	r18,4(r2)
8110c32c:	11000215 	stw	r4,8(r2)
8110c330:	89801a04 	addi	r6,r17,104
8110c334:	000b883a 	mov	r5,zero
8110c338:	110dc340 	call	8110dc34 <memset>
8110c33c:	8005883a 	mov	r2,r16
8110c340:	dfc00317 	ldw	ra,12(sp)
8110c344:	dc800217 	ldw	r18,8(sp)
8110c348:	dc400117 	ldw	r17,4(sp)
8110c34c:	dc000017 	ldw	r16,0(sp)
8110c350:	dec00404 	addi	sp,sp,16
8110c354:	f800283a 	ret

8110c358 <__sfp>:
8110c358:	defffb04 	addi	sp,sp,-20
8110c35c:	dc000015 	stw	r16,0(sp)
8110c360:	042044b4 	movhi	r16,33042
8110c364:	8432a204 	addi	r16,r16,-13688
8110c368:	dcc00315 	stw	r19,12(sp)
8110c36c:	2027883a 	mov	r19,r4
8110c370:	81000017 	ldw	r4,0(r16)
8110c374:	dfc00415 	stw	ra,16(sp)
8110c378:	dc800215 	stw	r18,8(sp)
8110c37c:	20800e17 	ldw	r2,56(r4)
8110c380:	dc400115 	stw	r17,4(sp)
8110c384:	1000021e 	bne	r2,zero,8110c390 <__sfp+0x38>
8110c388:	110c14c0 	call	8110c14c <__sinit.part.1>
8110c38c:	81000017 	ldw	r4,0(r16)
8110c390:	2480b804 	addi	r18,r4,736
8110c394:	047fffc4 	movi	r17,-1
8110c398:	91000117 	ldw	r4,4(r18)
8110c39c:	94000217 	ldw	r16,8(r18)
8110c3a0:	213fffc4 	addi	r4,r4,-1
8110c3a4:	20000a16 	blt	r4,zero,8110c3d0 <__sfp+0x78>
8110c3a8:	8080030f 	ldh	r2,12(r16)
8110c3ac:	10000c26 	beq	r2,zero,8110c3e0 <__sfp+0x88>
8110c3b0:	80c01d04 	addi	r3,r16,116
8110c3b4:	00000206 	br	8110c3c0 <__sfp+0x68>
8110c3b8:	18bfe60f 	ldh	r2,-104(r3)
8110c3bc:	10000826 	beq	r2,zero,8110c3e0 <__sfp+0x88>
8110c3c0:	213fffc4 	addi	r4,r4,-1
8110c3c4:	1c3ffd04 	addi	r16,r3,-12
8110c3c8:	18c01a04 	addi	r3,r3,104
8110c3cc:	247ffa1e 	bne	r4,r17,8110c3b8 <__reset+0xfb0ec3b8>
8110c3d0:	90800017 	ldw	r2,0(r18)
8110c3d4:	10001d26 	beq	r2,zero,8110c44c <__sfp+0xf4>
8110c3d8:	1025883a 	mov	r18,r2
8110c3dc:	003fee06 	br	8110c398 <__reset+0xfb0ec398>
8110c3e0:	00bfffc4 	movi	r2,-1
8110c3e4:	8080038d 	sth	r2,14(r16)
8110c3e8:	00800044 	movi	r2,1
8110c3ec:	8080030d 	sth	r2,12(r16)
8110c3f0:	80001915 	stw	zero,100(r16)
8110c3f4:	80000015 	stw	zero,0(r16)
8110c3f8:	80000215 	stw	zero,8(r16)
8110c3fc:	80000115 	stw	zero,4(r16)
8110c400:	80000415 	stw	zero,16(r16)
8110c404:	80000515 	stw	zero,20(r16)
8110c408:	80000615 	stw	zero,24(r16)
8110c40c:	01800204 	movi	r6,8
8110c410:	000b883a 	mov	r5,zero
8110c414:	81001704 	addi	r4,r16,92
8110c418:	110dc340 	call	8110dc34 <memset>
8110c41c:	8005883a 	mov	r2,r16
8110c420:	80000c15 	stw	zero,48(r16)
8110c424:	80000d15 	stw	zero,52(r16)
8110c428:	80001115 	stw	zero,68(r16)
8110c42c:	80001215 	stw	zero,72(r16)
8110c430:	dfc00417 	ldw	ra,16(sp)
8110c434:	dcc00317 	ldw	r19,12(sp)
8110c438:	dc800217 	ldw	r18,8(sp)
8110c43c:	dc400117 	ldw	r17,4(sp)
8110c440:	dc000017 	ldw	r16,0(sp)
8110c444:	dec00504 	addi	sp,sp,20
8110c448:	f800283a 	ret
8110c44c:	01400104 	movi	r5,4
8110c450:	9809883a 	mov	r4,r19
8110c454:	110c2f00 	call	8110c2f0 <__sfmoreglue>
8110c458:	90800015 	stw	r2,0(r18)
8110c45c:	103fde1e 	bne	r2,zero,8110c3d8 <__reset+0xfb0ec3d8>
8110c460:	00800304 	movi	r2,12
8110c464:	98800015 	stw	r2,0(r19)
8110c468:	0005883a 	mov	r2,zero
8110c46c:	003ff006 	br	8110c430 <__reset+0xfb0ec430>

8110c470 <_cleanup>:
8110c470:	00a044b4 	movhi	r2,33042
8110c474:	10b2a204 	addi	r2,r2,-13688
8110c478:	11000017 	ldw	r4,0(r2)
8110c47c:	01604474 	movhi	r5,33041
8110c480:	29440704 	addi	r5,r5,4124
8110c484:	110ce8c1 	jmpi	8110ce8c <_fwalk_reent>

8110c488 <__sinit>:
8110c488:	20800e17 	ldw	r2,56(r4)
8110c48c:	10000126 	beq	r2,zero,8110c494 <__sinit+0xc>
8110c490:	f800283a 	ret
8110c494:	110c14c1 	jmpi	8110c14c <__sinit.part.1>

8110c498 <__sfp_lock_acquire>:
8110c498:	f800283a 	ret

8110c49c <__sfp_lock_release>:
8110c49c:	f800283a 	ret

8110c4a0 <__sinit_lock_acquire>:
8110c4a0:	f800283a 	ret

8110c4a4 <__sinit_lock_release>:
8110c4a4:	f800283a 	ret

8110c4a8 <__fp_lock_all>:
8110c4a8:	00a044b4 	movhi	r2,33042
8110c4ac:	10b2a304 	addi	r2,r2,-13684
8110c4b0:	11000017 	ldw	r4,0(r2)
8110c4b4:	01604474 	movhi	r5,33041
8110c4b8:	2970ba04 	addi	r5,r5,-15640
8110c4bc:	110cdc81 	jmpi	8110cdc8 <_fwalk>

8110c4c0 <__fp_unlock_all>:
8110c4c0:	00a044b4 	movhi	r2,33042
8110c4c4:	10b2a304 	addi	r2,r2,-13684
8110c4c8:	11000017 	ldw	r4,0(r2)
8110c4cc:	01604474 	movhi	r5,33041
8110c4d0:	29704e04 	addi	r5,r5,-16072
8110c4d4:	110cdc81 	jmpi	8110cdc8 <_fwalk>

8110c4d8 <_malloc_trim_r>:
8110c4d8:	defffb04 	addi	sp,sp,-20
8110c4dc:	dcc00315 	stw	r19,12(sp)
8110c4e0:	04e044b4 	movhi	r19,33042
8110c4e4:	dc800215 	stw	r18,8(sp)
8110c4e8:	dc400115 	stw	r17,4(sp)
8110c4ec:	dc000015 	stw	r16,0(sp)
8110c4f0:	dfc00415 	stw	ra,16(sp)
8110c4f4:	2821883a 	mov	r16,r5
8110c4f8:	9cecee04 	addi	r19,r19,-19528
8110c4fc:	2025883a 	mov	r18,r4
8110c500:	11146800 	call	81114680 <__malloc_lock>
8110c504:	98800217 	ldw	r2,8(r19)
8110c508:	14400117 	ldw	r17,4(r2)
8110c50c:	00bfff04 	movi	r2,-4
8110c510:	88a2703a 	and	r17,r17,r2
8110c514:	8c21c83a 	sub	r16,r17,r16
8110c518:	8403fbc4 	addi	r16,r16,4079
8110c51c:	8020d33a 	srli	r16,r16,12
8110c520:	0083ffc4 	movi	r2,4095
8110c524:	843fffc4 	addi	r16,r16,-1
8110c528:	8020933a 	slli	r16,r16,12
8110c52c:	1400060e 	bge	r2,r16,8110c548 <_malloc_trim_r+0x70>
8110c530:	000b883a 	mov	r5,zero
8110c534:	9009883a 	mov	r4,r18
8110c538:	110f4980 	call	8110f498 <_sbrk_r>
8110c53c:	98c00217 	ldw	r3,8(r19)
8110c540:	1c47883a 	add	r3,r3,r17
8110c544:	10c00a26 	beq	r2,r3,8110c570 <_malloc_trim_r+0x98>
8110c548:	9009883a 	mov	r4,r18
8110c54c:	11146a40 	call	811146a4 <__malloc_unlock>
8110c550:	0005883a 	mov	r2,zero
8110c554:	dfc00417 	ldw	ra,16(sp)
8110c558:	dcc00317 	ldw	r19,12(sp)
8110c55c:	dc800217 	ldw	r18,8(sp)
8110c560:	dc400117 	ldw	r17,4(sp)
8110c564:	dc000017 	ldw	r16,0(sp)
8110c568:	dec00504 	addi	sp,sp,20
8110c56c:	f800283a 	ret
8110c570:	040bc83a 	sub	r5,zero,r16
8110c574:	9009883a 	mov	r4,r18
8110c578:	110f4980 	call	8110f498 <_sbrk_r>
8110c57c:	00ffffc4 	movi	r3,-1
8110c580:	10c00d26 	beq	r2,r3,8110c5b8 <_malloc_trim_r+0xe0>
8110c584:	00e044b4 	movhi	r3,33042
8110c588:	18f2e104 	addi	r3,r3,-13436
8110c58c:	18800017 	ldw	r2,0(r3)
8110c590:	99000217 	ldw	r4,8(r19)
8110c594:	8c23c83a 	sub	r17,r17,r16
8110c598:	8c400054 	ori	r17,r17,1
8110c59c:	1421c83a 	sub	r16,r2,r16
8110c5a0:	24400115 	stw	r17,4(r4)
8110c5a4:	9009883a 	mov	r4,r18
8110c5a8:	1c000015 	stw	r16,0(r3)
8110c5ac:	11146a40 	call	811146a4 <__malloc_unlock>
8110c5b0:	00800044 	movi	r2,1
8110c5b4:	003fe706 	br	8110c554 <__reset+0xfb0ec554>
8110c5b8:	000b883a 	mov	r5,zero
8110c5bc:	9009883a 	mov	r4,r18
8110c5c0:	110f4980 	call	8110f498 <_sbrk_r>
8110c5c4:	99000217 	ldw	r4,8(r19)
8110c5c8:	014003c4 	movi	r5,15
8110c5cc:	1107c83a 	sub	r3,r2,r4
8110c5d0:	28ffdd0e 	bge	r5,r3,8110c548 <__reset+0xfb0ec548>
8110c5d4:	016044b4 	movhi	r5,33042
8110c5d8:	2972a504 	addi	r5,r5,-13676
8110c5dc:	29400017 	ldw	r5,0(r5)
8110c5e0:	18c00054 	ori	r3,r3,1
8110c5e4:	20c00115 	stw	r3,4(r4)
8110c5e8:	00e044b4 	movhi	r3,33042
8110c5ec:	1145c83a 	sub	r2,r2,r5
8110c5f0:	18f2e104 	addi	r3,r3,-13436
8110c5f4:	18800015 	stw	r2,0(r3)
8110c5f8:	003fd306 	br	8110c548 <__reset+0xfb0ec548>

8110c5fc <_free_r>:
8110c5fc:	28004126 	beq	r5,zero,8110c704 <_free_r+0x108>
8110c600:	defffd04 	addi	sp,sp,-12
8110c604:	dc400115 	stw	r17,4(sp)
8110c608:	dc000015 	stw	r16,0(sp)
8110c60c:	2023883a 	mov	r17,r4
8110c610:	2821883a 	mov	r16,r5
8110c614:	dfc00215 	stw	ra,8(sp)
8110c618:	11146800 	call	81114680 <__malloc_lock>
8110c61c:	81ffff17 	ldw	r7,-4(r16)
8110c620:	00bfff84 	movi	r2,-2
8110c624:	012044b4 	movhi	r4,33042
8110c628:	81bffe04 	addi	r6,r16,-8
8110c62c:	3884703a 	and	r2,r7,r2
8110c630:	212cee04 	addi	r4,r4,-19528
8110c634:	308b883a 	add	r5,r6,r2
8110c638:	2a400117 	ldw	r9,4(r5)
8110c63c:	22000217 	ldw	r8,8(r4)
8110c640:	00ffff04 	movi	r3,-4
8110c644:	48c6703a 	and	r3,r9,r3
8110c648:	2a005726 	beq	r5,r8,8110c7a8 <_free_r+0x1ac>
8110c64c:	28c00115 	stw	r3,4(r5)
8110c650:	39c0004c 	andi	r7,r7,1
8110c654:	3800091e 	bne	r7,zero,8110c67c <_free_r+0x80>
8110c658:	823ffe17 	ldw	r8,-8(r16)
8110c65c:	22400204 	addi	r9,r4,8
8110c660:	320dc83a 	sub	r6,r6,r8
8110c664:	31c00217 	ldw	r7,8(r6)
8110c668:	1205883a 	add	r2,r2,r8
8110c66c:	3a406526 	beq	r7,r9,8110c804 <_free_r+0x208>
8110c670:	32000317 	ldw	r8,12(r6)
8110c674:	3a000315 	stw	r8,12(r7)
8110c678:	41c00215 	stw	r7,8(r8)
8110c67c:	28cf883a 	add	r7,r5,r3
8110c680:	39c00117 	ldw	r7,4(r7)
8110c684:	39c0004c 	andi	r7,r7,1
8110c688:	38003a26 	beq	r7,zero,8110c774 <_free_r+0x178>
8110c68c:	10c00054 	ori	r3,r2,1
8110c690:	30c00115 	stw	r3,4(r6)
8110c694:	3087883a 	add	r3,r6,r2
8110c698:	18800015 	stw	r2,0(r3)
8110c69c:	00c07fc4 	movi	r3,511
8110c6a0:	18801936 	bltu	r3,r2,8110c708 <_free_r+0x10c>
8110c6a4:	1004d0fa 	srli	r2,r2,3
8110c6a8:	01c00044 	movi	r7,1
8110c6ac:	21400117 	ldw	r5,4(r4)
8110c6b0:	10c00044 	addi	r3,r2,1
8110c6b4:	18c7883a 	add	r3,r3,r3
8110c6b8:	1005d0ba 	srai	r2,r2,2
8110c6bc:	18c7883a 	add	r3,r3,r3
8110c6c0:	18c7883a 	add	r3,r3,r3
8110c6c4:	1907883a 	add	r3,r3,r4
8110c6c8:	3884983a 	sll	r2,r7,r2
8110c6cc:	19c00017 	ldw	r7,0(r3)
8110c6d0:	1a3ffe04 	addi	r8,r3,-8
8110c6d4:	1144b03a 	or	r2,r2,r5
8110c6d8:	32000315 	stw	r8,12(r6)
8110c6dc:	31c00215 	stw	r7,8(r6)
8110c6e0:	20800115 	stw	r2,4(r4)
8110c6e4:	19800015 	stw	r6,0(r3)
8110c6e8:	39800315 	stw	r6,12(r7)
8110c6ec:	8809883a 	mov	r4,r17
8110c6f0:	dfc00217 	ldw	ra,8(sp)
8110c6f4:	dc400117 	ldw	r17,4(sp)
8110c6f8:	dc000017 	ldw	r16,0(sp)
8110c6fc:	dec00304 	addi	sp,sp,12
8110c700:	11146a41 	jmpi	811146a4 <__malloc_unlock>
8110c704:	f800283a 	ret
8110c708:	100ad27a 	srli	r5,r2,9
8110c70c:	00c00104 	movi	r3,4
8110c710:	19404a36 	bltu	r3,r5,8110c83c <_free_r+0x240>
8110c714:	100ad1ba 	srli	r5,r2,6
8110c718:	28c00e44 	addi	r3,r5,57
8110c71c:	18c7883a 	add	r3,r3,r3
8110c720:	29400e04 	addi	r5,r5,56
8110c724:	18c7883a 	add	r3,r3,r3
8110c728:	18c7883a 	add	r3,r3,r3
8110c72c:	1909883a 	add	r4,r3,r4
8110c730:	20c00017 	ldw	r3,0(r4)
8110c734:	01e044b4 	movhi	r7,33042
8110c738:	213ffe04 	addi	r4,r4,-8
8110c73c:	39ecee04 	addi	r7,r7,-19528
8110c740:	20c04426 	beq	r4,r3,8110c854 <_free_r+0x258>
8110c744:	01ffff04 	movi	r7,-4
8110c748:	19400117 	ldw	r5,4(r3)
8110c74c:	29ca703a 	and	r5,r5,r7
8110c750:	1140022e 	bgeu	r2,r5,8110c75c <_free_r+0x160>
8110c754:	18c00217 	ldw	r3,8(r3)
8110c758:	20fffb1e 	bne	r4,r3,8110c748 <__reset+0xfb0ec748>
8110c75c:	19000317 	ldw	r4,12(r3)
8110c760:	31000315 	stw	r4,12(r6)
8110c764:	30c00215 	stw	r3,8(r6)
8110c768:	21800215 	stw	r6,8(r4)
8110c76c:	19800315 	stw	r6,12(r3)
8110c770:	003fde06 	br	8110c6ec <__reset+0xfb0ec6ec>
8110c774:	29c00217 	ldw	r7,8(r5)
8110c778:	10c5883a 	add	r2,r2,r3
8110c77c:	00e044b4 	movhi	r3,33042
8110c780:	18ecf004 	addi	r3,r3,-19520
8110c784:	38c03b26 	beq	r7,r3,8110c874 <_free_r+0x278>
8110c788:	2a000317 	ldw	r8,12(r5)
8110c78c:	11400054 	ori	r5,r2,1
8110c790:	3087883a 	add	r3,r6,r2
8110c794:	3a000315 	stw	r8,12(r7)
8110c798:	41c00215 	stw	r7,8(r8)
8110c79c:	31400115 	stw	r5,4(r6)
8110c7a0:	18800015 	stw	r2,0(r3)
8110c7a4:	003fbd06 	br	8110c69c <__reset+0xfb0ec69c>
8110c7a8:	39c0004c 	andi	r7,r7,1
8110c7ac:	10c5883a 	add	r2,r2,r3
8110c7b0:	3800071e 	bne	r7,zero,8110c7d0 <_free_r+0x1d4>
8110c7b4:	81fffe17 	ldw	r7,-8(r16)
8110c7b8:	31cdc83a 	sub	r6,r6,r7
8110c7bc:	30c00317 	ldw	r3,12(r6)
8110c7c0:	31400217 	ldw	r5,8(r6)
8110c7c4:	11c5883a 	add	r2,r2,r7
8110c7c8:	28c00315 	stw	r3,12(r5)
8110c7cc:	19400215 	stw	r5,8(r3)
8110c7d0:	10c00054 	ori	r3,r2,1
8110c7d4:	30c00115 	stw	r3,4(r6)
8110c7d8:	00e044b4 	movhi	r3,33042
8110c7dc:	18f2a604 	addi	r3,r3,-13672
8110c7e0:	18c00017 	ldw	r3,0(r3)
8110c7e4:	21800215 	stw	r6,8(r4)
8110c7e8:	10ffc036 	bltu	r2,r3,8110c6ec <__reset+0xfb0ec6ec>
8110c7ec:	00a044b4 	movhi	r2,33042
8110c7f0:	10b2d804 	addi	r2,r2,-13472
8110c7f4:	11400017 	ldw	r5,0(r2)
8110c7f8:	8809883a 	mov	r4,r17
8110c7fc:	110c4d80 	call	8110c4d8 <_malloc_trim_r>
8110c800:	003fba06 	br	8110c6ec <__reset+0xfb0ec6ec>
8110c804:	28c9883a 	add	r4,r5,r3
8110c808:	21000117 	ldw	r4,4(r4)
8110c80c:	2100004c 	andi	r4,r4,1
8110c810:	2000391e 	bne	r4,zero,8110c8f8 <_free_r+0x2fc>
8110c814:	29c00217 	ldw	r7,8(r5)
8110c818:	29000317 	ldw	r4,12(r5)
8110c81c:	1885883a 	add	r2,r3,r2
8110c820:	10c00054 	ori	r3,r2,1
8110c824:	39000315 	stw	r4,12(r7)
8110c828:	21c00215 	stw	r7,8(r4)
8110c82c:	30c00115 	stw	r3,4(r6)
8110c830:	308d883a 	add	r6,r6,r2
8110c834:	30800015 	stw	r2,0(r6)
8110c838:	003fac06 	br	8110c6ec <__reset+0xfb0ec6ec>
8110c83c:	00c00504 	movi	r3,20
8110c840:	19401536 	bltu	r3,r5,8110c898 <_free_r+0x29c>
8110c844:	28c01704 	addi	r3,r5,92
8110c848:	18c7883a 	add	r3,r3,r3
8110c84c:	294016c4 	addi	r5,r5,91
8110c850:	003fb406 	br	8110c724 <__reset+0xfb0ec724>
8110c854:	280bd0ba 	srai	r5,r5,2
8110c858:	00c00044 	movi	r3,1
8110c85c:	38800117 	ldw	r2,4(r7)
8110c860:	194a983a 	sll	r5,r3,r5
8110c864:	2007883a 	mov	r3,r4
8110c868:	2884b03a 	or	r2,r5,r2
8110c86c:	38800115 	stw	r2,4(r7)
8110c870:	003fbb06 	br	8110c760 <__reset+0xfb0ec760>
8110c874:	21800515 	stw	r6,20(r4)
8110c878:	21800415 	stw	r6,16(r4)
8110c87c:	10c00054 	ori	r3,r2,1
8110c880:	31c00315 	stw	r7,12(r6)
8110c884:	31c00215 	stw	r7,8(r6)
8110c888:	30c00115 	stw	r3,4(r6)
8110c88c:	308d883a 	add	r6,r6,r2
8110c890:	30800015 	stw	r2,0(r6)
8110c894:	003f9506 	br	8110c6ec <__reset+0xfb0ec6ec>
8110c898:	00c01504 	movi	r3,84
8110c89c:	19400536 	bltu	r3,r5,8110c8b4 <_free_r+0x2b8>
8110c8a0:	100ad33a 	srli	r5,r2,12
8110c8a4:	28c01bc4 	addi	r3,r5,111
8110c8a8:	18c7883a 	add	r3,r3,r3
8110c8ac:	29401b84 	addi	r5,r5,110
8110c8b0:	003f9c06 	br	8110c724 <__reset+0xfb0ec724>
8110c8b4:	00c05504 	movi	r3,340
8110c8b8:	19400536 	bltu	r3,r5,8110c8d0 <_free_r+0x2d4>
8110c8bc:	100ad3fa 	srli	r5,r2,15
8110c8c0:	28c01e04 	addi	r3,r5,120
8110c8c4:	18c7883a 	add	r3,r3,r3
8110c8c8:	29401dc4 	addi	r5,r5,119
8110c8cc:	003f9506 	br	8110c724 <__reset+0xfb0ec724>
8110c8d0:	00c15504 	movi	r3,1364
8110c8d4:	19400536 	bltu	r3,r5,8110c8ec <_free_r+0x2f0>
8110c8d8:	100ad4ba 	srli	r5,r2,18
8110c8dc:	28c01f44 	addi	r3,r5,125
8110c8e0:	18c7883a 	add	r3,r3,r3
8110c8e4:	29401f04 	addi	r5,r5,124
8110c8e8:	003f8e06 	br	8110c724 <__reset+0xfb0ec724>
8110c8ec:	00c03f84 	movi	r3,254
8110c8f0:	01401f84 	movi	r5,126
8110c8f4:	003f8b06 	br	8110c724 <__reset+0xfb0ec724>
8110c8f8:	10c00054 	ori	r3,r2,1
8110c8fc:	30c00115 	stw	r3,4(r6)
8110c900:	308d883a 	add	r6,r6,r2
8110c904:	30800015 	stw	r2,0(r6)
8110c908:	003f7806 	br	8110c6ec <__reset+0xfb0ec6ec>

8110c90c <__sfvwrite_r>:
8110c90c:	30800217 	ldw	r2,8(r6)
8110c910:	10006726 	beq	r2,zero,8110cab0 <__sfvwrite_r+0x1a4>
8110c914:	28c0030b 	ldhu	r3,12(r5)
8110c918:	defff404 	addi	sp,sp,-48
8110c91c:	dd400715 	stw	r21,28(sp)
8110c920:	dd000615 	stw	r20,24(sp)
8110c924:	dc000215 	stw	r16,8(sp)
8110c928:	dfc00b15 	stw	ra,44(sp)
8110c92c:	df000a15 	stw	fp,40(sp)
8110c930:	ddc00915 	stw	r23,36(sp)
8110c934:	dd800815 	stw	r22,32(sp)
8110c938:	dcc00515 	stw	r19,20(sp)
8110c93c:	dc800415 	stw	r18,16(sp)
8110c940:	dc400315 	stw	r17,12(sp)
8110c944:	1880020c 	andi	r2,r3,8
8110c948:	2821883a 	mov	r16,r5
8110c94c:	202b883a 	mov	r21,r4
8110c950:	3029883a 	mov	r20,r6
8110c954:	10002726 	beq	r2,zero,8110c9f4 <__sfvwrite_r+0xe8>
8110c958:	28800417 	ldw	r2,16(r5)
8110c95c:	10002526 	beq	r2,zero,8110c9f4 <__sfvwrite_r+0xe8>
8110c960:	1880008c 	andi	r2,r3,2
8110c964:	a4400017 	ldw	r17,0(r20)
8110c968:	10002a26 	beq	r2,zero,8110ca14 <__sfvwrite_r+0x108>
8110c96c:	05a00034 	movhi	r22,32768
8110c970:	0027883a 	mov	r19,zero
8110c974:	0025883a 	mov	r18,zero
8110c978:	b5bf0004 	addi	r22,r22,-1024
8110c97c:	980d883a 	mov	r6,r19
8110c980:	a809883a 	mov	r4,r21
8110c984:	90004626 	beq	r18,zero,8110caa0 <__sfvwrite_r+0x194>
8110c988:	900f883a 	mov	r7,r18
8110c98c:	b480022e 	bgeu	r22,r18,8110c998 <__sfvwrite_r+0x8c>
8110c990:	01e00034 	movhi	r7,32768
8110c994:	39ff0004 	addi	r7,r7,-1024
8110c998:	80800917 	ldw	r2,36(r16)
8110c99c:	81400717 	ldw	r5,28(r16)
8110c9a0:	103ee83a 	callr	r2
8110c9a4:	0080570e 	bge	zero,r2,8110cb04 <__sfvwrite_r+0x1f8>
8110c9a8:	a0c00217 	ldw	r3,8(r20)
8110c9ac:	98a7883a 	add	r19,r19,r2
8110c9b0:	90a5c83a 	sub	r18,r18,r2
8110c9b4:	1885c83a 	sub	r2,r3,r2
8110c9b8:	a0800215 	stw	r2,8(r20)
8110c9bc:	103fef1e 	bne	r2,zero,8110c97c <__reset+0xfb0ec97c>
8110c9c0:	0005883a 	mov	r2,zero
8110c9c4:	dfc00b17 	ldw	ra,44(sp)
8110c9c8:	df000a17 	ldw	fp,40(sp)
8110c9cc:	ddc00917 	ldw	r23,36(sp)
8110c9d0:	dd800817 	ldw	r22,32(sp)
8110c9d4:	dd400717 	ldw	r21,28(sp)
8110c9d8:	dd000617 	ldw	r20,24(sp)
8110c9dc:	dcc00517 	ldw	r19,20(sp)
8110c9e0:	dc800417 	ldw	r18,16(sp)
8110c9e4:	dc400317 	ldw	r17,12(sp)
8110c9e8:	dc000217 	ldw	r16,8(sp)
8110c9ec:	dec00c04 	addi	sp,sp,48
8110c9f0:	f800283a 	ret
8110c9f4:	800b883a 	mov	r5,r16
8110c9f8:	a809883a 	mov	r4,r21
8110c9fc:	110a4b40 	call	8110a4b4 <__swsetup_r>
8110ca00:	1000eb1e 	bne	r2,zero,8110cdb0 <__sfvwrite_r+0x4a4>
8110ca04:	80c0030b 	ldhu	r3,12(r16)
8110ca08:	a4400017 	ldw	r17,0(r20)
8110ca0c:	1880008c 	andi	r2,r3,2
8110ca10:	103fd61e 	bne	r2,zero,8110c96c <__reset+0xfb0ec96c>
8110ca14:	1880004c 	andi	r2,r3,1
8110ca18:	10003f1e 	bne	r2,zero,8110cb18 <__sfvwrite_r+0x20c>
8110ca1c:	0039883a 	mov	fp,zero
8110ca20:	0025883a 	mov	r18,zero
8110ca24:	90001a26 	beq	r18,zero,8110ca90 <__sfvwrite_r+0x184>
8110ca28:	1880800c 	andi	r2,r3,512
8110ca2c:	84c00217 	ldw	r19,8(r16)
8110ca30:	10002126 	beq	r2,zero,8110cab8 <__sfvwrite_r+0x1ac>
8110ca34:	982f883a 	mov	r23,r19
8110ca38:	94c09336 	bltu	r18,r19,8110cc88 <__sfvwrite_r+0x37c>
8110ca3c:	1881200c 	andi	r2,r3,1152
8110ca40:	10009e1e 	bne	r2,zero,8110ccbc <__sfvwrite_r+0x3b0>
8110ca44:	81000017 	ldw	r4,0(r16)
8110ca48:	b80d883a 	mov	r6,r23
8110ca4c:	e00b883a 	mov	r5,fp
8110ca50:	110dad80 	call	8110dad8 <memmove>
8110ca54:	80c00217 	ldw	r3,8(r16)
8110ca58:	81000017 	ldw	r4,0(r16)
8110ca5c:	9005883a 	mov	r2,r18
8110ca60:	1ce7c83a 	sub	r19,r3,r19
8110ca64:	25cf883a 	add	r7,r4,r23
8110ca68:	84c00215 	stw	r19,8(r16)
8110ca6c:	81c00015 	stw	r7,0(r16)
8110ca70:	a0c00217 	ldw	r3,8(r20)
8110ca74:	e0b9883a 	add	fp,fp,r2
8110ca78:	90a5c83a 	sub	r18,r18,r2
8110ca7c:	18a7c83a 	sub	r19,r3,r2
8110ca80:	a4c00215 	stw	r19,8(r20)
8110ca84:	983fce26 	beq	r19,zero,8110c9c0 <__reset+0xfb0ec9c0>
8110ca88:	80c0030b 	ldhu	r3,12(r16)
8110ca8c:	903fe61e 	bne	r18,zero,8110ca28 <__reset+0xfb0eca28>
8110ca90:	8f000017 	ldw	fp,0(r17)
8110ca94:	8c800117 	ldw	r18,4(r17)
8110ca98:	8c400204 	addi	r17,r17,8
8110ca9c:	003fe106 	br	8110ca24 <__reset+0xfb0eca24>
8110caa0:	8cc00017 	ldw	r19,0(r17)
8110caa4:	8c800117 	ldw	r18,4(r17)
8110caa8:	8c400204 	addi	r17,r17,8
8110caac:	003fb306 	br	8110c97c <__reset+0xfb0ec97c>
8110cab0:	0005883a 	mov	r2,zero
8110cab4:	f800283a 	ret
8110cab8:	81000017 	ldw	r4,0(r16)
8110cabc:	80800417 	ldw	r2,16(r16)
8110cac0:	11005736 	bltu	r2,r4,8110cc20 <__sfvwrite_r+0x314>
8110cac4:	85c00517 	ldw	r23,20(r16)
8110cac8:	95c05536 	bltu	r18,r23,8110cc20 <__sfvwrite_r+0x314>
8110cacc:	00a00034 	movhi	r2,32768
8110cad0:	10bfffc4 	addi	r2,r2,-1
8110cad4:	9009883a 	mov	r4,r18
8110cad8:	1480012e 	bgeu	r2,r18,8110cae0 <__sfvwrite_r+0x1d4>
8110cadc:	1009883a 	mov	r4,r2
8110cae0:	b80b883a 	mov	r5,r23
8110cae4:	11121300 	call	81112130 <__divsi3>
8110cae8:	15cf383a 	mul	r7,r2,r23
8110caec:	81400717 	ldw	r5,28(r16)
8110caf0:	80800917 	ldw	r2,36(r16)
8110caf4:	e00d883a 	mov	r6,fp
8110caf8:	a809883a 	mov	r4,r21
8110cafc:	103ee83a 	callr	r2
8110cb00:	00bfdb16 	blt	zero,r2,8110ca70 <__reset+0xfb0eca70>
8110cb04:	8080030b 	ldhu	r2,12(r16)
8110cb08:	10801014 	ori	r2,r2,64
8110cb0c:	8080030d 	sth	r2,12(r16)
8110cb10:	00bfffc4 	movi	r2,-1
8110cb14:	003fab06 	br	8110c9c4 <__reset+0xfb0ec9c4>
8110cb18:	0027883a 	mov	r19,zero
8110cb1c:	0011883a 	mov	r8,zero
8110cb20:	0039883a 	mov	fp,zero
8110cb24:	0025883a 	mov	r18,zero
8110cb28:	90001f26 	beq	r18,zero,8110cba8 <__sfvwrite_r+0x29c>
8110cb2c:	40005a26 	beq	r8,zero,8110cc98 <__sfvwrite_r+0x38c>
8110cb30:	982d883a 	mov	r22,r19
8110cb34:	94c0012e 	bgeu	r18,r19,8110cb3c <__sfvwrite_r+0x230>
8110cb38:	902d883a 	mov	r22,r18
8110cb3c:	81000017 	ldw	r4,0(r16)
8110cb40:	80800417 	ldw	r2,16(r16)
8110cb44:	b02f883a 	mov	r23,r22
8110cb48:	81c00517 	ldw	r7,20(r16)
8110cb4c:	1100032e 	bgeu	r2,r4,8110cb5c <__sfvwrite_r+0x250>
8110cb50:	80c00217 	ldw	r3,8(r16)
8110cb54:	38c7883a 	add	r3,r7,r3
8110cb58:	1d801816 	blt	r3,r22,8110cbbc <__sfvwrite_r+0x2b0>
8110cb5c:	b1c03e16 	blt	r22,r7,8110cc58 <__sfvwrite_r+0x34c>
8110cb60:	80800917 	ldw	r2,36(r16)
8110cb64:	81400717 	ldw	r5,28(r16)
8110cb68:	e00d883a 	mov	r6,fp
8110cb6c:	da000115 	stw	r8,4(sp)
8110cb70:	a809883a 	mov	r4,r21
8110cb74:	103ee83a 	callr	r2
8110cb78:	102f883a 	mov	r23,r2
8110cb7c:	da000117 	ldw	r8,4(sp)
8110cb80:	00bfe00e 	bge	zero,r2,8110cb04 <__reset+0xfb0ecb04>
8110cb84:	9de7c83a 	sub	r19,r19,r23
8110cb88:	98001f26 	beq	r19,zero,8110cc08 <__sfvwrite_r+0x2fc>
8110cb8c:	a0800217 	ldw	r2,8(r20)
8110cb90:	e5f9883a 	add	fp,fp,r23
8110cb94:	95e5c83a 	sub	r18,r18,r23
8110cb98:	15efc83a 	sub	r23,r2,r23
8110cb9c:	a5c00215 	stw	r23,8(r20)
8110cba0:	b83f8726 	beq	r23,zero,8110c9c0 <__reset+0xfb0ec9c0>
8110cba4:	903fe11e 	bne	r18,zero,8110cb2c <__reset+0xfb0ecb2c>
8110cba8:	8f000017 	ldw	fp,0(r17)
8110cbac:	8c800117 	ldw	r18,4(r17)
8110cbb0:	0011883a 	mov	r8,zero
8110cbb4:	8c400204 	addi	r17,r17,8
8110cbb8:	003fdb06 	br	8110cb28 <__reset+0xfb0ecb28>
8110cbbc:	180d883a 	mov	r6,r3
8110cbc0:	e00b883a 	mov	r5,fp
8110cbc4:	da000115 	stw	r8,4(sp)
8110cbc8:	d8c00015 	stw	r3,0(sp)
8110cbcc:	110dad80 	call	8110dad8 <memmove>
8110cbd0:	d8c00017 	ldw	r3,0(sp)
8110cbd4:	80800017 	ldw	r2,0(r16)
8110cbd8:	800b883a 	mov	r5,r16
8110cbdc:	a809883a 	mov	r4,r21
8110cbe0:	10c5883a 	add	r2,r2,r3
8110cbe4:	80800015 	stw	r2,0(r16)
8110cbe8:	d8c00015 	stw	r3,0(sp)
8110cbec:	110c0ac0 	call	8110c0ac <_fflush_r>
8110cbf0:	d8c00017 	ldw	r3,0(sp)
8110cbf4:	da000117 	ldw	r8,4(sp)
8110cbf8:	103fc21e 	bne	r2,zero,8110cb04 <__reset+0xfb0ecb04>
8110cbfc:	182f883a 	mov	r23,r3
8110cc00:	9de7c83a 	sub	r19,r19,r23
8110cc04:	983fe11e 	bne	r19,zero,8110cb8c <__reset+0xfb0ecb8c>
8110cc08:	800b883a 	mov	r5,r16
8110cc0c:	a809883a 	mov	r4,r21
8110cc10:	110c0ac0 	call	8110c0ac <_fflush_r>
8110cc14:	103fbb1e 	bne	r2,zero,8110cb04 <__reset+0xfb0ecb04>
8110cc18:	0011883a 	mov	r8,zero
8110cc1c:	003fdb06 	br	8110cb8c <__reset+0xfb0ecb8c>
8110cc20:	94c0012e 	bgeu	r18,r19,8110cc28 <__sfvwrite_r+0x31c>
8110cc24:	9027883a 	mov	r19,r18
8110cc28:	980d883a 	mov	r6,r19
8110cc2c:	e00b883a 	mov	r5,fp
8110cc30:	110dad80 	call	8110dad8 <memmove>
8110cc34:	80800217 	ldw	r2,8(r16)
8110cc38:	80c00017 	ldw	r3,0(r16)
8110cc3c:	14c5c83a 	sub	r2,r2,r19
8110cc40:	1cc7883a 	add	r3,r3,r19
8110cc44:	80800215 	stw	r2,8(r16)
8110cc48:	80c00015 	stw	r3,0(r16)
8110cc4c:	10004326 	beq	r2,zero,8110cd5c <__sfvwrite_r+0x450>
8110cc50:	9805883a 	mov	r2,r19
8110cc54:	003f8606 	br	8110ca70 <__reset+0xfb0eca70>
8110cc58:	b00d883a 	mov	r6,r22
8110cc5c:	e00b883a 	mov	r5,fp
8110cc60:	da000115 	stw	r8,4(sp)
8110cc64:	110dad80 	call	8110dad8 <memmove>
8110cc68:	80800217 	ldw	r2,8(r16)
8110cc6c:	80c00017 	ldw	r3,0(r16)
8110cc70:	da000117 	ldw	r8,4(sp)
8110cc74:	1585c83a 	sub	r2,r2,r22
8110cc78:	1dad883a 	add	r22,r3,r22
8110cc7c:	80800215 	stw	r2,8(r16)
8110cc80:	85800015 	stw	r22,0(r16)
8110cc84:	003fbf06 	br	8110cb84 <__reset+0xfb0ecb84>
8110cc88:	81000017 	ldw	r4,0(r16)
8110cc8c:	9027883a 	mov	r19,r18
8110cc90:	902f883a 	mov	r23,r18
8110cc94:	003f6c06 	br	8110ca48 <__reset+0xfb0eca48>
8110cc98:	900d883a 	mov	r6,r18
8110cc9c:	01400284 	movi	r5,10
8110cca0:	e009883a 	mov	r4,fp
8110cca4:	110d9f40 	call	8110d9f4 <memchr>
8110cca8:	10003e26 	beq	r2,zero,8110cda4 <__sfvwrite_r+0x498>
8110ccac:	10800044 	addi	r2,r2,1
8110ccb0:	1727c83a 	sub	r19,r2,fp
8110ccb4:	02000044 	movi	r8,1
8110ccb8:	003f9d06 	br	8110cb30 <__reset+0xfb0ecb30>
8110ccbc:	80800517 	ldw	r2,20(r16)
8110ccc0:	81400417 	ldw	r5,16(r16)
8110ccc4:	81c00017 	ldw	r7,0(r16)
8110ccc8:	10a7883a 	add	r19,r2,r2
8110cccc:	9885883a 	add	r2,r19,r2
8110ccd0:	1026d7fa 	srli	r19,r2,31
8110ccd4:	396dc83a 	sub	r22,r7,r5
8110ccd8:	b1000044 	addi	r4,r22,1
8110ccdc:	9885883a 	add	r2,r19,r2
8110cce0:	1027d07a 	srai	r19,r2,1
8110cce4:	2485883a 	add	r2,r4,r18
8110cce8:	980d883a 	mov	r6,r19
8110ccec:	9880022e 	bgeu	r19,r2,8110ccf8 <__sfvwrite_r+0x3ec>
8110ccf0:	1027883a 	mov	r19,r2
8110ccf4:	100d883a 	mov	r6,r2
8110ccf8:	18c1000c 	andi	r3,r3,1024
8110ccfc:	18001c26 	beq	r3,zero,8110cd70 <__sfvwrite_r+0x464>
8110cd00:	300b883a 	mov	r5,r6
8110cd04:	a809883a 	mov	r4,r21
8110cd08:	110d1e80 	call	8110d1e8 <_malloc_r>
8110cd0c:	102f883a 	mov	r23,r2
8110cd10:	10002926 	beq	r2,zero,8110cdb8 <__sfvwrite_r+0x4ac>
8110cd14:	81400417 	ldw	r5,16(r16)
8110cd18:	b00d883a 	mov	r6,r22
8110cd1c:	1009883a 	mov	r4,r2
8110cd20:	1107ea40 	call	81107ea4 <memcpy>
8110cd24:	8080030b 	ldhu	r2,12(r16)
8110cd28:	00fedfc4 	movi	r3,-1153
8110cd2c:	10c4703a 	and	r2,r2,r3
8110cd30:	10802014 	ori	r2,r2,128
8110cd34:	8080030d 	sth	r2,12(r16)
8110cd38:	bd89883a 	add	r4,r23,r22
8110cd3c:	9d8fc83a 	sub	r7,r19,r22
8110cd40:	85c00415 	stw	r23,16(r16)
8110cd44:	84c00515 	stw	r19,20(r16)
8110cd48:	81000015 	stw	r4,0(r16)
8110cd4c:	9027883a 	mov	r19,r18
8110cd50:	81c00215 	stw	r7,8(r16)
8110cd54:	902f883a 	mov	r23,r18
8110cd58:	003f3b06 	br	8110ca48 <__reset+0xfb0eca48>
8110cd5c:	800b883a 	mov	r5,r16
8110cd60:	a809883a 	mov	r4,r21
8110cd64:	110c0ac0 	call	8110c0ac <_fflush_r>
8110cd68:	103fb926 	beq	r2,zero,8110cc50 <__reset+0xfb0ecc50>
8110cd6c:	003f6506 	br	8110cb04 <__reset+0xfb0ecb04>
8110cd70:	a809883a 	mov	r4,r21
8110cd74:	110eec00 	call	8110eec0 <_realloc_r>
8110cd78:	102f883a 	mov	r23,r2
8110cd7c:	103fee1e 	bne	r2,zero,8110cd38 <__reset+0xfb0ecd38>
8110cd80:	81400417 	ldw	r5,16(r16)
8110cd84:	a809883a 	mov	r4,r21
8110cd88:	110c5fc0 	call	8110c5fc <_free_r>
8110cd8c:	8080030b 	ldhu	r2,12(r16)
8110cd90:	00ffdfc4 	movi	r3,-129
8110cd94:	1884703a 	and	r2,r3,r2
8110cd98:	00c00304 	movi	r3,12
8110cd9c:	a8c00015 	stw	r3,0(r21)
8110cda0:	003f5906 	br	8110cb08 <__reset+0xfb0ecb08>
8110cda4:	94c00044 	addi	r19,r18,1
8110cda8:	02000044 	movi	r8,1
8110cdac:	003f6006 	br	8110cb30 <__reset+0xfb0ecb30>
8110cdb0:	00bfffc4 	movi	r2,-1
8110cdb4:	003f0306 	br	8110c9c4 <__reset+0xfb0ec9c4>
8110cdb8:	00800304 	movi	r2,12
8110cdbc:	a8800015 	stw	r2,0(r21)
8110cdc0:	8080030b 	ldhu	r2,12(r16)
8110cdc4:	003f5006 	br	8110cb08 <__reset+0xfb0ecb08>

8110cdc8 <_fwalk>:
8110cdc8:	defff704 	addi	sp,sp,-36
8110cdcc:	dd000415 	stw	r20,16(sp)
8110cdd0:	dfc00815 	stw	ra,32(sp)
8110cdd4:	ddc00715 	stw	r23,28(sp)
8110cdd8:	dd800615 	stw	r22,24(sp)
8110cddc:	dd400515 	stw	r21,20(sp)
8110cde0:	dcc00315 	stw	r19,12(sp)
8110cde4:	dc800215 	stw	r18,8(sp)
8110cde8:	dc400115 	stw	r17,4(sp)
8110cdec:	dc000015 	stw	r16,0(sp)
8110cdf0:	2500b804 	addi	r20,r4,736
8110cdf4:	a0002326 	beq	r20,zero,8110ce84 <_fwalk+0xbc>
8110cdf8:	282b883a 	mov	r21,r5
8110cdfc:	002f883a 	mov	r23,zero
8110ce00:	05800044 	movi	r22,1
8110ce04:	04ffffc4 	movi	r19,-1
8110ce08:	a4400117 	ldw	r17,4(r20)
8110ce0c:	a4800217 	ldw	r18,8(r20)
8110ce10:	8c7fffc4 	addi	r17,r17,-1
8110ce14:	88000d16 	blt	r17,zero,8110ce4c <_fwalk+0x84>
8110ce18:	94000304 	addi	r16,r18,12
8110ce1c:	94800384 	addi	r18,r18,14
8110ce20:	8080000b 	ldhu	r2,0(r16)
8110ce24:	8c7fffc4 	addi	r17,r17,-1
8110ce28:	813ffd04 	addi	r4,r16,-12
8110ce2c:	b080042e 	bgeu	r22,r2,8110ce40 <_fwalk+0x78>
8110ce30:	9080000f 	ldh	r2,0(r18)
8110ce34:	14c00226 	beq	r2,r19,8110ce40 <_fwalk+0x78>
8110ce38:	a83ee83a 	callr	r21
8110ce3c:	b8aeb03a 	or	r23,r23,r2
8110ce40:	84001a04 	addi	r16,r16,104
8110ce44:	94801a04 	addi	r18,r18,104
8110ce48:	8cfff51e 	bne	r17,r19,8110ce20 <__reset+0xfb0ece20>
8110ce4c:	a5000017 	ldw	r20,0(r20)
8110ce50:	a03fed1e 	bne	r20,zero,8110ce08 <__reset+0xfb0ece08>
8110ce54:	b805883a 	mov	r2,r23
8110ce58:	dfc00817 	ldw	ra,32(sp)
8110ce5c:	ddc00717 	ldw	r23,28(sp)
8110ce60:	dd800617 	ldw	r22,24(sp)
8110ce64:	dd400517 	ldw	r21,20(sp)
8110ce68:	dd000417 	ldw	r20,16(sp)
8110ce6c:	dcc00317 	ldw	r19,12(sp)
8110ce70:	dc800217 	ldw	r18,8(sp)
8110ce74:	dc400117 	ldw	r17,4(sp)
8110ce78:	dc000017 	ldw	r16,0(sp)
8110ce7c:	dec00904 	addi	sp,sp,36
8110ce80:	f800283a 	ret
8110ce84:	002f883a 	mov	r23,zero
8110ce88:	003ff206 	br	8110ce54 <__reset+0xfb0ece54>

8110ce8c <_fwalk_reent>:
8110ce8c:	defff704 	addi	sp,sp,-36
8110ce90:	dd000415 	stw	r20,16(sp)
8110ce94:	dfc00815 	stw	ra,32(sp)
8110ce98:	ddc00715 	stw	r23,28(sp)
8110ce9c:	dd800615 	stw	r22,24(sp)
8110cea0:	dd400515 	stw	r21,20(sp)
8110cea4:	dcc00315 	stw	r19,12(sp)
8110cea8:	dc800215 	stw	r18,8(sp)
8110ceac:	dc400115 	stw	r17,4(sp)
8110ceb0:	dc000015 	stw	r16,0(sp)
8110ceb4:	2500b804 	addi	r20,r4,736
8110ceb8:	a0002326 	beq	r20,zero,8110cf48 <_fwalk_reent+0xbc>
8110cebc:	282b883a 	mov	r21,r5
8110cec0:	2027883a 	mov	r19,r4
8110cec4:	002f883a 	mov	r23,zero
8110cec8:	05800044 	movi	r22,1
8110cecc:	04bfffc4 	movi	r18,-1
8110ced0:	a4400117 	ldw	r17,4(r20)
8110ced4:	a4000217 	ldw	r16,8(r20)
8110ced8:	8c7fffc4 	addi	r17,r17,-1
8110cedc:	88000c16 	blt	r17,zero,8110cf10 <_fwalk_reent+0x84>
8110cee0:	84000304 	addi	r16,r16,12
8110cee4:	8080000b 	ldhu	r2,0(r16)
8110cee8:	8c7fffc4 	addi	r17,r17,-1
8110ceec:	817ffd04 	addi	r5,r16,-12
8110cef0:	b080052e 	bgeu	r22,r2,8110cf08 <_fwalk_reent+0x7c>
8110cef4:	8080008f 	ldh	r2,2(r16)
8110cef8:	9809883a 	mov	r4,r19
8110cefc:	14800226 	beq	r2,r18,8110cf08 <_fwalk_reent+0x7c>
8110cf00:	a83ee83a 	callr	r21
8110cf04:	b8aeb03a 	or	r23,r23,r2
8110cf08:	84001a04 	addi	r16,r16,104
8110cf0c:	8cbff51e 	bne	r17,r18,8110cee4 <__reset+0xfb0ecee4>
8110cf10:	a5000017 	ldw	r20,0(r20)
8110cf14:	a03fee1e 	bne	r20,zero,8110ced0 <__reset+0xfb0eced0>
8110cf18:	b805883a 	mov	r2,r23
8110cf1c:	dfc00817 	ldw	ra,32(sp)
8110cf20:	ddc00717 	ldw	r23,28(sp)
8110cf24:	dd800617 	ldw	r22,24(sp)
8110cf28:	dd400517 	ldw	r21,20(sp)
8110cf2c:	dd000417 	ldw	r20,16(sp)
8110cf30:	dcc00317 	ldw	r19,12(sp)
8110cf34:	dc800217 	ldw	r18,8(sp)
8110cf38:	dc400117 	ldw	r17,4(sp)
8110cf3c:	dc000017 	ldw	r16,0(sp)
8110cf40:	dec00904 	addi	sp,sp,36
8110cf44:	f800283a 	ret
8110cf48:	002f883a 	mov	r23,zero
8110cf4c:	003ff206 	br	8110cf18 <__reset+0xfb0ecf18>

8110cf50 <_setlocale_r>:
8110cf50:	30001b26 	beq	r6,zero,8110cfc0 <_setlocale_r+0x70>
8110cf54:	016044b4 	movhi	r5,33042
8110cf58:	defffe04 	addi	sp,sp,-8
8110cf5c:	296ad804 	addi	r5,r5,-21664
8110cf60:	3009883a 	mov	r4,r6
8110cf64:	dc000015 	stw	r16,0(sp)
8110cf68:	dfc00115 	stw	ra,4(sp)
8110cf6c:	3021883a 	mov	r16,r6
8110cf70:	110f6280 	call	8110f628 <strcmp>
8110cf74:	1000061e 	bne	r2,zero,8110cf90 <_setlocale_r+0x40>
8110cf78:	00a044b4 	movhi	r2,33042
8110cf7c:	10aad704 	addi	r2,r2,-21668
8110cf80:	dfc00117 	ldw	ra,4(sp)
8110cf84:	dc000017 	ldw	r16,0(sp)
8110cf88:	dec00204 	addi	sp,sp,8
8110cf8c:	f800283a 	ret
8110cf90:	016044b4 	movhi	r5,33042
8110cf94:	296ad704 	addi	r5,r5,-21668
8110cf98:	8009883a 	mov	r4,r16
8110cf9c:	110f6280 	call	8110f628 <strcmp>
8110cfa0:	103ff526 	beq	r2,zero,8110cf78 <__reset+0xfb0ecf78>
8110cfa4:	016044b4 	movhi	r5,33042
8110cfa8:	296ac204 	addi	r5,r5,-21752
8110cfac:	8009883a 	mov	r4,r16
8110cfb0:	110f6280 	call	8110f628 <strcmp>
8110cfb4:	103ff026 	beq	r2,zero,8110cf78 <__reset+0xfb0ecf78>
8110cfb8:	0005883a 	mov	r2,zero
8110cfbc:	003ff006 	br	8110cf80 <__reset+0xfb0ecf80>
8110cfc0:	00a044b4 	movhi	r2,33042
8110cfc4:	10aad704 	addi	r2,r2,-21668
8110cfc8:	f800283a 	ret

8110cfcc <__locale_charset>:
8110cfcc:	00a044b4 	movhi	r2,33042
8110cfd0:	10acd804 	addi	r2,r2,-19616
8110cfd4:	f800283a 	ret

8110cfd8 <__locale_mb_cur_max>:
8110cfd8:	00a044b4 	movhi	r2,33042
8110cfdc:	10b2a404 	addi	r2,r2,-13680
8110cfe0:	10800017 	ldw	r2,0(r2)
8110cfe4:	f800283a 	ret

8110cfe8 <__locale_msgcharset>:
8110cfe8:	00a044b4 	movhi	r2,33042
8110cfec:	10acd004 	addi	r2,r2,-19648
8110cff0:	f800283a 	ret

8110cff4 <__locale_cjk_lang>:
8110cff4:	0005883a 	mov	r2,zero
8110cff8:	f800283a 	ret

8110cffc <_localeconv_r>:
8110cffc:	00a044b4 	movhi	r2,33042
8110d000:	10ace004 	addi	r2,r2,-19584
8110d004:	f800283a 	ret

8110d008 <setlocale>:
8110d008:	00a044b4 	movhi	r2,33042
8110d00c:	10b2a304 	addi	r2,r2,-13684
8110d010:	280d883a 	mov	r6,r5
8110d014:	200b883a 	mov	r5,r4
8110d018:	11000017 	ldw	r4,0(r2)
8110d01c:	110cf501 	jmpi	8110cf50 <_setlocale_r>

8110d020 <localeconv>:
8110d020:	00a044b4 	movhi	r2,33042
8110d024:	10ace004 	addi	r2,r2,-19584
8110d028:	f800283a 	ret

8110d02c <__smakebuf_r>:
8110d02c:	2880030b 	ldhu	r2,12(r5)
8110d030:	10c0008c 	andi	r3,r2,2
8110d034:	1800411e 	bne	r3,zero,8110d13c <__smakebuf_r+0x110>
8110d038:	deffec04 	addi	sp,sp,-80
8110d03c:	dc000f15 	stw	r16,60(sp)
8110d040:	2821883a 	mov	r16,r5
8110d044:	2940038f 	ldh	r5,14(r5)
8110d048:	dc401015 	stw	r17,64(sp)
8110d04c:	dfc01315 	stw	ra,76(sp)
8110d050:	dcc01215 	stw	r19,72(sp)
8110d054:	dc801115 	stw	r18,68(sp)
8110d058:	2023883a 	mov	r17,r4
8110d05c:	28001c16 	blt	r5,zero,8110d0d0 <__smakebuf_r+0xa4>
8110d060:	d80d883a 	mov	r6,sp
8110d064:	11113280 	call	81111328 <_fstat_r>
8110d068:	10001816 	blt	r2,zero,8110d0cc <__smakebuf_r+0xa0>
8110d06c:	d8800117 	ldw	r2,4(sp)
8110d070:	00e00014 	movui	r3,32768
8110d074:	10bc000c 	andi	r2,r2,61440
8110d078:	14c80020 	cmpeqi	r19,r2,8192
8110d07c:	10c03726 	beq	r2,r3,8110d15c <__smakebuf_r+0x130>
8110d080:	80c0030b 	ldhu	r3,12(r16)
8110d084:	18c20014 	ori	r3,r3,2048
8110d088:	80c0030d 	sth	r3,12(r16)
8110d08c:	00c80004 	movi	r3,8192
8110d090:	10c0521e 	bne	r2,r3,8110d1dc <__smakebuf_r+0x1b0>
8110d094:	8140038f 	ldh	r5,14(r16)
8110d098:	8809883a 	mov	r4,r17
8110d09c:	11113840 	call	81111384 <_isatty_r>
8110d0a0:	10004c26 	beq	r2,zero,8110d1d4 <__smakebuf_r+0x1a8>
8110d0a4:	8080030b 	ldhu	r2,12(r16)
8110d0a8:	80c010c4 	addi	r3,r16,67
8110d0ac:	80c00015 	stw	r3,0(r16)
8110d0b0:	10800054 	ori	r2,r2,1
8110d0b4:	8080030d 	sth	r2,12(r16)
8110d0b8:	00800044 	movi	r2,1
8110d0bc:	80c00415 	stw	r3,16(r16)
8110d0c0:	80800515 	stw	r2,20(r16)
8110d0c4:	04810004 	movi	r18,1024
8110d0c8:	00000706 	br	8110d0e8 <__smakebuf_r+0xbc>
8110d0cc:	8080030b 	ldhu	r2,12(r16)
8110d0d0:	10c0200c 	andi	r3,r2,128
8110d0d4:	18001f1e 	bne	r3,zero,8110d154 <__smakebuf_r+0x128>
8110d0d8:	04810004 	movi	r18,1024
8110d0dc:	10820014 	ori	r2,r2,2048
8110d0e0:	8080030d 	sth	r2,12(r16)
8110d0e4:	0027883a 	mov	r19,zero
8110d0e8:	900b883a 	mov	r5,r18
8110d0ec:	8809883a 	mov	r4,r17
8110d0f0:	110d1e80 	call	8110d1e8 <_malloc_r>
8110d0f4:	10002c26 	beq	r2,zero,8110d1a8 <__smakebuf_r+0x17c>
8110d0f8:	80c0030b 	ldhu	r3,12(r16)
8110d0fc:	01204474 	movhi	r4,33041
8110d100:	21305004 	addi	r4,r4,-16064
8110d104:	89000f15 	stw	r4,60(r17)
8110d108:	18c02014 	ori	r3,r3,128
8110d10c:	80c0030d 	sth	r3,12(r16)
8110d110:	80800015 	stw	r2,0(r16)
8110d114:	80800415 	stw	r2,16(r16)
8110d118:	84800515 	stw	r18,20(r16)
8110d11c:	98001a1e 	bne	r19,zero,8110d188 <__smakebuf_r+0x15c>
8110d120:	dfc01317 	ldw	ra,76(sp)
8110d124:	dcc01217 	ldw	r19,72(sp)
8110d128:	dc801117 	ldw	r18,68(sp)
8110d12c:	dc401017 	ldw	r17,64(sp)
8110d130:	dc000f17 	ldw	r16,60(sp)
8110d134:	dec01404 	addi	sp,sp,80
8110d138:	f800283a 	ret
8110d13c:	288010c4 	addi	r2,r5,67
8110d140:	28800015 	stw	r2,0(r5)
8110d144:	28800415 	stw	r2,16(r5)
8110d148:	00800044 	movi	r2,1
8110d14c:	28800515 	stw	r2,20(r5)
8110d150:	f800283a 	ret
8110d154:	04801004 	movi	r18,64
8110d158:	003fe006 	br	8110d0dc <__reset+0xfb0ed0dc>
8110d15c:	81000a17 	ldw	r4,40(r16)
8110d160:	00e04474 	movhi	r3,33041
8110d164:	18fd7104 	addi	r3,r3,-2620
8110d168:	20ffc51e 	bne	r4,r3,8110d080 <__reset+0xfb0ed080>
8110d16c:	8080030b 	ldhu	r2,12(r16)
8110d170:	04810004 	movi	r18,1024
8110d174:	84801315 	stw	r18,76(r16)
8110d178:	1484b03a 	or	r2,r2,r18
8110d17c:	8080030d 	sth	r2,12(r16)
8110d180:	0027883a 	mov	r19,zero
8110d184:	003fd806 	br	8110d0e8 <__reset+0xfb0ed0e8>
8110d188:	8140038f 	ldh	r5,14(r16)
8110d18c:	8809883a 	mov	r4,r17
8110d190:	11113840 	call	81111384 <_isatty_r>
8110d194:	103fe226 	beq	r2,zero,8110d120 <__reset+0xfb0ed120>
8110d198:	8080030b 	ldhu	r2,12(r16)
8110d19c:	10800054 	ori	r2,r2,1
8110d1a0:	8080030d 	sth	r2,12(r16)
8110d1a4:	003fde06 	br	8110d120 <__reset+0xfb0ed120>
8110d1a8:	8080030b 	ldhu	r2,12(r16)
8110d1ac:	10c0800c 	andi	r3,r2,512
8110d1b0:	183fdb1e 	bne	r3,zero,8110d120 <__reset+0xfb0ed120>
8110d1b4:	10800094 	ori	r2,r2,2
8110d1b8:	80c010c4 	addi	r3,r16,67
8110d1bc:	8080030d 	sth	r2,12(r16)
8110d1c0:	00800044 	movi	r2,1
8110d1c4:	80c00015 	stw	r3,0(r16)
8110d1c8:	80c00415 	stw	r3,16(r16)
8110d1cc:	80800515 	stw	r2,20(r16)
8110d1d0:	003fd306 	br	8110d120 <__reset+0xfb0ed120>
8110d1d4:	04810004 	movi	r18,1024
8110d1d8:	003fc306 	br	8110d0e8 <__reset+0xfb0ed0e8>
8110d1dc:	0027883a 	mov	r19,zero
8110d1e0:	04810004 	movi	r18,1024
8110d1e4:	003fc006 	br	8110d0e8 <__reset+0xfb0ed0e8>

8110d1e8 <_malloc_r>:
8110d1e8:	defff504 	addi	sp,sp,-44
8110d1ec:	dc800315 	stw	r18,12(sp)
8110d1f0:	dfc00a15 	stw	ra,40(sp)
8110d1f4:	df000915 	stw	fp,36(sp)
8110d1f8:	ddc00815 	stw	r23,32(sp)
8110d1fc:	dd800715 	stw	r22,28(sp)
8110d200:	dd400615 	stw	r21,24(sp)
8110d204:	dd000515 	stw	r20,20(sp)
8110d208:	dcc00415 	stw	r19,16(sp)
8110d20c:	dc400215 	stw	r17,8(sp)
8110d210:	dc000115 	stw	r16,4(sp)
8110d214:	288002c4 	addi	r2,r5,11
8110d218:	00c00584 	movi	r3,22
8110d21c:	2025883a 	mov	r18,r4
8110d220:	18807f2e 	bgeu	r3,r2,8110d420 <_malloc_r+0x238>
8110d224:	047ffe04 	movi	r17,-8
8110d228:	1462703a 	and	r17,r2,r17
8110d22c:	8800a316 	blt	r17,zero,8110d4bc <_malloc_r+0x2d4>
8110d230:	8940a236 	bltu	r17,r5,8110d4bc <_malloc_r+0x2d4>
8110d234:	11146800 	call	81114680 <__malloc_lock>
8110d238:	00807dc4 	movi	r2,503
8110d23c:	1441e92e 	bgeu	r2,r17,8110d9e4 <_malloc_r+0x7fc>
8110d240:	8804d27a 	srli	r2,r17,9
8110d244:	1000a126 	beq	r2,zero,8110d4cc <_malloc_r+0x2e4>
8110d248:	00c00104 	movi	r3,4
8110d24c:	18811e36 	bltu	r3,r2,8110d6c8 <_malloc_r+0x4e0>
8110d250:	8804d1ba 	srli	r2,r17,6
8110d254:	12000e44 	addi	r8,r2,57
8110d258:	11c00e04 	addi	r7,r2,56
8110d25c:	4209883a 	add	r4,r8,r8
8110d260:	04e044b4 	movhi	r19,33042
8110d264:	2109883a 	add	r4,r4,r4
8110d268:	9cecee04 	addi	r19,r19,-19528
8110d26c:	2109883a 	add	r4,r4,r4
8110d270:	9909883a 	add	r4,r19,r4
8110d274:	24000117 	ldw	r16,4(r4)
8110d278:	213ffe04 	addi	r4,r4,-8
8110d27c:	24009726 	beq	r4,r16,8110d4dc <_malloc_r+0x2f4>
8110d280:	80800117 	ldw	r2,4(r16)
8110d284:	01bfff04 	movi	r6,-4
8110d288:	014003c4 	movi	r5,15
8110d28c:	1184703a 	and	r2,r2,r6
8110d290:	1447c83a 	sub	r3,r2,r17
8110d294:	28c00716 	blt	r5,r3,8110d2b4 <_malloc_r+0xcc>
8110d298:	1800920e 	bge	r3,zero,8110d4e4 <_malloc_r+0x2fc>
8110d29c:	84000317 	ldw	r16,12(r16)
8110d2a0:	24008e26 	beq	r4,r16,8110d4dc <_malloc_r+0x2f4>
8110d2a4:	80800117 	ldw	r2,4(r16)
8110d2a8:	1184703a 	and	r2,r2,r6
8110d2ac:	1447c83a 	sub	r3,r2,r17
8110d2b0:	28fff90e 	bge	r5,r3,8110d298 <__reset+0xfb0ed298>
8110d2b4:	3809883a 	mov	r4,r7
8110d2b8:	01a044b4 	movhi	r6,33042
8110d2bc:	9c000417 	ldw	r16,16(r19)
8110d2c0:	31acee04 	addi	r6,r6,-19528
8110d2c4:	32000204 	addi	r8,r6,8
8110d2c8:	82013426 	beq	r16,r8,8110d79c <_malloc_r+0x5b4>
8110d2cc:	80c00117 	ldw	r3,4(r16)
8110d2d0:	00bfff04 	movi	r2,-4
8110d2d4:	188e703a 	and	r7,r3,r2
8110d2d8:	3c45c83a 	sub	r2,r7,r17
8110d2dc:	00c003c4 	movi	r3,15
8110d2e0:	18811f16 	blt	r3,r2,8110d760 <_malloc_r+0x578>
8110d2e4:	32000515 	stw	r8,20(r6)
8110d2e8:	32000415 	stw	r8,16(r6)
8110d2ec:	10007f0e 	bge	r2,zero,8110d4ec <_malloc_r+0x304>
8110d2f0:	00807fc4 	movi	r2,511
8110d2f4:	11c0fd36 	bltu	r2,r7,8110d6ec <_malloc_r+0x504>
8110d2f8:	3806d0fa 	srli	r3,r7,3
8110d2fc:	01c00044 	movi	r7,1
8110d300:	30800117 	ldw	r2,4(r6)
8110d304:	19400044 	addi	r5,r3,1
8110d308:	294b883a 	add	r5,r5,r5
8110d30c:	1807d0ba 	srai	r3,r3,2
8110d310:	294b883a 	add	r5,r5,r5
8110d314:	294b883a 	add	r5,r5,r5
8110d318:	298b883a 	add	r5,r5,r6
8110d31c:	38c6983a 	sll	r3,r7,r3
8110d320:	29c00017 	ldw	r7,0(r5)
8110d324:	2a7ffe04 	addi	r9,r5,-8
8110d328:	1886b03a 	or	r3,r3,r2
8110d32c:	82400315 	stw	r9,12(r16)
8110d330:	81c00215 	stw	r7,8(r16)
8110d334:	30c00115 	stw	r3,4(r6)
8110d338:	2c000015 	stw	r16,0(r5)
8110d33c:	3c000315 	stw	r16,12(r7)
8110d340:	2005d0ba 	srai	r2,r4,2
8110d344:	01400044 	movi	r5,1
8110d348:	288a983a 	sll	r5,r5,r2
8110d34c:	19406f36 	bltu	r3,r5,8110d50c <_malloc_r+0x324>
8110d350:	28c4703a 	and	r2,r5,r3
8110d354:	10000a1e 	bne	r2,zero,8110d380 <_malloc_r+0x198>
8110d358:	00bfff04 	movi	r2,-4
8110d35c:	294b883a 	add	r5,r5,r5
8110d360:	2088703a 	and	r4,r4,r2
8110d364:	28c4703a 	and	r2,r5,r3
8110d368:	21000104 	addi	r4,r4,4
8110d36c:	1000041e 	bne	r2,zero,8110d380 <_malloc_r+0x198>
8110d370:	294b883a 	add	r5,r5,r5
8110d374:	28c4703a 	and	r2,r5,r3
8110d378:	21000104 	addi	r4,r4,4
8110d37c:	103ffc26 	beq	r2,zero,8110d370 <__reset+0xfb0ed370>
8110d380:	02bfff04 	movi	r10,-4
8110d384:	024003c4 	movi	r9,15
8110d388:	21800044 	addi	r6,r4,1
8110d38c:	318d883a 	add	r6,r6,r6
8110d390:	318d883a 	add	r6,r6,r6
8110d394:	318d883a 	add	r6,r6,r6
8110d398:	998d883a 	add	r6,r19,r6
8110d39c:	333ffe04 	addi	r12,r6,-8
8110d3a0:	2017883a 	mov	r11,r4
8110d3a4:	31800104 	addi	r6,r6,4
8110d3a8:	34000017 	ldw	r16,0(r6)
8110d3ac:	31fffd04 	addi	r7,r6,-12
8110d3b0:	81c0041e 	bne	r16,r7,8110d3c4 <_malloc_r+0x1dc>
8110d3b4:	0000fb06 	br	8110d7a4 <_malloc_r+0x5bc>
8110d3b8:	1801030e 	bge	r3,zero,8110d7c8 <_malloc_r+0x5e0>
8110d3bc:	84000317 	ldw	r16,12(r16)
8110d3c0:	81c0f826 	beq	r16,r7,8110d7a4 <_malloc_r+0x5bc>
8110d3c4:	80800117 	ldw	r2,4(r16)
8110d3c8:	1284703a 	and	r2,r2,r10
8110d3cc:	1447c83a 	sub	r3,r2,r17
8110d3d0:	48fff90e 	bge	r9,r3,8110d3b8 <__reset+0xfb0ed3b8>
8110d3d4:	80800317 	ldw	r2,12(r16)
8110d3d8:	81000217 	ldw	r4,8(r16)
8110d3dc:	89400054 	ori	r5,r17,1
8110d3e0:	81400115 	stw	r5,4(r16)
8110d3e4:	20800315 	stw	r2,12(r4)
8110d3e8:	11000215 	stw	r4,8(r2)
8110d3ec:	8463883a 	add	r17,r16,r17
8110d3f0:	9c400515 	stw	r17,20(r19)
8110d3f4:	9c400415 	stw	r17,16(r19)
8110d3f8:	18800054 	ori	r2,r3,1
8110d3fc:	88800115 	stw	r2,4(r17)
8110d400:	8a000315 	stw	r8,12(r17)
8110d404:	8a000215 	stw	r8,8(r17)
8110d408:	88e3883a 	add	r17,r17,r3
8110d40c:	88c00015 	stw	r3,0(r17)
8110d410:	9009883a 	mov	r4,r18
8110d414:	11146a40 	call	811146a4 <__malloc_unlock>
8110d418:	80800204 	addi	r2,r16,8
8110d41c:	00001b06 	br	8110d48c <_malloc_r+0x2a4>
8110d420:	04400404 	movi	r17,16
8110d424:	89402536 	bltu	r17,r5,8110d4bc <_malloc_r+0x2d4>
8110d428:	11146800 	call	81114680 <__malloc_lock>
8110d42c:	00800184 	movi	r2,6
8110d430:	01000084 	movi	r4,2
8110d434:	04e044b4 	movhi	r19,33042
8110d438:	1085883a 	add	r2,r2,r2
8110d43c:	9cecee04 	addi	r19,r19,-19528
8110d440:	1085883a 	add	r2,r2,r2
8110d444:	9885883a 	add	r2,r19,r2
8110d448:	14000117 	ldw	r16,4(r2)
8110d44c:	10fffe04 	addi	r3,r2,-8
8110d450:	80c0d926 	beq	r16,r3,8110d7b8 <_malloc_r+0x5d0>
8110d454:	80c00117 	ldw	r3,4(r16)
8110d458:	81000317 	ldw	r4,12(r16)
8110d45c:	00bfff04 	movi	r2,-4
8110d460:	1884703a 	and	r2,r3,r2
8110d464:	81400217 	ldw	r5,8(r16)
8110d468:	8085883a 	add	r2,r16,r2
8110d46c:	10c00117 	ldw	r3,4(r2)
8110d470:	29000315 	stw	r4,12(r5)
8110d474:	21400215 	stw	r5,8(r4)
8110d478:	18c00054 	ori	r3,r3,1
8110d47c:	10c00115 	stw	r3,4(r2)
8110d480:	9009883a 	mov	r4,r18
8110d484:	11146a40 	call	811146a4 <__malloc_unlock>
8110d488:	80800204 	addi	r2,r16,8
8110d48c:	dfc00a17 	ldw	ra,40(sp)
8110d490:	df000917 	ldw	fp,36(sp)
8110d494:	ddc00817 	ldw	r23,32(sp)
8110d498:	dd800717 	ldw	r22,28(sp)
8110d49c:	dd400617 	ldw	r21,24(sp)
8110d4a0:	dd000517 	ldw	r20,20(sp)
8110d4a4:	dcc00417 	ldw	r19,16(sp)
8110d4a8:	dc800317 	ldw	r18,12(sp)
8110d4ac:	dc400217 	ldw	r17,8(sp)
8110d4b0:	dc000117 	ldw	r16,4(sp)
8110d4b4:	dec00b04 	addi	sp,sp,44
8110d4b8:	f800283a 	ret
8110d4bc:	00800304 	movi	r2,12
8110d4c0:	90800015 	stw	r2,0(r18)
8110d4c4:	0005883a 	mov	r2,zero
8110d4c8:	003ff006 	br	8110d48c <__reset+0xfb0ed48c>
8110d4cc:	01002004 	movi	r4,128
8110d4d0:	02001004 	movi	r8,64
8110d4d4:	01c00fc4 	movi	r7,63
8110d4d8:	003f6106 	br	8110d260 <__reset+0xfb0ed260>
8110d4dc:	4009883a 	mov	r4,r8
8110d4e0:	003f7506 	br	8110d2b8 <__reset+0xfb0ed2b8>
8110d4e4:	81000317 	ldw	r4,12(r16)
8110d4e8:	003fde06 	br	8110d464 <__reset+0xfb0ed464>
8110d4ec:	81c5883a 	add	r2,r16,r7
8110d4f0:	11400117 	ldw	r5,4(r2)
8110d4f4:	9009883a 	mov	r4,r18
8110d4f8:	29400054 	ori	r5,r5,1
8110d4fc:	11400115 	stw	r5,4(r2)
8110d500:	11146a40 	call	811146a4 <__malloc_unlock>
8110d504:	80800204 	addi	r2,r16,8
8110d508:	003fe006 	br	8110d48c <__reset+0xfb0ed48c>
8110d50c:	9c000217 	ldw	r16,8(r19)
8110d510:	00bfff04 	movi	r2,-4
8110d514:	85800117 	ldw	r22,4(r16)
8110d518:	b0ac703a 	and	r22,r22,r2
8110d51c:	b4400336 	bltu	r22,r17,8110d52c <_malloc_r+0x344>
8110d520:	b445c83a 	sub	r2,r22,r17
8110d524:	00c003c4 	movi	r3,15
8110d528:	18805d16 	blt	r3,r2,8110d6a0 <_malloc_r+0x4b8>
8110d52c:	05e044b4 	movhi	r23,33042
8110d530:	00a044b4 	movhi	r2,33042
8110d534:	10b2d804 	addi	r2,r2,-13472
8110d538:	bdf2a504 	addi	r23,r23,-13676
8110d53c:	15400017 	ldw	r21,0(r2)
8110d540:	b8c00017 	ldw	r3,0(r23)
8110d544:	00bfffc4 	movi	r2,-1
8110d548:	858d883a 	add	r6,r16,r22
8110d54c:	8d6b883a 	add	r21,r17,r21
8110d550:	1880ea26 	beq	r3,r2,8110d8fc <_malloc_r+0x714>
8110d554:	ad4403c4 	addi	r21,r21,4111
8110d558:	00bc0004 	movi	r2,-4096
8110d55c:	a8aa703a 	and	r21,r21,r2
8110d560:	a80b883a 	mov	r5,r21
8110d564:	9009883a 	mov	r4,r18
8110d568:	d9800015 	stw	r6,0(sp)
8110d56c:	110f4980 	call	8110f498 <_sbrk_r>
8110d570:	1029883a 	mov	r20,r2
8110d574:	00bfffc4 	movi	r2,-1
8110d578:	d9800017 	ldw	r6,0(sp)
8110d57c:	a080e826 	beq	r20,r2,8110d920 <_malloc_r+0x738>
8110d580:	a180a636 	bltu	r20,r6,8110d81c <_malloc_r+0x634>
8110d584:	072044b4 	movhi	fp,33042
8110d588:	e732e104 	addi	fp,fp,-13436
8110d58c:	e0800017 	ldw	r2,0(fp)
8110d590:	a887883a 	add	r3,r21,r2
8110d594:	e0c00015 	stw	r3,0(fp)
8110d598:	3500e626 	beq	r6,r20,8110d934 <_malloc_r+0x74c>
8110d59c:	b9000017 	ldw	r4,0(r23)
8110d5a0:	00bfffc4 	movi	r2,-1
8110d5a4:	2080ee26 	beq	r4,r2,8110d960 <_malloc_r+0x778>
8110d5a8:	a185c83a 	sub	r2,r20,r6
8110d5ac:	10c5883a 	add	r2,r2,r3
8110d5b0:	e0800015 	stw	r2,0(fp)
8110d5b4:	a0c001cc 	andi	r3,r20,7
8110d5b8:	1800bc26 	beq	r3,zero,8110d8ac <_malloc_r+0x6c4>
8110d5bc:	a0e9c83a 	sub	r20,r20,r3
8110d5c0:	00840204 	movi	r2,4104
8110d5c4:	a5000204 	addi	r20,r20,8
8110d5c8:	10c7c83a 	sub	r3,r2,r3
8110d5cc:	a545883a 	add	r2,r20,r21
8110d5d0:	1083ffcc 	andi	r2,r2,4095
8110d5d4:	18abc83a 	sub	r21,r3,r2
8110d5d8:	a80b883a 	mov	r5,r21
8110d5dc:	9009883a 	mov	r4,r18
8110d5e0:	110f4980 	call	8110f498 <_sbrk_r>
8110d5e4:	00ffffc4 	movi	r3,-1
8110d5e8:	10c0e126 	beq	r2,r3,8110d970 <_malloc_r+0x788>
8110d5ec:	1505c83a 	sub	r2,r2,r20
8110d5f0:	1545883a 	add	r2,r2,r21
8110d5f4:	10800054 	ori	r2,r2,1
8110d5f8:	e0c00017 	ldw	r3,0(fp)
8110d5fc:	9d000215 	stw	r20,8(r19)
8110d600:	a0800115 	stw	r2,4(r20)
8110d604:	a8c7883a 	add	r3,r21,r3
8110d608:	e0c00015 	stw	r3,0(fp)
8110d60c:	84c00e26 	beq	r16,r19,8110d648 <_malloc_r+0x460>
8110d610:	018003c4 	movi	r6,15
8110d614:	3580a72e 	bgeu	r6,r22,8110d8b4 <_malloc_r+0x6cc>
8110d618:	81400117 	ldw	r5,4(r16)
8110d61c:	013ffe04 	movi	r4,-8
8110d620:	b0bffd04 	addi	r2,r22,-12
8110d624:	1104703a 	and	r2,r2,r4
8110d628:	2900004c 	andi	r4,r5,1
8110d62c:	2088b03a 	or	r4,r4,r2
8110d630:	81000115 	stw	r4,4(r16)
8110d634:	01400144 	movi	r5,5
8110d638:	8089883a 	add	r4,r16,r2
8110d63c:	21400115 	stw	r5,4(r4)
8110d640:	21400215 	stw	r5,8(r4)
8110d644:	3080cd36 	bltu	r6,r2,8110d97c <_malloc_r+0x794>
8110d648:	00a044b4 	movhi	r2,33042
8110d64c:	10b2d704 	addi	r2,r2,-13476
8110d650:	11000017 	ldw	r4,0(r2)
8110d654:	20c0012e 	bgeu	r4,r3,8110d65c <_malloc_r+0x474>
8110d658:	10c00015 	stw	r3,0(r2)
8110d65c:	00a044b4 	movhi	r2,33042
8110d660:	10b2d604 	addi	r2,r2,-13480
8110d664:	11000017 	ldw	r4,0(r2)
8110d668:	9c000217 	ldw	r16,8(r19)
8110d66c:	20c0012e 	bgeu	r4,r3,8110d674 <_malloc_r+0x48c>
8110d670:	10c00015 	stw	r3,0(r2)
8110d674:	80c00117 	ldw	r3,4(r16)
8110d678:	00bfff04 	movi	r2,-4
8110d67c:	1886703a 	and	r3,r3,r2
8110d680:	1c45c83a 	sub	r2,r3,r17
8110d684:	1c400236 	bltu	r3,r17,8110d690 <_malloc_r+0x4a8>
8110d688:	00c003c4 	movi	r3,15
8110d68c:	18800416 	blt	r3,r2,8110d6a0 <_malloc_r+0x4b8>
8110d690:	9009883a 	mov	r4,r18
8110d694:	11146a40 	call	811146a4 <__malloc_unlock>
8110d698:	0005883a 	mov	r2,zero
8110d69c:	003f7b06 	br	8110d48c <__reset+0xfb0ed48c>
8110d6a0:	88c00054 	ori	r3,r17,1
8110d6a4:	80c00115 	stw	r3,4(r16)
8110d6a8:	8463883a 	add	r17,r16,r17
8110d6ac:	10800054 	ori	r2,r2,1
8110d6b0:	9c400215 	stw	r17,8(r19)
8110d6b4:	88800115 	stw	r2,4(r17)
8110d6b8:	9009883a 	mov	r4,r18
8110d6bc:	11146a40 	call	811146a4 <__malloc_unlock>
8110d6c0:	80800204 	addi	r2,r16,8
8110d6c4:	003f7106 	br	8110d48c <__reset+0xfb0ed48c>
8110d6c8:	00c00504 	movi	r3,20
8110d6cc:	18804a2e 	bgeu	r3,r2,8110d7f8 <_malloc_r+0x610>
8110d6d0:	00c01504 	movi	r3,84
8110d6d4:	18806e36 	bltu	r3,r2,8110d890 <_malloc_r+0x6a8>
8110d6d8:	8804d33a 	srli	r2,r17,12
8110d6dc:	12001bc4 	addi	r8,r2,111
8110d6e0:	11c01b84 	addi	r7,r2,110
8110d6e4:	4209883a 	add	r4,r8,r8
8110d6e8:	003edd06 	br	8110d260 <__reset+0xfb0ed260>
8110d6ec:	3804d27a 	srli	r2,r7,9
8110d6f0:	00c00104 	movi	r3,4
8110d6f4:	1880442e 	bgeu	r3,r2,8110d808 <_malloc_r+0x620>
8110d6f8:	00c00504 	movi	r3,20
8110d6fc:	18808136 	bltu	r3,r2,8110d904 <_malloc_r+0x71c>
8110d700:	11401704 	addi	r5,r2,92
8110d704:	10c016c4 	addi	r3,r2,91
8110d708:	294b883a 	add	r5,r5,r5
8110d70c:	294b883a 	add	r5,r5,r5
8110d710:	294b883a 	add	r5,r5,r5
8110d714:	994b883a 	add	r5,r19,r5
8110d718:	28800017 	ldw	r2,0(r5)
8110d71c:	01a044b4 	movhi	r6,33042
8110d720:	297ffe04 	addi	r5,r5,-8
8110d724:	31acee04 	addi	r6,r6,-19528
8110d728:	28806526 	beq	r5,r2,8110d8c0 <_malloc_r+0x6d8>
8110d72c:	01bfff04 	movi	r6,-4
8110d730:	10c00117 	ldw	r3,4(r2)
8110d734:	1986703a 	and	r3,r3,r6
8110d738:	38c0022e 	bgeu	r7,r3,8110d744 <_malloc_r+0x55c>
8110d73c:	10800217 	ldw	r2,8(r2)
8110d740:	28bffb1e 	bne	r5,r2,8110d730 <__reset+0xfb0ed730>
8110d744:	11400317 	ldw	r5,12(r2)
8110d748:	98c00117 	ldw	r3,4(r19)
8110d74c:	81400315 	stw	r5,12(r16)
8110d750:	80800215 	stw	r2,8(r16)
8110d754:	2c000215 	stw	r16,8(r5)
8110d758:	14000315 	stw	r16,12(r2)
8110d75c:	003ef806 	br	8110d340 <__reset+0xfb0ed340>
8110d760:	88c00054 	ori	r3,r17,1
8110d764:	80c00115 	stw	r3,4(r16)
8110d768:	8463883a 	add	r17,r16,r17
8110d76c:	34400515 	stw	r17,20(r6)
8110d770:	34400415 	stw	r17,16(r6)
8110d774:	10c00054 	ori	r3,r2,1
8110d778:	8a000315 	stw	r8,12(r17)
8110d77c:	8a000215 	stw	r8,8(r17)
8110d780:	88c00115 	stw	r3,4(r17)
8110d784:	88a3883a 	add	r17,r17,r2
8110d788:	88800015 	stw	r2,0(r17)
8110d78c:	9009883a 	mov	r4,r18
8110d790:	11146a40 	call	811146a4 <__malloc_unlock>
8110d794:	80800204 	addi	r2,r16,8
8110d798:	003f3c06 	br	8110d48c <__reset+0xfb0ed48c>
8110d79c:	30c00117 	ldw	r3,4(r6)
8110d7a0:	003ee706 	br	8110d340 <__reset+0xfb0ed340>
8110d7a4:	5ac00044 	addi	r11,r11,1
8110d7a8:	588000cc 	andi	r2,r11,3
8110d7ac:	31800204 	addi	r6,r6,8
8110d7b0:	103efd1e 	bne	r2,zero,8110d3a8 <__reset+0xfb0ed3a8>
8110d7b4:	00002406 	br	8110d848 <_malloc_r+0x660>
8110d7b8:	14000317 	ldw	r16,12(r2)
8110d7bc:	143f251e 	bne	r2,r16,8110d454 <__reset+0xfb0ed454>
8110d7c0:	21000084 	addi	r4,r4,2
8110d7c4:	003ebc06 	br	8110d2b8 <__reset+0xfb0ed2b8>
8110d7c8:	8085883a 	add	r2,r16,r2
8110d7cc:	10c00117 	ldw	r3,4(r2)
8110d7d0:	81000317 	ldw	r4,12(r16)
8110d7d4:	81400217 	ldw	r5,8(r16)
8110d7d8:	18c00054 	ori	r3,r3,1
8110d7dc:	10c00115 	stw	r3,4(r2)
8110d7e0:	29000315 	stw	r4,12(r5)
8110d7e4:	21400215 	stw	r5,8(r4)
8110d7e8:	9009883a 	mov	r4,r18
8110d7ec:	11146a40 	call	811146a4 <__malloc_unlock>
8110d7f0:	80800204 	addi	r2,r16,8
8110d7f4:	003f2506 	br	8110d48c <__reset+0xfb0ed48c>
8110d7f8:	12001704 	addi	r8,r2,92
8110d7fc:	11c016c4 	addi	r7,r2,91
8110d800:	4209883a 	add	r4,r8,r8
8110d804:	003e9606 	br	8110d260 <__reset+0xfb0ed260>
8110d808:	3804d1ba 	srli	r2,r7,6
8110d80c:	11400e44 	addi	r5,r2,57
8110d810:	10c00e04 	addi	r3,r2,56
8110d814:	294b883a 	add	r5,r5,r5
8110d818:	003fbc06 	br	8110d70c <__reset+0xfb0ed70c>
8110d81c:	84ff5926 	beq	r16,r19,8110d584 <__reset+0xfb0ed584>
8110d820:	00a044b4 	movhi	r2,33042
8110d824:	10acee04 	addi	r2,r2,-19528
8110d828:	14000217 	ldw	r16,8(r2)
8110d82c:	00bfff04 	movi	r2,-4
8110d830:	80c00117 	ldw	r3,4(r16)
8110d834:	1886703a 	and	r3,r3,r2
8110d838:	003f9106 	br	8110d680 <__reset+0xfb0ed680>
8110d83c:	60800217 	ldw	r2,8(r12)
8110d840:	213fffc4 	addi	r4,r4,-1
8110d844:	1300651e 	bne	r2,r12,8110d9dc <_malloc_r+0x7f4>
8110d848:	208000cc 	andi	r2,r4,3
8110d84c:	633ffe04 	addi	r12,r12,-8
8110d850:	103ffa1e 	bne	r2,zero,8110d83c <__reset+0xfb0ed83c>
8110d854:	98800117 	ldw	r2,4(r19)
8110d858:	0146303a 	nor	r3,zero,r5
8110d85c:	1884703a 	and	r2,r3,r2
8110d860:	98800115 	stw	r2,4(r19)
8110d864:	294b883a 	add	r5,r5,r5
8110d868:	117f2836 	bltu	r2,r5,8110d50c <__reset+0xfb0ed50c>
8110d86c:	283f2726 	beq	r5,zero,8110d50c <__reset+0xfb0ed50c>
8110d870:	2886703a 	and	r3,r5,r2
8110d874:	5809883a 	mov	r4,r11
8110d878:	183ec31e 	bne	r3,zero,8110d388 <__reset+0xfb0ed388>
8110d87c:	294b883a 	add	r5,r5,r5
8110d880:	2886703a 	and	r3,r5,r2
8110d884:	21000104 	addi	r4,r4,4
8110d888:	183ffc26 	beq	r3,zero,8110d87c <__reset+0xfb0ed87c>
8110d88c:	003ebe06 	br	8110d388 <__reset+0xfb0ed388>
8110d890:	00c05504 	movi	r3,340
8110d894:	18801236 	bltu	r3,r2,8110d8e0 <_malloc_r+0x6f8>
8110d898:	8804d3fa 	srli	r2,r17,15
8110d89c:	12001e04 	addi	r8,r2,120
8110d8a0:	11c01dc4 	addi	r7,r2,119
8110d8a4:	4209883a 	add	r4,r8,r8
8110d8a8:	003e6d06 	br	8110d260 <__reset+0xfb0ed260>
8110d8ac:	00c40004 	movi	r3,4096
8110d8b0:	003f4606 	br	8110d5cc <__reset+0xfb0ed5cc>
8110d8b4:	00800044 	movi	r2,1
8110d8b8:	a0800115 	stw	r2,4(r20)
8110d8bc:	003f7406 	br	8110d690 <__reset+0xfb0ed690>
8110d8c0:	1805d0ba 	srai	r2,r3,2
8110d8c4:	01c00044 	movi	r7,1
8110d8c8:	30c00117 	ldw	r3,4(r6)
8110d8cc:	388e983a 	sll	r7,r7,r2
8110d8d0:	2805883a 	mov	r2,r5
8110d8d4:	38c6b03a 	or	r3,r7,r3
8110d8d8:	30c00115 	stw	r3,4(r6)
8110d8dc:	003f9b06 	br	8110d74c <__reset+0xfb0ed74c>
8110d8e0:	00c15504 	movi	r3,1364
8110d8e4:	18801a36 	bltu	r3,r2,8110d950 <_malloc_r+0x768>
8110d8e8:	8804d4ba 	srli	r2,r17,18
8110d8ec:	12001f44 	addi	r8,r2,125
8110d8f0:	11c01f04 	addi	r7,r2,124
8110d8f4:	4209883a 	add	r4,r8,r8
8110d8f8:	003e5906 	br	8110d260 <__reset+0xfb0ed260>
8110d8fc:	ad400404 	addi	r21,r21,16
8110d900:	003f1706 	br	8110d560 <__reset+0xfb0ed560>
8110d904:	00c01504 	movi	r3,84
8110d908:	18802336 	bltu	r3,r2,8110d998 <_malloc_r+0x7b0>
8110d90c:	3804d33a 	srli	r2,r7,12
8110d910:	11401bc4 	addi	r5,r2,111
8110d914:	10c01b84 	addi	r3,r2,110
8110d918:	294b883a 	add	r5,r5,r5
8110d91c:	003f7b06 	br	8110d70c <__reset+0xfb0ed70c>
8110d920:	9c000217 	ldw	r16,8(r19)
8110d924:	00bfff04 	movi	r2,-4
8110d928:	80c00117 	ldw	r3,4(r16)
8110d92c:	1886703a 	and	r3,r3,r2
8110d930:	003f5306 	br	8110d680 <__reset+0xfb0ed680>
8110d934:	3083ffcc 	andi	r2,r6,4095
8110d938:	103f181e 	bne	r2,zero,8110d59c <__reset+0xfb0ed59c>
8110d93c:	99000217 	ldw	r4,8(r19)
8110d940:	b545883a 	add	r2,r22,r21
8110d944:	10800054 	ori	r2,r2,1
8110d948:	20800115 	stw	r2,4(r4)
8110d94c:	003f3e06 	br	8110d648 <__reset+0xfb0ed648>
8110d950:	01003f84 	movi	r4,254
8110d954:	02001fc4 	movi	r8,127
8110d958:	01c01f84 	movi	r7,126
8110d95c:	003e4006 	br	8110d260 <__reset+0xfb0ed260>
8110d960:	00a044b4 	movhi	r2,33042
8110d964:	10b2a504 	addi	r2,r2,-13676
8110d968:	15000015 	stw	r20,0(r2)
8110d96c:	003f1106 	br	8110d5b4 <__reset+0xfb0ed5b4>
8110d970:	00800044 	movi	r2,1
8110d974:	002b883a 	mov	r21,zero
8110d978:	003f1f06 	br	8110d5f8 <__reset+0xfb0ed5f8>
8110d97c:	81400204 	addi	r5,r16,8
8110d980:	9009883a 	mov	r4,r18
8110d984:	110c5fc0 	call	8110c5fc <_free_r>
8110d988:	00a044b4 	movhi	r2,33042
8110d98c:	10b2e104 	addi	r2,r2,-13436
8110d990:	10c00017 	ldw	r3,0(r2)
8110d994:	003f2c06 	br	8110d648 <__reset+0xfb0ed648>
8110d998:	00c05504 	movi	r3,340
8110d99c:	18800536 	bltu	r3,r2,8110d9b4 <_malloc_r+0x7cc>
8110d9a0:	3804d3fa 	srli	r2,r7,15
8110d9a4:	11401e04 	addi	r5,r2,120
8110d9a8:	10c01dc4 	addi	r3,r2,119
8110d9ac:	294b883a 	add	r5,r5,r5
8110d9b0:	003f5606 	br	8110d70c <__reset+0xfb0ed70c>
8110d9b4:	00c15504 	movi	r3,1364
8110d9b8:	18800536 	bltu	r3,r2,8110d9d0 <_malloc_r+0x7e8>
8110d9bc:	3804d4ba 	srli	r2,r7,18
8110d9c0:	11401f44 	addi	r5,r2,125
8110d9c4:	10c01f04 	addi	r3,r2,124
8110d9c8:	294b883a 	add	r5,r5,r5
8110d9cc:	003f4f06 	br	8110d70c <__reset+0xfb0ed70c>
8110d9d0:	01403f84 	movi	r5,254
8110d9d4:	00c01f84 	movi	r3,126
8110d9d8:	003f4c06 	br	8110d70c <__reset+0xfb0ed70c>
8110d9dc:	98800117 	ldw	r2,4(r19)
8110d9e0:	003fa006 	br	8110d864 <__reset+0xfb0ed864>
8110d9e4:	8808d0fa 	srli	r4,r17,3
8110d9e8:	20800044 	addi	r2,r4,1
8110d9ec:	1085883a 	add	r2,r2,r2
8110d9f0:	003e9006 	br	8110d434 <__reset+0xfb0ed434>

8110d9f4 <memchr>:
8110d9f4:	208000cc 	andi	r2,r4,3
8110d9f8:	280f883a 	mov	r7,r5
8110d9fc:	10003426 	beq	r2,zero,8110dad0 <memchr+0xdc>
8110da00:	30bfffc4 	addi	r2,r6,-1
8110da04:	30001a26 	beq	r6,zero,8110da70 <memchr+0x7c>
8110da08:	20c00003 	ldbu	r3,0(r4)
8110da0c:	29803fcc 	andi	r6,r5,255
8110da10:	30c0051e 	bne	r6,r3,8110da28 <memchr+0x34>
8110da14:	00001806 	br	8110da78 <memchr+0x84>
8110da18:	10001526 	beq	r2,zero,8110da70 <memchr+0x7c>
8110da1c:	20c00003 	ldbu	r3,0(r4)
8110da20:	10bfffc4 	addi	r2,r2,-1
8110da24:	30c01426 	beq	r6,r3,8110da78 <memchr+0x84>
8110da28:	21000044 	addi	r4,r4,1
8110da2c:	20c000cc 	andi	r3,r4,3
8110da30:	183ff91e 	bne	r3,zero,8110da18 <__reset+0xfb0eda18>
8110da34:	020000c4 	movi	r8,3
8110da38:	40801136 	bltu	r8,r2,8110da80 <memchr+0x8c>
8110da3c:	10000c26 	beq	r2,zero,8110da70 <memchr+0x7c>
8110da40:	20c00003 	ldbu	r3,0(r4)
8110da44:	29403fcc 	andi	r5,r5,255
8110da48:	28c00b26 	beq	r5,r3,8110da78 <memchr+0x84>
8110da4c:	20c00044 	addi	r3,r4,1
8110da50:	39803fcc 	andi	r6,r7,255
8110da54:	2089883a 	add	r4,r4,r2
8110da58:	00000306 	br	8110da68 <memchr+0x74>
8110da5c:	18c00044 	addi	r3,r3,1
8110da60:	197fffc3 	ldbu	r5,-1(r3)
8110da64:	31400526 	beq	r6,r5,8110da7c <memchr+0x88>
8110da68:	1805883a 	mov	r2,r3
8110da6c:	20fffb1e 	bne	r4,r3,8110da5c <__reset+0xfb0eda5c>
8110da70:	0005883a 	mov	r2,zero
8110da74:	f800283a 	ret
8110da78:	2005883a 	mov	r2,r4
8110da7c:	f800283a 	ret
8110da80:	28c03fcc 	andi	r3,r5,255
8110da84:	1812923a 	slli	r9,r3,8
8110da88:	02ffbff4 	movhi	r11,65279
8110da8c:	02a02074 	movhi	r10,32897
8110da90:	48d2b03a 	or	r9,r9,r3
8110da94:	4806943a 	slli	r3,r9,16
8110da98:	5affbfc4 	addi	r11,r11,-257
8110da9c:	52a02004 	addi	r10,r10,-32640
8110daa0:	48d2b03a 	or	r9,r9,r3
8110daa4:	20c00017 	ldw	r3,0(r4)
8110daa8:	48c6f03a 	xor	r3,r9,r3
8110daac:	1acd883a 	add	r6,r3,r11
8110dab0:	00c6303a 	nor	r3,zero,r3
8110dab4:	30c6703a 	and	r3,r6,r3
8110dab8:	1a86703a 	and	r3,r3,r10
8110dabc:	183fe01e 	bne	r3,zero,8110da40 <__reset+0xfb0eda40>
8110dac0:	10bfff04 	addi	r2,r2,-4
8110dac4:	21000104 	addi	r4,r4,4
8110dac8:	40bff636 	bltu	r8,r2,8110daa4 <__reset+0xfb0edaa4>
8110dacc:	003fdb06 	br	8110da3c <__reset+0xfb0eda3c>
8110dad0:	3005883a 	mov	r2,r6
8110dad4:	003fd706 	br	8110da34 <__reset+0xfb0eda34>

8110dad8 <memmove>:
8110dad8:	2005883a 	mov	r2,r4
8110dadc:	29000b2e 	bgeu	r5,r4,8110db0c <memmove+0x34>
8110dae0:	298f883a 	add	r7,r5,r6
8110dae4:	21c0092e 	bgeu	r4,r7,8110db0c <memmove+0x34>
8110dae8:	2187883a 	add	r3,r4,r6
8110daec:	198bc83a 	sub	r5,r3,r6
8110daf0:	30004826 	beq	r6,zero,8110dc14 <memmove+0x13c>
8110daf4:	39ffffc4 	addi	r7,r7,-1
8110daf8:	39000003 	ldbu	r4,0(r7)
8110dafc:	18ffffc4 	addi	r3,r3,-1
8110db00:	19000005 	stb	r4,0(r3)
8110db04:	28fffb1e 	bne	r5,r3,8110daf4 <__reset+0xfb0edaf4>
8110db08:	f800283a 	ret
8110db0c:	00c003c4 	movi	r3,15
8110db10:	1980412e 	bgeu	r3,r6,8110dc18 <memmove+0x140>
8110db14:	2886b03a 	or	r3,r5,r2
8110db18:	18c000cc 	andi	r3,r3,3
8110db1c:	1800401e 	bne	r3,zero,8110dc20 <memmove+0x148>
8110db20:	33fffc04 	addi	r15,r6,-16
8110db24:	781ed13a 	srli	r15,r15,4
8110db28:	28c00104 	addi	r3,r5,4
8110db2c:	13400104 	addi	r13,r2,4
8110db30:	781c913a 	slli	r14,r15,4
8110db34:	2b000204 	addi	r12,r5,8
8110db38:	12c00204 	addi	r11,r2,8
8110db3c:	73800504 	addi	r14,r14,20
8110db40:	2a800304 	addi	r10,r5,12
8110db44:	12400304 	addi	r9,r2,12
8110db48:	2b9d883a 	add	r14,r5,r14
8110db4c:	2811883a 	mov	r8,r5
8110db50:	100f883a 	mov	r7,r2
8110db54:	41000017 	ldw	r4,0(r8)
8110db58:	39c00404 	addi	r7,r7,16
8110db5c:	18c00404 	addi	r3,r3,16
8110db60:	393ffc15 	stw	r4,-16(r7)
8110db64:	193ffc17 	ldw	r4,-16(r3)
8110db68:	6b400404 	addi	r13,r13,16
8110db6c:	5ac00404 	addi	r11,r11,16
8110db70:	693ffc15 	stw	r4,-16(r13)
8110db74:	61000017 	ldw	r4,0(r12)
8110db78:	4a400404 	addi	r9,r9,16
8110db7c:	42000404 	addi	r8,r8,16
8110db80:	593ffc15 	stw	r4,-16(r11)
8110db84:	51000017 	ldw	r4,0(r10)
8110db88:	63000404 	addi	r12,r12,16
8110db8c:	52800404 	addi	r10,r10,16
8110db90:	493ffc15 	stw	r4,-16(r9)
8110db94:	1bbfef1e 	bne	r3,r14,8110db54 <__reset+0xfb0edb54>
8110db98:	79000044 	addi	r4,r15,1
8110db9c:	2008913a 	slli	r4,r4,4
8110dba0:	328003cc 	andi	r10,r6,15
8110dba4:	02c000c4 	movi	r11,3
8110dba8:	1107883a 	add	r3,r2,r4
8110dbac:	290b883a 	add	r5,r5,r4
8110dbb0:	5a801e2e 	bgeu	r11,r10,8110dc2c <memmove+0x154>
8110dbb4:	1813883a 	mov	r9,r3
8110dbb8:	2811883a 	mov	r8,r5
8110dbbc:	500f883a 	mov	r7,r10
8110dbc0:	41000017 	ldw	r4,0(r8)
8110dbc4:	4a400104 	addi	r9,r9,4
8110dbc8:	39ffff04 	addi	r7,r7,-4
8110dbcc:	493fff15 	stw	r4,-4(r9)
8110dbd0:	42000104 	addi	r8,r8,4
8110dbd4:	59fffa36 	bltu	r11,r7,8110dbc0 <__reset+0xfb0edbc0>
8110dbd8:	513fff04 	addi	r4,r10,-4
8110dbdc:	2008d0ba 	srli	r4,r4,2
8110dbe0:	318000cc 	andi	r6,r6,3
8110dbe4:	21000044 	addi	r4,r4,1
8110dbe8:	2109883a 	add	r4,r4,r4
8110dbec:	2109883a 	add	r4,r4,r4
8110dbf0:	1907883a 	add	r3,r3,r4
8110dbf4:	290b883a 	add	r5,r5,r4
8110dbf8:	30000b26 	beq	r6,zero,8110dc28 <memmove+0x150>
8110dbfc:	198d883a 	add	r6,r3,r6
8110dc00:	29c00003 	ldbu	r7,0(r5)
8110dc04:	18c00044 	addi	r3,r3,1
8110dc08:	29400044 	addi	r5,r5,1
8110dc0c:	19ffffc5 	stb	r7,-1(r3)
8110dc10:	19bffb1e 	bne	r3,r6,8110dc00 <__reset+0xfb0edc00>
8110dc14:	f800283a 	ret
8110dc18:	1007883a 	mov	r3,r2
8110dc1c:	003ff606 	br	8110dbf8 <__reset+0xfb0edbf8>
8110dc20:	1007883a 	mov	r3,r2
8110dc24:	003ff506 	br	8110dbfc <__reset+0xfb0edbfc>
8110dc28:	f800283a 	ret
8110dc2c:	500d883a 	mov	r6,r10
8110dc30:	003ff106 	br	8110dbf8 <__reset+0xfb0edbf8>

8110dc34 <memset>:
8110dc34:	20c000cc 	andi	r3,r4,3
8110dc38:	2005883a 	mov	r2,r4
8110dc3c:	18004426 	beq	r3,zero,8110dd50 <memset+0x11c>
8110dc40:	31ffffc4 	addi	r7,r6,-1
8110dc44:	30004026 	beq	r6,zero,8110dd48 <memset+0x114>
8110dc48:	2813883a 	mov	r9,r5
8110dc4c:	200d883a 	mov	r6,r4
8110dc50:	2007883a 	mov	r3,r4
8110dc54:	00000406 	br	8110dc68 <memset+0x34>
8110dc58:	3a3fffc4 	addi	r8,r7,-1
8110dc5c:	31800044 	addi	r6,r6,1
8110dc60:	38003926 	beq	r7,zero,8110dd48 <memset+0x114>
8110dc64:	400f883a 	mov	r7,r8
8110dc68:	18c00044 	addi	r3,r3,1
8110dc6c:	32400005 	stb	r9,0(r6)
8110dc70:	1a0000cc 	andi	r8,r3,3
8110dc74:	403ff81e 	bne	r8,zero,8110dc58 <__reset+0xfb0edc58>
8110dc78:	010000c4 	movi	r4,3
8110dc7c:	21c02d2e 	bgeu	r4,r7,8110dd34 <memset+0x100>
8110dc80:	29003fcc 	andi	r4,r5,255
8110dc84:	200c923a 	slli	r6,r4,8
8110dc88:	3108b03a 	or	r4,r6,r4
8110dc8c:	200c943a 	slli	r6,r4,16
8110dc90:	218cb03a 	or	r6,r4,r6
8110dc94:	010003c4 	movi	r4,15
8110dc98:	21c0182e 	bgeu	r4,r7,8110dcfc <memset+0xc8>
8110dc9c:	3b3ffc04 	addi	r12,r7,-16
8110dca0:	6018d13a 	srli	r12,r12,4
8110dca4:	1a000104 	addi	r8,r3,4
8110dca8:	1ac00204 	addi	r11,r3,8
8110dcac:	6008913a 	slli	r4,r12,4
8110dcb0:	1a800304 	addi	r10,r3,12
8110dcb4:	1813883a 	mov	r9,r3
8110dcb8:	21000504 	addi	r4,r4,20
8110dcbc:	1909883a 	add	r4,r3,r4
8110dcc0:	49800015 	stw	r6,0(r9)
8110dcc4:	41800015 	stw	r6,0(r8)
8110dcc8:	59800015 	stw	r6,0(r11)
8110dccc:	51800015 	stw	r6,0(r10)
8110dcd0:	42000404 	addi	r8,r8,16
8110dcd4:	4a400404 	addi	r9,r9,16
8110dcd8:	5ac00404 	addi	r11,r11,16
8110dcdc:	52800404 	addi	r10,r10,16
8110dce0:	413ff71e 	bne	r8,r4,8110dcc0 <__reset+0xfb0edcc0>
8110dce4:	63000044 	addi	r12,r12,1
8110dce8:	6018913a 	slli	r12,r12,4
8110dcec:	39c003cc 	andi	r7,r7,15
8110dcf0:	010000c4 	movi	r4,3
8110dcf4:	1b07883a 	add	r3,r3,r12
8110dcf8:	21c00e2e 	bgeu	r4,r7,8110dd34 <memset+0x100>
8110dcfc:	1813883a 	mov	r9,r3
8110dd00:	3811883a 	mov	r8,r7
8110dd04:	010000c4 	movi	r4,3
8110dd08:	49800015 	stw	r6,0(r9)
8110dd0c:	423fff04 	addi	r8,r8,-4
8110dd10:	4a400104 	addi	r9,r9,4
8110dd14:	223ffc36 	bltu	r4,r8,8110dd08 <__reset+0xfb0edd08>
8110dd18:	393fff04 	addi	r4,r7,-4
8110dd1c:	2008d0ba 	srli	r4,r4,2
8110dd20:	39c000cc 	andi	r7,r7,3
8110dd24:	21000044 	addi	r4,r4,1
8110dd28:	2109883a 	add	r4,r4,r4
8110dd2c:	2109883a 	add	r4,r4,r4
8110dd30:	1907883a 	add	r3,r3,r4
8110dd34:	38000526 	beq	r7,zero,8110dd4c <memset+0x118>
8110dd38:	19cf883a 	add	r7,r3,r7
8110dd3c:	19400005 	stb	r5,0(r3)
8110dd40:	18c00044 	addi	r3,r3,1
8110dd44:	38fffd1e 	bne	r7,r3,8110dd3c <__reset+0xfb0edd3c>
8110dd48:	f800283a 	ret
8110dd4c:	f800283a 	ret
8110dd50:	2007883a 	mov	r3,r4
8110dd54:	300f883a 	mov	r7,r6
8110dd58:	003fc706 	br	8110dc78 <__reset+0xfb0edc78>

8110dd5c <_Balloc>:
8110dd5c:	20801317 	ldw	r2,76(r4)
8110dd60:	defffc04 	addi	sp,sp,-16
8110dd64:	dc400115 	stw	r17,4(sp)
8110dd68:	dc000015 	stw	r16,0(sp)
8110dd6c:	dfc00315 	stw	ra,12(sp)
8110dd70:	dc800215 	stw	r18,8(sp)
8110dd74:	2023883a 	mov	r17,r4
8110dd78:	2821883a 	mov	r16,r5
8110dd7c:	10000f26 	beq	r2,zero,8110ddbc <_Balloc+0x60>
8110dd80:	8407883a 	add	r3,r16,r16
8110dd84:	18c7883a 	add	r3,r3,r3
8110dd88:	10c7883a 	add	r3,r2,r3
8110dd8c:	18800017 	ldw	r2,0(r3)
8110dd90:	10001126 	beq	r2,zero,8110ddd8 <_Balloc+0x7c>
8110dd94:	11000017 	ldw	r4,0(r2)
8110dd98:	19000015 	stw	r4,0(r3)
8110dd9c:	10000415 	stw	zero,16(r2)
8110dda0:	10000315 	stw	zero,12(r2)
8110dda4:	dfc00317 	ldw	ra,12(sp)
8110dda8:	dc800217 	ldw	r18,8(sp)
8110ddac:	dc400117 	ldw	r17,4(sp)
8110ddb0:	dc000017 	ldw	r16,0(sp)
8110ddb4:	dec00404 	addi	sp,sp,16
8110ddb8:	f800283a 	ret
8110ddbc:	01800844 	movi	r6,33
8110ddc0:	01400104 	movi	r5,4
8110ddc4:	1110f580 	call	81110f58 <_calloc_r>
8110ddc8:	88801315 	stw	r2,76(r17)
8110ddcc:	103fec1e 	bne	r2,zero,8110dd80 <__reset+0xfb0edd80>
8110ddd0:	0005883a 	mov	r2,zero
8110ddd4:	003ff306 	br	8110dda4 <__reset+0xfb0edda4>
8110ddd8:	01400044 	movi	r5,1
8110dddc:	2c24983a 	sll	r18,r5,r16
8110dde0:	8809883a 	mov	r4,r17
8110dde4:	91800144 	addi	r6,r18,5
8110dde8:	318d883a 	add	r6,r6,r6
8110ddec:	318d883a 	add	r6,r6,r6
8110ddf0:	1110f580 	call	81110f58 <_calloc_r>
8110ddf4:	103ff626 	beq	r2,zero,8110ddd0 <__reset+0xfb0eddd0>
8110ddf8:	14000115 	stw	r16,4(r2)
8110ddfc:	14800215 	stw	r18,8(r2)
8110de00:	003fe606 	br	8110dd9c <__reset+0xfb0edd9c>

8110de04 <_Bfree>:
8110de04:	28000826 	beq	r5,zero,8110de28 <_Bfree+0x24>
8110de08:	28c00117 	ldw	r3,4(r5)
8110de0c:	20801317 	ldw	r2,76(r4)
8110de10:	18c7883a 	add	r3,r3,r3
8110de14:	18c7883a 	add	r3,r3,r3
8110de18:	10c5883a 	add	r2,r2,r3
8110de1c:	10c00017 	ldw	r3,0(r2)
8110de20:	28c00015 	stw	r3,0(r5)
8110de24:	11400015 	stw	r5,0(r2)
8110de28:	f800283a 	ret

8110de2c <__multadd>:
8110de2c:	defffa04 	addi	sp,sp,-24
8110de30:	dc800315 	stw	r18,12(sp)
8110de34:	dc400215 	stw	r17,8(sp)
8110de38:	dc000115 	stw	r16,4(sp)
8110de3c:	2823883a 	mov	r17,r5
8110de40:	2c000417 	ldw	r16,16(r5)
8110de44:	dfc00515 	stw	ra,20(sp)
8110de48:	dcc00415 	stw	r19,16(sp)
8110de4c:	2025883a 	mov	r18,r4
8110de50:	29400504 	addi	r5,r5,20
8110de54:	0011883a 	mov	r8,zero
8110de58:	28c00017 	ldw	r3,0(r5)
8110de5c:	29400104 	addi	r5,r5,4
8110de60:	42000044 	addi	r8,r8,1
8110de64:	18bfffcc 	andi	r2,r3,65535
8110de68:	1185383a 	mul	r2,r2,r6
8110de6c:	1806d43a 	srli	r3,r3,16
8110de70:	11cf883a 	add	r7,r2,r7
8110de74:	3808d43a 	srli	r4,r7,16
8110de78:	1987383a 	mul	r3,r3,r6
8110de7c:	38bfffcc 	andi	r2,r7,65535
8110de80:	1907883a 	add	r3,r3,r4
8110de84:	1808943a 	slli	r4,r3,16
8110de88:	180ed43a 	srli	r7,r3,16
8110de8c:	2085883a 	add	r2,r4,r2
8110de90:	28bfff15 	stw	r2,-4(r5)
8110de94:	443ff016 	blt	r8,r16,8110de58 <__reset+0xfb0ede58>
8110de98:	38000926 	beq	r7,zero,8110dec0 <__multadd+0x94>
8110de9c:	88800217 	ldw	r2,8(r17)
8110dea0:	80800f0e 	bge	r16,r2,8110dee0 <__multadd+0xb4>
8110dea4:	80800144 	addi	r2,r16,5
8110dea8:	1085883a 	add	r2,r2,r2
8110deac:	1085883a 	add	r2,r2,r2
8110deb0:	8885883a 	add	r2,r17,r2
8110deb4:	11c00015 	stw	r7,0(r2)
8110deb8:	84000044 	addi	r16,r16,1
8110debc:	8c000415 	stw	r16,16(r17)
8110dec0:	8805883a 	mov	r2,r17
8110dec4:	dfc00517 	ldw	ra,20(sp)
8110dec8:	dcc00417 	ldw	r19,16(sp)
8110decc:	dc800317 	ldw	r18,12(sp)
8110ded0:	dc400217 	ldw	r17,8(sp)
8110ded4:	dc000117 	ldw	r16,4(sp)
8110ded8:	dec00604 	addi	sp,sp,24
8110dedc:	f800283a 	ret
8110dee0:	89400117 	ldw	r5,4(r17)
8110dee4:	9009883a 	mov	r4,r18
8110dee8:	d9c00015 	stw	r7,0(sp)
8110deec:	29400044 	addi	r5,r5,1
8110def0:	110dd5c0 	call	8110dd5c <_Balloc>
8110def4:	89800417 	ldw	r6,16(r17)
8110def8:	89400304 	addi	r5,r17,12
8110defc:	11000304 	addi	r4,r2,12
8110df00:	31800084 	addi	r6,r6,2
8110df04:	318d883a 	add	r6,r6,r6
8110df08:	318d883a 	add	r6,r6,r6
8110df0c:	1027883a 	mov	r19,r2
8110df10:	1107ea40 	call	81107ea4 <memcpy>
8110df14:	d9c00017 	ldw	r7,0(sp)
8110df18:	88000a26 	beq	r17,zero,8110df44 <__multadd+0x118>
8110df1c:	88c00117 	ldw	r3,4(r17)
8110df20:	90801317 	ldw	r2,76(r18)
8110df24:	18c7883a 	add	r3,r3,r3
8110df28:	18c7883a 	add	r3,r3,r3
8110df2c:	10c5883a 	add	r2,r2,r3
8110df30:	10c00017 	ldw	r3,0(r2)
8110df34:	88c00015 	stw	r3,0(r17)
8110df38:	14400015 	stw	r17,0(r2)
8110df3c:	9823883a 	mov	r17,r19
8110df40:	003fd806 	br	8110dea4 <__reset+0xfb0edea4>
8110df44:	9823883a 	mov	r17,r19
8110df48:	003fd606 	br	8110dea4 <__reset+0xfb0edea4>

8110df4c <__s2b>:
8110df4c:	defff904 	addi	sp,sp,-28
8110df50:	dc400115 	stw	r17,4(sp)
8110df54:	dc000015 	stw	r16,0(sp)
8110df58:	2023883a 	mov	r17,r4
8110df5c:	2821883a 	mov	r16,r5
8110df60:	39000204 	addi	r4,r7,8
8110df64:	01400244 	movi	r5,9
8110df68:	dcc00315 	stw	r19,12(sp)
8110df6c:	dc800215 	stw	r18,8(sp)
8110df70:	dfc00615 	stw	ra,24(sp)
8110df74:	dd400515 	stw	r21,20(sp)
8110df78:	dd000415 	stw	r20,16(sp)
8110df7c:	3825883a 	mov	r18,r7
8110df80:	3027883a 	mov	r19,r6
8110df84:	11121300 	call	81112130 <__divsi3>
8110df88:	00c00044 	movi	r3,1
8110df8c:	000b883a 	mov	r5,zero
8110df90:	1880030e 	bge	r3,r2,8110dfa0 <__s2b+0x54>
8110df94:	18c7883a 	add	r3,r3,r3
8110df98:	29400044 	addi	r5,r5,1
8110df9c:	18bffd16 	blt	r3,r2,8110df94 <__reset+0xfb0edf94>
8110dfa0:	8809883a 	mov	r4,r17
8110dfa4:	110dd5c0 	call	8110dd5c <_Balloc>
8110dfa8:	d8c00717 	ldw	r3,28(sp)
8110dfac:	10c00515 	stw	r3,20(r2)
8110dfb0:	00c00044 	movi	r3,1
8110dfb4:	10c00415 	stw	r3,16(r2)
8110dfb8:	00c00244 	movi	r3,9
8110dfbc:	1cc0210e 	bge	r3,r19,8110e044 <__s2b+0xf8>
8110dfc0:	80eb883a 	add	r21,r16,r3
8110dfc4:	a829883a 	mov	r20,r21
8110dfc8:	84e1883a 	add	r16,r16,r19
8110dfcc:	a1c00007 	ldb	r7,0(r20)
8110dfd0:	01800284 	movi	r6,10
8110dfd4:	a5000044 	addi	r20,r20,1
8110dfd8:	100b883a 	mov	r5,r2
8110dfdc:	39fff404 	addi	r7,r7,-48
8110dfe0:	8809883a 	mov	r4,r17
8110dfe4:	110de2c0 	call	8110de2c <__multadd>
8110dfe8:	a43ff81e 	bne	r20,r16,8110dfcc <__reset+0xfb0edfcc>
8110dfec:	ace1883a 	add	r16,r21,r19
8110dff0:	843ffe04 	addi	r16,r16,-8
8110dff4:	9c800a0e 	bge	r19,r18,8110e020 <__s2b+0xd4>
8110dff8:	94e5c83a 	sub	r18,r18,r19
8110dffc:	84a5883a 	add	r18,r16,r18
8110e000:	81c00007 	ldb	r7,0(r16)
8110e004:	01800284 	movi	r6,10
8110e008:	84000044 	addi	r16,r16,1
8110e00c:	100b883a 	mov	r5,r2
8110e010:	39fff404 	addi	r7,r7,-48
8110e014:	8809883a 	mov	r4,r17
8110e018:	110de2c0 	call	8110de2c <__multadd>
8110e01c:	84bff81e 	bne	r16,r18,8110e000 <__reset+0xfb0ee000>
8110e020:	dfc00617 	ldw	ra,24(sp)
8110e024:	dd400517 	ldw	r21,20(sp)
8110e028:	dd000417 	ldw	r20,16(sp)
8110e02c:	dcc00317 	ldw	r19,12(sp)
8110e030:	dc800217 	ldw	r18,8(sp)
8110e034:	dc400117 	ldw	r17,4(sp)
8110e038:	dc000017 	ldw	r16,0(sp)
8110e03c:	dec00704 	addi	sp,sp,28
8110e040:	f800283a 	ret
8110e044:	84000284 	addi	r16,r16,10
8110e048:	1827883a 	mov	r19,r3
8110e04c:	003fe906 	br	8110dff4 <__reset+0xfb0edff4>

8110e050 <__hi0bits>:
8110e050:	20bfffec 	andhi	r2,r4,65535
8110e054:	1000141e 	bne	r2,zero,8110e0a8 <__hi0bits+0x58>
8110e058:	2008943a 	slli	r4,r4,16
8110e05c:	00800404 	movi	r2,16
8110e060:	20ffc02c 	andhi	r3,r4,65280
8110e064:	1800021e 	bne	r3,zero,8110e070 <__hi0bits+0x20>
8110e068:	2008923a 	slli	r4,r4,8
8110e06c:	10800204 	addi	r2,r2,8
8110e070:	20fc002c 	andhi	r3,r4,61440
8110e074:	1800021e 	bne	r3,zero,8110e080 <__hi0bits+0x30>
8110e078:	2008913a 	slli	r4,r4,4
8110e07c:	10800104 	addi	r2,r2,4
8110e080:	20f0002c 	andhi	r3,r4,49152
8110e084:	1800031e 	bne	r3,zero,8110e094 <__hi0bits+0x44>
8110e088:	2109883a 	add	r4,r4,r4
8110e08c:	10800084 	addi	r2,r2,2
8110e090:	2109883a 	add	r4,r4,r4
8110e094:	20000316 	blt	r4,zero,8110e0a4 <__hi0bits+0x54>
8110e098:	2110002c 	andhi	r4,r4,16384
8110e09c:	2000041e 	bne	r4,zero,8110e0b0 <__hi0bits+0x60>
8110e0a0:	00800804 	movi	r2,32
8110e0a4:	f800283a 	ret
8110e0a8:	0005883a 	mov	r2,zero
8110e0ac:	003fec06 	br	8110e060 <__reset+0xfb0ee060>
8110e0b0:	10800044 	addi	r2,r2,1
8110e0b4:	f800283a 	ret

8110e0b8 <__lo0bits>:
8110e0b8:	20c00017 	ldw	r3,0(r4)
8110e0bc:	188001cc 	andi	r2,r3,7
8110e0c0:	10000826 	beq	r2,zero,8110e0e4 <__lo0bits+0x2c>
8110e0c4:	1880004c 	andi	r2,r3,1
8110e0c8:	1000211e 	bne	r2,zero,8110e150 <__lo0bits+0x98>
8110e0cc:	1880008c 	andi	r2,r3,2
8110e0d0:	1000211e 	bne	r2,zero,8110e158 <__lo0bits+0xa0>
8110e0d4:	1806d0ba 	srli	r3,r3,2
8110e0d8:	00800084 	movi	r2,2
8110e0dc:	20c00015 	stw	r3,0(r4)
8110e0e0:	f800283a 	ret
8110e0e4:	18bfffcc 	andi	r2,r3,65535
8110e0e8:	10001326 	beq	r2,zero,8110e138 <__lo0bits+0x80>
8110e0ec:	0005883a 	mov	r2,zero
8110e0f0:	19403fcc 	andi	r5,r3,255
8110e0f4:	2800021e 	bne	r5,zero,8110e100 <__lo0bits+0x48>
8110e0f8:	1806d23a 	srli	r3,r3,8
8110e0fc:	10800204 	addi	r2,r2,8
8110e100:	194003cc 	andi	r5,r3,15
8110e104:	2800021e 	bne	r5,zero,8110e110 <__lo0bits+0x58>
8110e108:	1806d13a 	srli	r3,r3,4
8110e10c:	10800104 	addi	r2,r2,4
8110e110:	194000cc 	andi	r5,r3,3
8110e114:	2800021e 	bne	r5,zero,8110e120 <__lo0bits+0x68>
8110e118:	1806d0ba 	srli	r3,r3,2
8110e11c:	10800084 	addi	r2,r2,2
8110e120:	1940004c 	andi	r5,r3,1
8110e124:	2800081e 	bne	r5,zero,8110e148 <__lo0bits+0x90>
8110e128:	1806d07a 	srli	r3,r3,1
8110e12c:	1800051e 	bne	r3,zero,8110e144 <__lo0bits+0x8c>
8110e130:	00800804 	movi	r2,32
8110e134:	f800283a 	ret
8110e138:	1806d43a 	srli	r3,r3,16
8110e13c:	00800404 	movi	r2,16
8110e140:	003feb06 	br	8110e0f0 <__reset+0xfb0ee0f0>
8110e144:	10800044 	addi	r2,r2,1
8110e148:	20c00015 	stw	r3,0(r4)
8110e14c:	f800283a 	ret
8110e150:	0005883a 	mov	r2,zero
8110e154:	f800283a 	ret
8110e158:	1806d07a 	srli	r3,r3,1
8110e15c:	00800044 	movi	r2,1
8110e160:	20c00015 	stw	r3,0(r4)
8110e164:	f800283a 	ret

8110e168 <__i2b>:
8110e168:	defffd04 	addi	sp,sp,-12
8110e16c:	dc000015 	stw	r16,0(sp)
8110e170:	04000044 	movi	r16,1
8110e174:	dc400115 	stw	r17,4(sp)
8110e178:	2823883a 	mov	r17,r5
8110e17c:	800b883a 	mov	r5,r16
8110e180:	dfc00215 	stw	ra,8(sp)
8110e184:	110dd5c0 	call	8110dd5c <_Balloc>
8110e188:	14400515 	stw	r17,20(r2)
8110e18c:	14000415 	stw	r16,16(r2)
8110e190:	dfc00217 	ldw	ra,8(sp)
8110e194:	dc400117 	ldw	r17,4(sp)
8110e198:	dc000017 	ldw	r16,0(sp)
8110e19c:	dec00304 	addi	sp,sp,12
8110e1a0:	f800283a 	ret

8110e1a4 <__multiply>:
8110e1a4:	defffa04 	addi	sp,sp,-24
8110e1a8:	dcc00315 	stw	r19,12(sp)
8110e1ac:	dc800215 	stw	r18,8(sp)
8110e1b0:	34c00417 	ldw	r19,16(r6)
8110e1b4:	2c800417 	ldw	r18,16(r5)
8110e1b8:	dd000415 	stw	r20,16(sp)
8110e1bc:	dc400115 	stw	r17,4(sp)
8110e1c0:	dfc00515 	stw	ra,20(sp)
8110e1c4:	dc000015 	stw	r16,0(sp)
8110e1c8:	2829883a 	mov	r20,r5
8110e1cc:	3023883a 	mov	r17,r6
8110e1d0:	94c0050e 	bge	r18,r19,8110e1e8 <__multiply+0x44>
8110e1d4:	9007883a 	mov	r3,r18
8110e1d8:	3029883a 	mov	r20,r6
8110e1dc:	9825883a 	mov	r18,r19
8110e1e0:	2823883a 	mov	r17,r5
8110e1e4:	1827883a 	mov	r19,r3
8110e1e8:	a0800217 	ldw	r2,8(r20)
8110e1ec:	94e1883a 	add	r16,r18,r19
8110e1f0:	a1400117 	ldw	r5,4(r20)
8110e1f4:	1400010e 	bge	r2,r16,8110e1fc <__multiply+0x58>
8110e1f8:	29400044 	addi	r5,r5,1
8110e1fc:	110dd5c0 	call	8110dd5c <_Balloc>
8110e200:	8415883a 	add	r10,r16,r16
8110e204:	12c00504 	addi	r11,r2,20
8110e208:	5295883a 	add	r10,r10,r10
8110e20c:	5a95883a 	add	r10,r11,r10
8110e210:	5807883a 	mov	r3,r11
8110e214:	5a80032e 	bgeu	r11,r10,8110e224 <__multiply+0x80>
8110e218:	18000015 	stw	zero,0(r3)
8110e21c:	18c00104 	addi	r3,r3,4
8110e220:	1abffd36 	bltu	r3,r10,8110e218 <__reset+0xfb0ee218>
8110e224:	9ce7883a 	add	r19,r19,r19
8110e228:	94a5883a 	add	r18,r18,r18
8110e22c:	89800504 	addi	r6,r17,20
8110e230:	9ce7883a 	add	r19,r19,r19
8110e234:	a3400504 	addi	r13,r20,20
8110e238:	94a5883a 	add	r18,r18,r18
8110e23c:	34d9883a 	add	r12,r6,r19
8110e240:	6c93883a 	add	r9,r13,r18
8110e244:	3300422e 	bgeu	r6,r12,8110e350 <__multiply+0x1ac>
8110e248:	37c00017 	ldw	ra,0(r6)
8110e24c:	fbffffcc 	andi	r15,ra,65535
8110e250:	78001b26 	beq	r15,zero,8110e2c0 <__multiply+0x11c>
8110e254:	5811883a 	mov	r8,r11
8110e258:	681d883a 	mov	r14,r13
8110e25c:	000f883a 	mov	r7,zero
8110e260:	71000017 	ldw	r4,0(r14)
8110e264:	40c00017 	ldw	r3,0(r8)
8110e268:	73800104 	addi	r14,r14,4
8110e26c:	217fffcc 	andi	r5,r4,65535
8110e270:	2bcb383a 	mul	r5,r5,r15
8110e274:	2008d43a 	srli	r4,r4,16
8110e278:	1c7fffcc 	andi	r17,r3,65535
8110e27c:	2c4b883a 	add	r5,r5,r17
8110e280:	29cb883a 	add	r5,r5,r7
8110e284:	23c9383a 	mul	r4,r4,r15
8110e288:	1806d43a 	srli	r3,r3,16
8110e28c:	280ed43a 	srli	r7,r5,16
8110e290:	297fffcc 	andi	r5,r5,65535
8110e294:	20c7883a 	add	r3,r4,r3
8110e298:	19c7883a 	add	r3,r3,r7
8110e29c:	1808943a 	slli	r4,r3,16
8110e2a0:	4023883a 	mov	r17,r8
8110e2a4:	180ed43a 	srli	r7,r3,16
8110e2a8:	214ab03a 	or	r5,r4,r5
8110e2ac:	41400015 	stw	r5,0(r8)
8110e2b0:	42000104 	addi	r8,r8,4
8110e2b4:	727fea36 	bltu	r14,r9,8110e260 <__reset+0xfb0ee260>
8110e2b8:	89c00115 	stw	r7,4(r17)
8110e2bc:	37c00017 	ldw	ra,0(r6)
8110e2c0:	f83ed43a 	srli	ra,ra,16
8110e2c4:	f8001f26 	beq	ra,zero,8110e344 <__multiply+0x1a0>
8110e2c8:	58c00017 	ldw	r3,0(r11)
8110e2cc:	681d883a 	mov	r14,r13
8110e2d0:	581f883a 	mov	r15,r11
8110e2d4:	1811883a 	mov	r8,r3
8110e2d8:	5825883a 	mov	r18,r11
8110e2dc:	000f883a 	mov	r7,zero
8110e2e0:	00000106 	br	8110e2e8 <__multiply+0x144>
8110e2e4:	8825883a 	mov	r18,r17
8110e2e8:	7140000b 	ldhu	r5,0(r14)
8110e2ec:	4010d43a 	srli	r8,r8,16
8110e2f0:	193fffcc 	andi	r4,r3,65535
8110e2f4:	2fcb383a 	mul	r5,r5,ra
8110e2f8:	7bc00104 	addi	r15,r15,4
8110e2fc:	73800104 	addi	r14,r14,4
8110e300:	2a0b883a 	add	r5,r5,r8
8110e304:	29cb883a 	add	r5,r5,r7
8110e308:	2806943a 	slli	r3,r5,16
8110e30c:	94400104 	addi	r17,r18,4
8110e310:	280ad43a 	srli	r5,r5,16
8110e314:	1908b03a 	or	r4,r3,r4
8110e318:	793fff15 	stw	r4,-4(r15)
8110e31c:	70ffff17 	ldw	r3,-4(r14)
8110e320:	8a000017 	ldw	r8,0(r17)
8110e324:	1806d43a 	srli	r3,r3,16
8110e328:	413fffcc 	andi	r4,r8,65535
8110e32c:	1fc7383a 	mul	r3,r3,ra
8110e330:	1907883a 	add	r3,r3,r4
8110e334:	1947883a 	add	r3,r3,r5
8110e338:	180ed43a 	srli	r7,r3,16
8110e33c:	727fe936 	bltu	r14,r9,8110e2e4 <__reset+0xfb0ee2e4>
8110e340:	90c00115 	stw	r3,4(r18)
8110e344:	31800104 	addi	r6,r6,4
8110e348:	5ac00104 	addi	r11,r11,4
8110e34c:	333fbe36 	bltu	r6,r12,8110e248 <__reset+0xfb0ee248>
8110e350:	0400090e 	bge	zero,r16,8110e378 <__multiply+0x1d4>
8110e354:	50ffff17 	ldw	r3,-4(r10)
8110e358:	52bfff04 	addi	r10,r10,-4
8110e35c:	18000326 	beq	r3,zero,8110e36c <__multiply+0x1c8>
8110e360:	00000506 	br	8110e378 <__multiply+0x1d4>
8110e364:	50c00017 	ldw	r3,0(r10)
8110e368:	1800031e 	bne	r3,zero,8110e378 <__multiply+0x1d4>
8110e36c:	843fffc4 	addi	r16,r16,-1
8110e370:	52bfff04 	addi	r10,r10,-4
8110e374:	803ffb1e 	bne	r16,zero,8110e364 <__reset+0xfb0ee364>
8110e378:	14000415 	stw	r16,16(r2)
8110e37c:	dfc00517 	ldw	ra,20(sp)
8110e380:	dd000417 	ldw	r20,16(sp)
8110e384:	dcc00317 	ldw	r19,12(sp)
8110e388:	dc800217 	ldw	r18,8(sp)
8110e38c:	dc400117 	ldw	r17,4(sp)
8110e390:	dc000017 	ldw	r16,0(sp)
8110e394:	dec00604 	addi	sp,sp,24
8110e398:	f800283a 	ret

8110e39c <__pow5mult>:
8110e39c:	defffa04 	addi	sp,sp,-24
8110e3a0:	dcc00315 	stw	r19,12(sp)
8110e3a4:	dc000015 	stw	r16,0(sp)
8110e3a8:	dfc00515 	stw	ra,20(sp)
8110e3ac:	dd000415 	stw	r20,16(sp)
8110e3b0:	dc800215 	stw	r18,8(sp)
8110e3b4:	dc400115 	stw	r17,4(sp)
8110e3b8:	308000cc 	andi	r2,r6,3
8110e3bc:	3021883a 	mov	r16,r6
8110e3c0:	2027883a 	mov	r19,r4
8110e3c4:	10002f1e 	bne	r2,zero,8110e484 <__pow5mult+0xe8>
8110e3c8:	2825883a 	mov	r18,r5
8110e3cc:	8021d0ba 	srai	r16,r16,2
8110e3d0:	80001a26 	beq	r16,zero,8110e43c <__pow5mult+0xa0>
8110e3d4:	9c401217 	ldw	r17,72(r19)
8110e3d8:	8800061e 	bne	r17,zero,8110e3f4 <__pow5mult+0x58>
8110e3dc:	00003406 	br	8110e4b0 <__pow5mult+0x114>
8110e3e0:	8021d07a 	srai	r16,r16,1
8110e3e4:	80001526 	beq	r16,zero,8110e43c <__pow5mult+0xa0>
8110e3e8:	88800017 	ldw	r2,0(r17)
8110e3ec:	10001c26 	beq	r2,zero,8110e460 <__pow5mult+0xc4>
8110e3f0:	1023883a 	mov	r17,r2
8110e3f4:	8080004c 	andi	r2,r16,1
8110e3f8:	103ff926 	beq	r2,zero,8110e3e0 <__reset+0xfb0ee3e0>
8110e3fc:	880d883a 	mov	r6,r17
8110e400:	900b883a 	mov	r5,r18
8110e404:	9809883a 	mov	r4,r19
8110e408:	110e1a40 	call	8110e1a4 <__multiply>
8110e40c:	90001b26 	beq	r18,zero,8110e47c <__pow5mult+0xe0>
8110e410:	91000117 	ldw	r4,4(r18)
8110e414:	98c01317 	ldw	r3,76(r19)
8110e418:	8021d07a 	srai	r16,r16,1
8110e41c:	2109883a 	add	r4,r4,r4
8110e420:	2109883a 	add	r4,r4,r4
8110e424:	1907883a 	add	r3,r3,r4
8110e428:	19000017 	ldw	r4,0(r3)
8110e42c:	91000015 	stw	r4,0(r18)
8110e430:	1c800015 	stw	r18,0(r3)
8110e434:	1025883a 	mov	r18,r2
8110e438:	803feb1e 	bne	r16,zero,8110e3e8 <__reset+0xfb0ee3e8>
8110e43c:	9005883a 	mov	r2,r18
8110e440:	dfc00517 	ldw	ra,20(sp)
8110e444:	dd000417 	ldw	r20,16(sp)
8110e448:	dcc00317 	ldw	r19,12(sp)
8110e44c:	dc800217 	ldw	r18,8(sp)
8110e450:	dc400117 	ldw	r17,4(sp)
8110e454:	dc000017 	ldw	r16,0(sp)
8110e458:	dec00604 	addi	sp,sp,24
8110e45c:	f800283a 	ret
8110e460:	880d883a 	mov	r6,r17
8110e464:	880b883a 	mov	r5,r17
8110e468:	9809883a 	mov	r4,r19
8110e46c:	110e1a40 	call	8110e1a4 <__multiply>
8110e470:	88800015 	stw	r2,0(r17)
8110e474:	10000015 	stw	zero,0(r2)
8110e478:	003fdd06 	br	8110e3f0 <__reset+0xfb0ee3f0>
8110e47c:	1025883a 	mov	r18,r2
8110e480:	003fd706 	br	8110e3e0 <__reset+0xfb0ee3e0>
8110e484:	10bfffc4 	addi	r2,r2,-1
8110e488:	1085883a 	add	r2,r2,r2
8110e48c:	00e044b4 	movhi	r3,33042
8110e490:	18eadb04 	addi	r3,r3,-21652
8110e494:	1085883a 	add	r2,r2,r2
8110e498:	1885883a 	add	r2,r3,r2
8110e49c:	11800017 	ldw	r6,0(r2)
8110e4a0:	000f883a 	mov	r7,zero
8110e4a4:	110de2c0 	call	8110de2c <__multadd>
8110e4a8:	1025883a 	mov	r18,r2
8110e4ac:	003fc706 	br	8110e3cc <__reset+0xfb0ee3cc>
8110e4b0:	05000044 	movi	r20,1
8110e4b4:	a00b883a 	mov	r5,r20
8110e4b8:	9809883a 	mov	r4,r19
8110e4bc:	110dd5c0 	call	8110dd5c <_Balloc>
8110e4c0:	1023883a 	mov	r17,r2
8110e4c4:	00809c44 	movi	r2,625
8110e4c8:	88800515 	stw	r2,20(r17)
8110e4cc:	8d000415 	stw	r20,16(r17)
8110e4d0:	9c401215 	stw	r17,72(r19)
8110e4d4:	88000015 	stw	zero,0(r17)
8110e4d8:	003fc606 	br	8110e3f4 <__reset+0xfb0ee3f4>

8110e4dc <__lshift>:
8110e4dc:	defff904 	addi	sp,sp,-28
8110e4e0:	dd400515 	stw	r21,20(sp)
8110e4e4:	dcc00315 	stw	r19,12(sp)
8110e4e8:	302bd17a 	srai	r21,r6,5
8110e4ec:	2cc00417 	ldw	r19,16(r5)
8110e4f0:	28800217 	ldw	r2,8(r5)
8110e4f4:	dd000415 	stw	r20,16(sp)
8110e4f8:	ace7883a 	add	r19,r21,r19
8110e4fc:	dc800215 	stw	r18,8(sp)
8110e500:	dc400115 	stw	r17,4(sp)
8110e504:	dc000015 	stw	r16,0(sp)
8110e508:	dfc00615 	stw	ra,24(sp)
8110e50c:	9c000044 	addi	r16,r19,1
8110e510:	2823883a 	mov	r17,r5
8110e514:	3029883a 	mov	r20,r6
8110e518:	2025883a 	mov	r18,r4
8110e51c:	29400117 	ldw	r5,4(r5)
8110e520:	1400030e 	bge	r2,r16,8110e530 <__lshift+0x54>
8110e524:	1085883a 	add	r2,r2,r2
8110e528:	29400044 	addi	r5,r5,1
8110e52c:	143ffd16 	blt	r2,r16,8110e524 <__reset+0xfb0ee524>
8110e530:	9009883a 	mov	r4,r18
8110e534:	110dd5c0 	call	8110dd5c <_Balloc>
8110e538:	10c00504 	addi	r3,r2,20
8110e53c:	0540070e 	bge	zero,r21,8110e55c <__lshift+0x80>
8110e540:	ad6b883a 	add	r21,r21,r21
8110e544:	ad6b883a 	add	r21,r21,r21
8110e548:	1809883a 	mov	r4,r3
8110e54c:	1d47883a 	add	r3,r3,r21
8110e550:	20000015 	stw	zero,0(r4)
8110e554:	21000104 	addi	r4,r4,4
8110e558:	193ffd1e 	bne	r3,r4,8110e550 <__reset+0xfb0ee550>
8110e55c:	8a000417 	ldw	r8,16(r17)
8110e560:	89000504 	addi	r4,r17,20
8110e564:	a18007cc 	andi	r6,r20,31
8110e568:	4211883a 	add	r8,r8,r8
8110e56c:	4211883a 	add	r8,r8,r8
8110e570:	2211883a 	add	r8,r4,r8
8110e574:	30002326 	beq	r6,zero,8110e604 <__lshift+0x128>
8110e578:	02400804 	movi	r9,32
8110e57c:	4993c83a 	sub	r9,r9,r6
8110e580:	000b883a 	mov	r5,zero
8110e584:	21c00017 	ldw	r7,0(r4)
8110e588:	1815883a 	mov	r10,r3
8110e58c:	18c00104 	addi	r3,r3,4
8110e590:	398e983a 	sll	r7,r7,r6
8110e594:	21000104 	addi	r4,r4,4
8110e598:	394ab03a 	or	r5,r7,r5
8110e59c:	197fff15 	stw	r5,-4(r3)
8110e5a0:	217fff17 	ldw	r5,-4(r4)
8110e5a4:	2a4ad83a 	srl	r5,r5,r9
8110e5a8:	223ff636 	bltu	r4,r8,8110e584 <__reset+0xfb0ee584>
8110e5ac:	51400115 	stw	r5,4(r10)
8110e5b0:	28001a1e 	bne	r5,zero,8110e61c <__lshift+0x140>
8110e5b4:	843fffc4 	addi	r16,r16,-1
8110e5b8:	14000415 	stw	r16,16(r2)
8110e5bc:	88000826 	beq	r17,zero,8110e5e0 <__lshift+0x104>
8110e5c0:	89000117 	ldw	r4,4(r17)
8110e5c4:	90c01317 	ldw	r3,76(r18)
8110e5c8:	2109883a 	add	r4,r4,r4
8110e5cc:	2109883a 	add	r4,r4,r4
8110e5d0:	1907883a 	add	r3,r3,r4
8110e5d4:	19000017 	ldw	r4,0(r3)
8110e5d8:	89000015 	stw	r4,0(r17)
8110e5dc:	1c400015 	stw	r17,0(r3)
8110e5e0:	dfc00617 	ldw	ra,24(sp)
8110e5e4:	dd400517 	ldw	r21,20(sp)
8110e5e8:	dd000417 	ldw	r20,16(sp)
8110e5ec:	dcc00317 	ldw	r19,12(sp)
8110e5f0:	dc800217 	ldw	r18,8(sp)
8110e5f4:	dc400117 	ldw	r17,4(sp)
8110e5f8:	dc000017 	ldw	r16,0(sp)
8110e5fc:	dec00704 	addi	sp,sp,28
8110e600:	f800283a 	ret
8110e604:	21400017 	ldw	r5,0(r4)
8110e608:	18c00104 	addi	r3,r3,4
8110e60c:	21000104 	addi	r4,r4,4
8110e610:	197fff15 	stw	r5,-4(r3)
8110e614:	223ffb36 	bltu	r4,r8,8110e604 <__reset+0xfb0ee604>
8110e618:	003fe606 	br	8110e5b4 <__reset+0xfb0ee5b4>
8110e61c:	9c000084 	addi	r16,r19,2
8110e620:	003fe406 	br	8110e5b4 <__reset+0xfb0ee5b4>

8110e624 <__mcmp>:
8110e624:	20800417 	ldw	r2,16(r4)
8110e628:	28c00417 	ldw	r3,16(r5)
8110e62c:	10c5c83a 	sub	r2,r2,r3
8110e630:	1000111e 	bne	r2,zero,8110e678 <__mcmp+0x54>
8110e634:	18c7883a 	add	r3,r3,r3
8110e638:	18c7883a 	add	r3,r3,r3
8110e63c:	21000504 	addi	r4,r4,20
8110e640:	29400504 	addi	r5,r5,20
8110e644:	20c5883a 	add	r2,r4,r3
8110e648:	28cb883a 	add	r5,r5,r3
8110e64c:	00000106 	br	8110e654 <__mcmp+0x30>
8110e650:	20800a2e 	bgeu	r4,r2,8110e67c <__mcmp+0x58>
8110e654:	10bfff04 	addi	r2,r2,-4
8110e658:	297fff04 	addi	r5,r5,-4
8110e65c:	11800017 	ldw	r6,0(r2)
8110e660:	28c00017 	ldw	r3,0(r5)
8110e664:	30fffa26 	beq	r6,r3,8110e650 <__reset+0xfb0ee650>
8110e668:	30c00236 	bltu	r6,r3,8110e674 <__mcmp+0x50>
8110e66c:	00800044 	movi	r2,1
8110e670:	f800283a 	ret
8110e674:	00bfffc4 	movi	r2,-1
8110e678:	f800283a 	ret
8110e67c:	0005883a 	mov	r2,zero
8110e680:	f800283a 	ret

8110e684 <__mdiff>:
8110e684:	28c00417 	ldw	r3,16(r5)
8110e688:	30800417 	ldw	r2,16(r6)
8110e68c:	defffa04 	addi	sp,sp,-24
8110e690:	dcc00315 	stw	r19,12(sp)
8110e694:	dc800215 	stw	r18,8(sp)
8110e698:	dfc00515 	stw	ra,20(sp)
8110e69c:	dd000415 	stw	r20,16(sp)
8110e6a0:	dc400115 	stw	r17,4(sp)
8110e6a4:	dc000015 	stw	r16,0(sp)
8110e6a8:	1887c83a 	sub	r3,r3,r2
8110e6ac:	2825883a 	mov	r18,r5
8110e6b0:	3027883a 	mov	r19,r6
8110e6b4:	1800141e 	bne	r3,zero,8110e708 <__mdiff+0x84>
8110e6b8:	1085883a 	add	r2,r2,r2
8110e6bc:	1085883a 	add	r2,r2,r2
8110e6c0:	2a000504 	addi	r8,r5,20
8110e6c4:	34000504 	addi	r16,r6,20
8110e6c8:	4087883a 	add	r3,r8,r2
8110e6cc:	8085883a 	add	r2,r16,r2
8110e6d0:	00000106 	br	8110e6d8 <__mdiff+0x54>
8110e6d4:	40c0592e 	bgeu	r8,r3,8110e83c <__mdiff+0x1b8>
8110e6d8:	18ffff04 	addi	r3,r3,-4
8110e6dc:	10bfff04 	addi	r2,r2,-4
8110e6e0:	19c00017 	ldw	r7,0(r3)
8110e6e4:	11400017 	ldw	r5,0(r2)
8110e6e8:	397ffa26 	beq	r7,r5,8110e6d4 <__reset+0xfb0ee6d4>
8110e6ec:	3940592e 	bgeu	r7,r5,8110e854 <__mdiff+0x1d0>
8110e6f0:	9005883a 	mov	r2,r18
8110e6f4:	4023883a 	mov	r17,r8
8110e6f8:	9825883a 	mov	r18,r19
8110e6fc:	05000044 	movi	r20,1
8110e700:	1027883a 	mov	r19,r2
8110e704:	00000406 	br	8110e718 <__mdiff+0x94>
8110e708:	18005616 	blt	r3,zero,8110e864 <__mdiff+0x1e0>
8110e70c:	34400504 	addi	r17,r6,20
8110e710:	2c000504 	addi	r16,r5,20
8110e714:	0029883a 	mov	r20,zero
8110e718:	91400117 	ldw	r5,4(r18)
8110e71c:	110dd5c0 	call	8110dd5c <_Balloc>
8110e720:	92400417 	ldw	r9,16(r18)
8110e724:	9b000417 	ldw	r12,16(r19)
8110e728:	12c00504 	addi	r11,r2,20
8110e72c:	4a51883a 	add	r8,r9,r9
8110e730:	6319883a 	add	r12,r12,r12
8110e734:	4211883a 	add	r8,r8,r8
8110e738:	6319883a 	add	r12,r12,r12
8110e73c:	15000315 	stw	r20,12(r2)
8110e740:	8211883a 	add	r8,r16,r8
8110e744:	8b19883a 	add	r12,r17,r12
8110e748:	0007883a 	mov	r3,zero
8110e74c:	81400017 	ldw	r5,0(r16)
8110e750:	89c00017 	ldw	r7,0(r17)
8110e754:	59800104 	addi	r6,r11,4
8110e758:	293fffcc 	andi	r4,r5,65535
8110e75c:	20c7883a 	add	r3,r4,r3
8110e760:	393fffcc 	andi	r4,r7,65535
8110e764:	1909c83a 	sub	r4,r3,r4
8110e768:	280ad43a 	srli	r5,r5,16
8110e76c:	380ed43a 	srli	r7,r7,16
8110e770:	2007d43a 	srai	r3,r4,16
8110e774:	213fffcc 	andi	r4,r4,65535
8110e778:	29cbc83a 	sub	r5,r5,r7
8110e77c:	28c7883a 	add	r3,r5,r3
8110e780:	180a943a 	slli	r5,r3,16
8110e784:	8c400104 	addi	r17,r17,4
8110e788:	84000104 	addi	r16,r16,4
8110e78c:	2908b03a 	or	r4,r5,r4
8110e790:	59000015 	stw	r4,0(r11)
8110e794:	1807d43a 	srai	r3,r3,16
8110e798:	3015883a 	mov	r10,r6
8110e79c:	3017883a 	mov	r11,r6
8110e7a0:	8b3fea36 	bltu	r17,r12,8110e74c <__reset+0xfb0ee74c>
8110e7a4:	8200162e 	bgeu	r16,r8,8110e800 <__mdiff+0x17c>
8110e7a8:	8017883a 	mov	r11,r16
8110e7ac:	59400017 	ldw	r5,0(r11)
8110e7b0:	31800104 	addi	r6,r6,4
8110e7b4:	5ac00104 	addi	r11,r11,4
8110e7b8:	293fffcc 	andi	r4,r5,65535
8110e7bc:	20c7883a 	add	r3,r4,r3
8110e7c0:	280ed43a 	srli	r7,r5,16
8110e7c4:	180bd43a 	srai	r5,r3,16
8110e7c8:	193fffcc 	andi	r4,r3,65535
8110e7cc:	3947883a 	add	r3,r7,r5
8110e7d0:	180a943a 	slli	r5,r3,16
8110e7d4:	1807d43a 	srai	r3,r3,16
8110e7d8:	2908b03a 	or	r4,r5,r4
8110e7dc:	313fff15 	stw	r4,-4(r6)
8110e7e0:	5a3ff236 	bltu	r11,r8,8110e7ac <__reset+0xfb0ee7ac>
8110e7e4:	0406303a 	nor	r3,zero,r16
8110e7e8:	1a07883a 	add	r3,r3,r8
8110e7ec:	1806d0ba 	srli	r3,r3,2
8110e7f0:	18c00044 	addi	r3,r3,1
8110e7f4:	18c7883a 	add	r3,r3,r3
8110e7f8:	18c7883a 	add	r3,r3,r3
8110e7fc:	50d5883a 	add	r10,r10,r3
8110e800:	50ffff04 	addi	r3,r10,-4
8110e804:	2000041e 	bne	r4,zero,8110e818 <__mdiff+0x194>
8110e808:	18ffff04 	addi	r3,r3,-4
8110e80c:	19000017 	ldw	r4,0(r3)
8110e810:	4a7fffc4 	addi	r9,r9,-1
8110e814:	203ffc26 	beq	r4,zero,8110e808 <__reset+0xfb0ee808>
8110e818:	12400415 	stw	r9,16(r2)
8110e81c:	dfc00517 	ldw	ra,20(sp)
8110e820:	dd000417 	ldw	r20,16(sp)
8110e824:	dcc00317 	ldw	r19,12(sp)
8110e828:	dc800217 	ldw	r18,8(sp)
8110e82c:	dc400117 	ldw	r17,4(sp)
8110e830:	dc000017 	ldw	r16,0(sp)
8110e834:	dec00604 	addi	sp,sp,24
8110e838:	f800283a 	ret
8110e83c:	000b883a 	mov	r5,zero
8110e840:	110dd5c0 	call	8110dd5c <_Balloc>
8110e844:	00c00044 	movi	r3,1
8110e848:	10c00415 	stw	r3,16(r2)
8110e84c:	10000515 	stw	zero,20(r2)
8110e850:	003ff206 	br	8110e81c <__reset+0xfb0ee81c>
8110e854:	8023883a 	mov	r17,r16
8110e858:	0029883a 	mov	r20,zero
8110e85c:	4021883a 	mov	r16,r8
8110e860:	003fad06 	br	8110e718 <__reset+0xfb0ee718>
8110e864:	9005883a 	mov	r2,r18
8110e868:	94400504 	addi	r17,r18,20
8110e86c:	9c000504 	addi	r16,r19,20
8110e870:	9825883a 	mov	r18,r19
8110e874:	05000044 	movi	r20,1
8110e878:	1027883a 	mov	r19,r2
8110e87c:	003fa606 	br	8110e718 <__reset+0xfb0ee718>

8110e880 <__ulp>:
8110e880:	295ffc2c 	andhi	r5,r5,32752
8110e884:	00bf3034 	movhi	r2,64704
8110e888:	2887883a 	add	r3,r5,r2
8110e88c:	00c0020e 	bge	zero,r3,8110e898 <__ulp+0x18>
8110e890:	0005883a 	mov	r2,zero
8110e894:	f800283a 	ret
8110e898:	00c7c83a 	sub	r3,zero,r3
8110e89c:	1807d53a 	srai	r3,r3,20
8110e8a0:	008004c4 	movi	r2,19
8110e8a4:	10c00b0e 	bge	r2,r3,8110e8d4 <__ulp+0x54>
8110e8a8:	18bffb04 	addi	r2,r3,-20
8110e8ac:	01000784 	movi	r4,30
8110e8b0:	0007883a 	mov	r3,zero
8110e8b4:	20800516 	blt	r4,r2,8110e8cc <__ulp+0x4c>
8110e8b8:	010007c4 	movi	r4,31
8110e8bc:	2089c83a 	sub	r4,r4,r2
8110e8c0:	00800044 	movi	r2,1
8110e8c4:	1104983a 	sll	r2,r2,r4
8110e8c8:	f800283a 	ret
8110e8cc:	00800044 	movi	r2,1
8110e8d0:	f800283a 	ret
8110e8d4:	01400234 	movhi	r5,8
8110e8d8:	28c7d83a 	sra	r3,r5,r3
8110e8dc:	0005883a 	mov	r2,zero
8110e8e0:	f800283a 	ret

8110e8e4 <__b2d>:
8110e8e4:	defffa04 	addi	sp,sp,-24
8110e8e8:	dc000015 	stw	r16,0(sp)
8110e8ec:	24000417 	ldw	r16,16(r4)
8110e8f0:	dc400115 	stw	r17,4(sp)
8110e8f4:	24400504 	addi	r17,r4,20
8110e8f8:	8421883a 	add	r16,r16,r16
8110e8fc:	8421883a 	add	r16,r16,r16
8110e900:	8c21883a 	add	r16,r17,r16
8110e904:	dc800215 	stw	r18,8(sp)
8110e908:	84bfff17 	ldw	r18,-4(r16)
8110e90c:	dd000415 	stw	r20,16(sp)
8110e910:	dcc00315 	stw	r19,12(sp)
8110e914:	9009883a 	mov	r4,r18
8110e918:	2829883a 	mov	r20,r5
8110e91c:	dfc00515 	stw	ra,20(sp)
8110e920:	110e0500 	call	8110e050 <__hi0bits>
8110e924:	00c00804 	movi	r3,32
8110e928:	1889c83a 	sub	r4,r3,r2
8110e92c:	a1000015 	stw	r4,0(r20)
8110e930:	01000284 	movi	r4,10
8110e934:	84ffff04 	addi	r19,r16,-4
8110e938:	20801216 	blt	r4,r2,8110e984 <__b2d+0xa0>
8110e93c:	018002c4 	movi	r6,11
8110e940:	308dc83a 	sub	r6,r6,r2
8110e944:	9186d83a 	srl	r3,r18,r6
8110e948:	18cffc34 	orhi	r3,r3,16368
8110e94c:	8cc0212e 	bgeu	r17,r19,8110e9d4 <__b2d+0xf0>
8110e950:	813ffe17 	ldw	r4,-8(r16)
8110e954:	218cd83a 	srl	r6,r4,r6
8110e958:	10800544 	addi	r2,r2,21
8110e95c:	9084983a 	sll	r2,r18,r2
8110e960:	1184b03a 	or	r2,r2,r6
8110e964:	dfc00517 	ldw	ra,20(sp)
8110e968:	dd000417 	ldw	r20,16(sp)
8110e96c:	dcc00317 	ldw	r19,12(sp)
8110e970:	dc800217 	ldw	r18,8(sp)
8110e974:	dc400117 	ldw	r17,4(sp)
8110e978:	dc000017 	ldw	r16,0(sp)
8110e97c:	dec00604 	addi	sp,sp,24
8110e980:	f800283a 	ret
8110e984:	8cc00f2e 	bgeu	r17,r19,8110e9c4 <__b2d+0xe0>
8110e988:	117ffd44 	addi	r5,r2,-11
8110e98c:	80bffe17 	ldw	r2,-8(r16)
8110e990:	28000e26 	beq	r5,zero,8110e9cc <__b2d+0xe8>
8110e994:	1949c83a 	sub	r4,r3,r5
8110e998:	9164983a 	sll	r18,r18,r5
8110e99c:	1106d83a 	srl	r3,r2,r4
8110e9a0:	81bffe04 	addi	r6,r16,-8
8110e9a4:	948ffc34 	orhi	r18,r18,16368
8110e9a8:	90c6b03a 	or	r3,r18,r3
8110e9ac:	89800e2e 	bgeu	r17,r6,8110e9e8 <__b2d+0x104>
8110e9b0:	81bffd17 	ldw	r6,-12(r16)
8110e9b4:	1144983a 	sll	r2,r2,r5
8110e9b8:	310ad83a 	srl	r5,r6,r4
8110e9bc:	2884b03a 	or	r2,r5,r2
8110e9c0:	003fe806 	br	8110e964 <__reset+0xfb0ee964>
8110e9c4:	10bffd44 	addi	r2,r2,-11
8110e9c8:	1000041e 	bne	r2,zero,8110e9dc <__b2d+0xf8>
8110e9cc:	90cffc34 	orhi	r3,r18,16368
8110e9d0:	003fe406 	br	8110e964 <__reset+0xfb0ee964>
8110e9d4:	000d883a 	mov	r6,zero
8110e9d8:	003fdf06 	br	8110e958 <__reset+0xfb0ee958>
8110e9dc:	90a4983a 	sll	r18,r18,r2
8110e9e0:	0005883a 	mov	r2,zero
8110e9e4:	003ff906 	br	8110e9cc <__reset+0xfb0ee9cc>
8110e9e8:	1144983a 	sll	r2,r2,r5
8110e9ec:	003fdd06 	br	8110e964 <__reset+0xfb0ee964>

8110e9f0 <__d2b>:
8110e9f0:	defff804 	addi	sp,sp,-32
8110e9f4:	dc000215 	stw	r16,8(sp)
8110e9f8:	3021883a 	mov	r16,r6
8110e9fc:	dc400315 	stw	r17,12(sp)
8110ea00:	8022907a 	slli	r17,r16,1
8110ea04:	dd000615 	stw	r20,24(sp)
8110ea08:	2829883a 	mov	r20,r5
8110ea0c:	01400044 	movi	r5,1
8110ea10:	dcc00515 	stw	r19,20(sp)
8110ea14:	dc800415 	stw	r18,16(sp)
8110ea18:	dfc00715 	stw	ra,28(sp)
8110ea1c:	3825883a 	mov	r18,r7
8110ea20:	8822d57a 	srli	r17,r17,21
8110ea24:	110dd5c0 	call	8110dd5c <_Balloc>
8110ea28:	1027883a 	mov	r19,r2
8110ea2c:	00800434 	movhi	r2,16
8110ea30:	10bfffc4 	addi	r2,r2,-1
8110ea34:	808c703a 	and	r6,r16,r2
8110ea38:	88000126 	beq	r17,zero,8110ea40 <__d2b+0x50>
8110ea3c:	31800434 	orhi	r6,r6,16
8110ea40:	d9800015 	stw	r6,0(sp)
8110ea44:	a0002426 	beq	r20,zero,8110ead8 <__d2b+0xe8>
8110ea48:	d9000104 	addi	r4,sp,4
8110ea4c:	dd000115 	stw	r20,4(sp)
8110ea50:	110e0b80 	call	8110e0b8 <__lo0bits>
8110ea54:	d8c00017 	ldw	r3,0(sp)
8110ea58:	10002f1e 	bne	r2,zero,8110eb18 <__d2b+0x128>
8110ea5c:	d9000117 	ldw	r4,4(sp)
8110ea60:	99000515 	stw	r4,20(r19)
8110ea64:	1821003a 	cmpeq	r16,r3,zero
8110ea68:	01000084 	movi	r4,2
8110ea6c:	2421c83a 	sub	r16,r4,r16
8110ea70:	98c00615 	stw	r3,24(r19)
8110ea74:	9c000415 	stw	r16,16(r19)
8110ea78:	88001f1e 	bne	r17,zero,8110eaf8 <__d2b+0x108>
8110ea7c:	10bef384 	addi	r2,r2,-1074
8110ea80:	90800015 	stw	r2,0(r18)
8110ea84:	00900034 	movhi	r2,16384
8110ea88:	10bfffc4 	addi	r2,r2,-1
8110ea8c:	8085883a 	add	r2,r16,r2
8110ea90:	1085883a 	add	r2,r2,r2
8110ea94:	1085883a 	add	r2,r2,r2
8110ea98:	9885883a 	add	r2,r19,r2
8110ea9c:	11000517 	ldw	r4,20(r2)
8110eaa0:	8020917a 	slli	r16,r16,5
8110eaa4:	110e0500 	call	8110e050 <__hi0bits>
8110eaa8:	d8c00817 	ldw	r3,32(sp)
8110eaac:	8085c83a 	sub	r2,r16,r2
8110eab0:	18800015 	stw	r2,0(r3)
8110eab4:	9805883a 	mov	r2,r19
8110eab8:	dfc00717 	ldw	ra,28(sp)
8110eabc:	dd000617 	ldw	r20,24(sp)
8110eac0:	dcc00517 	ldw	r19,20(sp)
8110eac4:	dc800417 	ldw	r18,16(sp)
8110eac8:	dc400317 	ldw	r17,12(sp)
8110eacc:	dc000217 	ldw	r16,8(sp)
8110ead0:	dec00804 	addi	sp,sp,32
8110ead4:	f800283a 	ret
8110ead8:	d809883a 	mov	r4,sp
8110eadc:	110e0b80 	call	8110e0b8 <__lo0bits>
8110eae0:	d8c00017 	ldw	r3,0(sp)
8110eae4:	04000044 	movi	r16,1
8110eae8:	9c000415 	stw	r16,16(r19)
8110eaec:	98c00515 	stw	r3,20(r19)
8110eaf0:	10800804 	addi	r2,r2,32
8110eaf4:	883fe126 	beq	r17,zero,8110ea7c <__reset+0xfb0eea7c>
8110eaf8:	00c00d44 	movi	r3,53
8110eafc:	8c7ef344 	addi	r17,r17,-1075
8110eb00:	88a3883a 	add	r17,r17,r2
8110eb04:	1885c83a 	sub	r2,r3,r2
8110eb08:	d8c00817 	ldw	r3,32(sp)
8110eb0c:	94400015 	stw	r17,0(r18)
8110eb10:	18800015 	stw	r2,0(r3)
8110eb14:	003fe706 	br	8110eab4 <__reset+0xfb0eeab4>
8110eb18:	01000804 	movi	r4,32
8110eb1c:	2089c83a 	sub	r4,r4,r2
8110eb20:	1908983a 	sll	r4,r3,r4
8110eb24:	d9400117 	ldw	r5,4(sp)
8110eb28:	1886d83a 	srl	r3,r3,r2
8110eb2c:	2148b03a 	or	r4,r4,r5
8110eb30:	99000515 	stw	r4,20(r19)
8110eb34:	d8c00015 	stw	r3,0(sp)
8110eb38:	003fca06 	br	8110ea64 <__reset+0xfb0eea64>

8110eb3c <__ratio>:
8110eb3c:	defff904 	addi	sp,sp,-28
8110eb40:	dc400315 	stw	r17,12(sp)
8110eb44:	2823883a 	mov	r17,r5
8110eb48:	d9400104 	addi	r5,sp,4
8110eb4c:	dfc00615 	stw	ra,24(sp)
8110eb50:	dcc00515 	stw	r19,20(sp)
8110eb54:	dc800415 	stw	r18,16(sp)
8110eb58:	2027883a 	mov	r19,r4
8110eb5c:	dc000215 	stw	r16,8(sp)
8110eb60:	110e8e40 	call	8110e8e4 <__b2d>
8110eb64:	d80b883a 	mov	r5,sp
8110eb68:	8809883a 	mov	r4,r17
8110eb6c:	1025883a 	mov	r18,r2
8110eb70:	1821883a 	mov	r16,r3
8110eb74:	110e8e40 	call	8110e8e4 <__b2d>
8110eb78:	8a000417 	ldw	r8,16(r17)
8110eb7c:	99000417 	ldw	r4,16(r19)
8110eb80:	d9400117 	ldw	r5,4(sp)
8110eb84:	2209c83a 	sub	r4,r4,r8
8110eb88:	2010917a 	slli	r8,r4,5
8110eb8c:	d9000017 	ldw	r4,0(sp)
8110eb90:	2909c83a 	sub	r4,r5,r4
8110eb94:	4109883a 	add	r4,r8,r4
8110eb98:	01000e0e 	bge	zero,r4,8110ebd4 <__ratio+0x98>
8110eb9c:	2008953a 	slli	r4,r4,20
8110eba0:	2421883a 	add	r16,r4,r16
8110eba4:	100d883a 	mov	r6,r2
8110eba8:	180f883a 	mov	r7,r3
8110ebac:	9009883a 	mov	r4,r18
8110ebb0:	800b883a 	mov	r5,r16
8110ebb4:	1112b900 	call	81112b90 <__divdf3>
8110ebb8:	dfc00617 	ldw	ra,24(sp)
8110ebbc:	dcc00517 	ldw	r19,20(sp)
8110ebc0:	dc800417 	ldw	r18,16(sp)
8110ebc4:	dc400317 	ldw	r17,12(sp)
8110ebc8:	dc000217 	ldw	r16,8(sp)
8110ebcc:	dec00704 	addi	sp,sp,28
8110ebd0:	f800283a 	ret
8110ebd4:	2008953a 	slli	r4,r4,20
8110ebd8:	1907c83a 	sub	r3,r3,r4
8110ebdc:	003ff106 	br	8110eba4 <__reset+0xfb0eeba4>

8110ebe0 <_mprec_log10>:
8110ebe0:	defffe04 	addi	sp,sp,-8
8110ebe4:	dc000015 	stw	r16,0(sp)
8110ebe8:	dfc00115 	stw	ra,4(sp)
8110ebec:	008005c4 	movi	r2,23
8110ebf0:	2021883a 	mov	r16,r4
8110ebf4:	11000d0e 	bge	r2,r4,8110ec2c <_mprec_log10+0x4c>
8110ebf8:	0005883a 	mov	r2,zero
8110ebfc:	00cffc34 	movhi	r3,16368
8110ec00:	843fffc4 	addi	r16,r16,-1
8110ec04:	000d883a 	mov	r6,zero
8110ec08:	01d00934 	movhi	r7,16420
8110ec0c:	1009883a 	mov	r4,r2
8110ec10:	180b883a 	mov	r5,r3
8110ec14:	11074700 	call	81107470 <__muldf3>
8110ec18:	803ff91e 	bne	r16,zero,8110ec00 <__reset+0xfb0eec00>
8110ec1c:	dfc00117 	ldw	ra,4(sp)
8110ec20:	dc000017 	ldw	r16,0(sp)
8110ec24:	dec00204 	addi	sp,sp,8
8110ec28:	f800283a 	ret
8110ec2c:	202090fa 	slli	r16,r4,3
8110ec30:	00a044b4 	movhi	r2,33042
8110ec34:	10aaf204 	addi	r2,r2,-21560
8110ec38:	1421883a 	add	r16,r2,r16
8110ec3c:	80800017 	ldw	r2,0(r16)
8110ec40:	80c00117 	ldw	r3,4(r16)
8110ec44:	dfc00117 	ldw	ra,4(sp)
8110ec48:	dc000017 	ldw	r16,0(sp)
8110ec4c:	dec00204 	addi	sp,sp,8
8110ec50:	f800283a 	ret

8110ec54 <__copybits>:
8110ec54:	297fffc4 	addi	r5,r5,-1
8110ec58:	280fd17a 	srai	r7,r5,5
8110ec5c:	30c00417 	ldw	r3,16(r6)
8110ec60:	30800504 	addi	r2,r6,20
8110ec64:	39c00044 	addi	r7,r7,1
8110ec68:	18c7883a 	add	r3,r3,r3
8110ec6c:	39cf883a 	add	r7,r7,r7
8110ec70:	18c7883a 	add	r3,r3,r3
8110ec74:	39cf883a 	add	r7,r7,r7
8110ec78:	10c7883a 	add	r3,r2,r3
8110ec7c:	21cf883a 	add	r7,r4,r7
8110ec80:	10c00d2e 	bgeu	r2,r3,8110ecb8 <__copybits+0x64>
8110ec84:	200b883a 	mov	r5,r4
8110ec88:	12000017 	ldw	r8,0(r2)
8110ec8c:	29400104 	addi	r5,r5,4
8110ec90:	10800104 	addi	r2,r2,4
8110ec94:	2a3fff15 	stw	r8,-4(r5)
8110ec98:	10fffb36 	bltu	r2,r3,8110ec88 <__reset+0xfb0eec88>
8110ec9c:	1985c83a 	sub	r2,r3,r6
8110eca0:	10bffac4 	addi	r2,r2,-21
8110eca4:	1004d0ba 	srli	r2,r2,2
8110eca8:	10800044 	addi	r2,r2,1
8110ecac:	1085883a 	add	r2,r2,r2
8110ecb0:	1085883a 	add	r2,r2,r2
8110ecb4:	2089883a 	add	r4,r4,r2
8110ecb8:	21c0032e 	bgeu	r4,r7,8110ecc8 <__copybits+0x74>
8110ecbc:	20000015 	stw	zero,0(r4)
8110ecc0:	21000104 	addi	r4,r4,4
8110ecc4:	21fffd36 	bltu	r4,r7,8110ecbc <__reset+0xfb0eecbc>
8110ecc8:	f800283a 	ret

8110eccc <__any_on>:
8110eccc:	20c00417 	ldw	r3,16(r4)
8110ecd0:	2805d17a 	srai	r2,r5,5
8110ecd4:	21000504 	addi	r4,r4,20
8110ecd8:	18800d0e 	bge	r3,r2,8110ed10 <__any_on+0x44>
8110ecdc:	18c7883a 	add	r3,r3,r3
8110ece0:	18c7883a 	add	r3,r3,r3
8110ece4:	20c7883a 	add	r3,r4,r3
8110ece8:	20c0192e 	bgeu	r4,r3,8110ed50 <__any_on+0x84>
8110ecec:	18bfff17 	ldw	r2,-4(r3)
8110ecf0:	18ffff04 	addi	r3,r3,-4
8110ecf4:	1000041e 	bne	r2,zero,8110ed08 <__any_on+0x3c>
8110ecf8:	20c0142e 	bgeu	r4,r3,8110ed4c <__any_on+0x80>
8110ecfc:	18ffff04 	addi	r3,r3,-4
8110ed00:	19400017 	ldw	r5,0(r3)
8110ed04:	283ffc26 	beq	r5,zero,8110ecf8 <__reset+0xfb0eecf8>
8110ed08:	00800044 	movi	r2,1
8110ed0c:	f800283a 	ret
8110ed10:	10c00a0e 	bge	r2,r3,8110ed3c <__any_on+0x70>
8110ed14:	1085883a 	add	r2,r2,r2
8110ed18:	1085883a 	add	r2,r2,r2
8110ed1c:	294007cc 	andi	r5,r5,31
8110ed20:	2087883a 	add	r3,r4,r2
8110ed24:	283ff026 	beq	r5,zero,8110ece8 <__reset+0xfb0eece8>
8110ed28:	19800017 	ldw	r6,0(r3)
8110ed2c:	3144d83a 	srl	r2,r6,r5
8110ed30:	114a983a 	sll	r5,r2,r5
8110ed34:	317ff41e 	bne	r6,r5,8110ed08 <__reset+0xfb0eed08>
8110ed38:	003feb06 	br	8110ece8 <__reset+0xfb0eece8>
8110ed3c:	1085883a 	add	r2,r2,r2
8110ed40:	1085883a 	add	r2,r2,r2
8110ed44:	2087883a 	add	r3,r4,r2
8110ed48:	003fe706 	br	8110ece8 <__reset+0xfb0eece8>
8110ed4c:	f800283a 	ret
8110ed50:	0005883a 	mov	r2,zero
8110ed54:	f800283a 	ret

8110ed58 <_putc_r>:
8110ed58:	defffc04 	addi	sp,sp,-16
8110ed5c:	dc000215 	stw	r16,8(sp)
8110ed60:	dfc00315 	stw	ra,12(sp)
8110ed64:	2021883a 	mov	r16,r4
8110ed68:	20000226 	beq	r4,zero,8110ed74 <_putc_r+0x1c>
8110ed6c:	20800e17 	ldw	r2,56(r4)
8110ed70:	10001b26 	beq	r2,zero,8110ede0 <_putc_r+0x88>
8110ed74:	30800217 	ldw	r2,8(r6)
8110ed78:	10bfffc4 	addi	r2,r2,-1
8110ed7c:	30800215 	stw	r2,8(r6)
8110ed80:	10000a16 	blt	r2,zero,8110edac <_putc_r+0x54>
8110ed84:	30800017 	ldw	r2,0(r6)
8110ed88:	11400005 	stb	r5,0(r2)
8110ed8c:	30800017 	ldw	r2,0(r6)
8110ed90:	10c00044 	addi	r3,r2,1
8110ed94:	30c00015 	stw	r3,0(r6)
8110ed98:	10800003 	ldbu	r2,0(r2)
8110ed9c:	dfc00317 	ldw	ra,12(sp)
8110eda0:	dc000217 	ldw	r16,8(sp)
8110eda4:	dec00404 	addi	sp,sp,16
8110eda8:	f800283a 	ret
8110edac:	30c00617 	ldw	r3,24(r6)
8110edb0:	10c00616 	blt	r2,r3,8110edcc <_putc_r+0x74>
8110edb4:	30800017 	ldw	r2,0(r6)
8110edb8:	00c00284 	movi	r3,10
8110edbc:	11400005 	stb	r5,0(r2)
8110edc0:	30800017 	ldw	r2,0(r6)
8110edc4:	11400003 	ldbu	r5,0(r2)
8110edc8:	28fff11e 	bne	r5,r3,8110ed90 <__reset+0xfb0eed90>
8110edcc:	8009883a 	mov	r4,r16
8110edd0:	dfc00317 	ldw	ra,12(sp)
8110edd4:	dc000217 	ldw	r16,8(sp)
8110edd8:	dec00404 	addi	sp,sp,16
8110eddc:	1110d4c1 	jmpi	81110d4c <__swbuf_r>
8110ede0:	d9400015 	stw	r5,0(sp)
8110ede4:	d9800115 	stw	r6,4(sp)
8110ede8:	110c4880 	call	8110c488 <__sinit>
8110edec:	d9800117 	ldw	r6,4(sp)
8110edf0:	d9400017 	ldw	r5,0(sp)
8110edf4:	003fdf06 	br	8110ed74 <__reset+0xfb0eed74>

8110edf8 <putc>:
8110edf8:	00a044b4 	movhi	r2,33042
8110edfc:	defffc04 	addi	sp,sp,-16
8110ee00:	10b2a304 	addi	r2,r2,-13684
8110ee04:	dc000115 	stw	r16,4(sp)
8110ee08:	14000017 	ldw	r16,0(r2)
8110ee0c:	dc400215 	stw	r17,8(sp)
8110ee10:	dfc00315 	stw	ra,12(sp)
8110ee14:	2023883a 	mov	r17,r4
8110ee18:	80000226 	beq	r16,zero,8110ee24 <putc+0x2c>
8110ee1c:	80800e17 	ldw	r2,56(r16)
8110ee20:	10001a26 	beq	r2,zero,8110ee8c <putc+0x94>
8110ee24:	28800217 	ldw	r2,8(r5)
8110ee28:	10bfffc4 	addi	r2,r2,-1
8110ee2c:	28800215 	stw	r2,8(r5)
8110ee30:	10000b16 	blt	r2,zero,8110ee60 <putc+0x68>
8110ee34:	28800017 	ldw	r2,0(r5)
8110ee38:	14400005 	stb	r17,0(r2)
8110ee3c:	28800017 	ldw	r2,0(r5)
8110ee40:	10c00044 	addi	r3,r2,1
8110ee44:	28c00015 	stw	r3,0(r5)
8110ee48:	10800003 	ldbu	r2,0(r2)
8110ee4c:	dfc00317 	ldw	ra,12(sp)
8110ee50:	dc400217 	ldw	r17,8(sp)
8110ee54:	dc000117 	ldw	r16,4(sp)
8110ee58:	dec00404 	addi	sp,sp,16
8110ee5c:	f800283a 	ret
8110ee60:	28c00617 	ldw	r3,24(r5)
8110ee64:	10c00e16 	blt	r2,r3,8110eea0 <putc+0xa8>
8110ee68:	28800017 	ldw	r2,0(r5)
8110ee6c:	01000284 	movi	r4,10
8110ee70:	14400005 	stb	r17,0(r2)
8110ee74:	28800017 	ldw	r2,0(r5)
8110ee78:	10c00003 	ldbu	r3,0(r2)
8110ee7c:	193ff01e 	bne	r3,r4,8110ee40 <__reset+0xfb0eee40>
8110ee80:	280d883a 	mov	r6,r5
8110ee84:	180b883a 	mov	r5,r3
8110ee88:	00000706 	br	8110eea8 <putc+0xb0>
8110ee8c:	8009883a 	mov	r4,r16
8110ee90:	d9400015 	stw	r5,0(sp)
8110ee94:	110c4880 	call	8110c488 <__sinit>
8110ee98:	d9400017 	ldw	r5,0(sp)
8110ee9c:	003fe106 	br	8110ee24 <__reset+0xfb0eee24>
8110eea0:	280d883a 	mov	r6,r5
8110eea4:	880b883a 	mov	r5,r17
8110eea8:	8009883a 	mov	r4,r16
8110eeac:	dfc00317 	ldw	ra,12(sp)
8110eeb0:	dc400217 	ldw	r17,8(sp)
8110eeb4:	dc000117 	ldw	r16,4(sp)
8110eeb8:	dec00404 	addi	sp,sp,16
8110eebc:	1110d4c1 	jmpi	81110d4c <__swbuf_r>

8110eec0 <_realloc_r>:
8110eec0:	defff604 	addi	sp,sp,-40
8110eec4:	dc800215 	stw	r18,8(sp)
8110eec8:	dfc00915 	stw	ra,36(sp)
8110eecc:	df000815 	stw	fp,32(sp)
8110eed0:	ddc00715 	stw	r23,28(sp)
8110eed4:	dd800615 	stw	r22,24(sp)
8110eed8:	dd400515 	stw	r21,20(sp)
8110eedc:	dd000415 	stw	r20,16(sp)
8110eee0:	dcc00315 	stw	r19,12(sp)
8110eee4:	dc400115 	stw	r17,4(sp)
8110eee8:	dc000015 	stw	r16,0(sp)
8110eeec:	3025883a 	mov	r18,r6
8110eef0:	2800b726 	beq	r5,zero,8110f1d0 <_realloc_r+0x310>
8110eef4:	282b883a 	mov	r21,r5
8110eef8:	2029883a 	mov	r20,r4
8110eefc:	11146800 	call	81114680 <__malloc_lock>
8110ef00:	a8bfff17 	ldw	r2,-4(r21)
8110ef04:	043fff04 	movi	r16,-4
8110ef08:	90c002c4 	addi	r3,r18,11
8110ef0c:	01000584 	movi	r4,22
8110ef10:	acfffe04 	addi	r19,r21,-8
8110ef14:	1420703a 	and	r16,r2,r16
8110ef18:	20c0332e 	bgeu	r4,r3,8110efe8 <_realloc_r+0x128>
8110ef1c:	047ffe04 	movi	r17,-8
8110ef20:	1c62703a 	and	r17,r3,r17
8110ef24:	8807883a 	mov	r3,r17
8110ef28:	88005816 	blt	r17,zero,8110f08c <_realloc_r+0x1cc>
8110ef2c:	8c805736 	bltu	r17,r18,8110f08c <_realloc_r+0x1cc>
8110ef30:	80c0300e 	bge	r16,r3,8110eff4 <_realloc_r+0x134>
8110ef34:	072044b4 	movhi	fp,33042
8110ef38:	e72cee04 	addi	fp,fp,-19528
8110ef3c:	e1c00217 	ldw	r7,8(fp)
8110ef40:	9c09883a 	add	r4,r19,r16
8110ef44:	22000117 	ldw	r8,4(r4)
8110ef48:	21c06326 	beq	r4,r7,8110f0d8 <_realloc_r+0x218>
8110ef4c:	017fff84 	movi	r5,-2
8110ef50:	414a703a 	and	r5,r8,r5
8110ef54:	214b883a 	add	r5,r4,r5
8110ef58:	29800117 	ldw	r6,4(r5)
8110ef5c:	3180004c 	andi	r6,r6,1
8110ef60:	30003f26 	beq	r6,zero,8110f060 <_realloc_r+0x1a0>
8110ef64:	1080004c 	andi	r2,r2,1
8110ef68:	10008326 	beq	r2,zero,8110f178 <_realloc_r+0x2b8>
8110ef6c:	900b883a 	mov	r5,r18
8110ef70:	a009883a 	mov	r4,r20
8110ef74:	110d1e80 	call	8110d1e8 <_malloc_r>
8110ef78:	1025883a 	mov	r18,r2
8110ef7c:	10011e26 	beq	r2,zero,8110f3f8 <_realloc_r+0x538>
8110ef80:	a93fff17 	ldw	r4,-4(r21)
8110ef84:	10fffe04 	addi	r3,r2,-8
8110ef88:	00bfff84 	movi	r2,-2
8110ef8c:	2084703a 	and	r2,r4,r2
8110ef90:	9885883a 	add	r2,r19,r2
8110ef94:	1880ee26 	beq	r3,r2,8110f350 <_realloc_r+0x490>
8110ef98:	81bfff04 	addi	r6,r16,-4
8110ef9c:	00800904 	movi	r2,36
8110efa0:	1180b836 	bltu	r2,r6,8110f284 <_realloc_r+0x3c4>
8110efa4:	00c004c4 	movi	r3,19
8110efa8:	19809636 	bltu	r3,r6,8110f204 <_realloc_r+0x344>
8110efac:	9005883a 	mov	r2,r18
8110efb0:	a807883a 	mov	r3,r21
8110efb4:	19000017 	ldw	r4,0(r3)
8110efb8:	11000015 	stw	r4,0(r2)
8110efbc:	19000117 	ldw	r4,4(r3)
8110efc0:	11000115 	stw	r4,4(r2)
8110efc4:	18c00217 	ldw	r3,8(r3)
8110efc8:	10c00215 	stw	r3,8(r2)
8110efcc:	a80b883a 	mov	r5,r21
8110efd0:	a009883a 	mov	r4,r20
8110efd4:	110c5fc0 	call	8110c5fc <_free_r>
8110efd8:	a009883a 	mov	r4,r20
8110efdc:	11146a40 	call	811146a4 <__malloc_unlock>
8110efe0:	9005883a 	mov	r2,r18
8110efe4:	00001206 	br	8110f030 <_realloc_r+0x170>
8110efe8:	00c00404 	movi	r3,16
8110efec:	1823883a 	mov	r17,r3
8110eff0:	003fce06 	br	8110ef2c <__reset+0xfb0eef2c>
8110eff4:	a825883a 	mov	r18,r21
8110eff8:	8445c83a 	sub	r2,r16,r17
8110effc:	00c003c4 	movi	r3,15
8110f000:	18802636 	bltu	r3,r2,8110f09c <_realloc_r+0x1dc>
8110f004:	99800117 	ldw	r6,4(r19)
8110f008:	9c07883a 	add	r3,r19,r16
8110f00c:	3180004c 	andi	r6,r6,1
8110f010:	3420b03a 	or	r16,r6,r16
8110f014:	9c000115 	stw	r16,4(r19)
8110f018:	18800117 	ldw	r2,4(r3)
8110f01c:	10800054 	ori	r2,r2,1
8110f020:	18800115 	stw	r2,4(r3)
8110f024:	a009883a 	mov	r4,r20
8110f028:	11146a40 	call	811146a4 <__malloc_unlock>
8110f02c:	9005883a 	mov	r2,r18
8110f030:	dfc00917 	ldw	ra,36(sp)
8110f034:	df000817 	ldw	fp,32(sp)
8110f038:	ddc00717 	ldw	r23,28(sp)
8110f03c:	dd800617 	ldw	r22,24(sp)
8110f040:	dd400517 	ldw	r21,20(sp)
8110f044:	dd000417 	ldw	r20,16(sp)
8110f048:	dcc00317 	ldw	r19,12(sp)
8110f04c:	dc800217 	ldw	r18,8(sp)
8110f050:	dc400117 	ldw	r17,4(sp)
8110f054:	dc000017 	ldw	r16,0(sp)
8110f058:	dec00a04 	addi	sp,sp,40
8110f05c:	f800283a 	ret
8110f060:	017fff04 	movi	r5,-4
8110f064:	414a703a 	and	r5,r8,r5
8110f068:	814d883a 	add	r6,r16,r5
8110f06c:	30c01f16 	blt	r6,r3,8110f0ec <_realloc_r+0x22c>
8110f070:	20800317 	ldw	r2,12(r4)
8110f074:	20c00217 	ldw	r3,8(r4)
8110f078:	a825883a 	mov	r18,r21
8110f07c:	3021883a 	mov	r16,r6
8110f080:	18800315 	stw	r2,12(r3)
8110f084:	10c00215 	stw	r3,8(r2)
8110f088:	003fdb06 	br	8110eff8 <__reset+0xfb0eeff8>
8110f08c:	00800304 	movi	r2,12
8110f090:	a0800015 	stw	r2,0(r20)
8110f094:	0005883a 	mov	r2,zero
8110f098:	003fe506 	br	8110f030 <__reset+0xfb0ef030>
8110f09c:	98c00117 	ldw	r3,4(r19)
8110f0a0:	9c4b883a 	add	r5,r19,r17
8110f0a4:	11000054 	ori	r4,r2,1
8110f0a8:	18c0004c 	andi	r3,r3,1
8110f0ac:	1c62b03a 	or	r17,r3,r17
8110f0b0:	9c400115 	stw	r17,4(r19)
8110f0b4:	29000115 	stw	r4,4(r5)
8110f0b8:	2885883a 	add	r2,r5,r2
8110f0bc:	10c00117 	ldw	r3,4(r2)
8110f0c0:	29400204 	addi	r5,r5,8
8110f0c4:	a009883a 	mov	r4,r20
8110f0c8:	18c00054 	ori	r3,r3,1
8110f0cc:	10c00115 	stw	r3,4(r2)
8110f0d0:	110c5fc0 	call	8110c5fc <_free_r>
8110f0d4:	003fd306 	br	8110f024 <__reset+0xfb0ef024>
8110f0d8:	017fff04 	movi	r5,-4
8110f0dc:	414a703a 	and	r5,r8,r5
8110f0e0:	89800404 	addi	r6,r17,16
8110f0e4:	8151883a 	add	r8,r16,r5
8110f0e8:	4180590e 	bge	r8,r6,8110f250 <_realloc_r+0x390>
8110f0ec:	1080004c 	andi	r2,r2,1
8110f0f0:	103f9e1e 	bne	r2,zero,8110ef6c <__reset+0xfb0eef6c>
8110f0f4:	adbffe17 	ldw	r22,-8(r21)
8110f0f8:	00bfff04 	movi	r2,-4
8110f0fc:	9dadc83a 	sub	r22,r19,r22
8110f100:	b1800117 	ldw	r6,4(r22)
8110f104:	3084703a 	and	r2,r6,r2
8110f108:	20002026 	beq	r4,zero,8110f18c <_realloc_r+0x2cc>
8110f10c:	80af883a 	add	r23,r16,r2
8110f110:	b96f883a 	add	r23,r23,r5
8110f114:	21c05f26 	beq	r4,r7,8110f294 <_realloc_r+0x3d4>
8110f118:	b8c01c16 	blt	r23,r3,8110f18c <_realloc_r+0x2cc>
8110f11c:	20800317 	ldw	r2,12(r4)
8110f120:	20c00217 	ldw	r3,8(r4)
8110f124:	81bfff04 	addi	r6,r16,-4
8110f128:	01000904 	movi	r4,36
8110f12c:	18800315 	stw	r2,12(r3)
8110f130:	10c00215 	stw	r3,8(r2)
8110f134:	b0c00217 	ldw	r3,8(r22)
8110f138:	b0800317 	ldw	r2,12(r22)
8110f13c:	b4800204 	addi	r18,r22,8
8110f140:	18800315 	stw	r2,12(r3)
8110f144:	10c00215 	stw	r3,8(r2)
8110f148:	21801b36 	bltu	r4,r6,8110f1b8 <_realloc_r+0x2f8>
8110f14c:	008004c4 	movi	r2,19
8110f150:	1180352e 	bgeu	r2,r6,8110f228 <_realloc_r+0x368>
8110f154:	a8800017 	ldw	r2,0(r21)
8110f158:	b0800215 	stw	r2,8(r22)
8110f15c:	a8800117 	ldw	r2,4(r21)
8110f160:	b0800315 	stw	r2,12(r22)
8110f164:	008006c4 	movi	r2,27
8110f168:	11807f36 	bltu	r2,r6,8110f368 <_realloc_r+0x4a8>
8110f16c:	b0800404 	addi	r2,r22,16
8110f170:	ad400204 	addi	r21,r21,8
8110f174:	00002d06 	br	8110f22c <_realloc_r+0x36c>
8110f178:	adbffe17 	ldw	r22,-8(r21)
8110f17c:	00bfff04 	movi	r2,-4
8110f180:	9dadc83a 	sub	r22,r19,r22
8110f184:	b1000117 	ldw	r4,4(r22)
8110f188:	2084703a 	and	r2,r4,r2
8110f18c:	b03f7726 	beq	r22,zero,8110ef6c <__reset+0xfb0eef6c>
8110f190:	80af883a 	add	r23,r16,r2
8110f194:	b8ff7516 	blt	r23,r3,8110ef6c <__reset+0xfb0eef6c>
8110f198:	b0800317 	ldw	r2,12(r22)
8110f19c:	b0c00217 	ldw	r3,8(r22)
8110f1a0:	81bfff04 	addi	r6,r16,-4
8110f1a4:	01000904 	movi	r4,36
8110f1a8:	18800315 	stw	r2,12(r3)
8110f1ac:	10c00215 	stw	r3,8(r2)
8110f1b0:	b4800204 	addi	r18,r22,8
8110f1b4:	21bfe52e 	bgeu	r4,r6,8110f14c <__reset+0xfb0ef14c>
8110f1b8:	a80b883a 	mov	r5,r21
8110f1bc:	9009883a 	mov	r4,r18
8110f1c0:	110dad80 	call	8110dad8 <memmove>
8110f1c4:	b821883a 	mov	r16,r23
8110f1c8:	b027883a 	mov	r19,r22
8110f1cc:	003f8a06 	br	8110eff8 <__reset+0xfb0eeff8>
8110f1d0:	300b883a 	mov	r5,r6
8110f1d4:	dfc00917 	ldw	ra,36(sp)
8110f1d8:	df000817 	ldw	fp,32(sp)
8110f1dc:	ddc00717 	ldw	r23,28(sp)
8110f1e0:	dd800617 	ldw	r22,24(sp)
8110f1e4:	dd400517 	ldw	r21,20(sp)
8110f1e8:	dd000417 	ldw	r20,16(sp)
8110f1ec:	dcc00317 	ldw	r19,12(sp)
8110f1f0:	dc800217 	ldw	r18,8(sp)
8110f1f4:	dc400117 	ldw	r17,4(sp)
8110f1f8:	dc000017 	ldw	r16,0(sp)
8110f1fc:	dec00a04 	addi	sp,sp,40
8110f200:	110d1e81 	jmpi	8110d1e8 <_malloc_r>
8110f204:	a8c00017 	ldw	r3,0(r21)
8110f208:	90c00015 	stw	r3,0(r18)
8110f20c:	a8c00117 	ldw	r3,4(r21)
8110f210:	90c00115 	stw	r3,4(r18)
8110f214:	00c006c4 	movi	r3,27
8110f218:	19804536 	bltu	r3,r6,8110f330 <_realloc_r+0x470>
8110f21c:	90800204 	addi	r2,r18,8
8110f220:	a8c00204 	addi	r3,r21,8
8110f224:	003f6306 	br	8110efb4 <__reset+0xfb0eefb4>
8110f228:	9005883a 	mov	r2,r18
8110f22c:	a8c00017 	ldw	r3,0(r21)
8110f230:	b821883a 	mov	r16,r23
8110f234:	b027883a 	mov	r19,r22
8110f238:	10c00015 	stw	r3,0(r2)
8110f23c:	a8c00117 	ldw	r3,4(r21)
8110f240:	10c00115 	stw	r3,4(r2)
8110f244:	a8c00217 	ldw	r3,8(r21)
8110f248:	10c00215 	stw	r3,8(r2)
8110f24c:	003f6a06 	br	8110eff8 <__reset+0xfb0eeff8>
8110f250:	9c67883a 	add	r19,r19,r17
8110f254:	4445c83a 	sub	r2,r8,r17
8110f258:	e4c00215 	stw	r19,8(fp)
8110f25c:	10800054 	ori	r2,r2,1
8110f260:	98800115 	stw	r2,4(r19)
8110f264:	a8bfff17 	ldw	r2,-4(r21)
8110f268:	a009883a 	mov	r4,r20
8110f26c:	1080004c 	andi	r2,r2,1
8110f270:	1462b03a 	or	r17,r2,r17
8110f274:	ac7fff15 	stw	r17,-4(r21)
8110f278:	11146a40 	call	811146a4 <__malloc_unlock>
8110f27c:	a805883a 	mov	r2,r21
8110f280:	003f6b06 	br	8110f030 <__reset+0xfb0ef030>
8110f284:	a80b883a 	mov	r5,r21
8110f288:	9009883a 	mov	r4,r18
8110f28c:	110dad80 	call	8110dad8 <memmove>
8110f290:	003f4e06 	br	8110efcc <__reset+0xfb0eefcc>
8110f294:	89000404 	addi	r4,r17,16
8110f298:	b93fbc16 	blt	r23,r4,8110f18c <__reset+0xfb0ef18c>
8110f29c:	b0800317 	ldw	r2,12(r22)
8110f2a0:	b0c00217 	ldw	r3,8(r22)
8110f2a4:	81bfff04 	addi	r6,r16,-4
8110f2a8:	01000904 	movi	r4,36
8110f2ac:	18800315 	stw	r2,12(r3)
8110f2b0:	10c00215 	stw	r3,8(r2)
8110f2b4:	b4800204 	addi	r18,r22,8
8110f2b8:	21804336 	bltu	r4,r6,8110f3c8 <_realloc_r+0x508>
8110f2bc:	008004c4 	movi	r2,19
8110f2c0:	11803f2e 	bgeu	r2,r6,8110f3c0 <_realloc_r+0x500>
8110f2c4:	a8800017 	ldw	r2,0(r21)
8110f2c8:	b0800215 	stw	r2,8(r22)
8110f2cc:	a8800117 	ldw	r2,4(r21)
8110f2d0:	b0800315 	stw	r2,12(r22)
8110f2d4:	008006c4 	movi	r2,27
8110f2d8:	11803f36 	bltu	r2,r6,8110f3d8 <_realloc_r+0x518>
8110f2dc:	b0800404 	addi	r2,r22,16
8110f2e0:	ad400204 	addi	r21,r21,8
8110f2e4:	a8c00017 	ldw	r3,0(r21)
8110f2e8:	10c00015 	stw	r3,0(r2)
8110f2ec:	a8c00117 	ldw	r3,4(r21)
8110f2f0:	10c00115 	stw	r3,4(r2)
8110f2f4:	a8c00217 	ldw	r3,8(r21)
8110f2f8:	10c00215 	stw	r3,8(r2)
8110f2fc:	b447883a 	add	r3,r22,r17
8110f300:	bc45c83a 	sub	r2,r23,r17
8110f304:	e0c00215 	stw	r3,8(fp)
8110f308:	10800054 	ori	r2,r2,1
8110f30c:	18800115 	stw	r2,4(r3)
8110f310:	b0800117 	ldw	r2,4(r22)
8110f314:	a009883a 	mov	r4,r20
8110f318:	1080004c 	andi	r2,r2,1
8110f31c:	1462b03a 	or	r17,r2,r17
8110f320:	b4400115 	stw	r17,4(r22)
8110f324:	11146a40 	call	811146a4 <__malloc_unlock>
8110f328:	9005883a 	mov	r2,r18
8110f32c:	003f4006 	br	8110f030 <__reset+0xfb0ef030>
8110f330:	a8c00217 	ldw	r3,8(r21)
8110f334:	90c00215 	stw	r3,8(r18)
8110f338:	a8c00317 	ldw	r3,12(r21)
8110f33c:	90c00315 	stw	r3,12(r18)
8110f340:	30801126 	beq	r6,r2,8110f388 <_realloc_r+0x4c8>
8110f344:	90800404 	addi	r2,r18,16
8110f348:	a8c00404 	addi	r3,r21,16
8110f34c:	003f1906 	br	8110efb4 <__reset+0xfb0eefb4>
8110f350:	90ffff17 	ldw	r3,-4(r18)
8110f354:	00bfff04 	movi	r2,-4
8110f358:	a825883a 	mov	r18,r21
8110f35c:	1884703a 	and	r2,r3,r2
8110f360:	80a1883a 	add	r16,r16,r2
8110f364:	003f2406 	br	8110eff8 <__reset+0xfb0eeff8>
8110f368:	a8800217 	ldw	r2,8(r21)
8110f36c:	b0800415 	stw	r2,16(r22)
8110f370:	a8800317 	ldw	r2,12(r21)
8110f374:	b0800515 	stw	r2,20(r22)
8110f378:	31000a26 	beq	r6,r4,8110f3a4 <_realloc_r+0x4e4>
8110f37c:	b0800604 	addi	r2,r22,24
8110f380:	ad400404 	addi	r21,r21,16
8110f384:	003fa906 	br	8110f22c <__reset+0xfb0ef22c>
8110f388:	a9000417 	ldw	r4,16(r21)
8110f38c:	90800604 	addi	r2,r18,24
8110f390:	a8c00604 	addi	r3,r21,24
8110f394:	91000415 	stw	r4,16(r18)
8110f398:	a9000517 	ldw	r4,20(r21)
8110f39c:	91000515 	stw	r4,20(r18)
8110f3a0:	003f0406 	br	8110efb4 <__reset+0xfb0eefb4>
8110f3a4:	a8c00417 	ldw	r3,16(r21)
8110f3a8:	ad400604 	addi	r21,r21,24
8110f3ac:	b0800804 	addi	r2,r22,32
8110f3b0:	b0c00615 	stw	r3,24(r22)
8110f3b4:	a8ffff17 	ldw	r3,-4(r21)
8110f3b8:	b0c00715 	stw	r3,28(r22)
8110f3bc:	003f9b06 	br	8110f22c <__reset+0xfb0ef22c>
8110f3c0:	9005883a 	mov	r2,r18
8110f3c4:	003fc706 	br	8110f2e4 <__reset+0xfb0ef2e4>
8110f3c8:	a80b883a 	mov	r5,r21
8110f3cc:	9009883a 	mov	r4,r18
8110f3d0:	110dad80 	call	8110dad8 <memmove>
8110f3d4:	003fc906 	br	8110f2fc <__reset+0xfb0ef2fc>
8110f3d8:	a8800217 	ldw	r2,8(r21)
8110f3dc:	b0800415 	stw	r2,16(r22)
8110f3e0:	a8800317 	ldw	r2,12(r21)
8110f3e4:	b0800515 	stw	r2,20(r22)
8110f3e8:	31000726 	beq	r6,r4,8110f408 <_realloc_r+0x548>
8110f3ec:	b0800604 	addi	r2,r22,24
8110f3f0:	ad400404 	addi	r21,r21,16
8110f3f4:	003fbb06 	br	8110f2e4 <__reset+0xfb0ef2e4>
8110f3f8:	a009883a 	mov	r4,r20
8110f3fc:	11146a40 	call	811146a4 <__malloc_unlock>
8110f400:	0005883a 	mov	r2,zero
8110f404:	003f0a06 	br	8110f030 <__reset+0xfb0ef030>
8110f408:	a8c00417 	ldw	r3,16(r21)
8110f40c:	ad400604 	addi	r21,r21,24
8110f410:	b0800804 	addi	r2,r22,32
8110f414:	b0c00615 	stw	r3,24(r22)
8110f418:	a8ffff17 	ldw	r3,-4(r21)
8110f41c:	b0c00715 	stw	r3,28(r22)
8110f420:	003fb006 	br	8110f2e4 <__reset+0xfb0ef2e4>

8110f424 <__fpclassifyd>:
8110f424:	00a00034 	movhi	r2,32768
8110f428:	10bfffc4 	addi	r2,r2,-1
8110f42c:	2884703a 	and	r2,r5,r2
8110f430:	10000726 	beq	r2,zero,8110f450 <__fpclassifyd+0x2c>
8110f434:	00fffc34 	movhi	r3,65520
8110f438:	019ff834 	movhi	r6,32736
8110f43c:	28c7883a 	add	r3,r5,r3
8110f440:	31bfffc4 	addi	r6,r6,-1
8110f444:	30c00536 	bltu	r6,r3,8110f45c <__fpclassifyd+0x38>
8110f448:	00800104 	movi	r2,4
8110f44c:	f800283a 	ret
8110f450:	2000021e 	bne	r4,zero,8110f45c <__fpclassifyd+0x38>
8110f454:	00800084 	movi	r2,2
8110f458:	f800283a 	ret
8110f45c:	00dffc34 	movhi	r3,32752
8110f460:	019ff834 	movhi	r6,32736
8110f464:	28cb883a 	add	r5,r5,r3
8110f468:	31bfffc4 	addi	r6,r6,-1
8110f46c:	317ff62e 	bgeu	r6,r5,8110f448 <__reset+0xfb0ef448>
8110f470:	01400434 	movhi	r5,16
8110f474:	297fffc4 	addi	r5,r5,-1
8110f478:	28800236 	bltu	r5,r2,8110f484 <__fpclassifyd+0x60>
8110f47c:	008000c4 	movi	r2,3
8110f480:	f800283a 	ret
8110f484:	10c00226 	beq	r2,r3,8110f490 <__fpclassifyd+0x6c>
8110f488:	0005883a 	mov	r2,zero
8110f48c:	f800283a 	ret
8110f490:	2005003a 	cmpeq	r2,r4,zero
8110f494:	f800283a 	ret

8110f498 <_sbrk_r>:
8110f498:	defffd04 	addi	sp,sp,-12
8110f49c:	dc000015 	stw	r16,0(sp)
8110f4a0:	042044b4 	movhi	r16,33042
8110f4a4:	dc400115 	stw	r17,4(sp)
8110f4a8:	8432d904 	addi	r16,r16,-13468
8110f4ac:	2023883a 	mov	r17,r4
8110f4b0:	2809883a 	mov	r4,r5
8110f4b4:	dfc00215 	stw	ra,8(sp)
8110f4b8:	80000015 	stw	zero,0(r16)
8110f4bc:	11148640 	call	81114864 <sbrk>
8110f4c0:	00ffffc4 	movi	r3,-1
8110f4c4:	10c00526 	beq	r2,r3,8110f4dc <_sbrk_r+0x44>
8110f4c8:	dfc00217 	ldw	ra,8(sp)
8110f4cc:	dc400117 	ldw	r17,4(sp)
8110f4d0:	dc000017 	ldw	r16,0(sp)
8110f4d4:	dec00304 	addi	sp,sp,12
8110f4d8:	f800283a 	ret
8110f4dc:	80c00017 	ldw	r3,0(r16)
8110f4e0:	183ff926 	beq	r3,zero,8110f4c8 <__reset+0xfb0ef4c8>
8110f4e4:	88c00015 	stw	r3,0(r17)
8110f4e8:	003ff706 	br	8110f4c8 <__reset+0xfb0ef4c8>

8110f4ec <__sread>:
8110f4ec:	defffe04 	addi	sp,sp,-8
8110f4f0:	dc000015 	stw	r16,0(sp)
8110f4f4:	2821883a 	mov	r16,r5
8110f4f8:	2940038f 	ldh	r5,14(r5)
8110f4fc:	dfc00115 	stw	ra,4(sp)
8110f500:	11114380 	call	81111438 <_read_r>
8110f504:	10000716 	blt	r2,zero,8110f524 <__sread+0x38>
8110f508:	80c01417 	ldw	r3,80(r16)
8110f50c:	1887883a 	add	r3,r3,r2
8110f510:	80c01415 	stw	r3,80(r16)
8110f514:	dfc00117 	ldw	ra,4(sp)
8110f518:	dc000017 	ldw	r16,0(sp)
8110f51c:	dec00204 	addi	sp,sp,8
8110f520:	f800283a 	ret
8110f524:	80c0030b 	ldhu	r3,12(r16)
8110f528:	18fbffcc 	andi	r3,r3,61439
8110f52c:	80c0030d 	sth	r3,12(r16)
8110f530:	dfc00117 	ldw	ra,4(sp)
8110f534:	dc000017 	ldw	r16,0(sp)
8110f538:	dec00204 	addi	sp,sp,8
8110f53c:	f800283a 	ret

8110f540 <__seofread>:
8110f540:	0005883a 	mov	r2,zero
8110f544:	f800283a 	ret

8110f548 <__swrite>:
8110f548:	2880030b 	ldhu	r2,12(r5)
8110f54c:	defffb04 	addi	sp,sp,-20
8110f550:	dcc00315 	stw	r19,12(sp)
8110f554:	dc800215 	stw	r18,8(sp)
8110f558:	dc400115 	stw	r17,4(sp)
8110f55c:	dc000015 	stw	r16,0(sp)
8110f560:	dfc00415 	stw	ra,16(sp)
8110f564:	10c0400c 	andi	r3,r2,256
8110f568:	2821883a 	mov	r16,r5
8110f56c:	2023883a 	mov	r17,r4
8110f570:	3025883a 	mov	r18,r6
8110f574:	3827883a 	mov	r19,r7
8110f578:	18000526 	beq	r3,zero,8110f590 <__swrite+0x48>
8110f57c:	2940038f 	ldh	r5,14(r5)
8110f580:	01c00084 	movi	r7,2
8110f584:	000d883a 	mov	r6,zero
8110f588:	11113d80 	call	811113d8 <_lseek_r>
8110f58c:	8080030b 	ldhu	r2,12(r16)
8110f590:	8140038f 	ldh	r5,14(r16)
8110f594:	10bbffcc 	andi	r2,r2,61439
8110f598:	980f883a 	mov	r7,r19
8110f59c:	900d883a 	mov	r6,r18
8110f5a0:	8809883a 	mov	r4,r17
8110f5a4:	8080030d 	sth	r2,12(r16)
8110f5a8:	dfc00417 	ldw	ra,16(sp)
8110f5ac:	dcc00317 	ldw	r19,12(sp)
8110f5b0:	dc800217 	ldw	r18,8(sp)
8110f5b4:	dc400117 	ldw	r17,4(sp)
8110f5b8:	dc000017 	ldw	r16,0(sp)
8110f5bc:	dec00504 	addi	sp,sp,20
8110f5c0:	1110ea41 	jmpi	81110ea4 <_write_r>

8110f5c4 <__sseek>:
8110f5c4:	defffe04 	addi	sp,sp,-8
8110f5c8:	dc000015 	stw	r16,0(sp)
8110f5cc:	2821883a 	mov	r16,r5
8110f5d0:	2940038f 	ldh	r5,14(r5)
8110f5d4:	dfc00115 	stw	ra,4(sp)
8110f5d8:	11113d80 	call	811113d8 <_lseek_r>
8110f5dc:	00ffffc4 	movi	r3,-1
8110f5e0:	10c00826 	beq	r2,r3,8110f604 <__sseek+0x40>
8110f5e4:	80c0030b 	ldhu	r3,12(r16)
8110f5e8:	80801415 	stw	r2,80(r16)
8110f5ec:	18c40014 	ori	r3,r3,4096
8110f5f0:	80c0030d 	sth	r3,12(r16)
8110f5f4:	dfc00117 	ldw	ra,4(sp)
8110f5f8:	dc000017 	ldw	r16,0(sp)
8110f5fc:	dec00204 	addi	sp,sp,8
8110f600:	f800283a 	ret
8110f604:	80c0030b 	ldhu	r3,12(r16)
8110f608:	18fbffcc 	andi	r3,r3,61439
8110f60c:	80c0030d 	sth	r3,12(r16)
8110f610:	dfc00117 	ldw	ra,4(sp)
8110f614:	dc000017 	ldw	r16,0(sp)
8110f618:	dec00204 	addi	sp,sp,8
8110f61c:	f800283a 	ret

8110f620 <__sclose>:
8110f620:	2940038f 	ldh	r5,14(r5)
8110f624:	1110f041 	jmpi	81110f04 <_close_r>

8110f628 <strcmp>:
8110f628:	2144b03a 	or	r2,r4,r5
8110f62c:	108000cc 	andi	r2,r2,3
8110f630:	1000171e 	bne	r2,zero,8110f690 <strcmp+0x68>
8110f634:	20800017 	ldw	r2,0(r4)
8110f638:	28c00017 	ldw	r3,0(r5)
8110f63c:	10c0141e 	bne	r2,r3,8110f690 <strcmp+0x68>
8110f640:	027fbff4 	movhi	r9,65279
8110f644:	4a7fbfc4 	addi	r9,r9,-257
8110f648:	0086303a 	nor	r3,zero,r2
8110f64c:	02202074 	movhi	r8,32897
8110f650:	1245883a 	add	r2,r2,r9
8110f654:	42202004 	addi	r8,r8,-32640
8110f658:	10c4703a 	and	r2,r2,r3
8110f65c:	1204703a 	and	r2,r2,r8
8110f660:	10000226 	beq	r2,zero,8110f66c <strcmp+0x44>
8110f664:	00002306 	br	8110f6f4 <strcmp+0xcc>
8110f668:	1000221e 	bne	r2,zero,8110f6f4 <strcmp+0xcc>
8110f66c:	21000104 	addi	r4,r4,4
8110f670:	20c00017 	ldw	r3,0(r4)
8110f674:	29400104 	addi	r5,r5,4
8110f678:	29800017 	ldw	r6,0(r5)
8110f67c:	1a4f883a 	add	r7,r3,r9
8110f680:	00c4303a 	nor	r2,zero,r3
8110f684:	3884703a 	and	r2,r7,r2
8110f688:	1204703a 	and	r2,r2,r8
8110f68c:	19bff626 	beq	r3,r6,8110f668 <__reset+0xfb0ef668>
8110f690:	20800003 	ldbu	r2,0(r4)
8110f694:	10c03fcc 	andi	r3,r2,255
8110f698:	18c0201c 	xori	r3,r3,128
8110f69c:	18ffe004 	addi	r3,r3,-128
8110f6a0:	18000c26 	beq	r3,zero,8110f6d4 <strcmp+0xac>
8110f6a4:	29800007 	ldb	r6,0(r5)
8110f6a8:	19800326 	beq	r3,r6,8110f6b8 <strcmp+0x90>
8110f6ac:	00001306 	br	8110f6fc <strcmp+0xd4>
8110f6b0:	29800007 	ldb	r6,0(r5)
8110f6b4:	11800b1e 	bne	r2,r6,8110f6e4 <strcmp+0xbc>
8110f6b8:	21000044 	addi	r4,r4,1
8110f6bc:	20c00003 	ldbu	r3,0(r4)
8110f6c0:	29400044 	addi	r5,r5,1
8110f6c4:	18803fcc 	andi	r2,r3,255
8110f6c8:	1080201c 	xori	r2,r2,128
8110f6cc:	10bfe004 	addi	r2,r2,-128
8110f6d0:	103ff71e 	bne	r2,zero,8110f6b0 <__reset+0xfb0ef6b0>
8110f6d4:	0007883a 	mov	r3,zero
8110f6d8:	28800003 	ldbu	r2,0(r5)
8110f6dc:	1885c83a 	sub	r2,r3,r2
8110f6e0:	f800283a 	ret
8110f6e4:	28800003 	ldbu	r2,0(r5)
8110f6e8:	18c03fcc 	andi	r3,r3,255
8110f6ec:	1885c83a 	sub	r2,r3,r2
8110f6f0:	f800283a 	ret
8110f6f4:	0005883a 	mov	r2,zero
8110f6f8:	f800283a 	ret
8110f6fc:	10c03fcc 	andi	r3,r2,255
8110f700:	003ff506 	br	8110f6d8 <__reset+0xfb0ef6d8>

8110f704 <__sprint_r.part.0>:
8110f704:	28801917 	ldw	r2,100(r5)
8110f708:	defff604 	addi	sp,sp,-40
8110f70c:	dd400515 	stw	r21,20(sp)
8110f710:	dfc00915 	stw	ra,36(sp)
8110f714:	df000815 	stw	fp,32(sp)
8110f718:	ddc00715 	stw	r23,28(sp)
8110f71c:	dd800615 	stw	r22,24(sp)
8110f720:	dd000415 	stw	r20,16(sp)
8110f724:	dcc00315 	stw	r19,12(sp)
8110f728:	dc800215 	stw	r18,8(sp)
8110f72c:	dc400115 	stw	r17,4(sp)
8110f730:	dc000015 	stw	r16,0(sp)
8110f734:	1088000c 	andi	r2,r2,8192
8110f738:	302b883a 	mov	r21,r6
8110f73c:	10002e26 	beq	r2,zero,8110f7f8 <__sprint_r.part.0+0xf4>
8110f740:	30800217 	ldw	r2,8(r6)
8110f744:	35800017 	ldw	r22,0(r6)
8110f748:	10002926 	beq	r2,zero,8110f7f0 <__sprint_r.part.0+0xec>
8110f74c:	2827883a 	mov	r19,r5
8110f750:	2029883a 	mov	r20,r4
8110f754:	b5c00104 	addi	r23,r22,4
8110f758:	04bfffc4 	movi	r18,-1
8110f75c:	bc400017 	ldw	r17,0(r23)
8110f760:	b4000017 	ldw	r16,0(r22)
8110f764:	0039883a 	mov	fp,zero
8110f768:	8822d0ba 	srli	r17,r17,2
8110f76c:	8800031e 	bne	r17,zero,8110f77c <__sprint_r.part.0+0x78>
8110f770:	00001806 	br	8110f7d4 <__sprint_r.part.0+0xd0>
8110f774:	84000104 	addi	r16,r16,4
8110f778:	8f001526 	beq	r17,fp,8110f7d0 <__sprint_r.part.0+0xcc>
8110f77c:	81400017 	ldw	r5,0(r16)
8110f780:	980d883a 	mov	r6,r19
8110f784:	a009883a 	mov	r4,r20
8110f788:	11112840 	call	81111284 <_fputwc_r>
8110f78c:	e7000044 	addi	fp,fp,1
8110f790:	14bff81e 	bne	r2,r18,8110f774 <__reset+0xfb0ef774>
8110f794:	9005883a 	mov	r2,r18
8110f798:	a8000215 	stw	zero,8(r21)
8110f79c:	a8000115 	stw	zero,4(r21)
8110f7a0:	dfc00917 	ldw	ra,36(sp)
8110f7a4:	df000817 	ldw	fp,32(sp)
8110f7a8:	ddc00717 	ldw	r23,28(sp)
8110f7ac:	dd800617 	ldw	r22,24(sp)
8110f7b0:	dd400517 	ldw	r21,20(sp)
8110f7b4:	dd000417 	ldw	r20,16(sp)
8110f7b8:	dcc00317 	ldw	r19,12(sp)
8110f7bc:	dc800217 	ldw	r18,8(sp)
8110f7c0:	dc400117 	ldw	r17,4(sp)
8110f7c4:	dc000017 	ldw	r16,0(sp)
8110f7c8:	dec00a04 	addi	sp,sp,40
8110f7cc:	f800283a 	ret
8110f7d0:	a8800217 	ldw	r2,8(r21)
8110f7d4:	8c63883a 	add	r17,r17,r17
8110f7d8:	8c63883a 	add	r17,r17,r17
8110f7dc:	1445c83a 	sub	r2,r2,r17
8110f7e0:	a8800215 	stw	r2,8(r21)
8110f7e4:	b5800204 	addi	r22,r22,8
8110f7e8:	bdc00204 	addi	r23,r23,8
8110f7ec:	103fdb1e 	bne	r2,zero,8110f75c <__reset+0xfb0ef75c>
8110f7f0:	0005883a 	mov	r2,zero
8110f7f4:	003fe806 	br	8110f798 <__reset+0xfb0ef798>
8110f7f8:	110c90c0 	call	8110c90c <__sfvwrite_r>
8110f7fc:	003fe606 	br	8110f798 <__reset+0xfb0ef798>

8110f800 <__sprint_r>:
8110f800:	30c00217 	ldw	r3,8(r6)
8110f804:	18000126 	beq	r3,zero,8110f80c <__sprint_r+0xc>
8110f808:	110f7041 	jmpi	8110f704 <__sprint_r.part.0>
8110f80c:	30000115 	stw	zero,4(r6)
8110f810:	0005883a 	mov	r2,zero
8110f814:	f800283a 	ret

8110f818 <___vfiprintf_internal_r>:
8110f818:	deffc904 	addi	sp,sp,-220
8110f81c:	df003515 	stw	fp,212(sp)
8110f820:	dd003115 	stw	r20,196(sp)
8110f824:	dfc03615 	stw	ra,216(sp)
8110f828:	ddc03415 	stw	r23,208(sp)
8110f82c:	dd803315 	stw	r22,204(sp)
8110f830:	dd403215 	stw	r21,200(sp)
8110f834:	dcc03015 	stw	r19,192(sp)
8110f838:	dc802f15 	stw	r18,188(sp)
8110f83c:	dc402e15 	stw	r17,184(sp)
8110f840:	dc002d15 	stw	r16,180(sp)
8110f844:	d9002015 	stw	r4,128(sp)
8110f848:	d9c02215 	stw	r7,136(sp)
8110f84c:	2829883a 	mov	r20,r5
8110f850:	3039883a 	mov	fp,r6
8110f854:	20000226 	beq	r4,zero,8110f860 <___vfiprintf_internal_r+0x48>
8110f858:	20800e17 	ldw	r2,56(r4)
8110f85c:	1000cf26 	beq	r2,zero,8110fb9c <___vfiprintf_internal_r+0x384>
8110f860:	a080030b 	ldhu	r2,12(r20)
8110f864:	10c8000c 	andi	r3,r2,8192
8110f868:	1800061e 	bne	r3,zero,8110f884 <___vfiprintf_internal_r+0x6c>
8110f86c:	a1001917 	ldw	r4,100(r20)
8110f870:	00f7ffc4 	movi	r3,-8193
8110f874:	10880014 	ori	r2,r2,8192
8110f878:	20c6703a 	and	r3,r4,r3
8110f87c:	a080030d 	sth	r2,12(r20)
8110f880:	a0c01915 	stw	r3,100(r20)
8110f884:	10c0020c 	andi	r3,r2,8
8110f888:	1800a926 	beq	r3,zero,8110fb30 <___vfiprintf_internal_r+0x318>
8110f88c:	a0c00417 	ldw	r3,16(r20)
8110f890:	1800a726 	beq	r3,zero,8110fb30 <___vfiprintf_internal_r+0x318>
8110f894:	1080068c 	andi	r2,r2,26
8110f898:	00c00284 	movi	r3,10
8110f89c:	10c0ac26 	beq	r2,r3,8110fb50 <___vfiprintf_internal_r+0x338>
8110f8a0:	da801a04 	addi	r10,sp,104
8110f8a4:	da801e15 	stw	r10,120(sp)
8110f8a8:	d8801e17 	ldw	r2,120(sp)
8110f8ac:	da8019c4 	addi	r10,sp,103
8110f8b0:	05a044b4 	movhi	r22,33042
8110f8b4:	05e044b4 	movhi	r23,33042
8110f8b8:	da801f15 	stw	r10,124(sp)
8110f8bc:	1295c83a 	sub	r10,r2,r10
8110f8c0:	b5ab2804 	addi	r22,r22,-21344
8110f8c4:	bdeb2404 	addi	r23,r23,-21360
8110f8c8:	dec01a15 	stw	sp,104(sp)
8110f8cc:	d8001c15 	stw	zero,112(sp)
8110f8d0:	d8001b15 	stw	zero,108(sp)
8110f8d4:	d8002615 	stw	zero,152(sp)
8110f8d8:	d8002315 	stw	zero,140(sp)
8110f8dc:	da802715 	stw	r10,156(sp)
8110f8e0:	d811883a 	mov	r8,sp
8110f8e4:	dd002115 	stw	r20,132(sp)
8110f8e8:	e021883a 	mov	r16,fp
8110f8ec:	80800007 	ldb	r2,0(r16)
8110f8f0:	1003ea26 	beq	r2,zero,8111089c <___vfiprintf_internal_r+0x1084>
8110f8f4:	00c00944 	movi	r3,37
8110f8f8:	8025883a 	mov	r18,r16
8110f8fc:	10c0021e 	bne	r2,r3,8110f908 <___vfiprintf_internal_r+0xf0>
8110f900:	00001606 	br	8110f95c <___vfiprintf_internal_r+0x144>
8110f904:	10c00326 	beq	r2,r3,8110f914 <___vfiprintf_internal_r+0xfc>
8110f908:	94800044 	addi	r18,r18,1
8110f90c:	90800007 	ldb	r2,0(r18)
8110f910:	103ffc1e 	bne	r2,zero,8110f904 <__reset+0xfb0ef904>
8110f914:	9423c83a 	sub	r17,r18,r16
8110f918:	88001026 	beq	r17,zero,8110f95c <___vfiprintf_internal_r+0x144>
8110f91c:	d8c01c17 	ldw	r3,112(sp)
8110f920:	d8801b17 	ldw	r2,108(sp)
8110f924:	44000015 	stw	r16,0(r8)
8110f928:	88c7883a 	add	r3,r17,r3
8110f92c:	10800044 	addi	r2,r2,1
8110f930:	44400115 	stw	r17,4(r8)
8110f934:	d8c01c15 	stw	r3,112(sp)
8110f938:	d8801b15 	stw	r2,108(sp)
8110f93c:	010001c4 	movi	r4,7
8110f940:	2080760e 	bge	r4,r2,8110fb1c <___vfiprintf_internal_r+0x304>
8110f944:	1803821e 	bne	r3,zero,81110750 <___vfiprintf_internal_r+0xf38>
8110f948:	da802317 	ldw	r10,140(sp)
8110f94c:	d8001b15 	stw	zero,108(sp)
8110f950:	d811883a 	mov	r8,sp
8110f954:	5455883a 	add	r10,r10,r17
8110f958:	da802315 	stw	r10,140(sp)
8110f95c:	90800007 	ldb	r2,0(r18)
8110f960:	10044626 	beq	r2,zero,81110a7c <___vfiprintf_internal_r+0x1264>
8110f964:	90c00047 	ldb	r3,1(r18)
8110f968:	94000044 	addi	r16,r18,1
8110f96c:	d8001d85 	stb	zero,118(sp)
8110f970:	0009883a 	mov	r4,zero
8110f974:	000f883a 	mov	r7,zero
8110f978:	027fffc4 	movi	r9,-1
8110f97c:	0023883a 	mov	r17,zero
8110f980:	0029883a 	mov	r20,zero
8110f984:	01401604 	movi	r5,88
8110f988:	01800244 	movi	r6,9
8110f98c:	03400a84 	movi	r13,42
8110f990:	03001b04 	movi	r12,108
8110f994:	84000044 	addi	r16,r16,1
8110f998:	18bff804 	addi	r2,r3,-32
8110f99c:	28827336 	bltu	r5,r2,8111036c <___vfiprintf_internal_r+0xb54>
8110f9a0:	100490ba 	slli	r2,r2,2
8110f9a4:	02a04474 	movhi	r10,33041
8110f9a8:	52be6e04 	addi	r10,r10,-1608
8110f9ac:	1285883a 	add	r2,r2,r10
8110f9b0:	10800017 	ldw	r2,0(r2)
8110f9b4:	1000683a 	jmp	r2
8110f9b8:	811100a0 	cmpeqi	r4,r16,17410
8110f9bc:	8111036c 	andhi	r4,r16,17421
8110f9c0:	8111036c 	andhi	r4,r16,17421
8110f9c4:	811100c0 	call	8811100c <__reset+0x20f100c>
8110f9c8:	8111036c 	andhi	r4,r16,17421
8110f9cc:	8111036c 	andhi	r4,r16,17421
8110f9d0:	8111036c 	andhi	r4,r16,17421
8110f9d4:	8111036c 	andhi	r4,r16,17421
8110f9d8:	8111036c 	andhi	r4,r16,17421
8110f9dc:	8111036c 	andhi	r4,r16,17421
8110f9e0:	811102a8 	cmpgeui	r4,r16,17418
8110f9e4:	811102c4 	addi	r4,r16,17419
8110f9e8:	8111036c 	andhi	r4,r16,17421
8110f9ec:	8110fbac 	andhi	r4,r16,17390
8110f9f0:	811102d4 	ori	r4,r16,17419
8110f9f4:	8111036c 	andhi	r4,r16,17421
8110f9f8:	811100cc 	andi	r4,r16,17411
8110f9fc:	811100d8 	cmpnei	r4,r16,17411
8110fa00:	811100d8 	cmpnei	r4,r16,17411
8110fa04:	811100d8 	cmpnei	r4,r16,17411
8110fa08:	811100d8 	cmpnei	r4,r16,17411
8110fa0c:	811100d8 	cmpnei	r4,r16,17411
8110fa10:	811100d8 	cmpnei	r4,r16,17411
8110fa14:	811100d8 	cmpnei	r4,r16,17411
8110fa18:	811100d8 	cmpnei	r4,r16,17411
8110fa1c:	811100d8 	cmpnei	r4,r16,17411
8110fa20:	8111036c 	andhi	r4,r16,17421
8110fa24:	8111036c 	andhi	r4,r16,17421
8110fa28:	8111036c 	andhi	r4,r16,17421
8110fa2c:	8111036c 	andhi	r4,r16,17421
8110fa30:	8111036c 	andhi	r4,r16,17421
8110fa34:	8111036c 	andhi	r4,r16,17421
8110fa38:	8111036c 	andhi	r4,r16,17421
8110fa3c:	8111036c 	andhi	r4,r16,17421
8110fa40:	8111036c 	andhi	r4,r16,17421
8110fa44:	8111036c 	andhi	r4,r16,17421
8110fa48:	81110104 	addi	r4,r16,17412
8110fa4c:	8111036c 	andhi	r4,r16,17421
8110fa50:	8111036c 	andhi	r4,r16,17421
8110fa54:	8111036c 	andhi	r4,r16,17421
8110fa58:	8111036c 	andhi	r4,r16,17421
8110fa5c:	8111036c 	andhi	r4,r16,17421
8110fa60:	8111036c 	andhi	r4,r16,17421
8110fa64:	8111036c 	andhi	r4,r16,17421
8110fa68:	8111036c 	andhi	r4,r16,17421
8110fa6c:	8111036c 	andhi	r4,r16,17421
8110fa70:	8111036c 	andhi	r4,r16,17421
8110fa74:	8111013c 	xorhi	r4,r16,17412
8110fa78:	8111036c 	andhi	r4,r16,17421
8110fa7c:	8111036c 	andhi	r4,r16,17421
8110fa80:	8111036c 	andhi	r4,r16,17421
8110fa84:	8111036c 	andhi	r4,r16,17421
8110fa88:	8111036c 	andhi	r4,r16,17421
8110fa8c:	81110194 	ori	r4,r16,17414
8110fa90:	8111036c 	andhi	r4,r16,17421
8110fa94:	8111036c 	andhi	r4,r16,17421
8110fa98:	81110204 	addi	r4,r16,17416
8110fa9c:	8111036c 	andhi	r4,r16,17421
8110faa0:	8111036c 	andhi	r4,r16,17421
8110faa4:	8111036c 	andhi	r4,r16,17421
8110faa8:	8111036c 	andhi	r4,r16,17421
8110faac:	8111036c 	andhi	r4,r16,17421
8110fab0:	8111036c 	andhi	r4,r16,17421
8110fab4:	8111036c 	andhi	r4,r16,17421
8110fab8:	8111036c 	andhi	r4,r16,17421
8110fabc:	8111036c 	andhi	r4,r16,17421
8110fac0:	8111036c 	andhi	r4,r16,17421
8110fac4:	8110ffb0 	cmpltui	r4,r16,17406
8110fac8:	8110ffdc 	xori	r4,r16,17407
8110facc:	8111036c 	andhi	r4,r16,17421
8110fad0:	8111036c 	andhi	r4,r16,17421
8110fad4:	8111036c 	andhi	r4,r16,17421
8110fad8:	81110314 	ori	r4,r16,17420
8110fadc:	8110ffdc 	xori	r4,r16,17407
8110fae0:	8111036c 	andhi	r4,r16,17421
8110fae4:	8111036c 	andhi	r4,r16,17421
8110fae8:	8110fe70 	cmpltui	r4,r16,17401
8110faec:	8111036c 	andhi	r4,r16,17421
8110faf0:	8110fe80 	call	88110fe8 <__reset+0x20f0fe8>
8110faf4:	8110febc 	xorhi	r4,r16,17402
8110faf8:	8110fbb8 	rdprs	r4,r16,17390
8110fafc:	8110fe64 	muli	r4,r16,17401
8110fb00:	8111036c 	andhi	r4,r16,17421
8110fb04:	81110240 	call	88111024 <__reset+0x20f1024>
8110fb08:	8111036c 	andhi	r4,r16,17421
8110fb0c:	81110298 	cmpnei	r4,r16,17418
8110fb10:	8111036c 	andhi	r4,r16,17421
8110fb14:	8111036c 	andhi	r4,r16,17421
8110fb18:	8110ff5c 	xori	r4,r16,17405
8110fb1c:	42000204 	addi	r8,r8,8
8110fb20:	da802317 	ldw	r10,140(sp)
8110fb24:	5455883a 	add	r10,r10,r17
8110fb28:	da802315 	stw	r10,140(sp)
8110fb2c:	003f8b06 	br	8110f95c <__reset+0xfb0ef95c>
8110fb30:	d9002017 	ldw	r4,128(sp)
8110fb34:	a00b883a 	mov	r5,r20
8110fb38:	110a4b40 	call	8110a4b4 <__swsetup_r>
8110fb3c:	1003b11e 	bne	r2,zero,81110a04 <___vfiprintf_internal_r+0x11ec>
8110fb40:	a080030b 	ldhu	r2,12(r20)
8110fb44:	00c00284 	movi	r3,10
8110fb48:	1080068c 	andi	r2,r2,26
8110fb4c:	10ff541e 	bne	r2,r3,8110f8a0 <__reset+0xfb0ef8a0>
8110fb50:	a080038f 	ldh	r2,14(r20)
8110fb54:	103f5216 	blt	r2,zero,8110f8a0 <__reset+0xfb0ef8a0>
8110fb58:	d9c02217 	ldw	r7,136(sp)
8110fb5c:	d9002017 	ldw	r4,128(sp)
8110fb60:	e00d883a 	mov	r6,fp
8110fb64:	a00b883a 	mov	r5,r20
8110fb68:	1110c900 	call	81110c90 <__sbprintf>
8110fb6c:	dfc03617 	ldw	ra,216(sp)
8110fb70:	df003517 	ldw	fp,212(sp)
8110fb74:	ddc03417 	ldw	r23,208(sp)
8110fb78:	dd803317 	ldw	r22,204(sp)
8110fb7c:	dd403217 	ldw	r21,200(sp)
8110fb80:	dd003117 	ldw	r20,196(sp)
8110fb84:	dcc03017 	ldw	r19,192(sp)
8110fb88:	dc802f17 	ldw	r18,188(sp)
8110fb8c:	dc402e17 	ldw	r17,184(sp)
8110fb90:	dc002d17 	ldw	r16,180(sp)
8110fb94:	dec03704 	addi	sp,sp,220
8110fb98:	f800283a 	ret
8110fb9c:	110c4880 	call	8110c488 <__sinit>
8110fba0:	003f2f06 	br	8110f860 <__reset+0xfb0ef860>
8110fba4:	0463c83a 	sub	r17,zero,r17
8110fba8:	d8802215 	stw	r2,136(sp)
8110fbac:	a5000114 	ori	r20,r20,4
8110fbb0:	80c00007 	ldb	r3,0(r16)
8110fbb4:	003f7706 	br	8110f994 <__reset+0xfb0ef994>
8110fbb8:	00800c04 	movi	r2,48
8110fbbc:	da802217 	ldw	r10,136(sp)
8110fbc0:	d8801d05 	stb	r2,116(sp)
8110fbc4:	00801e04 	movi	r2,120
8110fbc8:	d8801d45 	stb	r2,117(sp)
8110fbcc:	d8001d85 	stb	zero,118(sp)
8110fbd0:	50c00104 	addi	r3,r10,4
8110fbd4:	54800017 	ldw	r18,0(r10)
8110fbd8:	0027883a 	mov	r19,zero
8110fbdc:	a0800094 	ori	r2,r20,2
8110fbe0:	48030b16 	blt	r9,zero,81110810 <___vfiprintf_internal_r+0xff8>
8110fbe4:	00bfdfc4 	movi	r2,-129
8110fbe8:	a096703a 	and	r11,r20,r2
8110fbec:	d8c02215 	stw	r3,136(sp)
8110fbf0:	5d000094 	ori	r20,r11,2
8110fbf4:	90032b1e 	bne	r18,zero,811108a4 <___vfiprintf_internal_r+0x108c>
8110fbf8:	00a044b4 	movhi	r2,33042
8110fbfc:	10aac304 	addi	r2,r2,-21748
8110fc00:	d8802615 	stw	r2,152(sp)
8110fc04:	0039883a 	mov	fp,zero
8110fc08:	48017b1e 	bne	r9,zero,811101f8 <___vfiprintf_internal_r+0x9e0>
8110fc0c:	0013883a 	mov	r9,zero
8110fc10:	0027883a 	mov	r19,zero
8110fc14:	dd401a04 	addi	r21,sp,104
8110fc18:	4825883a 	mov	r18,r9
8110fc1c:	4cc0010e 	bge	r9,r19,8110fc24 <___vfiprintf_internal_r+0x40c>
8110fc20:	9825883a 	mov	r18,r19
8110fc24:	e7003fcc 	andi	fp,fp,255
8110fc28:	e700201c 	xori	fp,fp,128
8110fc2c:	e73fe004 	addi	fp,fp,-128
8110fc30:	e0000126 	beq	fp,zero,8110fc38 <___vfiprintf_internal_r+0x420>
8110fc34:	94800044 	addi	r18,r18,1
8110fc38:	a380008c 	andi	r14,r20,2
8110fc3c:	70000126 	beq	r14,zero,8110fc44 <___vfiprintf_internal_r+0x42c>
8110fc40:	94800084 	addi	r18,r18,2
8110fc44:	a700210c 	andi	fp,r20,132
8110fc48:	e001df1e 	bne	fp,zero,811103c8 <___vfiprintf_internal_r+0xbb0>
8110fc4c:	8c87c83a 	sub	r3,r17,r18
8110fc50:	00c1dd0e 	bge	zero,r3,811103c8 <___vfiprintf_internal_r+0xbb0>
8110fc54:	01c00404 	movi	r7,16
8110fc58:	d8801c17 	ldw	r2,112(sp)
8110fc5c:	38c3ad0e 	bge	r7,r3,81110b14 <___vfiprintf_internal_r+0x12fc>
8110fc60:	02a044b4 	movhi	r10,33042
8110fc64:	52ab2804 	addi	r10,r10,-21344
8110fc68:	dc002915 	stw	r16,164(sp)
8110fc6c:	d9801b17 	ldw	r6,108(sp)
8110fc70:	da802415 	stw	r10,144(sp)
8110fc74:	03c001c4 	movi	r15,7
8110fc78:	da402515 	stw	r9,148(sp)
8110fc7c:	db802815 	stw	r14,160(sp)
8110fc80:	1821883a 	mov	r16,r3
8110fc84:	00000506 	br	8110fc9c <___vfiprintf_internal_r+0x484>
8110fc88:	31400084 	addi	r5,r6,2
8110fc8c:	42000204 	addi	r8,r8,8
8110fc90:	200d883a 	mov	r6,r4
8110fc94:	843ffc04 	addi	r16,r16,-16
8110fc98:	3c000d0e 	bge	r7,r16,8110fcd0 <___vfiprintf_internal_r+0x4b8>
8110fc9c:	10800404 	addi	r2,r2,16
8110fca0:	31000044 	addi	r4,r6,1
8110fca4:	45800015 	stw	r22,0(r8)
8110fca8:	41c00115 	stw	r7,4(r8)
8110fcac:	d8801c15 	stw	r2,112(sp)
8110fcb0:	d9001b15 	stw	r4,108(sp)
8110fcb4:	793ff40e 	bge	r15,r4,8110fc88 <__reset+0xfb0efc88>
8110fcb8:	1001b51e 	bne	r2,zero,81110390 <___vfiprintf_internal_r+0xb78>
8110fcbc:	843ffc04 	addi	r16,r16,-16
8110fcc0:	000d883a 	mov	r6,zero
8110fcc4:	01400044 	movi	r5,1
8110fcc8:	d811883a 	mov	r8,sp
8110fccc:	3c3ff316 	blt	r7,r16,8110fc9c <__reset+0xfb0efc9c>
8110fcd0:	8007883a 	mov	r3,r16
8110fcd4:	da402517 	ldw	r9,148(sp)
8110fcd8:	db802817 	ldw	r14,160(sp)
8110fcdc:	dc002917 	ldw	r16,164(sp)
8110fce0:	da802417 	ldw	r10,144(sp)
8110fce4:	1885883a 	add	r2,r3,r2
8110fce8:	40c00115 	stw	r3,4(r8)
8110fcec:	42800015 	stw	r10,0(r8)
8110fcf0:	d8801c15 	stw	r2,112(sp)
8110fcf4:	d9401b15 	stw	r5,108(sp)
8110fcf8:	00c001c4 	movi	r3,7
8110fcfc:	19426016 	blt	r3,r5,81110680 <___vfiprintf_internal_r+0xe68>
8110fd00:	d8c01d87 	ldb	r3,118(sp)
8110fd04:	42000204 	addi	r8,r8,8
8110fd08:	29000044 	addi	r4,r5,1
8110fd0c:	1801b31e 	bne	r3,zero,811103dc <___vfiprintf_internal_r+0xbc4>
8110fd10:	7001c026 	beq	r14,zero,81110414 <___vfiprintf_internal_r+0xbfc>
8110fd14:	d8c01d04 	addi	r3,sp,116
8110fd18:	10800084 	addi	r2,r2,2
8110fd1c:	40c00015 	stw	r3,0(r8)
8110fd20:	00c00084 	movi	r3,2
8110fd24:	40c00115 	stw	r3,4(r8)
8110fd28:	d8801c15 	stw	r2,112(sp)
8110fd2c:	d9001b15 	stw	r4,108(sp)
8110fd30:	00c001c4 	movi	r3,7
8110fd34:	1902650e 	bge	r3,r4,811106cc <___vfiprintf_internal_r+0xeb4>
8110fd38:	10029a1e 	bne	r2,zero,811107a4 <___vfiprintf_internal_r+0xf8c>
8110fd3c:	00c02004 	movi	r3,128
8110fd40:	01000044 	movi	r4,1
8110fd44:	000b883a 	mov	r5,zero
8110fd48:	d811883a 	mov	r8,sp
8110fd4c:	e0c1b31e 	bne	fp,r3,8111041c <___vfiprintf_internal_r+0xc04>
8110fd50:	8cb9c83a 	sub	fp,r17,r18
8110fd54:	0701b10e 	bge	zero,fp,8111041c <___vfiprintf_internal_r+0xc04>
8110fd58:	01c00404 	movi	r7,16
8110fd5c:	3f03890e 	bge	r7,fp,81110b84 <___vfiprintf_internal_r+0x136c>
8110fd60:	00e044b4 	movhi	r3,33042
8110fd64:	18eb2404 	addi	r3,r3,-21360
8110fd68:	d8c02415 	stw	r3,144(sp)
8110fd6c:	8007883a 	mov	r3,r16
8110fd70:	034001c4 	movi	r13,7
8110fd74:	e021883a 	mov	r16,fp
8110fd78:	da402515 	stw	r9,148(sp)
8110fd7c:	1839883a 	mov	fp,r3
8110fd80:	00000506 	br	8110fd98 <___vfiprintf_internal_r+0x580>
8110fd84:	29800084 	addi	r6,r5,2
8110fd88:	42000204 	addi	r8,r8,8
8110fd8c:	180b883a 	mov	r5,r3
8110fd90:	843ffc04 	addi	r16,r16,-16
8110fd94:	3c000d0e 	bge	r7,r16,8110fdcc <___vfiprintf_internal_r+0x5b4>
8110fd98:	10800404 	addi	r2,r2,16
8110fd9c:	28c00044 	addi	r3,r5,1
8110fda0:	45c00015 	stw	r23,0(r8)
8110fda4:	41c00115 	stw	r7,4(r8)
8110fda8:	d8801c15 	stw	r2,112(sp)
8110fdac:	d8c01b15 	stw	r3,108(sp)
8110fdb0:	68fff40e 	bge	r13,r3,8110fd84 <__reset+0xfb0efd84>
8110fdb4:	1002241e 	bne	r2,zero,81110648 <___vfiprintf_internal_r+0xe30>
8110fdb8:	843ffc04 	addi	r16,r16,-16
8110fdbc:	01800044 	movi	r6,1
8110fdc0:	000b883a 	mov	r5,zero
8110fdc4:	d811883a 	mov	r8,sp
8110fdc8:	3c3ff316 	blt	r7,r16,8110fd98 <__reset+0xfb0efd98>
8110fdcc:	da402517 	ldw	r9,148(sp)
8110fdd0:	e007883a 	mov	r3,fp
8110fdd4:	8039883a 	mov	fp,r16
8110fdd8:	1821883a 	mov	r16,r3
8110fddc:	d8c02417 	ldw	r3,144(sp)
8110fde0:	1705883a 	add	r2,r2,fp
8110fde4:	47000115 	stw	fp,4(r8)
8110fde8:	40c00015 	stw	r3,0(r8)
8110fdec:	d8801c15 	stw	r2,112(sp)
8110fdf0:	d9801b15 	stw	r6,108(sp)
8110fdf4:	00c001c4 	movi	r3,7
8110fdf8:	19827616 	blt	r3,r6,811107d4 <___vfiprintf_internal_r+0xfbc>
8110fdfc:	4cf9c83a 	sub	fp,r9,r19
8110fe00:	42000204 	addi	r8,r8,8
8110fe04:	31000044 	addi	r4,r6,1
8110fe08:	300b883a 	mov	r5,r6
8110fe0c:	07018516 	blt	zero,fp,81110424 <___vfiprintf_internal_r+0xc0c>
8110fe10:	9885883a 	add	r2,r19,r2
8110fe14:	45400015 	stw	r21,0(r8)
8110fe18:	44c00115 	stw	r19,4(r8)
8110fe1c:	d8801c15 	stw	r2,112(sp)
8110fe20:	d9001b15 	stw	r4,108(sp)
8110fe24:	00c001c4 	movi	r3,7
8110fe28:	1901dd0e 	bge	r3,r4,811105a0 <___vfiprintf_internal_r+0xd88>
8110fe2c:	1002401e 	bne	r2,zero,81110730 <___vfiprintf_internal_r+0xf18>
8110fe30:	d8001b15 	stw	zero,108(sp)
8110fe34:	a2c0010c 	andi	r11,r20,4
8110fe38:	58000226 	beq	r11,zero,8110fe44 <___vfiprintf_internal_r+0x62c>
8110fe3c:	8ca7c83a 	sub	r19,r17,r18
8110fe40:	04c2f216 	blt	zero,r19,81110a0c <___vfiprintf_internal_r+0x11f4>
8110fe44:	8c80010e 	bge	r17,r18,8110fe4c <___vfiprintf_internal_r+0x634>
8110fe48:	9023883a 	mov	r17,r18
8110fe4c:	da802317 	ldw	r10,140(sp)
8110fe50:	5455883a 	add	r10,r10,r17
8110fe54:	da802315 	stw	r10,140(sp)
8110fe58:	d8001b15 	stw	zero,108(sp)
8110fe5c:	d811883a 	mov	r8,sp
8110fe60:	003ea206 	br	8110f8ec <__reset+0xfb0ef8ec>
8110fe64:	a5000814 	ori	r20,r20,32
8110fe68:	80c00007 	ldb	r3,0(r16)
8110fe6c:	003ec906 	br	8110f994 <__reset+0xfb0ef994>
8110fe70:	80c00007 	ldb	r3,0(r16)
8110fe74:	1b030926 	beq	r3,r12,81110a9c <___vfiprintf_internal_r+0x1284>
8110fe78:	a5000414 	ori	r20,r20,16
8110fe7c:	003ec506 	br	8110f994 <__reset+0xfb0ef994>
8110fe80:	21003fcc 	andi	r4,r4,255
8110fe84:	20035e1e 	bne	r4,zero,81110c00 <___vfiprintf_internal_r+0x13e8>
8110fe88:	a080080c 	andi	r2,r20,32
8110fe8c:	1002a526 	beq	r2,zero,81110924 <___vfiprintf_internal_r+0x110c>
8110fe90:	da802217 	ldw	r10,136(sp)
8110fe94:	50800017 	ldw	r2,0(r10)
8110fe98:	da802317 	ldw	r10,140(sp)
8110fe9c:	5007d7fa 	srai	r3,r10,31
8110fea0:	da802217 	ldw	r10,136(sp)
8110fea4:	10c00115 	stw	r3,4(r2)
8110fea8:	52800104 	addi	r10,r10,4
8110feac:	da802215 	stw	r10,136(sp)
8110feb0:	da802317 	ldw	r10,140(sp)
8110feb4:	12800015 	stw	r10,0(r2)
8110feb8:	003e8c06 	br	8110f8ec <__reset+0xfb0ef8ec>
8110febc:	21003fcc 	andi	r4,r4,255
8110fec0:	2003511e 	bne	r4,zero,81110c08 <___vfiprintf_internal_r+0x13f0>
8110fec4:	a080080c 	andi	r2,r20,32
8110fec8:	1000a126 	beq	r2,zero,81110150 <___vfiprintf_internal_r+0x938>
8110fecc:	da802217 	ldw	r10,136(sp)
8110fed0:	d8001d85 	stb	zero,118(sp)
8110fed4:	50800204 	addi	r2,r10,8
8110fed8:	54800017 	ldw	r18,0(r10)
8110fedc:	54c00117 	ldw	r19,4(r10)
8110fee0:	4802b416 	blt	r9,zero,811109b4 <___vfiprintf_internal_r+0x119c>
8110fee4:	013fdfc4 	movi	r4,-129
8110fee8:	94c6b03a 	or	r3,r18,r19
8110feec:	d8802215 	stw	r2,136(sp)
8110fef0:	a128703a 	and	r20,r20,r4
8110fef4:	1800a226 	beq	r3,zero,81110180 <___vfiprintf_internal_r+0x968>
8110fef8:	0039883a 	mov	fp,zero
8110fefc:	dd401a04 	addi	r21,sp,104
8110ff00:	9006d0fa 	srli	r3,r18,3
8110ff04:	9808977a 	slli	r4,r19,29
8110ff08:	9826d0fa 	srli	r19,r19,3
8110ff0c:	948001cc 	andi	r18,r18,7
8110ff10:	90800c04 	addi	r2,r18,48
8110ff14:	ad7fffc4 	addi	r21,r21,-1
8110ff18:	20e4b03a 	or	r18,r4,r3
8110ff1c:	a8800005 	stb	r2,0(r21)
8110ff20:	94c6b03a 	or	r3,r18,r19
8110ff24:	183ff61e 	bne	r3,zero,8110ff00 <__reset+0xfb0eff00>
8110ff28:	a0c0004c 	andi	r3,r20,1
8110ff2c:	18005926 	beq	r3,zero,81110094 <___vfiprintf_internal_r+0x87c>
8110ff30:	10803fcc 	andi	r2,r2,255
8110ff34:	1080201c 	xori	r2,r2,128
8110ff38:	10bfe004 	addi	r2,r2,-128
8110ff3c:	00c00c04 	movi	r3,48
8110ff40:	10c05426 	beq	r2,r3,81110094 <___vfiprintf_internal_r+0x87c>
8110ff44:	da801e17 	ldw	r10,120(sp)
8110ff48:	a8bfffc4 	addi	r2,r21,-1
8110ff4c:	a8ffffc5 	stb	r3,-1(r21)
8110ff50:	50a7c83a 	sub	r19,r10,r2
8110ff54:	102b883a 	mov	r21,r2
8110ff58:	003f2f06 	br	8110fc18 <__reset+0xfb0efc18>
8110ff5c:	21003fcc 	andi	r4,r4,255
8110ff60:	2003421e 	bne	r4,zero,81110c6c <___vfiprintf_internal_r+0x1454>
8110ff64:	00a044b4 	movhi	r2,33042
8110ff68:	10aac304 	addi	r2,r2,-21748
8110ff6c:	d8802615 	stw	r2,152(sp)
8110ff70:	a080080c 	andi	r2,r20,32
8110ff74:	1000aa26 	beq	r2,zero,81110220 <___vfiprintf_internal_r+0xa08>
8110ff78:	da802217 	ldw	r10,136(sp)
8110ff7c:	54800017 	ldw	r18,0(r10)
8110ff80:	54c00117 	ldw	r19,4(r10)
8110ff84:	52800204 	addi	r10,r10,8
8110ff88:	da802215 	stw	r10,136(sp)
8110ff8c:	a080004c 	andi	r2,r20,1
8110ff90:	1001d226 	beq	r2,zero,811106dc <___vfiprintf_internal_r+0xec4>
8110ff94:	94c4b03a 	or	r2,r18,r19
8110ff98:	1002351e 	bne	r2,zero,81110870 <___vfiprintf_internal_r+0x1058>
8110ff9c:	d8001d85 	stb	zero,118(sp)
8110ffa0:	48022216 	blt	r9,zero,8111082c <___vfiprintf_internal_r+0x1014>
8110ffa4:	00bfdfc4 	movi	r2,-129
8110ffa8:	a0a8703a 	and	r20,r20,r2
8110ffac:	003f1506 	br	8110fc04 <__reset+0xfb0efc04>
8110ffb0:	da802217 	ldw	r10,136(sp)
8110ffb4:	04800044 	movi	r18,1
8110ffb8:	d8001d85 	stb	zero,118(sp)
8110ffbc:	50800017 	ldw	r2,0(r10)
8110ffc0:	52800104 	addi	r10,r10,4
8110ffc4:	da802215 	stw	r10,136(sp)
8110ffc8:	d8801005 	stb	r2,64(sp)
8110ffcc:	9027883a 	mov	r19,r18
8110ffd0:	dd401004 	addi	r21,sp,64
8110ffd4:	0013883a 	mov	r9,zero
8110ffd8:	003f1706 	br	8110fc38 <__reset+0xfb0efc38>
8110ffdc:	21003fcc 	andi	r4,r4,255
8110ffe0:	2003201e 	bne	r4,zero,81110c64 <___vfiprintf_internal_r+0x144c>
8110ffe4:	a080080c 	andi	r2,r20,32
8110ffe8:	10004b26 	beq	r2,zero,81110118 <___vfiprintf_internal_r+0x900>
8110ffec:	da802217 	ldw	r10,136(sp)
8110fff0:	50800117 	ldw	r2,4(r10)
8110fff4:	54800017 	ldw	r18,0(r10)
8110fff8:	52800204 	addi	r10,r10,8
8110fffc:	da802215 	stw	r10,136(sp)
81110000:	1027883a 	mov	r19,r2
81110004:	10022c16 	blt	r2,zero,811108b8 <___vfiprintf_internal_r+0x10a0>
81110008:	df001d83 	ldbu	fp,118(sp)
8111000c:	48007216 	blt	r9,zero,811101d8 <___vfiprintf_internal_r+0x9c0>
81110010:	00ffdfc4 	movi	r3,-129
81110014:	94c4b03a 	or	r2,r18,r19
81110018:	a0e8703a 	and	r20,r20,r3
8111001c:	1000cc26 	beq	r2,zero,81110350 <___vfiprintf_internal_r+0xb38>
81110020:	98021026 	beq	r19,zero,81110864 <___vfiprintf_internal_r+0x104c>
81110024:	dc402415 	stw	r17,144(sp)
81110028:	dc002515 	stw	r16,148(sp)
8111002c:	9823883a 	mov	r17,r19
81110030:	9021883a 	mov	r16,r18
81110034:	dd401a04 	addi	r21,sp,104
81110038:	4825883a 	mov	r18,r9
8111003c:	4027883a 	mov	r19,r8
81110040:	8009883a 	mov	r4,r16
81110044:	880b883a 	mov	r5,r17
81110048:	01800284 	movi	r6,10
8111004c:	000f883a 	mov	r7,zero
81110050:	1111bf80 	call	81111bf8 <__umoddi3>
81110054:	10800c04 	addi	r2,r2,48
81110058:	ad7fffc4 	addi	r21,r21,-1
8111005c:	8009883a 	mov	r4,r16
81110060:	880b883a 	mov	r5,r17
81110064:	a8800005 	stb	r2,0(r21)
81110068:	01800284 	movi	r6,10
8111006c:	000f883a 	mov	r7,zero
81110070:	11116800 	call	81111680 <__udivdi3>
81110074:	1021883a 	mov	r16,r2
81110078:	10c4b03a 	or	r2,r2,r3
8111007c:	1823883a 	mov	r17,r3
81110080:	103fef1e 	bne	r2,zero,81110040 <__reset+0xfb0f0040>
81110084:	dc402417 	ldw	r17,144(sp)
81110088:	dc002517 	ldw	r16,148(sp)
8111008c:	9013883a 	mov	r9,r18
81110090:	9811883a 	mov	r8,r19
81110094:	da801e17 	ldw	r10,120(sp)
81110098:	5567c83a 	sub	r19,r10,r21
8111009c:	003ede06 	br	8110fc18 <__reset+0xfb0efc18>
811100a0:	38803fcc 	andi	r2,r7,255
811100a4:	1080201c 	xori	r2,r2,128
811100a8:	10bfe004 	addi	r2,r2,-128
811100ac:	1002371e 	bne	r2,zero,8111098c <___vfiprintf_internal_r+0x1174>
811100b0:	01000044 	movi	r4,1
811100b4:	01c00804 	movi	r7,32
811100b8:	80c00007 	ldb	r3,0(r16)
811100bc:	003e3506 	br	8110f994 <__reset+0xfb0ef994>
811100c0:	a5000054 	ori	r20,r20,1
811100c4:	80c00007 	ldb	r3,0(r16)
811100c8:	003e3206 	br	8110f994 <__reset+0xfb0ef994>
811100cc:	a5002014 	ori	r20,r20,128
811100d0:	80c00007 	ldb	r3,0(r16)
811100d4:	003e2f06 	br	8110f994 <__reset+0xfb0ef994>
811100d8:	8015883a 	mov	r10,r16
811100dc:	0023883a 	mov	r17,zero
811100e0:	18bff404 	addi	r2,r3,-48
811100e4:	50c00007 	ldb	r3,0(r10)
811100e8:	8c4002a4 	muli	r17,r17,10
811100ec:	84000044 	addi	r16,r16,1
811100f0:	8015883a 	mov	r10,r16
811100f4:	1463883a 	add	r17,r2,r17
811100f8:	18bff404 	addi	r2,r3,-48
811100fc:	30bff92e 	bgeu	r6,r2,811100e4 <__reset+0xfb0f00e4>
81110100:	003e2506 	br	8110f998 <__reset+0xfb0ef998>
81110104:	21003fcc 	andi	r4,r4,255
81110108:	2002d41e 	bne	r4,zero,81110c5c <___vfiprintf_internal_r+0x1444>
8111010c:	a5000414 	ori	r20,r20,16
81110110:	a080080c 	andi	r2,r20,32
81110114:	103fb51e 	bne	r2,zero,8110ffec <__reset+0xfb0effec>
81110118:	a080040c 	andi	r2,r20,16
8111011c:	1001f826 	beq	r2,zero,81110900 <___vfiprintf_internal_r+0x10e8>
81110120:	da802217 	ldw	r10,136(sp)
81110124:	54800017 	ldw	r18,0(r10)
81110128:	52800104 	addi	r10,r10,4
8111012c:	da802215 	stw	r10,136(sp)
81110130:	9027d7fa 	srai	r19,r18,31
81110134:	9805883a 	mov	r2,r19
81110138:	003fb206 	br	81110004 <__reset+0xfb0f0004>
8111013c:	21003fcc 	andi	r4,r4,255
81110140:	2002c41e 	bne	r4,zero,81110c54 <___vfiprintf_internal_r+0x143c>
81110144:	a5000414 	ori	r20,r20,16
81110148:	a080080c 	andi	r2,r20,32
8111014c:	103f5f1e 	bne	r2,zero,8110fecc <__reset+0xfb0efecc>
81110150:	a080040c 	andi	r2,r20,16
81110154:	10020f26 	beq	r2,zero,81110994 <___vfiprintf_internal_r+0x117c>
81110158:	da802217 	ldw	r10,136(sp)
8111015c:	d8001d85 	stb	zero,118(sp)
81110160:	0027883a 	mov	r19,zero
81110164:	50800104 	addi	r2,r10,4
81110168:	54800017 	ldw	r18,0(r10)
8111016c:	48021116 	blt	r9,zero,811109b4 <___vfiprintf_internal_r+0x119c>
81110170:	00ffdfc4 	movi	r3,-129
81110174:	d8802215 	stw	r2,136(sp)
81110178:	a0e8703a 	and	r20,r20,r3
8111017c:	903f5e1e 	bne	r18,zero,8110fef8 <__reset+0xfb0efef8>
81110180:	0039883a 	mov	fp,zero
81110184:	4802a626 	beq	r9,zero,81110c20 <___vfiprintf_internal_r+0x1408>
81110188:	0025883a 	mov	r18,zero
8111018c:	0027883a 	mov	r19,zero
81110190:	003f5a06 	br	8110fefc <__reset+0xfb0efefc>
81110194:	21003fcc 	andi	r4,r4,255
81110198:	20029f1e 	bne	r4,zero,81110c18 <___vfiprintf_internal_r+0x1400>
8111019c:	a5000414 	ori	r20,r20,16
811101a0:	a080080c 	andi	r2,r20,32
811101a4:	10005e1e 	bne	r2,zero,81110320 <___vfiprintf_internal_r+0xb08>
811101a8:	a080040c 	andi	r2,r20,16
811101ac:	1001a21e 	bne	r2,zero,81110838 <___vfiprintf_internal_r+0x1020>
811101b0:	a080100c 	andi	r2,r20,64
811101b4:	d8001d85 	stb	zero,118(sp)
811101b8:	da802217 	ldw	r10,136(sp)
811101bc:	1002231e 	bne	r2,zero,81110a4c <___vfiprintf_internal_r+0x1234>
811101c0:	50800104 	addi	r2,r10,4
811101c4:	54800017 	ldw	r18,0(r10)
811101c8:	0027883a 	mov	r19,zero
811101cc:	4801a00e 	bge	r9,zero,81110850 <___vfiprintf_internal_r+0x1038>
811101d0:	d8802215 	stw	r2,136(sp)
811101d4:	0039883a 	mov	fp,zero
811101d8:	94c4b03a 	or	r2,r18,r19
811101dc:	103f901e 	bne	r2,zero,81110020 <__reset+0xfb0f0020>
811101e0:	00800044 	movi	r2,1
811101e4:	10803fcc 	andi	r2,r2,255
811101e8:	00c00044 	movi	r3,1
811101ec:	10c05926 	beq	r2,r3,81110354 <___vfiprintf_internal_r+0xb3c>
811101f0:	00c00084 	movi	r3,2
811101f4:	10ffe41e 	bne	r2,r3,81110188 <__reset+0xfb0f0188>
811101f8:	0025883a 	mov	r18,zero
811101fc:	0027883a 	mov	r19,zero
81110200:	00013d06 	br	811106f8 <___vfiprintf_internal_r+0xee0>
81110204:	21003fcc 	andi	r4,r4,255
81110208:	2002811e 	bne	r4,zero,81110c10 <___vfiprintf_internal_r+0x13f8>
8111020c:	00a044b4 	movhi	r2,33042
81110210:	10aabe04 	addi	r2,r2,-21768
81110214:	d8802615 	stw	r2,152(sp)
81110218:	a080080c 	andi	r2,r20,32
8111021c:	103f561e 	bne	r2,zero,8110ff78 <__reset+0xfb0eff78>
81110220:	a080040c 	andi	r2,r20,16
81110224:	1001d126 	beq	r2,zero,8111096c <___vfiprintf_internal_r+0x1154>
81110228:	da802217 	ldw	r10,136(sp)
8111022c:	0027883a 	mov	r19,zero
81110230:	54800017 	ldw	r18,0(r10)
81110234:	52800104 	addi	r10,r10,4
81110238:	da802215 	stw	r10,136(sp)
8111023c:	003f5306 	br	8110ff8c <__reset+0xfb0eff8c>
81110240:	da802217 	ldw	r10,136(sp)
81110244:	d8001d85 	stb	zero,118(sp)
81110248:	55400017 	ldw	r21,0(r10)
8111024c:	50c00104 	addi	r3,r10,4
81110250:	a8024226 	beq	r21,zero,81110b5c <___vfiprintf_internal_r+0x1344>
81110254:	48021816 	blt	r9,zero,81110ab8 <___vfiprintf_internal_r+0x12a0>
81110258:	480d883a 	mov	r6,r9
8111025c:	000b883a 	mov	r5,zero
81110260:	a809883a 	mov	r4,r21
81110264:	d8c02a15 	stw	r3,168(sp)
81110268:	da002b15 	stw	r8,172(sp)
8111026c:	da402c15 	stw	r9,176(sp)
81110270:	110d9f40 	call	8110d9f4 <memchr>
81110274:	d8c02a17 	ldw	r3,168(sp)
81110278:	da002b17 	ldw	r8,172(sp)
8111027c:	da402c17 	ldw	r9,176(sp)
81110280:	10024826 	beq	r2,zero,81110ba4 <___vfiprintf_internal_r+0x138c>
81110284:	1567c83a 	sub	r19,r2,r21
81110288:	df001d83 	ldbu	fp,118(sp)
8111028c:	d8c02215 	stw	r3,136(sp)
81110290:	0013883a 	mov	r9,zero
81110294:	003e6006 	br	8110fc18 <__reset+0xfb0efc18>
81110298:	21003fcc 	andi	r4,r4,255
8111029c:	203fc026 	beq	r4,zero,811101a0 <__reset+0xfb0f01a0>
811102a0:	d9c01d85 	stb	r7,118(sp)
811102a4:	003fbe06 	br	811101a0 <__reset+0xfb0f01a0>
811102a8:	da802217 	ldw	r10,136(sp)
811102ac:	54400017 	ldw	r17,0(r10)
811102b0:	50800104 	addi	r2,r10,4
811102b4:	883e3b16 	blt	r17,zero,8110fba4 <__reset+0xfb0efba4>
811102b8:	d8802215 	stw	r2,136(sp)
811102bc:	80c00007 	ldb	r3,0(r16)
811102c0:	003db406 	br	8110f994 <__reset+0xfb0ef994>
811102c4:	01000044 	movi	r4,1
811102c8:	01c00ac4 	movi	r7,43
811102cc:	80c00007 	ldb	r3,0(r16)
811102d0:	003db006 	br	8110f994 <__reset+0xfb0ef994>
811102d4:	80c00007 	ldb	r3,0(r16)
811102d8:	82800044 	addi	r10,r16,1
811102dc:	1b423c26 	beq	r3,r13,81110bd0 <___vfiprintf_internal_r+0x13b8>
811102e0:	18bff404 	addi	r2,r3,-48
811102e4:	0013883a 	mov	r9,zero
811102e8:	30822b36 	bltu	r6,r2,81110b98 <___vfiprintf_internal_r+0x1380>
811102ec:	50c00007 	ldb	r3,0(r10)
811102f0:	4a4002a4 	muli	r9,r9,10
811102f4:	54000044 	addi	r16,r10,1
811102f8:	8015883a 	mov	r10,r16
811102fc:	4893883a 	add	r9,r9,r2
81110300:	18bff404 	addi	r2,r3,-48
81110304:	30bff92e 	bgeu	r6,r2,811102ec <__reset+0xfb0f02ec>
81110308:	483da30e 	bge	r9,zero,8110f998 <__reset+0xfb0ef998>
8111030c:	027fffc4 	movi	r9,-1
81110310:	003da106 	br	8110f998 <__reset+0xfb0ef998>
81110314:	a5001014 	ori	r20,r20,64
81110318:	80c00007 	ldb	r3,0(r16)
8111031c:	003d9d06 	br	8110f994 <__reset+0xfb0ef994>
81110320:	da802217 	ldw	r10,136(sp)
81110324:	d8001d85 	stb	zero,118(sp)
81110328:	50c00204 	addi	r3,r10,8
8111032c:	54800017 	ldw	r18,0(r10)
81110330:	54c00117 	ldw	r19,4(r10)
81110334:	4801ca16 	blt	r9,zero,81110a60 <___vfiprintf_internal_r+0x1248>
81110338:	013fdfc4 	movi	r4,-129
8111033c:	94c4b03a 	or	r2,r18,r19
81110340:	d8c02215 	stw	r3,136(sp)
81110344:	a128703a 	and	r20,r20,r4
81110348:	0039883a 	mov	fp,zero
8111034c:	103f341e 	bne	r2,zero,81110020 <__reset+0xfb0f0020>
81110350:	483e2e26 	beq	r9,zero,8110fc0c <__reset+0xfb0efc0c>
81110354:	0025883a 	mov	r18,zero
81110358:	94800c04 	addi	r18,r18,48
8111035c:	dc8019c5 	stb	r18,103(sp)
81110360:	dcc02717 	ldw	r19,156(sp)
81110364:	dd4019c4 	addi	r21,sp,103
81110368:	003e2b06 	br	8110fc18 <__reset+0xfb0efc18>
8111036c:	21003fcc 	andi	r4,r4,255
81110370:	2002361e 	bne	r4,zero,81110c4c <___vfiprintf_internal_r+0x1434>
81110374:	1801c126 	beq	r3,zero,81110a7c <___vfiprintf_internal_r+0x1264>
81110378:	04800044 	movi	r18,1
8111037c:	d8c01005 	stb	r3,64(sp)
81110380:	d8001d85 	stb	zero,118(sp)
81110384:	9027883a 	mov	r19,r18
81110388:	dd401004 	addi	r21,sp,64
8111038c:	003f1106 	br	8110ffd4 <__reset+0xfb0effd4>
81110390:	d9402117 	ldw	r5,132(sp)
81110394:	d9002017 	ldw	r4,128(sp)
81110398:	d9801a04 	addi	r6,sp,104
8111039c:	d9c02b15 	stw	r7,172(sp)
811103a0:	dbc02a15 	stw	r15,168(sp)
811103a4:	110f7040 	call	8110f704 <__sprint_r.part.0>
811103a8:	d9c02b17 	ldw	r7,172(sp)
811103ac:	dbc02a17 	ldw	r15,168(sp)
811103b0:	10006d1e 	bne	r2,zero,81110568 <___vfiprintf_internal_r+0xd50>
811103b4:	d9801b17 	ldw	r6,108(sp)
811103b8:	d8801c17 	ldw	r2,112(sp)
811103bc:	d811883a 	mov	r8,sp
811103c0:	31400044 	addi	r5,r6,1
811103c4:	003e3306 	br	8110fc94 <__reset+0xfb0efc94>
811103c8:	d9401b17 	ldw	r5,108(sp)
811103cc:	d8801c17 	ldw	r2,112(sp)
811103d0:	29000044 	addi	r4,r5,1
811103d4:	d8c01d87 	ldb	r3,118(sp)
811103d8:	183e4d26 	beq	r3,zero,8110fd10 <__reset+0xfb0efd10>
811103dc:	00c00044 	movi	r3,1
811103e0:	d9401d84 	addi	r5,sp,118
811103e4:	10c5883a 	add	r2,r2,r3
811103e8:	41400015 	stw	r5,0(r8)
811103ec:	40c00115 	stw	r3,4(r8)
811103f0:	d8801c15 	stw	r2,112(sp)
811103f4:	d9001b15 	stw	r4,108(sp)
811103f8:	014001c4 	movi	r5,7
811103fc:	2900a90e 	bge	r5,r4,811106a4 <___vfiprintf_internal_r+0xe8c>
81110400:	1000da1e 	bne	r2,zero,8111076c <___vfiprintf_internal_r+0xf54>
81110404:	7000ab1e 	bne	r14,zero,811106b4 <___vfiprintf_internal_r+0xe9c>
81110408:	000b883a 	mov	r5,zero
8111040c:	1809883a 	mov	r4,r3
81110410:	d811883a 	mov	r8,sp
81110414:	00c02004 	movi	r3,128
81110418:	e0fe4d26 	beq	fp,r3,8110fd50 <__reset+0xfb0efd50>
8111041c:	4cf9c83a 	sub	fp,r9,r19
81110420:	073e7b0e 	bge	zero,fp,8110fe10 <__reset+0xfb0efe10>
81110424:	01c00404 	movi	r7,16
81110428:	3f01900e 	bge	r7,fp,81110a6c <___vfiprintf_internal_r+0x1254>
8111042c:	00e044b4 	movhi	r3,33042
81110430:	18eb2404 	addi	r3,r3,-21360
81110434:	d8c02415 	stw	r3,144(sp)
81110438:	034001c4 	movi	r13,7
8111043c:	00000506 	br	81110454 <___vfiprintf_internal_r+0xc3c>
81110440:	29000084 	addi	r4,r5,2
81110444:	42000204 	addi	r8,r8,8
81110448:	180b883a 	mov	r5,r3
8111044c:	e73ffc04 	addi	fp,fp,-16
81110450:	3f000d0e 	bge	r7,fp,81110488 <___vfiprintf_internal_r+0xc70>
81110454:	10800404 	addi	r2,r2,16
81110458:	28c00044 	addi	r3,r5,1
8111045c:	45c00015 	stw	r23,0(r8)
81110460:	41c00115 	stw	r7,4(r8)
81110464:	d8801c15 	stw	r2,112(sp)
81110468:	d8c01b15 	stw	r3,108(sp)
8111046c:	68fff40e 	bge	r13,r3,81110440 <__reset+0xfb0f0440>
81110470:	1000101e 	bne	r2,zero,811104b4 <___vfiprintf_internal_r+0xc9c>
81110474:	e73ffc04 	addi	fp,fp,-16
81110478:	01000044 	movi	r4,1
8111047c:	000b883a 	mov	r5,zero
81110480:	d811883a 	mov	r8,sp
81110484:	3f3ff316 	blt	r7,fp,81110454 <__reset+0xfb0f0454>
81110488:	da802417 	ldw	r10,144(sp)
8111048c:	1705883a 	add	r2,r2,fp
81110490:	47000115 	stw	fp,4(r8)
81110494:	42800015 	stw	r10,0(r8)
81110498:	d8801c15 	stw	r2,112(sp)
8111049c:	d9001b15 	stw	r4,108(sp)
811104a0:	00c001c4 	movi	r3,7
811104a4:	19003616 	blt	r3,r4,81110580 <___vfiprintf_internal_r+0xd68>
811104a8:	42000204 	addi	r8,r8,8
811104ac:	21000044 	addi	r4,r4,1
811104b0:	003e5706 	br	8110fe10 <__reset+0xfb0efe10>
811104b4:	d9402117 	ldw	r5,132(sp)
811104b8:	d9002017 	ldw	r4,128(sp)
811104bc:	d9801a04 	addi	r6,sp,104
811104c0:	d9c02b15 	stw	r7,172(sp)
811104c4:	db402a15 	stw	r13,168(sp)
811104c8:	110f7040 	call	8110f704 <__sprint_r.part.0>
811104cc:	d9c02b17 	ldw	r7,172(sp)
811104d0:	db402a17 	ldw	r13,168(sp)
811104d4:	1000241e 	bne	r2,zero,81110568 <___vfiprintf_internal_r+0xd50>
811104d8:	d9401b17 	ldw	r5,108(sp)
811104dc:	d8801c17 	ldw	r2,112(sp)
811104e0:	d811883a 	mov	r8,sp
811104e4:	29000044 	addi	r4,r5,1
811104e8:	003fd806 	br	8111044c <__reset+0xfb0f044c>
811104ec:	d9401b17 	ldw	r5,108(sp)
811104f0:	00e044b4 	movhi	r3,33042
811104f4:	18eb2804 	addi	r3,r3,-21344
811104f8:	d8c02415 	stw	r3,144(sp)
811104fc:	29400044 	addi	r5,r5,1
81110500:	d8c02417 	ldw	r3,144(sp)
81110504:	14c5883a 	add	r2,r2,r19
81110508:	44c00115 	stw	r19,4(r8)
8111050c:	40c00015 	stw	r3,0(r8)
81110510:	d8801c15 	stw	r2,112(sp)
81110514:	d9401b15 	stw	r5,108(sp)
81110518:	00c001c4 	movi	r3,7
8111051c:	1940070e 	bge	r3,r5,8111053c <___vfiprintf_internal_r+0xd24>
81110520:	103e4826 	beq	r2,zero,8110fe44 <__reset+0xfb0efe44>
81110524:	d9402117 	ldw	r5,132(sp)
81110528:	d9002017 	ldw	r4,128(sp)
8111052c:	d9801a04 	addi	r6,sp,104
81110530:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110534:	10000c1e 	bne	r2,zero,81110568 <___vfiprintf_internal_r+0xd50>
81110538:	d8801c17 	ldw	r2,112(sp)
8111053c:	8c80010e 	bge	r17,r18,81110544 <___vfiprintf_internal_r+0xd2c>
81110540:	9023883a 	mov	r17,r18
81110544:	da802317 	ldw	r10,140(sp)
81110548:	5455883a 	add	r10,r10,r17
8111054c:	da802315 	stw	r10,140(sp)
81110550:	103e4126 	beq	r2,zero,8110fe58 <__reset+0xfb0efe58>
81110554:	d9402117 	ldw	r5,132(sp)
81110558:	d9002017 	ldw	r4,128(sp)
8111055c:	d9801a04 	addi	r6,sp,104
81110560:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110564:	103e3c26 	beq	r2,zero,8110fe58 <__reset+0xfb0efe58>
81110568:	dd002117 	ldw	r20,132(sp)
8111056c:	a080030b 	ldhu	r2,12(r20)
81110570:	1080100c 	andi	r2,r2,64
81110574:	1001231e 	bne	r2,zero,81110a04 <___vfiprintf_internal_r+0x11ec>
81110578:	d8802317 	ldw	r2,140(sp)
8111057c:	003d7b06 	br	8110fb6c <__reset+0xfb0efb6c>
81110580:	1000991e 	bne	r2,zero,811107e8 <___vfiprintf_internal_r+0xfd0>
81110584:	00c00044 	movi	r3,1
81110588:	9805883a 	mov	r2,r19
8111058c:	dd400015 	stw	r21,0(sp)
81110590:	dcc00115 	stw	r19,4(sp)
81110594:	dcc01c15 	stw	r19,112(sp)
81110598:	d8c01b15 	stw	r3,108(sp)
8111059c:	d811883a 	mov	r8,sp
811105a0:	42000204 	addi	r8,r8,8
811105a4:	a2c0010c 	andi	r11,r20,4
811105a8:	583fe426 	beq	r11,zero,8111053c <__reset+0xfb0f053c>
811105ac:	8ca7c83a 	sub	r19,r17,r18
811105b0:	04ffe20e 	bge	zero,r19,8111053c <__reset+0xfb0f053c>
811105b4:	01c00404 	movi	r7,16
811105b8:	3cffcc0e 	bge	r7,r19,811104ec <__reset+0xfb0f04ec>
811105bc:	02a044b4 	movhi	r10,33042
811105c0:	52ab2804 	addi	r10,r10,-21344
811105c4:	d9001b17 	ldw	r4,108(sp)
811105c8:	da802415 	stw	r10,144(sp)
811105cc:	382b883a 	mov	r21,r7
811105d0:	050001c4 	movi	r20,7
811105d4:	df002017 	ldw	fp,128(sp)
811105d8:	00000506 	br	811105f0 <___vfiprintf_internal_r+0xdd8>
811105dc:	21400084 	addi	r5,r4,2
811105e0:	42000204 	addi	r8,r8,8
811105e4:	1809883a 	mov	r4,r3
811105e8:	9cfffc04 	addi	r19,r19,-16
811105ec:	acffc40e 	bge	r21,r19,81110500 <__reset+0xfb0f0500>
811105f0:	10800404 	addi	r2,r2,16
811105f4:	20c00044 	addi	r3,r4,1
811105f8:	45800015 	stw	r22,0(r8)
811105fc:	45400115 	stw	r21,4(r8)
81110600:	d8801c15 	stw	r2,112(sp)
81110604:	d8c01b15 	stw	r3,108(sp)
81110608:	a0fff40e 	bge	r20,r3,811105dc <__reset+0xfb0f05dc>
8111060c:	1000041e 	bne	r2,zero,81110620 <___vfiprintf_internal_r+0xe08>
81110610:	01400044 	movi	r5,1
81110614:	0009883a 	mov	r4,zero
81110618:	d811883a 	mov	r8,sp
8111061c:	003ff206 	br	811105e8 <__reset+0xfb0f05e8>
81110620:	d9402117 	ldw	r5,132(sp)
81110624:	d9801a04 	addi	r6,sp,104
81110628:	e009883a 	mov	r4,fp
8111062c:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110630:	103fcd1e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
81110634:	d9001b17 	ldw	r4,108(sp)
81110638:	d8801c17 	ldw	r2,112(sp)
8111063c:	d811883a 	mov	r8,sp
81110640:	21400044 	addi	r5,r4,1
81110644:	003fe806 	br	811105e8 <__reset+0xfb0f05e8>
81110648:	d9402117 	ldw	r5,132(sp)
8111064c:	d9002017 	ldw	r4,128(sp)
81110650:	d9801a04 	addi	r6,sp,104
81110654:	d9c02b15 	stw	r7,172(sp)
81110658:	db402a15 	stw	r13,168(sp)
8111065c:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110660:	d9c02b17 	ldw	r7,172(sp)
81110664:	db402a17 	ldw	r13,168(sp)
81110668:	103fbf1e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
8111066c:	d9401b17 	ldw	r5,108(sp)
81110670:	d8801c17 	ldw	r2,112(sp)
81110674:	d811883a 	mov	r8,sp
81110678:	29800044 	addi	r6,r5,1
8111067c:	003dc406 	br	8110fd90 <__reset+0xfb0efd90>
81110680:	1000d21e 	bne	r2,zero,811109cc <___vfiprintf_internal_r+0x11b4>
81110684:	d8c01d87 	ldb	r3,118(sp)
81110688:	18009526 	beq	r3,zero,811108e0 <___vfiprintf_internal_r+0x10c8>
8111068c:	00800044 	movi	r2,1
81110690:	d8c01d84 	addi	r3,sp,118
81110694:	1009883a 	mov	r4,r2
81110698:	d8c00015 	stw	r3,0(sp)
8111069c:	d8800115 	stw	r2,4(sp)
811106a0:	d811883a 	mov	r8,sp
811106a4:	200b883a 	mov	r5,r4
811106a8:	42000204 	addi	r8,r8,8
811106ac:	21000044 	addi	r4,r4,1
811106b0:	003d9706 	br	8110fd10 <__reset+0xfb0efd10>
811106b4:	d9001d04 	addi	r4,sp,116
811106b8:	00800084 	movi	r2,2
811106bc:	d9000015 	stw	r4,0(sp)
811106c0:	d8800115 	stw	r2,4(sp)
811106c4:	1809883a 	mov	r4,r3
811106c8:	d811883a 	mov	r8,sp
811106cc:	200b883a 	mov	r5,r4
811106d0:	42000204 	addi	r8,r8,8
811106d4:	21000044 	addi	r4,r4,1
811106d8:	003f4e06 	br	81110414 <__reset+0xfb0f0414>
811106dc:	d8001d85 	stb	zero,118(sp)
811106e0:	48005016 	blt	r9,zero,81110824 <___vfiprintf_internal_r+0x100c>
811106e4:	00ffdfc4 	movi	r3,-129
811106e8:	94c4b03a 	or	r2,r18,r19
811106ec:	a0e8703a 	and	r20,r20,r3
811106f0:	103d4426 	beq	r2,zero,8110fc04 <__reset+0xfb0efc04>
811106f4:	0039883a 	mov	fp,zero
811106f8:	d9002617 	ldw	r4,152(sp)
811106fc:	dd401a04 	addi	r21,sp,104
81110700:	908003cc 	andi	r2,r18,15
81110704:	9806973a 	slli	r3,r19,28
81110708:	2085883a 	add	r2,r4,r2
8111070c:	9024d13a 	srli	r18,r18,4
81110710:	10800003 	ldbu	r2,0(r2)
81110714:	9826d13a 	srli	r19,r19,4
81110718:	ad7fffc4 	addi	r21,r21,-1
8111071c:	1ca4b03a 	or	r18,r3,r18
81110720:	a8800005 	stb	r2,0(r21)
81110724:	94c4b03a 	or	r2,r18,r19
81110728:	103ff51e 	bne	r2,zero,81110700 <__reset+0xfb0f0700>
8111072c:	003e5906 	br	81110094 <__reset+0xfb0f0094>
81110730:	d9402117 	ldw	r5,132(sp)
81110734:	d9002017 	ldw	r4,128(sp)
81110738:	d9801a04 	addi	r6,sp,104
8111073c:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110740:	103f891e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
81110744:	d8801c17 	ldw	r2,112(sp)
81110748:	d811883a 	mov	r8,sp
8111074c:	003f9506 	br	811105a4 <__reset+0xfb0f05a4>
81110750:	d9402117 	ldw	r5,132(sp)
81110754:	d9002017 	ldw	r4,128(sp)
81110758:	d9801a04 	addi	r6,sp,104
8111075c:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110760:	103f811e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
81110764:	d811883a 	mov	r8,sp
81110768:	003ced06 	br	8110fb20 <__reset+0xfb0efb20>
8111076c:	d9402117 	ldw	r5,132(sp)
81110770:	d9002017 	ldw	r4,128(sp)
81110774:	d9801a04 	addi	r6,sp,104
81110778:	da402c15 	stw	r9,176(sp)
8111077c:	db802a15 	stw	r14,168(sp)
81110780:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110784:	da402c17 	ldw	r9,176(sp)
81110788:	db802a17 	ldw	r14,168(sp)
8111078c:	103f761e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
81110790:	d9401b17 	ldw	r5,108(sp)
81110794:	d8801c17 	ldw	r2,112(sp)
81110798:	d811883a 	mov	r8,sp
8111079c:	29000044 	addi	r4,r5,1
811107a0:	003d5b06 	br	8110fd10 <__reset+0xfb0efd10>
811107a4:	d9402117 	ldw	r5,132(sp)
811107a8:	d9002017 	ldw	r4,128(sp)
811107ac:	d9801a04 	addi	r6,sp,104
811107b0:	da402c15 	stw	r9,176(sp)
811107b4:	110f7040 	call	8110f704 <__sprint_r.part.0>
811107b8:	da402c17 	ldw	r9,176(sp)
811107bc:	103f6a1e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
811107c0:	d9401b17 	ldw	r5,108(sp)
811107c4:	d8801c17 	ldw	r2,112(sp)
811107c8:	d811883a 	mov	r8,sp
811107cc:	29000044 	addi	r4,r5,1
811107d0:	003f1006 	br	81110414 <__reset+0xfb0f0414>
811107d4:	1000c31e 	bne	r2,zero,81110ae4 <___vfiprintf_internal_r+0x12cc>
811107d8:	01000044 	movi	r4,1
811107dc:	000b883a 	mov	r5,zero
811107e0:	d811883a 	mov	r8,sp
811107e4:	003f0d06 	br	8111041c <__reset+0xfb0f041c>
811107e8:	d9402117 	ldw	r5,132(sp)
811107ec:	d9002017 	ldw	r4,128(sp)
811107f0:	d9801a04 	addi	r6,sp,104
811107f4:	110f7040 	call	8110f704 <__sprint_r.part.0>
811107f8:	103f5b1e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
811107fc:	d9001b17 	ldw	r4,108(sp)
81110800:	d8801c17 	ldw	r2,112(sp)
81110804:	d811883a 	mov	r8,sp
81110808:	21000044 	addi	r4,r4,1
8111080c:	003d8006 	br	8110fe10 <__reset+0xfb0efe10>
81110810:	012044b4 	movhi	r4,33042
81110814:	212ac304 	addi	r4,r4,-21748
81110818:	d9002615 	stw	r4,152(sp)
8111081c:	d8c02215 	stw	r3,136(sp)
81110820:	1029883a 	mov	r20,r2
81110824:	94c4b03a 	or	r2,r18,r19
81110828:	103fb21e 	bne	r2,zero,811106f4 <__reset+0xfb0f06f4>
8111082c:	0039883a 	mov	fp,zero
81110830:	00800084 	movi	r2,2
81110834:	003e6b06 	br	811101e4 <__reset+0xfb0f01e4>
81110838:	da802217 	ldw	r10,136(sp)
8111083c:	d8001d85 	stb	zero,118(sp)
81110840:	0027883a 	mov	r19,zero
81110844:	50800104 	addi	r2,r10,4
81110848:	54800017 	ldw	r18,0(r10)
8111084c:	483e6016 	blt	r9,zero,811101d0 <__reset+0xfb0f01d0>
81110850:	00ffdfc4 	movi	r3,-129
81110854:	d8802215 	stw	r2,136(sp)
81110858:	a0e8703a 	and	r20,r20,r3
8111085c:	0039883a 	mov	fp,zero
81110860:	903ebb26 	beq	r18,zero,81110350 <__reset+0xfb0f0350>
81110864:	00800244 	movi	r2,9
81110868:	14bdee36 	bltu	r2,r18,81110024 <__reset+0xfb0f0024>
8111086c:	003eba06 	br	81110358 <__reset+0xfb0f0358>
81110870:	00800c04 	movi	r2,48
81110874:	d8c01d45 	stb	r3,117(sp)
81110878:	d8801d05 	stb	r2,116(sp)
8111087c:	d8001d85 	stb	zero,118(sp)
81110880:	a0c00094 	ori	r3,r20,2
81110884:	4800a916 	blt	r9,zero,81110b2c <___vfiprintf_internal_r+0x1314>
81110888:	00bfdfc4 	movi	r2,-129
8111088c:	a096703a 	and	r11,r20,r2
81110890:	5d000094 	ori	r20,r11,2
81110894:	0039883a 	mov	fp,zero
81110898:	003f9706 	br	811106f8 <__reset+0xfb0f06f8>
8111089c:	8025883a 	mov	r18,r16
811108a0:	003c2e06 	br	8110f95c <__reset+0xfb0ef95c>
811108a4:	00a044b4 	movhi	r2,33042
811108a8:	10aac304 	addi	r2,r2,-21748
811108ac:	0039883a 	mov	fp,zero
811108b0:	d8802615 	stw	r2,152(sp)
811108b4:	003f9006 	br	811106f8 <__reset+0xfb0f06f8>
811108b8:	04a5c83a 	sub	r18,zero,r18
811108bc:	07000b44 	movi	fp,45
811108c0:	9004c03a 	cmpne	r2,r18,zero
811108c4:	04e7c83a 	sub	r19,zero,r19
811108c8:	df001d85 	stb	fp,118(sp)
811108cc:	98a7c83a 	sub	r19,r19,r2
811108d0:	48009f16 	blt	r9,zero,81110b50 <___vfiprintf_internal_r+0x1338>
811108d4:	00bfdfc4 	movi	r2,-129
811108d8:	a0a8703a 	and	r20,r20,r2
811108dc:	003dd006 	br	81110020 <__reset+0xfb0f0020>
811108e0:	70004c26 	beq	r14,zero,81110a14 <___vfiprintf_internal_r+0x11fc>
811108e4:	00800084 	movi	r2,2
811108e8:	d8c01d04 	addi	r3,sp,116
811108ec:	d8c00015 	stw	r3,0(sp)
811108f0:	d8800115 	stw	r2,4(sp)
811108f4:	01000044 	movi	r4,1
811108f8:	d811883a 	mov	r8,sp
811108fc:	003f7306 	br	811106cc <__reset+0xfb0f06cc>
81110900:	a080100c 	andi	r2,r20,64
81110904:	da802217 	ldw	r10,136(sp)
81110908:	103e0626 	beq	r2,zero,81110124 <__reset+0xfb0f0124>
8111090c:	5480000f 	ldh	r18,0(r10)
81110910:	52800104 	addi	r10,r10,4
81110914:	da802215 	stw	r10,136(sp)
81110918:	9027d7fa 	srai	r19,r18,31
8111091c:	9805883a 	mov	r2,r19
81110920:	003db806 	br	81110004 <__reset+0xfb0f0004>
81110924:	a080040c 	andi	r2,r20,16
81110928:	1000091e 	bne	r2,zero,81110950 <___vfiprintf_internal_r+0x1138>
8111092c:	a2c0100c 	andi	r11,r20,64
81110930:	58000726 	beq	r11,zero,81110950 <___vfiprintf_internal_r+0x1138>
81110934:	da802217 	ldw	r10,136(sp)
81110938:	50800017 	ldw	r2,0(r10)
8111093c:	52800104 	addi	r10,r10,4
81110940:	da802215 	stw	r10,136(sp)
81110944:	da802317 	ldw	r10,140(sp)
81110948:	1280000d 	sth	r10,0(r2)
8111094c:	003be706 	br	8110f8ec <__reset+0xfb0ef8ec>
81110950:	da802217 	ldw	r10,136(sp)
81110954:	50800017 	ldw	r2,0(r10)
81110958:	52800104 	addi	r10,r10,4
8111095c:	da802215 	stw	r10,136(sp)
81110960:	da802317 	ldw	r10,140(sp)
81110964:	12800015 	stw	r10,0(r2)
81110968:	003be006 	br	8110f8ec <__reset+0xfb0ef8ec>
8111096c:	a080100c 	andi	r2,r20,64
81110970:	da802217 	ldw	r10,136(sp)
81110974:	10003026 	beq	r2,zero,81110a38 <___vfiprintf_internal_r+0x1220>
81110978:	5480000b 	ldhu	r18,0(r10)
8111097c:	52800104 	addi	r10,r10,4
81110980:	0027883a 	mov	r19,zero
81110984:	da802215 	stw	r10,136(sp)
81110988:	003d8006 	br	8110ff8c <__reset+0xfb0eff8c>
8111098c:	80c00007 	ldb	r3,0(r16)
81110990:	003c0006 	br	8110f994 <__reset+0xfb0ef994>
81110994:	a080100c 	andi	r2,r20,64
81110998:	d8001d85 	stb	zero,118(sp)
8111099c:	da802217 	ldw	r10,136(sp)
811109a0:	1000201e 	bne	r2,zero,81110a24 <___vfiprintf_internal_r+0x120c>
811109a4:	50800104 	addi	r2,r10,4
811109a8:	54800017 	ldw	r18,0(r10)
811109ac:	0027883a 	mov	r19,zero
811109b0:	483def0e 	bge	r9,zero,81110170 <__reset+0xfb0f0170>
811109b4:	94c6b03a 	or	r3,r18,r19
811109b8:	d8802215 	stw	r2,136(sp)
811109bc:	183d4e1e 	bne	r3,zero,8110fef8 <__reset+0xfb0efef8>
811109c0:	0039883a 	mov	fp,zero
811109c4:	0005883a 	mov	r2,zero
811109c8:	003e0606 	br	811101e4 <__reset+0xfb0f01e4>
811109cc:	d9402117 	ldw	r5,132(sp)
811109d0:	d9002017 	ldw	r4,128(sp)
811109d4:	d9801a04 	addi	r6,sp,104
811109d8:	da402c15 	stw	r9,176(sp)
811109dc:	db802a15 	stw	r14,168(sp)
811109e0:	110f7040 	call	8110f704 <__sprint_r.part.0>
811109e4:	da402c17 	ldw	r9,176(sp)
811109e8:	db802a17 	ldw	r14,168(sp)
811109ec:	103ede1e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
811109f0:	d9401b17 	ldw	r5,108(sp)
811109f4:	d8801c17 	ldw	r2,112(sp)
811109f8:	d811883a 	mov	r8,sp
811109fc:	29000044 	addi	r4,r5,1
81110a00:	003e7406 	br	811103d4 <__reset+0xfb0f03d4>
81110a04:	00bfffc4 	movi	r2,-1
81110a08:	003c5806 	br	8110fb6c <__reset+0xfb0efb6c>
81110a0c:	d811883a 	mov	r8,sp
81110a10:	003ee806 	br	811105b4 <__reset+0xfb0f05b4>
81110a14:	000b883a 	mov	r5,zero
81110a18:	01000044 	movi	r4,1
81110a1c:	d811883a 	mov	r8,sp
81110a20:	003e7c06 	br	81110414 <__reset+0xfb0f0414>
81110a24:	50800104 	addi	r2,r10,4
81110a28:	5480000b 	ldhu	r18,0(r10)
81110a2c:	0027883a 	mov	r19,zero
81110a30:	483dcf0e 	bge	r9,zero,81110170 <__reset+0xfb0f0170>
81110a34:	003fdf06 	br	811109b4 <__reset+0xfb0f09b4>
81110a38:	54800017 	ldw	r18,0(r10)
81110a3c:	52800104 	addi	r10,r10,4
81110a40:	0027883a 	mov	r19,zero
81110a44:	da802215 	stw	r10,136(sp)
81110a48:	003d5006 	br	8110ff8c <__reset+0xfb0eff8c>
81110a4c:	50800104 	addi	r2,r10,4
81110a50:	5480000b 	ldhu	r18,0(r10)
81110a54:	0027883a 	mov	r19,zero
81110a58:	483f7d0e 	bge	r9,zero,81110850 <__reset+0xfb0f0850>
81110a5c:	003ddc06 	br	811101d0 <__reset+0xfb0f01d0>
81110a60:	d8c02215 	stw	r3,136(sp)
81110a64:	0039883a 	mov	fp,zero
81110a68:	003ddb06 	br	811101d8 <__reset+0xfb0f01d8>
81110a6c:	02a044b4 	movhi	r10,33042
81110a70:	52ab2404 	addi	r10,r10,-21360
81110a74:	da802415 	stw	r10,144(sp)
81110a78:	003e8306 	br	81110488 <__reset+0xfb0f0488>
81110a7c:	d8801c17 	ldw	r2,112(sp)
81110a80:	dd002117 	ldw	r20,132(sp)
81110a84:	103eb926 	beq	r2,zero,8111056c <__reset+0xfb0f056c>
81110a88:	d9002017 	ldw	r4,128(sp)
81110a8c:	d9801a04 	addi	r6,sp,104
81110a90:	a00b883a 	mov	r5,r20
81110a94:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110a98:	003eb406 	br	8111056c <__reset+0xfb0f056c>
81110a9c:	80c00043 	ldbu	r3,1(r16)
81110aa0:	a5000814 	ori	r20,r20,32
81110aa4:	84000044 	addi	r16,r16,1
81110aa8:	18c03fcc 	andi	r3,r3,255
81110aac:	18c0201c 	xori	r3,r3,128
81110ab0:	18ffe004 	addi	r3,r3,-128
81110ab4:	003bb706 	br	8110f994 <__reset+0xfb0ef994>
81110ab8:	a809883a 	mov	r4,r21
81110abc:	d8c02a15 	stw	r3,168(sp)
81110ac0:	da002b15 	stw	r8,172(sp)
81110ac4:	110814c0 	call	8110814c <strlen>
81110ac8:	d8c02a17 	ldw	r3,168(sp)
81110acc:	1027883a 	mov	r19,r2
81110ad0:	df001d83 	ldbu	fp,118(sp)
81110ad4:	d8c02215 	stw	r3,136(sp)
81110ad8:	0013883a 	mov	r9,zero
81110adc:	da002b17 	ldw	r8,172(sp)
81110ae0:	003c4d06 	br	8110fc18 <__reset+0xfb0efc18>
81110ae4:	d9402117 	ldw	r5,132(sp)
81110ae8:	d9002017 	ldw	r4,128(sp)
81110aec:	d9801a04 	addi	r6,sp,104
81110af0:	da402c15 	stw	r9,176(sp)
81110af4:	110f7040 	call	8110f704 <__sprint_r.part.0>
81110af8:	da402c17 	ldw	r9,176(sp)
81110afc:	103e9a1e 	bne	r2,zero,81110568 <__reset+0xfb0f0568>
81110b00:	d9401b17 	ldw	r5,108(sp)
81110b04:	d8801c17 	ldw	r2,112(sp)
81110b08:	d811883a 	mov	r8,sp
81110b0c:	29000044 	addi	r4,r5,1
81110b10:	003e4206 	br	8111041c <__reset+0xfb0f041c>
81110b14:	d9401b17 	ldw	r5,108(sp)
81110b18:	012044b4 	movhi	r4,33042
81110b1c:	212b2804 	addi	r4,r4,-21344
81110b20:	d9002415 	stw	r4,144(sp)
81110b24:	29400044 	addi	r5,r5,1
81110b28:	003c6d06 	br	8110fce0 <__reset+0xfb0efce0>
81110b2c:	0039883a 	mov	fp,zero
81110b30:	00800084 	movi	r2,2
81110b34:	10803fcc 	andi	r2,r2,255
81110b38:	01000044 	movi	r4,1
81110b3c:	11001e26 	beq	r2,r4,81110bb8 <___vfiprintf_internal_r+0x13a0>
81110b40:	01000084 	movi	r4,2
81110b44:	11001e1e 	bne	r2,r4,81110bc0 <___vfiprintf_internal_r+0x13a8>
81110b48:	1829883a 	mov	r20,r3
81110b4c:	003eea06 	br	811106f8 <__reset+0xfb0f06f8>
81110b50:	a007883a 	mov	r3,r20
81110b54:	00800044 	movi	r2,1
81110b58:	003ff606 	br	81110b34 <__reset+0xfb0f0b34>
81110b5c:	00800184 	movi	r2,6
81110b60:	1240012e 	bgeu	r2,r9,81110b68 <___vfiprintf_internal_r+0x1350>
81110b64:	1013883a 	mov	r9,r2
81110b68:	4827883a 	mov	r19,r9
81110b6c:	4825883a 	mov	r18,r9
81110b70:	48001516 	blt	r9,zero,81110bc8 <___vfiprintf_internal_r+0x13b0>
81110b74:	056044b4 	movhi	r21,33042
81110b78:	d8c02215 	stw	r3,136(sp)
81110b7c:	ad6ac804 	addi	r21,r21,-21728
81110b80:	003d1406 	br	8110ffd4 <__reset+0xfb0effd4>
81110b84:	02a044b4 	movhi	r10,33042
81110b88:	52ab2404 	addi	r10,r10,-21360
81110b8c:	da802415 	stw	r10,144(sp)
81110b90:	200d883a 	mov	r6,r4
81110b94:	003c9106 	br	8110fddc <__reset+0xfb0efddc>
81110b98:	5021883a 	mov	r16,r10
81110b9c:	0013883a 	mov	r9,zero
81110ba0:	003b7d06 	br	8110f998 <__reset+0xfb0ef998>
81110ba4:	4827883a 	mov	r19,r9
81110ba8:	df001d83 	ldbu	fp,118(sp)
81110bac:	d8c02215 	stw	r3,136(sp)
81110bb0:	0013883a 	mov	r9,zero
81110bb4:	003c1806 	br	8110fc18 <__reset+0xfb0efc18>
81110bb8:	1829883a 	mov	r20,r3
81110bbc:	003d1806 	br	81110020 <__reset+0xfb0f0020>
81110bc0:	1829883a 	mov	r20,r3
81110bc4:	003ccd06 	br	8110fefc <__reset+0xfb0efefc>
81110bc8:	0025883a 	mov	r18,zero
81110bcc:	003fe906 	br	81110b74 <__reset+0xfb0f0b74>
81110bd0:	d8802217 	ldw	r2,136(sp)
81110bd4:	80c00043 	ldbu	r3,1(r16)
81110bd8:	5021883a 	mov	r16,r10
81110bdc:	12400017 	ldw	r9,0(r2)
81110be0:	10800104 	addi	r2,r2,4
81110be4:	d8802215 	stw	r2,136(sp)
81110be8:	483faf0e 	bge	r9,zero,81110aa8 <__reset+0xfb0f0aa8>
81110bec:	18c03fcc 	andi	r3,r3,255
81110bf0:	18c0201c 	xori	r3,r3,128
81110bf4:	027fffc4 	movi	r9,-1
81110bf8:	18ffe004 	addi	r3,r3,-128
81110bfc:	003b6506 	br	8110f994 <__reset+0xfb0ef994>
81110c00:	d9c01d85 	stb	r7,118(sp)
81110c04:	003ca006 	br	8110fe88 <__reset+0xfb0efe88>
81110c08:	d9c01d85 	stb	r7,118(sp)
81110c0c:	003cad06 	br	8110fec4 <__reset+0xfb0efec4>
81110c10:	d9c01d85 	stb	r7,118(sp)
81110c14:	003d7d06 	br	8111020c <__reset+0xfb0f020c>
81110c18:	d9c01d85 	stb	r7,118(sp)
81110c1c:	003d5f06 	br	8111019c <__reset+0xfb0f019c>
81110c20:	a080004c 	andi	r2,r20,1
81110c24:	0039883a 	mov	fp,zero
81110c28:	10000526 	beq	r2,zero,81110c40 <___vfiprintf_internal_r+0x1428>
81110c2c:	00800c04 	movi	r2,48
81110c30:	d88019c5 	stb	r2,103(sp)
81110c34:	dcc02717 	ldw	r19,156(sp)
81110c38:	dd4019c4 	addi	r21,sp,103
81110c3c:	003bf606 	br	8110fc18 <__reset+0xfb0efc18>
81110c40:	0027883a 	mov	r19,zero
81110c44:	dd401a04 	addi	r21,sp,104
81110c48:	003bf306 	br	8110fc18 <__reset+0xfb0efc18>
81110c4c:	d9c01d85 	stb	r7,118(sp)
81110c50:	003dc806 	br	81110374 <__reset+0xfb0f0374>
81110c54:	d9c01d85 	stb	r7,118(sp)
81110c58:	003d3a06 	br	81110144 <__reset+0xfb0f0144>
81110c5c:	d9c01d85 	stb	r7,118(sp)
81110c60:	003d2a06 	br	8111010c <__reset+0xfb0f010c>
81110c64:	d9c01d85 	stb	r7,118(sp)
81110c68:	003cde06 	br	8110ffe4 <__reset+0xfb0effe4>
81110c6c:	d9c01d85 	stb	r7,118(sp)
81110c70:	003cbc06 	br	8110ff64 <__reset+0xfb0eff64>

81110c74 <__vfiprintf_internal>:
81110c74:	00a044b4 	movhi	r2,33042
81110c78:	10b2a304 	addi	r2,r2,-13684
81110c7c:	300f883a 	mov	r7,r6
81110c80:	280d883a 	mov	r6,r5
81110c84:	200b883a 	mov	r5,r4
81110c88:	11000017 	ldw	r4,0(r2)
81110c8c:	110f8181 	jmpi	8110f818 <___vfiprintf_internal_r>

81110c90 <__sbprintf>:
81110c90:	2880030b 	ldhu	r2,12(r5)
81110c94:	2ac01917 	ldw	r11,100(r5)
81110c98:	2a80038b 	ldhu	r10,14(r5)
81110c9c:	2a400717 	ldw	r9,28(r5)
81110ca0:	2a000917 	ldw	r8,36(r5)
81110ca4:	defee204 	addi	sp,sp,-1144
81110ca8:	00c10004 	movi	r3,1024
81110cac:	dc011a15 	stw	r16,1128(sp)
81110cb0:	10bfff4c 	andi	r2,r2,65533
81110cb4:	2821883a 	mov	r16,r5
81110cb8:	d8cb883a 	add	r5,sp,r3
81110cbc:	dc811c15 	stw	r18,1136(sp)
81110cc0:	dc411b15 	stw	r17,1132(sp)
81110cc4:	dfc11d15 	stw	ra,1140(sp)
81110cc8:	2025883a 	mov	r18,r4
81110ccc:	d881030d 	sth	r2,1036(sp)
81110cd0:	dac11915 	stw	r11,1124(sp)
81110cd4:	da81038d 	sth	r10,1038(sp)
81110cd8:	da410715 	stw	r9,1052(sp)
81110cdc:	da010915 	stw	r8,1060(sp)
81110ce0:	dec10015 	stw	sp,1024(sp)
81110ce4:	dec10415 	stw	sp,1040(sp)
81110ce8:	d8c10215 	stw	r3,1032(sp)
81110cec:	d8c10515 	stw	r3,1044(sp)
81110cf0:	d8010615 	stw	zero,1048(sp)
81110cf4:	110f8180 	call	8110f818 <___vfiprintf_internal_r>
81110cf8:	1023883a 	mov	r17,r2
81110cfc:	10000416 	blt	r2,zero,81110d10 <__sbprintf+0x80>
81110d00:	d9410004 	addi	r5,sp,1024
81110d04:	9009883a 	mov	r4,r18
81110d08:	110c0ac0 	call	8110c0ac <_fflush_r>
81110d0c:	10000d1e 	bne	r2,zero,81110d44 <__sbprintf+0xb4>
81110d10:	d881030b 	ldhu	r2,1036(sp)
81110d14:	1080100c 	andi	r2,r2,64
81110d18:	10000326 	beq	r2,zero,81110d28 <__sbprintf+0x98>
81110d1c:	8080030b 	ldhu	r2,12(r16)
81110d20:	10801014 	ori	r2,r2,64
81110d24:	8080030d 	sth	r2,12(r16)
81110d28:	8805883a 	mov	r2,r17
81110d2c:	dfc11d17 	ldw	ra,1140(sp)
81110d30:	dc811c17 	ldw	r18,1136(sp)
81110d34:	dc411b17 	ldw	r17,1132(sp)
81110d38:	dc011a17 	ldw	r16,1128(sp)
81110d3c:	dec11e04 	addi	sp,sp,1144
81110d40:	f800283a 	ret
81110d44:	047fffc4 	movi	r17,-1
81110d48:	003ff106 	br	81110d10 <__reset+0xfb0f0d10>

81110d4c <__swbuf_r>:
81110d4c:	defffb04 	addi	sp,sp,-20
81110d50:	dcc00315 	stw	r19,12(sp)
81110d54:	dc800215 	stw	r18,8(sp)
81110d58:	dc000015 	stw	r16,0(sp)
81110d5c:	dfc00415 	stw	ra,16(sp)
81110d60:	dc400115 	stw	r17,4(sp)
81110d64:	2025883a 	mov	r18,r4
81110d68:	2827883a 	mov	r19,r5
81110d6c:	3021883a 	mov	r16,r6
81110d70:	20000226 	beq	r4,zero,81110d7c <__swbuf_r+0x30>
81110d74:	20800e17 	ldw	r2,56(r4)
81110d78:	10004226 	beq	r2,zero,81110e84 <__swbuf_r+0x138>
81110d7c:	80800617 	ldw	r2,24(r16)
81110d80:	8100030b 	ldhu	r4,12(r16)
81110d84:	80800215 	stw	r2,8(r16)
81110d88:	2080020c 	andi	r2,r4,8
81110d8c:	10003626 	beq	r2,zero,81110e68 <__swbuf_r+0x11c>
81110d90:	80c00417 	ldw	r3,16(r16)
81110d94:	18003426 	beq	r3,zero,81110e68 <__swbuf_r+0x11c>
81110d98:	2088000c 	andi	r2,r4,8192
81110d9c:	9c403fcc 	andi	r17,r19,255
81110da0:	10001a26 	beq	r2,zero,81110e0c <__swbuf_r+0xc0>
81110da4:	80800017 	ldw	r2,0(r16)
81110da8:	81000517 	ldw	r4,20(r16)
81110dac:	10c7c83a 	sub	r3,r2,r3
81110db0:	1900200e 	bge	r3,r4,81110e34 <__swbuf_r+0xe8>
81110db4:	18c00044 	addi	r3,r3,1
81110db8:	81000217 	ldw	r4,8(r16)
81110dbc:	11400044 	addi	r5,r2,1
81110dc0:	81400015 	stw	r5,0(r16)
81110dc4:	213fffc4 	addi	r4,r4,-1
81110dc8:	81000215 	stw	r4,8(r16)
81110dcc:	14c00005 	stb	r19,0(r2)
81110dd0:	80800517 	ldw	r2,20(r16)
81110dd4:	10c01e26 	beq	r2,r3,81110e50 <__swbuf_r+0x104>
81110dd8:	8080030b 	ldhu	r2,12(r16)
81110ddc:	1080004c 	andi	r2,r2,1
81110de0:	10000226 	beq	r2,zero,81110dec <__swbuf_r+0xa0>
81110de4:	00800284 	movi	r2,10
81110de8:	88801926 	beq	r17,r2,81110e50 <__swbuf_r+0x104>
81110dec:	8805883a 	mov	r2,r17
81110df0:	dfc00417 	ldw	ra,16(sp)
81110df4:	dcc00317 	ldw	r19,12(sp)
81110df8:	dc800217 	ldw	r18,8(sp)
81110dfc:	dc400117 	ldw	r17,4(sp)
81110e00:	dc000017 	ldw	r16,0(sp)
81110e04:	dec00504 	addi	sp,sp,20
81110e08:	f800283a 	ret
81110e0c:	81401917 	ldw	r5,100(r16)
81110e10:	00b7ffc4 	movi	r2,-8193
81110e14:	21080014 	ori	r4,r4,8192
81110e18:	2884703a 	and	r2,r5,r2
81110e1c:	80801915 	stw	r2,100(r16)
81110e20:	80800017 	ldw	r2,0(r16)
81110e24:	8100030d 	sth	r4,12(r16)
81110e28:	81000517 	ldw	r4,20(r16)
81110e2c:	10c7c83a 	sub	r3,r2,r3
81110e30:	193fe016 	blt	r3,r4,81110db4 <__reset+0xfb0f0db4>
81110e34:	800b883a 	mov	r5,r16
81110e38:	9009883a 	mov	r4,r18
81110e3c:	110c0ac0 	call	8110c0ac <_fflush_r>
81110e40:	1000071e 	bne	r2,zero,81110e60 <__swbuf_r+0x114>
81110e44:	80800017 	ldw	r2,0(r16)
81110e48:	00c00044 	movi	r3,1
81110e4c:	003fda06 	br	81110db8 <__reset+0xfb0f0db8>
81110e50:	800b883a 	mov	r5,r16
81110e54:	9009883a 	mov	r4,r18
81110e58:	110c0ac0 	call	8110c0ac <_fflush_r>
81110e5c:	103fe326 	beq	r2,zero,81110dec <__reset+0xfb0f0dec>
81110e60:	00bfffc4 	movi	r2,-1
81110e64:	003fe206 	br	81110df0 <__reset+0xfb0f0df0>
81110e68:	800b883a 	mov	r5,r16
81110e6c:	9009883a 	mov	r4,r18
81110e70:	110a4b40 	call	8110a4b4 <__swsetup_r>
81110e74:	103ffa1e 	bne	r2,zero,81110e60 <__reset+0xfb0f0e60>
81110e78:	8100030b 	ldhu	r4,12(r16)
81110e7c:	80c00417 	ldw	r3,16(r16)
81110e80:	003fc506 	br	81110d98 <__reset+0xfb0f0d98>
81110e84:	110c4880 	call	8110c488 <__sinit>
81110e88:	003fbc06 	br	81110d7c <__reset+0xfb0f0d7c>

81110e8c <__swbuf>:
81110e8c:	00a044b4 	movhi	r2,33042
81110e90:	10b2a304 	addi	r2,r2,-13684
81110e94:	280d883a 	mov	r6,r5
81110e98:	200b883a 	mov	r5,r4
81110e9c:	11000017 	ldw	r4,0(r2)
81110ea0:	1110d4c1 	jmpi	81110d4c <__swbuf_r>

81110ea4 <_write_r>:
81110ea4:	defffd04 	addi	sp,sp,-12
81110ea8:	2805883a 	mov	r2,r5
81110eac:	dc000015 	stw	r16,0(sp)
81110eb0:	042044b4 	movhi	r16,33042
81110eb4:	dc400115 	stw	r17,4(sp)
81110eb8:	300b883a 	mov	r5,r6
81110ebc:	8432d904 	addi	r16,r16,-13468
81110ec0:	2023883a 	mov	r17,r4
81110ec4:	380d883a 	mov	r6,r7
81110ec8:	1009883a 	mov	r4,r2
81110ecc:	dfc00215 	stw	ra,8(sp)
81110ed0:	80000015 	stw	zero,0(r16)
81110ed4:	1114b240 	call	81114b24 <write>
81110ed8:	00ffffc4 	movi	r3,-1
81110edc:	10c00526 	beq	r2,r3,81110ef4 <_write_r+0x50>
81110ee0:	dfc00217 	ldw	ra,8(sp)
81110ee4:	dc400117 	ldw	r17,4(sp)
81110ee8:	dc000017 	ldw	r16,0(sp)
81110eec:	dec00304 	addi	sp,sp,12
81110ef0:	f800283a 	ret
81110ef4:	80c00017 	ldw	r3,0(r16)
81110ef8:	183ff926 	beq	r3,zero,81110ee0 <__reset+0xfb0f0ee0>
81110efc:	88c00015 	stw	r3,0(r17)
81110f00:	003ff706 	br	81110ee0 <__reset+0xfb0f0ee0>

81110f04 <_close_r>:
81110f04:	defffd04 	addi	sp,sp,-12
81110f08:	dc000015 	stw	r16,0(sp)
81110f0c:	042044b4 	movhi	r16,33042
81110f10:	dc400115 	stw	r17,4(sp)
81110f14:	8432d904 	addi	r16,r16,-13468
81110f18:	2023883a 	mov	r17,r4
81110f1c:	2809883a 	mov	r4,r5
81110f20:	dfc00215 	stw	ra,8(sp)
81110f24:	80000015 	stw	zero,0(r16)
81110f28:	111420c0 	call	8111420c <close>
81110f2c:	00ffffc4 	movi	r3,-1
81110f30:	10c00526 	beq	r2,r3,81110f48 <_close_r+0x44>
81110f34:	dfc00217 	ldw	ra,8(sp)
81110f38:	dc400117 	ldw	r17,4(sp)
81110f3c:	dc000017 	ldw	r16,0(sp)
81110f40:	dec00304 	addi	sp,sp,12
81110f44:	f800283a 	ret
81110f48:	80c00017 	ldw	r3,0(r16)
81110f4c:	183ff926 	beq	r3,zero,81110f34 <__reset+0xfb0f0f34>
81110f50:	88c00015 	stw	r3,0(r17)
81110f54:	003ff706 	br	81110f34 <__reset+0xfb0f0f34>

81110f58 <_calloc_r>:
81110f58:	298b383a 	mul	r5,r5,r6
81110f5c:	defffe04 	addi	sp,sp,-8
81110f60:	dfc00115 	stw	ra,4(sp)
81110f64:	dc000015 	stw	r16,0(sp)
81110f68:	110d1e80 	call	8110d1e8 <_malloc_r>
81110f6c:	10002926 	beq	r2,zero,81111014 <_calloc_r+0xbc>
81110f70:	11bfff17 	ldw	r6,-4(r2)
81110f74:	1021883a 	mov	r16,r2
81110f78:	00bfff04 	movi	r2,-4
81110f7c:	308c703a 	and	r6,r6,r2
81110f80:	00c00904 	movi	r3,36
81110f84:	308d883a 	add	r6,r6,r2
81110f88:	19801636 	bltu	r3,r6,81110fe4 <_calloc_r+0x8c>
81110f8c:	008004c4 	movi	r2,19
81110f90:	11800b2e 	bgeu	r2,r6,81110fc0 <_calloc_r+0x68>
81110f94:	80000015 	stw	zero,0(r16)
81110f98:	80000115 	stw	zero,4(r16)
81110f9c:	008006c4 	movi	r2,27
81110fa0:	11801a2e 	bgeu	r2,r6,8111100c <_calloc_r+0xb4>
81110fa4:	80000215 	stw	zero,8(r16)
81110fa8:	80000315 	stw	zero,12(r16)
81110fac:	30c0151e 	bne	r6,r3,81111004 <_calloc_r+0xac>
81110fb0:	80000415 	stw	zero,16(r16)
81110fb4:	80800604 	addi	r2,r16,24
81110fb8:	80000515 	stw	zero,20(r16)
81110fbc:	00000106 	br	81110fc4 <_calloc_r+0x6c>
81110fc0:	8005883a 	mov	r2,r16
81110fc4:	10000015 	stw	zero,0(r2)
81110fc8:	10000115 	stw	zero,4(r2)
81110fcc:	10000215 	stw	zero,8(r2)
81110fd0:	8005883a 	mov	r2,r16
81110fd4:	dfc00117 	ldw	ra,4(sp)
81110fd8:	dc000017 	ldw	r16,0(sp)
81110fdc:	dec00204 	addi	sp,sp,8
81110fe0:	f800283a 	ret
81110fe4:	000b883a 	mov	r5,zero
81110fe8:	8009883a 	mov	r4,r16
81110fec:	110dc340 	call	8110dc34 <memset>
81110ff0:	8005883a 	mov	r2,r16
81110ff4:	dfc00117 	ldw	ra,4(sp)
81110ff8:	dc000017 	ldw	r16,0(sp)
81110ffc:	dec00204 	addi	sp,sp,8
81111000:	f800283a 	ret
81111004:	80800404 	addi	r2,r16,16
81111008:	003fee06 	br	81110fc4 <__reset+0xfb0f0fc4>
8111100c:	80800204 	addi	r2,r16,8
81111010:	003fec06 	br	81110fc4 <__reset+0xfb0f0fc4>
81111014:	0005883a 	mov	r2,zero
81111018:	003fee06 	br	81110fd4 <__reset+0xfb0f0fd4>

8111101c <_fclose_r>:
8111101c:	28003926 	beq	r5,zero,81111104 <_fclose_r+0xe8>
81111020:	defffc04 	addi	sp,sp,-16
81111024:	dc400115 	stw	r17,4(sp)
81111028:	dc000015 	stw	r16,0(sp)
8111102c:	dfc00315 	stw	ra,12(sp)
81111030:	dc800215 	stw	r18,8(sp)
81111034:	2023883a 	mov	r17,r4
81111038:	2821883a 	mov	r16,r5
8111103c:	20000226 	beq	r4,zero,81111048 <_fclose_r+0x2c>
81111040:	20800e17 	ldw	r2,56(r4)
81111044:	10002726 	beq	r2,zero,811110e4 <_fclose_r+0xc8>
81111048:	8080030f 	ldh	r2,12(r16)
8111104c:	1000071e 	bne	r2,zero,8111106c <_fclose_r+0x50>
81111050:	0005883a 	mov	r2,zero
81111054:	dfc00317 	ldw	ra,12(sp)
81111058:	dc800217 	ldw	r18,8(sp)
8111105c:	dc400117 	ldw	r17,4(sp)
81111060:	dc000017 	ldw	r16,0(sp)
81111064:	dec00404 	addi	sp,sp,16
81111068:	f800283a 	ret
8111106c:	800b883a 	mov	r5,r16
81111070:	8809883a 	mov	r4,r17
81111074:	110be900 	call	8110be90 <__sflush_r>
81111078:	1025883a 	mov	r18,r2
8111107c:	80800b17 	ldw	r2,44(r16)
81111080:	10000426 	beq	r2,zero,81111094 <_fclose_r+0x78>
81111084:	81400717 	ldw	r5,28(r16)
81111088:	8809883a 	mov	r4,r17
8111108c:	103ee83a 	callr	r2
81111090:	10001616 	blt	r2,zero,811110ec <_fclose_r+0xd0>
81111094:	8080030b 	ldhu	r2,12(r16)
81111098:	1080200c 	andi	r2,r2,128
8111109c:	1000151e 	bne	r2,zero,811110f4 <_fclose_r+0xd8>
811110a0:	81400c17 	ldw	r5,48(r16)
811110a4:	28000526 	beq	r5,zero,811110bc <_fclose_r+0xa0>
811110a8:	80801004 	addi	r2,r16,64
811110ac:	28800226 	beq	r5,r2,811110b8 <_fclose_r+0x9c>
811110b0:	8809883a 	mov	r4,r17
811110b4:	110c5fc0 	call	8110c5fc <_free_r>
811110b8:	80000c15 	stw	zero,48(r16)
811110bc:	81401117 	ldw	r5,68(r16)
811110c0:	28000326 	beq	r5,zero,811110d0 <_fclose_r+0xb4>
811110c4:	8809883a 	mov	r4,r17
811110c8:	110c5fc0 	call	8110c5fc <_free_r>
811110cc:	80001115 	stw	zero,68(r16)
811110d0:	110c4980 	call	8110c498 <__sfp_lock_acquire>
811110d4:	8000030d 	sth	zero,12(r16)
811110d8:	110c49c0 	call	8110c49c <__sfp_lock_release>
811110dc:	9005883a 	mov	r2,r18
811110e0:	003fdc06 	br	81111054 <__reset+0xfb0f1054>
811110e4:	110c4880 	call	8110c488 <__sinit>
811110e8:	003fd706 	br	81111048 <__reset+0xfb0f1048>
811110ec:	04bfffc4 	movi	r18,-1
811110f0:	003fe806 	br	81111094 <__reset+0xfb0f1094>
811110f4:	81400417 	ldw	r5,16(r16)
811110f8:	8809883a 	mov	r4,r17
811110fc:	110c5fc0 	call	8110c5fc <_free_r>
81111100:	003fe706 	br	811110a0 <__reset+0xfb0f10a0>
81111104:	0005883a 	mov	r2,zero
81111108:	f800283a 	ret

8111110c <fclose>:
8111110c:	00a044b4 	movhi	r2,33042
81111110:	10b2a304 	addi	r2,r2,-13684
81111114:	200b883a 	mov	r5,r4
81111118:	11000017 	ldw	r4,0(r2)
8111111c:	111101c1 	jmpi	8111101c <_fclose_r>

81111120 <__fputwc>:
81111120:	defff804 	addi	sp,sp,-32
81111124:	dcc00415 	stw	r19,16(sp)
81111128:	dc800315 	stw	r18,12(sp)
8111112c:	dc000115 	stw	r16,4(sp)
81111130:	dfc00715 	stw	ra,28(sp)
81111134:	dd400615 	stw	r21,24(sp)
81111138:	dd000515 	stw	r20,20(sp)
8111113c:	dc400215 	stw	r17,8(sp)
81111140:	2027883a 	mov	r19,r4
81111144:	2825883a 	mov	r18,r5
81111148:	3021883a 	mov	r16,r6
8111114c:	110cfd80 	call	8110cfd8 <__locale_mb_cur_max>
81111150:	00c00044 	movi	r3,1
81111154:	10c03e26 	beq	r2,r3,81111250 <__fputwc+0x130>
81111158:	81c01704 	addi	r7,r16,92
8111115c:	900d883a 	mov	r6,r18
81111160:	d80b883a 	mov	r5,sp
81111164:	9809883a 	mov	r4,r19
81111168:	11114980 	call	81111498 <_wcrtomb_r>
8111116c:	1029883a 	mov	r20,r2
81111170:	00bfffc4 	movi	r2,-1
81111174:	a0802026 	beq	r20,r2,811111f8 <__fputwc+0xd8>
81111178:	d9400003 	ldbu	r5,0(sp)
8111117c:	a0001c26 	beq	r20,zero,811111f0 <__fputwc+0xd0>
81111180:	0023883a 	mov	r17,zero
81111184:	05400284 	movi	r21,10
81111188:	00000906 	br	811111b0 <__fputwc+0x90>
8111118c:	80800017 	ldw	r2,0(r16)
81111190:	11400005 	stb	r5,0(r2)
81111194:	80c00017 	ldw	r3,0(r16)
81111198:	18c00044 	addi	r3,r3,1
8111119c:	80c00015 	stw	r3,0(r16)
811111a0:	8c400044 	addi	r17,r17,1
811111a4:	dc45883a 	add	r2,sp,r17
811111a8:	8d00112e 	bgeu	r17,r20,811111f0 <__fputwc+0xd0>
811111ac:	11400003 	ldbu	r5,0(r2)
811111b0:	80c00217 	ldw	r3,8(r16)
811111b4:	18ffffc4 	addi	r3,r3,-1
811111b8:	80c00215 	stw	r3,8(r16)
811111bc:	183ff30e 	bge	r3,zero,8111118c <__reset+0xfb0f118c>
811111c0:	80800617 	ldw	r2,24(r16)
811111c4:	18801916 	blt	r3,r2,8111122c <__fputwc+0x10c>
811111c8:	80800017 	ldw	r2,0(r16)
811111cc:	11400005 	stb	r5,0(r2)
811111d0:	80800017 	ldw	r2,0(r16)
811111d4:	10c00003 	ldbu	r3,0(r2)
811111d8:	10800044 	addi	r2,r2,1
811111dc:	1d402326 	beq	r3,r21,8111126c <__fputwc+0x14c>
811111e0:	80800015 	stw	r2,0(r16)
811111e4:	8c400044 	addi	r17,r17,1
811111e8:	dc45883a 	add	r2,sp,r17
811111ec:	8d3fef36 	bltu	r17,r20,811111ac <__reset+0xfb0f11ac>
811111f0:	9005883a 	mov	r2,r18
811111f4:	00000406 	br	81111208 <__fputwc+0xe8>
811111f8:	80c0030b 	ldhu	r3,12(r16)
811111fc:	a005883a 	mov	r2,r20
81111200:	18c01014 	ori	r3,r3,64
81111204:	80c0030d 	sth	r3,12(r16)
81111208:	dfc00717 	ldw	ra,28(sp)
8111120c:	dd400617 	ldw	r21,24(sp)
81111210:	dd000517 	ldw	r20,20(sp)
81111214:	dcc00417 	ldw	r19,16(sp)
81111218:	dc800317 	ldw	r18,12(sp)
8111121c:	dc400217 	ldw	r17,8(sp)
81111220:	dc000117 	ldw	r16,4(sp)
81111224:	dec00804 	addi	sp,sp,32
81111228:	f800283a 	ret
8111122c:	800d883a 	mov	r6,r16
81111230:	29403fcc 	andi	r5,r5,255
81111234:	9809883a 	mov	r4,r19
81111238:	1110d4c0 	call	81110d4c <__swbuf_r>
8111123c:	10bfffe0 	cmpeqi	r2,r2,-1
81111240:	10803fcc 	andi	r2,r2,255
81111244:	103fd626 	beq	r2,zero,811111a0 <__reset+0xfb0f11a0>
81111248:	00bfffc4 	movi	r2,-1
8111124c:	003fee06 	br	81111208 <__reset+0xfb0f1208>
81111250:	90ffffc4 	addi	r3,r18,-1
81111254:	01003f84 	movi	r4,254
81111258:	20ffbf36 	bltu	r4,r3,81111158 <__reset+0xfb0f1158>
8111125c:	900b883a 	mov	r5,r18
81111260:	dc800005 	stb	r18,0(sp)
81111264:	1029883a 	mov	r20,r2
81111268:	003fc506 	br	81111180 <__reset+0xfb0f1180>
8111126c:	800d883a 	mov	r6,r16
81111270:	a80b883a 	mov	r5,r21
81111274:	9809883a 	mov	r4,r19
81111278:	1110d4c0 	call	81110d4c <__swbuf_r>
8111127c:	10bfffe0 	cmpeqi	r2,r2,-1
81111280:	003fef06 	br	81111240 <__reset+0xfb0f1240>

81111284 <_fputwc_r>:
81111284:	3080030b 	ldhu	r2,12(r6)
81111288:	10c8000c 	andi	r3,r2,8192
8111128c:	1800051e 	bne	r3,zero,811112a4 <_fputwc_r+0x20>
81111290:	30c01917 	ldw	r3,100(r6)
81111294:	10880014 	ori	r2,r2,8192
81111298:	3080030d 	sth	r2,12(r6)
8111129c:	18880014 	ori	r2,r3,8192
811112a0:	30801915 	stw	r2,100(r6)
811112a4:	11111201 	jmpi	81111120 <__fputwc>

811112a8 <fputwc>:
811112a8:	00a044b4 	movhi	r2,33042
811112ac:	defffc04 	addi	sp,sp,-16
811112b0:	10b2a304 	addi	r2,r2,-13684
811112b4:	dc000115 	stw	r16,4(sp)
811112b8:	14000017 	ldw	r16,0(r2)
811112bc:	dc400215 	stw	r17,8(sp)
811112c0:	dfc00315 	stw	ra,12(sp)
811112c4:	2023883a 	mov	r17,r4
811112c8:	80000226 	beq	r16,zero,811112d4 <fputwc+0x2c>
811112cc:	80800e17 	ldw	r2,56(r16)
811112d0:	10001026 	beq	r2,zero,81111314 <fputwc+0x6c>
811112d4:	2880030b 	ldhu	r2,12(r5)
811112d8:	10c8000c 	andi	r3,r2,8192
811112dc:	1800051e 	bne	r3,zero,811112f4 <fputwc+0x4c>
811112e0:	28c01917 	ldw	r3,100(r5)
811112e4:	10880014 	ori	r2,r2,8192
811112e8:	2880030d 	sth	r2,12(r5)
811112ec:	18880014 	ori	r2,r3,8192
811112f0:	28801915 	stw	r2,100(r5)
811112f4:	280d883a 	mov	r6,r5
811112f8:	8009883a 	mov	r4,r16
811112fc:	880b883a 	mov	r5,r17
81111300:	dfc00317 	ldw	ra,12(sp)
81111304:	dc400217 	ldw	r17,8(sp)
81111308:	dc000117 	ldw	r16,4(sp)
8111130c:	dec00404 	addi	sp,sp,16
81111310:	11111201 	jmpi	81111120 <__fputwc>
81111314:	8009883a 	mov	r4,r16
81111318:	d9400015 	stw	r5,0(sp)
8111131c:	110c4880 	call	8110c488 <__sinit>
81111320:	d9400017 	ldw	r5,0(sp)
81111324:	003feb06 	br	811112d4 <__reset+0xfb0f12d4>

81111328 <_fstat_r>:
81111328:	defffd04 	addi	sp,sp,-12
8111132c:	2805883a 	mov	r2,r5
81111330:	dc000015 	stw	r16,0(sp)
81111334:	042044b4 	movhi	r16,33042
81111338:	dc400115 	stw	r17,4(sp)
8111133c:	8432d904 	addi	r16,r16,-13468
81111340:	2023883a 	mov	r17,r4
81111344:	300b883a 	mov	r5,r6
81111348:	1009883a 	mov	r4,r2
8111134c:	dfc00215 	stw	ra,8(sp)
81111350:	80000015 	stw	zero,0(r16)
81111354:	11143640 	call	81114364 <fstat>
81111358:	00ffffc4 	movi	r3,-1
8111135c:	10c00526 	beq	r2,r3,81111374 <_fstat_r+0x4c>
81111360:	dfc00217 	ldw	ra,8(sp)
81111364:	dc400117 	ldw	r17,4(sp)
81111368:	dc000017 	ldw	r16,0(sp)
8111136c:	dec00304 	addi	sp,sp,12
81111370:	f800283a 	ret
81111374:	80c00017 	ldw	r3,0(r16)
81111378:	183ff926 	beq	r3,zero,81111360 <__reset+0xfb0f1360>
8111137c:	88c00015 	stw	r3,0(r17)
81111380:	003ff706 	br	81111360 <__reset+0xfb0f1360>

81111384 <_isatty_r>:
81111384:	defffd04 	addi	sp,sp,-12
81111388:	dc000015 	stw	r16,0(sp)
8111138c:	042044b4 	movhi	r16,33042
81111390:	dc400115 	stw	r17,4(sp)
81111394:	8432d904 	addi	r16,r16,-13468
81111398:	2023883a 	mov	r17,r4
8111139c:	2809883a 	mov	r4,r5
811113a0:	dfc00215 	stw	ra,8(sp)
811113a4:	80000015 	stw	zero,0(r16)
811113a8:	11144500 	call	81114450 <isatty>
811113ac:	00ffffc4 	movi	r3,-1
811113b0:	10c00526 	beq	r2,r3,811113c8 <_isatty_r+0x44>
811113b4:	dfc00217 	ldw	ra,8(sp)
811113b8:	dc400117 	ldw	r17,4(sp)
811113bc:	dc000017 	ldw	r16,0(sp)
811113c0:	dec00304 	addi	sp,sp,12
811113c4:	f800283a 	ret
811113c8:	80c00017 	ldw	r3,0(r16)
811113cc:	183ff926 	beq	r3,zero,811113b4 <__reset+0xfb0f13b4>
811113d0:	88c00015 	stw	r3,0(r17)
811113d4:	003ff706 	br	811113b4 <__reset+0xfb0f13b4>

811113d8 <_lseek_r>:
811113d8:	defffd04 	addi	sp,sp,-12
811113dc:	2805883a 	mov	r2,r5
811113e0:	dc000015 	stw	r16,0(sp)
811113e4:	042044b4 	movhi	r16,33042
811113e8:	dc400115 	stw	r17,4(sp)
811113ec:	300b883a 	mov	r5,r6
811113f0:	8432d904 	addi	r16,r16,-13468
811113f4:	2023883a 	mov	r17,r4
811113f8:	380d883a 	mov	r6,r7
811113fc:	1009883a 	mov	r4,r2
81111400:	dfc00215 	stw	ra,8(sp)
81111404:	80000015 	stw	zero,0(r16)
81111408:	11145300 	call	81114530 <lseek>
8111140c:	00ffffc4 	movi	r3,-1
81111410:	10c00526 	beq	r2,r3,81111428 <_lseek_r+0x50>
81111414:	dfc00217 	ldw	ra,8(sp)
81111418:	dc400117 	ldw	r17,4(sp)
8111141c:	dc000017 	ldw	r16,0(sp)
81111420:	dec00304 	addi	sp,sp,12
81111424:	f800283a 	ret
81111428:	80c00017 	ldw	r3,0(r16)
8111142c:	183ff926 	beq	r3,zero,81111414 <__reset+0xfb0f1414>
81111430:	88c00015 	stw	r3,0(r17)
81111434:	003ff706 	br	81111414 <__reset+0xfb0f1414>

81111438 <_read_r>:
81111438:	defffd04 	addi	sp,sp,-12
8111143c:	2805883a 	mov	r2,r5
81111440:	dc000015 	stw	r16,0(sp)
81111444:	042044b4 	movhi	r16,33042
81111448:	dc400115 	stw	r17,4(sp)
8111144c:	300b883a 	mov	r5,r6
81111450:	8432d904 	addi	r16,r16,-13468
81111454:	2023883a 	mov	r17,r4
81111458:	380d883a 	mov	r6,r7
8111145c:	1009883a 	mov	r4,r2
81111460:	dfc00215 	stw	ra,8(sp)
81111464:	80000015 	stw	zero,0(r16)
81111468:	11147040 	call	81114704 <read>
8111146c:	00ffffc4 	movi	r3,-1
81111470:	10c00526 	beq	r2,r3,81111488 <_read_r+0x50>
81111474:	dfc00217 	ldw	ra,8(sp)
81111478:	dc400117 	ldw	r17,4(sp)
8111147c:	dc000017 	ldw	r16,0(sp)
81111480:	dec00304 	addi	sp,sp,12
81111484:	f800283a 	ret
81111488:	80c00017 	ldw	r3,0(r16)
8111148c:	183ff926 	beq	r3,zero,81111474 <__reset+0xfb0f1474>
81111490:	88c00015 	stw	r3,0(r17)
81111494:	003ff706 	br	81111474 <__reset+0xfb0f1474>

81111498 <_wcrtomb_r>:
81111498:	defff604 	addi	sp,sp,-40
8111149c:	00a044b4 	movhi	r2,33042
811114a0:	dc800815 	stw	r18,32(sp)
811114a4:	dc400715 	stw	r17,28(sp)
811114a8:	dc000615 	stw	r16,24(sp)
811114ac:	10b2a704 	addi	r2,r2,-13668
811114b0:	dfc00915 	stw	ra,36(sp)
811114b4:	2021883a 	mov	r16,r4
811114b8:	3823883a 	mov	r17,r7
811114bc:	14800017 	ldw	r18,0(r2)
811114c0:	28001426 	beq	r5,zero,81111514 <_wcrtomb_r+0x7c>
811114c4:	d9400415 	stw	r5,16(sp)
811114c8:	d9800515 	stw	r6,20(sp)
811114cc:	110cfcc0 	call	8110cfcc <__locale_charset>
811114d0:	d9800517 	ldw	r6,20(sp)
811114d4:	d9400417 	ldw	r5,16(sp)
811114d8:	100f883a 	mov	r7,r2
811114dc:	dc400015 	stw	r17,0(sp)
811114e0:	8009883a 	mov	r4,r16
811114e4:	903ee83a 	callr	r18
811114e8:	00ffffc4 	movi	r3,-1
811114ec:	10c0031e 	bne	r2,r3,811114fc <_wcrtomb_r+0x64>
811114f0:	88000015 	stw	zero,0(r17)
811114f4:	00c02284 	movi	r3,138
811114f8:	80c00015 	stw	r3,0(r16)
811114fc:	dfc00917 	ldw	ra,36(sp)
81111500:	dc800817 	ldw	r18,32(sp)
81111504:	dc400717 	ldw	r17,28(sp)
81111508:	dc000617 	ldw	r16,24(sp)
8111150c:	dec00a04 	addi	sp,sp,40
81111510:	f800283a 	ret
81111514:	110cfcc0 	call	8110cfcc <__locale_charset>
81111518:	100f883a 	mov	r7,r2
8111151c:	dc400015 	stw	r17,0(sp)
81111520:	000d883a 	mov	r6,zero
81111524:	d9400104 	addi	r5,sp,4
81111528:	8009883a 	mov	r4,r16
8111152c:	903ee83a 	callr	r18
81111530:	003fed06 	br	811114e8 <__reset+0xfb0f14e8>

81111534 <wcrtomb>:
81111534:	defff604 	addi	sp,sp,-40
81111538:	00a044b4 	movhi	r2,33042
8111153c:	dc800615 	stw	r18,24(sp)
81111540:	dc400515 	stw	r17,20(sp)
81111544:	10b2a304 	addi	r2,r2,-13684
81111548:	dfc00915 	stw	ra,36(sp)
8111154c:	dd000815 	stw	r20,32(sp)
81111550:	dcc00715 	stw	r19,28(sp)
81111554:	dc000415 	stw	r16,16(sp)
81111558:	3025883a 	mov	r18,r6
8111155c:	14400017 	ldw	r17,0(r2)
81111560:	20001926 	beq	r4,zero,811115c8 <wcrtomb+0x94>
81111564:	00a044b4 	movhi	r2,33042
81111568:	10b2a704 	addi	r2,r2,-13668
8111156c:	15000017 	ldw	r20,0(r2)
81111570:	2021883a 	mov	r16,r4
81111574:	2827883a 	mov	r19,r5
81111578:	110cfcc0 	call	8110cfcc <__locale_charset>
8111157c:	100f883a 	mov	r7,r2
81111580:	dc800015 	stw	r18,0(sp)
81111584:	980d883a 	mov	r6,r19
81111588:	800b883a 	mov	r5,r16
8111158c:	8809883a 	mov	r4,r17
81111590:	a03ee83a 	callr	r20
81111594:	00ffffc4 	movi	r3,-1
81111598:	10c0031e 	bne	r2,r3,811115a8 <wcrtomb+0x74>
8111159c:	90000015 	stw	zero,0(r18)
811115a0:	00c02284 	movi	r3,138
811115a4:	88c00015 	stw	r3,0(r17)
811115a8:	dfc00917 	ldw	ra,36(sp)
811115ac:	dd000817 	ldw	r20,32(sp)
811115b0:	dcc00717 	ldw	r19,28(sp)
811115b4:	dc800617 	ldw	r18,24(sp)
811115b8:	dc400517 	ldw	r17,20(sp)
811115bc:	dc000417 	ldw	r16,16(sp)
811115c0:	dec00a04 	addi	sp,sp,40
811115c4:	f800283a 	ret
811115c8:	00a044b4 	movhi	r2,33042
811115cc:	10b2a704 	addi	r2,r2,-13668
811115d0:	14000017 	ldw	r16,0(r2)
811115d4:	110cfcc0 	call	8110cfcc <__locale_charset>
811115d8:	100f883a 	mov	r7,r2
811115dc:	dc800015 	stw	r18,0(sp)
811115e0:	000d883a 	mov	r6,zero
811115e4:	d9400104 	addi	r5,sp,4
811115e8:	8809883a 	mov	r4,r17
811115ec:	803ee83a 	callr	r16
811115f0:	003fe806 	br	81111594 <__reset+0xfb0f1594>

811115f4 <__ascii_wctomb>:
811115f4:	28000526 	beq	r5,zero,8111160c <__ascii_wctomb+0x18>
811115f8:	00803fc4 	movi	r2,255
811115fc:	11800536 	bltu	r2,r6,81111614 <__ascii_wctomb+0x20>
81111600:	29800005 	stb	r6,0(r5)
81111604:	00800044 	movi	r2,1
81111608:	f800283a 	ret
8111160c:	0005883a 	mov	r2,zero
81111610:	f800283a 	ret
81111614:	00802284 	movi	r2,138
81111618:	20800015 	stw	r2,0(r4)
8111161c:	00bfffc4 	movi	r2,-1
81111620:	f800283a 	ret

81111624 <_wctomb_r>:
81111624:	00a044b4 	movhi	r2,33042
81111628:	defff904 	addi	sp,sp,-28
8111162c:	10b2a704 	addi	r2,r2,-13668
81111630:	dfc00615 	stw	ra,24(sp)
81111634:	dc400515 	stw	r17,20(sp)
81111638:	dc000415 	stw	r16,16(sp)
8111163c:	3823883a 	mov	r17,r7
81111640:	14000017 	ldw	r16,0(r2)
81111644:	d9000115 	stw	r4,4(sp)
81111648:	d9400215 	stw	r5,8(sp)
8111164c:	d9800315 	stw	r6,12(sp)
81111650:	110cfcc0 	call	8110cfcc <__locale_charset>
81111654:	d9800317 	ldw	r6,12(sp)
81111658:	d9400217 	ldw	r5,8(sp)
8111165c:	d9000117 	ldw	r4,4(sp)
81111660:	100f883a 	mov	r7,r2
81111664:	dc400015 	stw	r17,0(sp)
81111668:	803ee83a 	callr	r16
8111166c:	dfc00617 	ldw	ra,24(sp)
81111670:	dc400517 	ldw	r17,20(sp)
81111674:	dc000417 	ldw	r16,16(sp)
81111678:	dec00704 	addi	sp,sp,28
8111167c:	f800283a 	ret

81111680 <__udivdi3>:
81111680:	defff504 	addi	sp,sp,-44
81111684:	dcc00415 	stw	r19,16(sp)
81111688:	dc000115 	stw	r16,4(sp)
8111168c:	dfc00a15 	stw	ra,40(sp)
81111690:	df000915 	stw	fp,36(sp)
81111694:	ddc00815 	stw	r23,32(sp)
81111698:	dd800715 	stw	r22,28(sp)
8111169c:	dd400615 	stw	r21,24(sp)
811116a0:	dd000515 	stw	r20,20(sp)
811116a4:	dc800315 	stw	r18,12(sp)
811116a8:	dc400215 	stw	r17,8(sp)
811116ac:	2027883a 	mov	r19,r4
811116b0:	2821883a 	mov	r16,r5
811116b4:	3800411e 	bne	r7,zero,811117bc <__udivdi3+0x13c>
811116b8:	3023883a 	mov	r17,r6
811116bc:	2025883a 	mov	r18,r4
811116c0:	2980522e 	bgeu	r5,r6,8111180c <__udivdi3+0x18c>
811116c4:	00bfffd4 	movui	r2,65535
811116c8:	282d883a 	mov	r22,r5
811116cc:	1180a836 	bltu	r2,r6,81111970 <__udivdi3+0x2f0>
811116d0:	00803fc4 	movi	r2,255
811116d4:	1185803a 	cmpltu	r2,r2,r6
811116d8:	100490fa 	slli	r2,r2,3
811116dc:	3086d83a 	srl	r3,r6,r2
811116e0:	012044b4 	movhi	r4,33042
811116e4:	212a78c4 	addi	r4,r4,-22045
811116e8:	20c7883a 	add	r3,r4,r3
811116ec:	18c00003 	ldbu	r3,0(r3)
811116f0:	1885883a 	add	r2,r3,r2
811116f4:	00c00804 	movi	r3,32
811116f8:	1887c83a 	sub	r3,r3,r2
811116fc:	18000526 	beq	r3,zero,81111714 <__udivdi3+0x94>
81111700:	80e0983a 	sll	r16,r16,r3
81111704:	9884d83a 	srl	r2,r19,r2
81111708:	30e2983a 	sll	r17,r6,r3
8111170c:	98e4983a 	sll	r18,r19,r3
81111710:	142cb03a 	or	r22,r2,r16
81111714:	882ad43a 	srli	r21,r17,16
81111718:	b009883a 	mov	r4,r22
8111171c:	8d3fffcc 	andi	r20,r17,65535
81111720:	a80b883a 	mov	r5,r21
81111724:	111228c0 	call	8111228c <__umodsi3>
81111728:	b009883a 	mov	r4,r22
8111172c:	a80b883a 	mov	r5,r21
81111730:	1027883a 	mov	r19,r2
81111734:	11122280 	call	81112228 <__udivsi3>
81111738:	102d883a 	mov	r22,r2
8111173c:	9826943a 	slli	r19,r19,16
81111740:	9004d43a 	srli	r2,r18,16
81111744:	a5a1383a 	mul	r16,r20,r22
81111748:	14c4b03a 	or	r2,r2,r19
8111174c:	1400052e 	bgeu	r2,r16,81111764 <__udivdi3+0xe4>
81111750:	1445883a 	add	r2,r2,r17
81111754:	b0ffffc4 	addi	r3,r22,-1
81111758:	14400136 	bltu	r2,r17,81111760 <__udivdi3+0xe0>
8111175c:	14012336 	bltu	r2,r16,81111bec <__udivdi3+0x56c>
81111760:	182d883a 	mov	r22,r3
81111764:	1421c83a 	sub	r16,r2,r16
81111768:	a80b883a 	mov	r5,r21
8111176c:	8009883a 	mov	r4,r16
81111770:	111228c0 	call	8111228c <__umodsi3>
81111774:	1027883a 	mov	r19,r2
81111778:	a80b883a 	mov	r5,r21
8111177c:	8009883a 	mov	r4,r16
81111780:	11122280 	call	81112228 <__udivsi3>
81111784:	9826943a 	slli	r19,r19,16
81111788:	a0a9383a 	mul	r20,r20,r2
8111178c:	94bfffcc 	andi	r18,r18,65535
81111790:	94e4b03a 	or	r18,r18,r19
81111794:	9500052e 	bgeu	r18,r20,811117ac <__udivdi3+0x12c>
81111798:	8ca5883a 	add	r18,r17,r18
8111179c:	10ffffc4 	addi	r3,r2,-1
811117a0:	9440f136 	bltu	r18,r17,81111b68 <__udivdi3+0x4e8>
811117a4:	9500f02e 	bgeu	r18,r20,81111b68 <__udivdi3+0x4e8>
811117a8:	10bfff84 	addi	r2,r2,-2
811117ac:	b00c943a 	slli	r6,r22,16
811117b0:	0007883a 	mov	r3,zero
811117b4:	3084b03a 	or	r2,r6,r2
811117b8:	00005906 	br	81111920 <__udivdi3+0x2a0>
811117bc:	29c05636 	bltu	r5,r7,81111918 <__udivdi3+0x298>
811117c0:	00bfffd4 	movui	r2,65535
811117c4:	11c0622e 	bgeu	r2,r7,81111950 <__udivdi3+0x2d0>
811117c8:	00804034 	movhi	r2,256
811117cc:	10bfffc4 	addi	r2,r2,-1
811117d0:	11c0ee36 	bltu	r2,r7,81111b8c <__udivdi3+0x50c>
811117d4:	00800404 	movi	r2,16
811117d8:	3886d83a 	srl	r3,r7,r2
811117dc:	012044b4 	movhi	r4,33042
811117e0:	212a78c4 	addi	r4,r4,-22045
811117e4:	20c7883a 	add	r3,r4,r3
811117e8:	18c00003 	ldbu	r3,0(r3)
811117ec:	05400804 	movi	r21,32
811117f0:	1885883a 	add	r2,r3,r2
811117f4:	a8abc83a 	sub	r21,r21,r2
811117f8:	a800621e 	bne	r21,zero,81111984 <__udivdi3+0x304>
811117fc:	3c00e936 	bltu	r7,r16,81111ba4 <__udivdi3+0x524>
81111800:	9985403a 	cmpgeu	r2,r19,r6
81111804:	0007883a 	mov	r3,zero
81111808:	00004506 	br	81111920 <__udivdi3+0x2a0>
8111180c:	3000041e 	bne	r6,zero,81111820 <__udivdi3+0x1a0>
81111810:	000b883a 	mov	r5,zero
81111814:	01000044 	movi	r4,1
81111818:	11122280 	call	81112228 <__udivsi3>
8111181c:	1023883a 	mov	r17,r2
81111820:	00bfffd4 	movui	r2,65535
81111824:	14404e2e 	bgeu	r2,r17,81111960 <__udivdi3+0x2e0>
81111828:	00804034 	movhi	r2,256
8111182c:	10bfffc4 	addi	r2,r2,-1
81111830:	1440d836 	bltu	r2,r17,81111b94 <__udivdi3+0x514>
81111834:	00800404 	movi	r2,16
81111838:	8886d83a 	srl	r3,r17,r2
8111183c:	012044b4 	movhi	r4,33042
81111840:	212a78c4 	addi	r4,r4,-22045
81111844:	20c7883a 	add	r3,r4,r3
81111848:	18c00003 	ldbu	r3,0(r3)
8111184c:	1885883a 	add	r2,r3,r2
81111850:	00c00804 	movi	r3,32
81111854:	1887c83a 	sub	r3,r3,r2
81111858:	18008f1e 	bne	r3,zero,81111a98 <__udivdi3+0x418>
8111185c:	882ad43a 	srli	r21,r17,16
81111860:	8461c83a 	sub	r16,r16,r17
81111864:	8d3fffcc 	andi	r20,r17,65535
81111868:	00c00044 	movi	r3,1
8111186c:	8009883a 	mov	r4,r16
81111870:	a80b883a 	mov	r5,r21
81111874:	d8c00015 	stw	r3,0(sp)
81111878:	111228c0 	call	8111228c <__umodsi3>
8111187c:	8009883a 	mov	r4,r16
81111880:	a80b883a 	mov	r5,r21
81111884:	1027883a 	mov	r19,r2
81111888:	11122280 	call	81112228 <__udivsi3>
8111188c:	9826943a 	slli	r19,r19,16
81111890:	9008d43a 	srli	r4,r18,16
81111894:	1521383a 	mul	r16,r2,r20
81111898:	102d883a 	mov	r22,r2
8111189c:	24c8b03a 	or	r4,r4,r19
811118a0:	d8c00017 	ldw	r3,0(sp)
811118a4:	2400052e 	bgeu	r4,r16,811118bc <__udivdi3+0x23c>
811118a8:	2449883a 	add	r4,r4,r17
811118ac:	b0bfffc4 	addi	r2,r22,-1
811118b0:	24400136 	bltu	r4,r17,811118b8 <__udivdi3+0x238>
811118b4:	2400ca36 	bltu	r4,r16,81111be0 <__udivdi3+0x560>
811118b8:	102d883a 	mov	r22,r2
811118bc:	2421c83a 	sub	r16,r4,r16
811118c0:	a80b883a 	mov	r5,r21
811118c4:	8009883a 	mov	r4,r16
811118c8:	d8c00015 	stw	r3,0(sp)
811118cc:	111228c0 	call	8111228c <__umodsi3>
811118d0:	1027883a 	mov	r19,r2
811118d4:	a80b883a 	mov	r5,r21
811118d8:	8009883a 	mov	r4,r16
811118dc:	11122280 	call	81112228 <__udivsi3>
811118e0:	9826943a 	slli	r19,r19,16
811118e4:	1529383a 	mul	r20,r2,r20
811118e8:	94bfffcc 	andi	r18,r18,65535
811118ec:	94e4b03a 	or	r18,r18,r19
811118f0:	d8c00017 	ldw	r3,0(sp)
811118f4:	9500052e 	bgeu	r18,r20,8111190c <__udivdi3+0x28c>
811118f8:	8ca5883a 	add	r18,r17,r18
811118fc:	113fffc4 	addi	r4,r2,-1
81111900:	94409736 	bltu	r18,r17,81111b60 <__udivdi3+0x4e0>
81111904:	9500962e 	bgeu	r18,r20,81111b60 <__udivdi3+0x4e0>
81111908:	10bfff84 	addi	r2,r2,-2
8111190c:	b00c943a 	slli	r6,r22,16
81111910:	3084b03a 	or	r2,r6,r2
81111914:	00000206 	br	81111920 <__udivdi3+0x2a0>
81111918:	0007883a 	mov	r3,zero
8111191c:	0005883a 	mov	r2,zero
81111920:	dfc00a17 	ldw	ra,40(sp)
81111924:	df000917 	ldw	fp,36(sp)
81111928:	ddc00817 	ldw	r23,32(sp)
8111192c:	dd800717 	ldw	r22,28(sp)
81111930:	dd400617 	ldw	r21,24(sp)
81111934:	dd000517 	ldw	r20,20(sp)
81111938:	dcc00417 	ldw	r19,16(sp)
8111193c:	dc800317 	ldw	r18,12(sp)
81111940:	dc400217 	ldw	r17,8(sp)
81111944:	dc000117 	ldw	r16,4(sp)
81111948:	dec00b04 	addi	sp,sp,44
8111194c:	f800283a 	ret
81111950:	00803fc4 	movi	r2,255
81111954:	11c5803a 	cmpltu	r2,r2,r7
81111958:	100490fa 	slli	r2,r2,3
8111195c:	003f9e06 	br	811117d8 <__reset+0xfb0f17d8>
81111960:	00803fc4 	movi	r2,255
81111964:	1445803a 	cmpltu	r2,r2,r17
81111968:	100490fa 	slli	r2,r2,3
8111196c:	003fb206 	br	81111838 <__reset+0xfb0f1838>
81111970:	00804034 	movhi	r2,256
81111974:	10bfffc4 	addi	r2,r2,-1
81111978:	11808836 	bltu	r2,r6,81111b9c <__udivdi3+0x51c>
8111197c:	00800404 	movi	r2,16
81111980:	003f5606 	br	811116dc <__reset+0xfb0f16dc>
81111984:	30aed83a 	srl	r23,r6,r2
81111988:	3d4e983a 	sll	r7,r7,r21
8111198c:	80acd83a 	srl	r22,r16,r2
81111990:	9884d83a 	srl	r2,r19,r2
81111994:	3deeb03a 	or	r23,r7,r23
81111998:	b824d43a 	srli	r18,r23,16
8111199c:	8560983a 	sll	r16,r16,r21
811119a0:	b009883a 	mov	r4,r22
811119a4:	900b883a 	mov	r5,r18
811119a8:	3568983a 	sll	r20,r6,r21
811119ac:	1420b03a 	or	r16,r2,r16
811119b0:	111228c0 	call	8111228c <__umodsi3>
811119b4:	b009883a 	mov	r4,r22
811119b8:	900b883a 	mov	r5,r18
811119bc:	1023883a 	mov	r17,r2
811119c0:	11122280 	call	81112228 <__udivsi3>
811119c4:	8808943a 	slli	r4,r17,16
811119c8:	bf3fffcc 	andi	fp,r23,65535
811119cc:	8006d43a 	srli	r3,r16,16
811119d0:	e0a3383a 	mul	r17,fp,r2
811119d4:	100d883a 	mov	r6,r2
811119d8:	1906b03a 	or	r3,r3,r4
811119dc:	1c40042e 	bgeu	r3,r17,811119f0 <__udivdi3+0x370>
811119e0:	1dc7883a 	add	r3,r3,r23
811119e4:	10bfffc4 	addi	r2,r2,-1
811119e8:	1dc0752e 	bgeu	r3,r23,81111bc0 <__udivdi3+0x540>
811119ec:	100d883a 	mov	r6,r2
811119f0:	1c63c83a 	sub	r17,r3,r17
811119f4:	900b883a 	mov	r5,r18
811119f8:	8809883a 	mov	r4,r17
811119fc:	d9800015 	stw	r6,0(sp)
81111a00:	111228c0 	call	8111228c <__umodsi3>
81111a04:	102d883a 	mov	r22,r2
81111a08:	8809883a 	mov	r4,r17
81111a0c:	900b883a 	mov	r5,r18
81111a10:	11122280 	call	81112228 <__udivsi3>
81111a14:	b02c943a 	slli	r22,r22,16
81111a18:	e089383a 	mul	r4,fp,r2
81111a1c:	843fffcc 	andi	r16,r16,65535
81111a20:	85a0b03a 	or	r16,r16,r22
81111a24:	d9800017 	ldw	r6,0(sp)
81111a28:	8100042e 	bgeu	r16,r4,81111a3c <__udivdi3+0x3bc>
81111a2c:	85e1883a 	add	r16,r16,r23
81111a30:	10ffffc4 	addi	r3,r2,-1
81111a34:	85c05e2e 	bgeu	r16,r23,81111bb0 <__udivdi3+0x530>
81111a38:	1805883a 	mov	r2,r3
81111a3c:	300c943a 	slli	r6,r6,16
81111a40:	a17fffcc 	andi	r5,r20,65535
81111a44:	a028d43a 	srli	r20,r20,16
81111a48:	3084b03a 	or	r2,r6,r2
81111a4c:	10ffffcc 	andi	r3,r2,65535
81111a50:	100cd43a 	srli	r6,r2,16
81111a54:	194f383a 	mul	r7,r3,r5
81111a58:	1d07383a 	mul	r3,r3,r20
81111a5c:	314b383a 	mul	r5,r6,r5
81111a60:	3810d43a 	srli	r8,r7,16
81111a64:	8121c83a 	sub	r16,r16,r4
81111a68:	1947883a 	add	r3,r3,r5
81111a6c:	40c7883a 	add	r3,r8,r3
81111a70:	350d383a 	mul	r6,r6,r20
81111a74:	1940022e 	bgeu	r3,r5,81111a80 <__udivdi3+0x400>
81111a78:	01000074 	movhi	r4,1
81111a7c:	310d883a 	add	r6,r6,r4
81111a80:	1828d43a 	srli	r20,r3,16
81111a84:	a18d883a 	add	r6,r20,r6
81111a88:	81803e36 	bltu	r16,r6,81111b84 <__udivdi3+0x504>
81111a8c:	81803826 	beq	r16,r6,81111b70 <__udivdi3+0x4f0>
81111a90:	0007883a 	mov	r3,zero
81111a94:	003fa206 	br	81111920 <__reset+0xfb0f1920>
81111a98:	88e2983a 	sll	r17,r17,r3
81111a9c:	80a8d83a 	srl	r20,r16,r2
81111aa0:	80e0983a 	sll	r16,r16,r3
81111aa4:	882ad43a 	srli	r21,r17,16
81111aa8:	9884d83a 	srl	r2,r19,r2
81111aac:	a009883a 	mov	r4,r20
81111ab0:	a80b883a 	mov	r5,r21
81111ab4:	142eb03a 	or	r23,r2,r16
81111ab8:	98e4983a 	sll	r18,r19,r3
81111abc:	111228c0 	call	8111228c <__umodsi3>
81111ac0:	a009883a 	mov	r4,r20
81111ac4:	a80b883a 	mov	r5,r21
81111ac8:	1021883a 	mov	r16,r2
81111acc:	11122280 	call	81112228 <__udivsi3>
81111ad0:	1039883a 	mov	fp,r2
81111ad4:	8d3fffcc 	andi	r20,r17,65535
81111ad8:	8020943a 	slli	r16,r16,16
81111adc:	b804d43a 	srli	r2,r23,16
81111ae0:	a72d383a 	mul	r22,r20,fp
81111ae4:	1404b03a 	or	r2,r2,r16
81111ae8:	1580062e 	bgeu	r2,r22,81111b04 <__udivdi3+0x484>
81111aec:	1445883a 	add	r2,r2,r17
81111af0:	e0ffffc4 	addi	r3,fp,-1
81111af4:	14403836 	bltu	r2,r17,81111bd8 <__udivdi3+0x558>
81111af8:	1580372e 	bgeu	r2,r22,81111bd8 <__udivdi3+0x558>
81111afc:	e73fff84 	addi	fp,fp,-2
81111b00:	1445883a 	add	r2,r2,r17
81111b04:	15adc83a 	sub	r22,r2,r22
81111b08:	a80b883a 	mov	r5,r21
81111b0c:	b009883a 	mov	r4,r22
81111b10:	111228c0 	call	8111228c <__umodsi3>
81111b14:	1027883a 	mov	r19,r2
81111b18:	b009883a 	mov	r4,r22
81111b1c:	a80b883a 	mov	r5,r21
81111b20:	11122280 	call	81112228 <__udivsi3>
81111b24:	9826943a 	slli	r19,r19,16
81111b28:	a0a1383a 	mul	r16,r20,r2
81111b2c:	b93fffcc 	andi	r4,r23,65535
81111b30:	24c8b03a 	or	r4,r4,r19
81111b34:	2400062e 	bgeu	r4,r16,81111b50 <__udivdi3+0x4d0>
81111b38:	2449883a 	add	r4,r4,r17
81111b3c:	10ffffc4 	addi	r3,r2,-1
81111b40:	24402336 	bltu	r4,r17,81111bd0 <__udivdi3+0x550>
81111b44:	2400222e 	bgeu	r4,r16,81111bd0 <__udivdi3+0x550>
81111b48:	10bfff84 	addi	r2,r2,-2
81111b4c:	2449883a 	add	r4,r4,r17
81111b50:	e038943a 	slli	fp,fp,16
81111b54:	2421c83a 	sub	r16,r4,r16
81111b58:	e086b03a 	or	r3,fp,r2
81111b5c:	003f4306 	br	8111186c <__reset+0xfb0f186c>
81111b60:	2005883a 	mov	r2,r4
81111b64:	003f6906 	br	8111190c <__reset+0xfb0f190c>
81111b68:	1805883a 	mov	r2,r3
81111b6c:	003f0f06 	br	811117ac <__reset+0xfb0f17ac>
81111b70:	1806943a 	slli	r3,r3,16
81111b74:	9d66983a 	sll	r19,r19,r21
81111b78:	39ffffcc 	andi	r7,r7,65535
81111b7c:	19c7883a 	add	r3,r3,r7
81111b80:	98ffc32e 	bgeu	r19,r3,81111a90 <__reset+0xfb0f1a90>
81111b84:	10bfffc4 	addi	r2,r2,-1
81111b88:	003fc106 	br	81111a90 <__reset+0xfb0f1a90>
81111b8c:	00800604 	movi	r2,24
81111b90:	003f1106 	br	811117d8 <__reset+0xfb0f17d8>
81111b94:	00800604 	movi	r2,24
81111b98:	003f2706 	br	81111838 <__reset+0xfb0f1838>
81111b9c:	00800604 	movi	r2,24
81111ba0:	003ece06 	br	811116dc <__reset+0xfb0f16dc>
81111ba4:	0007883a 	mov	r3,zero
81111ba8:	00800044 	movi	r2,1
81111bac:	003f5c06 	br	81111920 <__reset+0xfb0f1920>
81111bb0:	813fa12e 	bgeu	r16,r4,81111a38 <__reset+0xfb0f1a38>
81111bb4:	10bfff84 	addi	r2,r2,-2
81111bb8:	85e1883a 	add	r16,r16,r23
81111bbc:	003f9f06 	br	81111a3c <__reset+0xfb0f1a3c>
81111bc0:	1c7f8a2e 	bgeu	r3,r17,811119ec <__reset+0xfb0f19ec>
81111bc4:	31bfff84 	addi	r6,r6,-2
81111bc8:	1dc7883a 	add	r3,r3,r23
81111bcc:	003f8806 	br	811119f0 <__reset+0xfb0f19f0>
81111bd0:	1805883a 	mov	r2,r3
81111bd4:	003fde06 	br	81111b50 <__reset+0xfb0f1b50>
81111bd8:	1839883a 	mov	fp,r3
81111bdc:	003fc906 	br	81111b04 <__reset+0xfb0f1b04>
81111be0:	b5bfff84 	addi	r22,r22,-2
81111be4:	2449883a 	add	r4,r4,r17
81111be8:	003f3406 	br	811118bc <__reset+0xfb0f18bc>
81111bec:	b5bfff84 	addi	r22,r22,-2
81111bf0:	1445883a 	add	r2,r2,r17
81111bf4:	003edb06 	br	81111764 <__reset+0xfb0f1764>

81111bf8 <__umoddi3>:
81111bf8:	defff404 	addi	sp,sp,-48
81111bfc:	df000a15 	stw	fp,40(sp)
81111c00:	dc400315 	stw	r17,12(sp)
81111c04:	dc000215 	stw	r16,8(sp)
81111c08:	dfc00b15 	stw	ra,44(sp)
81111c0c:	ddc00915 	stw	r23,36(sp)
81111c10:	dd800815 	stw	r22,32(sp)
81111c14:	dd400715 	stw	r21,28(sp)
81111c18:	dd000615 	stw	r20,24(sp)
81111c1c:	dcc00515 	stw	r19,20(sp)
81111c20:	dc800415 	stw	r18,16(sp)
81111c24:	2021883a 	mov	r16,r4
81111c28:	2823883a 	mov	r17,r5
81111c2c:	2839883a 	mov	fp,r5
81111c30:	38003c1e 	bne	r7,zero,81111d24 <__umoddi3+0x12c>
81111c34:	3027883a 	mov	r19,r6
81111c38:	2029883a 	mov	r20,r4
81111c3c:	2980512e 	bgeu	r5,r6,81111d84 <__umoddi3+0x18c>
81111c40:	00bfffd4 	movui	r2,65535
81111c44:	11809a36 	bltu	r2,r6,81111eb0 <__umoddi3+0x2b8>
81111c48:	01003fc4 	movi	r4,255
81111c4c:	2189803a 	cmpltu	r4,r4,r6
81111c50:	200890fa 	slli	r4,r4,3
81111c54:	3104d83a 	srl	r2,r6,r4
81111c58:	00e044b4 	movhi	r3,33042
81111c5c:	18ea78c4 	addi	r3,r3,-22045
81111c60:	1885883a 	add	r2,r3,r2
81111c64:	10c00003 	ldbu	r3,0(r2)
81111c68:	00800804 	movi	r2,32
81111c6c:	1909883a 	add	r4,r3,r4
81111c70:	1125c83a 	sub	r18,r2,r4
81111c74:	90000526 	beq	r18,zero,81111c8c <__umoddi3+0x94>
81111c78:	8ca2983a 	sll	r17,r17,r18
81111c7c:	8108d83a 	srl	r4,r16,r4
81111c80:	34a6983a 	sll	r19,r6,r18
81111c84:	84a8983a 	sll	r20,r16,r18
81111c88:	2478b03a 	or	fp,r4,r17
81111c8c:	982ed43a 	srli	r23,r19,16
81111c90:	e009883a 	mov	r4,fp
81111c94:	9dbfffcc 	andi	r22,r19,65535
81111c98:	b80b883a 	mov	r5,r23
81111c9c:	111228c0 	call	8111228c <__umodsi3>
81111ca0:	e009883a 	mov	r4,fp
81111ca4:	b80b883a 	mov	r5,r23
81111ca8:	102b883a 	mov	r21,r2
81111cac:	11122280 	call	81112228 <__udivsi3>
81111cb0:	a806943a 	slli	r3,r21,16
81111cb4:	a008d43a 	srli	r4,r20,16
81111cb8:	b085383a 	mul	r2,r22,r2
81111cbc:	20c8b03a 	or	r4,r4,r3
81111cc0:	2080032e 	bgeu	r4,r2,81111cd0 <__umoddi3+0xd8>
81111cc4:	24c9883a 	add	r4,r4,r19
81111cc8:	24c00136 	bltu	r4,r19,81111cd0 <__umoddi3+0xd8>
81111ccc:	20811036 	bltu	r4,r2,81112110 <__umoddi3+0x518>
81111cd0:	20abc83a 	sub	r21,r4,r2
81111cd4:	b80b883a 	mov	r5,r23
81111cd8:	a809883a 	mov	r4,r21
81111cdc:	111228c0 	call	8111228c <__umodsi3>
81111ce0:	1023883a 	mov	r17,r2
81111ce4:	b80b883a 	mov	r5,r23
81111ce8:	a809883a 	mov	r4,r21
81111cec:	11122280 	call	81112228 <__udivsi3>
81111cf0:	8822943a 	slli	r17,r17,16
81111cf4:	b085383a 	mul	r2,r22,r2
81111cf8:	a0ffffcc 	andi	r3,r20,65535
81111cfc:	1c46b03a 	or	r3,r3,r17
81111d00:	1880042e 	bgeu	r3,r2,81111d14 <__umoddi3+0x11c>
81111d04:	1cc7883a 	add	r3,r3,r19
81111d08:	1cc00236 	bltu	r3,r19,81111d14 <__umoddi3+0x11c>
81111d0c:	1880012e 	bgeu	r3,r2,81111d14 <__umoddi3+0x11c>
81111d10:	1cc7883a 	add	r3,r3,r19
81111d14:	1885c83a 	sub	r2,r3,r2
81111d18:	1484d83a 	srl	r2,r2,r18
81111d1c:	0007883a 	mov	r3,zero
81111d20:	00004f06 	br	81111e60 <__umoddi3+0x268>
81111d24:	29c04c36 	bltu	r5,r7,81111e58 <__umoddi3+0x260>
81111d28:	00bfffd4 	movui	r2,65535
81111d2c:	11c0582e 	bgeu	r2,r7,81111e90 <__umoddi3+0x298>
81111d30:	00804034 	movhi	r2,256
81111d34:	10bfffc4 	addi	r2,r2,-1
81111d38:	11c0e736 	bltu	r2,r7,811120d8 <__umoddi3+0x4e0>
81111d3c:	01000404 	movi	r4,16
81111d40:	3904d83a 	srl	r2,r7,r4
81111d44:	00e044b4 	movhi	r3,33042
81111d48:	18ea78c4 	addi	r3,r3,-22045
81111d4c:	1885883a 	add	r2,r3,r2
81111d50:	14c00003 	ldbu	r19,0(r2)
81111d54:	00c00804 	movi	r3,32
81111d58:	9927883a 	add	r19,r19,r4
81111d5c:	1ce9c83a 	sub	r20,r3,r19
81111d60:	a000581e 	bne	r20,zero,81111ec4 <__umoddi3+0x2cc>
81111d64:	3c400136 	bltu	r7,r17,81111d6c <__umoddi3+0x174>
81111d68:	8180eb36 	bltu	r16,r6,81112118 <__umoddi3+0x520>
81111d6c:	8185c83a 	sub	r2,r16,r6
81111d70:	89e3c83a 	sub	r17,r17,r7
81111d74:	8089803a 	cmpltu	r4,r16,r2
81111d78:	8939c83a 	sub	fp,r17,r4
81111d7c:	e007883a 	mov	r3,fp
81111d80:	00003706 	br	81111e60 <__umoddi3+0x268>
81111d84:	3000041e 	bne	r6,zero,81111d98 <__umoddi3+0x1a0>
81111d88:	000b883a 	mov	r5,zero
81111d8c:	01000044 	movi	r4,1
81111d90:	11122280 	call	81112228 <__udivsi3>
81111d94:	1027883a 	mov	r19,r2
81111d98:	00bfffd4 	movui	r2,65535
81111d9c:	14c0402e 	bgeu	r2,r19,81111ea0 <__umoddi3+0x2a8>
81111da0:	00804034 	movhi	r2,256
81111da4:	10bfffc4 	addi	r2,r2,-1
81111da8:	14c0cd36 	bltu	r2,r19,811120e0 <__umoddi3+0x4e8>
81111dac:	00800404 	movi	r2,16
81111db0:	9886d83a 	srl	r3,r19,r2
81111db4:	012044b4 	movhi	r4,33042
81111db8:	212a78c4 	addi	r4,r4,-22045
81111dbc:	20c7883a 	add	r3,r4,r3
81111dc0:	18c00003 	ldbu	r3,0(r3)
81111dc4:	1887883a 	add	r3,r3,r2
81111dc8:	00800804 	movi	r2,32
81111dcc:	10e5c83a 	sub	r18,r2,r3
81111dd0:	9000901e 	bne	r18,zero,81112014 <__umoddi3+0x41c>
81111dd4:	982cd43a 	srli	r22,r19,16
81111dd8:	8ce3c83a 	sub	r17,r17,r19
81111ddc:	9d7fffcc 	andi	r21,r19,65535
81111de0:	b00b883a 	mov	r5,r22
81111de4:	8809883a 	mov	r4,r17
81111de8:	111228c0 	call	8111228c <__umodsi3>
81111dec:	8809883a 	mov	r4,r17
81111df0:	b00b883a 	mov	r5,r22
81111df4:	1021883a 	mov	r16,r2
81111df8:	11122280 	call	81112228 <__udivsi3>
81111dfc:	8006943a 	slli	r3,r16,16
81111e00:	a008d43a 	srli	r4,r20,16
81111e04:	1545383a 	mul	r2,r2,r21
81111e08:	20c8b03a 	or	r4,r4,r3
81111e0c:	2080042e 	bgeu	r4,r2,81111e20 <__umoddi3+0x228>
81111e10:	24c9883a 	add	r4,r4,r19
81111e14:	24c00236 	bltu	r4,r19,81111e20 <__umoddi3+0x228>
81111e18:	2080012e 	bgeu	r4,r2,81111e20 <__umoddi3+0x228>
81111e1c:	24c9883a 	add	r4,r4,r19
81111e20:	20a1c83a 	sub	r16,r4,r2
81111e24:	b00b883a 	mov	r5,r22
81111e28:	8009883a 	mov	r4,r16
81111e2c:	111228c0 	call	8111228c <__umodsi3>
81111e30:	1023883a 	mov	r17,r2
81111e34:	b00b883a 	mov	r5,r22
81111e38:	8009883a 	mov	r4,r16
81111e3c:	11122280 	call	81112228 <__udivsi3>
81111e40:	8822943a 	slli	r17,r17,16
81111e44:	1545383a 	mul	r2,r2,r21
81111e48:	a53fffcc 	andi	r20,r20,65535
81111e4c:	a446b03a 	or	r3,r20,r17
81111e50:	18bfb02e 	bgeu	r3,r2,81111d14 <__reset+0xfb0f1d14>
81111e54:	003fab06 	br	81111d04 <__reset+0xfb0f1d04>
81111e58:	2005883a 	mov	r2,r4
81111e5c:	2807883a 	mov	r3,r5
81111e60:	dfc00b17 	ldw	ra,44(sp)
81111e64:	df000a17 	ldw	fp,40(sp)
81111e68:	ddc00917 	ldw	r23,36(sp)
81111e6c:	dd800817 	ldw	r22,32(sp)
81111e70:	dd400717 	ldw	r21,28(sp)
81111e74:	dd000617 	ldw	r20,24(sp)
81111e78:	dcc00517 	ldw	r19,20(sp)
81111e7c:	dc800417 	ldw	r18,16(sp)
81111e80:	dc400317 	ldw	r17,12(sp)
81111e84:	dc000217 	ldw	r16,8(sp)
81111e88:	dec00c04 	addi	sp,sp,48
81111e8c:	f800283a 	ret
81111e90:	04c03fc4 	movi	r19,255
81111e94:	99c9803a 	cmpltu	r4,r19,r7
81111e98:	200890fa 	slli	r4,r4,3
81111e9c:	003fa806 	br	81111d40 <__reset+0xfb0f1d40>
81111ea0:	00803fc4 	movi	r2,255
81111ea4:	14c5803a 	cmpltu	r2,r2,r19
81111ea8:	100490fa 	slli	r2,r2,3
81111eac:	003fc006 	br	81111db0 <__reset+0xfb0f1db0>
81111eb0:	00804034 	movhi	r2,256
81111eb4:	10bfffc4 	addi	r2,r2,-1
81111eb8:	11808b36 	bltu	r2,r6,811120e8 <__umoddi3+0x4f0>
81111ebc:	01000404 	movi	r4,16
81111ec0:	003f6406 	br	81111c54 <__reset+0xfb0f1c54>
81111ec4:	34c4d83a 	srl	r2,r6,r19
81111ec8:	3d0e983a 	sll	r7,r7,r20
81111ecc:	8cf8d83a 	srl	fp,r17,r19
81111ed0:	8d10983a 	sll	r8,r17,r20
81111ed4:	38aab03a 	or	r21,r7,r2
81111ed8:	a82cd43a 	srli	r22,r21,16
81111edc:	84e2d83a 	srl	r17,r16,r19
81111ee0:	e009883a 	mov	r4,fp
81111ee4:	b00b883a 	mov	r5,r22
81111ee8:	8a22b03a 	or	r17,r17,r8
81111eec:	3524983a 	sll	r18,r6,r20
81111ef0:	111228c0 	call	8111228c <__umodsi3>
81111ef4:	e009883a 	mov	r4,fp
81111ef8:	b00b883a 	mov	r5,r22
81111efc:	102f883a 	mov	r23,r2
81111f00:	11122280 	call	81112228 <__udivsi3>
81111f04:	100d883a 	mov	r6,r2
81111f08:	b808943a 	slli	r4,r23,16
81111f0c:	aa3fffcc 	andi	r8,r21,65535
81111f10:	8804d43a 	srli	r2,r17,16
81111f14:	41af383a 	mul	r23,r8,r6
81111f18:	8520983a 	sll	r16,r16,r20
81111f1c:	1104b03a 	or	r2,r2,r4
81111f20:	15c0042e 	bgeu	r2,r23,81111f34 <__umoddi3+0x33c>
81111f24:	1545883a 	add	r2,r2,r21
81111f28:	30ffffc4 	addi	r3,r6,-1
81111f2c:	1540742e 	bgeu	r2,r21,81112100 <__umoddi3+0x508>
81111f30:	180d883a 	mov	r6,r3
81111f34:	15efc83a 	sub	r23,r2,r23
81111f38:	b00b883a 	mov	r5,r22
81111f3c:	b809883a 	mov	r4,r23
81111f40:	d9800115 	stw	r6,4(sp)
81111f44:	da000015 	stw	r8,0(sp)
81111f48:	111228c0 	call	8111228c <__umodsi3>
81111f4c:	b00b883a 	mov	r5,r22
81111f50:	b809883a 	mov	r4,r23
81111f54:	1039883a 	mov	fp,r2
81111f58:	11122280 	call	81112228 <__udivsi3>
81111f5c:	da000017 	ldw	r8,0(sp)
81111f60:	e038943a 	slli	fp,fp,16
81111f64:	100b883a 	mov	r5,r2
81111f68:	4089383a 	mul	r4,r8,r2
81111f6c:	8a3fffcc 	andi	r8,r17,65535
81111f70:	4710b03a 	or	r8,r8,fp
81111f74:	d9800117 	ldw	r6,4(sp)
81111f78:	4100042e 	bgeu	r8,r4,81111f8c <__umoddi3+0x394>
81111f7c:	4551883a 	add	r8,r8,r21
81111f80:	10bfffc4 	addi	r2,r2,-1
81111f84:	45405a2e 	bgeu	r8,r21,811120f0 <__umoddi3+0x4f8>
81111f88:	100b883a 	mov	r5,r2
81111f8c:	300c943a 	slli	r6,r6,16
81111f90:	91ffffcc 	andi	r7,r18,65535
81111f94:	9004d43a 	srli	r2,r18,16
81111f98:	314cb03a 	or	r6,r6,r5
81111f9c:	317fffcc 	andi	r5,r6,65535
81111fa0:	300cd43a 	srli	r6,r6,16
81111fa4:	29d3383a 	mul	r9,r5,r7
81111fa8:	288b383a 	mul	r5,r5,r2
81111fac:	31cf383a 	mul	r7,r6,r7
81111fb0:	4806d43a 	srli	r3,r9,16
81111fb4:	4111c83a 	sub	r8,r8,r4
81111fb8:	29cb883a 	add	r5,r5,r7
81111fbc:	194b883a 	add	r5,r3,r5
81111fc0:	3085383a 	mul	r2,r6,r2
81111fc4:	29c0022e 	bgeu	r5,r7,81111fd0 <__umoddi3+0x3d8>
81111fc8:	00c00074 	movhi	r3,1
81111fcc:	10c5883a 	add	r2,r2,r3
81111fd0:	2808d43a 	srli	r4,r5,16
81111fd4:	280a943a 	slli	r5,r5,16
81111fd8:	4a7fffcc 	andi	r9,r9,65535
81111fdc:	2085883a 	add	r2,r4,r2
81111fe0:	2a4b883a 	add	r5,r5,r9
81111fe4:	40803636 	bltu	r8,r2,811120c0 <__umoddi3+0x4c8>
81111fe8:	40804d26 	beq	r8,r2,81112120 <__umoddi3+0x528>
81111fec:	4089c83a 	sub	r4,r8,r2
81111ff0:	280f883a 	mov	r7,r5
81111ff4:	81cfc83a 	sub	r7,r16,r7
81111ff8:	81c7803a 	cmpltu	r3,r16,r7
81111ffc:	20c7c83a 	sub	r3,r4,r3
81112000:	1cc4983a 	sll	r2,r3,r19
81112004:	3d0ed83a 	srl	r7,r7,r20
81112008:	1d06d83a 	srl	r3,r3,r20
8111200c:	11c4b03a 	or	r2,r2,r7
81112010:	003f9306 	br	81111e60 <__reset+0xfb0f1e60>
81112014:	9ca6983a 	sll	r19,r19,r18
81112018:	88e8d83a 	srl	r20,r17,r3
8111201c:	80c4d83a 	srl	r2,r16,r3
81112020:	982cd43a 	srli	r22,r19,16
81112024:	8ca2983a 	sll	r17,r17,r18
81112028:	a009883a 	mov	r4,r20
8111202c:	b00b883a 	mov	r5,r22
81112030:	1478b03a 	or	fp,r2,r17
81112034:	111228c0 	call	8111228c <__umodsi3>
81112038:	a009883a 	mov	r4,r20
8111203c:	b00b883a 	mov	r5,r22
81112040:	1023883a 	mov	r17,r2
81112044:	11122280 	call	81112228 <__udivsi3>
81112048:	9d7fffcc 	andi	r21,r19,65535
8111204c:	880a943a 	slli	r5,r17,16
81112050:	e008d43a 	srli	r4,fp,16
81112054:	a885383a 	mul	r2,r21,r2
81112058:	84a8983a 	sll	r20,r16,r18
8111205c:	2148b03a 	or	r4,r4,r5
81112060:	2080042e 	bgeu	r4,r2,81112074 <__umoddi3+0x47c>
81112064:	24c9883a 	add	r4,r4,r19
81112068:	24c00236 	bltu	r4,r19,81112074 <__umoddi3+0x47c>
8111206c:	2080012e 	bgeu	r4,r2,81112074 <__umoddi3+0x47c>
81112070:	24c9883a 	add	r4,r4,r19
81112074:	20a3c83a 	sub	r17,r4,r2
81112078:	b00b883a 	mov	r5,r22
8111207c:	8809883a 	mov	r4,r17
81112080:	111228c0 	call	8111228c <__umodsi3>
81112084:	102f883a 	mov	r23,r2
81112088:	8809883a 	mov	r4,r17
8111208c:	b00b883a 	mov	r5,r22
81112090:	11122280 	call	81112228 <__udivsi3>
81112094:	b82e943a 	slli	r23,r23,16
81112098:	a885383a 	mul	r2,r21,r2
8111209c:	e13fffcc 	andi	r4,fp,65535
811120a0:	25c8b03a 	or	r4,r4,r23
811120a4:	2080042e 	bgeu	r4,r2,811120b8 <__umoddi3+0x4c0>
811120a8:	24c9883a 	add	r4,r4,r19
811120ac:	24c00236 	bltu	r4,r19,811120b8 <__umoddi3+0x4c0>
811120b0:	2080012e 	bgeu	r4,r2,811120b8 <__umoddi3+0x4c0>
811120b4:	24c9883a 	add	r4,r4,r19
811120b8:	20a3c83a 	sub	r17,r4,r2
811120bc:	003f4806 	br	81111de0 <__reset+0xfb0f1de0>
811120c0:	2c8fc83a 	sub	r7,r5,r18
811120c4:	1545c83a 	sub	r2,r2,r21
811120c8:	29cb803a 	cmpltu	r5,r5,r7
811120cc:	1145c83a 	sub	r2,r2,r5
811120d0:	4089c83a 	sub	r4,r8,r2
811120d4:	003fc706 	br	81111ff4 <__reset+0xfb0f1ff4>
811120d8:	01000604 	movi	r4,24
811120dc:	003f1806 	br	81111d40 <__reset+0xfb0f1d40>
811120e0:	00800604 	movi	r2,24
811120e4:	003f3206 	br	81111db0 <__reset+0xfb0f1db0>
811120e8:	01000604 	movi	r4,24
811120ec:	003ed906 	br	81111c54 <__reset+0xfb0f1c54>
811120f0:	413fa52e 	bgeu	r8,r4,81111f88 <__reset+0xfb0f1f88>
811120f4:	297fff84 	addi	r5,r5,-2
811120f8:	4551883a 	add	r8,r8,r21
811120fc:	003fa306 	br	81111f8c <__reset+0xfb0f1f8c>
81112100:	15ff8b2e 	bgeu	r2,r23,81111f30 <__reset+0xfb0f1f30>
81112104:	31bfff84 	addi	r6,r6,-2
81112108:	1545883a 	add	r2,r2,r21
8111210c:	003f8906 	br	81111f34 <__reset+0xfb0f1f34>
81112110:	24c9883a 	add	r4,r4,r19
81112114:	003eee06 	br	81111cd0 <__reset+0xfb0f1cd0>
81112118:	8005883a 	mov	r2,r16
8111211c:	003f1706 	br	81111d7c <__reset+0xfb0f1d7c>
81112120:	817fe736 	bltu	r16,r5,811120c0 <__reset+0xfb0f20c0>
81112124:	280f883a 	mov	r7,r5
81112128:	0009883a 	mov	r4,zero
8111212c:	003fb106 	br	81111ff4 <__reset+0xfb0f1ff4>

81112130 <__divsi3>:
81112130:	20001b16 	blt	r4,zero,811121a0 <__divsi3+0x70>
81112134:	000f883a 	mov	r7,zero
81112138:	28001616 	blt	r5,zero,81112194 <__divsi3+0x64>
8111213c:	200d883a 	mov	r6,r4
81112140:	29001a2e 	bgeu	r5,r4,811121ac <__divsi3+0x7c>
81112144:	00800804 	movi	r2,32
81112148:	00c00044 	movi	r3,1
8111214c:	00000106 	br	81112154 <__divsi3+0x24>
81112150:	10000d26 	beq	r2,zero,81112188 <__divsi3+0x58>
81112154:	294b883a 	add	r5,r5,r5
81112158:	10bfffc4 	addi	r2,r2,-1
8111215c:	18c7883a 	add	r3,r3,r3
81112160:	293ffb36 	bltu	r5,r4,81112150 <__reset+0xfb0f2150>
81112164:	0005883a 	mov	r2,zero
81112168:	18000726 	beq	r3,zero,81112188 <__divsi3+0x58>
8111216c:	0005883a 	mov	r2,zero
81112170:	31400236 	bltu	r6,r5,8111217c <__divsi3+0x4c>
81112174:	314dc83a 	sub	r6,r6,r5
81112178:	10c4b03a 	or	r2,r2,r3
8111217c:	1806d07a 	srli	r3,r3,1
81112180:	280ad07a 	srli	r5,r5,1
81112184:	183ffa1e 	bne	r3,zero,81112170 <__reset+0xfb0f2170>
81112188:	38000126 	beq	r7,zero,81112190 <__divsi3+0x60>
8111218c:	0085c83a 	sub	r2,zero,r2
81112190:	f800283a 	ret
81112194:	014bc83a 	sub	r5,zero,r5
81112198:	39c0005c 	xori	r7,r7,1
8111219c:	003fe706 	br	8111213c <__reset+0xfb0f213c>
811121a0:	0109c83a 	sub	r4,zero,r4
811121a4:	01c00044 	movi	r7,1
811121a8:	003fe306 	br	81112138 <__reset+0xfb0f2138>
811121ac:	00c00044 	movi	r3,1
811121b0:	003fee06 	br	8111216c <__reset+0xfb0f216c>

811121b4 <__modsi3>:
811121b4:	20001716 	blt	r4,zero,81112214 <__modsi3+0x60>
811121b8:	000f883a 	mov	r7,zero
811121bc:	2005883a 	mov	r2,r4
811121c0:	28001216 	blt	r5,zero,8111220c <__modsi3+0x58>
811121c4:	2900162e 	bgeu	r5,r4,81112220 <__modsi3+0x6c>
811121c8:	01800804 	movi	r6,32
811121cc:	00c00044 	movi	r3,1
811121d0:	00000106 	br	811121d8 <__modsi3+0x24>
811121d4:	30000a26 	beq	r6,zero,81112200 <__modsi3+0x4c>
811121d8:	294b883a 	add	r5,r5,r5
811121dc:	31bfffc4 	addi	r6,r6,-1
811121e0:	18c7883a 	add	r3,r3,r3
811121e4:	293ffb36 	bltu	r5,r4,811121d4 <__reset+0xfb0f21d4>
811121e8:	18000526 	beq	r3,zero,81112200 <__modsi3+0x4c>
811121ec:	1806d07a 	srli	r3,r3,1
811121f0:	11400136 	bltu	r2,r5,811121f8 <__modsi3+0x44>
811121f4:	1145c83a 	sub	r2,r2,r5
811121f8:	280ad07a 	srli	r5,r5,1
811121fc:	183ffb1e 	bne	r3,zero,811121ec <__reset+0xfb0f21ec>
81112200:	38000126 	beq	r7,zero,81112208 <__modsi3+0x54>
81112204:	0085c83a 	sub	r2,zero,r2
81112208:	f800283a 	ret
8111220c:	014bc83a 	sub	r5,zero,r5
81112210:	003fec06 	br	811121c4 <__reset+0xfb0f21c4>
81112214:	0109c83a 	sub	r4,zero,r4
81112218:	01c00044 	movi	r7,1
8111221c:	003fe706 	br	811121bc <__reset+0xfb0f21bc>
81112220:	00c00044 	movi	r3,1
81112224:	003ff106 	br	811121ec <__reset+0xfb0f21ec>

81112228 <__udivsi3>:
81112228:	200d883a 	mov	r6,r4
8111222c:	2900152e 	bgeu	r5,r4,81112284 <__udivsi3+0x5c>
81112230:	28001416 	blt	r5,zero,81112284 <__udivsi3+0x5c>
81112234:	00800804 	movi	r2,32
81112238:	00c00044 	movi	r3,1
8111223c:	00000206 	br	81112248 <__udivsi3+0x20>
81112240:	10000e26 	beq	r2,zero,8111227c <__udivsi3+0x54>
81112244:	28000516 	blt	r5,zero,8111225c <__udivsi3+0x34>
81112248:	294b883a 	add	r5,r5,r5
8111224c:	10bfffc4 	addi	r2,r2,-1
81112250:	18c7883a 	add	r3,r3,r3
81112254:	293ffa36 	bltu	r5,r4,81112240 <__reset+0xfb0f2240>
81112258:	18000826 	beq	r3,zero,8111227c <__udivsi3+0x54>
8111225c:	0005883a 	mov	r2,zero
81112260:	31400236 	bltu	r6,r5,8111226c <__udivsi3+0x44>
81112264:	314dc83a 	sub	r6,r6,r5
81112268:	10c4b03a 	or	r2,r2,r3
8111226c:	1806d07a 	srli	r3,r3,1
81112270:	280ad07a 	srli	r5,r5,1
81112274:	183ffa1e 	bne	r3,zero,81112260 <__reset+0xfb0f2260>
81112278:	f800283a 	ret
8111227c:	0005883a 	mov	r2,zero
81112280:	f800283a 	ret
81112284:	00c00044 	movi	r3,1
81112288:	003ff406 	br	8111225c <__reset+0xfb0f225c>

8111228c <__umodsi3>:
8111228c:	2005883a 	mov	r2,r4
81112290:	2900122e 	bgeu	r5,r4,811122dc <__umodsi3+0x50>
81112294:	28001116 	blt	r5,zero,811122dc <__umodsi3+0x50>
81112298:	01800804 	movi	r6,32
8111229c:	00c00044 	movi	r3,1
811122a0:	00000206 	br	811122ac <__umodsi3+0x20>
811122a4:	30000c26 	beq	r6,zero,811122d8 <__umodsi3+0x4c>
811122a8:	28000516 	blt	r5,zero,811122c0 <__umodsi3+0x34>
811122ac:	294b883a 	add	r5,r5,r5
811122b0:	31bfffc4 	addi	r6,r6,-1
811122b4:	18c7883a 	add	r3,r3,r3
811122b8:	293ffa36 	bltu	r5,r4,811122a4 <__reset+0xfb0f22a4>
811122bc:	18000626 	beq	r3,zero,811122d8 <__umodsi3+0x4c>
811122c0:	1806d07a 	srli	r3,r3,1
811122c4:	11400136 	bltu	r2,r5,811122cc <__umodsi3+0x40>
811122c8:	1145c83a 	sub	r2,r2,r5
811122cc:	280ad07a 	srli	r5,r5,1
811122d0:	183ffb1e 	bne	r3,zero,811122c0 <__reset+0xfb0f22c0>
811122d4:	f800283a 	ret
811122d8:	f800283a 	ret
811122dc:	00c00044 	movi	r3,1
811122e0:	003ff706 	br	811122c0 <__reset+0xfb0f22c0>

811122e4 <__adddf3>:
811122e4:	02c00434 	movhi	r11,16
811122e8:	5affffc4 	addi	r11,r11,-1
811122ec:	2806d7fa 	srli	r3,r5,31
811122f0:	2ad4703a 	and	r10,r5,r11
811122f4:	3ad2703a 	and	r9,r7,r11
811122f8:	3804d53a 	srli	r2,r7,20
811122fc:	3018d77a 	srli	r12,r6,29
81112300:	280ad53a 	srli	r5,r5,20
81112304:	501490fa 	slli	r10,r10,3
81112308:	2010d77a 	srli	r8,r4,29
8111230c:	481290fa 	slli	r9,r9,3
81112310:	380ed7fa 	srli	r7,r7,31
81112314:	defffb04 	addi	sp,sp,-20
81112318:	dc800215 	stw	r18,8(sp)
8111231c:	dc400115 	stw	r17,4(sp)
81112320:	dc000015 	stw	r16,0(sp)
81112324:	dfc00415 	stw	ra,16(sp)
81112328:	dcc00315 	stw	r19,12(sp)
8111232c:	1c803fcc 	andi	r18,r3,255
81112330:	2c01ffcc 	andi	r16,r5,2047
81112334:	5210b03a 	or	r8,r10,r8
81112338:	202290fa 	slli	r17,r4,3
8111233c:	1081ffcc 	andi	r2,r2,2047
81112340:	4b12b03a 	or	r9,r9,r12
81112344:	300c90fa 	slli	r6,r6,3
81112348:	91c07526 	beq	r18,r7,81112520 <__adddf3+0x23c>
8111234c:	8087c83a 	sub	r3,r16,r2
81112350:	00c0ab0e 	bge	zero,r3,81112600 <__adddf3+0x31c>
81112354:	10002a1e 	bne	r2,zero,81112400 <__adddf3+0x11c>
81112358:	4984b03a 	or	r2,r9,r6
8111235c:	1000961e 	bne	r2,zero,811125b8 <__adddf3+0x2d4>
81112360:	888001cc 	andi	r2,r17,7
81112364:	10000726 	beq	r2,zero,81112384 <__adddf3+0xa0>
81112368:	888003cc 	andi	r2,r17,15
8111236c:	00c00104 	movi	r3,4
81112370:	10c00426 	beq	r2,r3,81112384 <__adddf3+0xa0>
81112374:	88c7883a 	add	r3,r17,r3
81112378:	1c63803a 	cmpltu	r17,r3,r17
8111237c:	4451883a 	add	r8,r8,r17
81112380:	1823883a 	mov	r17,r3
81112384:	4080202c 	andhi	r2,r8,128
81112388:	10005926 	beq	r2,zero,811124f0 <__adddf3+0x20c>
8111238c:	84000044 	addi	r16,r16,1
81112390:	0081ffc4 	movi	r2,2047
81112394:	8080ba26 	beq	r16,r2,81112680 <__adddf3+0x39c>
81112398:	00bfe034 	movhi	r2,65408
8111239c:	10bfffc4 	addi	r2,r2,-1
811123a0:	4090703a 	and	r8,r8,r2
811123a4:	4004977a 	slli	r2,r8,29
811123a8:	4010927a 	slli	r8,r8,9
811123ac:	8822d0fa 	srli	r17,r17,3
811123b0:	8401ffcc 	andi	r16,r16,2047
811123b4:	4010d33a 	srli	r8,r8,12
811123b8:	9007883a 	mov	r3,r18
811123bc:	1444b03a 	or	r2,r2,r17
811123c0:	8401ffcc 	andi	r16,r16,2047
811123c4:	8020953a 	slli	r16,r16,20
811123c8:	18c03fcc 	andi	r3,r3,255
811123cc:	01000434 	movhi	r4,16
811123d0:	213fffc4 	addi	r4,r4,-1
811123d4:	180697fa 	slli	r3,r3,31
811123d8:	4110703a 	and	r8,r8,r4
811123dc:	4410b03a 	or	r8,r8,r16
811123e0:	40c6b03a 	or	r3,r8,r3
811123e4:	dfc00417 	ldw	ra,16(sp)
811123e8:	dcc00317 	ldw	r19,12(sp)
811123ec:	dc800217 	ldw	r18,8(sp)
811123f0:	dc400117 	ldw	r17,4(sp)
811123f4:	dc000017 	ldw	r16,0(sp)
811123f8:	dec00504 	addi	sp,sp,20
811123fc:	f800283a 	ret
81112400:	0081ffc4 	movi	r2,2047
81112404:	80bfd626 	beq	r16,r2,81112360 <__reset+0xfb0f2360>
81112408:	4a402034 	orhi	r9,r9,128
8111240c:	00800e04 	movi	r2,56
81112410:	10c09f16 	blt	r2,r3,81112690 <__adddf3+0x3ac>
81112414:	008007c4 	movi	r2,31
81112418:	10c0c216 	blt	r2,r3,81112724 <__adddf3+0x440>
8111241c:	00800804 	movi	r2,32
81112420:	10c5c83a 	sub	r2,r2,r3
81112424:	488a983a 	sll	r5,r9,r2
81112428:	30c8d83a 	srl	r4,r6,r3
8111242c:	3084983a 	sll	r2,r6,r2
81112430:	48c6d83a 	srl	r3,r9,r3
81112434:	290cb03a 	or	r6,r5,r4
81112438:	1004c03a 	cmpne	r2,r2,zero
8111243c:	308cb03a 	or	r6,r6,r2
81112440:	898dc83a 	sub	r6,r17,r6
81112444:	89a3803a 	cmpltu	r17,r17,r6
81112448:	40d1c83a 	sub	r8,r8,r3
8111244c:	4451c83a 	sub	r8,r8,r17
81112450:	3023883a 	mov	r17,r6
81112454:	4080202c 	andhi	r2,r8,128
81112458:	10002326 	beq	r2,zero,811124e8 <__adddf3+0x204>
8111245c:	04c02034 	movhi	r19,128
81112460:	9cffffc4 	addi	r19,r19,-1
81112464:	44e6703a 	and	r19,r8,r19
81112468:	98007626 	beq	r19,zero,81112644 <__adddf3+0x360>
8111246c:	9809883a 	mov	r4,r19
81112470:	1107e400 	call	81107e40 <__clzsi2>
81112474:	10fffe04 	addi	r3,r2,-8
81112478:	010007c4 	movi	r4,31
8111247c:	20c07716 	blt	r4,r3,8111265c <__adddf3+0x378>
81112480:	00800804 	movi	r2,32
81112484:	10c5c83a 	sub	r2,r2,r3
81112488:	8884d83a 	srl	r2,r17,r2
8111248c:	98d0983a 	sll	r8,r19,r3
81112490:	88e2983a 	sll	r17,r17,r3
81112494:	1204b03a 	or	r2,r2,r8
81112498:	1c007416 	blt	r3,r16,8111266c <__adddf3+0x388>
8111249c:	1c21c83a 	sub	r16,r3,r16
811124a0:	82000044 	addi	r8,r16,1
811124a4:	00c007c4 	movi	r3,31
811124a8:	1a009116 	blt	r3,r8,811126f0 <__adddf3+0x40c>
811124ac:	00c00804 	movi	r3,32
811124b0:	1a07c83a 	sub	r3,r3,r8
811124b4:	8a08d83a 	srl	r4,r17,r8
811124b8:	88e2983a 	sll	r17,r17,r3
811124bc:	10c6983a 	sll	r3,r2,r3
811124c0:	1210d83a 	srl	r8,r2,r8
811124c4:	8804c03a 	cmpne	r2,r17,zero
811124c8:	1906b03a 	or	r3,r3,r4
811124cc:	18a2b03a 	or	r17,r3,r2
811124d0:	0021883a 	mov	r16,zero
811124d4:	003fa206 	br	81112360 <__reset+0xfb0f2360>
811124d8:	1890b03a 	or	r8,r3,r2
811124dc:	40017d26 	beq	r8,zero,81112ad4 <__adddf3+0x7f0>
811124e0:	1011883a 	mov	r8,r2
811124e4:	1823883a 	mov	r17,r3
811124e8:	888001cc 	andi	r2,r17,7
811124ec:	103f9e1e 	bne	r2,zero,81112368 <__reset+0xfb0f2368>
811124f0:	4004977a 	slli	r2,r8,29
811124f4:	8822d0fa 	srli	r17,r17,3
811124f8:	4010d0fa 	srli	r8,r8,3
811124fc:	9007883a 	mov	r3,r18
81112500:	1444b03a 	or	r2,r2,r17
81112504:	0101ffc4 	movi	r4,2047
81112508:	81002426 	beq	r16,r4,8111259c <__adddf3+0x2b8>
8111250c:	8120703a 	and	r16,r16,r4
81112510:	01000434 	movhi	r4,16
81112514:	213fffc4 	addi	r4,r4,-1
81112518:	4110703a 	and	r8,r8,r4
8111251c:	003fa806 	br	811123c0 <__reset+0xfb0f23c0>
81112520:	8089c83a 	sub	r4,r16,r2
81112524:	01005e0e 	bge	zero,r4,811126a0 <__adddf3+0x3bc>
81112528:	10002b26 	beq	r2,zero,811125d8 <__adddf3+0x2f4>
8111252c:	0081ffc4 	movi	r2,2047
81112530:	80bf8b26 	beq	r16,r2,81112360 <__reset+0xfb0f2360>
81112534:	4a402034 	orhi	r9,r9,128
81112538:	00800e04 	movi	r2,56
8111253c:	1100a40e 	bge	r2,r4,811127d0 <__adddf3+0x4ec>
81112540:	498cb03a 	or	r6,r9,r6
81112544:	300ac03a 	cmpne	r5,r6,zero
81112548:	0013883a 	mov	r9,zero
8111254c:	2c4b883a 	add	r5,r5,r17
81112550:	2c63803a 	cmpltu	r17,r5,r17
81112554:	4a11883a 	add	r8,r9,r8
81112558:	8a11883a 	add	r8,r17,r8
8111255c:	2823883a 	mov	r17,r5
81112560:	4080202c 	andhi	r2,r8,128
81112564:	103fe026 	beq	r2,zero,811124e8 <__reset+0xfb0f24e8>
81112568:	84000044 	addi	r16,r16,1
8111256c:	0081ffc4 	movi	r2,2047
81112570:	8080d226 	beq	r16,r2,811128bc <__adddf3+0x5d8>
81112574:	00bfe034 	movhi	r2,65408
81112578:	10bfffc4 	addi	r2,r2,-1
8111257c:	4090703a 	and	r8,r8,r2
81112580:	880ad07a 	srli	r5,r17,1
81112584:	400897fa 	slli	r4,r8,31
81112588:	88c0004c 	andi	r3,r17,1
8111258c:	28e2b03a 	or	r17,r5,r3
81112590:	4010d07a 	srli	r8,r8,1
81112594:	2462b03a 	or	r17,r4,r17
81112598:	003f7106 	br	81112360 <__reset+0xfb0f2360>
8111259c:	4088b03a 	or	r4,r8,r2
811125a0:	20014526 	beq	r4,zero,81112ab8 <__adddf3+0x7d4>
811125a4:	01000434 	movhi	r4,16
811125a8:	42000234 	orhi	r8,r8,8
811125ac:	213fffc4 	addi	r4,r4,-1
811125b0:	4110703a 	and	r8,r8,r4
811125b4:	003f8206 	br	811123c0 <__reset+0xfb0f23c0>
811125b8:	18ffffc4 	addi	r3,r3,-1
811125bc:	1800491e 	bne	r3,zero,811126e4 <__adddf3+0x400>
811125c0:	898bc83a 	sub	r5,r17,r6
811125c4:	8963803a 	cmpltu	r17,r17,r5
811125c8:	4251c83a 	sub	r8,r8,r9
811125cc:	4451c83a 	sub	r8,r8,r17
811125d0:	2823883a 	mov	r17,r5
811125d4:	003f9f06 	br	81112454 <__reset+0xfb0f2454>
811125d8:	4984b03a 	or	r2,r9,r6
811125dc:	103f6026 	beq	r2,zero,81112360 <__reset+0xfb0f2360>
811125e0:	213fffc4 	addi	r4,r4,-1
811125e4:	2000931e 	bne	r4,zero,81112834 <__adddf3+0x550>
811125e8:	898d883a 	add	r6,r17,r6
811125ec:	3463803a 	cmpltu	r17,r6,r17
811125f0:	4251883a 	add	r8,r8,r9
811125f4:	8a11883a 	add	r8,r17,r8
811125f8:	3023883a 	mov	r17,r6
811125fc:	003fd806 	br	81112560 <__reset+0xfb0f2560>
81112600:	1800541e 	bne	r3,zero,81112754 <__adddf3+0x470>
81112604:	80800044 	addi	r2,r16,1
81112608:	1081ffcc 	andi	r2,r2,2047
8111260c:	00c00044 	movi	r3,1
81112610:	1880a00e 	bge	r3,r2,81112894 <__adddf3+0x5b0>
81112614:	8989c83a 	sub	r4,r17,r6
81112618:	8905803a 	cmpltu	r2,r17,r4
8111261c:	4267c83a 	sub	r19,r8,r9
81112620:	98a7c83a 	sub	r19,r19,r2
81112624:	9880202c 	andhi	r2,r19,128
81112628:	10006326 	beq	r2,zero,811127b8 <__adddf3+0x4d4>
8111262c:	3463c83a 	sub	r17,r6,r17
81112630:	4a07c83a 	sub	r3,r9,r8
81112634:	344d803a 	cmpltu	r6,r6,r17
81112638:	19a7c83a 	sub	r19,r3,r6
8111263c:	3825883a 	mov	r18,r7
81112640:	983f8a1e 	bne	r19,zero,8111246c <__reset+0xfb0f246c>
81112644:	8809883a 	mov	r4,r17
81112648:	1107e400 	call	81107e40 <__clzsi2>
8111264c:	10800804 	addi	r2,r2,32
81112650:	10fffe04 	addi	r3,r2,-8
81112654:	010007c4 	movi	r4,31
81112658:	20ff890e 	bge	r4,r3,81112480 <__reset+0xfb0f2480>
8111265c:	10bff604 	addi	r2,r2,-40
81112660:	8884983a 	sll	r2,r17,r2
81112664:	0023883a 	mov	r17,zero
81112668:	1c3f8c0e 	bge	r3,r16,8111249c <__reset+0xfb0f249c>
8111266c:	023fe034 	movhi	r8,65408
81112670:	423fffc4 	addi	r8,r8,-1
81112674:	80e1c83a 	sub	r16,r16,r3
81112678:	1210703a 	and	r8,r2,r8
8111267c:	003f3806 	br	81112360 <__reset+0xfb0f2360>
81112680:	9007883a 	mov	r3,r18
81112684:	0011883a 	mov	r8,zero
81112688:	0005883a 	mov	r2,zero
8111268c:	003f4c06 	br	811123c0 <__reset+0xfb0f23c0>
81112690:	498cb03a 	or	r6,r9,r6
81112694:	300cc03a 	cmpne	r6,r6,zero
81112698:	0007883a 	mov	r3,zero
8111269c:	003f6806 	br	81112440 <__reset+0xfb0f2440>
811126a0:	20009c1e 	bne	r4,zero,81112914 <__adddf3+0x630>
811126a4:	80800044 	addi	r2,r16,1
811126a8:	1141ffcc 	andi	r5,r2,2047
811126ac:	01000044 	movi	r4,1
811126b0:	2140670e 	bge	r4,r5,81112850 <__adddf3+0x56c>
811126b4:	0101ffc4 	movi	r4,2047
811126b8:	11007f26 	beq	r2,r4,811128b8 <__adddf3+0x5d4>
811126bc:	898d883a 	add	r6,r17,r6
811126c0:	4247883a 	add	r3,r8,r9
811126c4:	3451803a 	cmpltu	r8,r6,r17
811126c8:	40d1883a 	add	r8,r8,r3
811126cc:	402297fa 	slli	r17,r8,31
811126d0:	300cd07a 	srli	r6,r6,1
811126d4:	4010d07a 	srli	r8,r8,1
811126d8:	1021883a 	mov	r16,r2
811126dc:	89a2b03a 	or	r17,r17,r6
811126e0:	003f1f06 	br	81112360 <__reset+0xfb0f2360>
811126e4:	0081ffc4 	movi	r2,2047
811126e8:	80bf481e 	bne	r16,r2,8111240c <__reset+0xfb0f240c>
811126ec:	003f1c06 	br	81112360 <__reset+0xfb0f2360>
811126f0:	843ff844 	addi	r16,r16,-31
811126f4:	01000804 	movi	r4,32
811126f8:	1406d83a 	srl	r3,r2,r16
811126fc:	41005026 	beq	r8,r4,81112840 <__adddf3+0x55c>
81112700:	01001004 	movi	r4,64
81112704:	2211c83a 	sub	r8,r4,r8
81112708:	1204983a 	sll	r2,r2,r8
8111270c:	88a2b03a 	or	r17,r17,r2
81112710:	8822c03a 	cmpne	r17,r17,zero
81112714:	1c62b03a 	or	r17,r3,r17
81112718:	0011883a 	mov	r8,zero
8111271c:	0021883a 	mov	r16,zero
81112720:	003f7106 	br	811124e8 <__reset+0xfb0f24e8>
81112724:	193ff804 	addi	r4,r3,-32
81112728:	00800804 	movi	r2,32
8111272c:	4908d83a 	srl	r4,r9,r4
81112730:	18804526 	beq	r3,r2,81112848 <__adddf3+0x564>
81112734:	00801004 	movi	r2,64
81112738:	10c5c83a 	sub	r2,r2,r3
8111273c:	4886983a 	sll	r3,r9,r2
81112740:	198cb03a 	or	r6,r3,r6
81112744:	300cc03a 	cmpne	r6,r6,zero
81112748:	218cb03a 	or	r6,r4,r6
8111274c:	0007883a 	mov	r3,zero
81112750:	003f3b06 	br	81112440 <__reset+0xfb0f2440>
81112754:	80002a26 	beq	r16,zero,81112800 <__adddf3+0x51c>
81112758:	0101ffc4 	movi	r4,2047
8111275c:	11006826 	beq	r2,r4,81112900 <__adddf3+0x61c>
81112760:	00c7c83a 	sub	r3,zero,r3
81112764:	42002034 	orhi	r8,r8,128
81112768:	01000e04 	movi	r4,56
8111276c:	20c07c16 	blt	r4,r3,81112960 <__adddf3+0x67c>
81112770:	010007c4 	movi	r4,31
81112774:	20c0da16 	blt	r4,r3,81112ae0 <__adddf3+0x7fc>
81112778:	01000804 	movi	r4,32
8111277c:	20c9c83a 	sub	r4,r4,r3
81112780:	4114983a 	sll	r10,r8,r4
81112784:	88cad83a 	srl	r5,r17,r3
81112788:	8908983a 	sll	r4,r17,r4
8111278c:	40c6d83a 	srl	r3,r8,r3
81112790:	5162b03a 	or	r17,r10,r5
81112794:	2008c03a 	cmpne	r4,r4,zero
81112798:	8922b03a 	or	r17,r17,r4
8111279c:	3463c83a 	sub	r17,r6,r17
811127a0:	48c7c83a 	sub	r3,r9,r3
811127a4:	344d803a 	cmpltu	r6,r6,r17
811127a8:	1991c83a 	sub	r8,r3,r6
811127ac:	1021883a 	mov	r16,r2
811127b0:	3825883a 	mov	r18,r7
811127b4:	003f2706 	br	81112454 <__reset+0xfb0f2454>
811127b8:	24d0b03a 	or	r8,r4,r19
811127bc:	40001b1e 	bne	r8,zero,8111282c <__adddf3+0x548>
811127c0:	0005883a 	mov	r2,zero
811127c4:	0007883a 	mov	r3,zero
811127c8:	0021883a 	mov	r16,zero
811127cc:	003f4d06 	br	81112504 <__reset+0xfb0f2504>
811127d0:	008007c4 	movi	r2,31
811127d4:	11003c16 	blt	r2,r4,811128c8 <__adddf3+0x5e4>
811127d8:	00800804 	movi	r2,32
811127dc:	1105c83a 	sub	r2,r2,r4
811127e0:	488e983a 	sll	r7,r9,r2
811127e4:	310ad83a 	srl	r5,r6,r4
811127e8:	3084983a 	sll	r2,r6,r2
811127ec:	4912d83a 	srl	r9,r9,r4
811127f0:	394ab03a 	or	r5,r7,r5
811127f4:	1004c03a 	cmpne	r2,r2,zero
811127f8:	288ab03a 	or	r5,r5,r2
811127fc:	003f5306 	br	8111254c <__reset+0xfb0f254c>
81112800:	4448b03a 	or	r4,r8,r17
81112804:	20003e26 	beq	r4,zero,81112900 <__adddf3+0x61c>
81112808:	00c6303a 	nor	r3,zero,r3
8111280c:	18003a1e 	bne	r3,zero,811128f8 <__adddf3+0x614>
81112810:	3463c83a 	sub	r17,r6,r17
81112814:	4a07c83a 	sub	r3,r9,r8
81112818:	344d803a 	cmpltu	r6,r6,r17
8111281c:	1991c83a 	sub	r8,r3,r6
81112820:	1021883a 	mov	r16,r2
81112824:	3825883a 	mov	r18,r7
81112828:	003f0a06 	br	81112454 <__reset+0xfb0f2454>
8111282c:	2023883a 	mov	r17,r4
81112830:	003f0d06 	br	81112468 <__reset+0xfb0f2468>
81112834:	0081ffc4 	movi	r2,2047
81112838:	80bf3f1e 	bne	r16,r2,81112538 <__reset+0xfb0f2538>
8111283c:	003ec806 	br	81112360 <__reset+0xfb0f2360>
81112840:	0005883a 	mov	r2,zero
81112844:	003fb106 	br	8111270c <__reset+0xfb0f270c>
81112848:	0007883a 	mov	r3,zero
8111284c:	003fbc06 	br	81112740 <__reset+0xfb0f2740>
81112850:	4444b03a 	or	r2,r8,r17
81112854:	8000871e 	bne	r16,zero,81112a74 <__adddf3+0x790>
81112858:	1000ba26 	beq	r2,zero,81112b44 <__adddf3+0x860>
8111285c:	4984b03a 	or	r2,r9,r6
81112860:	103ebf26 	beq	r2,zero,81112360 <__reset+0xfb0f2360>
81112864:	8985883a 	add	r2,r17,r6
81112868:	4247883a 	add	r3,r8,r9
8111286c:	1451803a 	cmpltu	r8,r2,r17
81112870:	40d1883a 	add	r8,r8,r3
81112874:	40c0202c 	andhi	r3,r8,128
81112878:	1023883a 	mov	r17,r2
8111287c:	183f1a26 	beq	r3,zero,811124e8 <__reset+0xfb0f24e8>
81112880:	00bfe034 	movhi	r2,65408
81112884:	10bfffc4 	addi	r2,r2,-1
81112888:	2021883a 	mov	r16,r4
8111288c:	4090703a 	and	r8,r8,r2
81112890:	003eb306 	br	81112360 <__reset+0xfb0f2360>
81112894:	4444b03a 	or	r2,r8,r17
81112898:	8000291e 	bne	r16,zero,81112940 <__adddf3+0x65c>
8111289c:	10004b1e 	bne	r2,zero,811129cc <__adddf3+0x6e8>
811128a0:	4990b03a 	or	r8,r9,r6
811128a4:	40008b26 	beq	r8,zero,81112ad4 <__adddf3+0x7f0>
811128a8:	4811883a 	mov	r8,r9
811128ac:	3023883a 	mov	r17,r6
811128b0:	3825883a 	mov	r18,r7
811128b4:	003eaa06 	br	81112360 <__reset+0xfb0f2360>
811128b8:	1021883a 	mov	r16,r2
811128bc:	0011883a 	mov	r8,zero
811128c0:	0005883a 	mov	r2,zero
811128c4:	003f0f06 	br	81112504 <__reset+0xfb0f2504>
811128c8:	217ff804 	addi	r5,r4,-32
811128cc:	00800804 	movi	r2,32
811128d0:	494ad83a 	srl	r5,r9,r5
811128d4:	20807d26 	beq	r4,r2,81112acc <__adddf3+0x7e8>
811128d8:	00801004 	movi	r2,64
811128dc:	1109c83a 	sub	r4,r2,r4
811128e0:	4912983a 	sll	r9,r9,r4
811128e4:	498cb03a 	or	r6,r9,r6
811128e8:	300cc03a 	cmpne	r6,r6,zero
811128ec:	298ab03a 	or	r5,r5,r6
811128f0:	0013883a 	mov	r9,zero
811128f4:	003f1506 	br	8111254c <__reset+0xfb0f254c>
811128f8:	0101ffc4 	movi	r4,2047
811128fc:	113f9a1e 	bne	r2,r4,81112768 <__reset+0xfb0f2768>
81112900:	4811883a 	mov	r8,r9
81112904:	3023883a 	mov	r17,r6
81112908:	1021883a 	mov	r16,r2
8111290c:	3825883a 	mov	r18,r7
81112910:	003e9306 	br	81112360 <__reset+0xfb0f2360>
81112914:	8000161e 	bne	r16,zero,81112970 <__adddf3+0x68c>
81112918:	444ab03a 	or	r5,r8,r17
8111291c:	28005126 	beq	r5,zero,81112a64 <__adddf3+0x780>
81112920:	0108303a 	nor	r4,zero,r4
81112924:	20004d1e 	bne	r4,zero,81112a5c <__adddf3+0x778>
81112928:	89a3883a 	add	r17,r17,r6
8111292c:	4253883a 	add	r9,r8,r9
81112930:	898d803a 	cmpltu	r6,r17,r6
81112934:	3251883a 	add	r8,r6,r9
81112938:	1021883a 	mov	r16,r2
8111293c:	003f0806 	br	81112560 <__reset+0xfb0f2560>
81112940:	1000301e 	bne	r2,zero,81112a04 <__adddf3+0x720>
81112944:	4984b03a 	or	r2,r9,r6
81112948:	10007126 	beq	r2,zero,81112b10 <__adddf3+0x82c>
8111294c:	4811883a 	mov	r8,r9
81112950:	3023883a 	mov	r17,r6
81112954:	3825883a 	mov	r18,r7
81112958:	0401ffc4 	movi	r16,2047
8111295c:	003e8006 	br	81112360 <__reset+0xfb0f2360>
81112960:	4462b03a 	or	r17,r8,r17
81112964:	8822c03a 	cmpne	r17,r17,zero
81112968:	0007883a 	mov	r3,zero
8111296c:	003f8b06 	br	8111279c <__reset+0xfb0f279c>
81112970:	0141ffc4 	movi	r5,2047
81112974:	11403b26 	beq	r2,r5,81112a64 <__adddf3+0x780>
81112978:	0109c83a 	sub	r4,zero,r4
8111297c:	42002034 	orhi	r8,r8,128
81112980:	01400e04 	movi	r5,56
81112984:	29006716 	blt	r5,r4,81112b24 <__adddf3+0x840>
81112988:	014007c4 	movi	r5,31
8111298c:	29007016 	blt	r5,r4,81112b50 <__adddf3+0x86c>
81112990:	01400804 	movi	r5,32
81112994:	290bc83a 	sub	r5,r5,r4
81112998:	4154983a 	sll	r10,r8,r5
8111299c:	890ed83a 	srl	r7,r17,r4
811129a0:	894a983a 	sll	r5,r17,r5
811129a4:	4108d83a 	srl	r4,r8,r4
811129a8:	51e2b03a 	or	r17,r10,r7
811129ac:	280ac03a 	cmpne	r5,r5,zero
811129b0:	8962b03a 	or	r17,r17,r5
811129b4:	89a3883a 	add	r17,r17,r6
811129b8:	2253883a 	add	r9,r4,r9
811129bc:	898d803a 	cmpltu	r6,r17,r6
811129c0:	3251883a 	add	r8,r6,r9
811129c4:	1021883a 	mov	r16,r2
811129c8:	003ee506 	br	81112560 <__reset+0xfb0f2560>
811129cc:	4984b03a 	or	r2,r9,r6
811129d0:	103e6326 	beq	r2,zero,81112360 <__reset+0xfb0f2360>
811129d4:	8987c83a 	sub	r3,r17,r6
811129d8:	88c9803a 	cmpltu	r4,r17,r3
811129dc:	4245c83a 	sub	r2,r8,r9
811129e0:	1105c83a 	sub	r2,r2,r4
811129e4:	1100202c 	andhi	r4,r2,128
811129e8:	203ebb26 	beq	r4,zero,811124d8 <__reset+0xfb0f24d8>
811129ec:	3463c83a 	sub	r17,r6,r17
811129f0:	4a07c83a 	sub	r3,r9,r8
811129f4:	344d803a 	cmpltu	r6,r6,r17
811129f8:	1991c83a 	sub	r8,r3,r6
811129fc:	3825883a 	mov	r18,r7
81112a00:	003e5706 	br	81112360 <__reset+0xfb0f2360>
81112a04:	4984b03a 	or	r2,r9,r6
81112a08:	10002e26 	beq	r2,zero,81112ac4 <__adddf3+0x7e0>
81112a0c:	4004d0fa 	srli	r2,r8,3
81112a10:	8822d0fa 	srli	r17,r17,3
81112a14:	4010977a 	slli	r8,r8,29
81112a18:	10c0022c 	andhi	r3,r2,8
81112a1c:	4462b03a 	or	r17,r8,r17
81112a20:	18000826 	beq	r3,zero,81112a44 <__adddf3+0x760>
81112a24:	4808d0fa 	srli	r4,r9,3
81112a28:	20c0022c 	andhi	r3,r4,8
81112a2c:	1800051e 	bne	r3,zero,81112a44 <__adddf3+0x760>
81112a30:	300cd0fa 	srli	r6,r6,3
81112a34:	4806977a 	slli	r3,r9,29
81112a38:	2005883a 	mov	r2,r4
81112a3c:	3825883a 	mov	r18,r7
81112a40:	19a2b03a 	or	r17,r3,r6
81112a44:	8810d77a 	srli	r8,r17,29
81112a48:	100490fa 	slli	r2,r2,3
81112a4c:	882290fa 	slli	r17,r17,3
81112a50:	0401ffc4 	movi	r16,2047
81112a54:	4090b03a 	or	r8,r8,r2
81112a58:	003e4106 	br	81112360 <__reset+0xfb0f2360>
81112a5c:	0141ffc4 	movi	r5,2047
81112a60:	117fc71e 	bne	r2,r5,81112980 <__reset+0xfb0f2980>
81112a64:	4811883a 	mov	r8,r9
81112a68:	3023883a 	mov	r17,r6
81112a6c:	1021883a 	mov	r16,r2
81112a70:	003e3b06 	br	81112360 <__reset+0xfb0f2360>
81112a74:	10002f26 	beq	r2,zero,81112b34 <__adddf3+0x850>
81112a78:	4984b03a 	or	r2,r9,r6
81112a7c:	10001126 	beq	r2,zero,81112ac4 <__adddf3+0x7e0>
81112a80:	4004d0fa 	srli	r2,r8,3
81112a84:	8822d0fa 	srli	r17,r17,3
81112a88:	4010977a 	slli	r8,r8,29
81112a8c:	10c0022c 	andhi	r3,r2,8
81112a90:	4462b03a 	or	r17,r8,r17
81112a94:	183feb26 	beq	r3,zero,81112a44 <__reset+0xfb0f2a44>
81112a98:	4808d0fa 	srli	r4,r9,3
81112a9c:	20c0022c 	andhi	r3,r4,8
81112aa0:	183fe81e 	bne	r3,zero,81112a44 <__reset+0xfb0f2a44>
81112aa4:	300cd0fa 	srli	r6,r6,3
81112aa8:	4806977a 	slli	r3,r9,29
81112aac:	2005883a 	mov	r2,r4
81112ab0:	19a2b03a 	or	r17,r3,r6
81112ab4:	003fe306 	br	81112a44 <__reset+0xfb0f2a44>
81112ab8:	0011883a 	mov	r8,zero
81112abc:	0005883a 	mov	r2,zero
81112ac0:	003e3f06 	br	811123c0 <__reset+0xfb0f23c0>
81112ac4:	0401ffc4 	movi	r16,2047
81112ac8:	003e2506 	br	81112360 <__reset+0xfb0f2360>
81112acc:	0013883a 	mov	r9,zero
81112ad0:	003f8406 	br	811128e4 <__reset+0xfb0f28e4>
81112ad4:	0005883a 	mov	r2,zero
81112ad8:	0007883a 	mov	r3,zero
81112adc:	003e8906 	br	81112504 <__reset+0xfb0f2504>
81112ae0:	197ff804 	addi	r5,r3,-32
81112ae4:	01000804 	movi	r4,32
81112ae8:	414ad83a 	srl	r5,r8,r5
81112aec:	19002426 	beq	r3,r4,81112b80 <__adddf3+0x89c>
81112af0:	01001004 	movi	r4,64
81112af4:	20c7c83a 	sub	r3,r4,r3
81112af8:	40c6983a 	sll	r3,r8,r3
81112afc:	1c46b03a 	or	r3,r3,r17
81112b00:	1806c03a 	cmpne	r3,r3,zero
81112b04:	28e2b03a 	or	r17,r5,r3
81112b08:	0007883a 	mov	r3,zero
81112b0c:	003f2306 	br	8111279c <__reset+0xfb0f279c>
81112b10:	0007883a 	mov	r3,zero
81112b14:	5811883a 	mov	r8,r11
81112b18:	00bfffc4 	movi	r2,-1
81112b1c:	0401ffc4 	movi	r16,2047
81112b20:	003e7806 	br	81112504 <__reset+0xfb0f2504>
81112b24:	4462b03a 	or	r17,r8,r17
81112b28:	8822c03a 	cmpne	r17,r17,zero
81112b2c:	0009883a 	mov	r4,zero
81112b30:	003fa006 	br	811129b4 <__reset+0xfb0f29b4>
81112b34:	4811883a 	mov	r8,r9
81112b38:	3023883a 	mov	r17,r6
81112b3c:	0401ffc4 	movi	r16,2047
81112b40:	003e0706 	br	81112360 <__reset+0xfb0f2360>
81112b44:	4811883a 	mov	r8,r9
81112b48:	3023883a 	mov	r17,r6
81112b4c:	003e0406 	br	81112360 <__reset+0xfb0f2360>
81112b50:	21fff804 	addi	r7,r4,-32
81112b54:	01400804 	movi	r5,32
81112b58:	41ced83a 	srl	r7,r8,r7
81112b5c:	21400a26 	beq	r4,r5,81112b88 <__adddf3+0x8a4>
81112b60:	01401004 	movi	r5,64
81112b64:	2909c83a 	sub	r4,r5,r4
81112b68:	4108983a 	sll	r4,r8,r4
81112b6c:	2448b03a 	or	r4,r4,r17
81112b70:	2008c03a 	cmpne	r4,r4,zero
81112b74:	3922b03a 	or	r17,r7,r4
81112b78:	0009883a 	mov	r4,zero
81112b7c:	003f8d06 	br	811129b4 <__reset+0xfb0f29b4>
81112b80:	0007883a 	mov	r3,zero
81112b84:	003fdd06 	br	81112afc <__reset+0xfb0f2afc>
81112b88:	0009883a 	mov	r4,zero
81112b8c:	003ff706 	br	81112b6c <__reset+0xfb0f2b6c>

81112b90 <__divdf3>:
81112b90:	defff204 	addi	sp,sp,-56
81112b94:	dd400915 	stw	r21,36(sp)
81112b98:	282ad53a 	srli	r21,r5,20
81112b9c:	dd000815 	stw	r20,32(sp)
81112ba0:	2828d7fa 	srli	r20,r5,31
81112ba4:	dc000415 	stw	r16,16(sp)
81112ba8:	04000434 	movhi	r16,16
81112bac:	df000c15 	stw	fp,48(sp)
81112bb0:	843fffc4 	addi	r16,r16,-1
81112bb4:	dfc00d15 	stw	ra,52(sp)
81112bb8:	ddc00b15 	stw	r23,44(sp)
81112bbc:	dd800a15 	stw	r22,40(sp)
81112bc0:	dcc00715 	stw	r19,28(sp)
81112bc4:	dc800615 	stw	r18,24(sp)
81112bc8:	dc400515 	stw	r17,20(sp)
81112bcc:	ad41ffcc 	andi	r21,r21,2047
81112bd0:	2c20703a 	and	r16,r5,r16
81112bd4:	a7003fcc 	andi	fp,r20,255
81112bd8:	a8006126 	beq	r21,zero,81112d60 <__divdf3+0x1d0>
81112bdc:	0081ffc4 	movi	r2,2047
81112be0:	2025883a 	mov	r18,r4
81112be4:	a8803726 	beq	r21,r2,81112cc4 <__divdf3+0x134>
81112be8:	80800434 	orhi	r2,r16,16
81112bec:	100490fa 	slli	r2,r2,3
81112bf0:	2020d77a 	srli	r16,r4,29
81112bf4:	202490fa 	slli	r18,r4,3
81112bf8:	ad7f0044 	addi	r21,r21,-1023
81112bfc:	80a0b03a 	or	r16,r16,r2
81112c00:	0027883a 	mov	r19,zero
81112c04:	0013883a 	mov	r9,zero
81112c08:	3804d53a 	srli	r2,r7,20
81112c0c:	382cd7fa 	srli	r22,r7,31
81112c10:	04400434 	movhi	r17,16
81112c14:	8c7fffc4 	addi	r17,r17,-1
81112c18:	1081ffcc 	andi	r2,r2,2047
81112c1c:	3011883a 	mov	r8,r6
81112c20:	3c62703a 	and	r17,r7,r17
81112c24:	b5c03fcc 	andi	r23,r22,255
81112c28:	10006c26 	beq	r2,zero,81112ddc <__divdf3+0x24c>
81112c2c:	00c1ffc4 	movi	r3,2047
81112c30:	10c06426 	beq	r2,r3,81112dc4 <__divdf3+0x234>
81112c34:	88c00434 	orhi	r3,r17,16
81112c38:	180690fa 	slli	r3,r3,3
81112c3c:	3022d77a 	srli	r17,r6,29
81112c40:	301090fa 	slli	r8,r6,3
81112c44:	10bf0044 	addi	r2,r2,-1023
81112c48:	88e2b03a 	or	r17,r17,r3
81112c4c:	000f883a 	mov	r7,zero
81112c50:	a58cf03a 	xor	r6,r20,r22
81112c54:	3cc8b03a 	or	r4,r7,r19
81112c58:	a8abc83a 	sub	r21,r21,r2
81112c5c:	008003c4 	movi	r2,15
81112c60:	3007883a 	mov	r3,r6
81112c64:	34c03fcc 	andi	r19,r6,255
81112c68:	11009036 	bltu	r2,r4,81112eac <__divdf3+0x31c>
81112c6c:	200890ba 	slli	r4,r4,2
81112c70:	00a04474 	movhi	r2,33041
81112c74:	108b2104 	addi	r2,r2,11396
81112c78:	2089883a 	add	r4,r4,r2
81112c7c:	20800017 	ldw	r2,0(r4)
81112c80:	1000683a 	jmp	r2
81112c84:	81112eac 	andhi	r4,r16,17594
81112c88:	81112cfc 	xorhi	r4,r16,17587
81112c8c:	81112e9c 	xori	r4,r16,17594
81112c90:	81112cf0 	cmpltui	r4,r16,17587
81112c94:	81112e9c 	xori	r4,r16,17594
81112c98:	81112e70 	cmpltui	r4,r16,17593
81112c9c:	81112e9c 	xori	r4,r16,17594
81112ca0:	81112cf0 	cmpltui	r4,r16,17587
81112ca4:	81112cfc 	xorhi	r4,r16,17587
81112ca8:	81112cfc 	xorhi	r4,r16,17587
81112cac:	81112e70 	cmpltui	r4,r16,17593
81112cb0:	81112cf0 	cmpltui	r4,r16,17587
81112cb4:	81112ce0 	cmpeqi	r4,r16,17587
81112cb8:	81112ce0 	cmpeqi	r4,r16,17587
81112cbc:	81112ce0 	cmpeqi	r4,r16,17587
81112cc0:	81113190 	cmplti	r4,r16,17606
81112cc4:	2404b03a 	or	r2,r4,r16
81112cc8:	1000661e 	bne	r2,zero,81112e64 <__divdf3+0x2d4>
81112ccc:	04c00204 	movi	r19,8
81112cd0:	0021883a 	mov	r16,zero
81112cd4:	0025883a 	mov	r18,zero
81112cd8:	02400084 	movi	r9,2
81112cdc:	003fca06 	br	81112c08 <__reset+0xfb0f2c08>
81112ce0:	8023883a 	mov	r17,r16
81112ce4:	9011883a 	mov	r8,r18
81112ce8:	e02f883a 	mov	r23,fp
81112cec:	480f883a 	mov	r7,r9
81112cf0:	00800084 	movi	r2,2
81112cf4:	3881311e 	bne	r7,r2,811131bc <__divdf3+0x62c>
81112cf8:	b827883a 	mov	r19,r23
81112cfc:	98c0004c 	andi	r3,r19,1
81112d00:	0081ffc4 	movi	r2,2047
81112d04:	000b883a 	mov	r5,zero
81112d08:	0025883a 	mov	r18,zero
81112d0c:	1004953a 	slli	r2,r2,20
81112d10:	18c03fcc 	andi	r3,r3,255
81112d14:	04400434 	movhi	r17,16
81112d18:	8c7fffc4 	addi	r17,r17,-1
81112d1c:	180697fa 	slli	r3,r3,31
81112d20:	2c4a703a 	and	r5,r5,r17
81112d24:	288ab03a 	or	r5,r5,r2
81112d28:	28c6b03a 	or	r3,r5,r3
81112d2c:	9005883a 	mov	r2,r18
81112d30:	dfc00d17 	ldw	ra,52(sp)
81112d34:	df000c17 	ldw	fp,48(sp)
81112d38:	ddc00b17 	ldw	r23,44(sp)
81112d3c:	dd800a17 	ldw	r22,40(sp)
81112d40:	dd400917 	ldw	r21,36(sp)
81112d44:	dd000817 	ldw	r20,32(sp)
81112d48:	dcc00717 	ldw	r19,28(sp)
81112d4c:	dc800617 	ldw	r18,24(sp)
81112d50:	dc400517 	ldw	r17,20(sp)
81112d54:	dc000417 	ldw	r16,16(sp)
81112d58:	dec00e04 	addi	sp,sp,56
81112d5c:	f800283a 	ret
81112d60:	2404b03a 	or	r2,r4,r16
81112d64:	2027883a 	mov	r19,r4
81112d68:	10003926 	beq	r2,zero,81112e50 <__divdf3+0x2c0>
81112d6c:	80012e26 	beq	r16,zero,81113228 <__divdf3+0x698>
81112d70:	8009883a 	mov	r4,r16
81112d74:	d9800315 	stw	r6,12(sp)
81112d78:	d9c00215 	stw	r7,8(sp)
81112d7c:	1107e400 	call	81107e40 <__clzsi2>
81112d80:	d9800317 	ldw	r6,12(sp)
81112d84:	d9c00217 	ldw	r7,8(sp)
81112d88:	113ffd44 	addi	r4,r2,-11
81112d8c:	00c00704 	movi	r3,28
81112d90:	19012116 	blt	r3,r4,81113218 <__divdf3+0x688>
81112d94:	00c00744 	movi	r3,29
81112d98:	147ffe04 	addi	r17,r2,-8
81112d9c:	1907c83a 	sub	r3,r3,r4
81112da0:	8460983a 	sll	r16,r16,r17
81112da4:	98c6d83a 	srl	r3,r19,r3
81112da8:	9c64983a 	sll	r18,r19,r17
81112dac:	1c20b03a 	or	r16,r3,r16
81112db0:	1080fcc4 	addi	r2,r2,1011
81112db4:	00abc83a 	sub	r21,zero,r2
81112db8:	0027883a 	mov	r19,zero
81112dbc:	0013883a 	mov	r9,zero
81112dc0:	003f9106 	br	81112c08 <__reset+0xfb0f2c08>
81112dc4:	3446b03a 	or	r3,r6,r17
81112dc8:	18001f1e 	bne	r3,zero,81112e48 <__divdf3+0x2b8>
81112dcc:	0023883a 	mov	r17,zero
81112dd0:	0011883a 	mov	r8,zero
81112dd4:	01c00084 	movi	r7,2
81112dd8:	003f9d06 	br	81112c50 <__reset+0xfb0f2c50>
81112ddc:	3446b03a 	or	r3,r6,r17
81112de0:	18001526 	beq	r3,zero,81112e38 <__divdf3+0x2a8>
81112de4:	88011b26 	beq	r17,zero,81113254 <__divdf3+0x6c4>
81112de8:	8809883a 	mov	r4,r17
81112dec:	d9800315 	stw	r6,12(sp)
81112df0:	da400115 	stw	r9,4(sp)
81112df4:	1107e400 	call	81107e40 <__clzsi2>
81112df8:	d9800317 	ldw	r6,12(sp)
81112dfc:	da400117 	ldw	r9,4(sp)
81112e00:	113ffd44 	addi	r4,r2,-11
81112e04:	00c00704 	movi	r3,28
81112e08:	19010e16 	blt	r3,r4,81113244 <__divdf3+0x6b4>
81112e0c:	00c00744 	movi	r3,29
81112e10:	123ffe04 	addi	r8,r2,-8
81112e14:	1907c83a 	sub	r3,r3,r4
81112e18:	8a22983a 	sll	r17,r17,r8
81112e1c:	30c6d83a 	srl	r3,r6,r3
81112e20:	3210983a 	sll	r8,r6,r8
81112e24:	1c62b03a 	or	r17,r3,r17
81112e28:	1080fcc4 	addi	r2,r2,1011
81112e2c:	0085c83a 	sub	r2,zero,r2
81112e30:	000f883a 	mov	r7,zero
81112e34:	003f8606 	br	81112c50 <__reset+0xfb0f2c50>
81112e38:	0023883a 	mov	r17,zero
81112e3c:	0011883a 	mov	r8,zero
81112e40:	01c00044 	movi	r7,1
81112e44:	003f8206 	br	81112c50 <__reset+0xfb0f2c50>
81112e48:	01c000c4 	movi	r7,3
81112e4c:	003f8006 	br	81112c50 <__reset+0xfb0f2c50>
81112e50:	04c00104 	movi	r19,4
81112e54:	0021883a 	mov	r16,zero
81112e58:	0025883a 	mov	r18,zero
81112e5c:	02400044 	movi	r9,1
81112e60:	003f6906 	br	81112c08 <__reset+0xfb0f2c08>
81112e64:	04c00304 	movi	r19,12
81112e68:	024000c4 	movi	r9,3
81112e6c:	003f6606 	br	81112c08 <__reset+0xfb0f2c08>
81112e70:	01400434 	movhi	r5,16
81112e74:	0007883a 	mov	r3,zero
81112e78:	297fffc4 	addi	r5,r5,-1
81112e7c:	04bfffc4 	movi	r18,-1
81112e80:	0081ffc4 	movi	r2,2047
81112e84:	003fa106 	br	81112d0c <__reset+0xfb0f2d0c>
81112e88:	00c00044 	movi	r3,1
81112e8c:	1887c83a 	sub	r3,r3,r2
81112e90:	01000e04 	movi	r4,56
81112e94:	20c1210e 	bge	r4,r3,8111331c <__divdf3+0x78c>
81112e98:	98c0004c 	andi	r3,r19,1
81112e9c:	0005883a 	mov	r2,zero
81112ea0:	000b883a 	mov	r5,zero
81112ea4:	0025883a 	mov	r18,zero
81112ea8:	003f9806 	br	81112d0c <__reset+0xfb0f2d0c>
81112eac:	8c00fd36 	bltu	r17,r16,811132a4 <__divdf3+0x714>
81112eb0:	8440fb26 	beq	r16,r17,811132a0 <__divdf3+0x710>
81112eb4:	8007883a 	mov	r3,r16
81112eb8:	ad7fffc4 	addi	r21,r21,-1
81112ebc:	0021883a 	mov	r16,zero
81112ec0:	4004d63a 	srli	r2,r8,24
81112ec4:	8822923a 	slli	r17,r17,8
81112ec8:	1809883a 	mov	r4,r3
81112ecc:	402c923a 	slli	r22,r8,8
81112ed0:	88b8b03a 	or	fp,r17,r2
81112ed4:	e028d43a 	srli	r20,fp,16
81112ed8:	d8c00015 	stw	r3,0(sp)
81112edc:	e5ffffcc 	andi	r23,fp,65535
81112ee0:	a00b883a 	mov	r5,r20
81112ee4:	11122280 	call	81112228 <__udivsi3>
81112ee8:	d8c00017 	ldw	r3,0(sp)
81112eec:	a00b883a 	mov	r5,r20
81112ef0:	d8800315 	stw	r2,12(sp)
81112ef4:	1809883a 	mov	r4,r3
81112ef8:	111228c0 	call	8111228c <__umodsi3>
81112efc:	d9800317 	ldw	r6,12(sp)
81112f00:	1006943a 	slli	r3,r2,16
81112f04:	9004d43a 	srli	r2,r18,16
81112f08:	b9a3383a 	mul	r17,r23,r6
81112f0c:	10c4b03a 	or	r2,r2,r3
81112f10:	1440062e 	bgeu	r2,r17,81112f2c <__divdf3+0x39c>
81112f14:	1705883a 	add	r2,r2,fp
81112f18:	30ffffc4 	addi	r3,r6,-1
81112f1c:	1700ee36 	bltu	r2,fp,811132d8 <__divdf3+0x748>
81112f20:	1440ed2e 	bgeu	r2,r17,811132d8 <__divdf3+0x748>
81112f24:	31bfff84 	addi	r6,r6,-2
81112f28:	1705883a 	add	r2,r2,fp
81112f2c:	1463c83a 	sub	r17,r2,r17
81112f30:	a00b883a 	mov	r5,r20
81112f34:	8809883a 	mov	r4,r17
81112f38:	d9800315 	stw	r6,12(sp)
81112f3c:	11122280 	call	81112228 <__udivsi3>
81112f40:	a00b883a 	mov	r5,r20
81112f44:	8809883a 	mov	r4,r17
81112f48:	d8800215 	stw	r2,8(sp)
81112f4c:	111228c0 	call	8111228c <__umodsi3>
81112f50:	d9c00217 	ldw	r7,8(sp)
81112f54:	1004943a 	slli	r2,r2,16
81112f58:	94bfffcc 	andi	r18,r18,65535
81112f5c:	b9d1383a 	mul	r8,r23,r7
81112f60:	90a4b03a 	or	r18,r18,r2
81112f64:	d9800317 	ldw	r6,12(sp)
81112f68:	9200062e 	bgeu	r18,r8,81112f84 <__divdf3+0x3f4>
81112f6c:	9725883a 	add	r18,r18,fp
81112f70:	38bfffc4 	addi	r2,r7,-1
81112f74:	9700d636 	bltu	r18,fp,811132d0 <__divdf3+0x740>
81112f78:	9200d52e 	bgeu	r18,r8,811132d0 <__divdf3+0x740>
81112f7c:	39ffff84 	addi	r7,r7,-2
81112f80:	9725883a 	add	r18,r18,fp
81112f84:	3004943a 	slli	r2,r6,16
81112f88:	b012d43a 	srli	r9,r22,16
81112f8c:	b1bfffcc 	andi	r6,r22,65535
81112f90:	11e2b03a 	or	r17,r2,r7
81112f94:	8806d43a 	srli	r3,r17,16
81112f98:	893fffcc 	andi	r4,r17,65535
81112f9c:	218b383a 	mul	r5,r4,r6
81112fa0:	30c5383a 	mul	r2,r6,r3
81112fa4:	2249383a 	mul	r4,r4,r9
81112fa8:	280ed43a 	srli	r7,r5,16
81112fac:	9225c83a 	sub	r18,r18,r8
81112fb0:	2089883a 	add	r4,r4,r2
81112fb4:	3909883a 	add	r4,r7,r4
81112fb8:	1a47383a 	mul	r3,r3,r9
81112fbc:	2080022e 	bgeu	r4,r2,81112fc8 <__divdf3+0x438>
81112fc0:	00800074 	movhi	r2,1
81112fc4:	1887883a 	add	r3,r3,r2
81112fc8:	2004d43a 	srli	r2,r4,16
81112fcc:	2008943a 	slli	r4,r4,16
81112fd0:	297fffcc 	andi	r5,r5,65535
81112fd4:	10c7883a 	add	r3,r2,r3
81112fd8:	2149883a 	add	r4,r4,r5
81112fdc:	90c0a536 	bltu	r18,r3,81113274 <__divdf3+0x6e4>
81112fe0:	90c0bf26 	beq	r18,r3,811132e0 <__divdf3+0x750>
81112fe4:	90c7c83a 	sub	r3,r18,r3
81112fe8:	810fc83a 	sub	r7,r16,r4
81112fec:	81e5803a 	cmpltu	r18,r16,r7
81112ff0:	1ca5c83a 	sub	r18,r3,r18
81112ff4:	e480c126 	beq	fp,r18,811132fc <__divdf3+0x76c>
81112ff8:	a00b883a 	mov	r5,r20
81112ffc:	9009883a 	mov	r4,r18
81113000:	d9800315 	stw	r6,12(sp)
81113004:	d9c00215 	stw	r7,8(sp)
81113008:	da400115 	stw	r9,4(sp)
8111300c:	11122280 	call	81112228 <__udivsi3>
81113010:	a00b883a 	mov	r5,r20
81113014:	9009883a 	mov	r4,r18
81113018:	d8800015 	stw	r2,0(sp)
8111301c:	111228c0 	call	8111228c <__umodsi3>
81113020:	d9c00217 	ldw	r7,8(sp)
81113024:	da000017 	ldw	r8,0(sp)
81113028:	1006943a 	slli	r3,r2,16
8111302c:	3804d43a 	srli	r2,r7,16
81113030:	ba21383a 	mul	r16,r23,r8
81113034:	d9800317 	ldw	r6,12(sp)
81113038:	10c4b03a 	or	r2,r2,r3
8111303c:	da400117 	ldw	r9,4(sp)
81113040:	1400062e 	bgeu	r2,r16,8111305c <__divdf3+0x4cc>
81113044:	1705883a 	add	r2,r2,fp
81113048:	40ffffc4 	addi	r3,r8,-1
8111304c:	1700ad36 	bltu	r2,fp,81113304 <__divdf3+0x774>
81113050:	1400ac2e 	bgeu	r2,r16,81113304 <__divdf3+0x774>
81113054:	423fff84 	addi	r8,r8,-2
81113058:	1705883a 	add	r2,r2,fp
8111305c:	1421c83a 	sub	r16,r2,r16
81113060:	a00b883a 	mov	r5,r20
81113064:	8009883a 	mov	r4,r16
81113068:	d9800315 	stw	r6,12(sp)
8111306c:	d9c00215 	stw	r7,8(sp)
81113070:	da000015 	stw	r8,0(sp)
81113074:	da400115 	stw	r9,4(sp)
81113078:	11122280 	call	81112228 <__udivsi3>
8111307c:	8009883a 	mov	r4,r16
81113080:	a00b883a 	mov	r5,r20
81113084:	1025883a 	mov	r18,r2
81113088:	111228c0 	call	8111228c <__umodsi3>
8111308c:	d9c00217 	ldw	r7,8(sp)
81113090:	1004943a 	slli	r2,r2,16
81113094:	bcaf383a 	mul	r23,r23,r18
81113098:	393fffcc 	andi	r4,r7,65535
8111309c:	2088b03a 	or	r4,r4,r2
811130a0:	d9800317 	ldw	r6,12(sp)
811130a4:	da000017 	ldw	r8,0(sp)
811130a8:	da400117 	ldw	r9,4(sp)
811130ac:	25c0062e 	bgeu	r4,r23,811130c8 <__divdf3+0x538>
811130b0:	2709883a 	add	r4,r4,fp
811130b4:	90bfffc4 	addi	r2,r18,-1
811130b8:	27009436 	bltu	r4,fp,8111330c <__divdf3+0x77c>
811130bc:	25c0932e 	bgeu	r4,r23,8111330c <__divdf3+0x77c>
811130c0:	94bfff84 	addi	r18,r18,-2
811130c4:	2709883a 	add	r4,r4,fp
811130c8:	4004943a 	slli	r2,r8,16
811130cc:	25efc83a 	sub	r23,r4,r23
811130d0:	1490b03a 	or	r8,r2,r18
811130d4:	4008d43a 	srli	r4,r8,16
811130d8:	40ffffcc 	andi	r3,r8,65535
811130dc:	30c5383a 	mul	r2,r6,r3
811130e0:	1a47383a 	mul	r3,r3,r9
811130e4:	310d383a 	mul	r6,r6,r4
811130e8:	100ad43a 	srli	r5,r2,16
811130ec:	4913383a 	mul	r9,r9,r4
811130f0:	1987883a 	add	r3,r3,r6
811130f4:	28c7883a 	add	r3,r5,r3
811130f8:	1980022e 	bgeu	r3,r6,81113104 <__divdf3+0x574>
811130fc:	01000074 	movhi	r4,1
81113100:	4913883a 	add	r9,r9,r4
81113104:	1808d43a 	srli	r4,r3,16
81113108:	1806943a 	slli	r3,r3,16
8111310c:	10bfffcc 	andi	r2,r2,65535
81113110:	2253883a 	add	r9,r4,r9
81113114:	1887883a 	add	r3,r3,r2
81113118:	ba403836 	bltu	r23,r9,811131fc <__divdf3+0x66c>
8111311c:	ba403626 	beq	r23,r9,811131f8 <__divdf3+0x668>
81113120:	42000054 	ori	r8,r8,1
81113124:	a880ffc4 	addi	r2,r21,1023
81113128:	00bf570e 	bge	zero,r2,81112e88 <__reset+0xfb0f2e88>
8111312c:	40c001cc 	andi	r3,r8,7
81113130:	18000726 	beq	r3,zero,81113150 <__divdf3+0x5c0>
81113134:	40c003cc 	andi	r3,r8,15
81113138:	01000104 	movi	r4,4
8111313c:	19000426 	beq	r3,r4,81113150 <__divdf3+0x5c0>
81113140:	4107883a 	add	r3,r8,r4
81113144:	1a11803a 	cmpltu	r8,r3,r8
81113148:	8a23883a 	add	r17,r17,r8
8111314c:	1811883a 	mov	r8,r3
81113150:	88c0402c 	andhi	r3,r17,256
81113154:	18000426 	beq	r3,zero,81113168 <__divdf3+0x5d8>
81113158:	00ffc034 	movhi	r3,65280
8111315c:	18ffffc4 	addi	r3,r3,-1
81113160:	a8810004 	addi	r2,r21,1024
81113164:	88e2703a 	and	r17,r17,r3
81113168:	00c1ff84 	movi	r3,2046
8111316c:	18bee316 	blt	r3,r2,81112cfc <__reset+0xfb0f2cfc>
81113170:	8824977a 	slli	r18,r17,29
81113174:	4010d0fa 	srli	r8,r8,3
81113178:	8822927a 	slli	r17,r17,9
8111317c:	1081ffcc 	andi	r2,r2,2047
81113180:	9224b03a 	or	r18,r18,r8
81113184:	880ad33a 	srli	r5,r17,12
81113188:	98c0004c 	andi	r3,r19,1
8111318c:	003edf06 	br	81112d0c <__reset+0xfb0f2d0c>
81113190:	8080022c 	andhi	r2,r16,8
81113194:	10001226 	beq	r2,zero,811131e0 <__divdf3+0x650>
81113198:	8880022c 	andhi	r2,r17,8
8111319c:	1000101e 	bne	r2,zero,811131e0 <__divdf3+0x650>
811131a0:	00800434 	movhi	r2,16
811131a4:	89400234 	orhi	r5,r17,8
811131a8:	10bfffc4 	addi	r2,r2,-1
811131ac:	b007883a 	mov	r3,r22
811131b0:	288a703a 	and	r5,r5,r2
811131b4:	4025883a 	mov	r18,r8
811131b8:	003f3106 	br	81112e80 <__reset+0xfb0f2e80>
811131bc:	008000c4 	movi	r2,3
811131c0:	3880a626 	beq	r7,r2,8111345c <__divdf3+0x8cc>
811131c4:	00800044 	movi	r2,1
811131c8:	3880521e 	bne	r7,r2,81113314 <__divdf3+0x784>
811131cc:	b807883a 	mov	r3,r23
811131d0:	0005883a 	mov	r2,zero
811131d4:	000b883a 	mov	r5,zero
811131d8:	0025883a 	mov	r18,zero
811131dc:	003ecb06 	br	81112d0c <__reset+0xfb0f2d0c>
811131e0:	00800434 	movhi	r2,16
811131e4:	81400234 	orhi	r5,r16,8
811131e8:	10bfffc4 	addi	r2,r2,-1
811131ec:	a007883a 	mov	r3,r20
811131f0:	288a703a 	and	r5,r5,r2
811131f4:	003f2206 	br	81112e80 <__reset+0xfb0f2e80>
811131f8:	183fca26 	beq	r3,zero,81113124 <__reset+0xfb0f3124>
811131fc:	e5ef883a 	add	r23,fp,r23
81113200:	40bfffc4 	addi	r2,r8,-1
81113204:	bf00392e 	bgeu	r23,fp,811132ec <__divdf3+0x75c>
81113208:	1011883a 	mov	r8,r2
8111320c:	ba7fc41e 	bne	r23,r9,81113120 <__reset+0xfb0f3120>
81113210:	b0ffc31e 	bne	r22,r3,81113120 <__reset+0xfb0f3120>
81113214:	003fc306 	br	81113124 <__reset+0xfb0f3124>
81113218:	143ff604 	addi	r16,r2,-40
8111321c:	9c20983a 	sll	r16,r19,r16
81113220:	0025883a 	mov	r18,zero
81113224:	003ee206 	br	81112db0 <__reset+0xfb0f2db0>
81113228:	d9800315 	stw	r6,12(sp)
8111322c:	d9c00215 	stw	r7,8(sp)
81113230:	1107e400 	call	81107e40 <__clzsi2>
81113234:	10800804 	addi	r2,r2,32
81113238:	d9c00217 	ldw	r7,8(sp)
8111323c:	d9800317 	ldw	r6,12(sp)
81113240:	003ed106 	br	81112d88 <__reset+0xfb0f2d88>
81113244:	147ff604 	addi	r17,r2,-40
81113248:	3462983a 	sll	r17,r6,r17
8111324c:	0011883a 	mov	r8,zero
81113250:	003ef506 	br	81112e28 <__reset+0xfb0f2e28>
81113254:	3009883a 	mov	r4,r6
81113258:	d9800315 	stw	r6,12(sp)
8111325c:	da400115 	stw	r9,4(sp)
81113260:	1107e400 	call	81107e40 <__clzsi2>
81113264:	10800804 	addi	r2,r2,32
81113268:	da400117 	ldw	r9,4(sp)
8111326c:	d9800317 	ldw	r6,12(sp)
81113270:	003ee306 	br	81112e00 <__reset+0xfb0f2e00>
81113274:	85a1883a 	add	r16,r16,r22
81113278:	8585803a 	cmpltu	r2,r16,r22
8111327c:	1705883a 	add	r2,r2,fp
81113280:	14a5883a 	add	r18,r2,r18
81113284:	88bfffc4 	addi	r2,r17,-1
81113288:	e4800c2e 	bgeu	fp,r18,811132bc <__divdf3+0x72c>
8111328c:	90c03e36 	bltu	r18,r3,81113388 <__divdf3+0x7f8>
81113290:	1c806926 	beq	r3,r18,81113438 <__divdf3+0x8a8>
81113294:	90c7c83a 	sub	r3,r18,r3
81113298:	1023883a 	mov	r17,r2
8111329c:	003f5206 	br	81112fe8 <__reset+0xfb0f2fe8>
811132a0:	923f0436 	bltu	r18,r8,81112eb4 <__reset+0xfb0f2eb4>
811132a4:	800897fa 	slli	r4,r16,31
811132a8:	9004d07a 	srli	r2,r18,1
811132ac:	8006d07a 	srli	r3,r16,1
811132b0:	902097fa 	slli	r16,r18,31
811132b4:	20a4b03a 	or	r18,r4,r2
811132b8:	003f0106 	br	81112ec0 <__reset+0xfb0f2ec0>
811132bc:	e4bff51e 	bne	fp,r18,81113294 <__reset+0xfb0f3294>
811132c0:	85bff22e 	bgeu	r16,r22,8111328c <__reset+0xfb0f328c>
811132c4:	e0c7c83a 	sub	r3,fp,r3
811132c8:	1023883a 	mov	r17,r2
811132cc:	003f4606 	br	81112fe8 <__reset+0xfb0f2fe8>
811132d0:	100f883a 	mov	r7,r2
811132d4:	003f2b06 	br	81112f84 <__reset+0xfb0f2f84>
811132d8:	180d883a 	mov	r6,r3
811132dc:	003f1306 	br	81112f2c <__reset+0xfb0f2f2c>
811132e0:	813fe436 	bltu	r16,r4,81113274 <__reset+0xfb0f3274>
811132e4:	0007883a 	mov	r3,zero
811132e8:	003f3f06 	br	81112fe8 <__reset+0xfb0f2fe8>
811132ec:	ba402c36 	bltu	r23,r9,811133a0 <__divdf3+0x810>
811132f0:	4dc05426 	beq	r9,r23,81113444 <__divdf3+0x8b4>
811132f4:	1011883a 	mov	r8,r2
811132f8:	003f8906 	br	81113120 <__reset+0xfb0f3120>
811132fc:	023fffc4 	movi	r8,-1
81113300:	003f8806 	br	81113124 <__reset+0xfb0f3124>
81113304:	1811883a 	mov	r8,r3
81113308:	003f5406 	br	8111305c <__reset+0xfb0f305c>
8111330c:	1025883a 	mov	r18,r2
81113310:	003f6d06 	br	811130c8 <__reset+0xfb0f30c8>
81113314:	b827883a 	mov	r19,r23
81113318:	003f8206 	br	81113124 <__reset+0xfb0f3124>
8111331c:	010007c4 	movi	r4,31
81113320:	20c02616 	blt	r4,r3,811133bc <__divdf3+0x82c>
81113324:	00800804 	movi	r2,32
81113328:	10c5c83a 	sub	r2,r2,r3
8111332c:	888a983a 	sll	r5,r17,r2
81113330:	40c8d83a 	srl	r4,r8,r3
81113334:	4084983a 	sll	r2,r8,r2
81113338:	88e2d83a 	srl	r17,r17,r3
8111333c:	2906b03a 	or	r3,r5,r4
81113340:	1004c03a 	cmpne	r2,r2,zero
81113344:	1886b03a 	or	r3,r3,r2
81113348:	188001cc 	andi	r2,r3,7
8111334c:	10000726 	beq	r2,zero,8111336c <__divdf3+0x7dc>
81113350:	188003cc 	andi	r2,r3,15
81113354:	01000104 	movi	r4,4
81113358:	11000426 	beq	r2,r4,8111336c <__divdf3+0x7dc>
8111335c:	1805883a 	mov	r2,r3
81113360:	10c00104 	addi	r3,r2,4
81113364:	1885803a 	cmpltu	r2,r3,r2
81113368:	88a3883a 	add	r17,r17,r2
8111336c:	8880202c 	andhi	r2,r17,128
81113370:	10002726 	beq	r2,zero,81113410 <__divdf3+0x880>
81113374:	98c0004c 	andi	r3,r19,1
81113378:	00800044 	movi	r2,1
8111337c:	000b883a 	mov	r5,zero
81113380:	0025883a 	mov	r18,zero
81113384:	003e6106 	br	81112d0c <__reset+0xfb0f2d0c>
81113388:	85a1883a 	add	r16,r16,r22
8111338c:	8585803a 	cmpltu	r2,r16,r22
81113390:	1705883a 	add	r2,r2,fp
81113394:	14a5883a 	add	r18,r2,r18
81113398:	8c7fff84 	addi	r17,r17,-2
8111339c:	003f1106 	br	81112fe4 <__reset+0xfb0f2fe4>
811133a0:	b589883a 	add	r4,r22,r22
811133a4:	25ad803a 	cmpltu	r22,r4,r22
811133a8:	b739883a 	add	fp,r22,fp
811133ac:	40bfff84 	addi	r2,r8,-2
811133b0:	bf2f883a 	add	r23,r23,fp
811133b4:	202d883a 	mov	r22,r4
811133b8:	003f9306 	br	81113208 <__reset+0xfb0f3208>
811133bc:	013ff844 	movi	r4,-31
811133c0:	2085c83a 	sub	r2,r4,r2
811133c4:	8888d83a 	srl	r4,r17,r2
811133c8:	00800804 	movi	r2,32
811133cc:	18802126 	beq	r3,r2,81113454 <__divdf3+0x8c4>
811133d0:	00801004 	movi	r2,64
811133d4:	10c5c83a 	sub	r2,r2,r3
811133d8:	8884983a 	sll	r2,r17,r2
811133dc:	1204b03a 	or	r2,r2,r8
811133e0:	1004c03a 	cmpne	r2,r2,zero
811133e4:	2084b03a 	or	r2,r4,r2
811133e8:	144001cc 	andi	r17,r2,7
811133ec:	88000d1e 	bne	r17,zero,81113424 <__divdf3+0x894>
811133f0:	000b883a 	mov	r5,zero
811133f4:	1024d0fa 	srli	r18,r2,3
811133f8:	98c0004c 	andi	r3,r19,1
811133fc:	0005883a 	mov	r2,zero
81113400:	9464b03a 	or	r18,r18,r17
81113404:	003e4106 	br	81112d0c <__reset+0xfb0f2d0c>
81113408:	1007883a 	mov	r3,r2
8111340c:	0023883a 	mov	r17,zero
81113410:	880a927a 	slli	r5,r17,9
81113414:	1805883a 	mov	r2,r3
81113418:	8822977a 	slli	r17,r17,29
8111341c:	280ad33a 	srli	r5,r5,12
81113420:	003ff406 	br	811133f4 <__reset+0xfb0f33f4>
81113424:	10c003cc 	andi	r3,r2,15
81113428:	01000104 	movi	r4,4
8111342c:	193ff626 	beq	r3,r4,81113408 <__reset+0xfb0f3408>
81113430:	0023883a 	mov	r17,zero
81113434:	003fca06 	br	81113360 <__reset+0xfb0f3360>
81113438:	813fd336 	bltu	r16,r4,81113388 <__reset+0xfb0f3388>
8111343c:	1023883a 	mov	r17,r2
81113440:	003fa806 	br	811132e4 <__reset+0xfb0f32e4>
81113444:	b0ffd636 	bltu	r22,r3,811133a0 <__reset+0xfb0f33a0>
81113448:	1011883a 	mov	r8,r2
8111344c:	b0ff341e 	bne	r22,r3,81113120 <__reset+0xfb0f3120>
81113450:	003f3406 	br	81113124 <__reset+0xfb0f3124>
81113454:	0005883a 	mov	r2,zero
81113458:	003fe006 	br	811133dc <__reset+0xfb0f33dc>
8111345c:	00800434 	movhi	r2,16
81113460:	89400234 	orhi	r5,r17,8
81113464:	10bfffc4 	addi	r2,r2,-1
81113468:	b807883a 	mov	r3,r23
8111346c:	288a703a 	and	r5,r5,r2
81113470:	4025883a 	mov	r18,r8
81113474:	003e8206 	br	81112e80 <__reset+0xfb0f2e80>

81113478 <__eqdf2>:
81113478:	2804d53a 	srli	r2,r5,20
8111347c:	3806d53a 	srli	r3,r7,20
81113480:	02000434 	movhi	r8,16
81113484:	423fffc4 	addi	r8,r8,-1
81113488:	1081ffcc 	andi	r2,r2,2047
8111348c:	0281ffc4 	movi	r10,2047
81113490:	2a12703a 	and	r9,r5,r8
81113494:	18c1ffcc 	andi	r3,r3,2047
81113498:	3a10703a 	and	r8,r7,r8
8111349c:	280ad7fa 	srli	r5,r5,31
811134a0:	380ed7fa 	srli	r7,r7,31
811134a4:	12801026 	beq	r2,r10,811134e8 <__eqdf2+0x70>
811134a8:	0281ffc4 	movi	r10,2047
811134ac:	1a800a26 	beq	r3,r10,811134d8 <__eqdf2+0x60>
811134b0:	10c00226 	beq	r2,r3,811134bc <__eqdf2+0x44>
811134b4:	00800044 	movi	r2,1
811134b8:	f800283a 	ret
811134bc:	4a3ffd1e 	bne	r9,r8,811134b4 <__reset+0xfb0f34b4>
811134c0:	21bffc1e 	bne	r4,r6,811134b4 <__reset+0xfb0f34b4>
811134c4:	29c00c26 	beq	r5,r7,811134f8 <__eqdf2+0x80>
811134c8:	103ffa1e 	bne	r2,zero,811134b4 <__reset+0xfb0f34b4>
811134cc:	2244b03a 	or	r2,r4,r9
811134d0:	1004c03a 	cmpne	r2,r2,zero
811134d4:	f800283a 	ret
811134d8:	3214b03a 	or	r10,r6,r8
811134dc:	503ff426 	beq	r10,zero,811134b0 <__reset+0xfb0f34b0>
811134e0:	00800044 	movi	r2,1
811134e4:	f800283a 	ret
811134e8:	2254b03a 	or	r10,r4,r9
811134ec:	503fee26 	beq	r10,zero,811134a8 <__reset+0xfb0f34a8>
811134f0:	00800044 	movi	r2,1
811134f4:	f800283a 	ret
811134f8:	0005883a 	mov	r2,zero
811134fc:	f800283a 	ret

81113500 <__gedf2>:
81113500:	2804d53a 	srli	r2,r5,20
81113504:	3806d53a 	srli	r3,r7,20
81113508:	02000434 	movhi	r8,16
8111350c:	423fffc4 	addi	r8,r8,-1
81113510:	1081ffcc 	andi	r2,r2,2047
81113514:	0241ffc4 	movi	r9,2047
81113518:	2a14703a 	and	r10,r5,r8
8111351c:	18c1ffcc 	andi	r3,r3,2047
81113520:	3a10703a 	and	r8,r7,r8
81113524:	280ad7fa 	srli	r5,r5,31
81113528:	380ed7fa 	srli	r7,r7,31
8111352c:	12401d26 	beq	r2,r9,811135a4 <__gedf2+0xa4>
81113530:	0241ffc4 	movi	r9,2047
81113534:	1a401226 	beq	r3,r9,81113580 <__gedf2+0x80>
81113538:	1000081e 	bne	r2,zero,8111355c <__gedf2+0x5c>
8111353c:	2296b03a 	or	r11,r4,r10
81113540:	5813003a 	cmpeq	r9,r11,zero
81113544:	1800091e 	bne	r3,zero,8111356c <__gedf2+0x6c>
81113548:	3218b03a 	or	r12,r6,r8
8111354c:	6000071e 	bne	r12,zero,8111356c <__gedf2+0x6c>
81113550:	0005883a 	mov	r2,zero
81113554:	5800101e 	bne	r11,zero,81113598 <__gedf2+0x98>
81113558:	f800283a 	ret
8111355c:	18000c1e 	bne	r3,zero,81113590 <__gedf2+0x90>
81113560:	3212b03a 	or	r9,r6,r8
81113564:	48000c26 	beq	r9,zero,81113598 <__gedf2+0x98>
81113568:	0013883a 	mov	r9,zero
8111356c:	39c03fcc 	andi	r7,r7,255
81113570:	48000826 	beq	r9,zero,81113594 <__gedf2+0x94>
81113574:	38000926 	beq	r7,zero,8111359c <__gedf2+0x9c>
81113578:	00800044 	movi	r2,1
8111357c:	f800283a 	ret
81113580:	3212b03a 	or	r9,r6,r8
81113584:	483fec26 	beq	r9,zero,81113538 <__reset+0xfb0f3538>
81113588:	00bfff84 	movi	r2,-2
8111358c:	f800283a 	ret
81113590:	39c03fcc 	andi	r7,r7,255
81113594:	29c00626 	beq	r5,r7,811135b0 <__gedf2+0xb0>
81113598:	283ff726 	beq	r5,zero,81113578 <__reset+0xfb0f3578>
8111359c:	00bfffc4 	movi	r2,-1
811135a0:	f800283a 	ret
811135a4:	2292b03a 	or	r9,r4,r10
811135a8:	483fe126 	beq	r9,zero,81113530 <__reset+0xfb0f3530>
811135ac:	003ff606 	br	81113588 <__reset+0xfb0f3588>
811135b0:	18bff916 	blt	r3,r2,81113598 <__reset+0xfb0f3598>
811135b4:	10c00316 	blt	r2,r3,811135c4 <__gedf2+0xc4>
811135b8:	42bff736 	bltu	r8,r10,81113598 <__reset+0xfb0f3598>
811135bc:	52000326 	beq	r10,r8,811135cc <__gedf2+0xcc>
811135c0:	5200042e 	bgeu	r10,r8,811135d4 <__gedf2+0xd4>
811135c4:	283fec1e 	bne	r5,zero,81113578 <__reset+0xfb0f3578>
811135c8:	003ff406 	br	8111359c <__reset+0xfb0f359c>
811135cc:	313ff236 	bltu	r6,r4,81113598 <__reset+0xfb0f3598>
811135d0:	21bffc36 	bltu	r4,r6,811135c4 <__reset+0xfb0f35c4>
811135d4:	0005883a 	mov	r2,zero
811135d8:	f800283a 	ret

811135dc <__ledf2>:
811135dc:	2804d53a 	srli	r2,r5,20
811135e0:	3810d53a 	srli	r8,r7,20
811135e4:	00c00434 	movhi	r3,16
811135e8:	18ffffc4 	addi	r3,r3,-1
811135ec:	1081ffcc 	andi	r2,r2,2047
811135f0:	0241ffc4 	movi	r9,2047
811135f4:	28d4703a 	and	r10,r5,r3
811135f8:	4201ffcc 	andi	r8,r8,2047
811135fc:	38c6703a 	and	r3,r7,r3
81113600:	280ad7fa 	srli	r5,r5,31
81113604:	380ed7fa 	srli	r7,r7,31
81113608:	12401f26 	beq	r2,r9,81113688 <__ledf2+0xac>
8111360c:	0241ffc4 	movi	r9,2047
81113610:	42401426 	beq	r8,r9,81113664 <__ledf2+0x88>
81113614:	1000091e 	bne	r2,zero,8111363c <__ledf2+0x60>
81113618:	2296b03a 	or	r11,r4,r10
8111361c:	5813003a 	cmpeq	r9,r11,zero
81113620:	29403fcc 	andi	r5,r5,255
81113624:	40000a1e 	bne	r8,zero,81113650 <__ledf2+0x74>
81113628:	30d8b03a 	or	r12,r6,r3
8111362c:	6000081e 	bne	r12,zero,81113650 <__ledf2+0x74>
81113630:	0005883a 	mov	r2,zero
81113634:	5800111e 	bne	r11,zero,8111367c <__ledf2+0xa0>
81113638:	f800283a 	ret
8111363c:	29403fcc 	andi	r5,r5,255
81113640:	40000c1e 	bne	r8,zero,81113674 <__ledf2+0x98>
81113644:	30d2b03a 	or	r9,r6,r3
81113648:	48000c26 	beq	r9,zero,8111367c <__ledf2+0xa0>
8111364c:	0013883a 	mov	r9,zero
81113650:	39c03fcc 	andi	r7,r7,255
81113654:	48000826 	beq	r9,zero,81113678 <__ledf2+0x9c>
81113658:	38001126 	beq	r7,zero,811136a0 <__ledf2+0xc4>
8111365c:	00800044 	movi	r2,1
81113660:	f800283a 	ret
81113664:	30d2b03a 	or	r9,r6,r3
81113668:	483fea26 	beq	r9,zero,81113614 <__reset+0xfb0f3614>
8111366c:	00800084 	movi	r2,2
81113670:	f800283a 	ret
81113674:	39c03fcc 	andi	r7,r7,255
81113678:	39400726 	beq	r7,r5,81113698 <__ledf2+0xbc>
8111367c:	2800081e 	bne	r5,zero,811136a0 <__ledf2+0xc4>
81113680:	00800044 	movi	r2,1
81113684:	f800283a 	ret
81113688:	2292b03a 	or	r9,r4,r10
8111368c:	483fdf26 	beq	r9,zero,8111360c <__reset+0xfb0f360c>
81113690:	00800084 	movi	r2,2
81113694:	f800283a 	ret
81113698:	4080030e 	bge	r8,r2,811136a8 <__ledf2+0xcc>
8111369c:	383fef26 	beq	r7,zero,8111365c <__reset+0xfb0f365c>
811136a0:	00bfffc4 	movi	r2,-1
811136a4:	f800283a 	ret
811136a8:	123feb16 	blt	r2,r8,81113658 <__reset+0xfb0f3658>
811136ac:	1abff336 	bltu	r3,r10,8111367c <__reset+0xfb0f367c>
811136b0:	50c00326 	beq	r10,r3,811136c0 <__ledf2+0xe4>
811136b4:	50c0042e 	bgeu	r10,r3,811136c8 <__ledf2+0xec>
811136b8:	283fe81e 	bne	r5,zero,8111365c <__reset+0xfb0f365c>
811136bc:	003ff806 	br	811136a0 <__reset+0xfb0f36a0>
811136c0:	313fee36 	bltu	r6,r4,8111367c <__reset+0xfb0f367c>
811136c4:	21bffc36 	bltu	r4,r6,811136b8 <__reset+0xfb0f36b8>
811136c8:	0005883a 	mov	r2,zero
811136cc:	f800283a 	ret

811136d0 <__subdf3>:
811136d0:	02000434 	movhi	r8,16
811136d4:	423fffc4 	addi	r8,r8,-1
811136d8:	defffb04 	addi	sp,sp,-20
811136dc:	2a14703a 	and	r10,r5,r8
811136e0:	3812d53a 	srli	r9,r7,20
811136e4:	3a10703a 	and	r8,r7,r8
811136e8:	2006d77a 	srli	r3,r4,29
811136ec:	3004d77a 	srli	r2,r6,29
811136f0:	dc000015 	stw	r16,0(sp)
811136f4:	501490fa 	slli	r10,r10,3
811136f8:	2820d53a 	srli	r16,r5,20
811136fc:	401090fa 	slli	r8,r8,3
81113700:	dc800215 	stw	r18,8(sp)
81113704:	dc400115 	stw	r17,4(sp)
81113708:	dfc00415 	stw	ra,16(sp)
8111370c:	202290fa 	slli	r17,r4,3
81113710:	dcc00315 	stw	r19,12(sp)
81113714:	4a41ffcc 	andi	r9,r9,2047
81113718:	0101ffc4 	movi	r4,2047
8111371c:	2824d7fa 	srli	r18,r5,31
81113720:	8401ffcc 	andi	r16,r16,2047
81113724:	50c6b03a 	or	r3,r10,r3
81113728:	380ed7fa 	srli	r7,r7,31
8111372c:	408ab03a 	or	r5,r8,r2
81113730:	300c90fa 	slli	r6,r6,3
81113734:	49009626 	beq	r9,r4,81113990 <__subdf3+0x2c0>
81113738:	39c0005c 	xori	r7,r7,1
8111373c:	8245c83a 	sub	r2,r16,r9
81113740:	3c807426 	beq	r7,r18,81113914 <__subdf3+0x244>
81113744:	0080af0e 	bge	zero,r2,81113a04 <__subdf3+0x334>
81113748:	48002a1e 	bne	r9,zero,811137f4 <__subdf3+0x124>
8111374c:	2988b03a 	or	r4,r5,r6
81113750:	20009a1e 	bne	r4,zero,811139bc <__subdf3+0x2ec>
81113754:	888001cc 	andi	r2,r17,7
81113758:	10000726 	beq	r2,zero,81113778 <__subdf3+0xa8>
8111375c:	888003cc 	andi	r2,r17,15
81113760:	01000104 	movi	r4,4
81113764:	11000426 	beq	r2,r4,81113778 <__subdf3+0xa8>
81113768:	890b883a 	add	r5,r17,r4
8111376c:	2c63803a 	cmpltu	r17,r5,r17
81113770:	1c47883a 	add	r3,r3,r17
81113774:	2823883a 	mov	r17,r5
81113778:	1880202c 	andhi	r2,r3,128
8111377c:	10005926 	beq	r2,zero,811138e4 <__subdf3+0x214>
81113780:	84000044 	addi	r16,r16,1
81113784:	0081ffc4 	movi	r2,2047
81113788:	8080be26 	beq	r16,r2,81113a84 <__subdf3+0x3b4>
8111378c:	017fe034 	movhi	r5,65408
81113790:	297fffc4 	addi	r5,r5,-1
81113794:	1946703a 	and	r3,r3,r5
81113798:	1804977a 	slli	r2,r3,29
8111379c:	1806927a 	slli	r3,r3,9
811137a0:	8822d0fa 	srli	r17,r17,3
811137a4:	8401ffcc 	andi	r16,r16,2047
811137a8:	180ad33a 	srli	r5,r3,12
811137ac:	9100004c 	andi	r4,r18,1
811137b0:	1444b03a 	or	r2,r2,r17
811137b4:	80c1ffcc 	andi	r3,r16,2047
811137b8:	1820953a 	slli	r16,r3,20
811137bc:	20c03fcc 	andi	r3,r4,255
811137c0:	180897fa 	slli	r4,r3,31
811137c4:	00c00434 	movhi	r3,16
811137c8:	18ffffc4 	addi	r3,r3,-1
811137cc:	28c6703a 	and	r3,r5,r3
811137d0:	1c06b03a 	or	r3,r3,r16
811137d4:	1906b03a 	or	r3,r3,r4
811137d8:	dfc00417 	ldw	ra,16(sp)
811137dc:	dcc00317 	ldw	r19,12(sp)
811137e0:	dc800217 	ldw	r18,8(sp)
811137e4:	dc400117 	ldw	r17,4(sp)
811137e8:	dc000017 	ldw	r16,0(sp)
811137ec:	dec00504 	addi	sp,sp,20
811137f0:	f800283a 	ret
811137f4:	0101ffc4 	movi	r4,2047
811137f8:	813fd626 	beq	r16,r4,81113754 <__reset+0xfb0f3754>
811137fc:	29402034 	orhi	r5,r5,128
81113800:	01000e04 	movi	r4,56
81113804:	2080a316 	blt	r4,r2,81113a94 <__subdf3+0x3c4>
81113808:	010007c4 	movi	r4,31
8111380c:	2080c616 	blt	r4,r2,81113b28 <__subdf3+0x458>
81113810:	01000804 	movi	r4,32
81113814:	2089c83a 	sub	r4,r4,r2
81113818:	2910983a 	sll	r8,r5,r4
8111381c:	308ed83a 	srl	r7,r6,r2
81113820:	3108983a 	sll	r4,r6,r4
81113824:	2884d83a 	srl	r2,r5,r2
81113828:	41ccb03a 	or	r6,r8,r7
8111382c:	2008c03a 	cmpne	r4,r4,zero
81113830:	310cb03a 	or	r6,r6,r4
81113834:	898dc83a 	sub	r6,r17,r6
81113838:	89a3803a 	cmpltu	r17,r17,r6
8111383c:	1887c83a 	sub	r3,r3,r2
81113840:	1c47c83a 	sub	r3,r3,r17
81113844:	3023883a 	mov	r17,r6
81113848:	1880202c 	andhi	r2,r3,128
8111384c:	10002326 	beq	r2,zero,811138dc <__subdf3+0x20c>
81113850:	04c02034 	movhi	r19,128
81113854:	9cffffc4 	addi	r19,r19,-1
81113858:	1ce6703a 	and	r19,r3,r19
8111385c:	98007a26 	beq	r19,zero,81113a48 <__subdf3+0x378>
81113860:	9809883a 	mov	r4,r19
81113864:	1107e400 	call	81107e40 <__clzsi2>
81113868:	113ffe04 	addi	r4,r2,-8
8111386c:	00c007c4 	movi	r3,31
81113870:	19007b16 	blt	r3,r4,81113a60 <__subdf3+0x390>
81113874:	00800804 	movi	r2,32
81113878:	1105c83a 	sub	r2,r2,r4
8111387c:	8884d83a 	srl	r2,r17,r2
81113880:	9906983a 	sll	r3,r19,r4
81113884:	8922983a 	sll	r17,r17,r4
81113888:	10c4b03a 	or	r2,r2,r3
8111388c:	24007816 	blt	r4,r16,81113a70 <__subdf3+0x3a0>
81113890:	2421c83a 	sub	r16,r4,r16
81113894:	80c00044 	addi	r3,r16,1
81113898:	010007c4 	movi	r4,31
8111389c:	20c09516 	blt	r4,r3,81113af4 <__subdf3+0x424>
811138a0:	01400804 	movi	r5,32
811138a4:	28cbc83a 	sub	r5,r5,r3
811138a8:	88c8d83a 	srl	r4,r17,r3
811138ac:	8962983a 	sll	r17,r17,r5
811138b0:	114a983a 	sll	r5,r2,r5
811138b4:	10c6d83a 	srl	r3,r2,r3
811138b8:	8804c03a 	cmpne	r2,r17,zero
811138bc:	290ab03a 	or	r5,r5,r4
811138c0:	28a2b03a 	or	r17,r5,r2
811138c4:	0021883a 	mov	r16,zero
811138c8:	003fa206 	br	81113754 <__reset+0xfb0f3754>
811138cc:	2090b03a 	or	r8,r4,r2
811138d0:	40018e26 	beq	r8,zero,81113f0c <__subdf3+0x83c>
811138d4:	1007883a 	mov	r3,r2
811138d8:	2023883a 	mov	r17,r4
811138dc:	888001cc 	andi	r2,r17,7
811138e0:	103f9e1e 	bne	r2,zero,8111375c <__reset+0xfb0f375c>
811138e4:	1804977a 	slli	r2,r3,29
811138e8:	8822d0fa 	srli	r17,r17,3
811138ec:	1810d0fa 	srli	r8,r3,3
811138f0:	9100004c 	andi	r4,r18,1
811138f4:	1444b03a 	or	r2,r2,r17
811138f8:	00c1ffc4 	movi	r3,2047
811138fc:	80c02826 	beq	r16,r3,811139a0 <__subdf3+0x2d0>
81113900:	01400434 	movhi	r5,16
81113904:	297fffc4 	addi	r5,r5,-1
81113908:	80e0703a 	and	r16,r16,r3
8111390c:	414a703a 	and	r5,r8,r5
81113910:	003fa806 	br	811137b4 <__reset+0xfb0f37b4>
81113914:	0080630e 	bge	zero,r2,81113aa4 <__subdf3+0x3d4>
81113918:	48003026 	beq	r9,zero,811139dc <__subdf3+0x30c>
8111391c:	0101ffc4 	movi	r4,2047
81113920:	813f8c26 	beq	r16,r4,81113754 <__reset+0xfb0f3754>
81113924:	29402034 	orhi	r5,r5,128
81113928:	01000e04 	movi	r4,56
8111392c:	2080a90e 	bge	r4,r2,81113bd4 <__subdf3+0x504>
81113930:	298cb03a 	or	r6,r5,r6
81113934:	3012c03a 	cmpne	r9,r6,zero
81113938:	0005883a 	mov	r2,zero
8111393c:	4c53883a 	add	r9,r9,r17
81113940:	4c63803a 	cmpltu	r17,r9,r17
81113944:	10c7883a 	add	r3,r2,r3
81113948:	88c7883a 	add	r3,r17,r3
8111394c:	4823883a 	mov	r17,r9
81113950:	1880202c 	andhi	r2,r3,128
81113954:	1000d026 	beq	r2,zero,81113c98 <__subdf3+0x5c8>
81113958:	84000044 	addi	r16,r16,1
8111395c:	0081ffc4 	movi	r2,2047
81113960:	8080fe26 	beq	r16,r2,81113d5c <__subdf3+0x68c>
81113964:	00bfe034 	movhi	r2,65408
81113968:	10bfffc4 	addi	r2,r2,-1
8111396c:	1886703a 	and	r3,r3,r2
81113970:	880ad07a 	srli	r5,r17,1
81113974:	180497fa 	slli	r2,r3,31
81113978:	8900004c 	andi	r4,r17,1
8111397c:	2922b03a 	or	r17,r5,r4
81113980:	1806d07a 	srli	r3,r3,1
81113984:	1462b03a 	or	r17,r2,r17
81113988:	3825883a 	mov	r18,r7
8111398c:	003f7106 	br	81113754 <__reset+0xfb0f3754>
81113990:	2984b03a 	or	r2,r5,r6
81113994:	103f6826 	beq	r2,zero,81113738 <__reset+0xfb0f3738>
81113998:	39c03fcc 	andi	r7,r7,255
8111399c:	003f6706 	br	8111373c <__reset+0xfb0f373c>
811139a0:	4086b03a 	or	r3,r8,r2
811139a4:	18015226 	beq	r3,zero,81113ef0 <__subdf3+0x820>
811139a8:	00c00434 	movhi	r3,16
811139ac:	41400234 	orhi	r5,r8,8
811139b0:	18ffffc4 	addi	r3,r3,-1
811139b4:	28ca703a 	and	r5,r5,r3
811139b8:	003f7e06 	br	811137b4 <__reset+0xfb0f37b4>
811139bc:	10bfffc4 	addi	r2,r2,-1
811139c0:	1000491e 	bne	r2,zero,81113ae8 <__subdf3+0x418>
811139c4:	898fc83a 	sub	r7,r17,r6
811139c8:	89e3803a 	cmpltu	r17,r17,r7
811139cc:	1947c83a 	sub	r3,r3,r5
811139d0:	1c47c83a 	sub	r3,r3,r17
811139d4:	3823883a 	mov	r17,r7
811139d8:	003f9b06 	br	81113848 <__reset+0xfb0f3848>
811139dc:	2988b03a 	or	r4,r5,r6
811139e0:	203f5c26 	beq	r4,zero,81113754 <__reset+0xfb0f3754>
811139e4:	10bfffc4 	addi	r2,r2,-1
811139e8:	1000931e 	bne	r2,zero,81113c38 <__subdf3+0x568>
811139ec:	898d883a 	add	r6,r17,r6
811139f0:	3463803a 	cmpltu	r17,r6,r17
811139f4:	1947883a 	add	r3,r3,r5
811139f8:	88c7883a 	add	r3,r17,r3
811139fc:	3023883a 	mov	r17,r6
81113a00:	003fd306 	br	81113950 <__reset+0xfb0f3950>
81113a04:	1000541e 	bne	r2,zero,81113b58 <__subdf3+0x488>
81113a08:	80800044 	addi	r2,r16,1
81113a0c:	1081ffcc 	andi	r2,r2,2047
81113a10:	01000044 	movi	r4,1
81113a14:	2080a20e 	bge	r4,r2,81113ca0 <__subdf3+0x5d0>
81113a18:	8989c83a 	sub	r4,r17,r6
81113a1c:	8905803a 	cmpltu	r2,r17,r4
81113a20:	1967c83a 	sub	r19,r3,r5
81113a24:	98a7c83a 	sub	r19,r19,r2
81113a28:	9880202c 	andhi	r2,r19,128
81113a2c:	10006326 	beq	r2,zero,81113bbc <__subdf3+0x4ec>
81113a30:	3463c83a 	sub	r17,r6,r17
81113a34:	28c7c83a 	sub	r3,r5,r3
81113a38:	344d803a 	cmpltu	r6,r6,r17
81113a3c:	19a7c83a 	sub	r19,r3,r6
81113a40:	3825883a 	mov	r18,r7
81113a44:	983f861e 	bne	r19,zero,81113860 <__reset+0xfb0f3860>
81113a48:	8809883a 	mov	r4,r17
81113a4c:	1107e400 	call	81107e40 <__clzsi2>
81113a50:	10800804 	addi	r2,r2,32
81113a54:	113ffe04 	addi	r4,r2,-8
81113a58:	00c007c4 	movi	r3,31
81113a5c:	193f850e 	bge	r3,r4,81113874 <__reset+0xfb0f3874>
81113a60:	10bff604 	addi	r2,r2,-40
81113a64:	8884983a 	sll	r2,r17,r2
81113a68:	0023883a 	mov	r17,zero
81113a6c:	243f880e 	bge	r4,r16,81113890 <__reset+0xfb0f3890>
81113a70:	00ffe034 	movhi	r3,65408
81113a74:	18ffffc4 	addi	r3,r3,-1
81113a78:	8121c83a 	sub	r16,r16,r4
81113a7c:	10c6703a 	and	r3,r2,r3
81113a80:	003f3406 	br	81113754 <__reset+0xfb0f3754>
81113a84:	9100004c 	andi	r4,r18,1
81113a88:	000b883a 	mov	r5,zero
81113a8c:	0005883a 	mov	r2,zero
81113a90:	003f4806 	br	811137b4 <__reset+0xfb0f37b4>
81113a94:	298cb03a 	or	r6,r5,r6
81113a98:	300cc03a 	cmpne	r6,r6,zero
81113a9c:	0005883a 	mov	r2,zero
81113aa0:	003f6406 	br	81113834 <__reset+0xfb0f3834>
81113aa4:	10009a1e 	bne	r2,zero,81113d10 <__subdf3+0x640>
81113aa8:	82400044 	addi	r9,r16,1
81113aac:	4881ffcc 	andi	r2,r9,2047
81113ab0:	02800044 	movi	r10,1
81113ab4:	5080670e 	bge	r10,r2,81113c54 <__subdf3+0x584>
81113ab8:	0081ffc4 	movi	r2,2047
81113abc:	4880af26 	beq	r9,r2,81113d7c <__subdf3+0x6ac>
81113ac0:	898d883a 	add	r6,r17,r6
81113ac4:	1945883a 	add	r2,r3,r5
81113ac8:	3447803a 	cmpltu	r3,r6,r17
81113acc:	1887883a 	add	r3,r3,r2
81113ad0:	182297fa 	slli	r17,r3,31
81113ad4:	300cd07a 	srli	r6,r6,1
81113ad8:	1806d07a 	srli	r3,r3,1
81113adc:	4821883a 	mov	r16,r9
81113ae0:	89a2b03a 	or	r17,r17,r6
81113ae4:	003f1b06 	br	81113754 <__reset+0xfb0f3754>
81113ae8:	0101ffc4 	movi	r4,2047
81113aec:	813f441e 	bne	r16,r4,81113800 <__reset+0xfb0f3800>
81113af0:	003f1806 	br	81113754 <__reset+0xfb0f3754>
81113af4:	843ff844 	addi	r16,r16,-31
81113af8:	01400804 	movi	r5,32
81113afc:	1408d83a 	srl	r4,r2,r16
81113b00:	19405026 	beq	r3,r5,81113c44 <__subdf3+0x574>
81113b04:	01401004 	movi	r5,64
81113b08:	28c7c83a 	sub	r3,r5,r3
81113b0c:	10c4983a 	sll	r2,r2,r3
81113b10:	88a2b03a 	or	r17,r17,r2
81113b14:	8822c03a 	cmpne	r17,r17,zero
81113b18:	2462b03a 	or	r17,r4,r17
81113b1c:	0007883a 	mov	r3,zero
81113b20:	0021883a 	mov	r16,zero
81113b24:	003f6d06 	br	811138dc <__reset+0xfb0f38dc>
81113b28:	11fff804 	addi	r7,r2,-32
81113b2c:	01000804 	movi	r4,32
81113b30:	29ced83a 	srl	r7,r5,r7
81113b34:	11004526 	beq	r2,r4,81113c4c <__subdf3+0x57c>
81113b38:	01001004 	movi	r4,64
81113b3c:	2089c83a 	sub	r4,r4,r2
81113b40:	2904983a 	sll	r2,r5,r4
81113b44:	118cb03a 	or	r6,r2,r6
81113b48:	300cc03a 	cmpne	r6,r6,zero
81113b4c:	398cb03a 	or	r6,r7,r6
81113b50:	0005883a 	mov	r2,zero
81113b54:	003f3706 	br	81113834 <__reset+0xfb0f3834>
81113b58:	80002a26 	beq	r16,zero,81113c04 <__subdf3+0x534>
81113b5c:	0101ffc4 	movi	r4,2047
81113b60:	49006626 	beq	r9,r4,81113cfc <__subdf3+0x62c>
81113b64:	0085c83a 	sub	r2,zero,r2
81113b68:	18c02034 	orhi	r3,r3,128
81113b6c:	01000e04 	movi	r4,56
81113b70:	20807e16 	blt	r4,r2,81113d6c <__subdf3+0x69c>
81113b74:	010007c4 	movi	r4,31
81113b78:	2080e716 	blt	r4,r2,81113f18 <__subdf3+0x848>
81113b7c:	01000804 	movi	r4,32
81113b80:	2089c83a 	sub	r4,r4,r2
81113b84:	1914983a 	sll	r10,r3,r4
81113b88:	8890d83a 	srl	r8,r17,r2
81113b8c:	8908983a 	sll	r4,r17,r4
81113b90:	1884d83a 	srl	r2,r3,r2
81113b94:	5222b03a 	or	r17,r10,r8
81113b98:	2006c03a 	cmpne	r3,r4,zero
81113b9c:	88e2b03a 	or	r17,r17,r3
81113ba0:	3463c83a 	sub	r17,r6,r17
81113ba4:	2885c83a 	sub	r2,r5,r2
81113ba8:	344d803a 	cmpltu	r6,r6,r17
81113bac:	1187c83a 	sub	r3,r2,r6
81113bb0:	4821883a 	mov	r16,r9
81113bb4:	3825883a 	mov	r18,r7
81113bb8:	003f2306 	br	81113848 <__reset+0xfb0f3848>
81113bbc:	24d0b03a 	or	r8,r4,r19
81113bc0:	40001b1e 	bne	r8,zero,81113c30 <__subdf3+0x560>
81113bc4:	0005883a 	mov	r2,zero
81113bc8:	0009883a 	mov	r4,zero
81113bcc:	0021883a 	mov	r16,zero
81113bd0:	003f4906 	br	811138f8 <__reset+0xfb0f38f8>
81113bd4:	010007c4 	movi	r4,31
81113bd8:	20803a16 	blt	r4,r2,81113cc4 <__subdf3+0x5f4>
81113bdc:	01000804 	movi	r4,32
81113be0:	2089c83a 	sub	r4,r4,r2
81113be4:	2912983a 	sll	r9,r5,r4
81113be8:	3090d83a 	srl	r8,r6,r2
81113bec:	3108983a 	sll	r4,r6,r4
81113bf0:	2884d83a 	srl	r2,r5,r2
81113bf4:	4a12b03a 	or	r9,r9,r8
81113bf8:	2008c03a 	cmpne	r4,r4,zero
81113bfc:	4912b03a 	or	r9,r9,r4
81113c00:	003f4e06 	br	8111393c <__reset+0xfb0f393c>
81113c04:	1c48b03a 	or	r4,r3,r17
81113c08:	20003c26 	beq	r4,zero,81113cfc <__subdf3+0x62c>
81113c0c:	0084303a 	nor	r2,zero,r2
81113c10:	1000381e 	bne	r2,zero,81113cf4 <__subdf3+0x624>
81113c14:	3463c83a 	sub	r17,r6,r17
81113c18:	28c5c83a 	sub	r2,r5,r3
81113c1c:	344d803a 	cmpltu	r6,r6,r17
81113c20:	1187c83a 	sub	r3,r2,r6
81113c24:	4821883a 	mov	r16,r9
81113c28:	3825883a 	mov	r18,r7
81113c2c:	003f0606 	br	81113848 <__reset+0xfb0f3848>
81113c30:	2023883a 	mov	r17,r4
81113c34:	003f0906 	br	8111385c <__reset+0xfb0f385c>
81113c38:	0101ffc4 	movi	r4,2047
81113c3c:	813f3a1e 	bne	r16,r4,81113928 <__reset+0xfb0f3928>
81113c40:	003ec406 	br	81113754 <__reset+0xfb0f3754>
81113c44:	0005883a 	mov	r2,zero
81113c48:	003fb106 	br	81113b10 <__reset+0xfb0f3b10>
81113c4c:	0005883a 	mov	r2,zero
81113c50:	003fbc06 	br	81113b44 <__reset+0xfb0f3b44>
81113c54:	1c44b03a 	or	r2,r3,r17
81113c58:	80008e1e 	bne	r16,zero,81113e94 <__subdf3+0x7c4>
81113c5c:	1000c826 	beq	r2,zero,81113f80 <__subdf3+0x8b0>
81113c60:	2984b03a 	or	r2,r5,r6
81113c64:	103ebb26 	beq	r2,zero,81113754 <__reset+0xfb0f3754>
81113c68:	8989883a 	add	r4,r17,r6
81113c6c:	1945883a 	add	r2,r3,r5
81113c70:	2447803a 	cmpltu	r3,r4,r17
81113c74:	1887883a 	add	r3,r3,r2
81113c78:	1880202c 	andhi	r2,r3,128
81113c7c:	2023883a 	mov	r17,r4
81113c80:	103f1626 	beq	r2,zero,811138dc <__reset+0xfb0f38dc>
81113c84:	00bfe034 	movhi	r2,65408
81113c88:	10bfffc4 	addi	r2,r2,-1
81113c8c:	5021883a 	mov	r16,r10
81113c90:	1886703a 	and	r3,r3,r2
81113c94:	003eaf06 	br	81113754 <__reset+0xfb0f3754>
81113c98:	3825883a 	mov	r18,r7
81113c9c:	003f0f06 	br	811138dc <__reset+0xfb0f38dc>
81113ca0:	1c44b03a 	or	r2,r3,r17
81113ca4:	8000251e 	bne	r16,zero,81113d3c <__subdf3+0x66c>
81113ca8:	1000661e 	bne	r2,zero,81113e44 <__subdf3+0x774>
81113cac:	2990b03a 	or	r8,r5,r6
81113cb0:	40009626 	beq	r8,zero,81113f0c <__subdf3+0x83c>
81113cb4:	2807883a 	mov	r3,r5
81113cb8:	3023883a 	mov	r17,r6
81113cbc:	3825883a 	mov	r18,r7
81113cc0:	003ea406 	br	81113754 <__reset+0xfb0f3754>
81113cc4:	127ff804 	addi	r9,r2,-32
81113cc8:	01000804 	movi	r4,32
81113ccc:	2a52d83a 	srl	r9,r5,r9
81113cd0:	11008c26 	beq	r2,r4,81113f04 <__subdf3+0x834>
81113cd4:	01001004 	movi	r4,64
81113cd8:	2085c83a 	sub	r2,r4,r2
81113cdc:	2884983a 	sll	r2,r5,r2
81113ce0:	118cb03a 	or	r6,r2,r6
81113ce4:	300cc03a 	cmpne	r6,r6,zero
81113ce8:	4992b03a 	or	r9,r9,r6
81113cec:	0005883a 	mov	r2,zero
81113cf0:	003f1206 	br	8111393c <__reset+0xfb0f393c>
81113cf4:	0101ffc4 	movi	r4,2047
81113cf8:	493f9c1e 	bne	r9,r4,81113b6c <__reset+0xfb0f3b6c>
81113cfc:	2807883a 	mov	r3,r5
81113d00:	3023883a 	mov	r17,r6
81113d04:	4821883a 	mov	r16,r9
81113d08:	3825883a 	mov	r18,r7
81113d0c:	003e9106 	br	81113754 <__reset+0xfb0f3754>
81113d10:	80001f1e 	bne	r16,zero,81113d90 <__subdf3+0x6c0>
81113d14:	1c48b03a 	or	r4,r3,r17
81113d18:	20005a26 	beq	r4,zero,81113e84 <__subdf3+0x7b4>
81113d1c:	0084303a 	nor	r2,zero,r2
81113d20:	1000561e 	bne	r2,zero,81113e7c <__subdf3+0x7ac>
81113d24:	89a3883a 	add	r17,r17,r6
81113d28:	1945883a 	add	r2,r3,r5
81113d2c:	898d803a 	cmpltu	r6,r17,r6
81113d30:	3087883a 	add	r3,r6,r2
81113d34:	4821883a 	mov	r16,r9
81113d38:	003f0506 	br	81113950 <__reset+0xfb0f3950>
81113d3c:	10002b1e 	bne	r2,zero,81113dec <__subdf3+0x71c>
81113d40:	2984b03a 	or	r2,r5,r6
81113d44:	10008026 	beq	r2,zero,81113f48 <__subdf3+0x878>
81113d48:	2807883a 	mov	r3,r5
81113d4c:	3023883a 	mov	r17,r6
81113d50:	3825883a 	mov	r18,r7
81113d54:	0401ffc4 	movi	r16,2047
81113d58:	003e7e06 	br	81113754 <__reset+0xfb0f3754>
81113d5c:	3809883a 	mov	r4,r7
81113d60:	0011883a 	mov	r8,zero
81113d64:	0005883a 	mov	r2,zero
81113d68:	003ee306 	br	811138f8 <__reset+0xfb0f38f8>
81113d6c:	1c62b03a 	or	r17,r3,r17
81113d70:	8822c03a 	cmpne	r17,r17,zero
81113d74:	0005883a 	mov	r2,zero
81113d78:	003f8906 	br	81113ba0 <__reset+0xfb0f3ba0>
81113d7c:	3809883a 	mov	r4,r7
81113d80:	4821883a 	mov	r16,r9
81113d84:	0011883a 	mov	r8,zero
81113d88:	0005883a 	mov	r2,zero
81113d8c:	003eda06 	br	811138f8 <__reset+0xfb0f38f8>
81113d90:	0101ffc4 	movi	r4,2047
81113d94:	49003b26 	beq	r9,r4,81113e84 <__subdf3+0x7b4>
81113d98:	0085c83a 	sub	r2,zero,r2
81113d9c:	18c02034 	orhi	r3,r3,128
81113da0:	01000e04 	movi	r4,56
81113da4:	20806e16 	blt	r4,r2,81113f60 <__subdf3+0x890>
81113da8:	010007c4 	movi	r4,31
81113dac:	20807716 	blt	r4,r2,81113f8c <__subdf3+0x8bc>
81113db0:	01000804 	movi	r4,32
81113db4:	2089c83a 	sub	r4,r4,r2
81113db8:	1914983a 	sll	r10,r3,r4
81113dbc:	8890d83a 	srl	r8,r17,r2
81113dc0:	8908983a 	sll	r4,r17,r4
81113dc4:	1884d83a 	srl	r2,r3,r2
81113dc8:	5222b03a 	or	r17,r10,r8
81113dcc:	2006c03a 	cmpne	r3,r4,zero
81113dd0:	88e2b03a 	or	r17,r17,r3
81113dd4:	89a3883a 	add	r17,r17,r6
81113dd8:	1145883a 	add	r2,r2,r5
81113ddc:	898d803a 	cmpltu	r6,r17,r6
81113de0:	3087883a 	add	r3,r6,r2
81113de4:	4821883a 	mov	r16,r9
81113de8:	003ed906 	br	81113950 <__reset+0xfb0f3950>
81113dec:	2984b03a 	or	r2,r5,r6
81113df0:	10004226 	beq	r2,zero,81113efc <__subdf3+0x82c>
81113df4:	1808d0fa 	srli	r4,r3,3
81113df8:	8822d0fa 	srli	r17,r17,3
81113dfc:	1806977a 	slli	r3,r3,29
81113e00:	2080022c 	andhi	r2,r4,8
81113e04:	1c62b03a 	or	r17,r3,r17
81113e08:	10000826 	beq	r2,zero,81113e2c <__subdf3+0x75c>
81113e0c:	2812d0fa 	srli	r9,r5,3
81113e10:	4880022c 	andhi	r2,r9,8
81113e14:	1000051e 	bne	r2,zero,81113e2c <__subdf3+0x75c>
81113e18:	300cd0fa 	srli	r6,r6,3
81113e1c:	2804977a 	slli	r2,r5,29
81113e20:	4809883a 	mov	r4,r9
81113e24:	3825883a 	mov	r18,r7
81113e28:	11a2b03a 	or	r17,r2,r6
81113e2c:	8806d77a 	srli	r3,r17,29
81113e30:	200890fa 	slli	r4,r4,3
81113e34:	882290fa 	slli	r17,r17,3
81113e38:	0401ffc4 	movi	r16,2047
81113e3c:	1906b03a 	or	r3,r3,r4
81113e40:	003e4406 	br	81113754 <__reset+0xfb0f3754>
81113e44:	2984b03a 	or	r2,r5,r6
81113e48:	103e4226 	beq	r2,zero,81113754 <__reset+0xfb0f3754>
81113e4c:	8989c83a 	sub	r4,r17,r6
81113e50:	8911803a 	cmpltu	r8,r17,r4
81113e54:	1945c83a 	sub	r2,r3,r5
81113e58:	1205c83a 	sub	r2,r2,r8
81113e5c:	1200202c 	andhi	r8,r2,128
81113e60:	403e9a26 	beq	r8,zero,811138cc <__reset+0xfb0f38cc>
81113e64:	3463c83a 	sub	r17,r6,r17
81113e68:	28c5c83a 	sub	r2,r5,r3
81113e6c:	344d803a 	cmpltu	r6,r6,r17
81113e70:	1187c83a 	sub	r3,r2,r6
81113e74:	3825883a 	mov	r18,r7
81113e78:	003e3606 	br	81113754 <__reset+0xfb0f3754>
81113e7c:	0101ffc4 	movi	r4,2047
81113e80:	493fc71e 	bne	r9,r4,81113da0 <__reset+0xfb0f3da0>
81113e84:	2807883a 	mov	r3,r5
81113e88:	3023883a 	mov	r17,r6
81113e8c:	4821883a 	mov	r16,r9
81113e90:	003e3006 	br	81113754 <__reset+0xfb0f3754>
81113e94:	10003626 	beq	r2,zero,81113f70 <__subdf3+0x8a0>
81113e98:	2984b03a 	or	r2,r5,r6
81113e9c:	10001726 	beq	r2,zero,81113efc <__subdf3+0x82c>
81113ea0:	1808d0fa 	srli	r4,r3,3
81113ea4:	8822d0fa 	srli	r17,r17,3
81113ea8:	1806977a 	slli	r3,r3,29
81113eac:	2080022c 	andhi	r2,r4,8
81113eb0:	1c62b03a 	or	r17,r3,r17
81113eb4:	10000726 	beq	r2,zero,81113ed4 <__subdf3+0x804>
81113eb8:	2812d0fa 	srli	r9,r5,3
81113ebc:	4880022c 	andhi	r2,r9,8
81113ec0:	1000041e 	bne	r2,zero,81113ed4 <__subdf3+0x804>
81113ec4:	300cd0fa 	srli	r6,r6,3
81113ec8:	2804977a 	slli	r2,r5,29
81113ecc:	4809883a 	mov	r4,r9
81113ed0:	11a2b03a 	or	r17,r2,r6
81113ed4:	8806d77a 	srli	r3,r17,29
81113ed8:	200890fa 	slli	r4,r4,3
81113edc:	882290fa 	slli	r17,r17,3
81113ee0:	3825883a 	mov	r18,r7
81113ee4:	1906b03a 	or	r3,r3,r4
81113ee8:	0401ffc4 	movi	r16,2047
81113eec:	003e1906 	br	81113754 <__reset+0xfb0f3754>
81113ef0:	000b883a 	mov	r5,zero
81113ef4:	0005883a 	mov	r2,zero
81113ef8:	003e2e06 	br	811137b4 <__reset+0xfb0f37b4>
81113efc:	0401ffc4 	movi	r16,2047
81113f00:	003e1406 	br	81113754 <__reset+0xfb0f3754>
81113f04:	0005883a 	mov	r2,zero
81113f08:	003f7506 	br	81113ce0 <__reset+0xfb0f3ce0>
81113f0c:	0005883a 	mov	r2,zero
81113f10:	0009883a 	mov	r4,zero
81113f14:	003e7806 	br	811138f8 <__reset+0xfb0f38f8>
81113f18:	123ff804 	addi	r8,r2,-32
81113f1c:	01000804 	movi	r4,32
81113f20:	1a10d83a 	srl	r8,r3,r8
81113f24:	11002526 	beq	r2,r4,81113fbc <__subdf3+0x8ec>
81113f28:	01001004 	movi	r4,64
81113f2c:	2085c83a 	sub	r2,r4,r2
81113f30:	1884983a 	sll	r2,r3,r2
81113f34:	1444b03a 	or	r2,r2,r17
81113f38:	1004c03a 	cmpne	r2,r2,zero
81113f3c:	40a2b03a 	or	r17,r8,r2
81113f40:	0005883a 	mov	r2,zero
81113f44:	003f1606 	br	81113ba0 <__reset+0xfb0f3ba0>
81113f48:	02000434 	movhi	r8,16
81113f4c:	0009883a 	mov	r4,zero
81113f50:	423fffc4 	addi	r8,r8,-1
81113f54:	00bfffc4 	movi	r2,-1
81113f58:	0401ffc4 	movi	r16,2047
81113f5c:	003e6606 	br	811138f8 <__reset+0xfb0f38f8>
81113f60:	1c62b03a 	or	r17,r3,r17
81113f64:	8822c03a 	cmpne	r17,r17,zero
81113f68:	0005883a 	mov	r2,zero
81113f6c:	003f9906 	br	81113dd4 <__reset+0xfb0f3dd4>
81113f70:	2807883a 	mov	r3,r5
81113f74:	3023883a 	mov	r17,r6
81113f78:	0401ffc4 	movi	r16,2047
81113f7c:	003df506 	br	81113754 <__reset+0xfb0f3754>
81113f80:	2807883a 	mov	r3,r5
81113f84:	3023883a 	mov	r17,r6
81113f88:	003df206 	br	81113754 <__reset+0xfb0f3754>
81113f8c:	123ff804 	addi	r8,r2,-32
81113f90:	01000804 	movi	r4,32
81113f94:	1a10d83a 	srl	r8,r3,r8
81113f98:	11000a26 	beq	r2,r4,81113fc4 <__subdf3+0x8f4>
81113f9c:	01001004 	movi	r4,64
81113fa0:	2085c83a 	sub	r2,r4,r2
81113fa4:	1884983a 	sll	r2,r3,r2
81113fa8:	1444b03a 	or	r2,r2,r17
81113fac:	1004c03a 	cmpne	r2,r2,zero
81113fb0:	40a2b03a 	or	r17,r8,r2
81113fb4:	0005883a 	mov	r2,zero
81113fb8:	003f8606 	br	81113dd4 <__reset+0xfb0f3dd4>
81113fbc:	0005883a 	mov	r2,zero
81113fc0:	003fdc06 	br	81113f34 <__reset+0xfb0f3f34>
81113fc4:	0005883a 	mov	r2,zero
81113fc8:	003ff706 	br	81113fa8 <__reset+0xfb0f3fa8>

81113fcc <__fixdfsi>:
81113fcc:	280cd53a 	srli	r6,r5,20
81113fd0:	00c00434 	movhi	r3,16
81113fd4:	18ffffc4 	addi	r3,r3,-1
81113fd8:	3181ffcc 	andi	r6,r6,2047
81113fdc:	01c0ff84 	movi	r7,1022
81113fe0:	28c6703a 	and	r3,r5,r3
81113fe4:	280ad7fa 	srli	r5,r5,31
81113fe8:	3980120e 	bge	r7,r6,81114034 <__fixdfsi+0x68>
81113fec:	00810744 	movi	r2,1053
81113ff0:	11800c16 	blt	r2,r6,81114024 <__fixdfsi+0x58>
81113ff4:	00810cc4 	movi	r2,1075
81113ff8:	1185c83a 	sub	r2,r2,r6
81113ffc:	01c007c4 	movi	r7,31
81114000:	18c00434 	orhi	r3,r3,16
81114004:	38800d16 	blt	r7,r2,8111403c <__fixdfsi+0x70>
81114008:	31befb44 	addi	r6,r6,-1043
8111400c:	2084d83a 	srl	r2,r4,r2
81114010:	1986983a 	sll	r3,r3,r6
81114014:	1884b03a 	or	r2,r3,r2
81114018:	28000726 	beq	r5,zero,81114038 <__fixdfsi+0x6c>
8111401c:	0085c83a 	sub	r2,zero,r2
81114020:	f800283a 	ret
81114024:	00a00034 	movhi	r2,32768
81114028:	10bfffc4 	addi	r2,r2,-1
8111402c:	2885883a 	add	r2,r5,r2
81114030:	f800283a 	ret
81114034:	0005883a 	mov	r2,zero
81114038:	f800283a 	ret
8111403c:	008104c4 	movi	r2,1043
81114040:	1185c83a 	sub	r2,r2,r6
81114044:	1884d83a 	srl	r2,r3,r2
81114048:	003ff306 	br	81114018 <__reset+0xfb0f4018>

8111404c <__floatsidf>:
8111404c:	defffd04 	addi	sp,sp,-12
81114050:	dfc00215 	stw	ra,8(sp)
81114054:	dc400115 	stw	r17,4(sp)
81114058:	dc000015 	stw	r16,0(sp)
8111405c:	20002b26 	beq	r4,zero,8111410c <__floatsidf+0xc0>
81114060:	2023883a 	mov	r17,r4
81114064:	2020d7fa 	srli	r16,r4,31
81114068:	20002d16 	blt	r4,zero,81114120 <__floatsidf+0xd4>
8111406c:	8809883a 	mov	r4,r17
81114070:	1107e400 	call	81107e40 <__clzsi2>
81114074:	01410784 	movi	r5,1054
81114078:	288bc83a 	sub	r5,r5,r2
8111407c:	01010cc4 	movi	r4,1075
81114080:	2149c83a 	sub	r4,r4,r5
81114084:	00c007c4 	movi	r3,31
81114088:	1900160e 	bge	r3,r4,811140e4 <__floatsidf+0x98>
8111408c:	00c104c4 	movi	r3,1043
81114090:	1947c83a 	sub	r3,r3,r5
81114094:	88c6983a 	sll	r3,r17,r3
81114098:	00800434 	movhi	r2,16
8111409c:	10bfffc4 	addi	r2,r2,-1
811140a0:	1886703a 	and	r3,r3,r2
811140a4:	2941ffcc 	andi	r5,r5,2047
811140a8:	800d883a 	mov	r6,r16
811140ac:	0005883a 	mov	r2,zero
811140b0:	280a953a 	slli	r5,r5,20
811140b4:	31803fcc 	andi	r6,r6,255
811140b8:	01000434 	movhi	r4,16
811140bc:	300c97fa 	slli	r6,r6,31
811140c0:	213fffc4 	addi	r4,r4,-1
811140c4:	1906703a 	and	r3,r3,r4
811140c8:	1946b03a 	or	r3,r3,r5
811140cc:	1986b03a 	or	r3,r3,r6
811140d0:	dfc00217 	ldw	ra,8(sp)
811140d4:	dc400117 	ldw	r17,4(sp)
811140d8:	dc000017 	ldw	r16,0(sp)
811140dc:	dec00304 	addi	sp,sp,12
811140e0:	f800283a 	ret
811140e4:	00c002c4 	movi	r3,11
811140e8:	1887c83a 	sub	r3,r3,r2
811140ec:	88c6d83a 	srl	r3,r17,r3
811140f0:	8904983a 	sll	r2,r17,r4
811140f4:	01000434 	movhi	r4,16
811140f8:	213fffc4 	addi	r4,r4,-1
811140fc:	2941ffcc 	andi	r5,r5,2047
81114100:	1906703a 	and	r3,r3,r4
81114104:	800d883a 	mov	r6,r16
81114108:	003fe906 	br	811140b0 <__reset+0xfb0f40b0>
8111410c:	000d883a 	mov	r6,zero
81114110:	000b883a 	mov	r5,zero
81114114:	0007883a 	mov	r3,zero
81114118:	0005883a 	mov	r2,zero
8111411c:	003fe406 	br	811140b0 <__reset+0xfb0f40b0>
81114120:	0123c83a 	sub	r17,zero,r4
81114124:	003fd106 	br	8111406c <__reset+0xfb0f406c>

81114128 <__floatunsidf>:
81114128:	defffe04 	addi	sp,sp,-8
8111412c:	dc000015 	stw	r16,0(sp)
81114130:	dfc00115 	stw	ra,4(sp)
81114134:	2021883a 	mov	r16,r4
81114138:	20002226 	beq	r4,zero,811141c4 <__floatunsidf+0x9c>
8111413c:	1107e400 	call	81107e40 <__clzsi2>
81114140:	01010784 	movi	r4,1054
81114144:	2089c83a 	sub	r4,r4,r2
81114148:	01810cc4 	movi	r6,1075
8111414c:	310dc83a 	sub	r6,r6,r4
81114150:	00c007c4 	movi	r3,31
81114154:	1980120e 	bge	r3,r6,811141a0 <__floatunsidf+0x78>
81114158:	00c104c4 	movi	r3,1043
8111415c:	1907c83a 	sub	r3,r3,r4
81114160:	80ca983a 	sll	r5,r16,r3
81114164:	00800434 	movhi	r2,16
81114168:	10bfffc4 	addi	r2,r2,-1
8111416c:	2101ffcc 	andi	r4,r4,2047
81114170:	0021883a 	mov	r16,zero
81114174:	288a703a 	and	r5,r5,r2
81114178:	2008953a 	slli	r4,r4,20
8111417c:	00c00434 	movhi	r3,16
81114180:	18ffffc4 	addi	r3,r3,-1
81114184:	28c6703a 	and	r3,r5,r3
81114188:	8005883a 	mov	r2,r16
8111418c:	1906b03a 	or	r3,r3,r4
81114190:	dfc00117 	ldw	ra,4(sp)
81114194:	dc000017 	ldw	r16,0(sp)
81114198:	dec00204 	addi	sp,sp,8
8111419c:	f800283a 	ret
811141a0:	00c002c4 	movi	r3,11
811141a4:	188bc83a 	sub	r5,r3,r2
811141a8:	814ad83a 	srl	r5,r16,r5
811141ac:	00c00434 	movhi	r3,16
811141b0:	18ffffc4 	addi	r3,r3,-1
811141b4:	81a0983a 	sll	r16,r16,r6
811141b8:	2101ffcc 	andi	r4,r4,2047
811141bc:	28ca703a 	and	r5,r5,r3
811141c0:	003fed06 	br	81114178 <__reset+0xfb0f4178>
811141c4:	0009883a 	mov	r4,zero
811141c8:	000b883a 	mov	r5,zero
811141cc:	003fea06 	br	81114178 <__reset+0xfb0f4178>

811141d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811141d0:	defffe04 	addi	sp,sp,-8
811141d4:	dfc00115 	stw	ra,4(sp)
811141d8:	df000015 	stw	fp,0(sp)
811141dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811141e0:	d0a00b17 	ldw	r2,-32724(gp)
811141e4:	10000326 	beq	r2,zero,811141f4 <alt_get_errno+0x24>
811141e8:	d0a00b17 	ldw	r2,-32724(gp)
811141ec:	103ee83a 	callr	r2
811141f0:	00000106 	br	811141f8 <alt_get_errno+0x28>
811141f4:	d0a03704 	addi	r2,gp,-32548
}
811141f8:	e037883a 	mov	sp,fp
811141fc:	dfc00117 	ldw	ra,4(sp)
81114200:	df000017 	ldw	fp,0(sp)
81114204:	dec00204 	addi	sp,sp,8
81114208:	f800283a 	ret

8111420c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
8111420c:	defffb04 	addi	sp,sp,-20
81114210:	dfc00415 	stw	ra,16(sp)
81114214:	df000315 	stw	fp,12(sp)
81114218:	df000304 	addi	fp,sp,12
8111421c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
81114220:	e0bfff17 	ldw	r2,-4(fp)
81114224:	10000616 	blt	r2,zero,81114240 <close+0x34>
81114228:	e0bfff17 	ldw	r2,-4(fp)
8111422c:	10c00324 	muli	r3,r2,12
81114230:	00a044b4 	movhi	r2,33042
81114234:	10adfa04 	addi	r2,r2,-18456
81114238:	1885883a 	add	r2,r3,r2
8111423c:	00000106 	br	81114244 <close+0x38>
81114240:	0005883a 	mov	r2,zero
81114244:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
81114248:	e0bffd17 	ldw	r2,-12(fp)
8111424c:	10001926 	beq	r2,zero,811142b4 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
81114250:	e0bffd17 	ldw	r2,-12(fp)
81114254:	10800017 	ldw	r2,0(r2)
81114258:	10800417 	ldw	r2,16(r2)
8111425c:	10000626 	beq	r2,zero,81114278 <close+0x6c>
81114260:	e0bffd17 	ldw	r2,-12(fp)
81114264:	10800017 	ldw	r2,0(r2)
81114268:	10800417 	ldw	r2,16(r2)
8111426c:	e13ffd17 	ldw	r4,-12(fp)
81114270:	103ee83a 	callr	r2
81114274:	00000106 	br	8111427c <close+0x70>
81114278:	0005883a 	mov	r2,zero
8111427c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
81114280:	e13fff17 	ldw	r4,-4(fp)
81114284:	11148000 	call	81114800 <alt_release_fd>
    if (rval < 0)
81114288:	e0bffe17 	ldw	r2,-8(fp)
8111428c:	1000070e 	bge	r2,zero,811142ac <close+0xa0>
    {
      ALT_ERRNO = -rval;
81114290:	11141d00 	call	811141d0 <alt_get_errno>
81114294:	1007883a 	mov	r3,r2
81114298:	e0bffe17 	ldw	r2,-8(fp)
8111429c:	0085c83a 	sub	r2,zero,r2
811142a0:	18800015 	stw	r2,0(r3)
      return -1;
811142a4:	00bfffc4 	movi	r2,-1
811142a8:	00000706 	br	811142c8 <close+0xbc>
    }
    return 0;
811142ac:	0005883a 	mov	r2,zero
811142b0:	00000506 	br	811142c8 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
811142b4:	11141d00 	call	811141d0 <alt_get_errno>
811142b8:	1007883a 	mov	r3,r2
811142bc:	00801444 	movi	r2,81
811142c0:	18800015 	stw	r2,0(r3)
    return -1;
811142c4:	00bfffc4 	movi	r2,-1
  }
}
811142c8:	e037883a 	mov	sp,fp
811142cc:	dfc00117 	ldw	ra,4(sp)
811142d0:	df000017 	ldw	fp,0(sp)
811142d4:	dec00204 	addi	sp,sp,8
811142d8:	f800283a 	ret

811142dc <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
811142dc:	deffff04 	addi	sp,sp,-4
811142e0:	df000015 	stw	fp,0(sp)
811142e4:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
811142e8:	0001883a 	nop
811142ec:	e037883a 	mov	sp,fp
811142f0:	df000017 	ldw	fp,0(sp)
811142f4:	dec00104 	addi	sp,sp,4
811142f8:	f800283a 	ret

811142fc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
811142fc:	defffc04 	addi	sp,sp,-16
81114300:	df000315 	stw	fp,12(sp)
81114304:	df000304 	addi	fp,sp,12
81114308:	e13ffd15 	stw	r4,-12(fp)
8111430c:	e17ffe15 	stw	r5,-8(fp)
81114310:	e1bfff15 	stw	r6,-4(fp)
  return len;
81114314:	e0bfff17 	ldw	r2,-4(fp)
}
81114318:	e037883a 	mov	sp,fp
8111431c:	df000017 	ldw	fp,0(sp)
81114320:	dec00104 	addi	sp,sp,4
81114324:	f800283a 	ret

81114328 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81114328:	defffe04 	addi	sp,sp,-8
8111432c:	dfc00115 	stw	ra,4(sp)
81114330:	df000015 	stw	fp,0(sp)
81114334:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81114338:	d0a00b17 	ldw	r2,-32724(gp)
8111433c:	10000326 	beq	r2,zero,8111434c <alt_get_errno+0x24>
81114340:	d0a00b17 	ldw	r2,-32724(gp)
81114344:	103ee83a 	callr	r2
81114348:	00000106 	br	81114350 <alt_get_errno+0x28>
8111434c:	d0a03704 	addi	r2,gp,-32548
}
81114350:	e037883a 	mov	sp,fp
81114354:	dfc00117 	ldw	ra,4(sp)
81114358:	df000017 	ldw	fp,0(sp)
8111435c:	dec00204 	addi	sp,sp,8
81114360:	f800283a 	ret

81114364 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
81114364:	defffb04 	addi	sp,sp,-20
81114368:	dfc00415 	stw	ra,16(sp)
8111436c:	df000315 	stw	fp,12(sp)
81114370:	df000304 	addi	fp,sp,12
81114374:	e13ffe15 	stw	r4,-8(fp)
81114378:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8111437c:	e0bffe17 	ldw	r2,-8(fp)
81114380:	10000616 	blt	r2,zero,8111439c <fstat+0x38>
81114384:	e0bffe17 	ldw	r2,-8(fp)
81114388:	10c00324 	muli	r3,r2,12
8111438c:	00a044b4 	movhi	r2,33042
81114390:	10adfa04 	addi	r2,r2,-18456
81114394:	1885883a 	add	r2,r3,r2
81114398:	00000106 	br	811143a0 <fstat+0x3c>
8111439c:	0005883a 	mov	r2,zero
811143a0:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
811143a4:	e0bffd17 	ldw	r2,-12(fp)
811143a8:	10001026 	beq	r2,zero,811143ec <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
811143ac:	e0bffd17 	ldw	r2,-12(fp)
811143b0:	10800017 	ldw	r2,0(r2)
811143b4:	10800817 	ldw	r2,32(r2)
811143b8:	10000726 	beq	r2,zero,811143d8 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
811143bc:	e0bffd17 	ldw	r2,-12(fp)
811143c0:	10800017 	ldw	r2,0(r2)
811143c4:	10800817 	ldw	r2,32(r2)
811143c8:	e17fff17 	ldw	r5,-4(fp)
811143cc:	e13ffd17 	ldw	r4,-12(fp)
811143d0:	103ee83a 	callr	r2
811143d4:	00000a06 	br	81114400 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
811143d8:	e0bfff17 	ldw	r2,-4(fp)
811143dc:	00c80004 	movi	r3,8192
811143e0:	10c00115 	stw	r3,4(r2)
      return 0;
811143e4:	0005883a 	mov	r2,zero
811143e8:	00000506 	br	81114400 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
811143ec:	11143280 	call	81114328 <alt_get_errno>
811143f0:	1007883a 	mov	r3,r2
811143f4:	00801444 	movi	r2,81
811143f8:	18800015 	stw	r2,0(r3)
    return -1;
811143fc:	00bfffc4 	movi	r2,-1
  }
}
81114400:	e037883a 	mov	sp,fp
81114404:	dfc00117 	ldw	ra,4(sp)
81114408:	df000017 	ldw	fp,0(sp)
8111440c:	dec00204 	addi	sp,sp,8
81114410:	f800283a 	ret

81114414 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81114414:	defffe04 	addi	sp,sp,-8
81114418:	dfc00115 	stw	ra,4(sp)
8111441c:	df000015 	stw	fp,0(sp)
81114420:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81114424:	d0a00b17 	ldw	r2,-32724(gp)
81114428:	10000326 	beq	r2,zero,81114438 <alt_get_errno+0x24>
8111442c:	d0a00b17 	ldw	r2,-32724(gp)
81114430:	103ee83a 	callr	r2
81114434:	00000106 	br	8111443c <alt_get_errno+0x28>
81114438:	d0a03704 	addi	r2,gp,-32548
}
8111443c:	e037883a 	mov	sp,fp
81114440:	dfc00117 	ldw	ra,4(sp)
81114444:	df000017 	ldw	fp,0(sp)
81114448:	dec00204 	addi	sp,sp,8
8111444c:	f800283a 	ret

81114450 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
81114450:	deffed04 	addi	sp,sp,-76
81114454:	dfc01215 	stw	ra,72(sp)
81114458:	df001115 	stw	fp,68(sp)
8111445c:	df001104 	addi	fp,sp,68
81114460:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81114464:	e0bfff17 	ldw	r2,-4(fp)
81114468:	10000616 	blt	r2,zero,81114484 <isatty+0x34>
8111446c:	e0bfff17 	ldw	r2,-4(fp)
81114470:	10c00324 	muli	r3,r2,12
81114474:	00a044b4 	movhi	r2,33042
81114478:	10adfa04 	addi	r2,r2,-18456
8111447c:	1885883a 	add	r2,r3,r2
81114480:	00000106 	br	81114488 <isatty+0x38>
81114484:	0005883a 	mov	r2,zero
81114488:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
8111448c:	e0bfef17 	ldw	r2,-68(fp)
81114490:	10000e26 	beq	r2,zero,811144cc <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
81114494:	e0bfef17 	ldw	r2,-68(fp)
81114498:	10800017 	ldw	r2,0(r2)
8111449c:	10800817 	ldw	r2,32(r2)
811144a0:	1000021e 	bne	r2,zero,811144ac <isatty+0x5c>
    {
      return 1;
811144a4:	00800044 	movi	r2,1
811144a8:	00000d06 	br	811144e0 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
811144ac:	e0bff004 	addi	r2,fp,-64
811144b0:	100b883a 	mov	r5,r2
811144b4:	e13fff17 	ldw	r4,-4(fp)
811144b8:	11143640 	call	81114364 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
811144bc:	e0bff117 	ldw	r2,-60(fp)
811144c0:	10880020 	cmpeqi	r2,r2,8192
811144c4:	10803fcc 	andi	r2,r2,255
811144c8:	00000506 	br	811144e0 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
811144cc:	11144140 	call	81114414 <alt_get_errno>
811144d0:	1007883a 	mov	r3,r2
811144d4:	00801444 	movi	r2,81
811144d8:	18800015 	stw	r2,0(r3)
    return 0;
811144dc:	0005883a 	mov	r2,zero
  }
}
811144e0:	e037883a 	mov	sp,fp
811144e4:	dfc00117 	ldw	ra,4(sp)
811144e8:	df000017 	ldw	fp,0(sp)
811144ec:	dec00204 	addi	sp,sp,8
811144f0:	f800283a 	ret

811144f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811144f4:	defffe04 	addi	sp,sp,-8
811144f8:	dfc00115 	stw	ra,4(sp)
811144fc:	df000015 	stw	fp,0(sp)
81114500:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81114504:	d0a00b17 	ldw	r2,-32724(gp)
81114508:	10000326 	beq	r2,zero,81114518 <alt_get_errno+0x24>
8111450c:	d0a00b17 	ldw	r2,-32724(gp)
81114510:	103ee83a 	callr	r2
81114514:	00000106 	br	8111451c <alt_get_errno+0x28>
81114518:	d0a03704 	addi	r2,gp,-32548
}
8111451c:	e037883a 	mov	sp,fp
81114520:	dfc00117 	ldw	ra,4(sp)
81114524:	df000017 	ldw	fp,0(sp)
81114528:	dec00204 	addi	sp,sp,8
8111452c:	f800283a 	ret

81114530 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
81114530:	defff904 	addi	sp,sp,-28
81114534:	dfc00615 	stw	ra,24(sp)
81114538:	df000515 	stw	fp,20(sp)
8111453c:	df000504 	addi	fp,sp,20
81114540:	e13ffd15 	stw	r4,-12(fp)
81114544:	e17ffe15 	stw	r5,-8(fp)
81114548:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8111454c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81114550:	e0bffd17 	ldw	r2,-12(fp)
81114554:	10000616 	blt	r2,zero,81114570 <lseek+0x40>
81114558:	e0bffd17 	ldw	r2,-12(fp)
8111455c:	10c00324 	muli	r3,r2,12
81114560:	00a044b4 	movhi	r2,33042
81114564:	10adfa04 	addi	r2,r2,-18456
81114568:	1885883a 	add	r2,r3,r2
8111456c:	00000106 	br	81114574 <lseek+0x44>
81114570:	0005883a 	mov	r2,zero
81114574:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
81114578:	e0bffc17 	ldw	r2,-16(fp)
8111457c:	10001026 	beq	r2,zero,811145c0 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
81114580:	e0bffc17 	ldw	r2,-16(fp)
81114584:	10800017 	ldw	r2,0(r2)
81114588:	10800717 	ldw	r2,28(r2)
8111458c:	10000926 	beq	r2,zero,811145b4 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
81114590:	e0bffc17 	ldw	r2,-16(fp)
81114594:	10800017 	ldw	r2,0(r2)
81114598:	10800717 	ldw	r2,28(r2)
8111459c:	e1bfff17 	ldw	r6,-4(fp)
811145a0:	e17ffe17 	ldw	r5,-8(fp)
811145a4:	e13ffc17 	ldw	r4,-16(fp)
811145a8:	103ee83a 	callr	r2
811145ac:	e0bffb15 	stw	r2,-20(fp)
811145b0:	00000506 	br	811145c8 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
811145b4:	00bfde84 	movi	r2,-134
811145b8:	e0bffb15 	stw	r2,-20(fp)
811145bc:	00000206 	br	811145c8 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
811145c0:	00bfebc4 	movi	r2,-81
811145c4:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
811145c8:	e0bffb17 	ldw	r2,-20(fp)
811145cc:	1000070e 	bge	r2,zero,811145ec <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
811145d0:	11144f40 	call	811144f4 <alt_get_errno>
811145d4:	1007883a 	mov	r3,r2
811145d8:	e0bffb17 	ldw	r2,-20(fp)
811145dc:	0085c83a 	sub	r2,zero,r2
811145e0:	18800015 	stw	r2,0(r3)
    rc = -1;
811145e4:	00bfffc4 	movi	r2,-1
811145e8:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
811145ec:	e0bffb17 	ldw	r2,-20(fp)
}
811145f0:	e037883a 	mov	sp,fp
811145f4:	dfc00117 	ldw	ra,4(sp)
811145f8:	df000017 	ldw	fp,0(sp)
811145fc:	dec00204 	addi	sp,sp,8
81114600:	f800283a 	ret

81114604 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
81114604:	defffd04 	addi	sp,sp,-12
81114608:	dfc00215 	stw	ra,8(sp)
8111460c:	df000115 	stw	fp,4(sp)
81114610:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
81114614:	0009883a 	mov	r4,zero
81114618:	1114c500 	call	81114c50 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
8111461c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
81114620:	1114c880 	call	81114c88 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
81114624:	01a044b4 	movhi	r6,33042
81114628:	31ab2f04 	addi	r6,r6,-21316
8111462c:	016044b4 	movhi	r5,33042
81114630:	296b2f04 	addi	r5,r5,-21316
81114634:	012044b4 	movhi	r4,33042
81114638:	212b2f04 	addi	r4,r4,-21316
8111463c:	1118cc00 	call	81118cc0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
81114640:	111880c0 	call	8111880c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
81114644:	012044b4 	movhi	r4,33042
81114648:	21221b04 	addi	r4,r4,-30612
8111464c:	11194640 	call	81119464 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
81114650:	d0a03817 	ldw	r2,-32544(gp)
81114654:	d0e03917 	ldw	r3,-32540(gp)
81114658:	d1203a17 	ldw	r4,-32536(gp)
8111465c:	200d883a 	mov	r6,r4
81114660:	180b883a 	mov	r5,r3
81114664:	1009883a 	mov	r4,r2
81114668:	11055d00 	call	811055d0 <main>
8111466c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
81114670:	01000044 	movi	r4,1
81114674:	111420c0 	call	8111420c <close>
  exit (result);
81114678:	e13fff17 	ldw	r4,-4(fp)
8111467c:	11194780 	call	81119478 <exit>

81114680 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
81114680:	defffe04 	addi	sp,sp,-8
81114684:	df000115 	stw	fp,4(sp)
81114688:	df000104 	addi	fp,sp,4
8111468c:	e13fff15 	stw	r4,-4(fp)
}
81114690:	0001883a 	nop
81114694:	e037883a 	mov	sp,fp
81114698:	df000017 	ldw	fp,0(sp)
8111469c:	dec00104 	addi	sp,sp,4
811146a0:	f800283a 	ret

811146a4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
811146a4:	defffe04 	addi	sp,sp,-8
811146a8:	df000115 	stw	fp,4(sp)
811146ac:	df000104 	addi	fp,sp,4
811146b0:	e13fff15 	stw	r4,-4(fp)
}
811146b4:	0001883a 	nop
811146b8:	e037883a 	mov	sp,fp
811146bc:	df000017 	ldw	fp,0(sp)
811146c0:	dec00104 	addi	sp,sp,4
811146c4:	f800283a 	ret

811146c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811146c8:	defffe04 	addi	sp,sp,-8
811146cc:	dfc00115 	stw	ra,4(sp)
811146d0:	df000015 	stw	fp,0(sp)
811146d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811146d8:	d0a00b17 	ldw	r2,-32724(gp)
811146dc:	10000326 	beq	r2,zero,811146ec <alt_get_errno+0x24>
811146e0:	d0a00b17 	ldw	r2,-32724(gp)
811146e4:	103ee83a 	callr	r2
811146e8:	00000106 	br	811146f0 <alt_get_errno+0x28>
811146ec:	d0a03704 	addi	r2,gp,-32548
}
811146f0:	e037883a 	mov	sp,fp
811146f4:	dfc00117 	ldw	ra,4(sp)
811146f8:	df000017 	ldw	fp,0(sp)
811146fc:	dec00204 	addi	sp,sp,8
81114700:	f800283a 	ret

81114704 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
81114704:	defff904 	addi	sp,sp,-28
81114708:	dfc00615 	stw	ra,24(sp)
8111470c:	df000515 	stw	fp,20(sp)
81114710:	df000504 	addi	fp,sp,20
81114714:	e13ffd15 	stw	r4,-12(fp)
81114718:	e17ffe15 	stw	r5,-8(fp)
8111471c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81114720:	e0bffd17 	ldw	r2,-12(fp)
81114724:	10000616 	blt	r2,zero,81114740 <read+0x3c>
81114728:	e0bffd17 	ldw	r2,-12(fp)
8111472c:	10c00324 	muli	r3,r2,12
81114730:	00a044b4 	movhi	r2,33042
81114734:	10adfa04 	addi	r2,r2,-18456
81114738:	1885883a 	add	r2,r3,r2
8111473c:	00000106 	br	81114744 <read+0x40>
81114740:	0005883a 	mov	r2,zero
81114744:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81114748:	e0bffb17 	ldw	r2,-20(fp)
8111474c:	10002226 	beq	r2,zero,811147d8 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81114750:	e0bffb17 	ldw	r2,-20(fp)
81114754:	10800217 	ldw	r2,8(r2)
81114758:	108000cc 	andi	r2,r2,3
8111475c:	10800060 	cmpeqi	r2,r2,1
81114760:	1000181e 	bne	r2,zero,811147c4 <read+0xc0>
        (fd->dev->read))
81114764:	e0bffb17 	ldw	r2,-20(fp)
81114768:	10800017 	ldw	r2,0(r2)
8111476c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81114770:	10001426 	beq	r2,zero,811147c4 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
81114774:	e0bffb17 	ldw	r2,-20(fp)
81114778:	10800017 	ldw	r2,0(r2)
8111477c:	10800517 	ldw	r2,20(r2)
81114780:	e0ffff17 	ldw	r3,-4(fp)
81114784:	180d883a 	mov	r6,r3
81114788:	e17ffe17 	ldw	r5,-8(fp)
8111478c:	e13ffb17 	ldw	r4,-20(fp)
81114790:	103ee83a 	callr	r2
81114794:	e0bffc15 	stw	r2,-16(fp)
81114798:	e0bffc17 	ldw	r2,-16(fp)
8111479c:	1000070e 	bge	r2,zero,811147bc <read+0xb8>
        {
          ALT_ERRNO = -rval;
811147a0:	11146c80 	call	811146c8 <alt_get_errno>
811147a4:	1007883a 	mov	r3,r2
811147a8:	e0bffc17 	ldw	r2,-16(fp)
811147ac:	0085c83a 	sub	r2,zero,r2
811147b0:	18800015 	stw	r2,0(r3)
          return -1;
811147b4:	00bfffc4 	movi	r2,-1
811147b8:	00000c06 	br	811147ec <read+0xe8>
        }
        return rval;
811147bc:	e0bffc17 	ldw	r2,-16(fp)
811147c0:	00000a06 	br	811147ec <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
811147c4:	11146c80 	call	811146c8 <alt_get_errno>
811147c8:	1007883a 	mov	r3,r2
811147cc:	00800344 	movi	r2,13
811147d0:	18800015 	stw	r2,0(r3)
811147d4:	00000406 	br	811147e8 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
811147d8:	11146c80 	call	811146c8 <alt_get_errno>
811147dc:	1007883a 	mov	r3,r2
811147e0:	00801444 	movi	r2,81
811147e4:	18800015 	stw	r2,0(r3)
  }
  return -1;
811147e8:	00bfffc4 	movi	r2,-1
}
811147ec:	e037883a 	mov	sp,fp
811147f0:	dfc00117 	ldw	ra,4(sp)
811147f4:	df000017 	ldw	fp,0(sp)
811147f8:	dec00204 	addi	sp,sp,8
811147fc:	f800283a 	ret

81114800 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
81114800:	defffe04 	addi	sp,sp,-8
81114804:	df000115 	stw	fp,4(sp)
81114808:	df000104 	addi	fp,sp,4
8111480c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
81114810:	e0bfff17 	ldw	r2,-4(fp)
81114814:	108000d0 	cmplti	r2,r2,3
81114818:	10000d1e 	bne	r2,zero,81114850 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
8111481c:	00a044b4 	movhi	r2,33042
81114820:	10adfa04 	addi	r2,r2,-18456
81114824:	e0ffff17 	ldw	r3,-4(fp)
81114828:	18c00324 	muli	r3,r3,12
8111482c:	10c5883a 	add	r2,r2,r3
81114830:	10800204 	addi	r2,r2,8
81114834:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
81114838:	00a044b4 	movhi	r2,33042
8111483c:	10adfa04 	addi	r2,r2,-18456
81114840:	e0ffff17 	ldw	r3,-4(fp)
81114844:	18c00324 	muli	r3,r3,12
81114848:	10c5883a 	add	r2,r2,r3
8111484c:	10000015 	stw	zero,0(r2)
  }
}
81114850:	0001883a 	nop
81114854:	e037883a 	mov	sp,fp
81114858:	df000017 	ldw	fp,0(sp)
8111485c:	dec00104 	addi	sp,sp,4
81114860:	f800283a 	ret

81114864 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
81114864:	defff904 	addi	sp,sp,-28
81114868:	df000615 	stw	fp,24(sp)
8111486c:	df000604 	addi	fp,sp,24
81114870:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114874:	0005303a 	rdctl	r2,status
81114878:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111487c:	e0fffe17 	ldw	r3,-8(fp)
81114880:	00bfff84 	movi	r2,-2
81114884:	1884703a 	and	r2,r3,r2
81114888:	1001703a 	wrctl	status,r2
  
  return context;
8111488c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
81114890:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
81114894:	d0a00c17 	ldw	r2,-32720(gp)
81114898:	10c000c4 	addi	r3,r2,3
8111489c:	00bfff04 	movi	r2,-4
811148a0:	1884703a 	and	r2,r3,r2
811148a4:	d0a00c15 	stw	r2,-32720(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
811148a8:	d0e00c17 	ldw	r3,-32720(gp)
811148ac:	e0bfff17 	ldw	r2,-4(fp)
811148b0:	1887883a 	add	r3,r3,r2
811148b4:	00a04834 	movhi	r2,33056
811148b8:	10a80004 	addi	r2,r2,-24576
811148bc:	10c0062e 	bgeu	r2,r3,811148d8 <sbrk+0x74>
811148c0:	e0bffb17 	ldw	r2,-20(fp)
811148c4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811148c8:	e0bffa17 	ldw	r2,-24(fp)
811148cc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
811148d0:	00bfffc4 	movi	r2,-1
811148d4:	00000b06 	br	81114904 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
811148d8:	d0a00c17 	ldw	r2,-32720(gp)
811148dc:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
811148e0:	d0e00c17 	ldw	r3,-32720(gp)
811148e4:	e0bfff17 	ldw	r2,-4(fp)
811148e8:	1885883a 	add	r2,r3,r2
811148ec:	d0a00c15 	stw	r2,-32720(gp)
811148f0:	e0bffb17 	ldw	r2,-20(fp)
811148f4:	e0bffc15 	stw	r2,-16(fp)
811148f8:	e0bffc17 	ldw	r2,-16(fp)
811148fc:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
81114900:	e0bffd17 	ldw	r2,-12(fp)
} 
81114904:	e037883a 	mov	sp,fp
81114908:	df000017 	ldw	fp,0(sp)
8111490c:	dec00104 	addi	sp,sp,4
81114910:	f800283a 	ret

81114914 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
81114914:	defffa04 	addi	sp,sp,-24
81114918:	df000515 	stw	fp,20(sp)
8111491c:	df000504 	addi	fp,sp,20
81114920:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81114924:	0005303a 	rdctl	r2,status
81114928:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111492c:	e0fffc17 	ldw	r3,-16(fp)
81114930:	00bfff84 	movi	r2,-2
81114934:	1884703a 	and	r2,r3,r2
81114938:	1001703a 	wrctl	status,r2
  
  return context;
8111493c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
81114940:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
81114944:	e0bfff17 	ldw	r2,-4(fp)
81114948:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8111494c:	e0bffd17 	ldw	r2,-12(fp)
81114950:	10800017 	ldw	r2,0(r2)
81114954:	e0fffd17 	ldw	r3,-12(fp)
81114958:	18c00117 	ldw	r3,4(r3)
8111495c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
81114960:	e0bffd17 	ldw	r2,-12(fp)
81114964:	10800117 	ldw	r2,4(r2)
81114968:	e0fffd17 	ldw	r3,-12(fp)
8111496c:	18c00017 	ldw	r3,0(r3)
81114970:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
81114974:	e0bffd17 	ldw	r2,-12(fp)
81114978:	e0fffd17 	ldw	r3,-12(fp)
8111497c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
81114980:	e0bffd17 	ldw	r2,-12(fp)
81114984:	e0fffd17 	ldw	r3,-12(fp)
81114988:	10c00015 	stw	r3,0(r2)
8111498c:	e0bffb17 	ldw	r2,-20(fp)
81114990:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81114994:	e0bffe17 	ldw	r2,-8(fp)
81114998:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
8111499c:	0001883a 	nop
811149a0:	e037883a 	mov	sp,fp
811149a4:	df000017 	ldw	fp,0(sp)
811149a8:	dec00104 	addi	sp,sp,4
811149ac:	f800283a 	ret

811149b0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
811149b0:	defffb04 	addi	sp,sp,-20
811149b4:	dfc00415 	stw	ra,16(sp)
811149b8:	df000315 	stw	fp,12(sp)
811149bc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
811149c0:	d0a00d17 	ldw	r2,-32716(gp)
811149c4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
811149c8:	d0a03c17 	ldw	r2,-32528(gp)
811149cc:	10800044 	addi	r2,r2,1
811149d0:	d0a03c15 	stw	r2,-32528(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811149d4:	00002e06 	br	81114a90 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
811149d8:	e0bffd17 	ldw	r2,-12(fp)
811149dc:	10800017 	ldw	r2,0(r2)
811149e0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
811149e4:	e0bffd17 	ldw	r2,-12(fp)
811149e8:	10800403 	ldbu	r2,16(r2)
811149ec:	10803fcc 	andi	r2,r2,255
811149f0:	10000426 	beq	r2,zero,81114a04 <alt_tick+0x54>
811149f4:	d0a03c17 	ldw	r2,-32528(gp)
811149f8:	1000021e 	bne	r2,zero,81114a04 <alt_tick+0x54>
    {
      alarm->rollover = 0;
811149fc:	e0bffd17 	ldw	r2,-12(fp)
81114a00:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81114a04:	e0bffd17 	ldw	r2,-12(fp)
81114a08:	10800217 	ldw	r2,8(r2)
81114a0c:	d0e03c17 	ldw	r3,-32528(gp)
81114a10:	18801d36 	bltu	r3,r2,81114a88 <alt_tick+0xd8>
81114a14:	e0bffd17 	ldw	r2,-12(fp)
81114a18:	10800403 	ldbu	r2,16(r2)
81114a1c:	10803fcc 	andi	r2,r2,255
81114a20:	1000191e 	bne	r2,zero,81114a88 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
81114a24:	e0bffd17 	ldw	r2,-12(fp)
81114a28:	10800317 	ldw	r2,12(r2)
81114a2c:	e0fffd17 	ldw	r3,-12(fp)
81114a30:	18c00517 	ldw	r3,20(r3)
81114a34:	1809883a 	mov	r4,r3
81114a38:	103ee83a 	callr	r2
81114a3c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
81114a40:	e0bfff17 	ldw	r2,-4(fp)
81114a44:	1000031e 	bne	r2,zero,81114a54 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
81114a48:	e13ffd17 	ldw	r4,-12(fp)
81114a4c:	11149140 	call	81114914 <alt_alarm_stop>
81114a50:	00000d06 	br	81114a88 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
81114a54:	e0bffd17 	ldw	r2,-12(fp)
81114a58:	10c00217 	ldw	r3,8(r2)
81114a5c:	e0bfff17 	ldw	r2,-4(fp)
81114a60:	1887883a 	add	r3,r3,r2
81114a64:	e0bffd17 	ldw	r2,-12(fp)
81114a68:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
81114a6c:	e0bffd17 	ldw	r2,-12(fp)
81114a70:	10c00217 	ldw	r3,8(r2)
81114a74:	d0a03c17 	ldw	r2,-32528(gp)
81114a78:	1880032e 	bgeu	r3,r2,81114a88 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
81114a7c:	e0bffd17 	ldw	r2,-12(fp)
81114a80:	00c00044 	movi	r3,1
81114a84:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
81114a88:	e0bffe17 	ldw	r2,-8(fp)
81114a8c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81114a90:	e0fffd17 	ldw	r3,-12(fp)
81114a94:	d0a00d04 	addi	r2,gp,-32716
81114a98:	18bfcf1e 	bne	r3,r2,811149d8 <__reset+0xfb0f49d8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
81114a9c:	0001883a 	nop
}
81114aa0:	0001883a 	nop
81114aa4:	e037883a 	mov	sp,fp
81114aa8:	dfc00117 	ldw	ra,4(sp)
81114aac:	df000017 	ldw	fp,0(sp)
81114ab0:	dec00204 	addi	sp,sp,8
81114ab4:	f800283a 	ret

81114ab8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
81114ab8:	defffd04 	addi	sp,sp,-12
81114abc:	dfc00215 	stw	ra,8(sp)
81114ac0:	df000115 	stw	fp,4(sp)
81114ac4:	df000104 	addi	fp,sp,4
81114ac8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
81114acc:	e13fff17 	ldw	r4,-4(fp)
81114ad0:	11185dc0 	call	811185dc <alt_busy_sleep>
}
81114ad4:	e037883a 	mov	sp,fp
81114ad8:	dfc00117 	ldw	ra,4(sp)
81114adc:	df000017 	ldw	fp,0(sp)
81114ae0:	dec00204 	addi	sp,sp,8
81114ae4:	f800283a 	ret

81114ae8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81114ae8:	defffe04 	addi	sp,sp,-8
81114aec:	dfc00115 	stw	ra,4(sp)
81114af0:	df000015 	stw	fp,0(sp)
81114af4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81114af8:	d0a00b17 	ldw	r2,-32724(gp)
81114afc:	10000326 	beq	r2,zero,81114b0c <alt_get_errno+0x24>
81114b00:	d0a00b17 	ldw	r2,-32724(gp)
81114b04:	103ee83a 	callr	r2
81114b08:	00000106 	br	81114b10 <alt_get_errno+0x28>
81114b0c:	d0a03704 	addi	r2,gp,-32548
}
81114b10:	e037883a 	mov	sp,fp
81114b14:	dfc00117 	ldw	ra,4(sp)
81114b18:	df000017 	ldw	fp,0(sp)
81114b1c:	dec00204 	addi	sp,sp,8
81114b20:	f800283a 	ret

81114b24 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
81114b24:	defff904 	addi	sp,sp,-28
81114b28:	dfc00615 	stw	ra,24(sp)
81114b2c:	df000515 	stw	fp,20(sp)
81114b30:	df000504 	addi	fp,sp,20
81114b34:	e13ffd15 	stw	r4,-12(fp)
81114b38:	e17ffe15 	stw	r5,-8(fp)
81114b3c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81114b40:	e0bffd17 	ldw	r2,-12(fp)
81114b44:	10000616 	blt	r2,zero,81114b60 <write+0x3c>
81114b48:	e0bffd17 	ldw	r2,-12(fp)
81114b4c:	10c00324 	muli	r3,r2,12
81114b50:	00a044b4 	movhi	r2,33042
81114b54:	10adfa04 	addi	r2,r2,-18456
81114b58:	1885883a 	add	r2,r3,r2
81114b5c:	00000106 	br	81114b64 <write+0x40>
81114b60:	0005883a 	mov	r2,zero
81114b64:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81114b68:	e0bffb17 	ldw	r2,-20(fp)
81114b6c:	10002126 	beq	r2,zero,81114bf4 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
81114b70:	e0bffb17 	ldw	r2,-20(fp)
81114b74:	10800217 	ldw	r2,8(r2)
81114b78:	108000cc 	andi	r2,r2,3
81114b7c:	10001826 	beq	r2,zero,81114be0 <write+0xbc>
81114b80:	e0bffb17 	ldw	r2,-20(fp)
81114b84:	10800017 	ldw	r2,0(r2)
81114b88:	10800617 	ldw	r2,24(r2)
81114b8c:	10001426 	beq	r2,zero,81114be0 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
81114b90:	e0bffb17 	ldw	r2,-20(fp)
81114b94:	10800017 	ldw	r2,0(r2)
81114b98:	10800617 	ldw	r2,24(r2)
81114b9c:	e0ffff17 	ldw	r3,-4(fp)
81114ba0:	180d883a 	mov	r6,r3
81114ba4:	e17ffe17 	ldw	r5,-8(fp)
81114ba8:	e13ffb17 	ldw	r4,-20(fp)
81114bac:	103ee83a 	callr	r2
81114bb0:	e0bffc15 	stw	r2,-16(fp)
81114bb4:	e0bffc17 	ldw	r2,-16(fp)
81114bb8:	1000070e 	bge	r2,zero,81114bd8 <write+0xb4>
      {
        ALT_ERRNO = -rval;
81114bbc:	1114ae80 	call	81114ae8 <alt_get_errno>
81114bc0:	1007883a 	mov	r3,r2
81114bc4:	e0bffc17 	ldw	r2,-16(fp)
81114bc8:	0085c83a 	sub	r2,zero,r2
81114bcc:	18800015 	stw	r2,0(r3)
        return -1;
81114bd0:	00bfffc4 	movi	r2,-1
81114bd4:	00000c06 	br	81114c08 <write+0xe4>
      }
      return rval;
81114bd8:	e0bffc17 	ldw	r2,-16(fp)
81114bdc:	00000a06 	br	81114c08 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
81114be0:	1114ae80 	call	81114ae8 <alt_get_errno>
81114be4:	1007883a 	mov	r3,r2
81114be8:	00800344 	movi	r2,13
81114bec:	18800015 	stw	r2,0(r3)
81114bf0:	00000406 	br	81114c04 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
81114bf4:	1114ae80 	call	81114ae8 <alt_get_errno>
81114bf8:	1007883a 	mov	r3,r2
81114bfc:	00801444 	movi	r2,81
81114c00:	18800015 	stw	r2,0(r3)
  }
  return -1;
81114c04:	00bfffc4 	movi	r2,-1
}
81114c08:	e037883a 	mov	sp,fp
81114c0c:	dfc00117 	ldw	ra,4(sp)
81114c10:	df000017 	ldw	fp,0(sp)
81114c14:	dec00204 	addi	sp,sp,8
81114c18:	f800283a 	ret

81114c1c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81114c1c:	defffd04 	addi	sp,sp,-12
81114c20:	dfc00215 	stw	ra,8(sp)
81114c24:	df000115 	stw	fp,4(sp)
81114c28:	df000104 	addi	fp,sp,4
81114c2c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81114c30:	d1600804 	addi	r5,gp,-32736
81114c34:	e13fff17 	ldw	r4,-4(fp)
81114c38:	11187680 	call	81118768 <alt_dev_llist_insert>
}
81114c3c:	e037883a 	mov	sp,fp
81114c40:	dfc00117 	ldw	ra,4(sp)
81114c44:	df000017 	ldw	fp,0(sp)
81114c48:	dec00204 	addi	sp,sp,8
81114c4c:	f800283a 	ret

81114c50 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
81114c50:	defffd04 	addi	sp,sp,-12
81114c54:	dfc00215 	stw	ra,8(sp)
81114c58:	df000115 	stw	fp,4(sp)
81114c5c:	df000104 	addi	fp,sp,4
81114c60:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
81114c64:	11191f80 	call	811191f8 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
81114c68:	00800044 	movi	r2,1
81114c6c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
81114c70:	0001883a 	nop
81114c74:	e037883a 	mov	sp,fp
81114c78:	dfc00117 	ldw	ra,4(sp)
81114c7c:	df000017 	ldw	fp,0(sp)
81114c80:	dec00204 	addi	sp,sp,8
81114c84:	f800283a 	ret

81114c88 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
81114c88:	defffe04 	addi	sp,sp,-8
81114c8c:	dfc00115 	stw	ra,4(sp)
81114c90:	df000015 	stw	fp,0(sp)
81114c94:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
81114c98:	01c0fa04 	movi	r7,1000
81114c9c:	018000c4 	movi	r6,3
81114ca0:	000b883a 	mov	r5,zero
81114ca4:	01200034 	movhi	r4,32768
81114ca8:	21000804 	addi	r4,r4,32
81114cac:	11165b80 	call	811165b8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
81114cb0:	01800084 	movi	r6,2
81114cb4:	000b883a 	mov	r5,zero
81114cb8:	012044b4 	movhi	r4,33042
81114cbc:	212e6404 	addi	r4,r4,-18032
81114cc0:	1114ea80 	call	81114ea8 <altera_avalon_jtag_uart_init>
81114cc4:	012044b4 	movhi	r4,33042
81114cc8:	212e5a04 	addi	r4,r4,-18072
81114ccc:	1114c1c0 	call	81114c1c <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
81114cd0:	01800044 	movi	r6,1
81114cd4:	000b883a 	mov	r5,zero
81114cd8:	012044b4 	movhi	r4,33042
81114cdc:	21327204 	addi	r4,r4,-13880
81114ce0:	11164980 	call	81116498 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
81114ce4:	000d883a 	mov	r6,zero
81114ce8:	000b883a 	mov	r5,zero
81114cec:	012044b4 	movhi	r4,33042
81114cf0:	21327e04 	addi	r4,r4,-13832
81114cf4:	11164980 	call	81116498 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
81114cf8:	0001883a 	nop
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
81114cfc:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_DDR_M, dma_DDR_M);
81114d00:	00a044b4 	movhi	r2,33042
81114d04:	10b28a04 	addi	r2,r2,-13784
81114d08:	10c00717 	ldw	r3,28(r2)
81114d0c:	00a044b4 	movhi	r2,33042
81114d10:	10b28a04 	addi	r2,r2,-13784
81114d14:	10800817 	ldw	r2,32(r2)
81114d18:	100d883a 	mov	r6,r2
81114d1c:	180b883a 	mov	r5,r3
81114d20:	012044b4 	movhi	r4,33042
81114d24:	21328a04 	addi	r4,r4,-13784
81114d28:	11182000 	call	81118200 <alt_msgdma_init>
}
81114d2c:	0001883a 	nop
81114d30:	e037883a 	mov	sp,fp
81114d34:	dfc00117 	ldw	ra,4(sp)
81114d38:	df000017 	ldw	fp,0(sp)
81114d3c:	dec00204 	addi	sp,sp,8
81114d40:	f800283a 	ret

81114d44 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
81114d44:	defffa04 	addi	sp,sp,-24
81114d48:	dfc00515 	stw	ra,20(sp)
81114d4c:	df000415 	stw	fp,16(sp)
81114d50:	df000404 	addi	fp,sp,16
81114d54:	e13ffd15 	stw	r4,-12(fp)
81114d58:	e17ffe15 	stw	r5,-8(fp)
81114d5c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81114d60:	e0bffd17 	ldw	r2,-12(fp)
81114d64:	10800017 	ldw	r2,0(r2)
81114d68:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
81114d6c:	e0bffc17 	ldw	r2,-16(fp)
81114d70:	10c00a04 	addi	r3,r2,40
81114d74:	e0bffd17 	ldw	r2,-12(fp)
81114d78:	10800217 	ldw	r2,8(r2)
81114d7c:	100f883a 	mov	r7,r2
81114d80:	e1bfff17 	ldw	r6,-4(fp)
81114d84:	e17ffe17 	ldw	r5,-8(fp)
81114d88:	1809883a 	mov	r4,r3
81114d8c:	111536c0 	call	8111536c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
81114d90:	e037883a 	mov	sp,fp
81114d94:	dfc00117 	ldw	ra,4(sp)
81114d98:	df000017 	ldw	fp,0(sp)
81114d9c:	dec00204 	addi	sp,sp,8
81114da0:	f800283a 	ret

81114da4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81114da4:	defffa04 	addi	sp,sp,-24
81114da8:	dfc00515 	stw	ra,20(sp)
81114dac:	df000415 	stw	fp,16(sp)
81114db0:	df000404 	addi	fp,sp,16
81114db4:	e13ffd15 	stw	r4,-12(fp)
81114db8:	e17ffe15 	stw	r5,-8(fp)
81114dbc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81114dc0:	e0bffd17 	ldw	r2,-12(fp)
81114dc4:	10800017 	ldw	r2,0(r2)
81114dc8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
81114dcc:	e0bffc17 	ldw	r2,-16(fp)
81114dd0:	10c00a04 	addi	r3,r2,40
81114dd4:	e0bffd17 	ldw	r2,-12(fp)
81114dd8:	10800217 	ldw	r2,8(r2)
81114ddc:	100f883a 	mov	r7,r2
81114de0:	e1bfff17 	ldw	r6,-4(fp)
81114de4:	e17ffe17 	ldw	r5,-8(fp)
81114de8:	1809883a 	mov	r4,r3
81114dec:	11155880 	call	81115588 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81114df0:	e037883a 	mov	sp,fp
81114df4:	dfc00117 	ldw	ra,4(sp)
81114df8:	df000017 	ldw	fp,0(sp)
81114dfc:	dec00204 	addi	sp,sp,8
81114e00:	f800283a 	ret

81114e04 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
81114e04:	defffc04 	addi	sp,sp,-16
81114e08:	dfc00315 	stw	ra,12(sp)
81114e0c:	df000215 	stw	fp,8(sp)
81114e10:	df000204 	addi	fp,sp,8
81114e14:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81114e18:	e0bfff17 	ldw	r2,-4(fp)
81114e1c:	10800017 	ldw	r2,0(r2)
81114e20:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
81114e24:	e0bffe17 	ldw	r2,-8(fp)
81114e28:	10c00a04 	addi	r3,r2,40
81114e2c:	e0bfff17 	ldw	r2,-4(fp)
81114e30:	10800217 	ldw	r2,8(r2)
81114e34:	100b883a 	mov	r5,r2
81114e38:	1809883a 	mov	r4,r3
81114e3c:	11152140 	call	81115214 <altera_avalon_jtag_uart_close>
}
81114e40:	e037883a 	mov	sp,fp
81114e44:	dfc00117 	ldw	ra,4(sp)
81114e48:	df000017 	ldw	fp,0(sp)
81114e4c:	dec00204 	addi	sp,sp,8
81114e50:	f800283a 	ret

81114e54 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
81114e54:	defffa04 	addi	sp,sp,-24
81114e58:	dfc00515 	stw	ra,20(sp)
81114e5c:	df000415 	stw	fp,16(sp)
81114e60:	df000404 	addi	fp,sp,16
81114e64:	e13ffd15 	stw	r4,-12(fp)
81114e68:	e17ffe15 	stw	r5,-8(fp)
81114e6c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
81114e70:	e0bffd17 	ldw	r2,-12(fp)
81114e74:	10800017 	ldw	r2,0(r2)
81114e78:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
81114e7c:	e0bffc17 	ldw	r2,-16(fp)
81114e80:	10800a04 	addi	r2,r2,40
81114e84:	e1bfff17 	ldw	r6,-4(fp)
81114e88:	e17ffe17 	ldw	r5,-8(fp)
81114e8c:	1009883a 	mov	r4,r2
81114e90:	111527c0 	call	8111527c <altera_avalon_jtag_uart_ioctl>
}
81114e94:	e037883a 	mov	sp,fp
81114e98:	dfc00117 	ldw	ra,4(sp)
81114e9c:	df000017 	ldw	fp,0(sp)
81114ea0:	dec00204 	addi	sp,sp,8
81114ea4:	f800283a 	ret

81114ea8 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
81114ea8:	defffa04 	addi	sp,sp,-24
81114eac:	dfc00515 	stw	ra,20(sp)
81114eb0:	df000415 	stw	fp,16(sp)
81114eb4:	df000404 	addi	fp,sp,16
81114eb8:	e13ffd15 	stw	r4,-12(fp)
81114ebc:	e17ffe15 	stw	r5,-8(fp)
81114ec0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81114ec4:	e0bffd17 	ldw	r2,-12(fp)
81114ec8:	00c00044 	movi	r3,1
81114ecc:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81114ed0:	e0bffd17 	ldw	r2,-12(fp)
81114ed4:	10800017 	ldw	r2,0(r2)
81114ed8:	10800104 	addi	r2,r2,4
81114edc:	1007883a 	mov	r3,r2
81114ee0:	e0bffd17 	ldw	r2,-12(fp)
81114ee4:	10800817 	ldw	r2,32(r2)
81114ee8:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
81114eec:	e0bffe17 	ldw	r2,-8(fp)
81114ef0:	e0ffff17 	ldw	r3,-4(fp)
81114ef4:	d8000015 	stw	zero,0(sp)
81114ef8:	e1fffd17 	ldw	r7,-12(fp)
81114efc:	01a04474 	movhi	r6,33041
81114f00:	3193da04 	addi	r6,r6,20328
81114f04:	180b883a 	mov	r5,r3
81114f08:	1009883a 	mov	r4,r2
81114f0c:	111895c0 	call	8111895c <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81114f10:	e0bffd17 	ldw	r2,-12(fp)
81114f14:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
81114f18:	e0bffd17 	ldw	r2,-12(fp)
81114f1c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81114f20:	d0e03b17 	ldw	r3,-32532(gp)
81114f24:	e1fffd17 	ldw	r7,-12(fp)
81114f28:	01a04474 	movhi	r6,33041
81114f2c:	31945d04 	addi	r6,r6,20852
81114f30:	180b883a 	mov	r5,r3
81114f34:	1009883a 	mov	r4,r2
81114f38:	11184b00 	call	811184b0 <alt_alarm_start>
81114f3c:	1000040e 	bge	r2,zero,81114f50 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
81114f40:	e0fffd17 	ldw	r3,-12(fp)
81114f44:	00a00034 	movhi	r2,32768
81114f48:	10bfffc4 	addi	r2,r2,-1
81114f4c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
81114f50:	0001883a 	nop
81114f54:	e037883a 	mov	sp,fp
81114f58:	dfc00117 	ldw	ra,4(sp)
81114f5c:	df000017 	ldw	fp,0(sp)
81114f60:	dec00204 	addi	sp,sp,8
81114f64:	f800283a 	ret

81114f68 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
81114f68:	defff804 	addi	sp,sp,-32
81114f6c:	df000715 	stw	fp,28(sp)
81114f70:	df000704 	addi	fp,sp,28
81114f74:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
81114f78:	e0bfff17 	ldw	r2,-4(fp)
81114f7c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
81114f80:	e0bffb17 	ldw	r2,-20(fp)
81114f84:	10800017 	ldw	r2,0(r2)
81114f88:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81114f8c:	e0bffc17 	ldw	r2,-16(fp)
81114f90:	10800104 	addi	r2,r2,4
81114f94:	10800037 	ldwio	r2,0(r2)
81114f98:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
81114f9c:	e0bffd17 	ldw	r2,-12(fp)
81114fa0:	1080c00c 	andi	r2,r2,768
81114fa4:	10006d26 	beq	r2,zero,8111515c <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
81114fa8:	e0bffd17 	ldw	r2,-12(fp)
81114fac:	1080400c 	andi	r2,r2,256
81114fb0:	10003526 	beq	r2,zero,81115088 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
81114fb4:	00800074 	movhi	r2,1
81114fb8:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81114fbc:	e0bffb17 	ldw	r2,-20(fp)
81114fc0:	10800a17 	ldw	r2,40(r2)
81114fc4:	10800044 	addi	r2,r2,1
81114fc8:	1081ffcc 	andi	r2,r2,2047
81114fcc:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
81114fd0:	e0bffb17 	ldw	r2,-20(fp)
81114fd4:	10c00b17 	ldw	r3,44(r2)
81114fd8:	e0bffe17 	ldw	r2,-8(fp)
81114fdc:	18801526 	beq	r3,r2,81115034 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81114fe0:	e0bffc17 	ldw	r2,-16(fp)
81114fe4:	10800037 	ldwio	r2,0(r2)
81114fe8:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
81114fec:	e0bff917 	ldw	r2,-28(fp)
81114ff0:	10a0000c 	andi	r2,r2,32768
81114ff4:	10001126 	beq	r2,zero,8111503c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81114ff8:	e0bffb17 	ldw	r2,-20(fp)
81114ffc:	10800a17 	ldw	r2,40(r2)
81115000:	e0fff917 	ldw	r3,-28(fp)
81115004:	1809883a 	mov	r4,r3
81115008:	e0fffb17 	ldw	r3,-20(fp)
8111500c:	1885883a 	add	r2,r3,r2
81115010:	10800e04 	addi	r2,r2,56
81115014:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81115018:	e0bffb17 	ldw	r2,-20(fp)
8111501c:	10800a17 	ldw	r2,40(r2)
81115020:	10800044 	addi	r2,r2,1
81115024:	10c1ffcc 	andi	r3,r2,2047
81115028:	e0bffb17 	ldw	r2,-20(fp)
8111502c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
81115030:	003fe206 	br	81114fbc <__reset+0xfb0f4fbc>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
81115034:	0001883a 	nop
81115038:	00000106 	br	81115040 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
8111503c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
81115040:	e0bff917 	ldw	r2,-28(fp)
81115044:	10bfffec 	andhi	r2,r2,65535
81115048:	10000f26 	beq	r2,zero,81115088 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8111504c:	e0bffb17 	ldw	r2,-20(fp)
81115050:	10c00817 	ldw	r3,32(r2)
81115054:	00bfff84 	movi	r2,-2
81115058:	1886703a 	and	r3,r3,r2
8111505c:	e0bffb17 	ldw	r2,-20(fp)
81115060:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
81115064:	e0bffc17 	ldw	r2,-16(fp)
81115068:	10800104 	addi	r2,r2,4
8111506c:	1007883a 	mov	r3,r2
81115070:	e0bffb17 	ldw	r2,-20(fp)
81115074:	10800817 	ldw	r2,32(r2)
81115078:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8111507c:	e0bffc17 	ldw	r2,-16(fp)
81115080:	10800104 	addi	r2,r2,4
81115084:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
81115088:	e0bffd17 	ldw	r2,-12(fp)
8111508c:	1080800c 	andi	r2,r2,512
81115090:	103fbe26 	beq	r2,zero,81114f8c <__reset+0xfb0f4f8c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
81115094:	e0bffd17 	ldw	r2,-12(fp)
81115098:	1004d43a 	srli	r2,r2,16
8111509c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
811150a0:	00001406 	br	811150f4 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
811150a4:	e0bffc17 	ldw	r2,-16(fp)
811150a8:	e0fffb17 	ldw	r3,-20(fp)
811150ac:	18c00d17 	ldw	r3,52(r3)
811150b0:	e13ffb17 	ldw	r4,-20(fp)
811150b4:	20c7883a 	add	r3,r4,r3
811150b8:	18c20e04 	addi	r3,r3,2104
811150bc:	18c00003 	ldbu	r3,0(r3)
811150c0:	18c03fcc 	andi	r3,r3,255
811150c4:	18c0201c 	xori	r3,r3,128
811150c8:	18ffe004 	addi	r3,r3,-128
811150cc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811150d0:	e0bffb17 	ldw	r2,-20(fp)
811150d4:	10800d17 	ldw	r2,52(r2)
811150d8:	10800044 	addi	r2,r2,1
811150dc:	10c1ffcc 	andi	r3,r2,2047
811150e0:	e0bffb17 	ldw	r2,-20(fp)
811150e4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
811150e8:	e0bffa17 	ldw	r2,-24(fp)
811150ec:	10bfffc4 	addi	r2,r2,-1
811150f0:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
811150f4:	e0bffa17 	ldw	r2,-24(fp)
811150f8:	10000526 	beq	r2,zero,81115110 <altera_avalon_jtag_uart_irq+0x1a8>
811150fc:	e0bffb17 	ldw	r2,-20(fp)
81115100:	10c00d17 	ldw	r3,52(r2)
81115104:	e0bffb17 	ldw	r2,-20(fp)
81115108:	10800c17 	ldw	r2,48(r2)
8111510c:	18bfe51e 	bne	r3,r2,811150a4 <__reset+0xfb0f50a4>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81115110:	e0bffa17 	ldw	r2,-24(fp)
81115114:	103f9d26 	beq	r2,zero,81114f8c <__reset+0xfb0f4f8c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81115118:	e0bffb17 	ldw	r2,-20(fp)
8111511c:	10c00817 	ldw	r3,32(r2)
81115120:	00bfff44 	movi	r2,-3
81115124:	1886703a 	and	r3,r3,r2
81115128:	e0bffb17 	ldw	r2,-20(fp)
8111512c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81115130:	e0bffb17 	ldw	r2,-20(fp)
81115134:	10800017 	ldw	r2,0(r2)
81115138:	10800104 	addi	r2,r2,4
8111513c:	1007883a 	mov	r3,r2
81115140:	e0bffb17 	ldw	r2,-20(fp)
81115144:	10800817 	ldw	r2,32(r2)
81115148:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8111514c:	e0bffc17 	ldw	r2,-16(fp)
81115150:	10800104 	addi	r2,r2,4
81115154:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
81115158:	003f8c06 	br	81114f8c <__reset+0xfb0f4f8c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
8111515c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
81115160:	0001883a 	nop
81115164:	e037883a 	mov	sp,fp
81115168:	df000017 	ldw	fp,0(sp)
8111516c:	dec00104 	addi	sp,sp,4
81115170:	f800283a 	ret

81115174 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
81115174:	defff804 	addi	sp,sp,-32
81115178:	df000715 	stw	fp,28(sp)
8111517c:	df000704 	addi	fp,sp,28
81115180:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
81115184:	e0bffb17 	ldw	r2,-20(fp)
81115188:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
8111518c:	e0bff917 	ldw	r2,-28(fp)
81115190:	10800017 	ldw	r2,0(r2)
81115194:	10800104 	addi	r2,r2,4
81115198:	10800037 	ldwio	r2,0(r2)
8111519c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
811151a0:	e0bffa17 	ldw	r2,-24(fp)
811151a4:	1081000c 	andi	r2,r2,1024
811151a8:	10000b26 	beq	r2,zero,811151d8 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
811151ac:	e0bff917 	ldw	r2,-28(fp)
811151b0:	10800017 	ldw	r2,0(r2)
811151b4:	10800104 	addi	r2,r2,4
811151b8:	1007883a 	mov	r3,r2
811151bc:	e0bff917 	ldw	r2,-28(fp)
811151c0:	10800817 	ldw	r2,32(r2)
811151c4:	10810014 	ori	r2,r2,1024
811151c8:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
811151cc:	e0bff917 	ldw	r2,-28(fp)
811151d0:	10000915 	stw	zero,36(r2)
811151d4:	00000a06 	br	81115200 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
811151d8:	e0bff917 	ldw	r2,-28(fp)
811151dc:	10c00917 	ldw	r3,36(r2)
811151e0:	00a00034 	movhi	r2,32768
811151e4:	10bfff04 	addi	r2,r2,-4
811151e8:	10c00536 	bltu	r2,r3,81115200 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
811151ec:	e0bff917 	ldw	r2,-28(fp)
811151f0:	10800917 	ldw	r2,36(r2)
811151f4:	10c00044 	addi	r3,r2,1
811151f8:	e0bff917 	ldw	r2,-28(fp)
811151fc:	10c00915 	stw	r3,36(r2)
81115200:	d0a03b17 	ldw	r2,-32532(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81115204:	e037883a 	mov	sp,fp
81115208:	df000017 	ldw	fp,0(sp)
8111520c:	dec00104 	addi	sp,sp,4
81115210:	f800283a 	ret

81115214 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
81115214:	defffd04 	addi	sp,sp,-12
81115218:	df000215 	stw	fp,8(sp)
8111521c:	df000204 	addi	fp,sp,8
81115220:	e13ffe15 	stw	r4,-8(fp)
81115224:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81115228:	00000506 	br	81115240 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8111522c:	e0bfff17 	ldw	r2,-4(fp)
81115230:	1090000c 	andi	r2,r2,16384
81115234:	10000226 	beq	r2,zero,81115240 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
81115238:	00bffd44 	movi	r2,-11
8111523c:	00000b06 	br	8111526c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81115240:	e0bffe17 	ldw	r2,-8(fp)
81115244:	10c00d17 	ldw	r3,52(r2)
81115248:	e0bffe17 	ldw	r2,-8(fp)
8111524c:	10800c17 	ldw	r2,48(r2)
81115250:	18800526 	beq	r3,r2,81115268 <altera_avalon_jtag_uart_close+0x54>
81115254:	e0bffe17 	ldw	r2,-8(fp)
81115258:	10c00917 	ldw	r3,36(r2)
8111525c:	e0bffe17 	ldw	r2,-8(fp)
81115260:	10800117 	ldw	r2,4(r2)
81115264:	18bff136 	bltu	r3,r2,8111522c <__reset+0xfb0f522c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81115268:	0005883a 	mov	r2,zero
}
8111526c:	e037883a 	mov	sp,fp
81115270:	df000017 	ldw	fp,0(sp)
81115274:	dec00104 	addi	sp,sp,4
81115278:	f800283a 	ret

8111527c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
8111527c:	defffa04 	addi	sp,sp,-24
81115280:	df000515 	stw	fp,20(sp)
81115284:	df000504 	addi	fp,sp,20
81115288:	e13ffd15 	stw	r4,-12(fp)
8111528c:	e17ffe15 	stw	r5,-8(fp)
81115290:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
81115294:	00bff9c4 	movi	r2,-25
81115298:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
8111529c:	e0bffe17 	ldw	r2,-8(fp)
811152a0:	10da8060 	cmpeqi	r3,r2,27137
811152a4:	1800031e 	bne	r3,zero,811152b4 <altera_avalon_jtag_uart_ioctl+0x38>
811152a8:	109a80a0 	cmpeqi	r2,r2,27138
811152ac:	1000181e 	bne	r2,zero,81115310 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
811152b0:	00002906 	br	81115358 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
811152b4:	e0bffd17 	ldw	r2,-12(fp)
811152b8:	10c00117 	ldw	r3,4(r2)
811152bc:	00a00034 	movhi	r2,32768
811152c0:	10bfffc4 	addi	r2,r2,-1
811152c4:	18802126 	beq	r3,r2,8111534c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
811152c8:	e0bfff17 	ldw	r2,-4(fp)
811152cc:	10800017 	ldw	r2,0(r2)
811152d0:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
811152d4:	e0bffc17 	ldw	r2,-16(fp)
811152d8:	10800090 	cmplti	r2,r2,2
811152dc:	1000061e 	bne	r2,zero,811152f8 <altera_avalon_jtag_uart_ioctl+0x7c>
811152e0:	e0fffc17 	ldw	r3,-16(fp)
811152e4:	00a00034 	movhi	r2,32768
811152e8:	10bfffc4 	addi	r2,r2,-1
811152ec:	18800226 	beq	r3,r2,811152f8 <altera_avalon_jtag_uart_ioctl+0x7c>
811152f0:	e0bffc17 	ldw	r2,-16(fp)
811152f4:	00000206 	br	81115300 <altera_avalon_jtag_uart_ioctl+0x84>
811152f8:	00a00034 	movhi	r2,32768
811152fc:	10bfff84 	addi	r2,r2,-2
81115300:	e0fffd17 	ldw	r3,-12(fp)
81115304:	18800115 	stw	r2,4(r3)
      rc = 0;
81115308:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8111530c:	00000f06 	br	8111534c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81115310:	e0bffd17 	ldw	r2,-12(fp)
81115314:	10c00117 	ldw	r3,4(r2)
81115318:	00a00034 	movhi	r2,32768
8111531c:	10bfffc4 	addi	r2,r2,-1
81115320:	18800c26 	beq	r3,r2,81115354 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81115324:	e0bffd17 	ldw	r2,-12(fp)
81115328:	10c00917 	ldw	r3,36(r2)
8111532c:	e0bffd17 	ldw	r2,-12(fp)
81115330:	10800117 	ldw	r2,4(r2)
81115334:	1885803a 	cmpltu	r2,r3,r2
81115338:	10c03fcc 	andi	r3,r2,255
8111533c:	e0bfff17 	ldw	r2,-4(fp)
81115340:	10c00015 	stw	r3,0(r2)
      rc = 0;
81115344:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81115348:	00000206 	br	81115354 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
8111534c:	0001883a 	nop
81115350:	00000106 	br	81115358 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
81115354:	0001883a 	nop

  default:
    break;
  }

  return rc;
81115358:	e0bffb17 	ldw	r2,-20(fp)
}
8111535c:	e037883a 	mov	sp,fp
81115360:	df000017 	ldw	fp,0(sp)
81115364:	dec00104 	addi	sp,sp,4
81115368:	f800283a 	ret

8111536c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
8111536c:	defff304 	addi	sp,sp,-52
81115370:	dfc00c15 	stw	ra,48(sp)
81115374:	df000b15 	stw	fp,44(sp)
81115378:	df000b04 	addi	fp,sp,44
8111537c:	e13ffc15 	stw	r4,-16(fp)
81115380:	e17ffd15 	stw	r5,-12(fp)
81115384:	e1bffe15 	stw	r6,-8(fp)
81115388:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
8111538c:	e0bffd17 	ldw	r2,-12(fp)
81115390:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81115394:	00004706 	br	811154b4 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81115398:	e0bffc17 	ldw	r2,-16(fp)
8111539c:	10800a17 	ldw	r2,40(r2)
811153a0:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
811153a4:	e0bffc17 	ldw	r2,-16(fp)
811153a8:	10800b17 	ldw	r2,44(r2)
811153ac:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
811153b0:	e0fff717 	ldw	r3,-36(fp)
811153b4:	e0bff817 	ldw	r2,-32(fp)
811153b8:	18800536 	bltu	r3,r2,811153d0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
811153bc:	e0fff717 	ldw	r3,-36(fp)
811153c0:	e0bff817 	ldw	r2,-32(fp)
811153c4:	1885c83a 	sub	r2,r3,r2
811153c8:	e0bff615 	stw	r2,-40(fp)
811153cc:	00000406 	br	811153e0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
811153d0:	00c20004 	movi	r3,2048
811153d4:	e0bff817 	ldw	r2,-32(fp)
811153d8:	1885c83a 	sub	r2,r3,r2
811153dc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
811153e0:	e0bff617 	ldw	r2,-40(fp)
811153e4:	10001e26 	beq	r2,zero,81115460 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
811153e8:	e0fffe17 	ldw	r3,-8(fp)
811153ec:	e0bff617 	ldw	r2,-40(fp)
811153f0:	1880022e 	bgeu	r3,r2,811153fc <altera_avalon_jtag_uart_read+0x90>
        n = space;
811153f4:	e0bffe17 	ldw	r2,-8(fp)
811153f8:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
811153fc:	e0bffc17 	ldw	r2,-16(fp)
81115400:	10c00e04 	addi	r3,r2,56
81115404:	e0bff817 	ldw	r2,-32(fp)
81115408:	1885883a 	add	r2,r3,r2
8111540c:	e1bff617 	ldw	r6,-40(fp)
81115410:	100b883a 	mov	r5,r2
81115414:	e13ff517 	ldw	r4,-44(fp)
81115418:	1107ea40 	call	81107ea4 <memcpy>
      ptr   += n;
8111541c:	e0fff517 	ldw	r3,-44(fp)
81115420:	e0bff617 	ldw	r2,-40(fp)
81115424:	1885883a 	add	r2,r3,r2
81115428:	e0bff515 	stw	r2,-44(fp)
      space -= n;
8111542c:	e0fffe17 	ldw	r3,-8(fp)
81115430:	e0bff617 	ldw	r2,-40(fp)
81115434:	1885c83a 	sub	r2,r3,r2
81115438:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8111543c:	e0fff817 	ldw	r3,-32(fp)
81115440:	e0bff617 	ldw	r2,-40(fp)
81115444:	1885883a 	add	r2,r3,r2
81115448:	10c1ffcc 	andi	r3,r2,2047
8111544c:	e0bffc17 	ldw	r2,-16(fp)
81115450:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
81115454:	e0bffe17 	ldw	r2,-8(fp)
81115458:	00bfcf16 	blt	zero,r2,81115398 <__reset+0xfb0f5398>
8111545c:	00000106 	br	81115464 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
81115460:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81115464:	e0fff517 	ldw	r3,-44(fp)
81115468:	e0bffd17 	ldw	r2,-12(fp)
8111546c:	1880141e 	bne	r3,r2,811154c0 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81115470:	e0bfff17 	ldw	r2,-4(fp)
81115474:	1090000c 	andi	r2,r2,16384
81115478:	1000131e 	bne	r2,zero,811154c8 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
8111547c:	0001883a 	nop
81115480:	e0bffc17 	ldw	r2,-16(fp)
81115484:	10c00a17 	ldw	r3,40(r2)
81115488:	e0bff717 	ldw	r2,-36(fp)
8111548c:	1880051e 	bne	r3,r2,811154a4 <altera_avalon_jtag_uart_read+0x138>
81115490:	e0bffc17 	ldw	r2,-16(fp)
81115494:	10c00917 	ldw	r3,36(r2)
81115498:	e0bffc17 	ldw	r2,-16(fp)
8111549c:	10800117 	ldw	r2,4(r2)
811154a0:	18bff736 	bltu	r3,r2,81115480 <__reset+0xfb0f5480>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
811154a4:	e0bffc17 	ldw	r2,-16(fp)
811154a8:	10c00a17 	ldw	r3,40(r2)
811154ac:	e0bff717 	ldw	r2,-36(fp)
811154b0:	18800726 	beq	r3,r2,811154d0 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
811154b4:	e0bffe17 	ldw	r2,-8(fp)
811154b8:	00bfb716 	blt	zero,r2,81115398 <__reset+0xfb0f5398>
811154bc:	00000506 	br	811154d4 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
811154c0:	0001883a 	nop
811154c4:	00000306 	br	811154d4 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
811154c8:	0001883a 	nop
811154cc:	00000106 	br	811154d4 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
811154d0:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
811154d4:	e0fff517 	ldw	r3,-44(fp)
811154d8:	e0bffd17 	ldw	r2,-12(fp)
811154dc:	18801826 	beq	r3,r2,81115540 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811154e0:	0005303a 	rdctl	r2,status
811154e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811154e8:	e0fffb17 	ldw	r3,-20(fp)
811154ec:	00bfff84 	movi	r2,-2
811154f0:	1884703a 	and	r2,r3,r2
811154f4:	1001703a 	wrctl	status,r2
  
  return context;
811154f8:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
811154fc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81115500:	e0bffc17 	ldw	r2,-16(fp)
81115504:	10800817 	ldw	r2,32(r2)
81115508:	10c00054 	ori	r3,r2,1
8111550c:	e0bffc17 	ldw	r2,-16(fp)
81115510:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81115514:	e0bffc17 	ldw	r2,-16(fp)
81115518:	10800017 	ldw	r2,0(r2)
8111551c:	10800104 	addi	r2,r2,4
81115520:	1007883a 	mov	r3,r2
81115524:	e0bffc17 	ldw	r2,-16(fp)
81115528:	10800817 	ldw	r2,32(r2)
8111552c:	18800035 	stwio	r2,0(r3)
81115530:	e0bffa17 	ldw	r2,-24(fp)
81115534:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81115538:	e0bff917 	ldw	r2,-28(fp)
8111553c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
81115540:	e0fff517 	ldw	r3,-44(fp)
81115544:	e0bffd17 	ldw	r2,-12(fp)
81115548:	18800426 	beq	r3,r2,8111555c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
8111554c:	e0fff517 	ldw	r3,-44(fp)
81115550:	e0bffd17 	ldw	r2,-12(fp)
81115554:	1885c83a 	sub	r2,r3,r2
81115558:	00000606 	br	81115574 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
8111555c:	e0bfff17 	ldw	r2,-4(fp)
81115560:	1090000c 	andi	r2,r2,16384
81115564:	10000226 	beq	r2,zero,81115570 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81115568:	00bffd44 	movi	r2,-11
8111556c:	00000106 	br	81115574 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81115570:	00bffec4 	movi	r2,-5
}
81115574:	e037883a 	mov	sp,fp
81115578:	dfc00117 	ldw	ra,4(sp)
8111557c:	df000017 	ldw	fp,0(sp)
81115580:	dec00204 	addi	sp,sp,8
81115584:	f800283a 	ret

81115588 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81115588:	defff304 	addi	sp,sp,-52
8111558c:	dfc00c15 	stw	ra,48(sp)
81115590:	df000b15 	stw	fp,44(sp)
81115594:	df000b04 	addi	fp,sp,44
81115598:	e13ffc15 	stw	r4,-16(fp)
8111559c:	e17ffd15 	stw	r5,-12(fp)
811155a0:	e1bffe15 	stw	r6,-8(fp)
811155a4:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
811155a8:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
811155ac:	e0bffd17 	ldw	r2,-12(fp)
811155b0:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
811155b4:	00003706 	br	81115694 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
811155b8:	e0bffc17 	ldw	r2,-16(fp)
811155bc:	10800c17 	ldw	r2,48(r2)
811155c0:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
811155c4:	e0bffc17 	ldw	r2,-16(fp)
811155c8:	10800d17 	ldw	r2,52(r2)
811155cc:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
811155d0:	e0fff917 	ldw	r3,-28(fp)
811155d4:	e0bff517 	ldw	r2,-44(fp)
811155d8:	1880062e 	bgeu	r3,r2,811155f4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
811155dc:	e0fff517 	ldw	r3,-44(fp)
811155e0:	e0bff917 	ldw	r2,-28(fp)
811155e4:	1885c83a 	sub	r2,r3,r2
811155e8:	10bfffc4 	addi	r2,r2,-1
811155ec:	e0bff615 	stw	r2,-40(fp)
811155f0:	00000b06 	br	81115620 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
811155f4:	e0bff517 	ldw	r2,-44(fp)
811155f8:	10000526 	beq	r2,zero,81115610 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
811155fc:	00c20004 	movi	r3,2048
81115600:	e0bff917 	ldw	r2,-28(fp)
81115604:	1885c83a 	sub	r2,r3,r2
81115608:	e0bff615 	stw	r2,-40(fp)
8111560c:	00000406 	br	81115620 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81115610:	00c1ffc4 	movi	r3,2047
81115614:	e0bff917 	ldw	r2,-28(fp)
81115618:	1885c83a 	sub	r2,r3,r2
8111561c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81115620:	e0bff617 	ldw	r2,-40(fp)
81115624:	10001e26 	beq	r2,zero,811156a0 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
81115628:	e0fffe17 	ldw	r3,-8(fp)
8111562c:	e0bff617 	ldw	r2,-40(fp)
81115630:	1880022e 	bgeu	r3,r2,8111563c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
81115634:	e0bffe17 	ldw	r2,-8(fp)
81115638:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
8111563c:	e0bffc17 	ldw	r2,-16(fp)
81115640:	10c20e04 	addi	r3,r2,2104
81115644:	e0bff917 	ldw	r2,-28(fp)
81115648:	1885883a 	add	r2,r3,r2
8111564c:	e1bff617 	ldw	r6,-40(fp)
81115650:	e17ffd17 	ldw	r5,-12(fp)
81115654:	1009883a 	mov	r4,r2
81115658:	1107ea40 	call	81107ea4 <memcpy>
      ptr   += n;
8111565c:	e0fffd17 	ldw	r3,-12(fp)
81115660:	e0bff617 	ldw	r2,-40(fp)
81115664:	1885883a 	add	r2,r3,r2
81115668:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
8111566c:	e0fffe17 	ldw	r3,-8(fp)
81115670:	e0bff617 	ldw	r2,-40(fp)
81115674:	1885c83a 	sub	r2,r3,r2
81115678:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8111567c:	e0fff917 	ldw	r3,-28(fp)
81115680:	e0bff617 	ldw	r2,-40(fp)
81115684:	1885883a 	add	r2,r3,r2
81115688:	10c1ffcc 	andi	r3,r2,2047
8111568c:	e0bffc17 	ldw	r2,-16(fp)
81115690:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81115694:	e0bffe17 	ldw	r2,-8(fp)
81115698:	00bfc716 	blt	zero,r2,811155b8 <__reset+0xfb0f55b8>
8111569c:	00000106 	br	811156a4 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
811156a0:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811156a4:	0005303a 	rdctl	r2,status
811156a8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811156ac:	e0fffb17 	ldw	r3,-20(fp)
811156b0:	00bfff84 	movi	r2,-2
811156b4:	1884703a 	and	r2,r3,r2
811156b8:	1001703a 	wrctl	status,r2
  
  return context;
811156bc:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
811156c0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
811156c4:	e0bffc17 	ldw	r2,-16(fp)
811156c8:	10800817 	ldw	r2,32(r2)
811156cc:	10c00094 	ori	r3,r2,2
811156d0:	e0bffc17 	ldw	r2,-16(fp)
811156d4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
811156d8:	e0bffc17 	ldw	r2,-16(fp)
811156dc:	10800017 	ldw	r2,0(r2)
811156e0:	10800104 	addi	r2,r2,4
811156e4:	1007883a 	mov	r3,r2
811156e8:	e0bffc17 	ldw	r2,-16(fp)
811156ec:	10800817 	ldw	r2,32(r2)
811156f0:	18800035 	stwio	r2,0(r3)
811156f4:	e0bffa17 	ldw	r2,-24(fp)
811156f8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811156fc:	e0bff817 	ldw	r2,-32(fp)
81115700:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
81115704:	e0bffe17 	ldw	r2,-8(fp)
81115708:	0080100e 	bge	zero,r2,8111574c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
8111570c:	e0bfff17 	ldw	r2,-4(fp)
81115710:	1090000c 	andi	r2,r2,16384
81115714:	1000101e 	bne	r2,zero,81115758 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
81115718:	0001883a 	nop
8111571c:	e0bffc17 	ldw	r2,-16(fp)
81115720:	10c00d17 	ldw	r3,52(r2)
81115724:	e0bff517 	ldw	r2,-44(fp)
81115728:	1880051e 	bne	r3,r2,81115740 <altera_avalon_jtag_uart_write+0x1b8>
8111572c:	e0bffc17 	ldw	r2,-16(fp)
81115730:	10c00917 	ldw	r3,36(r2)
81115734:	e0bffc17 	ldw	r2,-16(fp)
81115738:	10800117 	ldw	r2,4(r2)
8111573c:	18bff736 	bltu	r3,r2,8111571c <__reset+0xfb0f571c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
81115740:	e0bffc17 	ldw	r2,-16(fp)
81115744:	10800917 	ldw	r2,36(r2)
81115748:	1000051e 	bne	r2,zero,81115760 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
8111574c:	e0bffe17 	ldw	r2,-8(fp)
81115750:	00bfd016 	blt	zero,r2,81115694 <__reset+0xfb0f5694>
81115754:	00000306 	br	81115764 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
81115758:	0001883a 	nop
8111575c:	00000106 	br	81115764 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
81115760:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81115764:	e0fffd17 	ldw	r3,-12(fp)
81115768:	e0bff717 	ldw	r2,-36(fp)
8111576c:	18800426 	beq	r3,r2,81115780 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
81115770:	e0fffd17 	ldw	r3,-12(fp)
81115774:	e0bff717 	ldw	r2,-36(fp)
81115778:	1885c83a 	sub	r2,r3,r2
8111577c:	00000606 	br	81115798 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
81115780:	e0bfff17 	ldw	r2,-4(fp)
81115784:	1090000c 	andi	r2,r2,16384
81115788:	10000226 	beq	r2,zero,81115794 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
8111578c:	00bffd44 	movi	r2,-11
81115790:	00000106 	br	81115798 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
81115794:	00bffec4 	movi	r2,-5
}
81115798:	e037883a 	mov	sp,fp
8111579c:	dfc00117 	ldw	ra,4(sp)
811157a0:	df000017 	ldw	fp,0(sp)
811157a4:	dec00204 	addi	sp,sp,8
811157a8:	f800283a 	ret

811157ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811157ac:	defffe04 	addi	sp,sp,-8
811157b0:	dfc00115 	stw	ra,4(sp)
811157b4:	df000015 	stw	fp,0(sp)
811157b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811157bc:	d0a00b17 	ldw	r2,-32724(gp)
811157c0:	10000326 	beq	r2,zero,811157d0 <alt_get_errno+0x24>
811157c4:	d0a00b17 	ldw	r2,-32724(gp)
811157c8:	103ee83a 	callr	r2
811157cc:	00000106 	br	811157d4 <alt_get_errno+0x28>
811157d0:	d0a03704 	addi	r2,gp,-32548
}
811157d4:	e037883a 	mov	sp,fp
811157d8:	dfc00117 	ldw	ra,4(sp)
811157dc:	df000017 	ldw	fp,0(sp)
811157e0:	dec00204 	addi	sp,sp,8
811157e4:	f800283a 	ret

811157e8 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
811157e8:	defffc04 	addi	sp,sp,-16
811157ec:	df000315 	stw	fp,12(sp)
811157f0:	df000304 	addi	fp,sp,12
811157f4:	e13ffe15 	stw	r4,-8(fp)
811157f8:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
811157fc:	e0bffe17 	ldw	r2,-8(fp)
81115800:	10800317 	ldw	r2,12(r2)
81115804:	10800037 	ldwio	r2,0(r2)
81115808:	1080040c 	andi	r2,r2,16
8111580c:	10000226 	beq	r2,zero,81115818 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
81115810:	00bffc04 	movi	r2,-16
81115814:	00003906 	br	811158fc <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81115818:	e0bffe17 	ldw	r2,-8(fp)
8111581c:	10800317 	ldw	r2,12(r2)
81115820:	10800404 	addi	r2,r2,16
81115824:	e0fffe17 	ldw	r3,-8(fp)
81115828:	18c00317 	ldw	r3,12(r3)
8111582c:	18c00404 	addi	r3,r3,16
81115830:	19000037 	ldwio	r4,0(r3)
81115834:	00fff7c4 	movi	r3,-33
81115838:	20c6703a 	and	r3,r4,r3
8111583c:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81115840:	e0bffe17 	ldw	r2,-8(fp)
81115844:	10800317 	ldw	r2,12(r2)
81115848:	00c03fc4 	movi	r3,255
8111584c:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
81115850:	e0bffe17 	ldw	r2,-8(fp)
81115854:	10800317 	ldw	r2,12(r2)
81115858:	10800804 	addi	r2,r2,32
8111585c:	e0ffff17 	ldw	r3,-4(fp)
81115860:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
81115864:	e0bffe17 	ldw	r2,-8(fp)
81115868:	10800917 	ldw	r2,36(r2)
8111586c:	10001126 	beq	r2,zero,811158b4 <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81115870:	e0bffe17 	ldw	r2,-8(fp)
81115874:	10800317 	ldw	r2,12(r2)
81115878:	10800404 	addi	r2,r2,16
8111587c:	10800037 	ldwio	r2,0(r2)
81115880:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
81115884:	e0bffe17 	ldw	r2,-8(fp)
81115888:	10c00b17 	ldw	r3,44(r2)
8111588c:	e0bffd17 	ldw	r2,-12(fp)
81115890:	1884b03a 	or	r2,r3,r2
81115894:	10801814 	ori	r2,r2,96
81115898:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
8111589c:	e0bffe17 	ldw	r2,-8(fp)
811158a0:	10800317 	ldw	r2,12(r2)
811158a4:	10800404 	addi	r2,r2,16
811158a8:	e0fffd17 	ldw	r3,-12(fp)
811158ac:	10c00035 	stwio	r3,0(r2)
811158b0:	00001106 	br	811158f8 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811158b4:	e0bffe17 	ldw	r2,-8(fp)
811158b8:	10800317 	ldw	r2,12(r2)
811158bc:	10800404 	addi	r2,r2,16
811158c0:	10800037 	ldwio	r2,0(r2)
811158c4:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
811158c8:	e0bffd17 	ldw	r2,-12(fp)
811158cc:	10801814 	ori	r2,r2,96
811158d0:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
811158d4:	e0fffd17 	ldw	r3,-12(fp)
811158d8:	00bffbc4 	movi	r2,-17
811158dc:	1884703a 	and	r2,r3,r2
811158e0:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811158e4:	e0bffe17 	ldw	r2,-8(fp)
811158e8:	10800317 	ldw	r2,12(r2)
811158ec:	10800404 	addi	r2,r2,16
811158f0:	e0fffd17 	ldw	r3,-12(fp)
811158f4:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
811158f8:	0005883a 	mov	r2,zero
}
811158fc:	e037883a 	mov	sp,fp
81115900:	df000017 	ldw	fp,0(sp)
81115904:	dec00104 	addi	sp,sp,4
81115908:	f800283a 	ret

8111590c <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
8111590c:	defffc04 	addi	sp,sp,-16
81115910:	df000315 	stw	fp,12(sp)
81115914:	df000304 	addi	fp,sp,12
81115918:	e13ffe15 	stw	r4,-8(fp)
8111591c:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81115920:	0001883a 	nop
81115924:	e0bffe17 	ldw	r2,-8(fp)
81115928:	10800317 	ldw	r2,12(r2)
8111592c:	10800037 	ldwio	r2,0(r2)
81115930:	1080040c 	andi	r2,r2,16
81115934:	103ffb1e 	bne	r2,zero,81115924 <__reset+0xfb0f5924>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81115938:	e0bffe17 	ldw	r2,-8(fp)
8111593c:	10800317 	ldw	r2,12(r2)
81115940:	10800404 	addi	r2,r2,16
81115944:	e0fffe17 	ldw	r3,-8(fp)
81115948:	18c00317 	ldw	r3,12(r3)
8111594c:	18c00404 	addi	r3,r3,16
81115950:	19000037 	ldwio	r4,0(r3)
81115954:	00fff7c4 	movi	r3,-33
81115958:	20c6703a 	and	r3,r4,r3
8111595c:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81115960:	e0bffe17 	ldw	r2,-8(fp)
81115964:	10800317 	ldw	r2,12(r2)
81115968:	00c03fc4 	movi	r3,255
8111596c:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
81115970:	e0bffe17 	ldw	r2,-8(fp)
81115974:	10800317 	ldw	r2,12(r2)
81115978:	10800804 	addi	r2,r2,32
8111597c:	e0ffff17 	ldw	r3,-4(fp)
81115980:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81115984:	e0bffe17 	ldw	r2,-8(fp)
81115988:	10800317 	ldw	r2,12(r2)
8111598c:	10800404 	addi	r2,r2,16
81115990:	e0fffe17 	ldw	r3,-8(fp)
81115994:	18c00317 	ldw	r3,12(r3)
81115998:	18c00404 	addi	r3,r3,16
8111599c:	18c00037 	ldwio	r3,0(r3)
811159a0:	18c01814 	ori	r3,r3,96
811159a4:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
811159a8:	0001883a 	nop
811159ac:	e0bffe17 	ldw	r2,-8(fp)
811159b0:	10800317 	ldw	r2,12(r2)
811159b4:	10800037 	ldwio	r2,0(r2)
811159b8:	1080040c 	andi	r2,r2,16
811159bc:	103ffb1e 	bne	r2,zero,811159ac <__reset+0xfb0f59ac>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
811159c0:	e0bffe17 	ldw	r2,-8(fp)
811159c4:	10800317 	ldw	r2,12(r2)
811159c8:	10800404 	addi	r2,r2,16
811159cc:	e0fffe17 	ldw	r3,-8(fp)
811159d0:	18c00317 	ldw	r3,12(r3)
811159d4:	18c00404 	addi	r3,r3,16
811159d8:	19000037 	ldwio	r4,0(r3)
811159dc:	00fff7c4 	movi	r3,-33
811159e0:	20c6703a 	and	r3,r4,r3
811159e4:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
811159e8:	e0bffe17 	ldw	r2,-8(fp)
811159ec:	10800317 	ldw	r2,12(r2)
811159f0:	10800037 	ldwio	r2,0(r2)
811159f4:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
811159f8:	e0bffe17 	ldw	r2,-8(fp)
811159fc:	10800317 	ldw	r2,12(r2)
81115a00:	00c03fc4 	movi	r3,255
81115a04:	10c00035 	stwio	r3,0(r2)

  return status;
81115a08:	e0bffd03 	ldbu	r2,-12(fp)
}
81115a0c:	e037883a 	mov	sp,fp
81115a10:	df000017 	ldw	fp,0(sp)
81115a14:	dec00104 	addi	sp,sp,4
81115a18:	f800283a 	ret

81115a1c <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
81115a1c:	defff404 	addi	sp,sp,-48
81115a20:	dfc00b15 	stw	ra,44(sp)
81115a24:	df000a15 	stw	fp,40(sp)
81115a28:	df000a04 	addi	fp,sp,40
81115a2c:	e13ffb15 	stw	r4,-20(fp)
81115a30:	e17ffc15 	stw	r5,-16(fp)
81115a34:	e1bffd15 	stw	r6,-12(fp)
81115a38:	e1fffe15 	stw	r7,-8(fp)
81115a3c:	e0800217 	ldw	r2,8(fp)
81115a40:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
81115a44:	e0bfff0b 	ldhu	r2,-4(fp)
81115a48:	d8000415 	stw	zero,16(sp)
81115a4c:	d8000315 	stw	zero,12(sp)
81115a50:	e0c00417 	ldw	r3,16(fp)
81115a54:	d8c00215 	stw	r3,8(sp)
81115a58:	e0c00317 	ldw	r3,12(fp)
81115a5c:	d8c00115 	stw	r3,4(sp)
81115a60:	d8800015 	stw	r2,0(sp)
81115a64:	e1fffe17 	ldw	r7,-8(fp)
81115a68:	e1bffd17 	ldw	r6,-12(fp)
81115a6c:	e17ffc17 	ldw	r5,-16(fp)
81115a70:	e13ffb17 	ldw	r4,-20(fp)
81115a74:	1115a900 	call	81115a90 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
81115a78:	0001883a 	nop
81115a7c:	e037883a 	mov	sp,fp
81115a80:	dfc00117 	ldw	ra,4(sp)
81115a84:	df000017 	ldw	fp,0(sp)
81115a88:	dec00204 	addi	sp,sp,8
81115a8c:	f800283a 	ret

81115a90 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
81115a90:	defff204 	addi	sp,sp,-56
81115a94:	dfc00d15 	stw	ra,52(sp)
81115a98:	df000c15 	stw	fp,48(sp)
81115a9c:	df000c04 	addi	fp,sp,48
81115aa0:	e13ffb15 	stw	r4,-20(fp)
81115aa4:	e17ffc15 	stw	r5,-16(fp)
81115aa8:	e1bffd15 	stw	r6,-12(fp)
81115aac:	e1fffe15 	stw	r7,-8(fp)
81115ab0:	e0800217 	ldw	r2,8(fp)
81115ab4:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81115ab8:	e0bfff0b 	ldhu	r2,-4(fp)
81115abc:	d8000615 	stw	zero,24(sp)
81115ac0:	e0c00617 	ldw	r3,24(fp)
81115ac4:	d8c00515 	stw	r3,20(sp)
81115ac8:	e0c00517 	ldw	r3,20(fp)
81115acc:	d8c00415 	stw	r3,16(sp)
81115ad0:	e0c00417 	ldw	r3,16(fp)
81115ad4:	d8c00315 	stw	r3,12(sp)
81115ad8:	e0c00317 	ldw	r3,12(fp)
81115adc:	d8c00215 	stw	r3,8(sp)
81115ae0:	d8000115 	stw	zero,4(sp)
81115ae4:	d8800015 	stw	r2,0(sp)
81115ae8:	e1fffe17 	ldw	r7,-8(fp)
81115aec:	e1bffd17 	ldw	r6,-12(fp)
81115af0:	e17ffc17 	ldw	r5,-16(fp)
81115af4:	e13ffb17 	ldw	r4,-20(fp)
81115af8:	11160240 	call	81116024 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
81115afc:	0001883a 	nop
81115b00:	e037883a 	mov	sp,fp
81115b04:	dfc00117 	ldw	ra,4(sp)
81115b08:	df000017 	ldw	fp,0(sp)
81115b0c:	dec00204 	addi	sp,sp,8
81115b10:	f800283a 	ret

81115b14 <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
81115b14:	defff804 	addi	sp,sp,-32
81115b18:	dfc00715 	stw	ra,28(sp)
81115b1c:	df000615 	stw	fp,24(sp)
81115b20:	df000604 	addi	fp,sp,24
81115b24:	e13ffc15 	stw	r4,-16(fp)
81115b28:	e17ffd15 	stw	r5,-12(fp)
81115b2c:	e1bffe15 	stw	r6,-8(fp)
81115b30:	3805883a 	mov	r2,r7
81115b34:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
81115b38:	e0ffff0b 	ldhu	r3,-4(fp)
81115b3c:	d8000115 	stw	zero,4(sp)
81115b40:	e0800217 	ldw	r2,8(fp)
81115b44:	d8800015 	stw	r2,0(sp)
81115b48:	180f883a 	mov	r7,r3
81115b4c:	e1bffe17 	ldw	r6,-8(fp)
81115b50:	e17ffd17 	ldw	r5,-12(fp)
81115b54:	e13ffc17 	ldw	r4,-16(fp)
81115b58:	1115b740 	call	81115b74 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
81115b5c:	0001883a 	nop
81115b60:	e037883a 	mov	sp,fp
81115b64:	dfc00117 	ldw	ra,4(sp)
81115b68:	df000017 	ldw	fp,0(sp)
81115b6c:	dec00204 	addi	sp,sp,8
81115b70:	f800283a 	ret

81115b74 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
81115b74:	defff304 	addi	sp,sp,-52
81115b78:	dfc00c15 	stw	ra,48(sp)
81115b7c:	df000b15 	stw	fp,44(sp)
81115b80:	df000b04 	addi	fp,sp,44
81115b84:	e13ffc15 	stw	r4,-16(fp)
81115b88:	e17ffd15 	stw	r5,-12(fp)
81115b8c:	e1bffe15 	stw	r6,-8(fp)
81115b90:	3805883a 	mov	r2,r7
81115b94:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81115b98:	e0bfff0b 	ldhu	r2,-4(fp)
81115b9c:	d8000615 	stw	zero,24(sp)
81115ba0:	e0c00317 	ldw	r3,12(fp)
81115ba4:	d8c00515 	stw	r3,20(sp)
81115ba8:	d8000415 	stw	zero,16(sp)
81115bac:	e0c00217 	ldw	r3,8(fp)
81115bb0:	d8c00315 	stw	r3,12(sp)
81115bb4:	d8000215 	stw	zero,8(sp)
81115bb8:	d8000115 	stw	zero,4(sp)
81115bbc:	d8800015 	stw	r2,0(sp)
81115bc0:	e1fffe17 	ldw	r7,-8(fp)
81115bc4:	000d883a 	mov	r6,zero
81115bc8:	e17ffd17 	ldw	r5,-12(fp)
81115bcc:	e13ffc17 	ldw	r4,-16(fp)
81115bd0:	11160240 	call	81116024 <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
81115bd4:	0001883a 	nop
81115bd8:	e037883a 	mov	sp,fp
81115bdc:	dfc00117 	ldw	ra,4(sp)
81115be0:	df000017 	ldw	fp,0(sp)
81115be4:	dec00204 	addi	sp,sp,8
81115be8:	f800283a 	ret

81115bec <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
81115bec:	defff404 	addi	sp,sp,-48
81115bf0:	dfc00b15 	stw	ra,44(sp)
81115bf4:	df000a15 	stw	fp,40(sp)
81115bf8:	df000a04 	addi	fp,sp,40
81115bfc:	e13ffb15 	stw	r4,-20(fp)
81115c00:	e17ffc15 	stw	r5,-16(fp)
81115c04:	e1bffd15 	stw	r6,-12(fp)
81115c08:	3807883a 	mov	r3,r7
81115c0c:	e0800517 	ldw	r2,20(fp)
81115c10:	e0fffe0d 	sth	r3,-8(fp)
81115c14:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
81115c18:	e0fffe0b 	ldhu	r3,-8(fp)
81115c1c:	e0bfff03 	ldbu	r2,-4(fp)
81115c20:	d8800415 	stw	r2,16(sp)
81115c24:	d8000315 	stw	zero,12(sp)
81115c28:	e0800417 	ldw	r2,16(fp)
81115c2c:	d8800215 	stw	r2,8(sp)
81115c30:	e0800317 	ldw	r2,12(fp)
81115c34:	d8800115 	stw	r2,4(sp)
81115c38:	e0800217 	ldw	r2,8(fp)
81115c3c:	d8800015 	stw	r2,0(sp)
81115c40:	180f883a 	mov	r7,r3
81115c44:	e1bffd17 	ldw	r6,-12(fp)
81115c48:	e17ffc17 	ldw	r5,-16(fp)
81115c4c:	e13ffb17 	ldw	r4,-20(fp)
81115c50:	1115c6c0 	call	81115c6c <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
81115c54:	0001883a 	nop
81115c58:	e037883a 	mov	sp,fp
81115c5c:	dfc00117 	ldw	ra,4(sp)
81115c60:	df000017 	ldw	fp,0(sp)
81115c64:	dec00204 	addi	sp,sp,8
81115c68:	f800283a 	ret

81115c6c <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
81115c6c:	defff204 	addi	sp,sp,-56
81115c70:	dfc00d15 	stw	ra,52(sp)
81115c74:	df000c15 	stw	fp,48(sp)
81115c78:	df000c04 	addi	fp,sp,48
81115c7c:	e13ffb15 	stw	r4,-20(fp)
81115c80:	e17ffc15 	stw	r5,-16(fp)
81115c84:	e1bffd15 	stw	r6,-12(fp)
81115c88:	3807883a 	mov	r3,r7
81115c8c:	e0800617 	ldw	r2,24(fp)
81115c90:	e0fffe0d 	sth	r3,-8(fp)
81115c94:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
81115c98:	e0bffe0b 	ldhu	r2,-8(fp)
81115c9c:	e0ffff03 	ldbu	r3,-4(fp)
81115ca0:	d8c00615 	stw	r3,24(sp)
81115ca4:	d8000515 	stw	zero,20(sp)
81115ca8:	e0c00517 	ldw	r3,20(fp)
81115cac:	d8c00415 	stw	r3,16(sp)
81115cb0:	e0c00317 	ldw	r3,12(fp)
81115cb4:	d8c00315 	stw	r3,12(sp)
81115cb8:	e0c00217 	ldw	r3,8(fp)
81115cbc:	d8c00215 	stw	r3,8(sp)
81115cc0:	e0c00417 	ldw	r3,16(fp)
81115cc4:	d8c00115 	stw	r3,4(sp)
81115cc8:	d8800015 	stw	r2,0(sp)
81115ccc:	000f883a 	mov	r7,zero
81115cd0:	e1bffd17 	ldw	r6,-12(fp)
81115cd4:	e17ffc17 	ldw	r5,-16(fp)
81115cd8:	e13ffb17 	ldw	r4,-20(fp)
81115cdc:	11160240 	call	81116024 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
81115ce0:	0001883a 	nop
81115ce4:	e037883a 	mov	sp,fp
81115ce8:	dfc00117 	ldw	ra,4(sp)
81115cec:	df000017 	ldw	fp,0(sp)
81115cf0:	dec00204 	addi	sp,sp,8
81115cf4:	f800283a 	ret

81115cf8 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
81115cf8:	defffb04 	addi	sp,sp,-20
81115cfc:	df000415 	stw	fp,16(sp)
81115d00:	df000404 	addi	fp,sp,16
81115d04:	e13ffc15 	stw	r4,-16(fp)
81115d08:	e17ffd15 	stw	r5,-12(fp)
81115d0c:	e1bffe15 	stw	r6,-8(fp)
81115d10:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
81115d14:	e0bffc17 	ldw	r2,-16(fp)
81115d18:	e0fffd17 	ldw	r3,-12(fp)
81115d1c:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
81115d20:	e0bffc17 	ldw	r2,-16(fp)
81115d24:	e0ffff17 	ldw	r3,-4(fp)
81115d28:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
81115d2c:	e0bffc17 	ldw	r2,-16(fp)
81115d30:	e0fffe17 	ldw	r3,-8(fp)
81115d34:	10c00b15 	stw	r3,44(r2)
}
81115d38:	0001883a 	nop
81115d3c:	e037883a 	mov	sp,fp
81115d40:	df000017 	ldw	fp,0(sp)
81115d44:	dec00104 	addi	sp,sp,4
81115d48:	f800283a 	ret

81115d4c <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
81115d4c:	defffd04 	addi	sp,sp,-12
81115d50:	df000215 	stw	fp,8(sp)
81115d54:	df000204 	addi	fp,sp,8
81115d58:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81115d5c:	e0bfff17 	ldw	r2,-4(fp)
81115d60:	10800317 	ldw	r2,12(r2)
81115d64:	10800404 	addi	r2,r2,16
81115d68:	10800037 	ldwio	r2,0(r2)
81115d6c:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
81115d70:	e0bffe17 	ldw	r2,-8(fp)
81115d74:	10800814 	ori	r2,r2,32
81115d78:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81115d7c:	e0bfff17 	ldw	r2,-4(fp)
81115d80:	10800317 	ldw	r2,12(r2)
81115d84:	10800404 	addi	r2,r2,16
81115d88:	e0fffe17 	ldw	r3,-8(fp)
81115d8c:	10c00035 	stwio	r3,0(r2)
}
81115d90:	0001883a 	nop
81115d94:	e037883a 	mov	sp,fp
81115d98:	df000017 	ldw	fp,0(sp)
81115d9c:	dec00104 	addi	sp,sp,4
81115da0:	f800283a 	ret

81115da4 <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
81115da4:	defffd04 	addi	sp,sp,-12
81115da8:	df000215 	stw	fp,8(sp)
81115dac:	df000204 	addi	fp,sp,8
81115db0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81115db4:	e0bfff17 	ldw	r2,-4(fp)
81115db8:	10800317 	ldw	r2,12(r2)
81115dbc:	10800404 	addi	r2,r2,16
81115dc0:	10800037 	ldwio	r2,0(r2)
81115dc4:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
81115dc8:	e0fffe17 	ldw	r3,-8(fp)
81115dcc:	00bff7c4 	movi	r2,-33
81115dd0:	1884703a 	and	r2,r3,r2
81115dd4:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81115dd8:	e0bfff17 	ldw	r2,-4(fp)
81115ddc:	10800317 	ldw	r2,12(r2)
81115de0:	10800404 	addi	r2,r2,16
81115de4:	e0fffe17 	ldw	r3,-8(fp)
81115de8:	10c00035 	stwio	r3,0(r2)
}
81115dec:	0001883a 	nop
81115df0:	e037883a 	mov	sp,fp
81115df4:	df000017 	ldw	fp,0(sp)
81115df8:	dec00104 	addi	sp,sp,4
81115dfc:	f800283a 	ret

81115e00 <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
81115e00:	defffe04 	addi	sp,sp,-8
81115e04:	df000115 	stw	fp,4(sp)
81115e08:	df000104 	addi	fp,sp,4
81115e0c:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
81115e10:	e0bfff17 	ldw	r2,-4(fp)
81115e14:	10800784 	addi	r2,r2,30
81115e18:	10800023 	ldbuio	r2,0(r2)
81115e1c:	10803fcc 	andi	r2,r2,255
81115e20:	10801fcc 	andi	r2,r2,127
81115e24:	10000226 	beq	r2,zero,81115e30 <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
81115e28:	00bffec4 	movi	r2,-5
81115e2c:	00000906 	br	81115e54 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
81115e30:	e0bfff17 	ldw	r2,-4(fp)
81115e34:	108007c4 	addi	r2,r2,31
81115e38:	10800023 	ldbuio	r2,0(r2)
81115e3c:	10803fcc 	andi	r2,r2,255
81115e40:	1080200c 	andi	r2,r2,128
81115e44:	10000226 	beq	r2,zero,81115e50 <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
81115e48:	00bfe244 	movi	r2,-119
81115e4c:	00000106 	br	81115e54 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
81115e50:	0005883a 	mov	r2,zero
}
81115e54:	e037883a 	mov	sp,fp
81115e58:	df000017 	ldw	fp,0(sp)
81115e5c:	dec00104 	addi	sp,sp,4
81115e60:	f800283a 	ret

81115e64 <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
81115e64:	defffc04 	addi	sp,sp,-16
81115e68:	dfc00315 	stw	ra,12(sp)
81115e6c:	df000215 	stw	fp,8(sp)
81115e70:	df000204 	addi	fp,sp,8
81115e74:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
81115e78:	d1600f04 	addi	r5,gp,-32708
81115e7c:	e13fff17 	ldw	r4,-4(fp)
81115e80:	11188cc0 	call	811188cc <alt_find_dev>
81115e84:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
81115e88:	e0bffe17 	ldw	r2,-8(fp)
81115e8c:	1000041e 	bne	r2,zero,81115ea0 <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
81115e90:	11157ac0 	call	811157ac <alt_get_errno>
81115e94:	1007883a 	mov	r3,r2
81115e98:	008004c4 	movi	r2,19
81115e9c:	18800015 	stw	r2,0(r3)
  }

  return dev;
81115ea0:	e0bffe17 	ldw	r2,-8(fp)
}
81115ea4:	e037883a 	mov	sp,fp
81115ea8:	dfc00117 	ldw	ra,4(sp)
81115eac:	df000017 	ldw	fp,0(sp)
81115eb0:	dec00204 	addi	sp,sp,8
81115eb4:	f800283a 	ret

81115eb8 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
81115eb8:	defff104 	addi	sp,sp,-60
81115ebc:	dfc00e15 	stw	ra,56(sp)
81115ec0:	df000d15 	stw	fp,52(sp)
81115ec4:	df000d04 	addi	fp,sp,52
81115ec8:	e13ffa15 	stw	r4,-24(fp)
81115ecc:	e17ffb15 	stw	r5,-20(fp)
81115ed0:	e1bffc15 	stw	r6,-16(fp)
81115ed4:	e1fffd15 	stw	r7,-12(fp)
81115ed8:	e0c00217 	ldw	r3,8(fp)
81115edc:	e0800617 	ldw	r2,24(fp)
81115ee0:	e0fffe0d 	sth	r3,-8(fp)
81115ee4:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
81115ee8:	e0bffe0b 	ldhu	r2,-8(fp)
81115eec:	e0ffff03 	ldbu	r3,-4(fp)
81115ef0:	d8c00615 	stw	r3,24(sp)
81115ef4:	d8000515 	stw	zero,20(sp)
81115ef8:	d8000415 	stw	zero,16(sp)
81115efc:	e0c00517 	ldw	r3,20(fp)
81115f00:	d8c00315 	stw	r3,12(sp)
81115f04:	e0c00417 	ldw	r3,16(fp)
81115f08:	d8c00215 	stw	r3,8(sp)
81115f0c:	e0c00317 	ldw	r3,12(fp)
81115f10:	d8c00115 	stw	r3,4(sp)
81115f14:	d8800015 	stw	r2,0(sp)
81115f18:	e1fffd17 	ldw	r7,-12(fp)
81115f1c:	e1bffc17 	ldw	r6,-16(fp)
81115f20:	e17ffb17 	ldw	r5,-20(fp)
81115f24:	e13ffa17 	ldw	r4,-24(fp)
81115f28:	11160240 	call	81116024 <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
81115f2c:	0001883a 	nop
81115f30:	e037883a 	mov	sp,fp
81115f34:	dfc00117 	ldw	ra,4(sp)
81115f38:	df000017 	ldw	fp,0(sp)
81115f3c:	dec00204 	addi	sp,sp,8
81115f40:	f800283a 	ret

81115f44 <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
81115f44:	defffc04 	addi	sp,sp,-16
81115f48:	df000315 	stw	fp,12(sp)
81115f4c:	df000304 	addi	fp,sp,12
81115f50:	e13ffe15 	stw	r4,-8(fp)
81115f54:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81115f58:	e0bffe17 	ldw	r2,-8(fp)
81115f5c:	10800317 	ldw	r2,12(r2)
81115f60:	10800404 	addi	r2,r2,16
81115f64:	10800037 	ldwio	r2,0(r2)
81115f68:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
81115f6c:	e0fffd17 	ldw	r3,-12(fp)
81115f70:	00a00434 	movhi	r2,32784
81115f74:	10bfffc4 	addi	r2,r2,-1
81115f78:	1884703a 	and	r2,r3,r2
81115f7c:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
81115f80:	e0bfff17 	ldw	r2,-4(fp)
81115f84:	1004953a 	slli	r2,r2,20
81115f88:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
81115f8c:	e0bffd17 	ldw	r2,-12(fp)
81115f90:	1884b03a 	or	r2,r3,r2
81115f94:	10800134 	orhi	r2,r2,4
81115f98:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81115f9c:	e0bffe17 	ldw	r2,-8(fp)
81115fa0:	10800317 	ldw	r2,12(r2)
81115fa4:	10800404 	addi	r2,r2,16
81115fa8:	e0fffd17 	ldw	r3,-12(fp)
81115fac:	10c00035 	stwio	r3,0(r2)
  
  return;
81115fb0:	0001883a 	nop
}
81115fb4:	e037883a 	mov	sp,fp
81115fb8:	df000017 	ldw	fp,0(sp)
81115fbc:	dec00104 	addi	sp,sp,4
81115fc0:	f800283a 	ret

81115fc4 <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
81115fc4:	defffd04 	addi	sp,sp,-12
81115fc8:	df000215 	stw	fp,8(sp)
81115fcc:	df000204 	addi	fp,sp,8
81115fd0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81115fd4:	e0bfff17 	ldw	r2,-4(fp)
81115fd8:	10800317 	ldw	r2,12(r2)
81115fdc:	10800404 	addi	r2,r2,16
81115fe0:	10800037 	ldwio	r2,0(r2)
81115fe4:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
81115fe8:	e0fffe17 	ldw	r3,-8(fp)
81115fec:	00bfff34 	movhi	r2,65532
81115ff0:	10bfffc4 	addi	r2,r2,-1
81115ff4:	1884703a 	and	r2,r3,r2
81115ff8:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81115ffc:	e0bfff17 	ldw	r2,-4(fp)
81116000:	10800317 	ldw	r2,12(r2)
81116004:	10800404 	addi	r2,r2,16
81116008:	e0fffe17 	ldw	r3,-8(fp)
8111600c:	10c00035 	stwio	r3,0(r2)
  
  return;
81116010:	0001883a 	nop
}
81116014:	e037883a 	mov	sp,fp
81116018:	df000017 	ldw	fp,0(sp)
8111601c:	dec00104 	addi	sp,sp,4
81116020:	f800283a 	ret

81116024 <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
81116024:	defff804 	addi	sp,sp,-32
81116028:	dfc00715 	stw	ra,28(sp)
8111602c:	df000615 	stw	fp,24(sp)
81116030:	df000604 	addi	fp,sp,24
81116034:	e13ffa15 	stw	r4,-24(fp)
81116038:	e17ffb15 	stw	r5,-20(fp)
8111603c:	e1bffc15 	stw	r6,-16(fp)
81116040:	e1fffd15 	stw	r7,-12(fp)
81116044:	e0c00217 	ldw	r3,8(fp)
81116048:	e0800817 	ldw	r2,32(fp)
8111604c:	e0fffe0d 	sth	r3,-8(fp)
81116050:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
81116054:	e0bffb17 	ldw	r2,-20(fp)
81116058:	108007c4 	addi	r2,r2,31
8111605c:	e0fffb17 	ldw	r3,-20(fp)
81116060:	18c007c3 	ldbu	r3,31(r3)
81116064:	19003fcc 	andi	r4,r3,255
81116068:	00ffdfc4 	movi	r3,-129
8111606c:	20c6703a 	and	r3,r4,r3
81116070:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
81116074:	e0bffa17 	ldw	r2,-24(fp)
81116078:	e0fffc17 	ldw	r3,-16(fp)
8111607c:	19403fcc 	andi	r5,r3,255
81116080:	10c00003 	ldbu	r3,0(r2)
81116084:	1806703a 	and	r3,r3,zero
81116088:	1809883a 	mov	r4,r3
8111608c:	2807883a 	mov	r3,r5
81116090:	20c6b03a 	or	r3,r4,r3
81116094:	10c00005 	stb	r3,0(r2)
81116098:	e0fffc17 	ldw	r3,-16(fp)
8111609c:	1806d23a 	srli	r3,r3,8
811160a0:	19403fcc 	andi	r5,r3,255
811160a4:	10c00043 	ldbu	r3,1(r2)
811160a8:	1806703a 	and	r3,r3,zero
811160ac:	1809883a 	mov	r4,r3
811160b0:	2807883a 	mov	r3,r5
811160b4:	20c6b03a 	or	r3,r4,r3
811160b8:	10c00045 	stb	r3,1(r2)
811160bc:	e0fffc17 	ldw	r3,-16(fp)
811160c0:	1806d43a 	srli	r3,r3,16
811160c4:	19403fcc 	andi	r5,r3,255
811160c8:	10c00083 	ldbu	r3,2(r2)
811160cc:	1806703a 	and	r3,r3,zero
811160d0:	1809883a 	mov	r4,r3
811160d4:	2807883a 	mov	r3,r5
811160d8:	20c6b03a 	or	r3,r4,r3
811160dc:	10c00085 	stb	r3,2(r2)
811160e0:	e0fffc17 	ldw	r3,-16(fp)
811160e4:	180ad63a 	srli	r5,r3,24
811160e8:	10c000c3 	ldbu	r3,3(r2)
811160ec:	1806703a 	and	r3,r3,zero
811160f0:	1809883a 	mov	r4,r3
811160f4:	2807883a 	mov	r3,r5
811160f8:	20c6b03a 	or	r3,r4,r3
811160fc:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
81116100:	e0bffa17 	ldw	r2,-24(fp)
81116104:	e0fffd17 	ldw	r3,-12(fp)
81116108:	19403fcc 	andi	r5,r3,255
8111610c:	10c00203 	ldbu	r3,8(r2)
81116110:	1806703a 	and	r3,r3,zero
81116114:	1809883a 	mov	r4,r3
81116118:	2807883a 	mov	r3,r5
8111611c:	20c6b03a 	or	r3,r4,r3
81116120:	10c00205 	stb	r3,8(r2)
81116124:	e0fffd17 	ldw	r3,-12(fp)
81116128:	1806d23a 	srli	r3,r3,8
8111612c:	19403fcc 	andi	r5,r3,255
81116130:	10c00243 	ldbu	r3,9(r2)
81116134:	1806703a 	and	r3,r3,zero
81116138:	1809883a 	mov	r4,r3
8111613c:	2807883a 	mov	r3,r5
81116140:	20c6b03a 	or	r3,r4,r3
81116144:	10c00245 	stb	r3,9(r2)
81116148:	e0fffd17 	ldw	r3,-12(fp)
8111614c:	1806d43a 	srli	r3,r3,16
81116150:	19403fcc 	andi	r5,r3,255
81116154:	10c00283 	ldbu	r3,10(r2)
81116158:	1806703a 	and	r3,r3,zero
8111615c:	1809883a 	mov	r4,r3
81116160:	2807883a 	mov	r3,r5
81116164:	20c6b03a 	or	r3,r4,r3
81116168:	10c00285 	stb	r3,10(r2)
8111616c:	e0fffd17 	ldw	r3,-12(fp)
81116170:	180ad63a 	srli	r5,r3,24
81116174:	10c002c3 	ldbu	r3,11(r2)
81116178:	1806703a 	and	r3,r3,zero
8111617c:	1809883a 	mov	r4,r3
81116180:	2807883a 	mov	r3,r5
81116184:	20c6b03a 	or	r3,r4,r3
81116188:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
8111618c:	e0bffa17 	ldw	r2,-24(fp)
81116190:	e0fffb17 	ldw	r3,-20(fp)
81116194:	19403fcc 	andi	r5,r3,255
81116198:	10c00403 	ldbu	r3,16(r2)
8111619c:	1806703a 	and	r3,r3,zero
811161a0:	1809883a 	mov	r4,r3
811161a4:	2807883a 	mov	r3,r5
811161a8:	20c6b03a 	or	r3,r4,r3
811161ac:	10c00405 	stb	r3,16(r2)
811161b0:	e0fffb17 	ldw	r3,-20(fp)
811161b4:	1806d23a 	srli	r3,r3,8
811161b8:	19403fcc 	andi	r5,r3,255
811161bc:	10c00443 	ldbu	r3,17(r2)
811161c0:	1806703a 	and	r3,r3,zero
811161c4:	1809883a 	mov	r4,r3
811161c8:	2807883a 	mov	r3,r5
811161cc:	20c6b03a 	or	r3,r4,r3
811161d0:	10c00445 	stb	r3,17(r2)
811161d4:	e0fffb17 	ldw	r3,-20(fp)
811161d8:	1806d43a 	srli	r3,r3,16
811161dc:	19403fcc 	andi	r5,r3,255
811161e0:	10c00483 	ldbu	r3,18(r2)
811161e4:	1806703a 	and	r3,r3,zero
811161e8:	1809883a 	mov	r4,r3
811161ec:	2807883a 	mov	r3,r5
811161f0:	20c6b03a 	or	r3,r4,r3
811161f4:	10c00485 	stb	r3,18(r2)
811161f8:	e0fffb17 	ldw	r3,-20(fp)
811161fc:	180ad63a 	srli	r5,r3,24
81116200:	10c004c3 	ldbu	r3,19(r2)
81116204:	1806703a 	and	r3,r3,zero
81116208:	1809883a 	mov	r4,r3
8111620c:	2807883a 	mov	r3,r5
81116210:	20c6b03a 	or	r3,r4,r3
81116214:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
81116218:	e0bffa17 	ldw	r2,-24(fp)
8111621c:	10c00103 	ldbu	r3,4(r2)
81116220:	1806703a 	and	r3,r3,zero
81116224:	10c00105 	stb	r3,4(r2)
81116228:	10c00143 	ldbu	r3,5(r2)
8111622c:	1806703a 	and	r3,r3,zero
81116230:	10c00145 	stb	r3,5(r2)
81116234:	10c00183 	ldbu	r3,6(r2)
81116238:	1806703a 	and	r3,r3,zero
8111623c:	10c00185 	stb	r3,6(r2)
81116240:	10c001c3 	ldbu	r3,7(r2)
81116244:	1806703a 	and	r3,r3,zero
81116248:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
8111624c:	e0bffa17 	ldw	r2,-24(fp)
81116250:	10c00303 	ldbu	r3,12(r2)
81116254:	1806703a 	and	r3,r3,zero
81116258:	10c00305 	stb	r3,12(r2)
8111625c:	10c00343 	ldbu	r3,13(r2)
81116260:	1806703a 	and	r3,r3,zero
81116264:	10c00345 	stb	r3,13(r2)
81116268:	10c00383 	ldbu	r3,14(r2)
8111626c:	1806703a 	and	r3,r3,zero
81116270:	10c00385 	stb	r3,14(r2)
81116274:	10c003c3 	ldbu	r3,15(r2)
81116278:	1806703a 	and	r3,r3,zero
8111627c:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
81116280:	e0bffa17 	ldw	r2,-24(fp)
81116284:	10c00503 	ldbu	r3,20(r2)
81116288:	1806703a 	and	r3,r3,zero
8111628c:	10c00505 	stb	r3,20(r2)
81116290:	10c00543 	ldbu	r3,21(r2)
81116294:	1806703a 	and	r3,r3,zero
81116298:	10c00545 	stb	r3,21(r2)
8111629c:	10c00583 	ldbu	r3,22(r2)
811162a0:	1806703a 	and	r3,r3,zero
811162a4:	10c00585 	stb	r3,22(r2)
811162a8:	10c005c3 	ldbu	r3,23(r2)
811162ac:	1806703a 	and	r3,r3,zero
811162b0:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
811162b4:	e0bffa17 	ldw	r2,-24(fp)
811162b8:	e0fffe17 	ldw	r3,-8(fp)
811162bc:	19403fcc 	andi	r5,r3,255
811162c0:	10c00603 	ldbu	r3,24(r2)
811162c4:	1806703a 	and	r3,r3,zero
811162c8:	1809883a 	mov	r4,r3
811162cc:	2807883a 	mov	r3,r5
811162d0:	20c6b03a 	or	r3,r4,r3
811162d4:	10c00605 	stb	r3,24(r2)
811162d8:	e0fffe17 	ldw	r3,-8(fp)
811162dc:	1806d23a 	srli	r3,r3,8
811162e0:	19403fcc 	andi	r5,r3,255
811162e4:	10c00643 	ldbu	r3,25(r2)
811162e8:	1806703a 	and	r3,r3,zero
811162ec:	1809883a 	mov	r4,r3
811162f0:	2807883a 	mov	r3,r5
811162f4:	20c6b03a 	or	r3,r4,r3
811162f8:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
811162fc:	e0bffa17 	ldw	r2,-24(fp)
81116300:	10c00703 	ldbu	r3,28(r2)
81116304:	1806703a 	and	r3,r3,zero
81116308:	10c00705 	stb	r3,28(r2)
8111630c:	10c00743 	ldbu	r3,29(r2)
81116310:	1806703a 	and	r3,r3,zero
81116314:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
81116318:	e0bffa17 	ldw	r2,-24(fp)
8111631c:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
81116320:	e0800617 	ldw	r2,24(fp)
81116324:	1007883a 	mov	r3,r2
81116328:	e0bffa17 	ldw	r2,-24(fp)
8111632c:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
81116330:	e0800717 	ldw	r2,28(fp)
81116334:	1007883a 	mov	r3,r2
81116338:	e0bffa17 	ldw	r2,-24(fp)
8111633c:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
81116340:	e0800317 	ldw	r2,12(fp)
81116344:	10000226 	beq	r2,zero,81116350 <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
81116348:	00bfe044 	movi	r2,-127
8111634c:	00000106 	br	81116354 <alt_avalon_sgdma_construct_descriptor_burst+0x330>
81116350:	00bfe004 	movi	r2,-128
81116354:	e0c00417 	ldw	r3,16(fp)
81116358:	18000226 	beq	r3,zero,81116364 <alt_avalon_sgdma_construct_descriptor_burst+0x340>
8111635c:	00c00084 	movi	r3,2
81116360:	00000106 	br	81116368 <alt_avalon_sgdma_construct_descriptor_burst+0x344>
81116364:	0007883a 	mov	r3,zero
81116368:	10c4b03a 	or	r2,r2,r3
8111636c:	1007883a 	mov	r3,r2
81116370:	e0800517 	ldw	r2,20(fp)
81116374:	10000226 	beq	r2,zero,81116380 <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
81116378:	00800104 	movi	r2,4
8111637c:	00000106 	br	81116384 <alt_avalon_sgdma_construct_descriptor_burst+0x360>
81116380:	0005883a 	mov	r2,zero
81116384:	1884b03a 	or	r2,r3,r2
81116388:	1007883a 	mov	r3,r2
8111638c:	e0bfff03 	ldbu	r2,-4(fp)
81116390:	10000426 	beq	r2,zero,811163a4 <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
81116394:	e0bfff03 	ldbu	r2,-4(fp)
81116398:	108003cc 	andi	r2,r2,15
8111639c:	100490fa 	slli	r2,r2,3
811163a0:	00000106 	br	811163a8 <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
811163a4:	0005883a 	mov	r2,zero
811163a8:	1884b03a 	or	r2,r3,r2
811163ac:	1007883a 	mov	r3,r2
811163b0:	e0bffa17 	ldw	r2,-24(fp)
811163b4:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
811163b8:	01400804 	movi	r5,32
811163bc:	e13ffa17 	ldw	r4,-24(fp)
811163c0:	11187040 	call	81118704 <alt_dcache_flush>
}
811163c4:	0001883a 	nop
811163c8:	e037883a 	mov	sp,fp
811163cc:	dfc00117 	ldw	ra,4(sp)
811163d0:	df000017 	ldw	fp,0(sp)
811163d4:	dec00204 	addi	sp,sp,8
811163d8:	f800283a 	ret

811163dc <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
811163dc:	defff904 	addi	sp,sp,-28
811163e0:	dfc00615 	stw	ra,24(sp)
811163e4:	df000515 	stw	fp,20(sp)
811163e8:	df000504 	addi	fp,sp,20
811163ec:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
811163f0:	e0bfff17 	ldw	r2,-4(fp)
811163f4:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
811163f8:	e0bffb17 	ldw	r2,-20(fp)
811163fc:	10800317 	ldw	r2,12(r2)
81116400:	10800404 	addi	r2,r2,16
81116404:	e0fffb17 	ldw	r3,-20(fp)
81116408:	18c00317 	ldw	r3,12(r3)
8111640c:	18c00404 	addi	r3,r3,16
81116410:	18c00037 	ldwio	r3,0(r3)
81116414:	18e00034 	orhi	r3,r3,32768
81116418:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
8111641c:	e0bffb17 	ldw	r2,-20(fp)
81116420:	10800317 	ldw	r2,12(r2)
81116424:	10800404 	addi	r2,r2,16
81116428:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
8111642c:	e0bffb17 	ldw	r2,-20(fp)
81116430:	10800917 	ldw	r2,36(r2)
81116434:	10001226 	beq	r2,zero,81116480 <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116438:	0005303a 	rdctl	r2,status
8111643c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116440:	e0fffd17 	ldw	r3,-12(fp)
81116444:	00bfff84 	movi	r2,-2
81116448:	1884703a 	and	r2,r3,r2
8111644c:	1001703a 	wrctl	status,r2
  
  return context;
81116450:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
81116454:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
81116458:	e0bffb17 	ldw	r2,-20(fp)
8111645c:	10800917 	ldw	r2,36(r2)
81116460:	e0fffb17 	ldw	r3,-20(fp)
81116464:	18c00a17 	ldw	r3,40(r3)
81116468:	1809883a 	mov	r4,r3
8111646c:	103ee83a 	callr	r2
81116470:	e0bffc17 	ldw	r2,-16(fp)
81116474:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116478:	e0bffe17 	ldw	r2,-8(fp)
8111647c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
81116480:	0001883a 	nop
81116484:	e037883a 	mov	sp,fp
81116488:	dfc00117 	ldw	ra,4(sp)
8111648c:	df000017 	ldw	fp,0(sp)
81116490:	dec00204 	addi	sp,sp,8
81116494:	f800283a 	ret

81116498 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81116498:	defffa04 	addi	sp,sp,-24
8111649c:	dfc00515 	stw	ra,20(sp)
811164a0:	df000415 	stw	fp,16(sp)
811164a4:	df000404 	addi	fp,sp,16
811164a8:	e13ffd15 	stw	r4,-12(fp)
811164ac:	e17ffe15 	stw	r5,-8(fp)
811164b0:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
811164b4:	e0bffd17 	ldw	r2,-12(fp)
811164b8:	10800317 	ldw	r2,12(r2)
811164bc:	10800404 	addi	r2,r2,16
811164c0:	00c00074 	movhi	r3,1
811164c4:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
811164c8:	e0bffd17 	ldw	r2,-12(fp)
811164cc:	10800317 	ldw	r2,12(r2)
811164d0:	10800404 	addi	r2,r2,16
811164d4:	00c00074 	movhi	r3,1
811164d8:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
811164dc:	e0bffd17 	ldw	r2,-12(fp)
811164e0:	10800317 	ldw	r2,12(r2)
811164e4:	10800404 	addi	r2,r2,16
811164e8:	0007883a 	mov	r3,zero
811164ec:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
811164f0:	e0bffd17 	ldw	r2,-12(fp)
811164f4:	10800317 	ldw	r2,12(r2)
811164f8:	00c03fc4 	movi	r3,255
811164fc:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
81116500:	d1600f04 	addi	r5,gp,-32708
81116504:	e13ffd17 	ldw	r4,-12(fp)
81116508:	11187680 	call	81118768 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
8111650c:	d8000015 	stw	zero,0(sp)
81116510:	e1fffd17 	ldw	r7,-12(fp)
81116514:	01a04474 	movhi	r6,33041
81116518:	3198f704 	addi	r6,r6,25564
8111651c:	e17fff17 	ldw	r5,-4(fp)
81116520:	e13ffe17 	ldw	r4,-8(fp)
81116524:	111895c0 	call	8111895c <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
81116528:	0001883a 	nop
8111652c:	e037883a 	mov	sp,fp
81116530:	dfc00117 	ldw	ra,4(sp)
81116534:	df000017 	ldw	fp,0(sp)
81116538:	dec00204 	addi	sp,sp,8
8111653c:	f800283a 	ret

81116540 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81116540:	defffa04 	addi	sp,sp,-24
81116544:	dfc00515 	stw	ra,20(sp)
81116548:	df000415 	stw	fp,16(sp)
8111654c:	df000404 	addi	fp,sp,16
81116550:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81116554:	0007883a 	mov	r3,zero
81116558:	e0bfff17 	ldw	r2,-4(fp)
8111655c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81116560:	e0bfff17 	ldw	r2,-4(fp)
81116564:	10800104 	addi	r2,r2,4
81116568:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111656c:	0005303a 	rdctl	r2,status
81116570:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116574:	e0fffd17 	ldw	r3,-12(fp)
81116578:	00bfff84 	movi	r2,-2
8111657c:	1884703a 	and	r2,r3,r2
81116580:	1001703a 	wrctl	status,r2
  
  return context;
81116584:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81116588:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
8111658c:	11149b00 	call	811149b0 <alt_tick>
81116590:	e0bffc17 	ldw	r2,-16(fp)
81116594:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116598:	e0bffe17 	ldw	r2,-8(fp)
8111659c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
811165a0:	0001883a 	nop
811165a4:	e037883a 	mov	sp,fp
811165a8:	dfc00117 	ldw	ra,4(sp)
811165ac:	df000017 	ldw	fp,0(sp)
811165b0:	dec00204 	addi	sp,sp,8
811165b4:	f800283a 	ret

811165b8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
811165b8:	defff804 	addi	sp,sp,-32
811165bc:	dfc00715 	stw	ra,28(sp)
811165c0:	df000615 	stw	fp,24(sp)
811165c4:	df000604 	addi	fp,sp,24
811165c8:	e13ffc15 	stw	r4,-16(fp)
811165cc:	e17ffd15 	stw	r5,-12(fp)
811165d0:	e1bffe15 	stw	r6,-8(fp)
811165d4:	e1ffff15 	stw	r7,-4(fp)
811165d8:	e0bfff17 	ldw	r2,-4(fp)
811165dc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
811165e0:	d0a03b17 	ldw	r2,-32532(gp)
811165e4:	1000021e 	bne	r2,zero,811165f0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
811165e8:	e0bffb17 	ldw	r2,-20(fp)
811165ec:	d0a03b15 	stw	r2,-32532(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
811165f0:	e0bffc17 	ldw	r2,-16(fp)
811165f4:	10800104 	addi	r2,r2,4
811165f8:	00c001c4 	movi	r3,7
811165fc:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81116600:	d8000015 	stw	zero,0(sp)
81116604:	e1fffc17 	ldw	r7,-16(fp)
81116608:	01a04474 	movhi	r6,33041
8111660c:	31995004 	addi	r6,r6,25920
81116610:	e17ffe17 	ldw	r5,-8(fp)
81116614:	e13ffd17 	ldw	r4,-12(fp)
81116618:	111895c0 	call	8111895c <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
8111661c:	0001883a 	nop
81116620:	e037883a 	mov	sp,fp
81116624:	dfc00117 	ldw	ra,4(sp)
81116628:	df000017 	ldw	fp,0(sp)
8111662c:	dec00204 	addi	sp,sp,8
81116630:	f800283a 	ret

81116634 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81116634:	defffe04 	addi	sp,sp,-8
81116638:	dfc00115 	stw	ra,4(sp)
8111663c:	df000015 	stw	fp,0(sp)
81116640:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81116644:	d0a00b17 	ldw	r2,-32724(gp)
81116648:	10000326 	beq	r2,zero,81116658 <alt_get_errno+0x24>
8111664c:	d0a00b17 	ldw	r2,-32724(gp)
81116650:	103ee83a 	callr	r2
81116654:	00000106 	br	8111665c <alt_get_errno+0x28>
81116658:	d0a03704 	addi	r2,gp,-32548
}
8111665c:	e037883a 	mov	sp,fp
81116660:	dfc00117 	ldw	ra,4(sp)
81116664:	df000017 	ldw	fp,0(sp)
81116668:	dec00204 	addi	sp,sp,8
8111666c:	f800283a 	ret

81116670 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
81116670:	defffc04 	addi	sp,sp,-16
81116674:	df000315 	stw	fp,12(sp)
81116678:	df000304 	addi	fp,sp,12
8111667c:	e13ffd15 	stw	r4,-12(fp)
81116680:	e17ffe15 	stw	r5,-8(fp)
81116684:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81116688:	e0bffd17 	ldw	r2,-12(fp)
8111668c:	10800037 	ldwio	r2,0(r2)
81116690:	1080010c 	andi	r2,r2,4
81116694:	10000226 	beq	r2,zero,811166a0 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
81116698:	00bff904 	movi	r2,-28
8111669c:	00001506 	br	811166f4 <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
811166a0:	e0bfff17 	ldw	r2,-4(fp)
811166a4:	10800017 	ldw	r2,0(r2)
811166a8:	1007883a 	mov	r3,r2
811166ac:	e0bffe17 	ldw	r2,-8(fp)
811166b0:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
811166b4:	e0bffe17 	ldw	r2,-8(fp)
811166b8:	10800104 	addi	r2,r2,4
811166bc:	e0ffff17 	ldw	r3,-4(fp)
811166c0:	18c00117 	ldw	r3,4(r3)
811166c4:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
811166c8:	e0bffe17 	ldw	r2,-8(fp)
811166cc:	10800204 	addi	r2,r2,8
811166d0:	e0ffff17 	ldw	r3,-4(fp)
811166d4:	18c00217 	ldw	r3,8(r3)
811166d8:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
811166dc:	e0bffe17 	ldw	r2,-8(fp)
811166e0:	10800304 	addi	r2,r2,12
811166e4:	e0ffff17 	ldw	r3,-4(fp)
811166e8:	18c00317 	ldw	r3,12(r3)
811166ec:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
811166f0:	0005883a 	mov	r2,zero
}
811166f4:	e037883a 	mov	sp,fp
811166f8:	df000017 	ldw	fp,0(sp)
811166fc:	dec00104 	addi	sp,sp,4
81116700:	f800283a 	ret

81116704 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
81116704:	defffc04 	addi	sp,sp,-16
81116708:	df000315 	stw	fp,12(sp)
8111670c:	df000304 	addi	fp,sp,12
81116710:	e13ffd15 	stw	r4,-12(fp)
81116714:	e17ffe15 	stw	r5,-8(fp)
81116718:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8111671c:	e0bffd17 	ldw	r2,-12(fp)
81116720:	10800037 	ldwio	r2,0(r2)
81116724:	1080010c 	andi	r2,r2,4
81116728:	10000226 	beq	r2,zero,81116734 <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
8111672c:	00bff904 	movi	r2,-28
81116730:	00003b06 	br	81116820 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81116734:	e0bfff17 	ldw	r2,-4(fp)
81116738:	10800017 	ldw	r2,0(r2)
8111673c:	1007883a 	mov	r3,r2
81116740:	e0bffe17 	ldw	r2,-8(fp)
81116744:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
81116748:	e0bffe17 	ldw	r2,-8(fp)
8111674c:	10800104 	addi	r2,r2,4
81116750:	e0ffff17 	ldw	r3,-4(fp)
81116754:	18c00117 	ldw	r3,4(r3)
81116758:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
8111675c:	e0bffe17 	ldw	r2,-8(fp)
81116760:	10800204 	addi	r2,r2,8
81116764:	e0ffff17 	ldw	r3,-4(fp)
81116768:	18c00217 	ldw	r3,8(r3)
8111676c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
81116770:	e0bffe17 	ldw	r2,-8(fp)
81116774:	10800304 	addi	r2,r2,12
81116778:	e0ffff17 	ldw	r3,-4(fp)
8111677c:	18c0030b 	ldhu	r3,12(r3)
81116780:	18ffffcc 	andi	r3,r3,65535
81116784:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
81116788:	e0bffe17 	ldw	r2,-8(fp)
8111678c:	10800384 	addi	r2,r2,14
81116790:	e0ffff17 	ldw	r3,-4(fp)
81116794:	18c00383 	ldbu	r3,14(r3)
81116798:	18c03fcc 	andi	r3,r3,255
8111679c:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
811167a0:	e0bffe17 	ldw	r2,-8(fp)
811167a4:	108003c4 	addi	r2,r2,15
811167a8:	e0ffff17 	ldw	r3,-4(fp)
811167ac:	18c003c3 	ldbu	r3,15(r3)
811167b0:	18c03fcc 	andi	r3,r3,255
811167b4:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
811167b8:	e0bffe17 	ldw	r2,-8(fp)
811167bc:	10800404 	addi	r2,r2,16
811167c0:	e0ffff17 	ldw	r3,-4(fp)
811167c4:	18c0040b 	ldhu	r3,16(r3)
811167c8:	18ffffcc 	andi	r3,r3,65535
811167cc:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
811167d0:	e0bffe17 	ldw	r2,-8(fp)
811167d4:	10800484 	addi	r2,r2,18
811167d8:	e0ffff17 	ldw	r3,-4(fp)
811167dc:	18c0048b 	ldhu	r3,18(r3)
811167e0:	18ffffcc 	andi	r3,r3,65535
811167e4:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
811167e8:	e0bffe17 	ldw	r2,-8(fp)
811167ec:	10800504 	addi	r2,r2,20
811167f0:	0007883a 	mov	r3,zero
811167f4:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
811167f8:	e0bffe17 	ldw	r2,-8(fp)
811167fc:	10800604 	addi	r2,r2,24
81116800:	0007883a 	mov	r3,zero
81116804:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
81116808:	e0bffe17 	ldw	r2,-8(fp)
8111680c:	10800704 	addi	r2,r2,28
81116810:	e0ffff17 	ldw	r3,-4(fp)
81116814:	18c00717 	ldw	r3,28(r3)
81116818:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
8111681c:	0005883a 	mov	r2,zero
}
81116820:	e037883a 	mov	sp,fp
81116824:	df000017 	ldw	fp,0(sp)
81116828:	dec00104 	addi	sp,sp,4
8111682c:	f800283a 	ret

81116830 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
81116830:	defff804 	addi	sp,sp,-32
81116834:	dfc00715 	stw	ra,28(sp)
81116838:	df000615 	stw	fp,24(sp)
8111683c:	df000604 	addi	fp,sp,24
81116840:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
81116844:	e0bfff17 	ldw	r2,-4(fp)
81116848:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
8111684c:	e0bffa17 	ldw	r2,-24(fp)
81116850:	10801783 	ldbu	r2,94(r2)
81116854:	10803fcc 	andi	r2,r2,255
81116858:	10001126 	beq	r2,zero,811168a0 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
8111685c:	e0bffa17 	ldw	r2,-24(fp)
81116860:	10800617 	ldw	r2,24(r2)
81116864:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
81116868:	1007883a 	mov	r3,r2
8111686c:	00bffdc4 	movi	r2,-9
81116870:	1884703a 	and	r2,r3,r2
81116874:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81116878:	e0bffa17 	ldw	r2,-24(fp)
8111687c:	10800617 	ldw	r2,24(r2)
81116880:	e0fffb17 	ldw	r3,-20(fp)
81116884:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
81116888:	e0bffa17 	ldw	r2,-24(fp)
8111688c:	10800617 	ldw	r2,24(r2)
81116890:	10800404 	addi	r2,r2,16
81116894:	00c00044 	movi	r3,1
81116898:	10c00035 	stwio	r3,0(r2)
8111689c:	00001106 	br	811168e4 <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
811168a0:	e0bffa17 	ldw	r2,-24(fp)
811168a4:	10800317 	ldw	r2,12(r2)
811168a8:	10800104 	addi	r2,r2,4
811168ac:	10800037 	ldwio	r2,0(r2)
811168b0:	1007883a 	mov	r3,r2
811168b4:	00bffbc4 	movi	r2,-17
811168b8:	1884703a 	and	r2,r3,r2
811168bc:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
811168c0:	e0bffa17 	ldw	r2,-24(fp)
811168c4:	10800317 	ldw	r2,12(r2)
811168c8:	10800104 	addi	r2,r2,4
811168cc:	e0fffb17 	ldw	r3,-20(fp)
811168d0:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
811168d4:	e0bffa17 	ldw	r2,-24(fp)
811168d8:	10800317 	ldw	r2,12(r2)
811168dc:	00c08004 	movi	r3,512
811168e0:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
811168e4:	e0bffa17 	ldw	r2,-24(fp)
811168e8:	10800b17 	ldw	r2,44(r2)
811168ec:	10001226 	beq	r2,zero,81116938 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811168f0:	0005303a 	rdctl	r2,status
811168f4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811168f8:	e0fffd17 	ldw	r3,-12(fp)
811168fc:	00bfff84 	movi	r2,-2
81116900:	1884703a 	and	r2,r3,r2
81116904:	1001703a 	wrctl	status,r2
  
  return context;
81116908:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
8111690c:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
81116910:	e0bffa17 	ldw	r2,-24(fp)
81116914:	10800b17 	ldw	r2,44(r2)
81116918:	e0fffa17 	ldw	r3,-24(fp)
8111691c:	18c00c17 	ldw	r3,48(r3)
81116920:	1809883a 	mov	r4,r3
81116924:	103ee83a 	callr	r2
81116928:	e0bffc17 	ldw	r2,-16(fp)
8111692c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116930:	e0bffe17 	ldw	r2,-8(fp)
81116934:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
81116938:	e0bffa17 	ldw	r2,-24(fp)
8111693c:	10801783 	ldbu	r2,94(r2)
81116940:	10803fcc 	andi	r2,r2,255
81116944:	10000a26 	beq	r2,zero,81116970 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81116948:	e0bffa17 	ldw	r2,-24(fp)
8111694c:	10800617 	ldw	r2,24(r2)
81116950:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81116954:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
81116958:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
8111695c:	e0bffa17 	ldw	r2,-24(fp)
81116960:	10800617 	ldw	r2,24(r2)
81116964:	e0fffb17 	ldw	r3,-20(fp)
81116968:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
8111696c:	00000c06 	br	811169a0 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
81116970:	e0bffa17 	ldw	r2,-24(fp)
81116974:	10800317 	ldw	r2,12(r2)
81116978:	10800104 	addi	r2,r2,4
8111697c:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
81116980:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
81116984:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81116988:	e0bffa17 	ldw	r2,-24(fp)
8111698c:	10800317 	ldw	r2,12(r2)
81116990:	10800104 	addi	r2,r2,4
81116994:	e0fffb17 	ldw	r3,-20(fp)
81116998:	10c00035 	stwio	r3,0(r2)
    }

    return;
8111699c:	0001883a 	nop
}
811169a0:	e037883a 	mov	sp,fp
811169a4:	dfc00117 	ldw	ra,4(sp)
811169a8:	df000017 	ldw	fp,0(sp)
811169ac:	dec00204 	addi	sp,sp,8
811169b0:	f800283a 	ret

811169b4 <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
811169b4:	defffb04 	addi	sp,sp,-20
811169b8:	df000415 	stw	fp,16(sp)
811169bc:	df000404 	addi	fp,sp,16
811169c0:	e13ffc15 	stw	r4,-16(fp)
811169c4:	e17ffd15 	stw	r5,-12(fp)
811169c8:	e1bffe15 	stw	r6,-8(fp)
811169cc:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
811169d0:	e0bffc17 	ldw	r2,-16(fp)
811169d4:	10c01217 	ldw	r3,72(r2)
811169d8:	e0800117 	ldw	r2,4(fp)
811169dc:	18800436 	bltu	r3,r2,811169f0 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
811169e0:	e0bffc17 	ldw	r2,-16(fp)
811169e4:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
811169e8:	10803fcc 	andi	r2,r2,255
811169ec:	10000226 	beq	r2,zero,811169f8 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
811169f0:	00bffa84 	movi	r2,-22
811169f4:	00000e06 	br	81116a30 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
811169f8:	e0bffd17 	ldw	r2,-12(fp)
811169fc:	e0fffe17 	ldw	r3,-8(fp)
81116a00:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81116a04:	e0bffd17 	ldw	r2,-12(fp)
81116a08:	e0ffff17 	ldw	r3,-4(fp)
81116a0c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81116a10:	e0bffd17 	ldw	r2,-12(fp)
81116a14:	e0c00117 	ldw	r3,4(fp)
81116a18:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81116a1c:	e0800217 	ldw	r2,8(fp)
81116a20:	10e00034 	orhi	r3,r2,32768
81116a24:	e0bffd17 	ldw	r2,-12(fp)
81116a28:	10c00315 	stw	r3,12(r2)
    
    return 0;
81116a2c:	0005883a 	mov	r2,zero
}
81116a30:	e037883a 	mov	sp,fp
81116a34:	df000017 	ldw	fp,0(sp)
81116a38:	dec00104 	addi	sp,sp,4
81116a3c:	f800283a 	ret

81116a40 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81116a40:	defff604 	addi	sp,sp,-40
81116a44:	df000915 	stw	fp,36(sp)
81116a48:	df000904 	addi	fp,sp,36
81116a4c:	e13ff715 	stw	r4,-36(fp)
81116a50:	e17ff815 	stw	r5,-32(fp)
81116a54:	e1bff915 	stw	r6,-28(fp)
81116a58:	e1fffa15 	stw	r7,-24(fp)
81116a5c:	e1800317 	ldw	r6,12(fp)
81116a60:	e1400417 	ldw	r5,16(fp)
81116a64:	e1000517 	ldw	r4,20(fp)
81116a68:	e0c00617 	ldw	r3,24(fp)
81116a6c:	e0800717 	ldw	r2,28(fp)
81116a70:	e1bffb0d 	sth	r6,-20(fp)
81116a74:	e17ffc05 	stb	r5,-16(fp)
81116a78:	e13ffd05 	stb	r4,-12(fp)
81116a7c:	e0fffe0d 	sth	r3,-8(fp)
81116a80:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
81116a84:	e0bff717 	ldw	r2,-36(fp)
81116a88:	10c01217 	ldw	r3,72(r2)
81116a8c:	e0800117 	ldw	r2,4(fp)
81116a90:	18801936 	bltu	r3,r2,81116af8 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81116a94:	e13ff717 	ldw	r4,-36(fp)
81116a98:	20801317 	ldw	r2,76(r4)
81116a9c:	20c01417 	ldw	r3,80(r4)
81116aa0:	e13ffe0b 	ldhu	r4,-8(fp)
81116aa4:	213fffcc 	andi	r4,r4,65535
81116aa8:	2015883a 	mov	r10,r4
81116aac:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
81116ab0:	1ac01136 	bltu	r3,r11,81116af8 <alt_msgdma_construct_extended_descriptor+0xb8>
81116ab4:	58c0011e 	bne	r11,r3,81116abc <alt_msgdma_construct_extended_descriptor+0x7c>
81116ab8:	12800f36 	bltu	r2,r10,81116af8 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81116abc:	e13ff717 	ldw	r4,-36(fp)
81116ac0:	20801317 	ldw	r2,76(r4)
81116ac4:	20c01417 	ldw	r3,80(r4)
81116ac8:	e13fff0b 	ldhu	r4,-4(fp)
81116acc:	213fffcc 	andi	r4,r4,65535
81116ad0:	2011883a 	mov	r8,r4
81116ad4:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81116ad8:	1a400736 	bltu	r3,r9,81116af8 <alt_msgdma_construct_extended_descriptor+0xb8>
81116adc:	48c0011e 	bne	r9,r3,81116ae4 <alt_msgdma_construct_extended_descriptor+0xa4>
81116ae0:	12000536 	bltu	r2,r8,81116af8 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81116ae4:	e0bff717 	ldw	r2,-36(fp)
81116ae8:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81116aec:	10803fcc 	andi	r2,r2,255
81116af0:	10800060 	cmpeqi	r2,r2,1
81116af4:	1000021e 	bne	r2,zero,81116b00 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81116af8:	00bffa84 	movi	r2,-22
81116afc:	00002106 	br	81116b84 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
81116b00:	e0bff817 	ldw	r2,-32(fp)
81116b04:	e0fff917 	ldw	r3,-28(fp)
81116b08:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
81116b0c:	e0bff817 	ldw	r2,-32(fp)
81116b10:	e0fffa17 	ldw	r3,-24(fp)
81116b14:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81116b18:	e0bff817 	ldw	r2,-32(fp)
81116b1c:	e0c00117 	ldw	r3,4(fp)
81116b20:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81116b24:	e0bff817 	ldw	r2,-32(fp)
81116b28:	e0fffb0b 	ldhu	r3,-20(fp)
81116b2c:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
81116b30:	e0bff817 	ldw	r2,-32(fp)
81116b34:	e0fffc03 	ldbu	r3,-16(fp)
81116b38:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
81116b3c:	e0bff817 	ldw	r2,-32(fp)
81116b40:	e0fffd03 	ldbu	r3,-12(fp)
81116b44:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
81116b48:	e0bff817 	ldw	r2,-32(fp)
81116b4c:	e0fffe0b 	ldhu	r3,-8(fp)
81116b50:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
81116b54:	e0bff817 	ldw	r2,-32(fp)
81116b58:	e0ffff0b 	ldhu	r3,-4(fp)
81116b5c:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
81116b60:	e0bff817 	ldw	r2,-32(fp)
81116b64:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
81116b68:	e0bff817 	ldw	r2,-32(fp)
81116b6c:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81116b70:	e0800217 	ldw	r2,8(fp)
81116b74:	10e00034 	orhi	r3,r2,32768
81116b78:	e0bff817 	ldw	r2,-32(fp)
81116b7c:	10c00715 	stw	r3,28(r2)

  return 0 ;
81116b80:	0005883a 	mov	r2,zero

}
81116b84:	e037883a 	mov	sp,fp
81116b88:	df000017 	ldw	fp,0(sp)
81116b8c:	dec00104 	addi	sp,sp,4
81116b90:	f800283a 	ret

81116b94 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
81116b94:	defff004 	addi	sp,sp,-64
81116b98:	dfc00f15 	stw	ra,60(sp)
81116b9c:	df000e15 	stw	fp,56(sp)
81116ba0:	df000e04 	addi	fp,sp,56
81116ba4:	e13ffd15 	stw	r4,-12(fp)
81116ba8:	e17ffe15 	stw	r5,-8(fp)
81116bac:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
81116bb0:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
81116bb4:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
81116bb8:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116bbc:	e0bffd17 	ldw	r2,-12(fp)
81116bc0:	10800317 	ldw	r2,12(r2)
81116bc4:	10800204 	addi	r2,r2,8
81116bc8:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81116bcc:	10bfffcc 	andi	r2,r2,65535
81116bd0:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116bd4:	e0bffd17 	ldw	r2,-12(fp)
81116bd8:	10800317 	ldw	r2,12(r2)
81116bdc:	10800204 	addi	r2,r2,8
81116be0:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81116be4:	1004d43a 	srli	r2,r2,16
81116be8:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116bec:	e0bffd17 	ldw	r2,-12(fp)
81116bf0:	10800917 	ldw	r2,36(r2)
81116bf4:	e0fff617 	ldw	r3,-40(fp)
81116bf8:	1880042e 	bgeu	r3,r2,81116c0c <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81116bfc:	e0bffd17 	ldw	r2,-12(fp)
81116c00:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116c04:	e0fff517 	ldw	r3,-44(fp)
81116c08:	18800236 	bltu	r3,r2,81116c14 <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
81116c0c:	00bff904 	movi	r2,-28
81116c10:	00008f06 	br	81116e50 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81116c14:	00800804 	movi	r2,32
81116c18:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116c1c:	0005303a 	rdctl	r2,status
81116c20:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116c24:	e0fff717 	ldw	r3,-36(fp)
81116c28:	00bfff84 	movi	r2,-2
81116c2c:	1884703a 	and	r2,r3,r2
81116c30:	1001703a 	wrctl	status,r2
  
  return context;
81116c34:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81116c38:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81116c3c:	e0bffd17 	ldw	r2,-12(fp)
81116c40:	10800317 	ldw	r2,12(r2)
81116c44:	10800104 	addi	r2,r2,4
81116c48:	e0fff317 	ldw	r3,-52(fp)
81116c4c:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
81116c50:	e0bffd17 	ldw	r2,-12(fp)
81116c54:	10800317 	ldw	r2,12(r2)
81116c58:	e0fffd17 	ldw	r3,-12(fp)
81116c5c:	18c00317 	ldw	r3,12(r3)
81116c60:	18c00037 	ldwio	r3,0(r3)
81116c64:	10c00035 	stwio	r3,0(r2)
81116c68:	e0bff417 	ldw	r2,-48(fp)
81116c6c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116c70:	e0bffc17 	ldw	r2,-16(fp)
81116c74:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81116c78:	e0bffe17 	ldw	r2,-8(fp)
81116c7c:	10001a26 	beq	r2,zero,81116ce8 <alt_msgdma_descriptor_async_transfer+0x154>
81116c80:	e0bfff17 	ldw	r2,-4(fp)
81116c84:	1000181e 	bne	r2,zero,81116ce8 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81116c88:	00000d06 	br	81116cc0 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81116c8c:	01000044 	movi	r4,1
81116c90:	11185dc0 	call	811185dc <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116c94:	e0bff20b 	ldhu	r2,-56(fp)
81116c98:	1084e230 	cmpltui	r2,r2,5000
81116c9c:	1000051e 	bne	r2,zero,81116cb4 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
81116ca0:	012044b4 	movhi	r4,33042
81116ca4:	212b4b04 	addi	r4,r4,-21204
81116ca8:	1118f900 	call	81118f90 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81116cac:	00bff084 	movi	r2,-62
81116cb0:	00006706 	br	81116e50 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81116cb4:	e0bff20b 	ldhu	r2,-56(fp)
81116cb8:	10800044 	addi	r2,r2,1
81116cbc:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81116cc0:	e0bffd17 	ldw	r2,-12(fp)
81116cc4:	10c00317 	ldw	r3,12(r2)
81116cc8:	e0bffd17 	ldw	r2,-12(fp)
81116ccc:	10800417 	ldw	r2,16(r2)
81116cd0:	e1bffe17 	ldw	r6,-8(fp)
81116cd4:	100b883a 	mov	r5,r2
81116cd8:	1809883a 	mov	r4,r3
81116cdc:	11166700 	call	81116670 <alt_msgdma_write_standard_descriptor>
81116ce0:	103fea1e 	bne	r2,zero,81116c8c <__reset+0xfb0f6c8c>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81116ce4:	00001f06 	br	81116d64 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81116ce8:	e0bffe17 	ldw	r2,-8(fp)
81116cec:	10001b1e 	bne	r2,zero,81116d5c <alt_msgdma_descriptor_async_transfer+0x1c8>
81116cf0:	e0bfff17 	ldw	r2,-4(fp)
81116cf4:	10001926 	beq	r2,zero,81116d5c <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
81116cf8:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81116cfc:	00000d06 	br	81116d34 <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81116d00:	01000044 	movi	r4,1
81116d04:	11185dc0 	call	811185dc <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116d08:	e0bff20b 	ldhu	r2,-56(fp)
81116d0c:	1084e230 	cmpltui	r2,r2,5000
81116d10:	1000051e 	bne	r2,zero,81116d28 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
81116d14:	012044b4 	movhi	r4,33042
81116d18:	212b6104 	addi	r4,r4,-21116
81116d1c:	1118f900 	call	81118f90 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81116d20:	00bff084 	movi	r2,-62
81116d24:	00004a06 	br	81116e50 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81116d28:	e0bff20b 	ldhu	r2,-56(fp)
81116d2c:	10800044 	addi	r2,r2,1
81116d30:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81116d34:	e0bffd17 	ldw	r2,-12(fp)
81116d38:	10c00317 	ldw	r3,12(r2)
81116d3c:	e0bffd17 	ldw	r2,-12(fp)
81116d40:	10800417 	ldw	r2,16(r2)
81116d44:	e1bfff17 	ldw	r6,-4(fp)
81116d48:	100b883a 	mov	r5,r2
81116d4c:	1809883a 	mov	r4,r3
81116d50:	11167040 	call	81116704 <alt_msgdma_write_extended_descriptor>
81116d54:	103fea1e 	bne	r2,zero,81116d00 <__reset+0xfb0f6d00>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81116d58:	00000206 	br	81116d64 <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81116d5c:	00bfffc4 	movi	r2,-1
81116d60:	00003b06 	br	81116e50 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
81116d64:	e0bffd17 	ldw	r2,-12(fp)
81116d68:	10800b17 	ldw	r2,44(r2)
81116d6c:	10001c26 	beq	r2,zero,81116de0 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
81116d70:	e0bffd17 	ldw	r2,-12(fp)
81116d74:	10c00d17 	ldw	r3,52(r2)
81116d78:	e0bff317 	ldw	r2,-52(fp)
81116d7c:	1884b03a 	or	r2,r3,r2
81116d80:	10800514 	ori	r2,r2,20
81116d84:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81116d88:	e0fff317 	ldw	r3,-52(fp)
81116d8c:	00bff7c4 	movi	r2,-33
81116d90:	1884703a 	and	r2,r3,r2
81116d94:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116d98:	0005303a 	rdctl	r2,status
81116d9c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116da0:	e0fffa17 	ldw	r3,-24(fp)
81116da4:	00bfff84 	movi	r2,-2
81116da8:	1884703a 	and	r2,r3,r2
81116dac:	1001703a 	wrctl	status,r2
  
  return context;
81116db0:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
81116db4:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81116db8:	e0bffd17 	ldw	r2,-12(fp)
81116dbc:	10800317 	ldw	r2,12(r2)
81116dc0:	10800104 	addi	r2,r2,4
81116dc4:	e0fff317 	ldw	r3,-52(fp)
81116dc8:	10c00035 	stwio	r3,0(r2)
81116dcc:	e0bff417 	ldw	r2,-48(fp)
81116dd0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116dd4:	e0bff817 	ldw	r2,-32(fp)
81116dd8:	1001703a 	wrctl	status,r2
81116ddc:	00001b06 	br	81116e4c <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
81116de0:	e0bffd17 	ldw	r2,-12(fp)
81116de4:	10c00d17 	ldw	r3,52(r2)
81116de8:	e0bff317 	ldw	r2,-52(fp)
81116dec:	1884b03a 	or	r2,r3,r2
81116df0:	10800114 	ori	r2,r2,4
81116df4:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81116df8:	e0fff317 	ldw	r3,-52(fp)
81116dfc:	00bff3c4 	movi	r2,-49
81116e00:	1884703a 	and	r2,r3,r2
81116e04:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116e08:	0005303a 	rdctl	r2,status
81116e0c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116e10:	e0fffb17 	ldw	r3,-20(fp)
81116e14:	00bfff84 	movi	r2,-2
81116e18:	1884703a 	and	r2,r3,r2
81116e1c:	1001703a 	wrctl	status,r2
  
  return context;
81116e20:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
81116e24:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81116e28:	e0bffd17 	ldw	r2,-12(fp)
81116e2c:	10800317 	ldw	r2,12(r2)
81116e30:	10800104 	addi	r2,r2,4
81116e34:	e0fff317 	ldw	r3,-52(fp)
81116e38:	10c00035 	stwio	r3,0(r2)
81116e3c:	e0bff417 	ldw	r2,-48(fp)
81116e40:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81116e44:	e0bff917 	ldw	r2,-28(fp)
81116e48:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
81116e4c:	0005883a 	mov	r2,zero
}
81116e50:	e037883a 	mov	sp,fp
81116e54:	dfc00117 	ldw	ra,4(sp)
81116e58:	df000017 	ldw	fp,0(sp)
81116e5c:	dec00204 	addi	sp,sp,8
81116e60:	f800283a 	ret

81116e64 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
81116e64:	defff004 	addi	sp,sp,-64
81116e68:	dfc00f15 	stw	ra,60(sp)
81116e6c:	df000e15 	stw	fp,56(sp)
81116e70:	df000e04 	addi	fp,sp,56
81116e74:	e13ffd15 	stw	r4,-12(fp)
81116e78:	e17ffe15 	stw	r5,-8(fp)
81116e7c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
81116e80:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
81116e84:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
81116e88:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
81116e8c:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116e90:	e0bffd17 	ldw	r2,-12(fp)
81116e94:	10800317 	ldw	r2,12(r2)
81116e98:	10800204 	addi	r2,r2,8
81116e9c:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
81116ea0:	10bfffcc 	andi	r2,r2,65535
81116ea4:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116ea8:	e0bffd17 	ldw	r2,-12(fp)
81116eac:	10800317 	ldw	r2,12(r2)
81116eb0:	10800204 	addi	r2,r2,8
81116eb4:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
81116eb8:	1004d43a 	srli	r2,r2,16
81116ebc:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
81116ec0:	00807804 	movi	r2,480
81116ec4:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116ec8:	00001906 	br	81116f30 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
81116ecc:	01000044 	movi	r4,1
81116ed0:	11185dc0 	call	811185dc <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116ed4:	e0bff30b 	ldhu	r2,-52(fp)
81116ed8:	1084e230 	cmpltui	r2,r2,5000
81116edc:	1000051e 	bne	r2,zero,81116ef4 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
81116ee0:	012044b4 	movhi	r4,33042
81116ee4:	212b7704 	addi	r4,r4,-21028
81116ee8:	1118f900 	call	81118f90 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
81116eec:	00bff084 	movi	r2,-62
81116ef0:	0000b506 	br	811171c8 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
81116ef4:	e0bff30b 	ldhu	r2,-52(fp)
81116ef8:	10800044 	addi	r2,r2,1
81116efc:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116f00:	e0bffd17 	ldw	r2,-12(fp)
81116f04:	10800317 	ldw	r2,12(r2)
81116f08:	10800204 	addi	r2,r2,8
81116f0c:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81116f10:	10bfffcc 	andi	r2,r2,65535
81116f14:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81116f18:	e0bffd17 	ldw	r2,-12(fp)
81116f1c:	10800317 	ldw	r2,12(r2)
81116f20:	10800204 	addi	r2,r2,8
81116f24:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
81116f28:	1004d43a 	srli	r2,r2,16
81116f2c:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116f30:	e0bffd17 	ldw	r2,-12(fp)
81116f34:	10800917 	ldw	r2,36(r2)
81116f38:	e0fff517 	ldw	r3,-44(fp)
81116f3c:	18bfe32e 	bgeu	r3,r2,81116ecc <__reset+0xfb0f6ecc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81116f40:	e0bffd17 	ldw	r2,-12(fp)
81116f44:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81116f48:	e0fff417 	ldw	r3,-48(fp)
81116f4c:	18bfdf2e 	bgeu	r3,r2,81116ecc <__reset+0xfb0f6ecc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81116f50:	0005303a 	rdctl	r2,status
81116f54:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81116f58:	e0fffc17 	ldw	r3,-16(fp)
81116f5c:	00bfff84 	movi	r2,-2
81116f60:	1884703a 	and	r2,r3,r2
81116f64:	1001703a 	wrctl	status,r2
  
  return context;
81116f68:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
81116f6c:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81116f70:	e0bffd17 	ldw	r2,-12(fp)
81116f74:	10800317 	ldw	r2,12(r2)
81116f78:	10800104 	addi	r2,r2,4
81116f7c:	00c00804 	movi	r3,32
81116f80:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
81116f84:	e0bffd17 	ldw	r2,-12(fp)
81116f88:	10800317 	ldw	r2,12(r2)
81116f8c:	e0fffd17 	ldw	r3,-12(fp)
81116f90:	18c00317 	ldw	r3,12(r3)
81116f94:	18c00037 	ldwio	r3,0(r3)
81116f98:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
81116f9c:	e0bffe17 	ldw	r2,-8(fp)
81116fa0:	10001b26 	beq	r2,zero,81117010 <alt_msgdma_descriptor_sync_transfer+0x1ac>
81116fa4:	e0bfff17 	ldw	r2,-4(fp)
81116fa8:	1000191e 	bne	r2,zero,81117010 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
81116fac:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81116fb0:	00000d06 	br	81116fe8 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
81116fb4:	01000044 	movi	r4,1
81116fb8:	11185dc0 	call	811185dc <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81116fbc:	e0bff30b 	ldhu	r2,-52(fp)
81116fc0:	1084e230 	cmpltui	r2,r2,5000
81116fc4:	1000051e 	bne	r2,zero,81116fdc <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
81116fc8:	012044b4 	movhi	r4,33042
81116fcc:	212b8b04 	addi	r4,r4,-20948
81116fd0:	1118f900 	call	81118f90 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81116fd4:	00bff084 	movi	r2,-62
81116fd8:	00007b06 	br	811171c8 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
81116fdc:	e0bff30b 	ldhu	r2,-52(fp)
81116fe0:	10800044 	addi	r2,r2,1
81116fe4:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81116fe8:	e0bffd17 	ldw	r2,-12(fp)
81116fec:	10c00317 	ldw	r3,12(r2)
81116ff0:	e0bffd17 	ldw	r2,-12(fp)
81116ff4:	10800417 	ldw	r2,16(r2)
81116ff8:	e1bffe17 	ldw	r6,-8(fp)
81116ffc:	100b883a 	mov	r5,r2
81117000:	1809883a 	mov	r4,r3
81117004:	11166700 	call	81116670 <alt_msgdma_write_standard_descriptor>
81117008:	103fea1e 	bne	r2,zero,81116fb4 <__reset+0xfb0f6fb4>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111700c:	00001f06 	br	8111708c <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81117010:	e0bffe17 	ldw	r2,-8(fp)
81117014:	10001b1e 	bne	r2,zero,81117084 <alt_msgdma_descriptor_sync_transfer+0x220>
81117018:	e0bfff17 	ldw	r2,-4(fp)
8111701c:	10001926 	beq	r2,zero,81117084 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
81117020:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81117024:	00000d06 	br	8111705c <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81117028:	01000044 	movi	r4,1
8111702c:	11185dc0 	call	811185dc <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81117030:	e0bff30b 	ldhu	r2,-52(fp)
81117034:	1084e230 	cmpltui	r2,r2,5000
81117038:	1000051e 	bne	r2,zero,81117050 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
8111703c:	012044b4 	movhi	r4,33042
81117040:	212b9c04 	addi	r4,r4,-20880
81117044:	1118f900 	call	81118f90 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81117048:	00bff084 	movi	r2,-62
8111704c:	00005e06 	br	811171c8 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
81117050:	e0bff30b 	ldhu	r2,-52(fp)
81117054:	10800044 	addi	r2,r2,1
81117058:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111705c:	e0bffd17 	ldw	r2,-12(fp)
81117060:	10c00317 	ldw	r3,12(r2)
81117064:	e0bffd17 	ldw	r2,-12(fp)
81117068:	10800417 	ldw	r2,16(r2)
8111706c:	e1bfff17 	ldw	r6,-4(fp)
81117070:	100b883a 	mov	r5,r2
81117074:	1809883a 	mov	r4,r3
81117078:	11167040 	call	81116704 <alt_msgdma_write_extended_descriptor>
8111707c:	103fea1e 	bne	r2,zero,81117028 <__reset+0xfb0f7028>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81117080:	00000206 	br	8111708c <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81117084:	00bfffc4 	movi	r2,-1
81117088:	00004f06 	br	811171c8 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8111708c:	e0bffd17 	ldw	r2,-12(fp)
81117090:	10800317 	ldw	r2,12(r2)
81117094:	10800104 	addi	r2,r2,4
81117098:	e0fffd17 	ldw	r3,-12(fp)
8111709c:	19000d17 	ldw	r4,52(r3)
811170a0:	00fff2c4 	movi	r3,-53
811170a4:	20c6703a 	and	r3,r4,r3
811170a8:	18c00114 	ori	r3,r3,4
811170ac:	10c00035 	stwio	r3,0(r2)
811170b0:	e0bff717 	ldw	r2,-36(fp)
811170b4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811170b8:	e0bff917 	ldw	r2,-28(fp)
811170bc:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
811170c0:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
811170c4:	e0bffd17 	ldw	r2,-12(fp)
811170c8:	10800317 	ldw	r2,12(r2)
811170cc:	10800037 	ldwio	r2,0(r2)
811170d0:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811170d4:	00001106 	br	8111711c <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
811170d8:	01000044 	movi	r4,1
811170dc:	11185dc0 	call	811185dc <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811170e0:	e0bff30b 	ldhu	r2,-52(fp)
811170e4:	1084e230 	cmpltui	r2,r2,5000
811170e8:	1000051e 	bne	r2,zero,81117100 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
811170ec:	012044b4 	movhi	r4,33042
811170f0:	212bad04 	addi	r4,r4,-20812
811170f4:	1118f900 	call	81118f90 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
811170f8:	00bff084 	movi	r2,-62
811170fc:	00003206 	br	811171c8 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
81117100:	e0bff30b 	ldhu	r2,-52(fp)
81117104:	10800044 	addi	r2,r2,1
81117108:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8111710c:	e0bffd17 	ldw	r2,-12(fp)
81117110:	10800317 	ldw	r2,12(r2)
81117114:	10800037 	ldwio	r2,0(r2)
81117118:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111711c:	e0fff217 	ldw	r3,-56(fp)
81117120:	e0bff817 	ldw	r2,-32(fp)
81117124:	1884703a 	and	r2,r3,r2
81117128:	1000031e 	bne	r2,zero,81117138 <alt_msgdma_descriptor_sync_transfer+0x2d4>
8111712c:	e0bff217 	ldw	r2,-56(fp)
81117130:	1080004c 	andi	r2,r2,1
81117134:	103fe81e 	bne	r2,zero,811170d8 <__reset+0xfb0f70d8>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
81117138:	e0fff217 	ldw	r3,-56(fp)
8111713c:	e0bff817 	ldw	r2,-32(fp)
81117140:	1884703a 	and	r2,r3,r2
81117144:	10000226 	beq	r2,zero,81117150 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
81117148:	e0bff817 	ldw	r2,-32(fp)
8111714c:	00001e06 	br	811171c8 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
81117150:	e0bffd17 	ldw	r2,-12(fp)
81117154:	10800317 	ldw	r2,12(r2)
81117158:	10800104 	addi	r2,r2,4
8111715c:	10800037 	ldwio	r2,0(r2)
81117160:	10800814 	ori	r2,r2,32
81117164:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117168:	0005303a 	rdctl	r2,status
8111716c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117170:	e0fffa17 	ldw	r3,-24(fp)
81117174:	00bfff84 	movi	r2,-2
81117178:	1884703a 	and	r2,r3,r2
8111717c:	1001703a 	wrctl	status,r2
  
  return context;
81117180:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
81117184:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81117188:	e0bffd17 	ldw	r2,-12(fp)
8111718c:	10800317 	ldw	r2,12(r2)
81117190:	10800104 	addi	r2,r2,4
81117194:	e0fff617 	ldw	r3,-40(fp)
81117198:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111719c:	e0bffd17 	ldw	r2,-12(fp)
811171a0:	10800317 	ldw	r2,12(r2)
811171a4:	e0fffd17 	ldw	r3,-12(fp)
811171a8:	18c00317 	ldw	r3,12(r3)
811171ac:	18c00037 	ldwio	r3,0(r3)
811171b0:	10c00035 	stwio	r3,0(r2)
811171b4:	e0bff717 	ldw	r2,-36(fp)
811171b8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811171bc:	e0bffb17 	ldw	r2,-20(fp)
811171c0:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
811171c4:	0005883a 	mov	r2,zero

}
811171c8:	e037883a 	mov	sp,fp
811171cc:	dfc00117 	ldw	ra,4(sp)
811171d0:	df000017 	ldw	fp,0(sp)
811171d4:	dec00204 	addi	sp,sp,8
811171d8:	f800283a 	ret

811171dc <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
811171dc:	defff804 	addi	sp,sp,-32
811171e0:	dfc00715 	stw	ra,28(sp)
811171e4:	df000615 	stw	fp,24(sp)
811171e8:	df000604 	addi	fp,sp,24
811171ec:	e13ffc15 	stw	r4,-16(fp)
811171f0:	e17ffd15 	stw	r5,-12(fp)
811171f4:	e1bffe15 	stw	r6,-8(fp)
811171f8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
811171fc:	e0800217 	ldw	r2,8(fp)
81117200:	d8800115 	stw	r2,4(sp)
81117204:	e0bfff17 	ldw	r2,-4(fp)
81117208:	d8800015 	stw	r2,0(sp)
8111720c:	e1fffe17 	ldw	r7,-8(fp)
81117210:	000d883a 	mov	r6,zero
81117214:	e17ffd17 	ldw	r5,-12(fp)
81117218:	e13ffc17 	ldw	r4,-16(fp)
8111721c:	11169b40 	call	811169b4 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
81117220:	e037883a 	mov	sp,fp
81117224:	dfc00117 	ldw	ra,4(sp)
81117228:	df000017 	ldw	fp,0(sp)
8111722c:	dec00204 	addi	sp,sp,8
81117230:	f800283a 	ret

81117234 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
81117234:	defff804 	addi	sp,sp,-32
81117238:	dfc00715 	stw	ra,28(sp)
8111723c:	df000615 	stw	fp,24(sp)
81117240:	df000604 	addi	fp,sp,24
81117244:	e13ffc15 	stw	r4,-16(fp)
81117248:	e17ffd15 	stw	r5,-12(fp)
8111724c:	e1bffe15 	stw	r6,-8(fp)
81117250:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81117254:	e0800217 	ldw	r2,8(fp)
81117258:	d8800115 	stw	r2,4(sp)
8111725c:	e0bfff17 	ldw	r2,-4(fp)
81117260:	d8800015 	stw	r2,0(sp)
81117264:	000f883a 	mov	r7,zero
81117268:	e1bffe17 	ldw	r6,-8(fp)
8111726c:	e17ffd17 	ldw	r5,-12(fp)
81117270:	e13ffc17 	ldw	r4,-16(fp)
81117274:	11169b40 	call	811169b4 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
81117278:	e037883a 	mov	sp,fp
8111727c:	dfc00117 	ldw	ra,4(sp)
81117280:	df000017 	ldw	fp,0(sp)
81117284:	dec00204 	addi	sp,sp,8
81117288:	f800283a 	ret

8111728c <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111728c:	defff804 	addi	sp,sp,-32
81117290:	dfc00715 	stw	ra,28(sp)
81117294:	df000615 	stw	fp,24(sp)
81117298:	df000604 	addi	fp,sp,24
8111729c:	e13ffc15 	stw	r4,-16(fp)
811172a0:	e17ffd15 	stw	r5,-12(fp)
811172a4:	e1bffe15 	stw	r6,-8(fp)
811172a8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
811172ac:	e0800317 	ldw	r2,12(fp)
811172b0:	d8800115 	stw	r2,4(sp)
811172b4:	e0800217 	ldw	r2,8(fp)
811172b8:	d8800015 	stw	r2,0(sp)
811172bc:	e1ffff17 	ldw	r7,-4(fp)
811172c0:	e1bffe17 	ldw	r6,-8(fp)
811172c4:	e17ffd17 	ldw	r5,-12(fp)
811172c8:	e13ffc17 	ldw	r4,-16(fp)
811172cc:	11169b40 	call	811169b4 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
811172d0:	e037883a 	mov	sp,fp
811172d4:	dfc00117 	ldw	ra,4(sp)
811172d8:	df000017 	ldw	fp,0(sp)
811172dc:	dec00204 	addi	sp,sp,8
811172e0:	f800283a 	ret

811172e4 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
811172e4:	defff004 	addi	sp,sp,-64
811172e8:	dfc00f15 	stw	ra,60(sp)
811172ec:	df000e15 	stw	fp,56(sp)
811172f0:	df000e04 	addi	fp,sp,56
811172f4:	e13ff915 	stw	r4,-28(fp)
811172f8:	e17ffa15 	stw	r5,-24(fp)
811172fc:	e1bffb15 	stw	r6,-20(fp)
81117300:	e1fffc15 	stw	r7,-16(fp)
81117304:	e1000317 	ldw	r4,12(fp)
81117308:	e0c00417 	ldw	r3,16(fp)
8111730c:	e0800517 	ldw	r2,20(fp)
81117310:	e13ffd0d 	sth	r4,-12(fp)
81117314:	e0fffe05 	stb	r3,-8(fp)
81117318:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8111731c:	e0bffd0b 	ldhu	r2,-12(fp)
81117320:	e0fffe03 	ldbu	r3,-8(fp)
81117324:	e13fff0b 	ldhu	r4,-4(fp)
81117328:	d9000615 	stw	r4,24(sp)
8111732c:	d8000515 	stw	zero,20(sp)
81117330:	d8c00415 	stw	r3,16(sp)
81117334:	d8000315 	stw	zero,12(sp)
81117338:	d8800215 	stw	r2,8(sp)
8111733c:	e0800217 	ldw	r2,8(fp)
81117340:	d8800115 	stw	r2,4(sp)
81117344:	e0bffc17 	ldw	r2,-16(fp)
81117348:	d8800015 	stw	r2,0(sp)
8111734c:	e1fffb17 	ldw	r7,-20(fp)
81117350:	000d883a 	mov	r6,zero
81117354:	e17ffa17 	ldw	r5,-24(fp)
81117358:	e13ff917 	ldw	r4,-28(fp)
8111735c:	1116a400 	call	81116a40 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
81117360:	e037883a 	mov	sp,fp
81117364:	dfc00117 	ldw	ra,4(sp)
81117368:	df000017 	ldw	fp,0(sp)
8111736c:	dec00204 	addi	sp,sp,8
81117370:	f800283a 	ret

81117374 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81117374:	defff004 	addi	sp,sp,-64
81117378:	dfc00f15 	stw	ra,60(sp)
8111737c:	df000e15 	stw	fp,56(sp)
81117380:	df000e04 	addi	fp,sp,56
81117384:	e13ff915 	stw	r4,-28(fp)
81117388:	e17ffa15 	stw	r5,-24(fp)
8111738c:	e1bffb15 	stw	r6,-20(fp)
81117390:	e1fffc15 	stw	r7,-16(fp)
81117394:	e1000317 	ldw	r4,12(fp)
81117398:	e0c00417 	ldw	r3,16(fp)
8111739c:	e0800517 	ldw	r2,20(fp)
811173a0:	e13ffd0d 	sth	r4,-12(fp)
811173a4:	e0fffe05 	stb	r3,-8(fp)
811173a8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
811173ac:	e0bffd0b 	ldhu	r2,-12(fp)
811173b0:	e0fffe03 	ldbu	r3,-8(fp)
811173b4:	e13fff0b 	ldhu	r4,-4(fp)
811173b8:	d8000615 	stw	zero,24(sp)
811173bc:	d9000515 	stw	r4,20(sp)
811173c0:	d8000415 	stw	zero,16(sp)
811173c4:	d8c00315 	stw	r3,12(sp)
811173c8:	d8800215 	stw	r2,8(sp)
811173cc:	e0800217 	ldw	r2,8(fp)
811173d0:	d8800115 	stw	r2,4(sp)
811173d4:	e0bffc17 	ldw	r2,-16(fp)
811173d8:	d8800015 	stw	r2,0(sp)
811173dc:	000f883a 	mov	r7,zero
811173e0:	e1bffb17 	ldw	r6,-20(fp)
811173e4:	e17ffa17 	ldw	r5,-24(fp)
811173e8:	e13ff917 	ldw	r4,-28(fp)
811173ec:	1116a400 	call	81116a40 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
811173f0:	e037883a 	mov	sp,fp
811173f4:	dfc00117 	ldw	ra,4(sp)
811173f8:	df000017 	ldw	fp,0(sp)
811173fc:	dec00204 	addi	sp,sp,8
81117400:	f800283a 	ret

81117404 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
81117404:	deffee04 	addi	sp,sp,-72
81117408:	dfc01115 	stw	ra,68(sp)
8111740c:	df001015 	stw	fp,64(sp)
81117410:	df001004 	addi	fp,sp,64
81117414:	e13ff715 	stw	r4,-36(fp)
81117418:	e17ff815 	stw	r5,-32(fp)
8111741c:	e1bff915 	stw	r6,-28(fp)
81117420:	e1fffa15 	stw	r7,-24(fp)
81117424:	e1800417 	ldw	r6,16(fp)
81117428:	e1400517 	ldw	r5,20(fp)
8111742c:	e1000617 	ldw	r4,24(fp)
81117430:	e0c00717 	ldw	r3,28(fp)
81117434:	e0800817 	ldw	r2,32(fp)
81117438:	e1bffb0d 	sth	r6,-20(fp)
8111743c:	e17ffc05 	stb	r5,-16(fp)
81117440:	e13ffd05 	stb	r4,-12(fp)
81117444:	e0fffe0d 	sth	r3,-8(fp)
81117448:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8111744c:	e0bffb0b 	ldhu	r2,-20(fp)
81117450:	e0fffc03 	ldbu	r3,-16(fp)
81117454:	e13ffd03 	ldbu	r4,-12(fp)
81117458:	e17ffe0b 	ldhu	r5,-8(fp)
8111745c:	e1bfff0b 	ldhu	r6,-4(fp)
81117460:	d9800615 	stw	r6,24(sp)
81117464:	d9400515 	stw	r5,20(sp)
81117468:	d9000415 	stw	r4,16(sp)
8111746c:	d8c00315 	stw	r3,12(sp)
81117470:	d8800215 	stw	r2,8(sp)
81117474:	e0800317 	ldw	r2,12(fp)
81117478:	d8800115 	stw	r2,4(sp)
8111747c:	e0800217 	ldw	r2,8(fp)
81117480:	d8800015 	stw	r2,0(sp)
81117484:	e1fffa17 	ldw	r7,-24(fp)
81117488:	e1bff917 	ldw	r6,-28(fp)
8111748c:	e17ff817 	ldw	r5,-32(fp)
81117490:	e13ff717 	ldw	r4,-36(fp)
81117494:	1116a400 	call	81116a40 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
81117498:	e037883a 	mov	sp,fp
8111749c:	dfc00117 	ldw	ra,4(sp)
811174a0:	df000017 	ldw	fp,0(sp)
811174a4:	dec00204 	addi	sp,sp,8
811174a8:	f800283a 	ret

811174ac <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
811174ac:	defffb04 	addi	sp,sp,-20
811174b0:	df000415 	stw	fp,16(sp)
811174b4:	df000404 	addi	fp,sp,16
811174b8:	e13ffc15 	stw	r4,-16(fp)
811174bc:	e17ffd15 	stw	r5,-12(fp)
811174c0:	e1bffe15 	stw	r6,-8(fp)
811174c4:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
811174c8:	e0bffc17 	ldw	r2,-16(fp)
811174cc:	10c01217 	ldw	r3,72(r2)
811174d0:	e0800117 	ldw	r2,4(fp)
811174d4:	18800436 	bltu	r3,r2,811174e8 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
811174d8:	e0bffc17 	ldw	r2,-16(fp)
811174dc:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
811174e0:	10803fcc 	andi	r2,r2,255
811174e4:	10000226 	beq	r2,zero,811174f0 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
811174e8:	00bffa84 	movi	r2,-22
811174ec:	00001406 	br	81117540 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
811174f0:	e0bffd17 	ldw	r2,-12(fp)
811174f4:	e0fffe17 	ldw	r3,-8(fp)
811174f8:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
811174fc:	e0bffd17 	ldw	r2,-12(fp)
81117500:	e0ffff17 	ldw	r3,-4(fp)
81117504:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81117508:	e0bffd17 	ldw	r2,-12(fp)
8111750c:	e0c00117 	ldw	r3,4(fp)
81117510:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
81117514:	e0fffd17 	ldw	r3,-12(fp)
81117518:	e0bffd17 	ldw	r2,-12(fp)
8111751c:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81117520:	e0c00217 	ldw	r3,8(fp)
81117524:	00900034 	movhi	r2,16384
81117528:	10bfffc4 	addi	r2,r2,-1
8111752c:	1884703a 	and	r2,r3,r2
81117530:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81117534:	e0bffd17 	ldw	r2,-12(fp)
81117538:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
8111753c:	0005883a 	mov	r2,zero
}
81117540:	e037883a 	mov	sp,fp
81117544:	df000017 	ldw	fp,0(sp)
81117548:	dec00104 	addi	sp,sp,4
8111754c:	f800283a 	ret

81117550 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81117550:	defff404 	addi	sp,sp,-48
81117554:	df000b15 	stw	fp,44(sp)
81117558:	df000b04 	addi	fp,sp,44
8111755c:	e13ff715 	stw	r4,-36(fp)
81117560:	e17ff815 	stw	r5,-32(fp)
81117564:	e1bff915 	stw	r6,-28(fp)
81117568:	e1fffa15 	stw	r7,-24(fp)
8111756c:	e1800517 	ldw	r6,20(fp)
81117570:	e1400617 	ldw	r5,24(fp)
81117574:	e1000717 	ldw	r4,28(fp)
81117578:	e0c00817 	ldw	r3,32(fp)
8111757c:	e0800917 	ldw	r2,36(fp)
81117580:	e1bffb0d 	sth	r6,-20(fp)
81117584:	e17ffc05 	stb	r5,-16(fp)
81117588:	e13ffd05 	stb	r4,-12(fp)
8111758c:	e0fffe0d 	sth	r3,-8(fp)
81117590:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81117594:	e0bff717 	ldw	r2,-36(fp)
81117598:	10c01217 	ldw	r3,72(r2)
8111759c:	e0800317 	ldw	r2,12(fp)
811175a0:	18801936 	bltu	r3,r2,81117608 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
811175a4:	e13ff717 	ldw	r4,-36(fp)
811175a8:	20801317 	ldw	r2,76(r4)
811175ac:	20c01417 	ldw	r3,80(r4)
811175b0:	e13ffe0b 	ldhu	r4,-8(fp)
811175b4:	213fffcc 	andi	r4,r4,65535
811175b8:	2015883a 	mov	r10,r4
811175bc:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
811175c0:	1ac01136 	bltu	r3,r11,81117608 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
811175c4:	58c0011e 	bne	r11,r3,811175cc <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
811175c8:	12800f36 	bltu	r2,r10,81117608 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
811175cc:	e13ff717 	ldw	r4,-36(fp)
811175d0:	20801317 	ldw	r2,76(r4)
811175d4:	20c01417 	ldw	r3,80(r4)
811175d8:	e13fff0b 	ldhu	r4,-4(fp)
811175dc:	213fffcc 	andi	r4,r4,65535
811175e0:	2011883a 	mov	r8,r4
811175e4:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
811175e8:	1a400736 	bltu	r3,r9,81117608 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
811175ec:	48c0011e 	bne	r9,r3,811175f4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
811175f0:	12000536 	bltu	r2,r8,81117608 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
811175f4:	e0bff717 	ldw	r2,-36(fp)
811175f8:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
811175fc:	10803fcc 	andi	r2,r2,255
81117600:	10800060 	cmpeqi	r2,r2,1
81117604:	1000021e 	bne	r2,zero,81117610 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81117608:	00bffa84 	movi	r2,-22
8111760c:	00003106 	br	811176d4 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
81117610:	e0bff817 	ldw	r2,-32(fp)
81117614:	e0fff917 	ldw	r3,-28(fp)
81117618:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
8111761c:	e0bff817 	ldw	r2,-32(fp)
81117620:	e0fffa17 	ldw	r3,-24(fp)
81117624:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
81117628:	e0bff817 	ldw	r2,-32(fp)
8111762c:	e0c00117 	ldw	r3,4(fp)
81117630:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
81117634:	e0bff817 	ldw	r2,-32(fp)
81117638:	e0c00217 	ldw	r3,8(fp)
8111763c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81117640:	e0bff817 	ldw	r2,-32(fp)
81117644:	e0c00317 	ldw	r3,12(fp)
81117648:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8111764c:	e0bff817 	ldw	r2,-32(fp)
81117650:	e0fffb0b 	ldhu	r3,-20(fp)
81117654:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
81117658:	e0bff817 	ldw	r2,-32(fp)
8111765c:	e0fffc03 	ldbu	r3,-16(fp)
81117660:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
81117664:	e0bff817 	ldw	r2,-32(fp)
81117668:	e0fffd03 	ldbu	r3,-12(fp)
8111766c:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
81117670:	e0bff817 	ldw	r2,-32(fp)
81117674:	e0fffe0b 	ldhu	r3,-8(fp)
81117678:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
8111767c:	e0bff817 	ldw	r2,-32(fp)
81117680:	e0ffff0b 	ldhu	r3,-4(fp)
81117684:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
81117688:	e0bff817 	ldw	r2,-32(fp)
8111768c:	1019883a 	mov	r12,r2
81117690:	001b883a 	mov	r13,zero
81117694:	e33ff515 	stw	r12,-44(fp)
81117698:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
8111769c:	e0fff517 	ldw	r3,-44(fp)
811176a0:	e0bff817 	ldw	r2,-32(fp)
811176a4:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
811176a8:	e0fff617 	ldw	r3,-40(fp)
811176ac:	e0bff817 	ldw	r2,-32(fp)
811176b0:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
811176b4:	e0c00417 	ldw	r3,16(fp)
811176b8:	00900034 	movhi	r2,16384
811176bc:	10bfffc4 	addi	r2,r2,-1
811176c0:	1884703a 	and	r2,r3,r2
811176c4:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
811176c8:	e0bff817 	ldw	r2,-32(fp)
811176cc:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
811176d0:	0005883a 	mov	r2,zero
}
811176d4:	e037883a 	mov	sp,fp
811176d8:	df000017 	ldw	fp,0(sp)
811176dc:	dec00104 	addi	sp,sp,4
811176e0:	f800283a 	ret

811176e4 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
811176e4:	defff804 	addi	sp,sp,-32
811176e8:	dfc00715 	stw	ra,28(sp)
811176ec:	df000615 	stw	fp,24(sp)
811176f0:	df000604 	addi	fp,sp,24
811176f4:	e13ffc15 	stw	r4,-16(fp)
811176f8:	e17ffd15 	stw	r5,-12(fp)
811176fc:	e1bffe15 	stw	r6,-8(fp)
81117700:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81117704:	e0800317 	ldw	r2,12(fp)
81117708:	d8800115 	stw	r2,4(sp)
8111770c:	e0800217 	ldw	r2,8(fp)
81117710:	d8800015 	stw	r2,0(sp)
81117714:	e1ffff17 	ldw	r7,-4(fp)
81117718:	e1bffe17 	ldw	r6,-8(fp)
8111771c:	e17ffd17 	ldw	r5,-12(fp)
81117720:	e13ffc17 	ldw	r4,-16(fp)
81117724:	11174ac0 	call	811174ac <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
81117728:	e037883a 	mov	sp,fp
8111772c:	dfc00117 	ldw	ra,4(sp)
81117730:	df000017 	ldw	fp,0(sp)
81117734:	dec00204 	addi	sp,sp,8
81117738:	f800283a 	ret

8111773c <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111773c:	defff804 	addi	sp,sp,-32
81117740:	dfc00715 	stw	ra,28(sp)
81117744:	df000615 	stw	fp,24(sp)
81117748:	df000604 	addi	fp,sp,24
8111774c:	e13ffc15 	stw	r4,-16(fp)
81117750:	e17ffd15 	stw	r5,-12(fp)
81117754:	e1bffe15 	stw	r6,-8(fp)
81117758:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111775c:	e0800217 	ldw	r2,8(fp)
81117760:	d8800115 	stw	r2,4(sp)
81117764:	e0bfff17 	ldw	r2,-4(fp)
81117768:	d8800015 	stw	r2,0(sp)
8111776c:	e1fffe17 	ldw	r7,-8(fp)
81117770:	000d883a 	mov	r6,zero
81117774:	e17ffd17 	ldw	r5,-12(fp)
81117778:	e13ffc17 	ldw	r4,-16(fp)
8111777c:	11174ac0 	call	811174ac <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
81117780:	e037883a 	mov	sp,fp
81117784:	dfc00117 	ldw	ra,4(sp)
81117788:	df000017 	ldw	fp,0(sp)
8111778c:	dec00204 	addi	sp,sp,8
81117790:	f800283a 	ret

81117794 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
81117794:	defff804 	addi	sp,sp,-32
81117798:	dfc00715 	stw	ra,28(sp)
8111779c:	df000615 	stw	fp,24(sp)
811177a0:	df000604 	addi	fp,sp,24
811177a4:	e13ffc15 	stw	r4,-16(fp)
811177a8:	e17ffd15 	stw	r5,-12(fp)
811177ac:	e1bffe15 	stw	r6,-8(fp)
811177b0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
811177b4:	e0800217 	ldw	r2,8(fp)
811177b8:	d8800115 	stw	r2,4(sp)
811177bc:	e0bfff17 	ldw	r2,-4(fp)
811177c0:	d8800015 	stw	r2,0(sp)
811177c4:	000f883a 	mov	r7,zero
811177c8:	e1bffe17 	ldw	r6,-8(fp)
811177cc:	e17ffd17 	ldw	r5,-12(fp)
811177d0:	e13ffc17 	ldw	r4,-16(fp)
811177d4:	11174ac0 	call	811174ac <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
811177d8:	e037883a 	mov	sp,fp
811177dc:	dfc00117 	ldw	ra,4(sp)
811177e0:	df000017 	ldw	fp,0(sp)
811177e4:	dec00204 	addi	sp,sp,8
811177e8:	f800283a 	ret

811177ec <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
811177ec:	deffee04 	addi	sp,sp,-72
811177f0:	dfc01115 	stw	ra,68(sp)
811177f4:	df001015 	stw	fp,64(sp)
811177f8:	df001004 	addi	fp,sp,64
811177fc:	e13ff915 	stw	r4,-28(fp)
81117800:	e17ffa15 	stw	r5,-24(fp)
81117804:	e1bffb15 	stw	r6,-20(fp)
81117808:	e1fffc15 	stw	r7,-16(fp)
8111780c:	e1000417 	ldw	r4,16(fp)
81117810:	e0c00517 	ldw	r3,20(fp)
81117814:	e0800617 	ldw	r2,24(fp)
81117818:	e13ffd0d 	sth	r4,-12(fp)
8111781c:	e0fffe05 	stb	r3,-8(fp)
81117820:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
81117824:	e0bffd0b 	ldhu	r2,-12(fp)
81117828:	e0fffe03 	ldbu	r3,-8(fp)
8111782c:	e13fff0b 	ldhu	r4,-4(fp)
81117830:	d9000815 	stw	r4,32(sp)
81117834:	d8000715 	stw	zero,28(sp)
81117838:	d8c00615 	stw	r3,24(sp)
8111783c:	d8000515 	stw	zero,20(sp)
81117840:	d8800415 	stw	r2,16(sp)
81117844:	e0800317 	ldw	r2,12(fp)
81117848:	d8800315 	stw	r2,12(sp)
8111784c:	e0800217 	ldw	r2,8(fp)
81117850:	d8800215 	stw	r2,8(sp)
81117854:	e0bffc17 	ldw	r2,-16(fp)
81117858:	d8800115 	stw	r2,4(sp)
8111785c:	e0bffb17 	ldw	r2,-20(fp)
81117860:	d8800015 	stw	r2,0(sp)
81117864:	000f883a 	mov	r7,zero
81117868:	000d883a 	mov	r6,zero
8111786c:	e17ffa17 	ldw	r5,-24(fp)
81117870:	e13ff917 	ldw	r4,-28(fp)
81117874:	11175500 	call	81117550 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
81117878:	e037883a 	mov	sp,fp
8111787c:	dfc00117 	ldw	ra,4(sp)
81117880:	df000017 	ldw	fp,0(sp)
81117884:	dec00204 	addi	sp,sp,8
81117888:	f800283a 	ret

8111788c <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8111788c:	deffee04 	addi	sp,sp,-72
81117890:	dfc01115 	stw	ra,68(sp)
81117894:	df001015 	stw	fp,64(sp)
81117898:	df001004 	addi	fp,sp,64
8111789c:	e13ff915 	stw	r4,-28(fp)
811178a0:	e17ffa15 	stw	r5,-24(fp)
811178a4:	e1bffb15 	stw	r6,-20(fp)
811178a8:	e1fffc15 	stw	r7,-16(fp)
811178ac:	e1000417 	ldw	r4,16(fp)
811178b0:	e0c00517 	ldw	r3,20(fp)
811178b4:	e0800617 	ldw	r2,24(fp)
811178b8:	e13ffd0d 	sth	r4,-12(fp)
811178bc:	e0fffe05 	stb	r3,-8(fp)
811178c0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
811178c4:	e0bffd0b 	ldhu	r2,-12(fp)
811178c8:	e0fffe03 	ldbu	r3,-8(fp)
811178cc:	e13fff0b 	ldhu	r4,-4(fp)
811178d0:	d8000815 	stw	zero,32(sp)
811178d4:	d9000715 	stw	r4,28(sp)
811178d8:	d8000615 	stw	zero,24(sp)
811178dc:	d8c00515 	stw	r3,20(sp)
811178e0:	d8800415 	stw	r2,16(sp)
811178e4:	e0800317 	ldw	r2,12(fp)
811178e8:	d8800315 	stw	r2,12(sp)
811178ec:	e0800217 	ldw	r2,8(fp)
811178f0:	d8800215 	stw	r2,8(sp)
811178f4:	d8000115 	stw	zero,4(sp)
811178f8:	d8000015 	stw	zero,0(sp)
811178fc:	e1fffc17 	ldw	r7,-16(fp)
81117900:	e1bffb17 	ldw	r6,-20(fp)
81117904:	e17ffa17 	ldw	r5,-24(fp)
81117908:	e13ff917 	ldw	r4,-28(fp)
8111790c:	11175500 	call	81117550 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
81117910:	e037883a 	mov	sp,fp
81117914:	dfc00117 	ldw	ra,4(sp)
81117918:	df000017 	ldw	fp,0(sp)
8111791c:	dec00204 	addi	sp,sp,8
81117920:	f800283a 	ret

81117924 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81117924:	deffec04 	addi	sp,sp,-80
81117928:	dfc01315 	stw	ra,76(sp)
8111792c:	df001215 	stw	fp,72(sp)
81117930:	df001204 	addi	fp,sp,72
81117934:	e13ff715 	stw	r4,-36(fp)
81117938:	e17ff815 	stw	r5,-32(fp)
8111793c:	e1bff915 	stw	r6,-28(fp)
81117940:	e1fffa15 	stw	r7,-24(fp)
81117944:	e1800617 	ldw	r6,24(fp)
81117948:	e1400717 	ldw	r5,28(fp)
8111794c:	e1000817 	ldw	r4,32(fp)
81117950:	e0c00917 	ldw	r3,36(fp)
81117954:	e0800a17 	ldw	r2,40(fp)
81117958:	e1bffb0d 	sth	r6,-20(fp)
8111795c:	e17ffc05 	stb	r5,-16(fp)
81117960:	e13ffd05 	stb	r4,-12(fp)
81117964:	e0fffe0d 	sth	r3,-8(fp)
81117968:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8111796c:	e0bffb0b 	ldhu	r2,-20(fp)
81117970:	e0fffc03 	ldbu	r3,-16(fp)
81117974:	e13ffd03 	ldbu	r4,-12(fp)
81117978:	e17ffe0b 	ldhu	r5,-8(fp)
8111797c:	e1bfff0b 	ldhu	r6,-4(fp)
81117980:	d9800815 	stw	r6,32(sp)
81117984:	d9400715 	stw	r5,28(sp)
81117988:	d9000615 	stw	r4,24(sp)
8111798c:	d8c00515 	stw	r3,20(sp)
81117990:	d8800415 	stw	r2,16(sp)
81117994:	e0800517 	ldw	r2,20(fp)
81117998:	d8800315 	stw	r2,12(sp)
8111799c:	e0800417 	ldw	r2,16(fp)
811179a0:	d8800215 	stw	r2,8(sp)
811179a4:	e0800317 	ldw	r2,12(fp)
811179a8:	d8800115 	stw	r2,4(sp)
811179ac:	e0800217 	ldw	r2,8(fp)
811179b0:	d8800015 	stw	r2,0(sp)
811179b4:	e1fffa17 	ldw	r7,-24(fp)
811179b8:	e1bff917 	ldw	r6,-28(fp)
811179bc:	e17ff817 	ldw	r5,-32(fp)
811179c0:	e13ff717 	ldw	r4,-36(fp)
811179c4:	11175500 	call	81117550 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
811179c8:	e037883a 	mov	sp,fp
811179cc:	dfc00117 	ldw	ra,4(sp)
811179d0:	df000017 	ldw	fp,0(sp)
811179d4:	dec00204 	addi	sp,sp,8
811179d8:	f800283a 	ret

811179dc <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
811179dc:	defffc04 	addi	sp,sp,-16
811179e0:	df000315 	stw	fp,12(sp)
811179e4:	df000304 	addi	fp,sp,12
811179e8:	e13ffe15 	stw	r4,-8(fp)
811179ec:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
811179f0:	e0bfff17 	ldw	r2,-4(fp)
811179f4:	1000021e 	bne	r2,zero,81117a00 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
811179f8:	00bffa84 	movi	r2,-22
811179fc:	00002f06 	br	81117abc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
81117a00:	e0bfff17 	ldw	r2,-4(fp)
81117a04:	10c00317 	ldw	r3,12(r2)
81117a08:	e0bfff17 	ldw	r2,-4(fp)
81117a0c:	18800226 	beq	r3,r2,81117a18 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81117a10:	00bffa84 	movi	r2,-22
81117a14:	00002906 	br	81117abc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
81117a18:	e0bffe17 	ldw	r2,-8(fp)
81117a1c:	10800017 	ldw	r2,0(r2)
81117a20:	1000051e 	bne	r2,zero,81117a38 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
81117a24:	e0bffe17 	ldw	r2,-8(fp)
81117a28:	e0ffff17 	ldw	r3,-4(fp)
81117a2c:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
81117a30:	0005883a 	mov	r2,zero
81117a34:	00002106 	br	81117abc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
81117a38:	e0bffe17 	ldw	r2,-8(fp)
81117a3c:	10c00017 	ldw	r3,0(r2)
81117a40:	e0bfff17 	ldw	r2,-4(fp)
81117a44:	1880021e 	bne	r3,r2,81117a50 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
81117a48:	00bffa84 	movi	r2,-22
81117a4c:	00001b06 	br	81117abc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
81117a50:	e0bffe17 	ldw	r2,-8(fp)
81117a54:	10800017 	ldw	r2,0(r2)
81117a58:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81117a5c:	00000906 	br	81117a84 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
81117a60:	e0bffd17 	ldw	r2,-12(fp)
81117a64:	10c00317 	ldw	r3,12(r2)
81117a68:	e0bfff17 	ldw	r2,-4(fp)
81117a6c:	1880021e 	bne	r3,r2,81117a78 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81117a70:	00bffa84 	movi	r2,-22
81117a74:	00001106 	br	81117abc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81117a78:	e0bffd17 	ldw	r2,-12(fp)
81117a7c:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
81117a80:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81117a84:	e0bffd17 	ldw	r2,-12(fp)
81117a88:	10800317 	ldw	r2,12(r2)
81117a8c:	e0fffe17 	ldw	r3,-8(fp)
81117a90:	18c00017 	ldw	r3,0(r3)
81117a94:	10fff21e 	bne	r2,r3,81117a60 <__reset+0xfb0f7a60>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
81117a98:	e0ffff17 	ldw	r3,-4(fp)
81117a9c:	e0bffd17 	ldw	r2,-12(fp)
81117aa0:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
81117aa4:	e0bffe17 	ldw	r2,-8(fp)
81117aa8:	10800017 	ldw	r2,0(r2)
81117aac:	1007883a 	mov	r3,r2
81117ab0:	e0bfff17 	ldw	r2,-4(fp)
81117ab4:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
81117ab8:	0005883a 	mov	r2,zero
}
81117abc:	e037883a 	mov	sp,fp
81117ac0:	df000017 	ldw	fp,0(sp)
81117ac4:	dec00104 	addi	sp,sp,4
81117ac8:	f800283a 	ret

81117acc <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
81117acc:	defff804 	addi	sp,sp,-32
81117ad0:	df000715 	stw	fp,28(sp)
81117ad4:	df000704 	addi	fp,sp,28
81117ad8:	e13ffe15 	stw	r4,-8(fp)
81117adc:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
81117ae0:	e13fff17 	ldw	r4,-4(fp)
81117ae4:	2000021e 	bne	r4,zero,81117af0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81117ae8:	00bffa84 	movi	r2,-22
81117aec:	00005906 	br	81117c54 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
81117af0:	e13fff17 	ldw	r4,-4(fp)
81117af4:	2015883a 	mov	r10,r4
81117af8:	0017883a 	mov	r11,zero
81117afc:	e2bffc15 	stw	r10,-16(fp)
81117b00:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81117b04:	e13fff17 	ldw	r4,-4(fp)
81117b08:	21400317 	ldw	r5,12(r4)
81117b0c:	e13ffc17 	ldw	r4,-16(fp)
81117b10:	29000626 	beq	r5,r4,81117b2c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
81117b14:	e13fff17 	ldw	r4,-4(fp)
81117b18:	21400b17 	ldw	r5,44(r4)
81117b1c:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81117b20:	29000226 	beq	r5,r4,81117b2c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81117b24:	00bffa84 	movi	r2,-22
81117b28:	00004a06 	br	81117c54 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
81117b2c:	e13ffe17 	ldw	r4,-8(fp)
81117b30:	21000017 	ldw	r4,0(r4)
81117b34:	2000051e 	bne	r4,zero,81117b4c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
81117b38:	e0bffe17 	ldw	r2,-8(fp)
81117b3c:	e0ffff17 	ldw	r3,-4(fp)
81117b40:	10c00015 	stw	r3,0(r2)
		return 0;
81117b44:	0005883a 	mov	r2,zero
81117b48:	00004206 	br	81117c54 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
81117b4c:	e13ffe17 	ldw	r4,-8(fp)
81117b50:	21400017 	ldw	r5,0(r4)
81117b54:	e13fff17 	ldw	r4,-4(fp)
81117b58:	2900021e 	bne	r5,r4,81117b64 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
81117b5c:	00bffa84 	movi	r2,-22
81117b60:	00003c06 	br	81117c54 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
81117b64:	e13ffe17 	ldw	r4,-8(fp)
81117b68:	21000017 	ldw	r4,0(r4)
81117b6c:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
81117b70:	e13ffe17 	ldw	r4,-8(fp)
81117b74:	21000017 	ldw	r4,0(r4)
81117b78:	2011883a 	mov	r8,r4
81117b7c:	0013883a 	mov	r9,zero
81117b80:	e23ffa15 	stw	r8,-24(fp)
81117b84:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81117b88:	00001806 	br	81117bec <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
81117b8c:	e13fff17 	ldw	r4,-4(fp)
81117b90:	200d883a 	mov	r6,r4
81117b94:	000f883a 	mov	r7,zero
81117b98:	e1bffc15 	stw	r6,-16(fp)
81117b9c:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
81117ba0:	e13ff917 	ldw	r4,-28(fp)
81117ba4:	21400317 	ldw	r5,12(r4)
81117ba8:	e13ffc17 	ldw	r4,-16(fp)
81117bac:	2900061e 	bne	r5,r4,81117bc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
81117bb0:	e13ff917 	ldw	r4,-28(fp)
81117bb4:	21400b17 	ldw	r5,44(r4)
81117bb8:	e13ffd17 	ldw	r4,-12(fp)
81117bbc:	2900021e 	bne	r5,r4,81117bc8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81117bc0:	00bffa84 	movi	r2,-22
81117bc4:	00002306 	br	81117c54 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81117bc8:	e13ff917 	ldw	r4,-28(fp)
81117bcc:	21000317 	ldw	r4,12(r4)
81117bd0:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81117bd4:	e13ff917 	ldw	r4,-28(fp)
81117bd8:	21000b17 	ldw	r4,44(r4)
81117bdc:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
81117be0:	e13ffc17 	ldw	r4,-16(fp)
81117be4:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81117be8:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81117bec:	e13ff917 	ldw	r4,-28(fp)
81117bf0:	21400317 	ldw	r5,12(r4)
81117bf4:	e13ffa17 	ldw	r4,-24(fp)
81117bf8:	29000426 	beq	r5,r4,81117c0c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81117bfc:	e13ff917 	ldw	r4,-28(fp)
81117c00:	21400b17 	ldw	r5,44(r4)
81117c04:	e13ffb17 	ldw	r4,-20(fp)
81117c08:	293fe01e 	bne	r5,r4,81117b8c <__reset+0xfb0f7b8c>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
81117c0c:	e13fff17 	ldw	r4,-4(fp)
81117c10:	2005883a 	mov	r2,r4
81117c14:	0007883a 	mov	r3,zero
81117c18:	e0bffc15 	stw	r2,-16(fp)
81117c1c:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
81117c20:	e0fffc17 	ldw	r3,-16(fp)
81117c24:	e0bff917 	ldw	r2,-28(fp)
81117c28:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
81117c2c:	e0fffd17 	ldw	r3,-12(fp)
81117c30:	e0bff917 	ldw	r2,-28(fp)
81117c34:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
81117c38:	e0fffa17 	ldw	r3,-24(fp)
81117c3c:	e0bfff17 	ldw	r2,-4(fp)
81117c40:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
81117c44:	e0fffb17 	ldw	r3,-20(fp)
81117c48:	e0bfff17 	ldw	r2,-4(fp)
81117c4c:	10c00b15 	stw	r3,44(r2)
	return 0;
81117c50:	0005883a 	mov	r2,zero
}
81117c54:	e037883a 	mov	sp,fp
81117c58:	df000017 	ldw	fp,0(sp)
81117c5c:	dec00104 	addi	sp,sp,4
81117c60:	f800283a 	ret

81117c64 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
81117c64:	defffc04 	addi	sp,sp,-16
81117c68:	df000315 	stw	fp,12(sp)
81117c6c:	df000304 	addi	fp,sp,12
81117c70:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
81117c74:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
81117c78:	e0bfff17 	ldw	r2,-4(fp)
81117c7c:	1000021e 	bne	r2,zero,81117c88 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81117c80:	00bffa84 	movi	r2,-22
81117c84:	00001906 	br	81117cec <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
81117c88:	e0bfff17 	ldw	r2,-4(fp)
81117c8c:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81117c90:	00000a06 	br	81117cbc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
81117c94:	e0bffd17 	ldw	r2,-12(fp)
81117c98:	10800717 	ldw	r2,28(r2)
81117c9c:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81117ca0:	e0bffe17 	ldw	r2,-8(fp)
81117ca4:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81117ca8:	e0bffd17 	ldw	r2,-12(fp)
81117cac:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81117cb0:	e0bffd17 	ldw	r2,-12(fp)
81117cb4:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
81117cb8:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
81117cbc:	e0bffd17 	ldw	r2,-12(fp)
81117cc0:	10c00317 	ldw	r3,12(r2)
81117cc4:	e0bfff17 	ldw	r2,-4(fp)
81117cc8:	18bff21e 	bne	r3,r2,81117c94 <__reset+0xfb0f7c94>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
81117ccc:	e0bffd17 	ldw	r2,-12(fp)
81117cd0:	10800717 	ldw	r2,28(r2)
81117cd4:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81117cd8:	e0bffe17 	ldw	r2,-8(fp)
81117cdc:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81117ce0:	e0bffd17 	ldw	r2,-12(fp)
81117ce4:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
81117ce8:	0005883a 	mov	r2,zero
}
81117cec:	e037883a 	mov	sp,fp
81117cf0:	df000017 	ldw	fp,0(sp)
81117cf4:	dec00104 	addi	sp,sp,4
81117cf8:	f800283a 	ret

81117cfc <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
81117cfc:	defff804 	addi	sp,sp,-32
81117d00:	df000715 	stw	fp,28(sp)
81117d04:	df000704 	addi	fp,sp,28
81117d08:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
81117d0c:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
81117d10:	e13fff17 	ldw	r4,-4(fp)
81117d14:	2000021e 	bne	r4,zero,81117d20 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81117d18:	00bffa84 	movi	r2,-22
81117d1c:	00002806 	br	81117dc0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
81117d20:	e13fff17 	ldw	r4,-4(fp)
81117d24:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
81117d28:	e13fff17 	ldw	r4,-4(fp)
81117d2c:	2005883a 	mov	r2,r4
81117d30:	0007883a 	mov	r3,zero
81117d34:	e0bffb15 	stw	r2,-20(fp)
81117d38:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81117d3c:	00001006 	br	81117d80 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
81117d40:	e0bff917 	ldw	r2,-28(fp)
81117d44:	10800f17 	ldw	r2,60(r2)
81117d48:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81117d4c:	e0bffa17 	ldw	r2,-24(fp)
81117d50:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
81117d54:	e0bff917 	ldw	r2,-28(fp)
81117d58:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81117d5c:	e0bff917 	ldw	r2,-28(fp)
81117d60:	10800317 	ldw	r2,12(r2)
81117d64:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81117d68:	e0bff917 	ldw	r2,-28(fp)
81117d6c:	10800b17 	ldw	r2,44(r2)
81117d70:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
81117d74:	e0bffd17 	ldw	r2,-12(fp)
81117d78:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81117d7c:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81117d80:	e0bff917 	ldw	r2,-28(fp)
81117d84:	10c00317 	ldw	r3,12(r2)
81117d88:	e0bffb17 	ldw	r2,-20(fp)
81117d8c:	18800426 	beq	r3,r2,81117da0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81117d90:	e0bff917 	ldw	r2,-28(fp)
81117d94:	10c00b17 	ldw	r3,44(r2)
81117d98:	e0bffc17 	ldw	r2,-16(fp)
81117d9c:	18bfe81e 	bne	r3,r2,81117d40 <__reset+0xfb0f7d40>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
81117da0:	e0bff917 	ldw	r2,-28(fp)
81117da4:	10800f17 	ldw	r2,60(r2)
81117da8:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81117dac:	e0bffa17 	ldw	r2,-24(fp)
81117db0:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
81117db4:	e0bff917 	ldw	r2,-28(fp)
81117db8:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
81117dbc:	0005883a 	mov	r2,zero
}
81117dc0:	e037883a 	mov	sp,fp
81117dc4:	df000017 	ldw	fp,0(sp)
81117dc8:	dec00104 	addi	sp,sp,4
81117dcc:	f800283a 	ret

81117dd0 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
81117dd0:	deffef04 	addi	sp,sp,-68
81117dd4:	df001015 	stw	fp,64(sp)
81117dd8:	df001004 	addi	fp,sp,64
81117ddc:	e13ffb15 	stw	r4,-20(fp)
81117de0:	e17ffc15 	stw	r5,-16(fp)
81117de4:	e1bffd15 	stw	r6,-12(fp)
81117de8:	3807883a 	mov	r3,r7
81117dec:	e0800117 	ldw	r2,4(fp)
81117df0:	e0fffe05 	stb	r3,-8(fp)
81117df4:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
81117df8:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
81117dfc:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
81117e00:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
81117e04:	e0bffc17 	ldw	r2,-16(fp)
81117e08:	e0bff915 	stw	r2,-28(fp)
81117e0c:	e0bffd17 	ldw	r2,-12(fp)
81117e10:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
81117e14:	e0bffb17 	ldw	r2,-20(fp)
81117e18:	10800617 	ldw	r2,24(r2)
81117e1c:	10800037 	ldwio	r2,0(r2)
81117e20:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
81117e24:	e0bff017 	ldw	r2,-64(fp)
81117e28:	1080004c 	andi	r2,r2,1
81117e2c:	10000226 	beq	r2,zero,81117e38 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
81117e30:	00bffc04 	movi	r2,-16
81117e34:	00009206 	br	81118080 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81117e38:	00800804 	movi	r2,32
81117e3c:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117e40:	0005303a 	rdctl	r2,status
81117e44:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117e48:	e0fff517 	ldw	r3,-44(fp)
81117e4c:	00bfff84 	movi	r2,-2
81117e50:	1884703a 	and	r2,r3,r2
81117e54:	1001703a 	wrctl	status,r2
  
  return context;
81117e58:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81117e5c:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81117e60:	e0bffb17 	ldw	r2,-20(fp)
81117e64:	10800317 	ldw	r2,12(r2)
81117e68:	10800104 	addi	r2,r2,4
81117e6c:	e0fff117 	ldw	r3,-60(fp)
81117e70:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
81117e74:	e0bffb17 	ldw	r2,-20(fp)
81117e78:	10800317 	ldw	r2,12(r2)
81117e7c:	e0fffb17 	ldw	r3,-20(fp)
81117e80:	18c00317 	ldw	r3,12(r3)
81117e84:	18c00037 	ldwio	r3,0(r3)
81117e88:	10c00035 	stwio	r3,0(r2)
81117e8c:	e0bff217 	ldw	r2,-56(fp)
81117e90:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117e94:	e0bff317 	ldw	r2,-52(fp)
81117e98:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
81117e9c:	e0bffb17 	ldw	r2,-20(fp)
81117ea0:	10800b17 	ldw	r2,44(r2)
81117ea4:	10002326 	beq	r2,zero,81117f34 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
81117ea8:	e0bffb17 	ldw	r2,-20(fp)
81117eac:	10c00d17 	ldw	r3,52(r2)
81117eb0:	e0bff117 	ldw	r2,-60(fp)
81117eb4:	1884b03a 	or	r2,r3,r2
81117eb8:	10800514 	ori	r2,r2,20
81117ebc:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81117ec0:	e0fff117 	ldw	r3,-60(fp)
81117ec4:	00bff7c4 	movi	r2,-33
81117ec8:	1884703a 	and	r2,r3,r2
81117ecc:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
81117ed0:	e0bff017 	ldw	r2,-64(fp)
81117ed4:	10800214 	ori	r2,r2,8
81117ed8:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117edc:	0005303a 	rdctl	r2,status
81117ee0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117ee4:	e0fff717 	ldw	r3,-36(fp)
81117ee8:	00bfff84 	movi	r2,-2
81117eec:	1884703a 	and	r2,r3,r2
81117ef0:	1001703a 	wrctl	status,r2
  
  return context;
81117ef4:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
81117ef8:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81117efc:	e0bffb17 	ldw	r2,-20(fp)
81117f00:	10800317 	ldw	r2,12(r2)
81117f04:	10800104 	addi	r2,r2,4
81117f08:	e0fff117 	ldw	r3,-60(fp)
81117f0c:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81117f10:	e0bffb17 	ldw	r2,-20(fp)
81117f14:	10800617 	ldw	r2,24(r2)
81117f18:	e0fff017 	ldw	r3,-64(fp)
81117f1c:	10c00035 	stwio	r3,0(r2)
81117f20:	e0bff217 	ldw	r2,-56(fp)
81117f24:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117f28:	e0bff417 	ldw	r2,-48(fp)
81117f2c:	1001703a 	wrctl	status,r2
81117f30:	00002306 	br	81117fc0 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
81117f34:	e0bffb17 	ldw	r2,-20(fp)
81117f38:	10c00d17 	ldw	r3,52(r2)
81117f3c:	e0bff117 	ldw	r2,-60(fp)
81117f40:	1884b03a 	or	r2,r3,r2
81117f44:	10800114 	ori	r2,r2,4
81117f48:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81117f4c:	e0fff117 	ldw	r3,-60(fp)
81117f50:	00bff3c4 	movi	r2,-49
81117f54:	1884703a 	and	r2,r3,r2
81117f58:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81117f5c:	e0fff017 	ldw	r3,-64(fp)
81117f60:	00bffdc4 	movi	r2,-9
81117f64:	1884703a 	and	r2,r3,r2
81117f68:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81117f6c:	0005303a 	rdctl	r2,status
81117f70:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81117f74:	e0fff817 	ldw	r3,-32(fp)
81117f78:	00bfff84 	movi	r2,-2
81117f7c:	1884703a 	and	r2,r3,r2
81117f80:	1001703a 	wrctl	status,r2
  
  return context;
81117f84:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
81117f88:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81117f8c:	e0bffb17 	ldw	r2,-20(fp)
81117f90:	10800317 	ldw	r2,12(r2)
81117f94:	10800104 	addi	r2,r2,4
81117f98:	e0fff117 	ldw	r3,-60(fp)
81117f9c:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81117fa0:	e0bffb17 	ldw	r2,-20(fp)
81117fa4:	10800617 	ldw	r2,24(r2)
81117fa8:	e0fff017 	ldw	r3,-64(fp)
81117fac:	10c00035 	stwio	r3,0(r2)
81117fb0:	e0bff217 	ldw	r2,-56(fp)
81117fb4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81117fb8:	e0bff617 	ldw	r2,-40(fp)
81117fbc:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
81117fc0:	e0bffb17 	ldw	r2,-20(fp)
81117fc4:	10800617 	ldw	r2,24(r2)
81117fc8:	10800104 	addi	r2,r2,4
81117fcc:	e0fff917 	ldw	r3,-28(fp)
81117fd0:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
81117fd4:	e0bffb17 	ldw	r2,-20(fp)
81117fd8:	10800617 	ldw	r2,24(r2)
81117fdc:	10800204 	addi	r2,r2,8
81117fe0:	e0fffa17 	ldw	r3,-24(fp)
81117fe4:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
81117fe8:	e0bffe03 	ldbu	r2,-8(fp)
81117fec:	10000426 	beq	r2,zero,81118000 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
81117ff0:	e0bff017 	ldw	r2,-64(fp)
81117ff4:	10800414 	ori	r2,r2,16
81117ff8:	e0bff015 	stw	r2,-64(fp)
81117ffc:	00000406 	br	81118010 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
81118000:	e0fff017 	ldw	r3,-64(fp)
81118004:	00bffbc4 	movi	r2,-17
81118008:	1884703a 	and	r2,r3,r2
8111800c:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81118010:	e0bfff03 	ldbu	r2,-4(fp)
81118014:	10000e26 	beq	r2,zero,81118050 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
81118018:	e0bff017 	ldw	r2,-64(fp)
8111801c:	10800094 	ori	r2,r2,2
81118020:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81118024:	e0bffb17 	ldw	r2,-20(fp)
81118028:	10800617 	ldw	r2,24(r2)
8111802c:	10800304 	addi	r2,r2,12
81118030:	10800037 	ldwio	r2,0(r2)
81118034:	10000a1e 	bne	r2,zero,81118060 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81118038:	e0bffb17 	ldw	r2,-20(fp)
8111803c:	10800617 	ldw	r2,24(r2)
81118040:	10800304 	addi	r2,r2,12
81118044:	00c03fc4 	movi	r3,255
81118048:	10c00035 	stwio	r3,0(r2)
8111804c:	00000406 	br	81118060 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
81118050:	e0fff017 	ldw	r3,-64(fp)
81118054:	00bfff44 	movi	r2,-3
81118058:	1884703a 	and	r2,r3,r2
8111805c:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
81118060:	e0bff017 	ldw	r2,-64(fp)
81118064:	10800054 	ori	r2,r2,1
81118068:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111806c:	e0bffb17 	ldw	r2,-20(fp)
81118070:	10800617 	ldw	r2,24(r2)
81118074:	e0fff017 	ldw	r3,-64(fp)
81118078:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
8111807c:	0005883a 	mov	r2,zero
}
81118080:	e037883a 	mov	sp,fp
81118084:	df000017 	ldw	fp,0(sp)
81118088:	dec00104 	addi	sp,sp,4
8111808c:	f800283a 	ret

81118090 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
81118090:	defff704 	addi	sp,sp,-36
81118094:	dfc00815 	stw	ra,32(sp)
81118098:	df000715 	stw	fp,28(sp)
8111809c:	dc400615 	stw	r17,24(sp)
811180a0:	dc000515 	stw	r16,20(sp)
811180a4:	df000704 	addi	fp,sp,28
811180a8:	e13ffa15 	stw	r4,-24(fp)
811180ac:	e17ffb15 	stw	r5,-20(fp)
811180b0:	3007883a 	mov	r3,r6
811180b4:	3805883a 	mov	r2,r7
811180b8:	e0fffc05 	stb	r3,-16(fp)
811180bc:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
811180c0:	e13ffb17 	ldw	r4,-20(fp)
811180c4:	1117c640 	call	81117c64 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
811180c8:	10000226 	beq	r2,zero,811180d4 <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
811180cc:	00bffa84 	movi	r2,-22
811180d0:	00000b06 	br	81118100 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
811180d4:	e0bffb17 	ldw	r2,-20(fp)
811180d8:	1021883a 	mov	r16,r2
811180dc:	0023883a 	mov	r17,zero
811180e0:	e0fffc03 	ldbu	r3,-16(fp)
811180e4:	e0bffd03 	ldbu	r2,-12(fp)
811180e8:	d8800015 	stw	r2,0(sp)
811180ec:	180f883a 	mov	r7,r3
811180f0:	800b883a 	mov	r5,r16
811180f4:	880d883a 	mov	r6,r17
811180f8:	e13ffa17 	ldw	r4,-24(fp)
811180fc:	1117dd00 	call	81117dd0 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
81118100:	e6fffe04 	addi	sp,fp,-8
81118104:	dfc00317 	ldw	ra,12(sp)
81118108:	df000217 	ldw	fp,8(sp)
8111810c:	dc400117 	ldw	r17,4(sp)
81118110:	dc000017 	ldw	r16,0(sp)
81118114:	dec00404 	addi	sp,sp,16
81118118:	f800283a 	ret

8111811c <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8111811c:	defff704 	addi	sp,sp,-36
81118120:	dfc00815 	stw	ra,32(sp)
81118124:	df000715 	stw	fp,28(sp)
81118128:	dc400615 	stw	r17,24(sp)
8111812c:	dc000515 	stw	r16,20(sp)
81118130:	df000704 	addi	fp,sp,28
81118134:	e13ffa15 	stw	r4,-24(fp)
81118138:	e17ffb15 	stw	r5,-20(fp)
8111813c:	3007883a 	mov	r3,r6
81118140:	3805883a 	mov	r2,r7
81118144:	e0fffc05 	stb	r3,-16(fp)
81118148:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
8111814c:	e13ffb17 	ldw	r4,-20(fp)
81118150:	1117cfc0 	call	81117cfc <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
81118154:	10000226 	beq	r2,zero,81118160 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
81118158:	00bffa84 	movi	r2,-22
8111815c:	00000b06 	br	8111818c <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81118160:	e0bffb17 	ldw	r2,-20(fp)
81118164:	1021883a 	mov	r16,r2
81118168:	0023883a 	mov	r17,zero
8111816c:	e0fffc03 	ldbu	r3,-16(fp)
81118170:	e0bffd03 	ldbu	r2,-12(fp)
81118174:	d8800015 	stw	r2,0(sp)
81118178:	180f883a 	mov	r7,r3
8111817c:	800b883a 	mov	r5,r16
81118180:	880d883a 	mov	r6,r17
81118184:	e13ffa17 	ldw	r4,-24(fp)
81118188:	1117dd00 	call	81117dd0 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8111818c:	e6fffe04 	addi	sp,fp,-8
81118190:	dfc00317 	ldw	ra,12(sp)
81118194:	df000217 	ldw	fp,8(sp)
81118198:	dc400117 	ldw	r17,4(sp)
8111819c:	dc000017 	ldw	r16,0(sp)
811181a0:	dec00404 	addi	sp,sp,16
811181a4:	f800283a 	ret

811181a8 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
811181a8:	defffc04 	addi	sp,sp,-16
811181ac:	dfc00315 	stw	ra,12(sp)
811181b0:	df000215 	stw	fp,8(sp)
811181b4:	df000204 	addi	fp,sp,8
811181b8:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
811181bc:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
811181c0:	d1601104 	addi	r5,gp,-32700
811181c4:	e13fff17 	ldw	r4,-4(fp)
811181c8:	11188cc0 	call	811188cc <alt_find_dev>
811181cc:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
811181d0:	e0bffe17 	ldw	r2,-8(fp)
811181d4:	1000041e 	bne	r2,zero,811181e8 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
811181d8:	11166340 	call	81116634 <alt_get_errno>
811181dc:	1007883a 	mov	r3,r2
811181e0:	008004c4 	movi	r2,19
811181e4:	18800015 	stw	r2,0(r3)
    }

    return dev;
811181e8:	e0bffe17 	ldw	r2,-8(fp)
}
811181ec:	e037883a 	mov	sp,fp
811181f0:	dfc00117 	ldw	ra,4(sp)
811181f4:	df000017 	ldw	fp,0(sp)
811181f8:	dec00204 	addi	sp,sp,8
811181fc:	f800283a 	ret

81118200 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81118200:	defff804 	addi	sp,sp,-32
81118204:	dfc00715 	stw	ra,28(sp)
81118208:	df000615 	stw	fp,24(sp)
8111820c:	df000604 	addi	fp,sp,24
81118210:	e13ffd15 	stw	r4,-12(fp)
81118214:	e17ffe15 	stw	r5,-8(fp)
81118218:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8111821c:	e0bffd17 	ldw	r2,-12(fp)
81118220:	10801783 	ldbu	r2,94(r2)
81118224:	10803fcc 	andi	r2,r2,255
81118228:	10000b26 	beq	r2,zero,81118258 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8111822c:	e0bffd17 	ldw	r2,-12(fp)
81118230:	10800617 	ldw	r2,24(r2)
81118234:	00c00104 	movi	r3,4
81118238:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8111823c:	0001883a 	nop
81118240:	e0bffd17 	ldw	r2,-12(fp)
81118244:	10800617 	ldw	r2,24(r2)
81118248:	10800037 	ldwio	r2,0(r2)
8111824c:	1080010c 	andi	r2,r2,4
81118250:	1005d0ba 	srai	r2,r2,2
81118254:	103ffa1e 	bne	r2,zero,81118240 <__reset+0xfb0f8240>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81118258:	e0bffd17 	ldw	r2,-12(fp)
8111825c:	10800317 	ldw	r2,12(r2)
81118260:	10800104 	addi	r2,r2,4
81118264:	00c00084 	movi	r3,2
81118268:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8111826c:	0001883a 	nop
81118270:	e0bffd17 	ldw	r2,-12(fp)
81118274:	10800317 	ldw	r2,12(r2)
81118278:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8111827c:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81118280:	103ffb1e 	bne	r2,zero,81118270 <__reset+0xfb0f8270>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81118284:	e0bffd17 	ldw	r2,-12(fp)
81118288:	10800317 	ldw	r2,12(r2)
8111828c:	10800104 	addi	r2,r2,4
81118290:	10800037 	ldwio	r2,0(r2)
81118294:	1007883a 	mov	r3,r2
81118298:	00bffbc4 	movi	r2,-17
8111829c:	1884703a 	and	r2,r3,r2
811182a0:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
811182a4:	e0bffb17 	ldw	r2,-20(fp)
811182a8:	10800814 	ori	r2,r2,32
811182ac:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
811182b0:	e0bffd17 	ldw	r2,-12(fp)
811182b4:	10800317 	ldw	r2,12(r2)
811182b8:	10800104 	addi	r2,r2,4
811182bc:	e0fffb17 	ldw	r3,-20(fp)
811182c0:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
811182c4:	e0bffd17 	ldw	r2,-12(fp)
811182c8:	10800317 	ldw	r2,12(r2)
811182cc:	e0fffd17 	ldw	r3,-12(fp)
811182d0:	18c00317 	ldw	r3,12(r3)
811182d4:	18c00037 	ldwio	r3,0(r3)
811182d8:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
811182dc:	e0bffd17 	ldw	r2,-12(fp)
811182e0:	10801783 	ldbu	r2,94(r2)
811182e4:	10803fcc 	andi	r2,r2,255
811182e8:	10000826 	beq	r2,zero,8111830c <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
811182ec:	e0bffd17 	ldw	r2,-12(fp)
811182f0:	10800617 	ldw	r2,24(r2)
811182f4:	10800404 	addi	r2,r2,16
811182f8:	e0fffd17 	ldw	r3,-12(fp)
811182fc:	18c00617 	ldw	r3,24(r3)
81118300:	18c00404 	addi	r3,r3,16
81118304:	18c00037 	ldwio	r3,0(r3)
81118308:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8111830c:	d1601104 	addi	r5,gp,-32700
81118310:	e13ffd17 	ldw	r4,-12(fp)
81118314:	11187680 	call	81118768 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
81118318:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8111831c:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
81118320:	e0bffc17 	ldw	r2,-16(fp)
81118324:	1000081e 	bne	r2,zero,81118348 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
81118328:	d8000015 	stw	zero,0(sp)
8111832c:	e1fffd17 	ldw	r7,-12(fp)
81118330:	01a04474 	movhi	r6,33041
81118334:	319a0c04 	addi	r6,r6,26672
81118338:	e17fff17 	ldw	r5,-4(fp)
8111833c:	e13ffe17 	ldw	r4,-8(fp)
81118340:	111895c0 	call	8111895c <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
81118344:	00000406 	br	81118358 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
81118348:	012044b4 	movhi	r4,33042
8111834c:	212bbf04 	addi	r4,r4,-20740
81118350:	1118f900 	call	81118f90 <alt_printf>
    }
    
    return;
81118354:	0001883a 	nop

}
81118358:	e037883a 	mov	sp,fp
8111835c:	dfc00117 	ldw	ra,4(sp)
81118360:	df000017 	ldw	fp,0(sp)
81118364:	dec00204 	addi	sp,sp,8
81118368:	f800283a 	ret

8111836c <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
8111836c:	defffb04 	addi	sp,sp,-20
81118370:	df000415 	stw	fp,16(sp)
81118374:	df000404 	addi	fp,sp,16
81118378:	e13ffc15 	stw	r4,-16(fp)
8111837c:	e17ffd15 	stw	r5,-12(fp)
81118380:	e1bffe15 	stw	r6,-8(fp)
81118384:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
81118388:	e0bffc17 	ldw	r2,-16(fp)
8111838c:	e0fffd17 	ldw	r3,-12(fp)
81118390:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
81118394:	e0bffc17 	ldw	r2,-16(fp)
81118398:	e0ffff17 	ldw	r3,-4(fp)
8111839c:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
811183a0:	e0bffc17 	ldw	r2,-16(fp)
811183a4:	e0fffe17 	ldw	r3,-8(fp)
811183a8:	10c00d15 	stw	r3,52(r2)

    return ;
811183ac:	0001883a 	nop
}
811183b0:	e037883a 	mov	sp,fp
811183b4:	df000017 	ldw	fp,0(sp)
811183b8:	dec00104 	addi	sp,sp,4
811183bc:	f800283a 	ret

811183c0 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
811183c0:	defffc04 	addi	sp,sp,-16
811183c4:	dfc00315 	stw	ra,12(sp)
811183c8:	df000215 	stw	fp,8(sp)
811183cc:	df000204 	addi	fp,sp,8
811183d0:	e13ffe15 	stw	r4,-8(fp)
811183d4:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
811183d8:	000d883a 	mov	r6,zero
811183dc:	e17fff17 	ldw	r5,-4(fp)
811183e0:	e13ffe17 	ldw	r4,-8(fp)
811183e4:	1116b940 	call	81116b94 <alt_msgdma_descriptor_async_transfer>

}
811183e8:	e037883a 	mov	sp,fp
811183ec:	dfc00117 	ldw	ra,4(sp)
811183f0:	df000017 	ldw	fp,0(sp)
811183f4:	dec00204 	addi	sp,sp,8
811183f8:	f800283a 	ret

811183fc <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
811183fc:	defffc04 	addi	sp,sp,-16
81118400:	dfc00315 	stw	ra,12(sp)
81118404:	df000215 	stw	fp,8(sp)
81118408:	df000204 	addi	fp,sp,8
8111840c:	e13ffe15 	stw	r4,-8(fp)
81118410:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
81118414:	e1bfff17 	ldw	r6,-4(fp)
81118418:	000b883a 	mov	r5,zero
8111841c:	e13ffe17 	ldw	r4,-8(fp)
81118420:	1116b940 	call	81116b94 <alt_msgdma_descriptor_async_transfer>
}
81118424:	e037883a 	mov	sp,fp
81118428:	dfc00117 	ldw	ra,4(sp)
8111842c:	df000017 	ldw	fp,0(sp)
81118430:	dec00204 	addi	sp,sp,8
81118434:	f800283a 	ret

81118438 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81118438:	defffc04 	addi	sp,sp,-16
8111843c:	dfc00315 	stw	ra,12(sp)
81118440:	df000215 	stw	fp,8(sp)
81118444:	df000204 	addi	fp,sp,8
81118448:	e13ffe15 	stw	r4,-8(fp)
8111844c:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
81118450:	000d883a 	mov	r6,zero
81118454:	e17fff17 	ldw	r5,-4(fp)
81118458:	e13ffe17 	ldw	r4,-8(fp)
8111845c:	1116e640 	call	81116e64 <alt_msgdma_descriptor_sync_transfer>
}
81118460:	e037883a 	mov	sp,fp
81118464:	dfc00117 	ldw	ra,4(sp)
81118468:	df000017 	ldw	fp,0(sp)
8111846c:	dec00204 	addi	sp,sp,8
81118470:	f800283a 	ret

81118474 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81118474:	defffc04 	addi	sp,sp,-16
81118478:	dfc00315 	stw	ra,12(sp)
8111847c:	df000215 	stw	fp,8(sp)
81118480:	df000204 	addi	fp,sp,8
81118484:	e13ffe15 	stw	r4,-8(fp)
81118488:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8111848c:	e1bfff17 	ldw	r6,-4(fp)
81118490:	000b883a 	mov	r5,zero
81118494:	e13ffe17 	ldw	r4,-8(fp)
81118498:	1116e640 	call	81116e64 <alt_msgdma_descriptor_sync_transfer>
}
8111849c:	e037883a 	mov	sp,fp
811184a0:	dfc00117 	ldw	ra,4(sp)
811184a4:	df000017 	ldw	fp,0(sp)
811184a8:	dec00204 	addi	sp,sp,8
811184ac:	f800283a 	ret

811184b0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
811184b0:	defff504 	addi	sp,sp,-44
811184b4:	df000a15 	stw	fp,40(sp)
811184b8:	df000a04 	addi	fp,sp,40
811184bc:	e13ffc15 	stw	r4,-16(fp)
811184c0:	e17ffd15 	stw	r5,-12(fp)
811184c4:	e1bffe15 	stw	r6,-8(fp)
811184c8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
811184cc:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811184d0:	d0a03b17 	ldw	r2,-32532(gp)
  
  if (alt_ticks_per_second ())
811184d4:	10003c26 	beq	r2,zero,811185c8 <alt_alarm_start+0x118>
  {
    if (alarm)
811184d8:	e0bffc17 	ldw	r2,-16(fp)
811184dc:	10003826 	beq	r2,zero,811185c0 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
811184e0:	e0bffc17 	ldw	r2,-16(fp)
811184e4:	e0fffe17 	ldw	r3,-8(fp)
811184e8:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
811184ec:	e0bffc17 	ldw	r2,-16(fp)
811184f0:	e0ffff17 	ldw	r3,-4(fp)
811184f4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811184f8:	0005303a 	rdctl	r2,status
811184fc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118500:	e0fff917 	ldw	r3,-28(fp)
81118504:	00bfff84 	movi	r2,-2
81118508:	1884703a 	and	r2,r3,r2
8111850c:	1001703a 	wrctl	status,r2
  
  return context;
81118510:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
81118514:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81118518:	d0a03c17 	ldw	r2,-32528(gp)
      
      current_nticks = alt_nticks();
8111851c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
81118520:	e0fffd17 	ldw	r3,-12(fp)
81118524:	e0bff617 	ldw	r2,-40(fp)
81118528:	1885883a 	add	r2,r3,r2
8111852c:	10c00044 	addi	r3,r2,1
81118530:	e0bffc17 	ldw	r2,-16(fp)
81118534:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
81118538:	e0bffc17 	ldw	r2,-16(fp)
8111853c:	10c00217 	ldw	r3,8(r2)
81118540:	e0bff617 	ldw	r2,-40(fp)
81118544:	1880042e 	bgeu	r3,r2,81118558 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
81118548:	e0bffc17 	ldw	r2,-16(fp)
8111854c:	00c00044 	movi	r3,1
81118550:	10c00405 	stb	r3,16(r2)
81118554:	00000206 	br	81118560 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
81118558:	e0bffc17 	ldw	r2,-16(fp)
8111855c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
81118560:	e0bffc17 	ldw	r2,-16(fp)
81118564:	d0e00d04 	addi	r3,gp,-32716
81118568:	e0fffa15 	stw	r3,-24(fp)
8111856c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81118570:	e0bffb17 	ldw	r2,-20(fp)
81118574:	e0fffa17 	ldw	r3,-24(fp)
81118578:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8111857c:	e0bffa17 	ldw	r2,-24(fp)
81118580:	10c00017 	ldw	r3,0(r2)
81118584:	e0bffb17 	ldw	r2,-20(fp)
81118588:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8111858c:	e0bffa17 	ldw	r2,-24(fp)
81118590:	10800017 	ldw	r2,0(r2)
81118594:	e0fffb17 	ldw	r3,-20(fp)
81118598:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8111859c:	e0bffa17 	ldw	r2,-24(fp)
811185a0:	e0fffb17 	ldw	r3,-20(fp)
811185a4:	10c00015 	stw	r3,0(r2)
811185a8:	e0bff817 	ldw	r2,-32(fp)
811185ac:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811185b0:	e0bff717 	ldw	r2,-36(fp)
811185b4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
811185b8:	0005883a 	mov	r2,zero
811185bc:	00000306 	br	811185cc <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
811185c0:	00bffa84 	movi	r2,-22
811185c4:	00000106 	br	811185cc <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
811185c8:	00bfde84 	movi	r2,-134
  }
}
811185cc:	e037883a 	mov	sp,fp
811185d0:	df000017 	ldw	fp,0(sp)
811185d4:	dec00104 	addi	sp,sp,4
811185d8:	f800283a 	ret

811185dc <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
811185dc:	defffb04 	addi	sp,sp,-20
811185e0:	df000415 	stw	fp,16(sp)
811185e4:	df000404 	addi	fp,sp,16
811185e8:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
811185ec:	008000c4 	movi	r2,3
811185f0:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
811185f4:	e0fffd17 	ldw	r3,-12(fp)
811185f8:	008003f4 	movhi	r2,15
811185fc:	10909004 	addi	r2,r2,16960
81118600:	1887383a 	mul	r3,r3,r2
81118604:	00817db4 	movhi	r2,1526
81118608:	10b84004 	addi	r2,r2,-7936
8111860c:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
81118610:	00a00034 	movhi	r2,32768
81118614:	10bfffc4 	addi	r2,r2,-1
81118618:	10c5203a 	divu	r2,r2,r3
8111861c:	e0ffff17 	ldw	r3,-4(fp)
81118620:	1885203a 	divu	r2,r3,r2
81118624:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81118628:	e0bffe17 	ldw	r2,-8(fp)
8111862c:	10002526 	beq	r2,zero,811186c4 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
81118630:	e03ffc15 	stw	zero,-16(fp)
81118634:	00001406 	br	81118688 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81118638:	00a00034 	movhi	r2,32768
8111863c:	10bfffc4 	addi	r2,r2,-1
81118640:	10bfffc4 	addi	r2,r2,-1
81118644:	103ffe1e 	bne	r2,zero,81118640 <__reset+0xfb0f8640>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
81118648:	e0fffd17 	ldw	r3,-12(fp)
8111864c:	008003f4 	movhi	r2,15
81118650:	10909004 	addi	r2,r2,16960
81118654:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81118658:	00817db4 	movhi	r2,1526
8111865c:	10b84004 	addi	r2,r2,-7936
81118660:	10c7203a 	divu	r3,r2,r3
81118664:	00a00034 	movhi	r2,32768
81118668:	10bfffc4 	addi	r2,r2,-1
8111866c:	10c5203a 	divu	r2,r2,r3
81118670:	e0ffff17 	ldw	r3,-4(fp)
81118674:	1885c83a 	sub	r2,r3,r2
81118678:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
8111867c:	e0bffc17 	ldw	r2,-16(fp)
81118680:	10800044 	addi	r2,r2,1
81118684:	e0bffc15 	stw	r2,-16(fp)
81118688:	e0fffc17 	ldw	r3,-16(fp)
8111868c:	e0bffe17 	ldw	r2,-8(fp)
81118690:	18bfe916 	blt	r3,r2,81118638 <__reset+0xfb0f8638>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
81118694:	e0fffd17 	ldw	r3,-12(fp)
81118698:	008003f4 	movhi	r2,15
8111869c:	10909004 	addi	r2,r2,16960
811186a0:	1887383a 	mul	r3,r3,r2
811186a4:	00817db4 	movhi	r2,1526
811186a8:	10b84004 	addi	r2,r2,-7936
811186ac:	10c7203a 	divu	r3,r2,r3
811186b0:	e0bfff17 	ldw	r2,-4(fp)
811186b4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811186b8:	10bfffc4 	addi	r2,r2,-1
811186bc:	103ffe1e 	bne	r2,zero,811186b8 <__reset+0xfb0f86b8>
811186c0:	00000b06 	br	811186f0 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
811186c4:	e0fffd17 	ldw	r3,-12(fp)
811186c8:	008003f4 	movhi	r2,15
811186cc:	10909004 	addi	r2,r2,16960
811186d0:	1887383a 	mul	r3,r3,r2
811186d4:	00817db4 	movhi	r2,1526
811186d8:	10b84004 	addi	r2,r2,-7936
811186dc:	10c7203a 	divu	r3,r2,r3
811186e0:	e0bfff17 	ldw	r2,-4(fp)
811186e4:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811186e8:	10bfffc4 	addi	r2,r2,-1
811186ec:	00bffe16 	blt	zero,r2,811186e8 <__reset+0xfb0f86e8>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
811186f0:	0005883a 	mov	r2,zero
}
811186f4:	e037883a 	mov	sp,fp
811186f8:	df000017 	ldw	fp,0(sp)
811186fc:	dec00104 	addi	sp,sp,4
81118700:	f800283a 	ret

81118704 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
81118704:	defffd04 	addi	sp,sp,-12
81118708:	df000215 	stw	fp,8(sp)
8111870c:	df000204 	addi	fp,sp,8
81118710:	e13ffe15 	stw	r4,-8(fp)
81118714:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81118718:	0001883a 	nop
8111871c:	e037883a 	mov	sp,fp
81118720:	df000017 	ldw	fp,0(sp)
81118724:	dec00104 	addi	sp,sp,4
81118728:	f800283a 	ret

8111872c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111872c:	defffe04 	addi	sp,sp,-8
81118730:	dfc00115 	stw	ra,4(sp)
81118734:	df000015 	stw	fp,0(sp)
81118738:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111873c:	d0a00b17 	ldw	r2,-32724(gp)
81118740:	10000326 	beq	r2,zero,81118750 <alt_get_errno+0x24>
81118744:	d0a00b17 	ldw	r2,-32724(gp)
81118748:	103ee83a 	callr	r2
8111874c:	00000106 	br	81118754 <alt_get_errno+0x28>
81118750:	d0a03704 	addi	r2,gp,-32548
}
81118754:	e037883a 	mov	sp,fp
81118758:	dfc00117 	ldw	ra,4(sp)
8111875c:	df000017 	ldw	fp,0(sp)
81118760:	dec00204 	addi	sp,sp,8
81118764:	f800283a 	ret

81118768 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
81118768:	defffa04 	addi	sp,sp,-24
8111876c:	dfc00515 	stw	ra,20(sp)
81118770:	df000415 	stw	fp,16(sp)
81118774:	df000404 	addi	fp,sp,16
81118778:	e13ffe15 	stw	r4,-8(fp)
8111877c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
81118780:	e0bffe17 	ldw	r2,-8(fp)
81118784:	10000326 	beq	r2,zero,81118794 <alt_dev_llist_insert+0x2c>
81118788:	e0bffe17 	ldw	r2,-8(fp)
8111878c:	10800217 	ldw	r2,8(r2)
81118790:	1000061e 	bne	r2,zero,811187ac <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
81118794:	111872c0 	call	8111872c <alt_get_errno>
81118798:	1007883a 	mov	r3,r2
8111879c:	00800584 	movi	r2,22
811187a0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
811187a4:	00bffa84 	movi	r2,-22
811187a8:	00001306 	br	811187f8 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
811187ac:	e0bffe17 	ldw	r2,-8(fp)
811187b0:	e0ffff17 	ldw	r3,-4(fp)
811187b4:	e0fffc15 	stw	r3,-16(fp)
811187b8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
811187bc:	e0bffd17 	ldw	r2,-12(fp)
811187c0:	e0fffc17 	ldw	r3,-16(fp)
811187c4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
811187c8:	e0bffc17 	ldw	r2,-16(fp)
811187cc:	10c00017 	ldw	r3,0(r2)
811187d0:	e0bffd17 	ldw	r2,-12(fp)
811187d4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
811187d8:	e0bffc17 	ldw	r2,-16(fp)
811187dc:	10800017 	ldw	r2,0(r2)
811187e0:	e0fffd17 	ldw	r3,-12(fp)
811187e4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
811187e8:	e0bffc17 	ldw	r2,-16(fp)
811187ec:	e0fffd17 	ldw	r3,-12(fp)
811187f0:	10c00015 	stw	r3,0(r2)

  return 0;  
811187f4:	0005883a 	mov	r2,zero
}
811187f8:	e037883a 	mov	sp,fp
811187fc:	dfc00117 	ldw	ra,4(sp)
81118800:	df000017 	ldw	fp,0(sp)
81118804:	dec00204 	addi	sp,sp,8
81118808:	f800283a 	ret

8111880c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8111880c:	defffd04 	addi	sp,sp,-12
81118810:	dfc00215 	stw	ra,8(sp)
81118814:	df000115 	stw	fp,4(sp)
81118818:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111881c:	00a044b4 	movhi	r2,33042
81118820:	10a5fd04 	addi	r2,r2,-26636
81118824:	e0bfff15 	stw	r2,-4(fp)
81118828:	00000606 	br	81118844 <_do_ctors+0x38>
        (*ctor) (); 
8111882c:	e0bfff17 	ldw	r2,-4(fp)
81118830:	10800017 	ldw	r2,0(r2)
81118834:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81118838:	e0bfff17 	ldw	r2,-4(fp)
8111883c:	10bfff04 	addi	r2,r2,-4
81118840:	e0bfff15 	stw	r2,-4(fp)
81118844:	e0ffff17 	ldw	r3,-4(fp)
81118848:	00a044b4 	movhi	r2,33042
8111884c:	10a5fe04 	addi	r2,r2,-26632
81118850:	18bff62e 	bgeu	r3,r2,8111882c <__reset+0xfb0f882c>
        (*ctor) (); 
}
81118854:	0001883a 	nop
81118858:	e037883a 	mov	sp,fp
8111885c:	dfc00117 	ldw	ra,4(sp)
81118860:	df000017 	ldw	fp,0(sp)
81118864:	dec00204 	addi	sp,sp,8
81118868:	f800283a 	ret

8111886c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8111886c:	defffd04 	addi	sp,sp,-12
81118870:	dfc00215 	stw	ra,8(sp)
81118874:	df000115 	stw	fp,4(sp)
81118878:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111887c:	00a044b4 	movhi	r2,33042
81118880:	10a5fd04 	addi	r2,r2,-26636
81118884:	e0bfff15 	stw	r2,-4(fp)
81118888:	00000606 	br	811188a4 <_do_dtors+0x38>
        (*dtor) (); 
8111888c:	e0bfff17 	ldw	r2,-4(fp)
81118890:	10800017 	ldw	r2,0(r2)
81118894:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
81118898:	e0bfff17 	ldw	r2,-4(fp)
8111889c:	10bfff04 	addi	r2,r2,-4
811188a0:	e0bfff15 	stw	r2,-4(fp)
811188a4:	e0ffff17 	ldw	r3,-4(fp)
811188a8:	00a044b4 	movhi	r2,33042
811188ac:	10a5fe04 	addi	r2,r2,-26632
811188b0:	18bff62e 	bgeu	r3,r2,8111888c <__reset+0xfb0f888c>
        (*dtor) (); 
}
811188b4:	0001883a 	nop
811188b8:	e037883a 	mov	sp,fp
811188bc:	dfc00117 	ldw	ra,4(sp)
811188c0:	df000017 	ldw	fp,0(sp)
811188c4:	dec00204 	addi	sp,sp,8
811188c8:	f800283a 	ret

811188cc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
811188cc:	defffa04 	addi	sp,sp,-24
811188d0:	dfc00515 	stw	ra,20(sp)
811188d4:	df000415 	stw	fp,16(sp)
811188d8:	df000404 	addi	fp,sp,16
811188dc:	e13ffe15 	stw	r4,-8(fp)
811188e0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
811188e4:	e0bfff17 	ldw	r2,-4(fp)
811188e8:	10800017 	ldw	r2,0(r2)
811188ec:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
811188f0:	e13ffe17 	ldw	r4,-8(fp)
811188f4:	110814c0 	call	8110814c <strlen>
811188f8:	10800044 	addi	r2,r2,1
811188fc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81118900:	00000d06 	br	81118938 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
81118904:	e0bffc17 	ldw	r2,-16(fp)
81118908:	10800217 	ldw	r2,8(r2)
8111890c:	e0fffd17 	ldw	r3,-12(fp)
81118910:	180d883a 	mov	r6,r3
81118914:	e17ffe17 	ldw	r5,-8(fp)
81118918:	1009883a 	mov	r4,r2
8111891c:	11194b00 	call	811194b0 <memcmp>
81118920:	1000021e 	bne	r2,zero,8111892c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
81118924:	e0bffc17 	ldw	r2,-16(fp)
81118928:	00000706 	br	81118948 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8111892c:	e0bffc17 	ldw	r2,-16(fp)
81118930:	10800017 	ldw	r2,0(r2)
81118934:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81118938:	e0fffc17 	ldw	r3,-16(fp)
8111893c:	e0bfff17 	ldw	r2,-4(fp)
81118940:	18bff01e 	bne	r3,r2,81118904 <__reset+0xfb0f8904>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
81118944:	0005883a 	mov	r2,zero
}
81118948:	e037883a 	mov	sp,fp
8111894c:	dfc00117 	ldw	ra,4(sp)
81118950:	df000017 	ldw	fp,0(sp)
81118954:	dec00204 	addi	sp,sp,8
81118958:	f800283a 	ret

8111895c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111895c:	defff904 	addi	sp,sp,-28
81118960:	dfc00615 	stw	ra,24(sp)
81118964:	df000515 	stw	fp,20(sp)
81118968:	df000504 	addi	fp,sp,20
8111896c:	e13ffc15 	stw	r4,-16(fp)
81118970:	e17ffd15 	stw	r5,-12(fp)
81118974:	e1bffe15 	stw	r6,-8(fp)
81118978:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8111897c:	e0800217 	ldw	r2,8(fp)
81118980:	d8800015 	stw	r2,0(sp)
81118984:	e1ffff17 	ldw	r7,-4(fp)
81118988:	e1bffe17 	ldw	r6,-8(fp)
8111898c:	e17ffd17 	ldw	r5,-12(fp)
81118990:	e13ffc17 	ldw	r4,-16(fp)
81118994:	1118b0c0 	call	81118b0c <alt_iic_isr_register>
}  
81118998:	e037883a 	mov	sp,fp
8111899c:	dfc00117 	ldw	ra,4(sp)
811189a0:	df000017 	ldw	fp,0(sp)
811189a4:	dec00204 	addi	sp,sp,8
811189a8:	f800283a 	ret

811189ac <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
811189ac:	defff904 	addi	sp,sp,-28
811189b0:	df000615 	stw	fp,24(sp)
811189b4:	df000604 	addi	fp,sp,24
811189b8:	e13ffe15 	stw	r4,-8(fp)
811189bc:	e17fff15 	stw	r5,-4(fp)
811189c0:	e0bfff17 	ldw	r2,-4(fp)
811189c4:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811189c8:	0005303a 	rdctl	r2,status
811189cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811189d0:	e0fffb17 	ldw	r3,-20(fp)
811189d4:	00bfff84 	movi	r2,-2
811189d8:	1884703a 	and	r2,r3,r2
811189dc:	1001703a 	wrctl	status,r2
  
  return context;
811189e0:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
811189e4:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
811189e8:	00c00044 	movi	r3,1
811189ec:	e0bffa17 	ldw	r2,-24(fp)
811189f0:	1884983a 	sll	r2,r3,r2
811189f4:	1007883a 	mov	r3,r2
811189f8:	d0a03d17 	ldw	r2,-32524(gp)
811189fc:	1884b03a 	or	r2,r3,r2
81118a00:	d0a03d15 	stw	r2,-32524(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81118a04:	d0a03d17 	ldw	r2,-32524(gp)
81118a08:	100170fa 	wrctl	ienable,r2
81118a0c:	e0bffc17 	ldw	r2,-16(fp)
81118a10:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118a14:	e0bffd17 	ldw	r2,-12(fp)
81118a18:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81118a1c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
81118a20:	0001883a 	nop
}
81118a24:	e037883a 	mov	sp,fp
81118a28:	df000017 	ldw	fp,0(sp)
81118a2c:	dec00104 	addi	sp,sp,4
81118a30:	f800283a 	ret

81118a34 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
81118a34:	defff904 	addi	sp,sp,-28
81118a38:	df000615 	stw	fp,24(sp)
81118a3c:	df000604 	addi	fp,sp,24
81118a40:	e13ffe15 	stw	r4,-8(fp)
81118a44:	e17fff15 	stw	r5,-4(fp)
81118a48:	e0bfff17 	ldw	r2,-4(fp)
81118a4c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118a50:	0005303a 	rdctl	r2,status
81118a54:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118a58:	e0fffb17 	ldw	r3,-20(fp)
81118a5c:	00bfff84 	movi	r2,-2
81118a60:	1884703a 	and	r2,r3,r2
81118a64:	1001703a 	wrctl	status,r2
  
  return context;
81118a68:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81118a6c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
81118a70:	00c00044 	movi	r3,1
81118a74:	e0bffa17 	ldw	r2,-24(fp)
81118a78:	1884983a 	sll	r2,r3,r2
81118a7c:	0084303a 	nor	r2,zero,r2
81118a80:	1007883a 	mov	r3,r2
81118a84:	d0a03d17 	ldw	r2,-32524(gp)
81118a88:	1884703a 	and	r2,r3,r2
81118a8c:	d0a03d15 	stw	r2,-32524(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81118a90:	d0a03d17 	ldw	r2,-32524(gp)
81118a94:	100170fa 	wrctl	ienable,r2
81118a98:	e0bffc17 	ldw	r2,-16(fp)
81118a9c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118aa0:	e0bffd17 	ldw	r2,-12(fp)
81118aa4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81118aa8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
81118aac:	0001883a 	nop
}
81118ab0:	e037883a 	mov	sp,fp
81118ab4:	df000017 	ldw	fp,0(sp)
81118ab8:	dec00104 	addi	sp,sp,4
81118abc:	f800283a 	ret

81118ac0 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
81118ac0:	defffc04 	addi	sp,sp,-16
81118ac4:	df000315 	stw	fp,12(sp)
81118ac8:	df000304 	addi	fp,sp,12
81118acc:	e13ffe15 	stw	r4,-8(fp)
81118ad0:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
81118ad4:	000530fa 	rdctl	r2,ienable
81118ad8:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
81118adc:	00c00044 	movi	r3,1
81118ae0:	e0bfff17 	ldw	r2,-4(fp)
81118ae4:	1884983a 	sll	r2,r3,r2
81118ae8:	1007883a 	mov	r3,r2
81118aec:	e0bffd17 	ldw	r2,-12(fp)
81118af0:	1884703a 	and	r2,r3,r2
81118af4:	1004c03a 	cmpne	r2,r2,zero
81118af8:	10803fcc 	andi	r2,r2,255
}
81118afc:	e037883a 	mov	sp,fp
81118b00:	df000017 	ldw	fp,0(sp)
81118b04:	dec00104 	addi	sp,sp,4
81118b08:	f800283a 	ret

81118b0c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
81118b0c:	defff504 	addi	sp,sp,-44
81118b10:	dfc00a15 	stw	ra,40(sp)
81118b14:	df000915 	stw	fp,36(sp)
81118b18:	df000904 	addi	fp,sp,36
81118b1c:	e13ffc15 	stw	r4,-16(fp)
81118b20:	e17ffd15 	stw	r5,-12(fp)
81118b24:	e1bffe15 	stw	r6,-8(fp)
81118b28:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
81118b2c:	00bffa84 	movi	r2,-22
81118b30:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
81118b34:	e0bffd17 	ldw	r2,-12(fp)
81118b38:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
81118b3c:	e0bff817 	ldw	r2,-32(fp)
81118b40:	10800808 	cmpgei	r2,r2,32
81118b44:	1000271e 	bne	r2,zero,81118be4 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118b48:	0005303a 	rdctl	r2,status
81118b4c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118b50:	e0fffb17 	ldw	r3,-20(fp)
81118b54:	00bfff84 	movi	r2,-2
81118b58:	1884703a 	and	r2,r3,r2
81118b5c:	1001703a 	wrctl	status,r2
  
  return context;
81118b60:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
81118b64:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
81118b68:	00a044b4 	movhi	r2,33042
81118b6c:	10b3eb04 	addi	r2,r2,-12372
81118b70:	e0fff817 	ldw	r3,-32(fp)
81118b74:	180690fa 	slli	r3,r3,3
81118b78:	10c5883a 	add	r2,r2,r3
81118b7c:	e0fffe17 	ldw	r3,-8(fp)
81118b80:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
81118b84:	00a044b4 	movhi	r2,33042
81118b88:	10b3eb04 	addi	r2,r2,-12372
81118b8c:	e0fff817 	ldw	r3,-32(fp)
81118b90:	180690fa 	slli	r3,r3,3
81118b94:	10c5883a 	add	r2,r2,r3
81118b98:	10800104 	addi	r2,r2,4
81118b9c:	e0ffff17 	ldw	r3,-4(fp)
81118ba0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
81118ba4:	e0bffe17 	ldw	r2,-8(fp)
81118ba8:	10000526 	beq	r2,zero,81118bc0 <alt_iic_isr_register+0xb4>
81118bac:	e0bff817 	ldw	r2,-32(fp)
81118bb0:	100b883a 	mov	r5,r2
81118bb4:	e13ffc17 	ldw	r4,-16(fp)
81118bb8:	11189ac0 	call	811189ac <alt_ic_irq_enable>
81118bbc:	00000406 	br	81118bd0 <alt_iic_isr_register+0xc4>
81118bc0:	e0bff817 	ldw	r2,-32(fp)
81118bc4:	100b883a 	mov	r5,r2
81118bc8:	e13ffc17 	ldw	r4,-16(fp)
81118bcc:	1118a340 	call	81118a34 <alt_ic_irq_disable>
81118bd0:	e0bff715 	stw	r2,-36(fp)
81118bd4:	e0bffa17 	ldw	r2,-24(fp)
81118bd8:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118bdc:	e0bff917 	ldw	r2,-28(fp)
81118be0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
81118be4:	e0bff717 	ldw	r2,-36(fp)
}
81118be8:	e037883a 	mov	sp,fp
81118bec:	dfc00117 	ldw	ra,4(sp)
81118bf0:	df000017 	ldw	fp,0(sp)
81118bf4:	dec00204 	addi	sp,sp,8
81118bf8:	f800283a 	ret

81118bfc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
81118bfc:	defff904 	addi	sp,sp,-28
81118c00:	dfc00615 	stw	ra,24(sp)
81118c04:	df000515 	stw	fp,20(sp)
81118c08:	df000504 	addi	fp,sp,20
81118c0c:	e13ffc15 	stw	r4,-16(fp)
81118c10:	e17ffd15 	stw	r5,-12(fp)
81118c14:	e1bffe15 	stw	r6,-8(fp)
81118c18:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
81118c1c:	e1bfff17 	ldw	r6,-4(fp)
81118c20:	e17ffe17 	ldw	r5,-8(fp)
81118c24:	e13ffd17 	ldw	r4,-12(fp)
81118c28:	1118e3c0 	call	81118e3c <open>
81118c2c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
81118c30:	e0bffb17 	ldw	r2,-20(fp)
81118c34:	10001c16 	blt	r2,zero,81118ca8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
81118c38:	00a044b4 	movhi	r2,33042
81118c3c:	10adfa04 	addi	r2,r2,-18456
81118c40:	e0fffb17 	ldw	r3,-20(fp)
81118c44:	18c00324 	muli	r3,r3,12
81118c48:	10c5883a 	add	r2,r2,r3
81118c4c:	10c00017 	ldw	r3,0(r2)
81118c50:	e0bffc17 	ldw	r2,-16(fp)
81118c54:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
81118c58:	00a044b4 	movhi	r2,33042
81118c5c:	10adfa04 	addi	r2,r2,-18456
81118c60:	e0fffb17 	ldw	r3,-20(fp)
81118c64:	18c00324 	muli	r3,r3,12
81118c68:	10c5883a 	add	r2,r2,r3
81118c6c:	10800104 	addi	r2,r2,4
81118c70:	10c00017 	ldw	r3,0(r2)
81118c74:	e0bffc17 	ldw	r2,-16(fp)
81118c78:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
81118c7c:	00a044b4 	movhi	r2,33042
81118c80:	10adfa04 	addi	r2,r2,-18456
81118c84:	e0fffb17 	ldw	r3,-20(fp)
81118c88:	18c00324 	muli	r3,r3,12
81118c8c:	10c5883a 	add	r2,r2,r3
81118c90:	10800204 	addi	r2,r2,8
81118c94:	10c00017 	ldw	r3,0(r2)
81118c98:	e0bffc17 	ldw	r2,-16(fp)
81118c9c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
81118ca0:	e13ffb17 	ldw	r4,-20(fp)
81118ca4:	11148000 	call	81114800 <alt_release_fd>
  }
} 
81118ca8:	0001883a 	nop
81118cac:	e037883a 	mov	sp,fp
81118cb0:	dfc00117 	ldw	ra,4(sp)
81118cb4:	df000017 	ldw	fp,0(sp)
81118cb8:	dec00204 	addi	sp,sp,8
81118cbc:	f800283a 	ret

81118cc0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
81118cc0:	defffb04 	addi	sp,sp,-20
81118cc4:	dfc00415 	stw	ra,16(sp)
81118cc8:	df000315 	stw	fp,12(sp)
81118ccc:	df000304 	addi	fp,sp,12
81118cd0:	e13ffd15 	stw	r4,-12(fp)
81118cd4:	e17ffe15 	stw	r5,-8(fp)
81118cd8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
81118cdc:	01c07fc4 	movi	r7,511
81118ce0:	01800044 	movi	r6,1
81118ce4:	e17ffd17 	ldw	r5,-12(fp)
81118ce8:	012044b4 	movhi	r4,33042
81118cec:	212dfd04 	addi	r4,r4,-18444
81118cf0:	1118bfc0 	call	81118bfc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
81118cf4:	01c07fc4 	movi	r7,511
81118cf8:	000d883a 	mov	r6,zero
81118cfc:	e17ffe17 	ldw	r5,-8(fp)
81118d00:	012044b4 	movhi	r4,33042
81118d04:	212dfa04 	addi	r4,r4,-18456
81118d08:	1118bfc0 	call	81118bfc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
81118d0c:	01c07fc4 	movi	r7,511
81118d10:	01800044 	movi	r6,1
81118d14:	e17fff17 	ldw	r5,-4(fp)
81118d18:	012044b4 	movhi	r4,33042
81118d1c:	212e0004 	addi	r4,r4,-18432
81118d20:	1118bfc0 	call	81118bfc <alt_open_fd>
}  
81118d24:	0001883a 	nop
81118d28:	e037883a 	mov	sp,fp
81118d2c:	dfc00117 	ldw	ra,4(sp)
81118d30:	df000017 	ldw	fp,0(sp)
81118d34:	dec00204 	addi	sp,sp,8
81118d38:	f800283a 	ret

81118d3c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81118d3c:	defffe04 	addi	sp,sp,-8
81118d40:	dfc00115 	stw	ra,4(sp)
81118d44:	df000015 	stw	fp,0(sp)
81118d48:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81118d4c:	d0a00b17 	ldw	r2,-32724(gp)
81118d50:	10000326 	beq	r2,zero,81118d60 <alt_get_errno+0x24>
81118d54:	d0a00b17 	ldw	r2,-32724(gp)
81118d58:	103ee83a 	callr	r2
81118d5c:	00000106 	br	81118d64 <alt_get_errno+0x28>
81118d60:	d0a03704 	addi	r2,gp,-32548
}
81118d64:	e037883a 	mov	sp,fp
81118d68:	dfc00117 	ldw	ra,4(sp)
81118d6c:	df000017 	ldw	fp,0(sp)
81118d70:	dec00204 	addi	sp,sp,8
81118d74:	f800283a 	ret

81118d78 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
81118d78:	defffd04 	addi	sp,sp,-12
81118d7c:	df000215 	stw	fp,8(sp)
81118d80:	df000204 	addi	fp,sp,8
81118d84:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
81118d88:	e0bfff17 	ldw	r2,-4(fp)
81118d8c:	10800217 	ldw	r2,8(r2)
81118d90:	10d00034 	orhi	r3,r2,16384
81118d94:	e0bfff17 	ldw	r2,-4(fp)
81118d98:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
81118d9c:	e03ffe15 	stw	zero,-8(fp)
81118da0:	00001d06 	br	81118e18 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
81118da4:	00a044b4 	movhi	r2,33042
81118da8:	10adfa04 	addi	r2,r2,-18456
81118dac:	e0fffe17 	ldw	r3,-8(fp)
81118db0:	18c00324 	muli	r3,r3,12
81118db4:	10c5883a 	add	r2,r2,r3
81118db8:	10c00017 	ldw	r3,0(r2)
81118dbc:	e0bfff17 	ldw	r2,-4(fp)
81118dc0:	10800017 	ldw	r2,0(r2)
81118dc4:	1880111e 	bne	r3,r2,81118e0c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
81118dc8:	00a044b4 	movhi	r2,33042
81118dcc:	10adfa04 	addi	r2,r2,-18456
81118dd0:	e0fffe17 	ldw	r3,-8(fp)
81118dd4:	18c00324 	muli	r3,r3,12
81118dd8:	10c5883a 	add	r2,r2,r3
81118ddc:	10800204 	addi	r2,r2,8
81118de0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
81118de4:	1000090e 	bge	r2,zero,81118e0c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
81118de8:	e0bffe17 	ldw	r2,-8(fp)
81118dec:	10c00324 	muli	r3,r2,12
81118df0:	00a044b4 	movhi	r2,33042
81118df4:	10adfa04 	addi	r2,r2,-18456
81118df8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
81118dfc:	e0bfff17 	ldw	r2,-4(fp)
81118e00:	18800226 	beq	r3,r2,81118e0c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
81118e04:	00bffcc4 	movi	r2,-13
81118e08:	00000806 	br	81118e2c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
81118e0c:	e0bffe17 	ldw	r2,-8(fp)
81118e10:	10800044 	addi	r2,r2,1
81118e14:	e0bffe15 	stw	r2,-8(fp)
81118e18:	d0a00a17 	ldw	r2,-32728(gp)
81118e1c:	1007883a 	mov	r3,r2
81118e20:	e0bffe17 	ldw	r2,-8(fp)
81118e24:	18bfdf2e 	bgeu	r3,r2,81118da4 <__reset+0xfb0f8da4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
81118e28:	0005883a 	mov	r2,zero
}
81118e2c:	e037883a 	mov	sp,fp
81118e30:	df000017 	ldw	fp,0(sp)
81118e34:	dec00104 	addi	sp,sp,4
81118e38:	f800283a 	ret

81118e3c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
81118e3c:	defff604 	addi	sp,sp,-40
81118e40:	dfc00915 	stw	ra,36(sp)
81118e44:	df000815 	stw	fp,32(sp)
81118e48:	df000804 	addi	fp,sp,32
81118e4c:	e13ffd15 	stw	r4,-12(fp)
81118e50:	e17ffe15 	stw	r5,-8(fp)
81118e54:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
81118e58:	00bfffc4 	movi	r2,-1
81118e5c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
81118e60:	00bffb44 	movi	r2,-19
81118e64:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
81118e68:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
81118e6c:	d1600804 	addi	r5,gp,-32736
81118e70:	e13ffd17 	ldw	r4,-12(fp)
81118e74:	11188cc0 	call	811188cc <alt_find_dev>
81118e78:	e0bff815 	stw	r2,-32(fp)
81118e7c:	e0bff817 	ldw	r2,-32(fp)
81118e80:	1000051e 	bne	r2,zero,81118e98 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
81118e84:	e13ffd17 	ldw	r4,-12(fp)
81118e88:	111921c0 	call	8111921c <alt_find_file>
81118e8c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
81118e90:	00800044 	movi	r2,1
81118e94:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
81118e98:	e0bff817 	ldw	r2,-32(fp)
81118e9c:	10002926 	beq	r2,zero,81118f44 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
81118ea0:	e13ff817 	ldw	r4,-32(fp)
81118ea4:	11193240 	call	81119324 <alt_get_fd>
81118ea8:	e0bff915 	stw	r2,-28(fp)
81118eac:	e0bff917 	ldw	r2,-28(fp)
81118eb0:	1000030e 	bge	r2,zero,81118ec0 <open+0x84>
    {
      status = index;
81118eb4:	e0bff917 	ldw	r2,-28(fp)
81118eb8:	e0bffa15 	stw	r2,-24(fp)
81118ebc:	00002306 	br	81118f4c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
81118ec0:	e0bff917 	ldw	r2,-28(fp)
81118ec4:	10c00324 	muli	r3,r2,12
81118ec8:	00a044b4 	movhi	r2,33042
81118ecc:	10adfa04 	addi	r2,r2,-18456
81118ed0:	1885883a 	add	r2,r3,r2
81118ed4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
81118ed8:	e0fffe17 	ldw	r3,-8(fp)
81118edc:	00900034 	movhi	r2,16384
81118ee0:	10bfffc4 	addi	r2,r2,-1
81118ee4:	1886703a 	and	r3,r3,r2
81118ee8:	e0bffc17 	ldw	r2,-16(fp)
81118eec:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
81118ef0:	e0bffb17 	ldw	r2,-20(fp)
81118ef4:	1000051e 	bne	r2,zero,81118f0c <open+0xd0>
81118ef8:	e13ffc17 	ldw	r4,-16(fp)
81118efc:	1118d780 	call	81118d78 <alt_file_locked>
81118f00:	e0bffa15 	stw	r2,-24(fp)
81118f04:	e0bffa17 	ldw	r2,-24(fp)
81118f08:	10001016 	blt	r2,zero,81118f4c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
81118f0c:	e0bff817 	ldw	r2,-32(fp)
81118f10:	10800317 	ldw	r2,12(r2)
81118f14:	10000826 	beq	r2,zero,81118f38 <open+0xfc>
81118f18:	e0bff817 	ldw	r2,-32(fp)
81118f1c:	10800317 	ldw	r2,12(r2)
81118f20:	e1ffff17 	ldw	r7,-4(fp)
81118f24:	e1bffe17 	ldw	r6,-8(fp)
81118f28:	e17ffd17 	ldw	r5,-12(fp)
81118f2c:	e13ffc17 	ldw	r4,-16(fp)
81118f30:	103ee83a 	callr	r2
81118f34:	00000106 	br	81118f3c <open+0x100>
81118f38:	0005883a 	mov	r2,zero
81118f3c:	e0bffa15 	stw	r2,-24(fp)
81118f40:	00000206 	br	81118f4c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
81118f44:	00bffb44 	movi	r2,-19
81118f48:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
81118f4c:	e0bffa17 	ldw	r2,-24(fp)
81118f50:	1000090e 	bge	r2,zero,81118f78 <open+0x13c>
  {
    alt_release_fd (index);  
81118f54:	e13ff917 	ldw	r4,-28(fp)
81118f58:	11148000 	call	81114800 <alt_release_fd>
    ALT_ERRNO = -status;
81118f5c:	1118d3c0 	call	81118d3c <alt_get_errno>
81118f60:	1007883a 	mov	r3,r2
81118f64:	e0bffa17 	ldw	r2,-24(fp)
81118f68:	0085c83a 	sub	r2,zero,r2
81118f6c:	18800015 	stw	r2,0(r3)
    return -1;
81118f70:	00bfffc4 	movi	r2,-1
81118f74:	00000106 	br	81118f7c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
81118f78:	e0bff917 	ldw	r2,-28(fp)
}
81118f7c:	e037883a 	mov	sp,fp
81118f80:	dfc00117 	ldw	ra,4(sp)
81118f84:	df000017 	ldw	fp,0(sp)
81118f88:	dec00204 	addi	sp,sp,8
81118f8c:	f800283a 	ret

81118f90 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
81118f90:	defff204 	addi	sp,sp,-56
81118f94:	dfc00a15 	stw	ra,40(sp)
81118f98:	df000915 	stw	fp,36(sp)
81118f9c:	df000904 	addi	fp,sp,36
81118fa0:	e13fff15 	stw	r4,-4(fp)
81118fa4:	e1400215 	stw	r5,8(fp)
81118fa8:	e1800315 	stw	r6,12(fp)
81118fac:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
81118fb0:	e0800204 	addi	r2,fp,8
81118fb4:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
81118fb8:	e0bfff17 	ldw	r2,-4(fp)
81118fbc:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
81118fc0:	00006f06 	br	81119180 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
81118fc4:	e0bff807 	ldb	r2,-32(fp)
81118fc8:	10800960 	cmpeqi	r2,r2,37
81118fcc:	1000041e 	bne	r2,zero,81118fe0 <alt_printf+0x50>
        {
            alt_putchar(c);
81118fd0:	e0bff807 	ldb	r2,-32(fp)
81118fd4:	1009883a 	mov	r4,r2
81118fd8:	11191bc0 	call	811191bc <alt_putchar>
81118fdc:	00006806 	br	81119180 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
81118fe0:	e0bff717 	ldw	r2,-36(fp)
81118fe4:	10c00044 	addi	r3,r2,1
81118fe8:	e0fff715 	stw	r3,-36(fp)
81118fec:	10800003 	ldbu	r2,0(r2)
81118ff0:	e0bff805 	stb	r2,-32(fp)
81118ff4:	e0bff807 	ldb	r2,-32(fp)
81118ff8:	10006926 	beq	r2,zero,811191a0 <alt_printf+0x210>
            {
                if (c == '%')
81118ffc:	e0bff807 	ldb	r2,-32(fp)
81119000:	10800958 	cmpnei	r2,r2,37
81119004:	1000041e 	bne	r2,zero,81119018 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
81119008:	e0bff807 	ldb	r2,-32(fp)
8111900c:	1009883a 	mov	r4,r2
81119010:	11191bc0 	call	811191bc <alt_putchar>
81119014:	00005a06 	br	81119180 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
81119018:	e0bff807 	ldb	r2,-32(fp)
8111901c:	108018d8 	cmpnei	r2,r2,99
81119020:	1000081e 	bne	r2,zero,81119044 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
81119024:	e0bffe17 	ldw	r2,-8(fp)
81119028:	10c00104 	addi	r3,r2,4
8111902c:	e0fffe15 	stw	r3,-8(fp)
81119030:	10800017 	ldw	r2,0(r2)
81119034:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
81119038:	e13ffd17 	ldw	r4,-12(fp)
8111903c:	11191bc0 	call	811191bc <alt_putchar>
81119040:	00004f06 	br	81119180 <alt_printf+0x1f0>
                }
                else if (c == 'x')
81119044:	e0bff807 	ldb	r2,-32(fp)
81119048:	10801e18 	cmpnei	r2,r2,120
8111904c:	1000341e 	bne	r2,zero,81119120 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81119050:	e0bffe17 	ldw	r2,-8(fp)
81119054:	10c00104 	addi	r3,r2,4
81119058:	e0fffe15 	stw	r3,-8(fp)
8111905c:	10800017 	ldw	r2,0(r2)
81119060:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
81119064:	e0bffb17 	ldw	r2,-20(fp)
81119068:	1000031e 	bne	r2,zero,81119078 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8111906c:	01000c04 	movi	r4,48
81119070:	11191bc0 	call	811191bc <alt_putchar>
                        continue;
81119074:	00004206 	br	81119180 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
81119078:	00800704 	movi	r2,28
8111907c:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
81119080:	00000306 	br	81119090 <alt_printf+0x100>
                        digit_shift -= 4;
81119084:	e0bff917 	ldw	r2,-28(fp)
81119088:	10bfff04 	addi	r2,r2,-4
8111908c:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81119090:	00c003c4 	movi	r3,15
81119094:	e0bff917 	ldw	r2,-28(fp)
81119098:	1884983a 	sll	r2,r3,r2
8111909c:	1007883a 	mov	r3,r2
811190a0:	e0bffb17 	ldw	r2,-20(fp)
811190a4:	1884703a 	and	r2,r3,r2
811190a8:	103ff626 	beq	r2,zero,81119084 <__reset+0xfb0f9084>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
811190ac:	00001906 	br	81119114 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
811190b0:	00c003c4 	movi	r3,15
811190b4:	e0bff917 	ldw	r2,-28(fp)
811190b8:	1884983a 	sll	r2,r3,r2
811190bc:	1007883a 	mov	r3,r2
811190c0:	e0bffb17 	ldw	r2,-20(fp)
811190c4:	1886703a 	and	r3,r3,r2
811190c8:	e0bff917 	ldw	r2,-28(fp)
811190cc:	1884d83a 	srl	r2,r3,r2
811190d0:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
811190d4:	e0bffc17 	ldw	r2,-16(fp)
811190d8:	108002a8 	cmpgeui	r2,r2,10
811190dc:	1000041e 	bne	r2,zero,811190f0 <alt_printf+0x160>
                            c = '0' + digit;
811190e0:	e0bffc17 	ldw	r2,-16(fp)
811190e4:	10800c04 	addi	r2,r2,48
811190e8:	e0bff805 	stb	r2,-32(fp)
811190ec:	00000306 	br	811190fc <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
811190f0:	e0bffc17 	ldw	r2,-16(fp)
811190f4:	108015c4 	addi	r2,r2,87
811190f8:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
811190fc:	e0bff807 	ldb	r2,-32(fp)
81119100:	1009883a 	mov	r4,r2
81119104:	11191bc0 	call	811191bc <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81119108:	e0bff917 	ldw	r2,-28(fp)
8111910c:	10bfff04 	addi	r2,r2,-4
81119110:	e0bff915 	stw	r2,-28(fp)
81119114:	e0bff917 	ldw	r2,-28(fp)
81119118:	103fe50e 	bge	r2,zero,811190b0 <__reset+0xfb0f90b0>
8111911c:	00001806 	br	81119180 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81119120:	e0bff807 	ldb	r2,-32(fp)
81119124:	10801cd8 	cmpnei	r2,r2,115
81119128:	1000151e 	bne	r2,zero,81119180 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8111912c:	e0bffe17 	ldw	r2,-8(fp)
81119130:	10c00104 	addi	r3,r2,4
81119134:	e0fffe15 	stw	r3,-8(fp)
81119138:	10800017 	ldw	r2,0(r2)
8111913c:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
81119140:	00000906 	br	81119168 <alt_printf+0x1d8>
                      alt_putchar(*s++);
81119144:	e0bffa17 	ldw	r2,-24(fp)
81119148:	10c00044 	addi	r3,r2,1
8111914c:	e0fffa15 	stw	r3,-24(fp)
81119150:	10800003 	ldbu	r2,0(r2)
81119154:	10803fcc 	andi	r2,r2,255
81119158:	1080201c 	xori	r2,r2,128
8111915c:	10bfe004 	addi	r2,r2,-128
81119160:	1009883a 	mov	r4,r2
81119164:	11191bc0 	call	811191bc <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81119168:	e0bffa17 	ldw	r2,-24(fp)
8111916c:	10800003 	ldbu	r2,0(r2)
81119170:	10803fcc 	andi	r2,r2,255
81119174:	1080201c 	xori	r2,r2,128
81119178:	10bfe004 	addi	r2,r2,-128
8111917c:	103ff11e 	bne	r2,zero,81119144 <__reset+0xfb0f9144>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81119180:	e0bff717 	ldw	r2,-36(fp)
81119184:	10c00044 	addi	r3,r2,1
81119188:	e0fff715 	stw	r3,-36(fp)
8111918c:	10800003 	ldbu	r2,0(r2)
81119190:	e0bff805 	stb	r2,-32(fp)
81119194:	e0bff807 	ldb	r2,-32(fp)
81119198:	103f8a1e 	bne	r2,zero,81118fc4 <__reset+0xfb0f8fc4>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8111919c:	00000106 	br	811191a4 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
811191a0:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
811191a4:	0001883a 	nop
811191a8:	e037883a 	mov	sp,fp
811191ac:	dfc00117 	ldw	ra,4(sp)
811191b0:	df000017 	ldw	fp,0(sp)
811191b4:	dec00504 	addi	sp,sp,20
811191b8:	f800283a 	ret

811191bc <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
811191bc:	defffd04 	addi	sp,sp,-12
811191c0:	dfc00215 	stw	ra,8(sp)
811191c4:	df000115 	stw	fp,4(sp)
811191c8:	df000104 	addi	fp,sp,4
811191cc:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
811191d0:	d0a00117 	ldw	r2,-32764(gp)
811191d4:	10800217 	ldw	r2,8(r2)
811191d8:	100b883a 	mov	r5,r2
811191dc:	e13fff17 	ldw	r4,-4(fp)
811191e0:	110edf80 	call	8110edf8 <putc>
#endif
#endif
}
811191e4:	e037883a 	mov	sp,fp
811191e8:	dfc00117 	ldw	ra,4(sp)
811191ec:	df000017 	ldw	fp,0(sp)
811191f0:	dec00204 	addi	sp,sp,8
811191f4:	f800283a 	ret

811191f8 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
811191f8:	deffff04 	addi	sp,sp,-4
811191fc:	df000015 	stw	fp,0(sp)
81119200:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
81119204:	000170fa 	wrctl	ienable,zero
}
81119208:	0001883a 	nop
8111920c:	e037883a 	mov	sp,fp
81119210:	df000017 	ldw	fp,0(sp)
81119214:	dec00104 	addi	sp,sp,4
81119218:	f800283a 	ret

8111921c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8111921c:	defffb04 	addi	sp,sp,-20
81119220:	dfc00415 	stw	ra,16(sp)
81119224:	df000315 	stw	fp,12(sp)
81119228:	df000304 	addi	fp,sp,12
8111922c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
81119230:	d0a00617 	ldw	r2,-32744(gp)
81119234:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81119238:	00003106 	br	81119300 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8111923c:	e0bffd17 	ldw	r2,-12(fp)
81119240:	10800217 	ldw	r2,8(r2)
81119244:	1009883a 	mov	r4,r2
81119248:	110814c0 	call	8110814c <strlen>
8111924c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
81119250:	e0bffd17 	ldw	r2,-12(fp)
81119254:	10c00217 	ldw	r3,8(r2)
81119258:	e0bffe17 	ldw	r2,-8(fp)
8111925c:	10bfffc4 	addi	r2,r2,-1
81119260:	1885883a 	add	r2,r3,r2
81119264:	10800003 	ldbu	r2,0(r2)
81119268:	10803fcc 	andi	r2,r2,255
8111926c:	1080201c 	xori	r2,r2,128
81119270:	10bfe004 	addi	r2,r2,-128
81119274:	10800bd8 	cmpnei	r2,r2,47
81119278:	1000031e 	bne	r2,zero,81119288 <alt_find_file+0x6c>
    {
      len -= 1;
8111927c:	e0bffe17 	ldw	r2,-8(fp)
81119280:	10bfffc4 	addi	r2,r2,-1
81119284:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81119288:	e0bffe17 	ldw	r2,-8(fp)
8111928c:	e0ffff17 	ldw	r3,-4(fp)
81119290:	1885883a 	add	r2,r3,r2
81119294:	10800003 	ldbu	r2,0(r2)
81119298:	10803fcc 	andi	r2,r2,255
8111929c:	1080201c 	xori	r2,r2,128
811192a0:	10bfe004 	addi	r2,r2,-128
811192a4:	10800be0 	cmpeqi	r2,r2,47
811192a8:	1000081e 	bne	r2,zero,811192cc <alt_find_file+0xb0>
811192ac:	e0bffe17 	ldw	r2,-8(fp)
811192b0:	e0ffff17 	ldw	r3,-4(fp)
811192b4:	1885883a 	add	r2,r3,r2
811192b8:	10800003 	ldbu	r2,0(r2)
811192bc:	10803fcc 	andi	r2,r2,255
811192c0:	1080201c 	xori	r2,r2,128
811192c4:	10bfe004 	addi	r2,r2,-128
811192c8:	10000a1e 	bne	r2,zero,811192f4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
811192cc:	e0bffd17 	ldw	r2,-12(fp)
811192d0:	10800217 	ldw	r2,8(r2)
811192d4:	e0fffe17 	ldw	r3,-8(fp)
811192d8:	180d883a 	mov	r6,r3
811192dc:	e17fff17 	ldw	r5,-4(fp)
811192e0:	1009883a 	mov	r4,r2
811192e4:	11194b00 	call	811194b0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
811192e8:	1000021e 	bne	r2,zero,811192f4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
811192ec:	e0bffd17 	ldw	r2,-12(fp)
811192f0:	00000706 	br	81119310 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
811192f4:	e0bffd17 	ldw	r2,-12(fp)
811192f8:	10800017 	ldw	r2,0(r2)
811192fc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81119300:	e0fffd17 	ldw	r3,-12(fp)
81119304:	d0a00604 	addi	r2,gp,-32744
81119308:	18bfcc1e 	bne	r3,r2,8111923c <__reset+0xfb0f923c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8111930c:	0005883a 	mov	r2,zero
}
81119310:	e037883a 	mov	sp,fp
81119314:	dfc00117 	ldw	ra,4(sp)
81119318:	df000017 	ldw	fp,0(sp)
8111931c:	dec00204 	addi	sp,sp,8
81119320:	f800283a 	ret

81119324 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
81119324:	defffc04 	addi	sp,sp,-16
81119328:	df000315 	stw	fp,12(sp)
8111932c:	df000304 	addi	fp,sp,12
81119330:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
81119334:	00bffa04 	movi	r2,-24
81119338:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111933c:	e03ffd15 	stw	zero,-12(fp)
81119340:	00001906 	br	811193a8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
81119344:	00a044b4 	movhi	r2,33042
81119348:	10adfa04 	addi	r2,r2,-18456
8111934c:	e0fffd17 	ldw	r3,-12(fp)
81119350:	18c00324 	muli	r3,r3,12
81119354:	10c5883a 	add	r2,r2,r3
81119358:	10800017 	ldw	r2,0(r2)
8111935c:	10000f1e 	bne	r2,zero,8111939c <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
81119360:	00a044b4 	movhi	r2,33042
81119364:	10adfa04 	addi	r2,r2,-18456
81119368:	e0fffd17 	ldw	r3,-12(fp)
8111936c:	18c00324 	muli	r3,r3,12
81119370:	10c5883a 	add	r2,r2,r3
81119374:	e0ffff17 	ldw	r3,-4(fp)
81119378:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8111937c:	d0e00a17 	ldw	r3,-32728(gp)
81119380:	e0bffd17 	ldw	r2,-12(fp)
81119384:	1880020e 	bge	r3,r2,81119390 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
81119388:	e0bffd17 	ldw	r2,-12(fp)
8111938c:	d0a00a15 	stw	r2,-32728(gp)
      }
      rc = i;
81119390:	e0bffd17 	ldw	r2,-12(fp)
81119394:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
81119398:	00000606 	br	811193b4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111939c:	e0bffd17 	ldw	r2,-12(fp)
811193a0:	10800044 	addi	r2,r2,1
811193a4:	e0bffd15 	stw	r2,-12(fp)
811193a8:	e0bffd17 	ldw	r2,-12(fp)
811193ac:	10800810 	cmplti	r2,r2,32
811193b0:	103fe41e 	bne	r2,zero,81119344 <__reset+0xfb0f9344>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
811193b4:	e0bffe17 	ldw	r2,-8(fp)
}
811193b8:	e037883a 	mov	sp,fp
811193bc:	df000017 	ldw	fp,0(sp)
811193c0:	dec00104 	addi	sp,sp,4
811193c4:	f800283a 	ret

811193c8 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
811193c8:	defffe04 	addi	sp,sp,-8
811193cc:	df000115 	stw	fp,4(sp)
811193d0:	df000104 	addi	fp,sp,4
811193d4:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
811193d8:	e0bfff17 	ldw	r2,-4(fp)
811193dc:	10bffe84 	addi	r2,r2,-6
811193e0:	10c00428 	cmpgeui	r3,r2,16
811193e4:	18001a1e 	bne	r3,zero,81119450 <alt_exception_cause_generated_bad_addr+0x88>
811193e8:	100690ba 	slli	r3,r2,2
811193ec:	00a044b4 	movhi	r2,33042
811193f0:	10a50004 	addi	r2,r2,-27648
811193f4:	1885883a 	add	r2,r3,r2
811193f8:	10800017 	ldw	r2,0(r2)
811193fc:	1000683a 	jmp	r2
81119400:	81119440 	call	88111944 <__reset+0x20f1944>
81119404:	81119440 	call	88111944 <__reset+0x20f1944>
81119408:	81119450 	cmplti	r4,r16,18001
8111940c:	81119450 	cmplti	r4,r16,18001
81119410:	81119450 	cmplti	r4,r16,18001
81119414:	81119440 	call	88111944 <__reset+0x20f1944>
81119418:	81119448 	cmpgei	r4,r16,18001
8111941c:	81119450 	cmplti	r4,r16,18001
81119420:	81119440 	call	88111944 <__reset+0x20f1944>
81119424:	81119440 	call	88111944 <__reset+0x20f1944>
81119428:	81119450 	cmplti	r4,r16,18001
8111942c:	81119440 	call	88111944 <__reset+0x20f1944>
81119430:	81119448 	cmpgei	r4,r16,18001
81119434:	81119450 	cmplti	r4,r16,18001
81119438:	81119450 	cmplti	r4,r16,18001
8111943c:	81119440 	call	88111944 <__reset+0x20f1944>
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
81119440:	00800044 	movi	r2,1
81119444:	00000306 	br	81119454 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
81119448:	0005883a 	mov	r2,zero
8111944c:	00000106 	br	81119454 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
81119450:	0005883a 	mov	r2,zero
  }
}
81119454:	e037883a 	mov	sp,fp
81119458:	df000017 	ldw	fp,0(sp)
8111945c:	dec00104 	addi	sp,sp,4
81119460:	f800283a 	ret

81119464 <atexit>:
81119464:	200b883a 	mov	r5,r4
81119468:	000f883a 	mov	r7,zero
8111946c:	000d883a 	mov	r6,zero
81119470:	0009883a 	mov	r4,zero
81119474:	111952c1 	jmpi	8111952c <__register_exitproc>

81119478 <exit>:
81119478:	defffe04 	addi	sp,sp,-8
8111947c:	000b883a 	mov	r5,zero
81119480:	dc000015 	stw	r16,0(sp)
81119484:	dfc00115 	stw	ra,4(sp)
81119488:	2021883a 	mov	r16,r4
8111948c:	11196440 	call	81119644 <__call_exitprocs>
81119490:	00a044b4 	movhi	r2,33042
81119494:	10b2a204 	addi	r2,r2,-13688
81119498:	11000017 	ldw	r4,0(r2)
8111949c:	20800f17 	ldw	r2,60(r4)
811194a0:	10000126 	beq	r2,zero,811194a8 <exit+0x30>
811194a4:	103ee83a 	callr	r2
811194a8:	8009883a 	mov	r4,r16
811194ac:	11197c40 	call	811197c4 <_exit>

811194b0 <memcmp>:
811194b0:	01c000c4 	movi	r7,3
811194b4:	3980192e 	bgeu	r7,r6,8111951c <memcmp+0x6c>
811194b8:	2144b03a 	or	r2,r4,r5
811194bc:	11c4703a 	and	r2,r2,r7
811194c0:	10000f26 	beq	r2,zero,81119500 <memcmp+0x50>
811194c4:	20800003 	ldbu	r2,0(r4)
811194c8:	28c00003 	ldbu	r3,0(r5)
811194cc:	10c0151e 	bne	r2,r3,81119524 <memcmp+0x74>
811194d0:	31bfff84 	addi	r6,r6,-2
811194d4:	01ffffc4 	movi	r7,-1
811194d8:	00000406 	br	811194ec <memcmp+0x3c>
811194dc:	20800003 	ldbu	r2,0(r4)
811194e0:	28c00003 	ldbu	r3,0(r5)
811194e4:	31bfffc4 	addi	r6,r6,-1
811194e8:	10c00e1e 	bne	r2,r3,81119524 <memcmp+0x74>
811194ec:	21000044 	addi	r4,r4,1
811194f0:	29400044 	addi	r5,r5,1
811194f4:	31fff91e 	bne	r6,r7,811194dc <__reset+0xfb0f94dc>
811194f8:	0005883a 	mov	r2,zero
811194fc:	f800283a 	ret
81119500:	20c00017 	ldw	r3,0(r4)
81119504:	28800017 	ldw	r2,0(r5)
81119508:	18bfee1e 	bne	r3,r2,811194c4 <__reset+0xfb0f94c4>
8111950c:	31bfff04 	addi	r6,r6,-4
81119510:	21000104 	addi	r4,r4,4
81119514:	29400104 	addi	r5,r5,4
81119518:	39bff936 	bltu	r7,r6,81119500 <__reset+0xfb0f9500>
8111951c:	303fe91e 	bne	r6,zero,811194c4 <__reset+0xfb0f94c4>
81119520:	003ff506 	br	811194f8 <__reset+0xfb0f94f8>
81119524:	10c5c83a 	sub	r2,r2,r3
81119528:	f800283a 	ret

8111952c <__register_exitproc>:
8111952c:	defffa04 	addi	sp,sp,-24
81119530:	dc000315 	stw	r16,12(sp)
81119534:	042044b4 	movhi	r16,33042
81119538:	8432a204 	addi	r16,r16,-13688
8111953c:	80c00017 	ldw	r3,0(r16)
81119540:	dc400415 	stw	r17,16(sp)
81119544:	dfc00515 	stw	ra,20(sp)
81119548:	18805217 	ldw	r2,328(r3)
8111954c:	2023883a 	mov	r17,r4
81119550:	10003726 	beq	r2,zero,81119630 <__register_exitproc+0x104>
81119554:	10c00117 	ldw	r3,4(r2)
81119558:	010007c4 	movi	r4,31
8111955c:	20c00e16 	blt	r4,r3,81119598 <__register_exitproc+0x6c>
81119560:	1a000044 	addi	r8,r3,1
81119564:	8800221e 	bne	r17,zero,811195f0 <__register_exitproc+0xc4>
81119568:	18c00084 	addi	r3,r3,2
8111956c:	18c7883a 	add	r3,r3,r3
81119570:	18c7883a 	add	r3,r3,r3
81119574:	12000115 	stw	r8,4(r2)
81119578:	10c7883a 	add	r3,r2,r3
8111957c:	19400015 	stw	r5,0(r3)
81119580:	0005883a 	mov	r2,zero
81119584:	dfc00517 	ldw	ra,20(sp)
81119588:	dc400417 	ldw	r17,16(sp)
8111958c:	dc000317 	ldw	r16,12(sp)
81119590:	dec00604 	addi	sp,sp,24
81119594:	f800283a 	ret
81119598:	00800034 	movhi	r2,0
8111959c:	10800004 	addi	r2,r2,0
811195a0:	10002626 	beq	r2,zero,8111963c <__register_exitproc+0x110>
811195a4:	01006404 	movi	r4,400
811195a8:	d9400015 	stw	r5,0(sp)
811195ac:	d9800115 	stw	r6,4(sp)
811195b0:	d9c00215 	stw	r7,8(sp)
811195b4:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
811195b8:	d9400017 	ldw	r5,0(sp)
811195bc:	d9800117 	ldw	r6,4(sp)
811195c0:	d9c00217 	ldw	r7,8(sp)
811195c4:	10001d26 	beq	r2,zero,8111963c <__register_exitproc+0x110>
811195c8:	81000017 	ldw	r4,0(r16)
811195cc:	10000115 	stw	zero,4(r2)
811195d0:	02000044 	movi	r8,1
811195d4:	22405217 	ldw	r9,328(r4)
811195d8:	0007883a 	mov	r3,zero
811195dc:	12400015 	stw	r9,0(r2)
811195e0:	20805215 	stw	r2,328(r4)
811195e4:	10006215 	stw	zero,392(r2)
811195e8:	10006315 	stw	zero,396(r2)
811195ec:	883fde26 	beq	r17,zero,81119568 <__reset+0xfb0f9568>
811195f0:	18c9883a 	add	r4,r3,r3
811195f4:	2109883a 	add	r4,r4,r4
811195f8:	1109883a 	add	r4,r2,r4
811195fc:	21802215 	stw	r6,136(r4)
81119600:	01800044 	movi	r6,1
81119604:	12406217 	ldw	r9,392(r2)
81119608:	30cc983a 	sll	r6,r6,r3
8111960c:	4992b03a 	or	r9,r9,r6
81119610:	12406215 	stw	r9,392(r2)
81119614:	21c04215 	stw	r7,264(r4)
81119618:	01000084 	movi	r4,2
8111961c:	893fd21e 	bne	r17,r4,81119568 <__reset+0xfb0f9568>
81119620:	11006317 	ldw	r4,396(r2)
81119624:	218cb03a 	or	r6,r4,r6
81119628:	11806315 	stw	r6,396(r2)
8111962c:	003fce06 	br	81119568 <__reset+0xfb0f9568>
81119630:	18805304 	addi	r2,r3,332
81119634:	18805215 	stw	r2,328(r3)
81119638:	003fc606 	br	81119554 <__reset+0xfb0f9554>
8111963c:	00bfffc4 	movi	r2,-1
81119640:	003fd006 	br	81119584 <__reset+0xfb0f9584>

81119644 <__call_exitprocs>:
81119644:	defff504 	addi	sp,sp,-44
81119648:	df000915 	stw	fp,36(sp)
8111964c:	dd400615 	stw	r21,24(sp)
81119650:	dc800315 	stw	r18,12(sp)
81119654:	dfc00a15 	stw	ra,40(sp)
81119658:	ddc00815 	stw	r23,32(sp)
8111965c:	dd800715 	stw	r22,28(sp)
81119660:	dd000515 	stw	r20,20(sp)
81119664:	dcc00415 	stw	r19,16(sp)
81119668:	dc400215 	stw	r17,8(sp)
8111966c:	dc000115 	stw	r16,4(sp)
81119670:	d9000015 	stw	r4,0(sp)
81119674:	2839883a 	mov	fp,r5
81119678:	04800044 	movi	r18,1
8111967c:	057fffc4 	movi	r21,-1
81119680:	00a044b4 	movhi	r2,33042
81119684:	10b2a204 	addi	r2,r2,-13688
81119688:	12000017 	ldw	r8,0(r2)
8111968c:	45005217 	ldw	r20,328(r8)
81119690:	44c05204 	addi	r19,r8,328
81119694:	a0001c26 	beq	r20,zero,81119708 <__call_exitprocs+0xc4>
81119698:	a0800117 	ldw	r2,4(r20)
8111969c:	15ffffc4 	addi	r23,r2,-1
811196a0:	b8000d16 	blt	r23,zero,811196d8 <__call_exitprocs+0x94>
811196a4:	14000044 	addi	r16,r2,1
811196a8:	8421883a 	add	r16,r16,r16
811196ac:	8421883a 	add	r16,r16,r16
811196b0:	84402004 	addi	r17,r16,128
811196b4:	a463883a 	add	r17,r20,r17
811196b8:	a421883a 	add	r16,r20,r16
811196bc:	e0001e26 	beq	fp,zero,81119738 <__call_exitprocs+0xf4>
811196c0:	80804017 	ldw	r2,256(r16)
811196c4:	e0801c26 	beq	fp,r2,81119738 <__call_exitprocs+0xf4>
811196c8:	bdffffc4 	addi	r23,r23,-1
811196cc:	843fff04 	addi	r16,r16,-4
811196d0:	8c7fff04 	addi	r17,r17,-4
811196d4:	bd7ff91e 	bne	r23,r21,811196bc <__reset+0xfb0f96bc>
811196d8:	00800034 	movhi	r2,0
811196dc:	10800004 	addi	r2,r2,0
811196e0:	10000926 	beq	r2,zero,81119708 <__call_exitprocs+0xc4>
811196e4:	a0800117 	ldw	r2,4(r20)
811196e8:	1000301e 	bne	r2,zero,811197ac <__call_exitprocs+0x168>
811196ec:	a0800017 	ldw	r2,0(r20)
811196f0:	10003226 	beq	r2,zero,811197bc <__call_exitprocs+0x178>
811196f4:	a009883a 	mov	r4,r20
811196f8:	98800015 	stw	r2,0(r19)
811196fc:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81119700:	9d000017 	ldw	r20,0(r19)
81119704:	a03fe41e 	bne	r20,zero,81119698 <__reset+0xfb0f9698>
81119708:	dfc00a17 	ldw	ra,40(sp)
8111970c:	df000917 	ldw	fp,36(sp)
81119710:	ddc00817 	ldw	r23,32(sp)
81119714:	dd800717 	ldw	r22,28(sp)
81119718:	dd400617 	ldw	r21,24(sp)
8111971c:	dd000517 	ldw	r20,20(sp)
81119720:	dcc00417 	ldw	r19,16(sp)
81119724:	dc800317 	ldw	r18,12(sp)
81119728:	dc400217 	ldw	r17,8(sp)
8111972c:	dc000117 	ldw	r16,4(sp)
81119730:	dec00b04 	addi	sp,sp,44
81119734:	f800283a 	ret
81119738:	a0800117 	ldw	r2,4(r20)
8111973c:	80c00017 	ldw	r3,0(r16)
81119740:	10bfffc4 	addi	r2,r2,-1
81119744:	15c01426 	beq	r2,r23,81119798 <__call_exitprocs+0x154>
81119748:	80000015 	stw	zero,0(r16)
8111974c:	183fde26 	beq	r3,zero,811196c8 <__reset+0xfb0f96c8>
81119750:	95c8983a 	sll	r4,r18,r23
81119754:	a0806217 	ldw	r2,392(r20)
81119758:	a5800117 	ldw	r22,4(r20)
8111975c:	2084703a 	and	r2,r4,r2
81119760:	10000b26 	beq	r2,zero,81119790 <__call_exitprocs+0x14c>
81119764:	a0806317 	ldw	r2,396(r20)
81119768:	2088703a 	and	r4,r4,r2
8111976c:	20000c1e 	bne	r4,zero,811197a0 <__call_exitprocs+0x15c>
81119770:	89400017 	ldw	r5,0(r17)
81119774:	d9000017 	ldw	r4,0(sp)
81119778:	183ee83a 	callr	r3
8111977c:	a0800117 	ldw	r2,4(r20)
81119780:	15bfbf1e 	bne	r2,r22,81119680 <__reset+0xfb0f9680>
81119784:	98800017 	ldw	r2,0(r19)
81119788:	153fcf26 	beq	r2,r20,811196c8 <__reset+0xfb0f96c8>
8111978c:	003fbc06 	br	81119680 <__reset+0xfb0f9680>
81119790:	183ee83a 	callr	r3
81119794:	003ff906 	br	8111977c <__reset+0xfb0f977c>
81119798:	a5c00115 	stw	r23,4(r20)
8111979c:	003feb06 	br	8111974c <__reset+0xfb0f974c>
811197a0:	89000017 	ldw	r4,0(r17)
811197a4:	183ee83a 	callr	r3
811197a8:	003ff406 	br	8111977c <__reset+0xfb0f977c>
811197ac:	a0800017 	ldw	r2,0(r20)
811197b0:	a027883a 	mov	r19,r20
811197b4:	1029883a 	mov	r20,r2
811197b8:	003fb606 	br	81119694 <__reset+0xfb0f9694>
811197bc:	0005883a 	mov	r2,zero
811197c0:	003ffb06 	br	811197b0 <__reset+0xfb0f97b0>

811197c4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
811197c4:	defffd04 	addi	sp,sp,-12
811197c8:	df000215 	stw	fp,8(sp)
811197cc:	df000204 	addi	fp,sp,8
811197d0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
811197d4:	0001883a 	nop
811197d8:	e0bfff17 	ldw	r2,-4(fp)
811197dc:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
811197e0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
811197e4:	10000226 	beq	r2,zero,811197f0 <_exit+0x2c>
    ALT_SIM_FAIL();
811197e8:	002af070 	cmpltui	zero,zero,43969
811197ec:	00000106 	br	811197f4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
811197f0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
811197f4:	003fff06 	br	811197f4 <__reset+0xfb0f97f4>
