INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_fft
INFO: [VRFC 10-311] analyzing module extend_valid_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol i_trigger_cp, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:24]
INFO: [VRFC 10-2458] undeclared symbol i_img_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:24]
INFO: [VRFC 10-2458] undeclared symbol i_real_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:24]
INFO: [VRFC 10-2458] undeclared symbol o_fwd, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:25]
INFO: [VRFC 10-2458] undeclared symbol o_trigger_cp, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:25]
INFO: [VRFC 10-2458] undeclared symbol o_start_symbol, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:25]
INFO: [VRFC 10-2458] undeclared symbol o_imag_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:25]
INFO: [VRFC 10-2458] undeclared symbol o_real_pucch_ofdm, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:25]
INFO: [VRFC 10-2458] undeclared symbol o_data_last, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol o_tready, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol o_aclken, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:26]
