<stg><name>transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > ></name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpMatrixStream, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="27" op_0_bw="64">
<![CDATA[
:4 %l_buf_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="27" op_0_bw="64">
<![CDATA[
:5 %l_buf_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="64">
<![CDATA[
:6 %l_buf_M_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="27" op_0_bw="64">
<![CDATA[
:7 %l_buf_M_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="27" op_0_bw="64">
<![CDATA[
:8 %l_buf_M_real_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="27" op_0_bw="64">
<![CDATA[
:9 %l_buf_M_real_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="27" op_0_bw="64">
<![CDATA[
:10 %l_buf_M_real_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="27" op_0_bw="64">
<![CDATA[
:11 %l_buf_M_real_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="27" op_0_bw="64">
<![CDATA[
:12 %l_buf_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="27" op_0_bw="64">
<![CDATA[
:13 %l_buf_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="27" op_0_bw="64">
<![CDATA[
:14 %l_buf_M_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="64">
<![CDATA[
:15 %l_buf_M_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="64">
<![CDATA[
:16 %l_buf_M_imag_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="64">
<![CDATA[
:17 %l_buf_M_imag_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="64">
<![CDATA[
:18 %l_buf_M_imag_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="64">
<![CDATA[
:19 %l_buf_M_imag_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:20 %specmemcore_ln256 = specmemcore void @_ssdm_op_SpecMemCore, i27 %l_buf_M_real_V_0, i27 %l_buf_M_real_V_1, i27 %l_buf_M_real_V_2, i27 %l_buf_M_real_V_3, i27 %l_buf_M_real_V_4, i27 %l_buf_M_real_V_5, i27 %l_buf_M_real_V_6, i27 %l_buf_M_real_V_7, i64 666, i64 164, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln256"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
:21 %specmemcore_ln256 = specmemcore void @_ssdm_op_SpecMemCore, i27 %l_buf_M_imag_V_0, i27 %l_buf_M_imag_V_1, i27 %l_buf_M_imag_V_2, i27 %l_buf_M_imag_V_3, i27 %l_buf_M_imag_V_4, i27 %l_buf_M_imag_V_5, i27 %l_buf_M_imag_V_6, i27 %l_buf_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln256"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:22 %br_ln0 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.split11:0 %add_ln268206 = phi i5 1, void, i5 %add_ln268, void %.split11

]]></Node>
<StgValue><ssdm name="add_ln268206"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.split11:1 %icmp_ln269205 = phi i1 0, void, i1 %icmp_ln269, void %.split11

]]></Node>
<StgValue><ssdm name="icmp_ln269205"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.split11:2 %j204 = phi i2 0, void, i2 %j, void %.split11

]]></Node>
<StgValue><ssdm name="j204"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.split11:3 %i203 = phi i5 0, void, i5 %i, void %.split11

]]></Node>
<StgValue><ssdm name="i203"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.split11:4 %indvar_flatten202 = phi i5 0, void, i5 %add_ln268_2, void %.split11

]]></Node>
<StgValue><ssdm name="indvar_flatten202"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split11:7 %select_ln268 = select i1 %icmp_ln269205, i2 0, i2 %j204

]]></Node>
<StgValue><ssdm name="select_ln268"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split11:8 %i = select i1 %icmp_ln269205, i5 %add_ln268206, i5 %i203

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split11:9 %shl_ln268 = shl i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln268"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="2">
<![CDATA[
.split11:10 %zext_ln269 = zext i2 %select_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split11:13 %l_invTranspBlkMatrixStream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %l_invTranspBlkMatrixStream

]]></Node>
<StgValue><ssdm name="l_invTranspBlkMatrixStream_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="512">
<![CDATA[
.split11:14 %trunc_ln145 = trunc i512 %l_invTranspBlkMatrixStream_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:15 %trunc_ln145_s = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 32, i32 58

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:16 %trunc_ln145_43 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 64, i32 90

]]></Node>
<StgValue><ssdm name="trunc_ln145_43"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:17 %trunc_ln145_44 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 96, i32 122

]]></Node>
<StgValue><ssdm name="trunc_ln145_44"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:18 %trunc_ln145_45 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 128, i32 154

]]></Node>
<StgValue><ssdm name="trunc_ln145_45"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:19 %trunc_ln145_46 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 160, i32 186

]]></Node>
<StgValue><ssdm name="trunc_ln145_46"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:20 %trunc_ln145_47 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 192, i32 218

]]></Node>
<StgValue><ssdm name="trunc_ln145_47"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:21 %trunc_ln145_48 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 224, i32 250

]]></Node>
<StgValue><ssdm name="trunc_ln145_48"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:22 %trunc_ln145_49 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 256, i32 282

]]></Node>
<StgValue><ssdm name="trunc_ln145_49"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:23 %trunc_ln145_50 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 288, i32 314

]]></Node>
<StgValue><ssdm name="trunc_ln145_50"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:24 %trunc_ln145_51 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 320, i32 346

]]></Node>
<StgValue><ssdm name="trunc_ln145_51"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:25 %trunc_ln145_52 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 352, i32 378

]]></Node>
<StgValue><ssdm name="trunc_ln145_52"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:26 %trunc_ln145_53 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 384, i32 410

]]></Node>
<StgValue><ssdm name="trunc_ln145_53"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:27 %trunc_ln145_54 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 416, i32 442

]]></Node>
<StgValue><ssdm name="trunc_ln145_54"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:28 %trunc_ln145_55 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 448, i32 474

]]></Node>
<StgValue><ssdm name="trunc_ln145_55"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="27" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:29 %trunc_ln145_56 = partselect i27 @_ssdm_op_PartSelect.i27.i512.i32.i32, i512 %l_invTranspBlkMatrixStream_read, i32 480, i32 506

]]></Node>
<StgValue><ssdm name="trunc_ln145_56"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split11:30 %empty_105 = add i5 %shl_ln268, i5 %zext_ln269

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5">
<![CDATA[
.split11:32 %trunc_ln274 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:35 %sub_ln274 = sub i3 0, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:36 %tmp = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:37 %tmp_31 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:42 %sub_ln274_7 = sub i3 1, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:43 %tmp_32 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:44 %tmp_33 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:49 %sub_ln274_8 = sub i3 2, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:50 %tmp_34 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:51 %tmp_35 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:56 %sub_ln274_9 = sub i3 3, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274_9"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:57 %tmp_36 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_9

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:58 %tmp_37 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_9

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:63 %sub_ln274_10 = sub i3 4, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:64 %tmp_38 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_10

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:65 %tmp_39 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_10

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:70 %sub_ln274_11 = sub i3 5, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274_11"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:71 %tmp_40 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:72 %tmp_41 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_11

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:77 %sub_ln274_12 = sub i3 6, i3 %trunc_ln274

]]></Node>
<StgValue><ssdm name="sub_ln274_12"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:78 %tmp_42 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %sub_ln274_12

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:79 %tmp_43 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %sub_ln274_12

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:84 %xor_ln274 = xor i3 %trunc_ln274, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln274"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:85 %tmp_44 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145, i27 %trunc_ln145_43, i27 %trunc_ln145_45, i27 %trunc_ln145_47, i27 %trunc_ln145_49, i27 %trunc_ln145_51, i27 %trunc_ln145_53, i27 %trunc_ln145_55, i3 %xor_ln274

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split11:86 %tmp_45 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %trunc_ln145_44, i27 %trunc_ln145_46, i27 %trunc_ln145_48, i27 %trunc_ln145_50, i27 %trunc_ln145_52, i27 %trunc_ln145_54, i27 %trunc_ln145_56, i3 %xor_ln274

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split11:89 %j = add i2 %select_ln268, i2 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split11:90 %add_ln268_2 = add i5 %indvar_flatten202, i5 1

]]></Node>
<StgValue><ssdm name="add_ln268_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split11:91 %icmp_ln269 = icmp_eq  i2 %j, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split11:92 %add_ln268 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split11:93 %icmp_ln268 = icmp_eq  i5 %indvar_flatten202, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split11:94 %br_ln268 = br i1 %icmp_ln268, void %.split11, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpMemBlocks_writePIPO_VITIS_LOOP_269_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split11:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split11:11 %specpipeline_ln271 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln271"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:12 %specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln271"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
.split11:31 %zext_ln274 = zext i5 %empty_105

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:33 %l_buf_M_real_V_0_addr = getelementptr i27 %l_buf_M_real_V_0, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_0_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:34 %l_buf_M_imag_V_0_addr = getelementptr i27 %l_buf_M_imag_V_0, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_0_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:38 %store_ln274 = store i27 %tmp, i5 %l_buf_M_real_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:39 %store_ln274 = store i27 %tmp_31, i5 %l_buf_M_imag_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:40 %l_buf_M_real_V_1_addr = getelementptr i27 %l_buf_M_real_V_1, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_1_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:41 %l_buf_M_imag_V_1_addr = getelementptr i27 %l_buf_M_imag_V_1, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:45 %store_ln274 = store i27 %tmp_32, i5 %l_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:46 %store_ln274 = store i27 %tmp_33, i5 %l_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:47 %l_buf_M_real_V_2_addr = getelementptr i27 %l_buf_M_real_V_2, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:48 %l_buf_M_imag_V_2_addr = getelementptr i27 %l_buf_M_imag_V_2, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:52 %store_ln274 = store i27 %tmp_34, i5 %l_buf_M_real_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:53 %store_ln274 = store i27 %tmp_35, i5 %l_buf_M_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:54 %l_buf_M_real_V_3_addr = getelementptr i27 %l_buf_M_real_V_3, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:55 %l_buf_M_imag_V_3_addr = getelementptr i27 %l_buf_M_imag_V_3, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:59 %store_ln274 = store i27 %tmp_36, i5 %l_buf_M_real_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:60 %store_ln274 = store i27 %tmp_37, i5 %l_buf_M_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:61 %l_buf_M_real_V_4_addr = getelementptr i27 %l_buf_M_real_V_4, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_4_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:62 %l_buf_M_imag_V_4_addr = getelementptr i27 %l_buf_M_imag_V_4, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_4_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:66 %store_ln274 = store i27 %tmp_38, i5 %l_buf_M_real_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:67 %store_ln274 = store i27 %tmp_39, i5 %l_buf_M_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:68 %l_buf_M_real_V_5_addr = getelementptr i27 %l_buf_M_real_V_5, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_5_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:69 %l_buf_M_imag_V_5_addr = getelementptr i27 %l_buf_M_imag_V_5, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_5_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:73 %store_ln274 = store i27 %tmp_40, i5 %l_buf_M_real_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:74 %store_ln274 = store i27 %tmp_41, i5 %l_buf_M_imag_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:75 %l_buf_M_real_V_6_addr = getelementptr i27 %l_buf_M_real_V_6, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_6_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:76 %l_buf_M_imag_V_6_addr = getelementptr i27 %l_buf_M_imag_V_6, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_6_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:80 %store_ln274 = store i27 %tmp_42, i5 %l_buf_M_real_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:81 %store_ln274 = store i27 %tmp_43, i5 %l_buf_M_imag_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:82 %l_buf_M_real_V_7_addr = getelementptr i27 %l_buf_M_real_V_7, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_7_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:83 %l_buf_M_imag_V_7_addr = getelementptr i27 %l_buf_M_imag_V_7, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_7_addr"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:87 %store_ln274 = store i27 %tmp_44, i5 %l_buf_M_real_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="27" op_1_bw="5">
<![CDATA[
.split11:88 %store_ln274 = store i27 %tmp_45, i5 %l_buf_M_imag_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln279 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0 %add_ln279201 = phi i5 %add_ln279, void %.preheader, i5 1, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="add_ln279201"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader:1 %icmp_ln280200 = phi i1 %icmp_ln280, void %.preheader, i1 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="icmp_ln280200"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:2 %j_3199 = phi i2 %j_2, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3199"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:3 %i_4198 = phi i5 %i_2, void %.preheader, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_4198"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:4 %indvar_flatten6197 = phi i5 %add_ln279_2, void %.preheader, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten6197"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:7 %select_ln279 = select i1 %icmp_ln280200, i2 0, i2 %j_3199

]]></Node>
<StgValue><ssdm name="select_ln279"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:8 %i_2 = select i1 %icmp_ln280200, i5 %add_ln279201, i5 %i_4198

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader:9 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="5">
<![CDATA[
.preheader:12 %trunc_ln288 = trunc i5 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln288"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:13 %sub_ln288 = sub i3 0, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="2">
<![CDATA[
.preheader:14 %empty_107 = trunc i2 %select_ln279

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:15 %or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="5">
<![CDATA[
.preheader:16 %zext_ln287 = zext i5 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17 %l_buf_M_real_V_0_addr_2 = getelementptr i27 %l_buf_M_real_V_0, i64 0, i64 %zext_ln287

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_0_addr_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18 %l_buf_M_imag_V_0_addr_2 = getelementptr i27 %l_buf_M_imag_V_0, i64 0, i64 %zext_ln287

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_0_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="5">
<![CDATA[
.preheader:19 %l_buf_M_real_V_0_load = load i5 %l_buf_M_real_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_0_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="5">
<![CDATA[
.preheader:20 %l_buf_M_imag_V_0_load = load i5 %l_buf_M_imag_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:21 %sub_ln288_7 = sub i3 1, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288_7"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:22 %or_ln287_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_7, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_8"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="5">
<![CDATA[
.preheader:23 %zext_ln287_1 = zext i5 %or_ln287_8

]]></Node>
<StgValue><ssdm name="zext_ln287_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %l_buf_M_real_V_1_addr_2 = getelementptr i27 %l_buf_M_real_V_1, i64 0, i64 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_1_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:25 %l_buf_M_imag_V_1_addr_2 = getelementptr i27 %l_buf_M_imag_V_1, i64 0, i64 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_1_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="5">
<![CDATA[
.preheader:26 %l_buf_M_real_V_1_load = load i5 %l_buf_M_real_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_1_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="5">
<![CDATA[
.preheader:27 %l_buf_M_imag_V_1_load = load i5 %l_buf_M_imag_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:28 %sub_ln288_8 = sub i3 2, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288_8"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:29 %or_ln287_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_8, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_9"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="5">
<![CDATA[
.preheader:30 %zext_ln287_2 = zext i5 %or_ln287_9

]]></Node>
<StgValue><ssdm name="zext_ln287_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:31 %l_buf_M_real_V_2_addr_2 = getelementptr i27 %l_buf_M_real_V_2, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_2_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %l_buf_M_imag_V_2_addr_2 = getelementptr i27 %l_buf_M_imag_V_2, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_2_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="5">
<![CDATA[
.preheader:33 %l_buf_M_real_V_2_load = load i5 %l_buf_M_real_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_2_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="5">
<![CDATA[
.preheader:34 %l_buf_M_imag_V_2_load = load i5 %l_buf_M_imag_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:35 %sub_ln288_9 = sub i3 3, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288_9"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:36 %or_ln287_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_9, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_s"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="5">
<![CDATA[
.preheader:37 %zext_ln287_3 = zext i5 %or_ln287_s

]]></Node>
<StgValue><ssdm name="zext_ln287_3"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %l_buf_M_real_V_3_addr_2 = getelementptr i27 %l_buf_M_real_V_3, i64 0, i64 %zext_ln287_3

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_3_addr_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %l_buf_M_imag_V_3_addr_2 = getelementptr i27 %l_buf_M_imag_V_3, i64 0, i64 %zext_ln287_3

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_3_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="5">
<![CDATA[
.preheader:40 %l_buf_M_real_V_3_load = load i5 %l_buf_M_real_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_3_load"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="5">
<![CDATA[
.preheader:41 %l_buf_M_imag_V_3_load = load i5 %l_buf_M_imag_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:42 %sub_ln288_10 = sub i3 4, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288_10"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:43 %or_ln287_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_10, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="5">
<![CDATA[
.preheader:44 %zext_ln287_4 = zext i5 %or_ln287_1

]]></Node>
<StgValue><ssdm name="zext_ln287_4"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %l_buf_M_real_V_4_addr_2 = getelementptr i27 %l_buf_M_real_V_4, i64 0, i64 %zext_ln287_4

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_4_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:46 %l_buf_M_imag_V_4_addr_2 = getelementptr i27 %l_buf_M_imag_V_4, i64 0, i64 %zext_ln287_4

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_4_addr_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="5">
<![CDATA[
.preheader:47 %l_buf_M_real_V_4_load = load i5 %l_buf_M_real_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_4_load"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="5">
<![CDATA[
.preheader:48 %l_buf_M_imag_V_4_load = load i5 %l_buf_M_imag_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:49 %sub_ln288_11 = sub i3 5, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288_11"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:50 %or_ln287_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_11, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="5">
<![CDATA[
.preheader:51 %zext_ln287_5 = zext i5 %or_ln287_2

]]></Node>
<StgValue><ssdm name="zext_ln287_5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:52 %l_buf_M_real_V_5_addr_2 = getelementptr i27 %l_buf_M_real_V_5, i64 0, i64 %zext_ln287_5

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_5_addr_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:53 %l_buf_M_imag_V_5_addr_2 = getelementptr i27 %l_buf_M_imag_V_5, i64 0, i64 %zext_ln287_5

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_5_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="5">
<![CDATA[
.preheader:54 %l_buf_M_real_V_5_load = load i5 %l_buf_M_real_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_5_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="5">
<![CDATA[
.preheader:55 %l_buf_M_imag_V_5_load = load i5 %l_buf_M_imag_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:56 %sub_ln288_12 = sub i3 6, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="sub_ln288_12"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:57 %or_ln287_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %sub_ln288_12, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_3"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="5">
<![CDATA[
.preheader:58 %zext_ln287_6 = zext i5 %or_ln287_3

]]></Node>
<StgValue><ssdm name="zext_ln287_6"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:59 %l_buf_M_real_V_6_addr_2 = getelementptr i27 %l_buf_M_real_V_6, i64 0, i64 %zext_ln287_6

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_6_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:60 %l_buf_M_imag_V_6_addr_2 = getelementptr i27 %l_buf_M_imag_V_6, i64 0, i64 %zext_ln287_6

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_6_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="5">
<![CDATA[
.preheader:61 %l_buf_M_real_V_6_load = load i5 %l_buf_M_real_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_6_load"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="5">
<![CDATA[
.preheader:62 %l_buf_M_imag_V_6_load = load i5 %l_buf_M_imag_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:63 %xor_ln288 = xor i3 %trunc_ln288, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln288"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader:64 %or_ln287_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %empty_107, i3 %xor_ln288, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln287_4"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="5">
<![CDATA[
.preheader:65 %zext_ln287_7 = zext i5 %or_ln287_4

]]></Node>
<StgValue><ssdm name="zext_ln287_7"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:66 %l_buf_M_real_V_7_addr_2 = getelementptr i27 %l_buf_M_real_V_7, i64 0, i64 %zext_ln287_7

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_7_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:67 %l_buf_M_imag_V_7_addr_2 = getelementptr i27 %l_buf_M_imag_V_7, i64 0, i64 %zext_ln287_7

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_7_addr_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="27" op_0_bw="5">
<![CDATA[
.preheader:68 %l_buf_M_real_V_7_load = load i5 %l_buf_M_real_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_7_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="27" op_0_bw="5">
<![CDATA[
.preheader:69 %l_buf_M_imag_V_7_load = load i5 %l_buf_M_imag_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_7_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:96 %j_2 = add i2 %select_ln279, i2 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:97 %add_ln279_2 = add i5 %indvar_flatten6197, i5 1

]]></Node>
<StgValue><ssdm name="add_ln279_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:98 %icmp_ln280 = icmp_eq  i2 %j_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:99 %add_ln279 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln279"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:100 %icmp_ln279 = icmp_eq  i5 %indvar_flatten6197, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln279"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:101 %br_ln279 = br i1 %icmp_ln279, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="201" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="5">
<![CDATA[
.preheader:19 %l_buf_M_real_V_0_load = load i5 %l_buf_M_real_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_0_load"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="5">
<![CDATA[
.preheader:20 %l_buf_M_imag_V_0_load = load i5 %l_buf_M_imag_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="5">
<![CDATA[
.preheader:26 %l_buf_M_real_V_1_load = load i5 %l_buf_M_real_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_1_load"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="5">
<![CDATA[
.preheader:27 %l_buf_M_imag_V_1_load = load i5 %l_buf_M_imag_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="5">
<![CDATA[
.preheader:33 %l_buf_M_real_V_2_load = load i5 %l_buf_M_real_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_2_load"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="5">
<![CDATA[
.preheader:34 %l_buf_M_imag_V_2_load = load i5 %l_buf_M_imag_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="5">
<![CDATA[
.preheader:40 %l_buf_M_real_V_3_load = load i5 %l_buf_M_real_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_3_load"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="5">
<![CDATA[
.preheader:41 %l_buf_M_imag_V_3_load = load i5 %l_buf_M_imag_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="5">
<![CDATA[
.preheader:47 %l_buf_M_real_V_4_load = load i5 %l_buf_M_real_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_4_load"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="5">
<![CDATA[
.preheader:48 %l_buf_M_imag_V_4_load = load i5 %l_buf_M_imag_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="5">
<![CDATA[
.preheader:54 %l_buf_M_real_V_5_load = load i5 %l_buf_M_real_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_5_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="5">
<![CDATA[
.preheader:55 %l_buf_M_imag_V_5_load = load i5 %l_buf_M_imag_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="5">
<![CDATA[
.preheader:61 %l_buf_M_real_V_6_load = load i5 %l_buf_M_real_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_6_load"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="5">
<![CDATA[
.preheader:62 %l_buf_M_imag_V_6_load = load i5 %l_buf_M_imag_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="27" op_0_bw="5">
<![CDATA[
.preheader:68 %l_buf_M_real_V_7_load = load i5 %l_buf_M_real_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_7_load"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="27" op_0_bw="5">
<![CDATA[
.preheader:69 %l_buf_M_imag_V_7_load = load i5 %l_buf_M_imag_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_7_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="217" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="5">
<![CDATA[
.preheader:19 %l_buf_M_real_V_0_load = load i5 %l_buf_M_real_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_0_load"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="5">
<![CDATA[
.preheader:20 %l_buf_M_imag_V_0_load = load i5 %l_buf_M_imag_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="5">
<![CDATA[
.preheader:26 %l_buf_M_real_V_1_load = load i5 %l_buf_M_real_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_1_load"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="5">
<![CDATA[
.preheader:27 %l_buf_M_imag_V_1_load = load i5 %l_buf_M_imag_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="5">
<![CDATA[
.preheader:33 %l_buf_M_real_V_2_load = load i5 %l_buf_M_real_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_2_load"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="5">
<![CDATA[
.preheader:34 %l_buf_M_imag_V_2_load = load i5 %l_buf_M_imag_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="5">
<![CDATA[
.preheader:40 %l_buf_M_real_V_3_load = load i5 %l_buf_M_real_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_3_load"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="5">
<![CDATA[
.preheader:41 %l_buf_M_imag_V_3_load = load i5 %l_buf_M_imag_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="5">
<![CDATA[
.preheader:47 %l_buf_M_real_V_4_load = load i5 %l_buf_M_real_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_4_load"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="5">
<![CDATA[
.preheader:48 %l_buf_M_imag_V_4_load = load i5 %l_buf_M_imag_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="5">
<![CDATA[
.preheader:54 %l_buf_M_real_V_5_load = load i5 %l_buf_M_real_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_5_load"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="5">
<![CDATA[
.preheader:55 %l_buf_M_imag_V_5_load = load i5 %l_buf_M_imag_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="5">
<![CDATA[
.preheader:61 %l_buf_M_real_V_6_load = load i5 %l_buf_M_real_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_6_load"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="5">
<![CDATA[
.preheader:62 %l_buf_M_imag_V_6_load = load i5 %l_buf_M_imag_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="27" op_0_bw="5">
<![CDATA[
.preheader:68 %l_buf_M_real_V_7_load = load i5 %l_buf_M_real_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_real_V_7_load"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="27" op_0_bw="5">
<![CDATA[
.preheader:69 %l_buf_M_imag_V_7_load = load i5 %l_buf_M_imag_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_buf_M_imag_V_7_load"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:70 %tmp_47 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:71 %tmp_48 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:72 %add_ln291 = add i3 %trunc_ln288, i3 1

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:73 %tmp_49 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:74 %tmp_50 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:75 %add_ln291_6 = add i3 %trunc_ln288, i3 2

]]></Node>
<StgValue><ssdm name="add_ln291_6"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:76 %tmp_51 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_6

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:77 %tmp_52 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_6

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:78 %add_ln291_7 = add i3 %trunc_ln288, i3 3

]]></Node>
<StgValue><ssdm name="add_ln291_7"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:79 %tmp_53 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:80 %tmp_54 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_7

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:81 %xor_ln291 = xor i3 %trunc_ln288, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln291"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:82 %tmp_55 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %xor_ln291

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:83 %tmp_56 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %xor_ln291

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:84 %add_ln291_8 = add i3 %trunc_ln288, i3 5

]]></Node>
<StgValue><ssdm name="add_ln291_8"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:85 %tmp_57 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_8

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:86 %tmp_58 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:87 %add_ln291_9 = add i3 %trunc_ln288, i3 6

]]></Node>
<StgValue><ssdm name="add_ln291_9"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:88 %tmp_59 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_9

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:89 %tmp_60 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_9

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:90 %add_ln291_10 = add i3 %trunc_ln288, i3 7

]]></Node>
<StgValue><ssdm name="add_ln291_10"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:91 %tmp_61 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_real_V_0_load, i27 %l_buf_M_real_V_1_load, i27 %l_buf_M_real_V_2_load, i27 %l_buf_M_real_V_3_load, i27 %l_buf_M_real_V_4_load, i27 %l_buf_M_real_V_5_load, i27 %l_buf_M_real_V_6_load, i27 %l_buf_M_real_V_7_load, i3 %add_ln291_10

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.preheader:92 %tmp_62 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %l_buf_M_imag_V_0_load, i27 %l_buf_M_imag_V_1_load, i27 %l_buf_M_imag_V_2_load, i27 %l_buf_M_imag_V_3_load, i27 %l_buf_M_imag_V_4_load, i27 %l_buf_M_imag_V_5_load, i27 %l_buf_M_imag_V_6_load, i27 %l_buf_M_imag_V_7_load, i3 %add_ln291_10

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpMemBlocks_readPIPO_VITIS_LOOP_280_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:10 %specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln282"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:11 %specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln282"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="507" op_0_bw="507" op_1_bw="27" op_2_bw="5" op_3_bw="27" op_4_bw="5" op_5_bw="27" op_6_bw="5" op_7_bw="27" op_8_bw="5" op_9_bw="27" op_10_bw="5" op_11_bw="27" op_12_bw="5" op_13_bw="27" op_14_bw="5" op_15_bw="27" op_16_bw="5" op_17_bw="27" op_18_bw="5" op_19_bw="27" op_20_bw="5" op_21_bw="27" op_22_bw="5" op_23_bw="27" op_24_bw="5" op_25_bw="27" op_26_bw="5" op_27_bw="27" op_28_bw="5" op_29_bw="27" op_30_bw="5" op_31_bw="27">
<![CDATA[
.preheader:93 %tmp_s = bitconcatenate i507 @_ssdm_op_BitConcatenate.i507.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i27 %tmp_62, i5 0, i27 %tmp_61, i5 0, i27 %tmp_60, i5 0, i27 %tmp_59, i5 0, i27 %tmp_58, i5 0, i27 %tmp_57, i5 0, i27 %tmp_56, i5 0, i27 %tmp_55, i5 0, i27 %tmp_54, i5 0, i27 %tmp_53, i5 0, i27 %tmp_52, i5 0, i27 %tmp_51, i5 0, i27 %tmp_50, i5 0, i27 %tmp_49, i5 0, i27 %tmp_48, i5 0, i27 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="507">
<![CDATA[
.preheader:94 %zext_ln174 = zext i507 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader:95 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_transpMatrixStream, i512 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0">
<![CDATA[
:0 %ret_ln299 = ret

]]></Node>
<StgValue><ssdm name="ret_ln299"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
