>>
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1002 : start command "set_param rtl keep_hierarchy all"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    all     |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: 'APB2_PADDR' is already implicitly declared on line 267 in top.v(332)
HDL-5007 WARNING: 'APB2_PSEL' is already implicitly declared on line 268 in top.v(333)
HDL-5007 WARNING: 'APB2_PENABLE' is already implicitly declared on line 269 in top.v(334)
HDL-5007 WARNING: 'APB2_PREADY' is already implicitly declared on line 270 in top.v(335)
HDL-5007 WARNING: 'APB2_PWRITE' is already implicitly declared on line 271 in top.v(336)
HDL-5007 WARNING: 'APB2_PWDATA' is already implicitly declared on line 272 in top.v(337)
HDL-5007 WARNING: 'APB2_PRDATA' is already implicitly declared on line 273 in top.v(338)
HDL-5007 WARNING: identifier 'io_gpioA_write' is used before its declaration in top.v(51)
HDL-5007 WARNING: identifier 'sclin' is used before its declaration in top.v(70)
HDL-5007 WARNING: identifier 'sdain' is used before its declaration in top.v(71)
HDL-5007 WARNING: identifier 'tpx' is used before its declaration in top.v(193)
HDL-5007 WARNING: identifier 'tpen' is used before its declaration in top.v(193)
HDL-5007 WARNING: identifier 'tpy' is used before its declaration in top.v(194)
HDL-5007 WARNING: identifier 'tpen' is used before its declaration in top.v(194)
HDL-1007 : analyze verilog file al_ip/fontrom.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file Briey.v
HDL-1007 : analyze verilog file al_ip/textvram.v
HDL-1007 : analyze verilog file tpi2c.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1002 : start command "set_param rtl keep_hierarchy all"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    all     |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(1)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll.v(41)
HDL-1007 : elaborate module pll in al_ip/pll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",CLKC0_DIV=48,CLKC1_DIV=23,CLKC2_DIV=24,CLKC3_DIV=12,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=47,CLKC1_CPHASE=22,CLKC2_CPHASE=23,CLKC3_CPHASE=11,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll.v(74)
HDL-1007 : elaborate module fontrom in al_ip/fontrom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",INIT_FILE="fontrom.mif") in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module textvram in al_ip/textvram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,BYTE_ENABLE=8,BYTE_A=1,BYTE_B=1,IMPLEMENT="32K") in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module Briey in Briey.v(7)
HDL-1007 : elaborate module BufferCC_10 in Briey.v(13173)
HDL-1007 : elaborate module Axi4SharedOnChipRam in Briey.v(12786)
HDL-1007 : elaborate module Axi4SharedOnChipRam_1 in Briey.v(12407)
HDL-1007 : elaborate module Axi4SharedSdramCtrl in Briey.v(12010)
HDL-1007 : elaborate module SdramCtrl in Briey.v(16562)
HDL-1007 : elaborate module StreamFifoLowLatency in Briey.v(18506)
HDL-1007 : elaborate module Axi4SharedToApb3Bridge in Briey.v(11802)
HDL-1007 : elaborate module Apb3Gpio in Briey.v(11714)
HDL-1007 : elaborate module BufferCC_6 in Briey.v(16543)
HDL-1007 : elaborate module PinsecTimerCtrl in Briey.v(11247)
HDL-1007 : elaborate module BufferCC_8 in Briey.v(16515)
HDL-1007 : elaborate module Prescaler in Briey.v(16492)
HDL-1007 : elaborate module Timer in Briey.v(16446)
HDL-1007 : elaborate module Timer_1 in Briey.v(16400)
HDL-1007 : elaborate module InterruptCtrl in Briey.v(16373)
HDL-1007 : elaborate module Apb3UartCtrl in Briey.v(10832)
HDL-1007 : elaborate module UartCtrl in Briey.v(16244)
HDL-1007 : elaborate module UartCtrlTx in Briey.v(18279)
HDL-1007 : elaborate module UartCtrlRx in Briey.v(17985)
HDL-1007 : elaborate module BufferCC in Briey.v(18724)
HDL-1007 : elaborate module StreamFifo in Briey.v(16093)
HDL-1007 : elaborate module MyAxi4VgaCtrl in Briey.v(10479)
HDL-1007 : elaborate module VideoDma in Briey.v(15612)
HDL-1007 : elaborate module StreamFifoCC in Briey.v(17806)
HDL-1007 : elaborate module BufferCC_1 in Briey.v(18700)
HDL-1007 : elaborate module BufferCC_2 in Briey.v(18676)
HDL-1007 : elaborate module BufferCC_3 in Briey.v(17787)
HDL-1007 : elaborate module BufferCC_9 in Briey.v(15593)
HDL-1007 : elaborate module VgaCtrl in Briey.v(15467)
HDL-1007 : elaborate module PulseCCByToggle in Briey.v(15424)
HDL-1007 : elaborate module VexRiscv in Briey.v(5152)
HDL-1007 : elaborate module InstructionCache in Briey.v(15175)
HDL-1007 : elaborate module DataCache in Briey.v(14344)
HDL-5007 WARNING: system task 'display' ignored for synthesis in Briey.v(15147)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver in Briey.v(5217)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_decode_isValid' does not have a driver in Briey.v(5219)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_decode_isStuck' does not have a driver in Briey.v(5220)
HDL-5007 WARNING: net 'IBusCachedPlugin_cache_io_cpu_decode_pc[31]' does not have a driver in Briey.v(5221)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver in Briey.v(5232)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver in Briey.v(5233)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver in Briey.v(5234)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver in Briey.v(5235)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver in Briey.v(5236)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver in Briey.v(5237)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver in Briey.v(5238)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver in Briey.v(5239)
HDL-5007 WARNING: net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver in Briey.v(5240)
HDL-5007 WARNING: net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver in Briey.v(5757)
HDL-5007 WARNING: net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver in Briey.v(5772)
HDL-5007 WARNING: net 'IBusCachedPlugin_iBusRsp_output_payload_rsp_error' does not have a driver in Briey.v(5869)
HDL-5007 WARNING: net 'IBusCachedPlugin_iBusRsp_output_payload_isRvc' does not have a driver in Briey.v(5871)
HDL-5007 WARNING: net 'IBusCachedPlugin_decompressor_output_payload_rsp_error' does not have a driver in Briey.v(5881)
HDL-1007 : elaborate module StreamFork_4 in Briey.v(5062)
HDL-1007 : elaborate module BufferCC_12 in Briey.v(5043)
HDL-1007 : elaborate module JtagBridge in Briey.v(4725)
HDL-1007 : elaborate module FlowCCByToggle in Briey.v(14278)
HDL-1007 : elaborate module BufferCC_5 in Briey.v(17766)
HDL-1007 : elaborate module SystemDebugger in Briey.v(4638)
HDL-1007 : elaborate module Axi4ReadOnlyDecoder in Briey.v(4415)
HDL-1007 : elaborate module Axi4ReadOnlyErrorSlave in Briey.v(14219)
HDL-1007 : elaborate module Axi4SharedDecoder in Briey.v(3997)
HDL-1007 : elaborate module Axi4SharedErrorSlave in Briey.v(14130)
HDL-1007 : elaborate module Axi4ReadOnlyDecoder_1 in Briey.v(3852)
HDL-1007 : elaborate module Axi4ReadOnlyErrorSlave_1 in Briey.v(14073)
HDL-1007 : elaborate module Axi4SharedArbiter in Briey.v(3548)
HDL-1007 : elaborate module StreamArbiter in Briey.v(13979)
HDL-1007 : elaborate module StreamFork in Briey.v(13894)
HDL-1007 : elaborate module StreamFifoLowLatency_1 in Briey.v(13769)
HDL-1007 : elaborate module Axi4SharedArbiter_1 in Briey.v(3244)
HDL-1007 : elaborate module StreamArbiter_1 in Briey.v(13675)
HDL-1007 : elaborate module StreamFork_1 in Briey.v(13590)
HDL-1007 : elaborate module Axi4SharedArbiter_2 in Briey.v(2889)
HDL-1007 : elaborate module StreamArbiter_2 in Briey.v(13439)
HDL-1007 : elaborate module StreamFork_2 in Briey.v(13354)
HDL-1007 : elaborate module Axi4SharedArbiter_3 in Briey.v(2655)
HDL-1007 : elaborate module StreamArbiter_3 in Briey.v(13278)
HDL-1007 : elaborate module StreamFork_3 in Briey.v(13193)
HDL-1007 : elaborate module Apb3Decoder in Briey.v(2601)
HDL-1007 : elaborate module Apb3Router in Briey.v(2430)
HDL-5007 WARNING: net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver in Briey.v(67)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in C:/Anlogic/TD5.0.30786/arch/eagle_macro.v(720)
HDL-1007 : elaborate module tpi2c in tpi2c.v(1)
HDL-5007 WARNING: net 'i2csend[3][7]' does not have a driver in tpi2c.v(37)
HDL-5007 WARNING: net 'io_gpioA_read[31]' does not have a driver in top.v(102)
HDL-5007 WARNING: net 'io_gpioB_read[31]' does not have a driver in top.v(105)
HDL-5007 WARNING: net 'APB_PRDATA[31]' does not have a driver in top.v(209)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 19 RAMs.
RUN-1003 : finish command "elaborate -top top" in  4.977768s wall, 4.921875s user + 0.156250s system = 5.078125s CPU (102.0%)

RUN-1004 : used memory is 350 MB, reserved memory is 309 MB, peak memory is 825 MB
RUN-1002 : start command "read_adc io.adc"
RUN-1002 : start command "set_pin_assignment clk24m  LOCATION = K14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment resetkey  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led[0]  LOCATION = R3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led[1]  LOCATION = J14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led[2]  LOCATION = P13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment rxd1  LOCATION = J13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment rxd2  LOCATION = M12; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment txd  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tdo  LOCATION = A4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tck  LOCATION = C5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tdi  LOCATION = B6; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment io_jtag_tms  LOCATION = C9; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment scl  LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sda  LOCATION = R2; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment debugc  LOCATION = C15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment debugd  LOCATION = B15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sd_d2  LOCATION = N16; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_d3_cs  LOCATION = N14; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_cmd_mosi  LOCATION = H14; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_clk  LOCATION = M9;  IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_d0_miso  LOCATION = F13; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment sd_d1  LOCATION = F14; IOSTANDARD = LVCMOS33;  PULLTYPE = PULLUP; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1002 : start command "set_param rtl keep_hierarchy all"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    all     |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "Briey"
SYN-1012 : SanityCheck: Model "Apb3Router"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyDecoder"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyErrorSlave"
SYN-1012 : SanityCheck: Model "Axi4SharedToApb3Bridge"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter_3"
SYN-1012 : SanityCheck: Model "StreamArbiter_3"
SYN-1012 : SanityCheck: Model "StreamFork_3"
SYN-1012 : SanityCheck: Model "StreamFifoLowLatency_1"
SYN-1012 : SanityCheck: Model "VexRiscv"
SYN-1012 : SanityCheck: Model "InstructionCache"
SYN-1012 : SanityCheck: Model "DataCache"
SYN-1012 : SanityCheck: Model "Apb3Gpio"
SYN-1012 : SanityCheck: Model "BufferCC_6"
SYN-1012 : SanityCheck: Model "Axi4SharedOnChipRam"
SYN-1012 : SanityCheck: Model "Axi4SharedOnChipRam_1"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter_1"
SYN-1012 : SanityCheck: Model "StreamArbiter_1"
SYN-1012 : SanityCheck: Model "StreamFork_1"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter"
SYN-1012 : SanityCheck: Model "StreamArbiter"
SYN-1012 : SanityCheck: Model "StreamFork"
SYN-1012 : SanityCheck: Model "Axi4SharedSdramCtrl"
SYN-1012 : SanityCheck: Model "SdramCtrl"
SYN-1012 : SanityCheck: Model "StreamFifoLowLatency"
SYN-1012 : SanityCheck: Model "Axi4SharedArbiter_2"
SYN-1012 : SanityCheck: Model "StreamArbiter_2"
SYN-1012 : SanityCheck: Model "StreamFork_2"
SYN-1012 : SanityCheck: Model "PinsecTimerCtrl"
SYN-1012 : SanityCheck: Model "InterruptCtrl"
SYN-1012 : SanityCheck: Model "BufferCC_8"
SYN-1012 : SanityCheck: Model "Prescaler"
SYN-1012 : SanityCheck: Model "Timer"
SYN-1012 : SanityCheck: Model "Timer_1"
SYN-1012 : SanityCheck: Model "Apb3UartCtrl"
SYN-1012 : SanityCheck: Model "StreamFifo"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1012 : SanityCheck: Model "MyAxi4VgaCtrl"
SYN-1012 : SanityCheck: Model "VideoDma"
SYN-1012 : SanityCheck: Model "StreamFifoCC"
SYN-1012 : SanityCheck: Model "BufferCC_1"
SYN-1012 : SanityCheck: Model "BufferCC_2"
SYN-1012 : SanityCheck: Model "BufferCC_3"
SYN-1012 : SanityCheck: Model "PulseCCByToggle"
SYN-1012 : SanityCheck: Model "BufferCC_9"
SYN-1012 : SanityCheck: Model "VgaCtrl"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyDecoder_1"
SYN-1012 : SanityCheck: Model "Axi4ReadOnlyErrorSlave_1"
SYN-1012 : SanityCheck: Model "Axi4SharedDecoder"
SYN-1012 : SanityCheck: Model "Axi4SharedErrorSlave"
SYN-1012 : SanityCheck: Model "Apb3Decoder"
SYN-1012 : SanityCheck: Model "BufferCC_10"
SYN-1012 : SanityCheck: Model "BufferCC_12"
SYN-1012 : SanityCheck: Model "JtagBridge"
SYN-1012 : SanityCheck: Model "FlowCCByToggle"
SYN-1012 : SanityCheck: Model "BufferCC_5"
SYN-1012 : SanityCheck: Model "StreamFork_4"
SYN-1012 : SanityCheck: Model "SystemDebugger"
SYN-1012 : SanityCheck: Model "fontrom"
SYN-1012 : SanityCheck: Model "tpi2c"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "textvram"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 39 instances.
SYN-1016 : Merged 11 instances.
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 1 instances.
SYN-1025 : Merged 14 RAM ports.
SYN-1027 : Infer Logic DRAM(al_ram_RegFilePlugin_regFile) read 32x32, write 32x32
SYN-1027 : Infer Logic DRAM(al_ram_RegFilePlugin_regFile_al_u0) read 32x32, write 32x32
SYN-1023 : Infer 2 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 5049 instances.
SYN-1026 : Infer Logic BRAM(ram_banks_00)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_tags) read 128x22, write 128x22
SYN-1023 : Infer 1 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 2 instances.
SYN-1025 : Merged 1 RAM ports.
SYN-1026 : Infer Logic BRAM(ram_ways_0_data_symbol00)
	 port mode: single dual port
	 port a size: 1024 x 8	 write mode: NORMAL
	 port b size: 1024 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ways_0_data_symbol10)
	 port mode: single dual port
	 port a size: 1024 x 8	 write mode: NORMAL
	 port b size: 1024 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ways_0_data_symbol20)
	 port mode: single dual port
	 port a size: 1024 x 8	 write mode: NORMAL
	 port b size: 1024 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ways_0_data_symbol30)
	 port mode: single dual port
	 port a size: 1024 x 8	 write mode: NORMAL
	 port b size: 1024 x 8	 write mode: READBEFOREWRITE
SYN-1027 : Infer Logic DRAM(al_ram_ways_0_tags) read 128x22, write 128x22
SYN-1023 : Infer 1 Logic DRAMs, 4 Logic BRAMs.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_symbol00)
	 port mode: single dual port
	 port a size: 8192 x 8	 write mode: NORMAL
	 port b size: 8192 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ram_symbol10)
	 port mode: single dual port
	 port a size: 8192 x 8	 write mode: NORMAL
	 port b size: 8192 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ram_symbol20)
	 port mode: single dual port
	 port a size: 8192 x 8	 write mode: NORMAL
	 port b size: 8192 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ram_symbol30)
	 port mode: single dual port
	 port a size: 8192 x 8	 write mode: NORMAL
	 port b size: 8192 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 4 Logic BRAMs.
SYN-1016 : Merged 9 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_symbol00)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ram_symbol10)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ram_symbol20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_ram_symbol30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 4 Logic BRAMs.
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 11 instances.
SYN-1016 : Merged 946 instances.
SYN-1027 : Infer Logic DRAM(al_ram_ram) read 2x37, write 2x37
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 86 instances.
SYN-1026 : Infer Logic BRAM(ram_logic_ram0)
	 port mode: single dual port
	 port a size: 16 x 8	 write mode: NORMAL
	 port b size: 16 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 41 instances.
SYN-1016 : Merged 80 instances.
SYN-1016 : Merged 74 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 9 instances.
SYN-1026 : Infer Logic BRAM(ram_ram0)
	 port mode: single dual port
	 port a size: 512 x 33	 write mode: NORMAL
	 port b size: 512 x 33	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 13 instances.
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 165 instances.
SYN-1016 : Merged 332 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Briey
SYN-1011 : Flatten model Apb3Router
SYN-1011 : Flatten model Axi4ReadOnlyDecoder
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave
SYN-1011 : Flatten model Axi4SharedToApb3Bridge
SYN-1011 : Flatten model Axi4SharedArbiter_3
SYN-1011 : Flatten model StreamArbiter_3
SYN-1011 : Flatten model StreamFork_3
SYN-1011 : Flatten model StreamFifoLowLatency_1
SYN-1011 : Flatten model VexRiscv
SYN-1011 : Flatten model InstructionCache
SYN-1011 : Flatten model DataCache
SYN-1011 : Flatten model Apb3Gpio
SYN-1011 : Flatten model BufferCC_6
SYN-1011 : Flatten model Axi4SharedOnChipRam
SYN-1011 : Flatten model Axi4SharedOnChipRam_1
SYN-1011 : Flatten model Axi4SharedArbiter_1
SYN-1011 : Flatten model StreamArbiter_1
SYN-1011 : Flatten model StreamFork_1
SYN-1011 : Flatten model Axi4SharedArbiter
SYN-1011 : Flatten model StreamArbiter
SYN-1011 : Flatten model StreamFork
SYN-1011 : Flatten model Axi4SharedSdramCtrl
SYN-1011 : Flatten model SdramCtrl
SYN-1011 : Flatten model StreamFifoLowLatency
SYN-1011 : Flatten model Axi4SharedArbiter_2
SYN-1011 : Flatten model StreamArbiter_2
SYN-1011 : Flatten model StreamFork_2
SYN-1011 : Flatten model PinsecTimerCtrl
SYN-1011 : Flatten model InterruptCtrl
SYN-1011 : Flatten model BufferCC_8
SYN-1011 : Flatten model Prescaler
SYN-1011 : Flatten model Timer
SYN-1011 : Flatten model Timer_1
SYN-1011 : Flatten model Apb3UartCtrl
SYN-1011 : Flatten model StreamFifo
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1011 : Flatten model UartCtrlTx
SYN-1011 : Flatten model MyAxi4VgaCtrl
SYN-1011 : Flatten model VideoDma
SYN-1011 : Flatten model StreamFifoCC
SYN-1011 : Flatten model BufferCC_1
SYN-1011 : Flatten model BufferCC_2
SYN-1011 : Flatten model BufferCC_3
SYN-1011 : Flatten model PulseCCByToggle
SYN-1011 : Flatten model BufferCC_9
SYN-1011 : Flatten model VgaCtrl
SYN-1011 : Flatten model Axi4ReadOnlyDecoder_1
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave_1
SYN-1011 : Flatten model Axi4SharedDecoder
SYN-1011 : Flatten model Axi4SharedErrorSlave
SYN-1011 : Flatten model Apb3Decoder
SYN-1011 : Flatten model BufferCC_10
SYN-1011 : Flatten model BufferCC_12
SYN-1011 : Flatten model JtagBridge
SYN-1011 : Flatten model FlowCCByToggle
SYN-1011 : Flatten model BufferCC_5
SYN-1011 : Flatten model StreamFork_4
SYN-1011 : Flatten model SystemDebugger
SYN-1011 : Flatten model fontrom
SYN-1011 : Flatten model tpi2c
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model textvram
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[10]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[10]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[11]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[11]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[12]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[12]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[13]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[13]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[14]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[14]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[15]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[15]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[16]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[16]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[17]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[17]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[18]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[18]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[19]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[19]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[20]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[20]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[21]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[21]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[22]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[22]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[23]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[23]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[24]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[24]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[25]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[25]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[26]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[26]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[27]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[27]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[28]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[28]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[29]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[29]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[30]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[30]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[31]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[31]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[8]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[8]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "APB_PRDATA[9]" in top.v(209)
SYN-5014 WARNING: the net's pin: pin "io_extAPB_PRDATA[9]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[0]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[0]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[10]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[10]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[11]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[11]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[12]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[12]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[13]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[13]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[14]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[14]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[15]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[15]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[16]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[16]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[17]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[17]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[18]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[18]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[19]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[19]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[1]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[1]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[20]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[20]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[21]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[21]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[22]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[22]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[23]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[23]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[24]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[24]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[25]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[25]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[26]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[26]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[27]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[27]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[28]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[28]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[29]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[29]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[2]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[2]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[30]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[30]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[31]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[31]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[3]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[3]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[4]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[4]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[5]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[5]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[6]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[6]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[7]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[7]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[8]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[8]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioA_read[9]" in top.v(102)
SYN-5014 WARNING: the net's pin: pin "io_gpioA_read[9]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[0]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[0]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[10]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[10]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[11]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[11]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[12]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[12]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[13]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[13]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[14]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[14]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[15]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[15]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[16]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[16]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[17]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[17]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[18]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[18]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[19]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[19]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[1]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[1]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[20]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[20]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[21]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[21]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[22]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[22]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[23]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[23]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[24]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[24]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[25]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[25]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[26]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[26]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[27]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[27]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[28]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[28]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[29]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[29]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[2]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[2]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[30]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[30]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[31]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[31]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[3]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[3]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[4]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[4]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[5]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[5]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[6]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[6]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[7]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[7]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[8]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[8]" in top.v(215)
SYN-5013 WARNING: Undriven net: model "top" / net "io_gpioB_read[9]" in top.v(105)
SYN-5014 WARNING: the net's pin: pin "io_gpioB_read[9]" in top.v(215)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 27327/6673 useful/useless nets, 18054/2340 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg14_b6
SYN-1020 : Optimized 242 distributor mux.
SYN-1016 : Merged 496 instances.
SYN-1015 : Optimize round 1, 7690 better
SYN-1014 : Optimize round 2
SYN-1032 : 27088/32 useful/useless nets, 17993/277 useful/useless insts
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 25 instances.
SYN-1015 : Optimize round 2, 456 better
SYN-1014 : Optimize round 3
SYN-1032 : 27081/0 useful/useless nets, 17986/12 useful/useless insts
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[19]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[18]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[17]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[16]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[15]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "apb3Router_1" in Briey.v(1649) / pin "io_input_PADDR[14]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_burst[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_burst[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_arw_payload_size[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge" in Briey.v(957) / pin "io_axi_w_payload_strb[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_arw_payload_size[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_apbBridge_io_axi_arbiter" in Briey.v(1581) / pin "io_sharedInputs_0_w_payload_strb[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_core_cpu" in Briey.v(1084) / pin "debug_bus_cmd_payload_address[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_core_cpu" in Briey.v(1084) / pin "debug_bus_cmd_payload_address[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram" in Briey.v(865) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2" in Briey.v(892) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_r_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram2_io_axi_arbiter" in Briey.v(1442) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_r_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_ram_io_axi_arbiter" in Briey.v(1379) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl" in Briey.v(919) / pin "io_axi_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl" in Briey.v(919) / pin "io_axi_w_payload_last"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_r_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_output_r_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_readInputs_1_ar_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_sdramCtrl_io_axi_arbiter" in Briey.v(1505) / pin "io_sharedInputs_0_arw_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[31]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[30]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[29]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[28]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[27]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[26]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[25]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[24]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[23]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[22]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[21]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_uartCtrl" in Briey.v(1039) / pin "io_apb_PWDATA[20]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_prot[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "axi_vgaCtrl_io_axi_decoder" in Briey.v(1353) / pin "io_input_ar_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_0_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_0_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_1_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_1_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_2_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_2_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_3_b_payload_resp[1]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "dbus_axi_decoder" in Briey.v(1244) / pin "io_sharedOutputs_3_b_payload_resp[0]"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "jtagBridge_1" in Briey.v(1156) / pin "io_remote_cmd_ready"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "streamFork_5" in Briey.v(1119) / pin "io_input_payload_uncached"
SYN-5011 WARNING: Undriven pin: model "Briey" / inst "systemDebugger_1" in Briey.v(1172) / pin "io_remote_rsp_ready"
SYN-5013 WARNING: Undriven net: model "Briey" / net "axi_core_cpu_dBus_rsp_payload_last" in Briey.v(67)
SYN-5014 WARNING: the net's pin: pin "dBus_rsp_payload_last" in Briey.v(1084)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 23961/0 useful/useless nets, 15977/1 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1015 : Optimize round 1, 1071 better
SYN-1014 : Optimize round 2
SYN-1032 : 23265/2 useful/useless nets, 15281/7 useful/useless insts
SYN-1015 : Optimize round 2, 10 better
SYN-1014 : Optimize round 3
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     axi_core_cpu_dBus_cmd_m2sPipe_rData_last_reg
SYN-1002 :     axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last_reg
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 23259/1 useful/useless nets, 15275/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 259/2 useful/useless nets, 43/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder" / inst "errorSlave" in Briey.v(4498) / pin "io_axi_ar_payload_prot[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 35 onehot mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1032 : 313/5 useful/useless nets, 163/4 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 45/9 useful/useless nets, 34/1 useful/useless insts
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 35 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 32 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1032 : 153/6 useful/useless nets, 61/33 useful/useless insts
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_burst[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_burst[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter" in Briey.v(2763) / pin "io_inputs_0_payload_size[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_burst[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_burst[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[7]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[6]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[5]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[4]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_len[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_size[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_3" / inst "cmdArbiter_io_output_fork" in Briey.v(2784) / pin "io_input_payload_size[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "IBusCachedPlugin_cache" in Briey.v(6714) / pin "io_cpu_fetch_mmuRsp_isIoAccess"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "IBusCachedPlugin_cache" in Briey.v(6714) / pin "io_cpu_prefetch_isValid"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "add10" in Briey.v(9073) / pin "i1[65]"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "add10" in Briey.v(9073) / pin "i1[64]"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "add15" in Briey.v(10114) / pin "i0[32]"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "dataCache_1" in Briey.v(6756) / pin "io_cpu_execute_args_totalyConsistent"
SYN-5011 WARNING: Undriven pin: model "VexRiscv" / inst "dataCache_1" in Briey.v(6756) / pin "io_mem_rsp_payload_last"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 89 mux instances.
SYN-1021 : Optimized 393 onehot mux instances.
SYN-1020 : Optimized 739 distributor mux.
SYN-1016 : Merged 897 instances.
SYN-1015 : Optimize round 1, 3895 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 6640/169 useful/useless nets, 5270/868 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg59_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1020 : Optimized 7 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 974 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 6625/9 useful/useless nets, 5255/14 useful/useless insts
SYN-1015 : Optimize round 3, 24 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 3 distributor mux.
SYN-1015 : Optimize round 1, 35 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 345/1 useful/useless nets, 162/11 useful/useless insts
SYN-1015 : Optimize round 2, 12 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 33 mux instances.
SYN-1020 : Optimized 76 distributor mux.
SYN-1016 : Merged 135 instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 616/32 useful/useless nets, 422/74 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     loader_killReg_reg
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 81 better
SYN-1014 : Optimize round 3
SYN-1032 : 598/1 useful/useless nets, 404/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     stageB_wayInvalidate_reg[0]
SYN-1015 : Optimize round 3, 13 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 96 onehot mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 124 instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 245/5 useful/useless nets, 171/70 useful/useless insts
SYN-1015 : Optimize round 2, 75 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 64 const input seq instances
SYN-1002 :     reg1_b0
SYN-1002 :     reg1_b1
SYN-1002 :     reg1_b10
SYN-1002 :     reg1_b11
SYN-1002 :     reg1_b12
SYN-1002 :     reg1_b13
SYN-1002 :     reg1_b14
SYN-1002 :     reg1_b15
SYN-1002 :     reg1_b16
SYN-1002 :     reg1_b17
SYN-1002 :     reg1_b18
SYN-1002 :     reg1_b19
SYN-1002 :     reg1_b2
SYN-1002 :     reg1_b20
SYN-1002 :     reg1_b21
SYN-1002 :     reg1_b22
SYN-1002 :     reg1_b23
SYN-1002 :     reg1_b24
SYN-1002 :     reg1_b25
SYN-1002 :     reg1_b26
SYN-1002 :     reg1_b27
SYN-1002 :     reg1_b28
SYN-1002 :     reg1_b29
SYN-1002 :     reg1_b3
SYN-1002 :     reg1_b30
SYN-1002 :     reg1_b31
SYN-1002 :     reg1_b4
SYN-1002 :     reg1_b5
SYN-1002 :     reg1_b6
SYN-1002 :     reg1_b7
SYN-1002 :     reg1_b8
SYN-1002 :     reg1_b9
SYN-1002 :     reg0_b0
SYN-1002 :     reg0_b1
SYN-1002 :     reg0_b10
SYN-1002 :     reg0_b11
SYN-1002 :     reg0_b12
SYN-1002 :     reg0_b13
SYN-1002 :     reg0_b14
SYN-1002 :     reg0_b15
SYN-1002 :     reg0_b16
SYN-1002 :     reg0_b17
SYN-1002 :     reg0_b18
SYN-1002 :     reg0_b19
SYN-1002 :     reg0_b2
SYN-1002 :     reg0_b20
SYN-1002 :     reg0_b21
SYN-1002 :     reg0_b22
SYN-1002 :     reg0_b23
SYN-1002 :     reg0_b24
SYN-1002 :     reg0_b25
SYN-1002 :     reg0_b26
SYN-1002 :     reg0_b27
SYN-1002 :     reg0_b28
SYN-1002 :     reg0_b29
SYN-1002 :     reg0_b3
SYN-1002 :     reg0_b30
SYN-1002 :     reg0_b31
SYN-1002 :     reg0_b4
SYN-1002 :     reg0_b5
SYN-1002 :     reg0_b6
SYN-1002 :     reg0_b7
SYN-1002 :     reg0_b8
SYN-1002 :     reg0_b9
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 96 onehot mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 124 instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 245/5 useful/useless nets, 171/70 useful/useless insts
SYN-1015 : Optimize round 2, 75 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 64 const input seq instances
SYN-1002 :     reg1_b0
SYN-1002 :     reg1_b1
SYN-1002 :     reg1_b10
SYN-1002 :     reg1_b11
SYN-1002 :     reg1_b12
SYN-1002 :     reg1_b13
SYN-1002 :     reg1_b14
SYN-1002 :     reg1_b15
SYN-1002 :     reg1_b16
SYN-1002 :     reg1_b17
SYN-1002 :     reg1_b18
SYN-1002 :     reg1_b19
SYN-1002 :     reg1_b2
SYN-1002 :     reg1_b20
SYN-1002 :     reg1_b21
SYN-1002 :     reg1_b22
SYN-1002 :     reg1_b23
SYN-1002 :     reg1_b24
SYN-1002 :     reg1_b25
SYN-1002 :     reg1_b26
SYN-1002 :     reg1_b27
SYN-1002 :     reg1_b28
SYN-1002 :     reg1_b29
SYN-1002 :     reg1_b3
SYN-1002 :     reg1_b30
SYN-1002 :     reg1_b31
SYN-1002 :     reg1_b4
SYN-1002 :     reg1_b5
SYN-1002 :     reg1_b6
SYN-1002 :     reg1_b7
SYN-1002 :     reg1_b8
SYN-1002 :     reg1_b9
SYN-1002 :     reg0_b0
SYN-1002 :     reg0_b1
SYN-1002 :     reg0_b10
SYN-1002 :     reg0_b11
SYN-1002 :     reg0_b12
SYN-1002 :     reg0_b13
SYN-1002 :     reg0_b14
SYN-1002 :     reg0_b15
SYN-1002 :     reg0_b16
SYN-1002 :     reg0_b17
SYN-1002 :     reg0_b18
SYN-1002 :     reg0_b19
SYN-1002 :     reg0_b2
SYN-1002 :     reg0_b20
SYN-1002 :     reg0_b21
SYN-1002 :     reg0_b22
SYN-1002 :     reg0_b23
SYN-1002 :     reg0_b24
SYN-1002 :     reg0_b25
SYN-1002 :     reg0_b26
SYN-1002 :     reg0_b27
SYN-1002 :     reg0_b28
SYN-1002 :     reg0_b29
SYN-1002 :     reg0_b3
SYN-1002 :     reg0_b30
SYN-1002 :     reg0_b31
SYN-1002 :     reg0_b4
SYN-1002 :     reg0_b5
SYN-1002 :     reg0_b6
SYN-1002 :     reg0_b7
SYN-1002 :     reg0_b8
SYN-1002 :     reg0_b9
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 388/0 useful/useless nets, 269/1 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 17 onehot mux instances.
SYN-1020 : Optimized 69 distributor mux.
SYN-1016 : Merged 67 instances.
SYN-1015 : Optimize round 1, 191 better
SYN-1014 : Optimize round 2
SYN-1032 : 302/11 useful/useless nets, 183/70 useful/useless insts
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 263/1 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 67 distributor mux.
SYN-1016 : Merged 65 instances.
SYN-1015 : Optimize round 1, 185 better
SYN-1014 : Optimize round 2
SYN-1032 : 299/10 useful/useless nets, 181/68 useful/useless insts
SYN-1015 : Optimize round 2, 69 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter" in Briey.v(3385) / pin "io_inputs_1_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_1" / inst "cmdArbiter_io_output_fork" in Briey.v(3415) / pin "io_input_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/1 useful/useless nets, 116/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1015 : Optimize round 1, 11 better
SYN-1014 : Optimize round 2
SYN-1032 : 80/9 useful/useless nets, 44/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter" in Briey.v(3689) / pin "io_inputs_1_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_id[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_id[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_id[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter" / inst "cmdArbiter_io_output_fork" in Briey.v(3719) / pin "io_input_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 365/1 useful/useless nets, 117/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1015 : Optimize round 1, 11 better
SYN-1014 : Optimize round 2
SYN-1032 : 83/9 useful/useless nets, 45/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 91 distributor mux.
SYN-1016 : Merged 89 instances.
SYN-1015 : Optimize round 1, 249 better
SYN-1014 : Optimize round 2
SYN-1032 : 2032/21 useful/useless nets, 1528/93 useful/useless insts
SYN-1015 : Optimize round 2, 98 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 22 mux instances.
SYN-1020 : Optimized 331 distributor mux.
SYN-1016 : Merged 363 instances.
SYN-1015 : Optimize round 1, 968 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1017/23 useful/useless nets, 768/401 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 133/3 useful/useless nets, 57/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1032 : 132/1 useful/useless nets, 56/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter" in Briey.v(3053) / pin "io_inputs_0_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter" in Briey.v(3053) / pin "io_inputs_1_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter" in Briey.v(3053) / pin "io_inputs_2_payload_size[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedArbiter_2" / inst "cmdArbiter_io_output_fork" in Briey.v(3091) / pin "io_input_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 499/4 useful/useless nets, 146/2 useful/useless insts
SYN-1015 : Optimize round 2, 3 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1032 : 160/11 useful/useless nets, 85/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 32/2 useful/useless nets, 25/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 2, 4 better
SYN-1014 : Optimize round 3
SYN-1032 : 28/4 useful/useless nets, 21/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 153 onehot mux instances.
SYN-1020 : Optimized 122 distributor mux.
SYN-1016 : Merged 114 instances.
SYN-1015 : Optimize round 1, 508 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 965/23 useful/useless nets, 615/148 useful/useless insts
SYN-1015 : Optimize round 2, 171 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     buffers_0_clear_reg
SYN-1002 :     buffers_0_tick_reg
SYN-1002 :     buffers_1_clear_reg
SYN-1002 :     buffers_1_tick_reg
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 16 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 110/0 useful/useless nets, 43/32 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 62/0 useful/useless nets, 27/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 62/0 useful/useless nets, 27/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 32 better
SYN-1014 : Optimize round 2
SYN-1032 : 62/0 useful/useless nets, 27/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 1, 98 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 779/7 useful/useless nets, 526/39 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 49 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 69/2 useful/useless nets, 40/0 useful/useless insts
SYN-1019 : Optimized 8 mux instances.
SYN-1015 : Optimize round 2, 8 better
SYN-1014 : Optimize round 3
SYN-1032 : 61/8 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in Briey.v(16302) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 17 onehot mux instances.
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 19 instances.
SYN-1015 : Optimize round 1, 85 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 207/6 useful/useless nets, 176/38 useful/useless insts
SYN-1015 : Optimize round 2, 46 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 6 onehot mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 1, 31 better
SYN-1014 : Optimize round 2
SYN-1032 : 109/4 useful/useless nets, 85/12 useful/useless insts
SYN-1015 : Optimize round 2, 15 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 69/2 useful/useless nets, 40/0 useful/useless insts
SYN-1019 : Optimized 8 mux instances.
SYN-1015 : Optimize round 2, 8 better
SYN-1014 : Optimize round 3
SYN-1032 : 61/8 useful/useless nets, 32/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 141 onehot mux instances.
SYN-1020 : Optimized 146 distributor mux.
SYN-1016 : Merged 133 instances.
SYN-1015 : Optimize round 1, 568 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1411/10 useful/useless nets, 794/157 useful/useless insts
SYN-1015 : Optimize round 2, 167 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 36 distributor mux.
SYN-1016 : Merged 18 instances.
SYN-1015 : Optimize round 1, 93 better
SYN-1014 : Optimize round 2
SYN-1032 : 721/5 useful/useless nets, 403/36 useful/useless insts
SYN-1015 : Optimize round 2, 36 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 12 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 39 instances.
SYN-1015 : Optimize round 1, 67 better
SYN-1014 : Optimize round 2
SYN-1032 : 251/12 useful/useless nets, 111/16 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_prot[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4ReadOnlyDecoder_1" / inst "errorSlave" in Briey.v(3902) / pin "io_axi_ar_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 45/9 useful/useless nets, 34/1 useful/useless insts
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[3]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_cache[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_prot[2]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_prot[1]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_prot[0]"
SYN-5011 WARNING: Undriven pin: model "Axi4SharedDecoder" / inst "errorSlave" in Briey.v(4163) / pin "io_axi_arw_payload_size[2]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 4 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 13 better
SYN-1014 : Optimize round 2
SYN-1032 : 444/4 useful/useless nets, 192/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 60/9 useful/useless nets, 44/1 useful/useless insts
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 107/1 useful/useless nets, 19/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     buffers_0_reg
SYN-1002 :     buffers_1_reg
SYN-1015 : Optimize round 1, 2 better
SYN-1014 : Optimize round 2
SYN-1032 : 2/1 useful/useless nets, 1/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 10 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 1, 216 better
SYN-1014 : Optimize round 2
SYN-1032 : 281/7 useful/useless nets, 232/80 useful/useless insts
SYN-1015 : Optimize round 2, 88 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 77 distributor mux.
SYN-1016 : Merged 135 instances.
SYN-1015 : Optimize round 1, 288 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 151/1 useful/useless nets, 109/77 useful/useless insts
SYN-1015 : Optimize round 2, 78 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-5013 WARNING: Undriven net: model "tpi2c" / net "i2csend[2][0]" in tpi2c.v(37)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i3" in tpi2c.v(264)
SYN-5014 WARNING: the net's pin: pin "i2" in tpi2c.v(264)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 891/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 176 distributor mux.
SYN-1016 : Merged 748 instances.
SYN-1015 : Optimize round 1, 1189 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1891/66 useful/useless nets, 1847/371 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 470 better
SYN-1014 : Optimize round 3
SYN-1032 : 1871/11 useful/useless nets, 1827/15 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg7_b1
SYN-1002 :     reg7_b4
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 21311/9 useful/useless nets, 13380/13 useful/useless insts
RUN-1003 : finish command "optimize_rtl" in  14.192504s wall, 13.875000s user + 0.734375s system = 14.609375s CPU (102.9%)

RUN-1004 : used memory is 535 MB, reserved memory is 501 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -file test_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                    7
  #output                  36
  #inout                    8

Gate Statistics
#Basic gates             9292
  #and                   1880
  #nand                     0
  #or                    1158
  #nor                      0
  #xor                     68
  #xnor                     0
  #buf                      0
  #not                    579
  #bufif1                  40
  #MX21                  1699
  #FADD                     0
  #DFF                   3868
  #LATCH                    0
#MACRO_ADD                139
#MACRO_EQ                 383
#MACRO_MULT                 4
#MACRO_MUX               3185

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------+
|Instance                                                            |Module                   |gates  |seq    |macros |
+----------------------------------------------------------------------------------------------------------------------+
|top                                                                 |top                      |5424   |3868   |550    |
|  u_briey                                                           |Briey                    |3409   |3512   |487    |
|    apb3Router_1                                                    |Apb3Router               |6      |3      |0      |
|    axi4ReadOnlyDecoder_2                                           |Axi4ReadOnlyDecoder      |38     |16     |10     |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave   |5      |9      |2      |
|    axi_apbBridge                                                   |Axi4SharedToApb3Bridge   |12     |35     |2      |
|    axi_apbBridge_io_axi_arbiter                                    |Axi4SharedArbiter_3      |42     |9      |4      |
|      cmdArbiter                                                    |StreamArbiter_3          |11     |2      |1      |
|      cmdArbiter_io_output_fork                                     |StreamFork_3             |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_1 |11     |5      |3      |
|    axi_core_cpu                                                    |VexRiscv                 |1832   |1299   |192    |
|      IBusCachedPlugin_cache                                        |InstructionCache         |29     |48     |6      |
|      dataCache_1                                                   |DataCache                |180    |108    |17     |
|    axi_gpioACtrl                                                   |Apb3Gpio_1               |4      |64     |2      |
|    axi_gpioBCtrl                                                   |Apb3Gpio                 |4      |64     |2      |
|    axi_ram                                                         |Axi4SharedOnChipRam      |86     |37     |16     |
|    axi_ram2                                                        |Axi4SharedOnChipRam_1    |86     |36     |16     |
|    axi_ram2_io_axi_arbiter                                         |Axi4SharedArbiter_1      |55     |10     |4      |
|      cmdArbiter                                                    |StreamArbiter_1          |21     |3      |1      |
|      cmdArbiter_io_output_fork                                     |StreamFork_1             |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_2 |11     |5      |3      |
|    axi_ram_io_axi_arbiter                                          |Axi4SharedArbiter        |55     |10     |4      |
|      cmdArbiter                                                    |StreamArbiter            |21     |3      |1      |
|      cmdArbiter_io_output_fork                                     |StreamFork               |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_3 |11     |5      |3      |
|    axi_sdramCtrl                                                   |Axi4SharedSdramCtrl      |323    |328    |67     |
|      ctrl                                                          |SdramCtrl                |251    |283    |55     |
|        chip_backupIn_fifo                                          |StreamFifoLowLatency     |14     |3      |3      |
|    axi_sdramCtrl_io_axi_arbiter                                    |Axi4SharedArbiter_2      |74     |11     |9      |
|      cmdArbiter                                                    |StreamArbiter_2          |40     |4      |3      |
|      cmdArbiter_io_output_fork                                     |StreamFork_2             |14     |2      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1   |11     |5      |3      |
|    axi_timerCtrl                                                   |PinsecTimerCtrl          |102    |222    |25     |
|      interruptCtrl_1                                               |InterruptCtrl            |16     |4      |0      |
|      prescaler_1                                                   |Prescaler                |1      |16     |2      |
|      timerA                                                        |Timer                    |6      |33     |2      |
|      timerB                                                        |Timer_1_1                |6      |17     |2      |
|      timerC                                                        |Timer_1_2                |6      |17     |2      |
|      timerD                                                        |Timer_1                  |6      |17     |2      |
|    axi_uartCtrl                                                    |Apb3UartCtrl             |189    |119    |44     |
|      bridge_write_streamUnbuffered_queueWithOccupancy              |StreamFifo_1             |14     |10     |6      |
|      uartCtrl_1                                                    |UartCtrl                 |120    |66     |26     |
|        rx                                                          |UartCtrlRx               |84     |34     |13     |
|          io_rxd_buffercc                                           |BufferCC_1               |0      |2      |0      |
|        tx                                                          |UartCtrlTx               |34     |11     |11     |
|      uartCtrl_1_io_read_queueWithOccupancy                         |StreamFifo               |14     |10     |6      |
|    axi_vgaCtrl                                                     |MyAxi4VgaCtrl            |238    |324    |42     |
|      dma                                                           |VideoDma                 |162    |141    |20     |
|        rspArea_fifo                                                |StreamFifoCC             |26     |78     |6      |
|          popToPushGray_buffercc                                    |BufferCC_1               |0      |20     |0      |
|          pushToPopGray_buffercc                                    |BufferCC_2               |0      |20     |0      |
|        rspArea_frameClockArea_popCmdGray_buffercc                  |BufferCC_3               |0      |14     |0      |
|      pulseCCByToggle_1                                             |PulseCCByToggle          |2      |4      |0      |
|        inArea_target_buffercc                                      |BufferCC                 |0      |2      |0      |
|      run_buffercc                                                  |BufferCC_9               |0      |2      |0      |
|      vga_ctrl                                                      |VgaCtrl                  |35     |28     |10     |
|    axi_vgaCtrl_io_axi_decoder                                      |Axi4ReadOnlyDecoder_1    |27     |14     |6      |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave_1 |5      |9      |2      |
|    dbus_axi_decoder                                                |Axi4SharedDecoder        |82     |23     |15     |
|      errorSlave                                                    |Axi4SharedErrorSlave     |13     |11     |2      |
|    io_apb_decoder                                                  |Apb3Decoder              |9      |0      |8      |
|    io_asyncReset_buffercc                                          |BufferCC_10_1            |0      |2      |0      |
|    jtagBridge_1                                                    |JtagBridge               |11     |123    |8      |
|      flowCCByToggle_1                                              |FlowCCByToggle           |2      |9      |0      |
|        inputArea_target_buffercc                                   |BufferCC_5               |0      |2      |0      |
|    resetCtrl_axiReset_buffercc                                     |BufferCC_10              |0      |2      |0      |
|    streamFork_5                                                    |StreamFork_4             |14     |2      |0      |
|    systemDebugger_1                                                |SystemDebugger           |20     |78     |3      |
|  u_fontrom                                                         |fontrom                  |0      |0      |1      |
|  u_i2c                                                             |tpi2c                    |1428   |102    |31     |
|  u_pll                                                             |pll                      |0      |0      |1      |
|  u_textvram                                                        |textvram                 |0      |0      |1      |
+----------------------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "read_sdc test.sdc"
RUN-1002 : start command "create_clock -name clk24m -period 42 -waveform 0 21"
USR-1002 : create_clock -add -name <string> -period <double> -waveform <string> target
RUN-1101 : create_clock: defined a virtual clock: clk24m.
RUN-1102 : create_clock: clock name: clk24m, type: 3, period: 42000, rise: 0, fall: 21000.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.0000 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 2.0870 "
RUN-1104 : Import SDC file test.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db test_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_rtl.db" in  3.652775s wall, 3.359375s user + 0.265625s system = 3.625000s CPU (99.2%)

RUN-1004 : used memory is 713 MB, reserved memory is 689 MB, peak memory is 825 MB
RUN-1002 : start command "optimize_gate -maparea test_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 23 instances.
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     reg22_b3
SYN-1002 :     reg23_b1
SYN-1002 :     reg31_b3
SYN-1002 :     reg32_b1
SYN-1002 :     reg39_b0
SYN-1002 :     reg41_b1
SYN-1016 : Merged 1 instances.
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     CsrPlugin_mip_MEIP_reg
SYN-2002 : EG_PHY_SDRAM_2M_32 instance sdram.
SYN-2001 : Map 106 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21221/80 useful/useless nets, 13367/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 42 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 78 instances.
SYN-2501 : Optimize round 1, 188 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1016 : Merged 91 instances.
SYN-1032 : 21516/36 useful/useless nets, 13693/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     _zz_1_reg
SYN-2501 : Optimize round 1, 21 better
SYN-2501 : Optimize round 2
SYN-1032 : 17880/0 useful/useless nets, 10437/1 useful/useless insts
SYN-2501 : Optimize round 2, 1 better
SYN-2501 : Optimize round 3
SYN-2501 : Optimize round 3, 0 better
SYN-2501 : Map 2 macro adder
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1032 : 17887/2 useful/useless nets, 10444/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1019 : Optimized 56 mux instances.
SYN-1032 : 395/56 useful/useless nets, 179/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 14 instances.
SYN-2501 : Optimize round 1, 67 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 2 mux instances.
SYN-1032 : 151/2 useful/useless nets, 60/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-1032 : 46/1 useful/useless nets, 19/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_RegFilePlugin_regFile) write 32x32, read 32x32
SYN-2531 : DRAM al_ram_RegFilePlugin_regFile has no init file
SYN-2531 : Dram(al_ram_RegFilePlugin_regFile_al_u0) write 32x32, read 32x32
SYN-2531 : DRAM al_ram_RegFilePlugin_regFile_al_u0 has no init file
SYN-2571 : Map 4 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7171/132 useful/useless nets, 5870/132 useful/useless insts
SYN-1016 : Merged 424 instances.
SYN-2501 : Optimize round 1, 1255 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-1019 : Optimized 343 mux instances.
SYN-1016 : Merged 279 instances.
SYN-1032 : 7826/347 useful/useless nets, 6525/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_banks_00 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_banks_00"
SYN-2531 : Dram(al_ram_ways_0_tags) write 128x22, read 128x22
SYN-2531 : DRAM al_ram_ways_0_tags has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 4 instances.
SYN-2571 : Optimize after map_dsp, round 1, 4 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 3 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 722/2 useful/useless nets, 436/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_ways_0_data_symbol00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ways_0_data_symbol10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ways_0_data_symbol20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ways_0_data_symbol30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_ways_0_data_symbol00"
SYN-2512 : LOGIC BRAM "ram_ways_0_data_symbol10"
SYN-2512 : LOGIC BRAM "ram_ways_0_data_symbol20"
SYN-2512 : LOGIC BRAM "ram_ways_0_data_symbol30"
SYN-2531 : Dram(al_ram_ways_0_tags) write 128x22, read 128x22
SYN-2531 : DRAM al_ram_ways_0_tags has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 4 instances.
SYN-2571 : Optimize after map_dsp, round 1, 4 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1016 : Merged 2 instances.
SYN-1032 : 1016/1 useful/useless nets, 715/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 256 mux instances.
SYN-1032 : 348/256 useful/useless nets, 306/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 9 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 256 mux instances.
SYN-1032 : 345/256 useful/useless nets, 303/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_ram_symbol00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ram_symbol10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ram_symbol20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ram_symbol30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_ram_symbol00"
SYN-2512 : LOGIC BRAM "ram_ram_symbol10"
SYN-2512 : LOGIC BRAM "ram_ram_symbol20"
SYN-2512 : LOGIC BRAM "ram_ram_symbol30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 27 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 19 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1032 : 364/19 useful/useless nets, 274/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_ram_symbol00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ram_symbol10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ram_symbol20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: ram_ram_symbol30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_ram_symbol00"
SYN-2512 : LOGIC BRAM "ram_ram_symbol10"
SYN-2512 : LOGIC BRAM "ram_ram_symbol20"
SYN-2512 : LOGIC BRAM "ram_ram_symbol30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 27 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 19 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1032 : 361/19 useful/useless nets, 256/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 26 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 19 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1032 : 1481/19 useful/useless nets, 1023/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1066/0 useful/useless nets, 840/1 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     chip_sdramCkeInternal_reg
SYN-1002 :     chip_sdramCkeInternal_regNext_reg
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 85 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 13 better
SYN-2501 : Optimize round 3
SYN-2501 : Optimize round 3, 0 better
SYN-2501 : Map 31 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 3 ROM instances
SYN-1019 : Optimized 106 mux instances.
SYN-1016 : Merged 35 instances.
SYN-1032 : 1309/117 useful/useless nets, 1083/9 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(al_ram_ram) write 2x37, read 2x37
SYN-2531 : DRAM al_ram_ram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 130/2 useful/useless nets, 64/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 4 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 33/2 useful/useless nets, 26/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 101 instances.
SYN-2501 : Optimize round 1, 233 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 3222 mux instances.
SYN-1032 : 1618/3222 useful/useless nets, 1270/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 172/0 useful/useless nets, 105/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 57/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 57/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Convert 1 adder
SYN-2501 : Optimize round 1
SYN-1032 : 92/0 useful/useless nets, 57/1 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 7 instances.
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 40 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 776/41 useful/useless nets, 523/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_logic_ram0 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_logic_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 3 instances.
SYN-1032 : 85/2 useful/useless nets, 56/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 13 instances.
SYN-1032 : 266/10 useful/useless nets, 242/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 155/2 useful/useless nets, 131/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_logic_ram0 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_logic_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 3 instances.
SYN-1032 : 85/2 useful/useless nets, 56/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 73 instances.
SYN-2501 : Optimize round 1, 169 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1016 : Merged 7 instances.
SYN-1032 : 803/2 useful/useless nets, 487/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: ram_ram0 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "ram_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 15 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 87 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 23 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 15 instances.
SYN-2501 : Optimize round 1, 47 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 44 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 377/44 useful/useless nets, 328/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 11 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-1032 : 165/1 useful/useless nets, 123/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "C:/Users\mio\Desktop\github\testvex\al_ip\fontrom.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 123 instances.
SYN-2501 : Optimize round 1, 313 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1019 : Optimized 263 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1032 : 2319/277 useful/useless nets, 2283/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1032 : 52/1 useful/useless nets, 2/1 useful/useless insts
SYN-1032 : 27595/2 useful/useless nets, 19695/2 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 27591/4 useful/useless nets, 19691/4 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 9406/7 useful/useless nets, 7894/7 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 1572/10 useful/useless nets, 1356/9 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 128/4 useful/useless nets, 62/4 useful/useless insts
SYN-3004 : Optimized 5 const0 DFF(s)
SYN-1032 : 2304/42 useful/useless nets, 2268/42 useful/useless insts
SYN-1032 : 26240/1152 useful/useless nets, 18826/667 useful/useless insts
SYN-1032 : 22439/1 useful/useless nets, 15355/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 28, tpin num: 90564, tnet num: 26126, tinst num: 18695, tnode num: 153457, tedge num: 162769.
TMR-2508 : Levelizing timing graph completed, there are 101 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.436838s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (100.0%)

RUN-1004 : used memory is 955 MB, reserved memory is 937 MB, peak memory is 955 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 26126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 370 (3.92), #lev = 8 (3.96)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 365 (3.96), #lev = 8 (3.79)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 955 instances into 369 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (2.93), #lev = 4 (1.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (2.93), #lev = 4 (1.01)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  74.23 sec
SYN-3001 : Mapper mapped 288 instances into 234 LUTs, name keeping = 99%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 96 (4.02), #lev = 3 (2.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 96 (4.02), #lev = 3 (2.38)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  74.41 sec
SYN-3001 : Mapper mapped 174 instances into 96 LUTs, name keeping = 43%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 62 (4.24), #lev = 7 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (4.25), #lev = 8 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  74.51 sec
SYN-3001 : Mapper mapped 145 instances into 61 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  74.61 sec
SYN-3001 : Mapper mapped 29 instances into 12 LUTs, name keeping = 91%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 7 (2.86), #lev = 2 (0.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 8 (2.50), #lev = 2 (1.09)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  74.67 sec
SYN-3001 : Mapper mapped 20 instances into 10 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 5 (2.00), #lev = 2 (0.86)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 5 (2.00), #lev = 2 (0.86)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  74.72 sec
SYN-3001 : Mapper mapped 6 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 4 (2.50), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 4 (2.50), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  74.76 sec
SYN-3001 : Mapper mapped 11 instances into 4 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  74.80 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  74.85 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1994 (3.83), #lev = 11 (4.17)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1978 (3.82), #lev = 11 (4.24)
SYN-3001 : Logic optimization runtime opt =   0.40 sec, map =  74.90 sec
SYN-3001 : Mapper mapped 4285 instances into 1982 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 191 (3.74), #lev = 6 (1.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.78), #lev = 6 (1.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =  76.54 sec
SYN-3001 : Mapper mapped 288 instances into 198 LUTs, name keeping = 35%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 329 (3.43), #lev = 8 (2.49)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 336 (3.55), #lev = 8 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =  77.11 sec
SYN-3001 : Mapper mapped 528 instances into 337 LUTs, name keeping = 60%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.33 sec
SYN-3001 : Mapper mapped 237 instances into 36 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (4.00), #lev = 2 (1.94)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.43 sec
SYN-3001 : Mapper mapped 237 instances into 36 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.63), #lev = 5 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 77 (3.71), #lev = 4 (2.50)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  77.49 sec
SYN-3001 : Mapper mapped 150 instances into 77 LUTs, name keeping = 75%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 76 (3.63), #lev = 5 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 76 (3.64), #lev = 5 (2.57)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  77.58 sec
SYN-3001 : Mapper mapped 149 instances into 76 LUTs, name keeping = 77%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.68 sec
SYN-3001 : Mapper mapped 10 instances into 8 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 22 (2.82), #lev = 3 (1.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 22 (2.82), #lev = 3 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.73 sec
SYN-3001 : Mapper mapped 36 instances into 22 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.79 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.83 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 8 (2.00), #lev = 2 (0.90)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.88 sec
SYN-3001 : Mapper mapped 10 instances into 8 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 23 (2.83), #lev = 3 (1.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 23 (2.83), #lev = 3 (1.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.92 sec
SYN-3001 : Mapper mapped 37 instances into 23 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  77.98 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.02 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.97), #lev = 6 (2.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.53), #lev = 5 (2.59)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  78.07 sec
SYN-3001 : Mapper mapped 149 instances into 92 LUTs, name keeping = 68%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.71), #lev = 10 (5.77)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 197 (3.56), #lev = 10 (5.63)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =  78.16 sec
SYN-3001 : Mapper mapped 654 instances into 197 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (2.30), #lev = 2 (0.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (2.30), #lev = 2 (0.92)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.36 sec
SYN-3001 : Mapper mapped 19 instances into 10 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 34 (4.06), #lev = 3 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 35 (4.06), #lev = 3 (1.83)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  78.44 sec
SYN-3001 : Mapper mapped 72 instances into 35 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 5 (3.20), #lev = 2 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.50 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 9 (2.89), #lev = 3 (1.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.55 sec
SYN-3001 : Mapper mapped 16 instances into 9 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.90), #lev = 6 (3.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.91), #lev = 7 (3.29)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =  78.60 sec
SYN-3001 : Mapper mapped 977 instances into 185 LUTs, name keeping = 34%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 8 (2.50), #lev = 1 (0.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 8 (2.50), #lev = 1 (0.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.76 sec
SYN-3001 : Mapper mapped 16 instances into 8 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (3.91), #lev = 4 (1.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (3.91), #lev = 4 (1.75)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.83 sec
SYN-3001 : Mapper mapped 33 instances into 11 LUTs, name keeping = 18%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 24 (3.83), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 24 (3.83), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  78.88 sec
SYN-3001 : Mapper mapped 69 instances into 24 LUTs, name keeping = 12%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  78.94 sec
SYN-3001 : Mapper mapped 37 instances into 13 LUTs, name keeping = 23%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.00 sec
SYN-3001 : Mapper mapped 37 instances into 13 LUTs, name keeping = 23%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.77), #lev = 5 (2.60)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.05 sec
SYN-3001 : Mapper mapped 37 instances into 13 LUTs, name keeping = 23%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 40 (3.10), #lev = 4 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 40 (3.15), #lev = 4 (3.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.11 sec
SYN-3001 : Mapper mapped 109 instances into 40 LUTs, name keeping = 92%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (2.90), #lev = 7 (5.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.05), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.17 sec
SYN-3001 : Mapper mapped 35 instances into 21 LUTs, name keeping = 80%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 28 (3.18), #lev = 4 (3.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 28 (3.18), #lev = 4 (3.40)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  79.22 sec
SYN-3001 : Mapper mapped 42 instances into 28 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.73), #lev = 5 (2.94)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.55), #lev = 6 (3.16)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  79.29 sec
SYN-3001 : Mapper mapped 183 instances into 52 LUTs, name keeping = 69%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.37 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 31 (3.87), #lev = 6 (3.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 30 (3.83), #lev = 6 (2.93)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  79.41 sec
SYN-3001 : Mapper mapped 110 instances into 30 LUTs, name keeping = 60%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (2.90), #lev = 7 (5.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.05), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.48 sec
SYN-3001 : Mapper mapped 35 instances into 21 LUTs, name keeping = 80%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 30 (3.37), #lev = 4 (2.42)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 30 (3.40), #lev = 3 (2.33)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.54 sec
SYN-3001 : Mapper mapped 88 instances into 31 LUTs, name keeping = 74%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 85 (3.59), #lev = 7 (3.36)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 83 (3.60), #lev = 7 (3.36)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  79.60 sec
SYN-3001 : Mapper mapped 223 instances into 99 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (2.85), #lev = 5 (2.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (2.85), #lev = 4 (1.94)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  79.69 sec
SYN-3001 : Mapper mapped 72 instances into 41 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.76 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.80 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.84 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.88 sec
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.92 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  79.96 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 90 (3.90), #lev = 5 (3.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 96 (3.72), #lev = 5 (3.83)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =  80.00 sec
SYN-3001 : Mapper mapped 257 instances into 96 LUTs, name keeping = 38%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.38), #lev = 6 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 13 (3.23), #lev = 5 (2.64)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.10 sec
SYN-3001 : Mapper mapped 37 instances into 14 LUTs, name keeping = 64%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (4.00), #lev = 3 (1.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.17 sec
SYN-3001 : Mapper mapped 29 instances into 12 LUTs, name keeping = 91%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.65), #lev = 8 (3.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (3.65), #lev = 8 (3.62)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =  80.22 sec
SYN-3001 : Mapper mapped 238 instances into 125 LUTs, name keeping = 52%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.85), #lev = 3 (1.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 20 (3.85), #lev = 3 (1.67)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.35 sec
SYN-3001 : Mapper mapped 37 instances into 20 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 15 (3.13), #lev = 5 (3.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 16 (2.81), #lev = 5 (3.25)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.42 sec
SYN-3001 : Mapper mapped 48 instances into 16 LUTs, name keeping = 62%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.47 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 56 (4.70), #lev = 3 (2.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 56 (4.70), #lev = 3 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  80.51 sec
SYN-3001 : Mapper mapped 192 instances into 57 LUTs, name keeping = 92%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 1 (2.00), #lev = 1 (0.25)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.60 sec
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.65 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.69 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5 (3.60), #lev = 1 (0.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5 (3.60), #lev = 1 (0.71)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.73 sec
SYN-3001 : Mapper mapped 14 instances into 5 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 12 (3.42), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 12 (3.42), #lev = 3 (1.30)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.78 sec
SYN-3001 : Mapper mapped 42 instances into 12 LUTs, name keeping = 66%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  80.83 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 259 (3.89), #lev = 10 (5.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 250 (3.82), #lev = 11 (6.68)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =  80.86 sec
SYN-3001 : Mapper mapped 1941 instances into 250 LUTs, name keeping = 61%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  81.17 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  81.34 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file test_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                    7
  #output                  36
  #inout                    8

LUT Statistics
#Total_luts              6195
  #lut4                  3951
  #lut5                  1274
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             970

Utilization Statistics
#lut                     6195   out of  19600   31.61%
#reg                     3658   out of  19600   18.66%
#le                         0
#dsp                        4   out of     29   13.79%
#bram                      62   out of     64   96.88%
  #bram9k                  62
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#dram                     128
#pad                       51   out of    188   27.13%
  #ireg                     8
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                                            |Module                   |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                                                 |top                      |5225   |970    |3668   |63     |4      |
|  u_briey                                                           |Briey                    |4606   |836    |3318   |60     |4      |
|    apb3Router_1                                                    |Apb3Router               |96     |0      |3      |0      |0      |
|    axi4ReadOnlyDecoder_2                                           |Axi4ReadOnlyDecoder      |73     |13     |16     |0      |0      |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave   |12     |9      |9      |0      |0      |
|    axi_apbBridge                                                   |Axi4SharedToApb3Bridge   |8      |0      |35     |0      |0      |
|    axi_apbBridge_io_axi_arbiter                                    |Axi4SharedArbiter_3      |23     |0      |9      |0      |0      |
|      cmdArbiter                                                    |StreamArbiter_3          |4      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork_3             |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_1 |9      |0      |5      |0      |0      |
|    axi_core_cpu                                                    |VexRiscv                 |2517   |426    |1163   |8      |4      |
|      IBusCachedPlugin_cache                                        |InstructionCache         |198    |9      |48     |4      |0      |
|      dataCache_1                                                   |DataCache                |338    |9      |108    |4      |0      |
|    axi_gpioACtrl                                                   |Apb3Gpio_1               |36     |0      |64     |0      |0      |
|    axi_gpioBCtrl                                                   |Apb3Gpio                 |36     |0      |64     |0      |0      |
|    axi_ram                                                         |Axi4SharedOnChipRam      |77     |22     |37     |32     |0      |
|    axi_ram2                                                        |Axi4SharedOnChipRam_1    |76     |22     |36     |16     |0      |
|    axi_ram2_io_axi_arbiter                                         |Axi4SharedArbiter_1      |44     |5      |10     |0      |0      |
|      cmdArbiter                                                    |StreamArbiter_1          |22     |5      |3      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork_1             |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_2 |9      |0      |5      |0      |0      |
|    axi_ram_io_axi_arbiter                                          |Axi4SharedArbiter        |45     |5      |10     |0      |0      |
|      cmdArbiter                                                    |StreamArbiter            |23     |5      |3      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork               |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1_3 |9      |0      |5      |0      |0      |
|    axi_sdramCtrl                                                   |Axi4SharedSdramCtrl      |292    |49     |300    |0      |0      |
|      ctrl                                                          |SdramCtrl                |200    |27     |257    |0      |0      |
|    axi_sdramCtrl_io_axi_arbiter                                    |Axi4SharedArbiter_2      |59     |7      |11     |0      |0      |
|      cmdArbiter                                                    |StreamArbiter_2          |35     |7      |4      |0      |0      |
|      cmdArbiter_io_output_fork                                     |StreamFork_2             |5      |0      |2      |0      |0      |
|      cmdArbiter_io_output_fork_io_outputs_1_thrown_translated_fifo |StreamFifoLowLatency_1   |9      |0      |5      |0      |0      |
|    axi_timerCtrl                                                   |PinsecTimerCtrl          |266    |101    |222    |0      |0      |
|      interruptCtrl_1                                               |InterruptCtrl            |8      |0      |4      |0      |0      |
|      prescaler_1                                                   |Prescaler                |11     |17     |16     |0      |0      |
|      timerA                                                        |Timer                    |24     |33     |33     |0      |0      |
|      timerB                                                        |Timer_1_1                |13     |17     |17     |0      |0      |
|      timerC                                                        |Timer_1_2                |13     |17     |17     |0      |0      |
|      timerD                                                        |Timer_1                  |13     |17     |17     |0      |0      |
|    axi_uartCtrl                                                    |Apb3UartCtrl             |192    |39     |119    |2      |0      |
|      bridge_write_streamUnbuffered_queueWithOccupancy              |StreamFifo_1             |21     |5      |10     |1      |0      |
|      uartCtrl_1                                                    |UartCtrl                 |110    |29     |66     |0      |0      |
|        rx                                                          |UartCtrlRx               |52     |8      |34     |0      |0      |
|          io_rxd_buffercc                                           |BufferCC_1               |0      |0      |2      |0      |0      |
|        tx                                                          |UartCtrlTx               |30     |0      |11     |0      |0      |
|      uartCtrl_1_io_read_queueWithOccupancy                         |StreamFifo               |21     |5      |10     |1      |0      |
|    axi_vgaCtrl                                                     |MyAxi4VgaCtrl            |269    |106    |324    |2      |0      |
|      dma                                                           |VideoDma                 |140    |80     |141    |2      |0      |
|        rspArea_fifo                                                |StreamFifoCC             |41     |22     |78     |2      |0      |
|          popToPushGray_buffercc                                    |BufferCC_1               |0      |0      |20     |0      |0      |
|          pushToPopGray_buffercc                                    |BufferCC_2               |0      |0      |20     |0      |0      |
|        rspArea_frameClockArea_popCmdGray_buffercc                  |BufferCC_3               |0      |0      |14     |0      |0      |
|      pulseCCByToggle_1                                             |PulseCCByToggle          |2      |0      |4      |0      |0      |
|        inArea_target_buffercc                                      |BufferCC                 |0      |0      |2      |0      |0      |
|      run_buffercc                                                  |BufferCC_9               |0      |0      |2      |0      |0      |
|      vga_ctrl                                                      |VgaCtrl                  |96     |26     |28     |0      |0      |
|    axi_vgaCtrl_io_axi_decoder                                      |Axi4ReadOnlyDecoder_1    |26     |13     |14     |0      |0      |
|      errorSlave                                                    |Axi4ReadOnlyErrorSlave_1 |12     |9      |9      |0      |0      |
|    dbus_axi_decoder                                                |Axi4SharedDecoder        |145    |17     |23     |0      |0      |
|      errorSlave                                                    |Axi4SharedErrorSlave     |20     |9      |11     |0      |0      |
|    io_apb_decoder                                                  |Apb3Decoder              |16     |0      |0      |0      |0      |
|    io_asyncReset_buffercc                                          |BufferCC_10_1            |0      |0      |2      |0      |0      |
|    jtagBridge_1                                                    |JtagBridge               |59     |0      |123    |0      |0      |
|      flowCCByToggle_1                                              |FlowCCByToggle           |2      |0      |9      |0      |0      |
|        inputArea_target_buffercc                                   |BufferCC_5               |0      |0      |2      |0      |0      |
|    resetCtrl_axiReset_buffercc                                     |BufferCC_10              |0      |0      |2      |0      |0      |
|    streamFork_5                                                    |StreamFork_4             |5      |0      |2      |0      |0      |
|    systemDebugger_1                                                |SystemDebugger           |12     |0      |78     |0      |0      |
|  u_fontrom                                                         |fontrom                  |0      |0      |0      |2      |0      |
|  u_i2c                                                             |tpi2c                    |250    |46     |97     |0      |0      |
|  u_pll                                                             |pll                      |0      |0      |0      |0      |0      |
|  u_textvram                                                        |textvram                 |0      |0      |0      |1      |0      |
+--------------------------------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 17850/4 useful/useless nets, 10491/4 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 37 adder to BLE ...
SYN-4008 : Packed 37 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Briey" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 651 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 11 adder to BLE ...
SYN-4008 : Packed 11 adder and 9 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3Router" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyDecoder" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 7 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 4 adder to BLE ...
SYN-4008 : Packed 4 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyErrorSlave" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 9 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedToApb3Bridge" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 35 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "VexRiscv" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1007 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 201 adder to BLE ...
SYN-4008 : Packed 201 adder and 64 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 32 DRAM and 0 SEQ.
SYN-1001 : Packing model "InstructionCache" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "DataCache" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 108 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "Apb3Gpio_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 64 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3Gpio" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 64 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedOnChipRam" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 37 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedOnChipRam_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedSdramCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "SdramCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 257 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 12 adder to BLE ...
SYN-4008 : Packed 12 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedArbiter_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamArbiter_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 7 adder to BLE ...
SYN-4008 : Packed 7 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoLowLatency_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PinsecTimerCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 118 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "InterruptCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Prescaler" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer_1_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer_1_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Timer_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifo_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 10 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 21 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 32 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlTx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 10 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 10 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "MyAxi4VgaCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "VideoDma" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 11 adder to BLE ...
SYN-4008 : Packed 11 adder and 9 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFifoCC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 11 adder to BLE ...
SYN-4008 : Packed 11 adder and 10 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 20 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_2" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 20 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_3" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 14 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PulseCCByToggle" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_9" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "VgaCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 28 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 13 adder to BLE ...
SYN-4008 : Packed 13 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyDecoder_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 4 adder to BLE ...
SYN-4008 : Packed 4 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4ReadOnlyErrorSlave_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 9 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedDecoder" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 8 adder to BLE ...
SYN-4008 : Packed 8 adder and 6 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Axi4SharedErrorSlave" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Apb3Decoder" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_10_1" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "JtagBridge" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 113 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "FlowCCByToggle" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 7 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_5" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "BufferCC_10" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "StreamFork_4" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "SystemDebugger" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "fontrom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "tpi2c" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 97 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 19 adder to BLE ...
SYN-4008 : Packed 19 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pll" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "textvram" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea test_gate.area" in  27.682230s wall, 27.578125s user + 0.546875s system = 28.125000s CPU (101.6%)

RUN-1004 : used memory is 803 MB, reserved memory is 812 MB, peak memory is 1219 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Briey
SYN-1011 : Flatten model Apb3Router
SYN-1011 : Flatten model Axi4ReadOnlyDecoder
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Axi4SharedToApb3Bridge
SYN-1011 : Flatten model Axi4SharedArbiter_3
SYN-1011 : Flatten model StreamArbiter_3
SYN-1011 : Flatten model StreamFork_3
SYN-1011 : Flatten model StreamFifoLowLatency_1_1
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model VexRiscv
SYN-1011 : Flatten model InstructionCache
SYN-1011 : Flatten model DataCache
SYN-1016 : Merged 11 instances.
SYN-1011 : Flatten model Apb3Gpio_1
SYN-1011 : Flatten model Apb3Gpio
SYN-1011 : Flatten model Axi4SharedOnChipRam
SYN-1011 : Flatten model Axi4SharedOnChipRam_1
SYN-1011 : Flatten model Axi4SharedArbiter_1
SYN-1011 : Flatten model StreamArbiter_1
SYN-1011 : Flatten model StreamFork_1
SYN-1011 : Flatten model StreamFifoLowLatency_1_2
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model Axi4SharedArbiter
SYN-1011 : Flatten model StreamArbiter
SYN-1011 : Flatten model StreamFork
SYN-1011 : Flatten model StreamFifoLowLatency_1_3
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model Axi4SharedSdramCtrl
SYN-1011 : Flatten model SdramCtrl
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Axi4SharedArbiter_2
SYN-1011 : Flatten model StreamArbiter_2
SYN-1011 : Flatten model StreamFork_2
SYN-1011 : Flatten model StreamFifoLowLatency_1
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model PinsecTimerCtrl
SYN-1011 : Flatten model InterruptCtrl
SYN-1011 : Flatten model Prescaler
SYN-1011 : Flatten model Timer
SYN-1011 : Flatten model Timer_1_1
SYN-1011 : Flatten model Timer_1_2
SYN-1011 : Flatten model Timer_1
SYN-1016 : Merged 11 instances.
SYN-1011 : Flatten model Apb3UartCtrl
SYN-1011 : Flatten model StreamFifo_1
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC_1
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model StreamFifo
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model MyAxi4VgaCtrl
SYN-1011 : Flatten model VideoDma
SYN-1011 : Flatten model StreamFifoCC
SYN-1011 : Flatten model BufferCC_1
SYN-1011 : Flatten model BufferCC_2
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model BufferCC_3
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model PulseCCByToggle
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model BufferCC_9
SYN-1011 : Flatten model VgaCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Axi4ReadOnlyDecoder_1
SYN-1011 : Flatten model Axi4ReadOnlyErrorSlave_1
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Axi4SharedDecoder
SYN-1011 : Flatten model Axi4SharedErrorSlave
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model Apb3Decoder
SYN-1011 : Flatten model BufferCC_10_1
SYN-1011 : Flatten model JtagBridge
SYN-1011 : Flatten model FlowCCByToggle
SYN-1011 : Flatten model BufferCC_5
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model BufferCC_10
SYN-1011 : Flatten model StreamFork_4
SYN-1011 : Flatten model SystemDebugger
SYN-1016 : Merged 67 instances.
SYN-1011 : Flatten model fontrom
SYN-1011 : Flatten model tpi2c
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model textvram
SYN-1016 : Merged 10 instances.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[10] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[10] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[11] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[11] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[12] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[12] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[13] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[13] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[14] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[14] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[15] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[15] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[16] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[16] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[17] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[17] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[18] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[18] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[19] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[19] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[20] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[20] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[21] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[21] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[22] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[22] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[23] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[23] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[24] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[24] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[25] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[25] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[26] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[26] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[27] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[27] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[28] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[28] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[29] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[29] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[30] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[30] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[31] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[31] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[5] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[5] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[6] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[6] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[7] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[7] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[8] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[8] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu_iBus_cmd_payload_address[9] will be renamed with u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[9] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[0] will be renamed with u_briey/axi_core_cpu/execute_RS2[0] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[1] will be renamed with u_briey/axi_core_cpu/execute_RS2[1] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[2] will be renamed with u_briey/axi_core_cpu/execute_RS2[2] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[3] will be renamed with u_briey/axi_core_cpu/execute_RS2[3] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[4] will be renamed with u_briey/axi_core_cpu/execute_RS2[4] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[5] will be renamed with u_briey/axi_core_cpu/execute_RS2[5] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[6] will be renamed with u_briey/axi_core_cpu/execute_RS2[6] for synthesis keep.
SYN-1047 : Net: u_briey/axi_core_cpu/_zz_execute_MEMORY_STORE_DATA_RF[7] will be renamed with u_briey/axi_core_cpu/execute_RS2[7] for synthesis keep.
RUN-1003 : finish command "legalize_phy_inst" in  1.217747s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (102.6%)

RUN-1004 : used memory is 833 MB, reserved memory is 843 MB, peak memory is 1219 MB
RUN-1002 : start command "read_sdc test.sdc"
RUN-1002 : start command "create_clock -name clk24m -period 42 -waveform 0 21"
USR-1002 : create_clock -add -name <string> -period <double> -waveform <string> target
RUN-1101 : create_clock: defined a virtual clock: clk24m.
RUN-1102 : create_clock: clock name: clk24m, type: 3, period: 42000, rise: 0, fall: 21000.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.0000 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 2.0870 "
RUN-1104 : Import SDC file test.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db test_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_gate.db" in  6.032195s wall, 5.500000s user + 0.531250s system = 6.031250s CPU (100.0%)

RUN-1004 : used memory is 922 MB, reserved memory is 907 MB, peak memory is 1219 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk50mp is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net clk24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "u_briey/jtagBridge_1/io_jtag_tck_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk24m_pad as clock net
SYN-4025 : Tag rtl::Net clk50mp as clock net
SYN-4025 : Tag rtl::Net u_briey/jtagBridge_1/io_jtag_tck_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net LCD_CLK_pad to drive 119 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_briey/jtagBridge_1/io_jtag_tck_pad to drive 84 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 9679 instances
RUN-1001 : 5216 luts, 3530 seqs, 458 mslices, 295 lslices, 106 pads, 63 brams, 4 dsps
RUN-1001 : There are total 12262 nets
RUN-1001 : 7580 nets have 2 pins
RUN-1001 : 3657 nets have [3 - 5] pins
RUN-1001 : 584 nets have [6 - 10] pins
RUN-1001 : 181 nets have [11 - 20] pins
RUN-1001 : 239 nets have [21 - 99] pins
RUN-1001 : 21 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9677 instances, 5216 luts, 3530 seqs, 753 slices, 191 macros(753 instances: 458 mslices 295 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 28, tpin num: 47686, tnet num: 10852, tinst num: 9677, tnode num: 59501, tedge num: 76593.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.518632s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.8%)

RUN-1004 : used memory is 1045 MB, reserved memory is 1035 MB, peak memory is 1219 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.095382s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.75065e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9677.
PHY-3001 : Level 1 #clusters 1884.
PHY-3001 : End clustering;  0.067006s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (139.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 976190, overlap = 273.563
PHY-3002 : Step(2): len = 852101, overlap = 255.781
PHY-3002 : Step(3): len = 595166, overlap = 358.625
PHY-3002 : Step(4): len = 548688, overlap = 410.281
PHY-3002 : Step(5): len = 448821, overlap = 524.625
PHY-3002 : Step(6): len = 396643, overlap = 565.781
PHY-3002 : Step(7): len = 318513, overlap = 646.844
PHY-3002 : Step(8): len = 280880, overlap = 716.25
PHY-3002 : Step(9): len = 234656, overlap = 749.219
PHY-3002 : Step(10): len = 213821, overlap = 819.156
PHY-3002 : Step(11): len = 183397, overlap = 866.813
PHY-3002 : Step(12): len = 165201, overlap = 884.719
PHY-3002 : Step(13): len = 147357, overlap = 898.188
PHY-3002 : Step(14): len = 136877, overlap = 910.875
PHY-3002 : Step(15): len = 123654, overlap = 922.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44975e-06
PHY-3002 : Step(16): len = 126248, overlap = 911.813
PHY-3002 : Step(17): len = 153160, overlap = 851.281
PHY-3002 : Step(18): len = 166882, overlap = 780.719
PHY-3002 : Step(19): len = 172457, overlap = 745.313
PHY-3002 : Step(20): len = 170277, overlap = 719.438
PHY-3002 : Step(21): len = 171003, overlap = 715.781
PHY-3002 : Step(22): len = 167191, overlap = 726.625
PHY-3002 : Step(23): len = 166247, overlap = 724.219
PHY-3002 : Step(24): len = 164139, overlap = 728.875
PHY-3002 : Step(25): len = 163858, overlap = 726.406
PHY-3002 : Step(26): len = 162976, overlap = 741.906
PHY-3002 : Step(27): len = 162890, overlap = 759.094
PHY-3002 : Step(28): len = 160595, overlap = 759.313
PHY-3002 : Step(29): len = 160740, overlap = 758.781
PHY-3002 : Step(30): len = 158723, overlap = 753.344
PHY-3002 : Step(31): len = 157975, overlap = 752.094
PHY-3002 : Step(32): len = 155941, overlap = 750.531
PHY-3002 : Step(33): len = 155492, overlap = 747.75
PHY-3002 : Step(34): len = 154506, overlap = 734.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8995e-06
PHY-3002 : Step(35): len = 164697, overlap = 701.969
PHY-3002 : Step(36): len = 177266, overlap = 700.813
PHY-3002 : Step(37): len = 183864, overlap = 632.188
PHY-3002 : Step(38): len = 188600, overlap = 611.969
PHY-3002 : Step(39): len = 188094, overlap = 611.563
PHY-3002 : Step(40): len = 187815, overlap = 611.063
PHY-3002 : Step(41): len = 186848, overlap = 611.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.799e-06
PHY-3002 : Step(42): len = 203292, overlap = 583.594
PHY-3002 : Step(43): len = 214926, overlap = 562.313
PHY-3002 : Step(44): len = 218811, overlap = 547.219
PHY-3002 : Step(45): len = 221582, overlap = 556.719
PHY-3002 : Step(46): len = 220483, overlap = 545.906
PHY-3002 : Step(47): len = 220688, overlap = 552.594
PHY-3002 : Step(48): len = 218576, overlap = 556
PHY-3002 : Step(49): len = 218006, overlap = 558.781
PHY-3002 : Step(50): len = 217469, overlap = 552.313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.9598e-05
PHY-3002 : Step(51): len = 236622, overlap = 519.344
PHY-3002 : Step(52): len = 249858, overlap = 464.219
PHY-3002 : Step(53): len = 256194, overlap = 445.281
PHY-3002 : Step(54): len = 259674, overlap = 431.438
PHY-3002 : Step(55): len = 260393, overlap = 440.344
PHY-3002 : Step(56): len = 261004, overlap = 431.281
PHY-3002 : Step(57): len = 259532, overlap = 441
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.9196e-05
PHY-3002 : Step(58): len = 279758, overlap = 436.875
PHY-3002 : Step(59): len = 293537, overlap = 399.813
PHY-3002 : Step(60): len = 299517, overlap = 331.625
PHY-3002 : Step(61): len = 301450, overlap = 310.938
PHY-3002 : Step(62): len = 300706, overlap = 322.063
PHY-3002 : Step(63): len = 300700, overlap = 325.781
PHY-3002 : Step(64): len = 300019, overlap = 324.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.8392e-05
PHY-3002 : Step(65): len = 322063, overlap = 272.219
PHY-3002 : Step(66): len = 337760, overlap = 251.156
PHY-3002 : Step(67): len = 346628, overlap = 198.563
PHY-3002 : Step(68): len = 348947, overlap = 208.438
PHY-3002 : Step(69): len = 346683, overlap = 225.938
PHY-3002 : Step(70): len = 344891, overlap = 222.781
PHY-3002 : Step(71): len = 343821, overlap = 229.219
PHY-3002 : Step(72): len = 343877, overlap = 228.125
PHY-3002 : Step(73): len = 344123, overlap = 231.063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000153648
PHY-3002 : Step(74): len = 359359, overlap = 216
PHY-3002 : Step(75): len = 372907, overlap = 199.25
PHY-3002 : Step(76): len = 382577, overlap = 152.438
PHY-3002 : Step(77): len = 385093, overlap = 147.75
PHY-3002 : Step(78): len = 383943, overlap = 138.25
PHY-3002 : Step(79): len = 383572, overlap = 138.188
PHY-3002 : Step(80): len = 383244, overlap = 142.875
PHY-3002 : Step(81): len = 383317, overlap = 140.469
PHY-3002 : Step(82): len = 382260, overlap = 147.156
PHY-3002 : Step(83): len = 382300, overlap = 149.031
PHY-3002 : Step(84): len = 382287, overlap = 152.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000304753
PHY-3002 : Step(85): len = 394940, overlap = 131.594
PHY-3002 : Step(86): len = 405229, overlap = 108.906
PHY-3002 : Step(87): len = 412120, overlap = 90.3125
PHY-3002 : Step(88): len = 414429, overlap = 89.5
PHY-3002 : Step(89): len = 415504, overlap = 91.5313
PHY-3002 : Step(90): len = 416228, overlap = 95.5938
PHY-3002 : Step(91): len = 415496, overlap = 92.7188
PHY-3002 : Step(92): len = 414991, overlap = 89.875
PHY-3002 : Step(93): len = 414984, overlap = 88.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000605549
PHY-3002 : Step(94): len = 423109, overlap = 83.625
PHY-3002 : Step(95): len = 431914, overlap = 85.4375
PHY-3002 : Step(96): len = 437873, overlap = 90.9375
PHY-3002 : Step(97): len = 440025, overlap = 88.5
PHY-3002 : Step(98): len = 440663, overlap = 84.2813
PHY-3002 : Step(99): len = 440338, overlap = 88.7188
PHY-3002 : Step(100): len = 440211, overlap = 84.5313
PHY-3002 : Step(101): len = 440940, overlap = 81.2813
PHY-3002 : Step(102): len = 441478, overlap = 80.5938
PHY-3002 : Step(103): len = 441163, overlap = 72.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00115619
PHY-3002 : Step(104): len = 445720, overlap = 79.625
PHY-3002 : Step(105): len = 450255, overlap = 78.625
PHY-3002 : Step(106): len = 454008, overlap = 71.4688
PHY-3002 : Step(107): len = 455988, overlap = 68.4063
PHY-3002 : Step(108): len = 457461, overlap = 74.3125
PHY-3002 : Step(109): len = 458050, overlap = 80.5
PHY-3002 : Step(110): len = 458156, overlap = 71.1563
PHY-3002 : Step(111): len = 458913, overlap = 67.1563
PHY-3002 : Step(112): len = 459976, overlap = 69.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00213762
PHY-3002 : Step(113): len = 462839, overlap = 69.3125
PHY-3002 : Step(114): len = 467030, overlap = 69.4375
PHY-3002 : Step(115): len = 470094, overlap = 67.3125
PHY-3002 : Step(116): len = 472534, overlap = 71.3125
PHY-3002 : Step(117): len = 474093, overlap = 75.9688
PHY-3002 : Step(118): len = 475291, overlap = 71.4688
PHY-3002 : Step(119): len = 475330, overlap = 70.9688
PHY-3002 : Step(120): len = 475071, overlap = 69.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00356563
PHY-3002 : Step(121): len = 477274, overlap = 67.375
PHY-3002 : Step(122): len = 479940, overlap = 65.75
PHY-3002 : Step(123): len = 481273, overlap = 64.1875
PHY-3002 : Step(124): len = 481787, overlap = 64.0625
PHY-3002 : Step(125): len = 482689, overlap = 62.875
PHY-3002 : Step(126): len = 483121, overlap = 62.9688
PHY-3002 : Step(127): len = 483273, overlap = 62.9688
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00576919
PHY-3002 : Step(128): len = 484611, overlap = 62.875
PHY-3002 : Step(129): len = 486659, overlap = 62.875
PHY-3002 : Step(130): len = 487531, overlap = 63.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060161s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (129.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00967e+06, over cnt = 753(2%), over = 1483, worst = 17
PHY-1002 : len = 1.01975e+06, over cnt = 587(1%), over = 1037, worst = 13
PHY-1002 : len = 1.03178e+06, over cnt = 459(1%), over = 720, worst = 8
PHY-1002 : len = 1.03796e+06, over cnt = 309(0%), over = 453, worst = 6
PHY-1002 : len = 1.04139e+06, over cnt = 236(0%), over = 326, worst = 6
PHY-1001 : End global iterations;  1.294683s wall, 2.125000s user + 0.109375s system = 2.234375s CPU (172.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 48.75, top10 = 40.63, top15 = 34.38.
PHY-3001 : End congestion estimation;  2.089333s wall, 2.921875s user + 0.140625s system = 3.062500s CPU (146.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.704358s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00093496
PHY-3002 : Step(131): len = 536578, overlap = 6
PHY-3002 : Step(132): len = 529450, overlap = 3.1875
PHY-3002 : Step(133): len = 522174, overlap = 4.75
PHY-3002 : Step(134): len = 518778, overlap = 4.25
PHY-3002 : Step(135): len = 516499, overlap = 6.8125
PHY-3002 : Step(136): len = 514579, overlap = 10.75
PHY-3002 : Step(137): len = 513072, overlap = 12.875
PHY-3002 : Step(138): len = 511136, overlap = 14.875
PHY-3002 : Step(139): len = 510207, overlap = 14.8125
PHY-3002 : Step(140): len = 508754, overlap = 14.7188
PHY-3002 : Step(141): len = 507838, overlap = 14.5313
PHY-3002 : Step(142): len = 506279, overlap = 14.9375
PHY-3002 : Step(143): len = 506034, overlap = 14.0938
PHY-3002 : Step(144): len = 504695, overlap = 14.125
PHY-3002 : Step(145): len = 504088, overlap = 13.5938
PHY-3002 : Step(146): len = 503035, overlap = 13.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00186992
PHY-3002 : Step(147): len = 508809, overlap = 12.25
PHY-3002 : Step(148): len = 511740, overlap = 11.0938
PHY-3002 : Step(149): len = 515987, overlap = 8.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00373984
PHY-3002 : Step(150): len = 518524, overlap = 6.5
PHY-3002 : Step(151): len = 525840, overlap = 4.96875
PHY-3002 : Step(152): len = 534323, overlap = 0.1875
PHY-3002 : Step(153): len = 532942, overlap = 0.0625
PHY-3002 : Step(154): len = 531711, overlap = 0
PHY-3002 : Step(155): len = 531098, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09533e+06, over cnt = 987(2%), over = 1740, worst = 14
PHY-1002 : len = 1.10913e+06, over cnt = 595(1%), over = 994, worst = 9
PHY-1002 : len = 1.12402e+06, over cnt = 377(1%), over = 587, worst = 8
PHY-1002 : len = 1.12732e+06, over cnt = 218(0%), over = 304, worst = 4
PHY-1002 : len = 1.12506e+06, over cnt = 165(0%), over = 231, worst = 4
PHY-1001 : End global iterations;  1.131741s wall, 2.265625s user + 0.046875s system = 2.312500s CPU (204.3%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 49.38, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  1.967148s wall, 3.093750s user + 0.046875s system = 3.140625s CPU (159.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.681746s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00060872
PHY-3002 : Step(156): len = 525948, overlap = 74.5938
PHY-3002 : Step(157): len = 517253, overlap = 55.2813
PHY-3002 : Step(158): len = 509762, overlap = 38.9063
PHY-3002 : Step(159): len = 503678, overlap = 41.125
PHY-3002 : Step(160): len = 498346, overlap = 39.9375
PHY-3002 : Step(161): len = 493368, overlap = 45.375
PHY-3002 : Step(162): len = 487781, overlap = 41.25
PHY-3002 : Step(163): len = 481805, overlap = 41.0313
PHY-3002 : Step(164): len = 477260, overlap = 41
PHY-3002 : Step(165): len = 473588, overlap = 44.2188
PHY-3002 : Step(166): len = 470352, overlap = 49.3125
PHY-3002 : Step(167): len = 468340, overlap = 49.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00121744
PHY-3002 : Step(168): len = 473665, overlap = 50.6563
PHY-3002 : Step(169): len = 479376, overlap = 38.0313
PHY-3002 : Step(170): len = 481437, overlap = 39.1875
PHY-3002 : Step(171): len = 483253, overlap = 34.5
PHY-3002 : Step(172): len = 483976, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00243488
PHY-3002 : Step(173): len = 488363, overlap = 35.0313
PHY-3002 : Step(174): len = 492698, overlap = 28.6563
PHY-3002 : Step(175): len = 497549, overlap = 26.25
PHY-3002 : Step(176): len = 499867, overlap = 25.6875
PHY-3002 : Step(177): len = 500159, overlap = 23.0938
PHY-3002 : Step(178): len = 499942, overlap = 24.6563
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 277.41 peak overflow 4.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.05078e+06, over cnt = 797(2%), over = 1117, worst = 5
PHY-1002 : len = 1.05851e+06, over cnt = 440(1%), over = 575, worst = 4
PHY-1002 : len = 1.062e+06, over cnt = 226(0%), over = 288, worst = 4
PHY-1002 : len = 1.05962e+06, over cnt = 130(0%), over = 171, worst = 3
PHY-1002 : len = 1.05628e+06, over cnt = 94(0%), over = 123, worst = 3
PHY-1001 : End global iterations;  1.330575s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (197.3%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 49.38, top10 = 43.75, top15 = 38.75.
PHY-1001 : End incremental global routing;  2.123455s wall, 3.375000s user + 0.062500s system = 3.437500s CPU (161.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.671636s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (102.4%)

OPT-1001 : 23 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 106 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9543 has valid locations, 173 needs to be replaced
PHY-3001 : design contains 9827 instances, 5253 luts, 3643 seqs, 753 slices, 191 macros(753 instances: 458 mslices 295 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 510412
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00386e+06, over cnt = 873(2%), over = 1207, worst = 5
PHY-1002 : len = 1.01214e+06, over cnt = 484(1%), over = 625, worst = 4
PHY-1002 : len = 1.01573e+06, over cnt = 233(0%), over = 286, worst = 4
PHY-1002 : len = 1.01568e+06, over cnt = 135(0%), over = 160, worst = 3
PHY-1002 : len = 1.01338e+06, over cnt = 86(0%), over = 102, worst = 3
PHY-1001 : End global iterations;  1.083102s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.75, top10 = 42.50, top15 = 38.75.
PHY-3001 : End congestion estimation;  3.617570s wall, 4.234375s user + 0.093750s system = 4.328125s CPU (119.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.721275s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(179): len = 509765, overlap = 0
PHY-3002 : Step(180): len = 509990, overlap = 0
PHY-3002 : Step(181): len = 510759, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0199e+06, over cnt = 220(0%), over = 259, worst = 3
PHY-1002 : len = 1.0211e+06, over cnt = 160(0%), over = 180, worst = 3
PHY-1002 : len = 1.0217e+06, over cnt = 100(0%), over = 115, worst = 3
PHY-1002 : len = 1.02178e+06, over cnt = 63(0%), over = 76, worst = 3
PHY-1002 : len = 1.02069e+06, over cnt = 41(0%), over = 51, worst = 3
PHY-1001 : End global iterations;  0.815773s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (109.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 49.38, top10 = 43.75, top15 = 38.75.
PHY-3001 : End congestion estimation;  1.565947s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (104.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.693007s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (108.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0052992
PHY-3002 : Step(182): len = 511036, overlap = 24.9063
PHY-3002 : Step(183): len = 511036, overlap = 24.9063
PHY-3002 : Step(184): len = 510751, overlap = 25.1563
PHY-3001 : Final: Len = 510751, Over = 25.1563
PHY-3001 : End incremental placement;  7.172016s wall, 7.875000s user + 0.390625s system = 8.265625s CPU (115.2%)

OPT-1001 : End high-fanout net optimization;  10.777020s wall, 12.781250s user + 0.468750s system = 13.250000s CPU (122.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.01296e+06, over cnt = 832(2%), over = 1158, worst = 5
PHY-1002 : len = 1.02092e+06, over cnt = 466(1%), over = 610, worst = 4
PHY-1002 : len = 1.02467e+06, over cnt = 263(0%), over = 335, worst = 4
PHY-1002 : len = 1.02568e+06, over cnt = 154(0%), over = 203, worst = 3
PHY-1002 : len = 1.02334e+06, over cnt = 64(0%), over = 86, worst = 3
PHY-1001 : End global iterations;  1.083168s wall, 2.328125s user + 0.046875s system = 2.375000s CPU (219.3%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 49.38, top10 = 43.75, top15 = 38.13.
OPT-1001 : End congestion update;  1.899368s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (167.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.613810s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.8%)

OPT-1001 : Start: WNS 6495 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.513383s wall, 3.765625s user + 0.046875s system = 3.812500s CPU (151.7%)

OPT-1001 : End physical optimization;  13.297293s wall, 16.546875s user + 0.515625s system = 17.062500s CPU (128.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5253 LUT to BLE ...
SYN-4008 : Packed 5253 LUT and 1604 SEQ to BLE.
SYN-4003 : Packing 2039 remaining SEQ's ...
SYN-4005 : Packed 1659 SEQ with LUT/SLICE
SYN-4006 : 2027 single LUT's are left
SYN-4006 : 380 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 5633/6697 primitive instances ...
PHY-3001 : End packing;  1.578698s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (100.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 4122 instances
RUN-1001 : 1971 mslices, 1971 lslices, 106 pads, 63 brams, 4 dsps
RUN-1001 : There are total 11068 nets
RUN-1001 : 5874 nets have 2 pins
RUN-1001 : 3993 nets have [3 - 5] pins
RUN-1001 : 635 nets have [6 - 10] pins
RUN-1001 : 243 nets have [11 - 20] pins
RUN-1001 : 320 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 4120 instances, 3942 slices, 191 macros(753 instances: 458 mslices 295 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 526897, Over = 87.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.07218e+06, over cnt = 630(1%), over = 865, worst = 5
PHY-1002 : len = 1.07761e+06, over cnt = 349(0%), over = 455, worst = 4
PHY-1002 : len = 1.07968e+06, over cnt = 192(0%), over = 247, worst = 3
PHY-1002 : len = 1.07954e+06, over cnt = 109(0%), over = 142, worst = 3
PHY-1002 : len = 1.07894e+06, over cnt = 45(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.026021s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (219.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  3.389444s wall, 4.578125s user + 0.046875s system = 4.625000s CPU (136.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9658 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.637623s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174441
PHY-3002 : Step(185): len = 514459, overlap = 96
PHY-3002 : Step(186): len = 506183, overlap = 106
PHY-3002 : Step(187): len = 501522, overlap = 115.25
PHY-3002 : Step(188): len = 497336, overlap = 121.25
PHY-3002 : Step(189): len = 493388, overlap = 118.75
PHY-3002 : Step(190): len = 489557, overlap = 120.75
PHY-3002 : Step(191): len = 486583, overlap = 122.5
PHY-3002 : Step(192): len = 484719, overlap = 120.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000348881
PHY-3002 : Step(193): len = 498566, overlap = 97
PHY-3002 : Step(194): len = 503330, overlap = 89.5
PHY-3002 : Step(195): len = 506383, overlap = 89
PHY-3002 : Step(196): len = 509414, overlap = 85
PHY-3002 : Step(197): len = 511289, overlap = 82.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000697763
PHY-3002 : Step(198): len = 522593, overlap = 75.25
PHY-3002 : Step(199): len = 526043, overlap = 65.25
PHY-3002 : Step(200): len = 531747, overlap = 61.5
PHY-3002 : Step(201): len = 534248, overlap = 63.25
PHY-3002 : Step(202): len = 536534, overlap = 64.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00137265
PHY-3002 : Step(203): len = 544565, overlap = 52
PHY-3002 : Step(204): len = 547578, overlap = 50
PHY-3002 : Step(205): len = 551025, overlap = 46.75
PHY-3002 : Step(206): len = 554126, overlap = 42.75
PHY-3002 : Step(207): len = 555925, overlap = 43.5
PHY-3002 : Step(208): len = 556740, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.850038s wall, 2.671875s user + 3.406250s system = 6.078125s CPU (213.3%)

PHY-3001 : Trial Legalized: Len = 586289
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.2233e+06, over cnt = 392(1%), over = 463, worst = 3
PHY-1002 : len = 1.22523e+06, over cnt = 233(0%), over = 258, worst = 2
PHY-1002 : len = 1.22546e+06, over cnt = 109(0%), over = 121, worst = 2
PHY-1002 : len = 1.22338e+06, over cnt = 56(0%), over = 61, worst = 2
PHY-1002 : len = 1.22294e+06, over cnt = 25(0%), over = 27, worst = 2
PHY-1001 : End global iterations;  1.094881s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (189.8%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 50.00, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  1.912346s wall, 2.859375s user + 0.031250s system = 2.890625s CPU (151.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9658 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.799519s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000451815
PHY-3002 : Step(209): len = 561147, overlap = 15.75
PHY-3002 : Step(210): len = 553151, overlap = 22.25
PHY-3002 : Step(211): len = 547954, overlap = 31
PHY-3002 : Step(212): len = 543086, overlap = 33.75
PHY-3002 : Step(213): len = 540875, overlap = 36.5
PHY-3002 : Step(214): len = 538560, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030677s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.9%)

PHY-3001 : Legalized: Len = 550665, Over = 0
PHY-3001 : Spreading special nets. 16 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031712s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.5%)

PHY-3001 : 20 instances has been re-located, deltaX = 1, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 550903, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13376e+06, over cnt = 512(1%), over = 615, worst = 3
PHY-1002 : len = 1.13631e+06, over cnt = 310(0%), over = 356, worst = 3
PHY-1002 : len = 1.13604e+06, over cnt = 180(0%), over = 210, worst = 3
PHY-1002 : len = 1.13543e+06, over cnt = 109(0%), over = 133, worst = 3
PHY-1002 : len = 1.13484e+06, over cnt = 51(0%), over = 61, worst = 3
PHY-1001 : End global iterations;  1.044593s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (206.4%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 51.25, top10 = 43.75, top15 = 39.38.
PHY-1001 : End incremental global routing;  1.821187s wall, 2.921875s user + 0.015625s system = 2.937500s CPU (161.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9658 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.637036s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.1%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 106 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4002 has valid locations, 58 needs to be replaced
PHY-3001 : design contains 4171 instances, 3993 slices, 191 macros(753 instances: 458 mslices 295 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 560245
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15998e+06, over cnt = 526(1%), over = 633, worst = 3
PHY-1002 : len = 1.1625e+06, over cnt = 319(0%), over = 366, worst = 3
PHY-1002 : len = 1.16416e+06, over cnt = 147(0%), over = 170, worst = 2
PHY-1002 : len = 1.15902e+06, over cnt = 48(0%), over = 58, worst = 2
PHY-1002 : len = 1.1576e+06, over cnt = 26(0%), over = 33, worst = 2
PHY-1001 : End global iterations;  1.053540s wall, 2.093750s user + 0.062500s system = 2.156250s CPU (204.7%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.88, top10 = 44.38, top15 = 40.00.
PHY-3001 : End congestion estimation;  3.337853s wall, 4.359375s user + 0.062500s system = 4.421875s CPU (132.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.648685s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(215): len = 558100, overlap = 0.75
PHY-3002 : Step(216): len = 558354, overlap = 1
PHY-3002 : Step(217): len = 557865, overlap = 1.75
PHY-3002 : Step(218): len = 557966, overlap = 2
PHY-3002 : Step(219): len = 557193, overlap = 2.75
PHY-3002 : Step(220): len = 557292, overlap = 3
PHY-3002 : Step(221): len = 557308, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138156
PHY-3002 : Step(222): len = 556957, overlap = 0.5
PHY-3002 : Step(223): len = 557059, overlap = 0.25
PHY-3002 : Step(224): len = 557449, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13582e+06, over cnt = 55(0%), over = 61, worst = 2
PHY-1002 : len = 1.13587e+06, over cnt = 36(0%), over = 42, worst = 2
PHY-1002 : len = 1.13554e+06, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 1.13529e+06, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 1.13529e+06, over cnt = 20(0%), over = 25, worst = 2
PHY-1001 : End global iterations;  0.750977s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (108.2%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 51.25, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.457309s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (102.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.679111s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000251637
PHY-3002 : Step(225): len = 557257, overlap = 2.5
PHY-3002 : Step(226): len = 557257, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 557394, Over = 0
PHY-3001 : End spreading;  0.027949s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

PHY-3001 : Final: Len = 557394, Over = 0
PHY-3001 : End incremental placement;  6.885981s wall, 8.218750s user + 0.562500s system = 8.781250s CPU (127.5%)

OPT-1001 : End high-fanout net optimization;  10.435655s wall, 12.859375s user + 0.578125s system = 13.437500s CPU (128.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1374e+06, over cnt = 546(1%), over = 647, worst = 3
PHY-1002 : len = 1.14023e+06, over cnt = 341(0%), over = 388, worst = 2
PHY-1002 : len = 1.14196e+06, over cnt = 188(0%), over = 207, worst = 2
PHY-1002 : len = 1.13841e+06, over cnt = 97(0%), over = 109, worst = 2
PHY-1002 : len = 1.13336e+06, over cnt = 45(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  1.055307s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 44.38, top15 = 40.00.
OPT-1001 : End congestion update;  1.876898s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (140.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.553489s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (104.5%)

OPT-1001 : Start: WNS 7253 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  2.430562s wall, 3.187500s user + 0.031250s system = 3.218750s CPU (132.4%)

OPT-1001 : End physical optimization;  12.870507s wall, 16.046875s user + 0.609375s system = 16.656250s CPU (129.4%)

RUN-1003 : finish command "place" in  55.405985s wall, 79.828125s user + 13.171875s system = 93.000000s CPU (167.9%)

RUN-1004 : used memory is 1189 MB, reserved memory is 1187 MB, peak memory is 1281 MB
RUN-1002 : start command "report_area -io_info -file test_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                    7
  #output                  36
  #inout                    8

Utilization Statistics
#lut                     7277   out of  19600   37.13%
#reg                     3812   out of  19600   19.45%
#le                      7657
  #lut only              3845   out of   7657   50.22%
  #reg only               380   out of   7657    4.96%
  #lut&reg               3432   out of   7657   44.82%
#dsp                        4   out of     29   13.79%
#bram                      62   out of     64   96.88%
  #bram9k                  62
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#pad                       51   out of    188   27.13%
  #ireg                     8
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk24m         INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
  io_jtag_tck      INPUT         C5        LVCMOS33          N/A          PULLUP      NONE    
  io_jtag_tdi      INPUT         B6        LVCMOS33          N/A          PULLUP      NONE    
  io_jtag_tms      INPUT         C9        LVCMOS33          N/A          PULLUP      NONE    
   resetkey        INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
     rxd1          INPUT        J13        LVCMOS33          N/A          PULLUP      NONE    
     rxd2          INPUT        M12        LVCMOS33          N/A          PULLUP      NONE    
     B[7]         OUTPUT         N1        LVCMOS33           8            NONE       NONE    
     B[6]         OUTPUT         M1        LVCMOS33           8            NONE       NONE    
     B[5]         OUTPUT         M2        LVCMOS33           8            NONE       NONE    
     B[4]         OUTPUT         L3        LVCMOS33           8            NONE       NONE    
     B[3]         OUTPUT         K3        LVCMOS33           8            NONE       NONE    
     B[2]         OUTPUT         K2        LVCMOS33           8            NONE       NONE    
     B[1]         OUTPUT         K1        LVCMOS33           8            NONE       NONE    
     B[0]         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
     G[7]         OUTPUT         J3        LVCMOS33           8            NONE       NONE    
     G[6]         OUTPUT         J4        LVCMOS33           8            NONE       NONE    
     G[5]         OUTPUT         G3        LVCMOS33           8            NONE       NONE    
     G[4]         OUTPUT         G1        LVCMOS33           8            NONE       NONE    
     G[3]         OUTPUT         F2        LVCMOS33           8            NONE       NONE    
     G[2]         OUTPUT         F1        LVCMOS33           8            NONE       NONE    
     G[1]         OUTPUT         E4        LVCMOS33           8            NONE       NONE    
     G[0]         OUTPUT         E3        LVCMOS33           8            NONE       NONE    
    LCD_CLK       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    LCD_DEN       OUTPUT         L4        LVCMOS33           8            NONE       NONE    
   LCD_HSYNC      OUTPUT         P1        LVCMOS33           8            NONE       NONE    
    LCD_PWM       OUTPUT        J16        LVCMOS33           8            NONE       NONE    
   LCD_VSYNC      OUTPUT         R1        LVCMOS33           8            NONE       NONE    
     R[7]         OUTPUT         E1        LVCMOS33           8            NONE       NONE    
     R[6]         OUTPUT         D1        LVCMOS33           8            NONE       NONE    
     R[5]         OUTPUT         E2        LVCMOS33           8            NONE       NONE    
     R[4]         OUTPUT         C1        LVCMOS33           8            NONE       NONE    
     R[3]         OUTPUT         C2        LVCMOS33           8            NONE       NONE    
     R[2]         OUTPUT         C3        LVCMOS33           8            NONE       NONE    
     R[1]         OUTPUT         A2        LVCMOS33           8            NONE       NONE    
     R[0]         OUTPUT         B2        LVCMOS33           8            NONE       NONE    
    debugc        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    debugd        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
  io_jtag_tdo     OUTPUT         A4        LVCMOS33           8            NONE       OREG    
    led[2]        OUTPUT        P13        LVCMOS33           8            NONE       NONE    
    led[1]        OUTPUT        J14        LVCMOS33           8            NONE       NONE    
    led[0]        OUTPUT         R3        LVCMOS33           8            NONE       NONE    
      txd         OUTPUT        H13        LVCMOS33           8            NONE       OREG    
      scl          INOUT         P2        LVCMOS33           8           PULLUP      IREG    
    sd_clk         INOUT         M9        LVCMOS33           8           PULLUP      IREG    
  sd_cmd_mosi      INOUT        H14        LVCMOS33           8           PULLUP      IREG    
  sd_d0_miso       INOUT        F13        LVCMOS33           8           PULLUP      IREG    
     sd_d1         INOUT        F14        LVCMOS33           8           PULLUP      IREG    
     sd_d2         INOUT        N16        LVCMOS33           8           PULLUP      IREG    
   sd_d3_cs        INOUT        N14        LVCMOS33           8           PULLUP      IREG    
      sda          INOUT         R2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |7657  |6908   |369    |3822   |63     |4      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4173 instances
RUN-1001 : 1975 mslices, 2018 lslices, 106 pads, 63 brams, 4 dsps
RUN-1001 : There are total 11140 nets
RUN-1001 : 5886 nets have 2 pins
RUN-1001 : 3995 nets have [3 - 5] pins
RUN-1001 : 670 nets have [6 - 10] pins
RUN-1001 : 257 nets have [11 - 20] pins
RUN-1001 : 327 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1374e+06, over cnt = 546(1%), over = 647, worst = 3
PHY-1002 : len = 1.14023e+06, over cnt = 341(0%), over = 388, worst = 2
PHY-1002 : len = 1.1391e+06, over cnt = 164(0%), over = 188, worst = 2
PHY-1002 : len = 1.13308e+06, over cnt = 71(0%), over = 88, worst = 2
PHY-1002 : len = 1.12163e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.045455s wall, 2.281250s user + 0.078125s system = 2.359375s CPU (225.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.25, top10 = 44.38, top15 = 40.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 1420 to 48
PHY-1001 : End pin swap;  0.801983s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (101.3%)

PHY-1001 : End global routing;  4.945493s wall, 6.187500s user + 0.078125s system = 6.265625s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance u_briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_reg_DO with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net LCD_CLK_pad_gclk_net will be merged with clock LCD_CLK_pad
PHY-1001 : net clk24m_pad will be routed on clock mesh
PHY-1001 : net clk50mp will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_briey/jtagBridge_1/io_jtag_tck_pad_gclk_net will be merged with clock u_briey/jtagBridge_1/io_jtag_tck_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 132976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.246455s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 161112, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End Routed; 0.391865s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 160336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.019781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 160264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.005661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 1.04804e+06, over cnt = 932(0%), over = 942, worst = 2
PHY-1001 : End Routed; 27.893947s wall, 41.203125s user + 1.343750s system = 42.546875s CPU (152.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/9373(0%) critical/total net(s), WNS 2.103ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  3.120239s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.04811e+06, over cnt = 415(0%), over = 416, worst = 2
PHY-1001 : End DR Iter 1; 1.042743s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (122.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.05134e+06, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End DR Iter 2; 0.606877s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (146.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.05326e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 0.226149s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (124.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.05354e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.081530s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (115.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.05361e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.05361e+06
PHY-1001 : End DR Iter 5; 0.078395s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (119.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance u_briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_reg_DO with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net LCD_CLK_pad_gclk_net will be merged with clock LCD_CLK_pad
PHY-1001 : net clk24m_pad will be routed on clock mesh
PHY-1001 : net clk50mp will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_briey/jtagBridge_1/io_jtag_tck_pad_gclk_net will be merged with clock u_briey/jtagBridge_1/io_jtag_tck_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  42.766601s wall, 56.250000s user + 1.812500s system = 58.062500s CPU (135.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  48.244099s wall, 62.937500s user + 1.906250s system = 64.843750s CPU (134.4%)

RUN-1004 : used memory is 1379 MB, reserved memory is 1379 MB, peak memory is 2080 MB
RUN-1002 : start command "report_area -io_info -file test_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                    7
  #output                  36
  #inout                    8

Utilization Statistics
#lut                     7277   out of  19600   37.13%
#reg                     3812   out of  19600   19.45%
#le                      7657
  #lut only              3845   out of   7657   50.22%
  #reg only               380   out of   7657    4.96%
  #lut&reg               3432   out of   7657   44.82%
#dsp                        4   out of     29   13.79%
#bram                      62   out of     64   96.88%
  #bram9k                  62
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#pad                       51   out of    188   27.13%
  #ireg                     8
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk24m         INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
  io_jtag_tck      INPUT         C5        LVCMOS33          N/A          PULLUP      NONE    
  io_jtag_tdi      INPUT         B6        LVCMOS33          N/A          PULLUP      NONE    
  io_jtag_tms      INPUT         C9        LVCMOS33          N/A          PULLUP      NONE    
   resetkey        INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
     rxd1          INPUT        J13        LVCMOS33          N/A          PULLUP      NONE    
     rxd2          INPUT        M12        LVCMOS33          N/A          PULLUP      NONE    
     B[7]         OUTPUT         N1        LVCMOS33           8            NONE       NONE    
     B[6]         OUTPUT         M1        LVCMOS33           8            NONE       NONE    
     B[5]         OUTPUT         M2        LVCMOS33           8            NONE       NONE    
     B[4]         OUTPUT         L3        LVCMOS33           8            NONE       NONE    
     B[3]         OUTPUT         K3        LVCMOS33           8            NONE       NONE    
     B[2]         OUTPUT         K2        LVCMOS33           8            NONE       NONE    
     B[1]         OUTPUT         K1        LVCMOS33           8            NONE       NONE    
     B[0]         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
     G[7]         OUTPUT         J3        LVCMOS33           8            NONE       NONE    
     G[6]         OUTPUT         J4        LVCMOS33           8            NONE       NONE    
     G[5]         OUTPUT         G3        LVCMOS33           8            NONE       NONE    
     G[4]         OUTPUT         G1        LVCMOS33           8            NONE       NONE    
     G[3]         OUTPUT         F2        LVCMOS33           8            NONE       NONE    
     G[2]         OUTPUT         F1        LVCMOS33           8            NONE       NONE    
     G[1]         OUTPUT         E4        LVCMOS33           8            NONE       NONE    
     G[0]         OUTPUT         E3        LVCMOS33           8            NONE       NONE    
    LCD_CLK       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    LCD_DEN       OUTPUT         L4        LVCMOS33           8            NONE       NONE    
   LCD_HSYNC      OUTPUT         P1        LVCMOS33           8            NONE       NONE    
    LCD_PWM       OUTPUT        J16        LVCMOS33           8            NONE       NONE    
   LCD_VSYNC      OUTPUT         R1        LVCMOS33           8            NONE       NONE    
     R[7]         OUTPUT         E1        LVCMOS33           8            NONE       NONE    
     R[6]         OUTPUT         D1        LVCMOS33           8            NONE       NONE    
     R[5]         OUTPUT         E2        LVCMOS33           8            NONE       NONE    
     R[4]         OUTPUT         C1        LVCMOS33           8            NONE       NONE    
     R[3]         OUTPUT         C2        LVCMOS33           8            NONE       NONE    
     R[2]         OUTPUT         C3        LVCMOS33           8            NONE       NONE    
     R[1]         OUTPUT         A2        LVCMOS33           8            NONE       NONE    
     R[0]         OUTPUT         B2        LVCMOS33           8            NONE       NONE    
    debugc        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    debugd        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
  io_jtag_tdo     OUTPUT         A4        LVCMOS33           8            NONE       OREG    
    led[2]        OUTPUT        P13        LVCMOS33           8            NONE       NONE    
    led[1]        OUTPUT        J14        LVCMOS33           8            NONE       NONE    
    led[0]        OUTPUT         R3        LVCMOS33           8            NONE       NONE    
      txd         OUTPUT        H13        LVCMOS33           8            NONE       OREG    
      scl          INOUT         P2        LVCMOS33           8           PULLUP      IREG    
    sd_clk         INOUT         M9        LVCMOS33           8           PULLUP      IREG    
  sd_cmd_mosi      INOUT        H14        LVCMOS33           8           PULLUP      IREG    
  sd_d0_miso       INOUT        F13        LVCMOS33           8           PULLUP      IREG    
     sd_d1         INOUT        F14        LVCMOS33           8           PULLUP      IREG    
     sd_d2         INOUT        N16        LVCMOS33           8           PULLUP      IREG    
   sd_d3_cs        INOUT        N14        LVCMOS33           8           PULLUP      IREG    
      sda          INOUT         R2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |7657  |6908   |369    |3822   |63     |4      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5833  
    #2          2       2787  
    #3          3       817   
    #4          4       391   
    #5        5-10      719   
    #6        11-50     491   
    #7       51-100      42   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_pr.db" in  6.058691s wall, 5.765625s user + 0.359375s system = 6.125000s CPU (101.1%)

RUN-1004 : used memory is 1380 MB, reserved memory is 1381 MB, peak memory is 2080 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 28, tpin num: 45105, tnet num: 9730, tinst num: 4171, tnode num: 54865, tedge num: 75938.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.614236s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (102.6%)

RUN-1004 : used memory is 1407 MB, reserved memory is 1411 MB, peak memory is 2080 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance u_briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_reg_DO with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net LCD_CLK_pad_gclk_net will be merged with clock LCD_CLK_pad
PHY-1001 : net clk24m_pad will be routed on clock mesh
PHY-1001 : net clk50mp will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_briey/jtagBridge_1/io_jtag_tck_pad_gclk_net will be merged with clock u_briey/jtagBridge_1/io_jtag_tck_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 9730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (3 unconstrainted).
TMR-5009 WARNING: No clock constraint on 3 clock net(s): 
	LCD_CLK_pad
	clk24m_pad
	u_briey/jtagBridge_1/io_jtag_tck_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in test_phy.timing, timing summary in test_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file test_phy.timing" in  2.700082s wall, 2.640625s user + 0.093750s system = 2.734375s CPU (101.3%)

RUN-1004 : used memory is 2129 MB, reserved memory is 2135 MB, peak memory is 2129 MB
RUN-1002 : start command "bitgen -bit test.bit -version 0X00 -g ucode:101011110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4173
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 11140, pip num: 96183
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3050 valid insts, and 268879 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test.bit.
RUN-1003 : finish command "bitgen -bit test.bit -version 0X00 -g ucode:101011110000000000000000" in  8.311078s wall, 111.312500s user + 0.359375s system = 111.671875s CPU (1343.7%)

RUN-1004 : used memory is 2252 MB, reserved memory is 2256 MB, peak memory is 2367 MB
>>