/*
 * Copyright (c) 2025, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_DEBUG_XBAR_DEFS_H__
#define __ADI_ADRV906X_DEBUG_XBAR_DEFS_H__

/* Debug Crossbar Outputs */
typedef enum {
	DEBUG_XBAR_OUT_0	= 0U,
	DEBUG_XBAR_OUT_1	= 1U,
	DEBUG_XBAR_OUT_2	= 2U,
	DEBUG_XBAR_OUT_3	= 3U,
	DEBUG_XBAR_OUT_4	= 4U,
	DEBUG_XBAR_OUT_5	= 5U,
	DEBUG_XBAR_OUT_6	= 6U,
	DEBUG_XBAR_OUT_7	= 7U,
	DEBUG_XBAR_OUT_COUNT	= 8U
} adi_adrv906x_debug_xbar_output_t;

/* Debug Crossbar Sources */
typedef enum {
	DEBUG_XBAR_SRC_I_ROSC_DIV_CLK				= 0U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_FINE_BAND_OUT_0	= 1U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_FINE_BAND_OUT_1	= 2U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_FINE_BAND_OUT_2	= 3U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_FINE_BAND_OUT_3	= 4U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_FINE_BAND_OUT_4	= 5U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_FINE_BAND_OUT_5	= 6U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_CALBITS_0			= 7U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_CALBITS_1			= 8U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_CALBITS_2			= 9U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_CALBITS_3			= 10U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_CALBITS_4			= 11U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_CALBITS_5			= 12U,
	DEBUG_XBAR_SRC_I_CLKPLL_PLL_LOCKED			= 13U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_OVERRANGE_LOW_FLAG		= 14U,
	DEBUG_XBAR_SRC_I_CLKPLL_CP_OVERRANGE_HIGH_FLAG		= 15U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_COMP_OUT			= 16U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_CAL_IN_PROGRESS		= 17U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_0	= 18U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_1	= 19U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_2	= 20U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_3	= 21U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_4	= 22U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_5	= 23U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_6	= 24U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_7	= 25U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_FREQ_COARSE_BAND_OUT_8	= 26U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_0		= 27U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_1		= 28U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_2		= 29U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_3		= 30U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_4		= 31U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_5		= 32U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_6		= 33U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_7		= 34U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_8		= 35U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_9		= 36U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_ALC_WORD_OUT_10		= 37U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_0			= 38U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_1			= 39U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_2			= 40U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_3			= 41U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_4			= 42U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_5			= 43U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_6			= 44U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_7			= 45U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_8			= 46U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_9			= 47U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_10			= 48U,
	DEBUG_XBAR_SRC_I_CLKPLL_VCO_TCIDAC_11			= 49U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_FINE_BAND_OUT_0	= 50U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_FINE_BAND_OUT_1	= 51U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_FINE_BAND_OUT_2	= 52U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_FINE_BAND_OUT_3	= 53U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_FINE_BAND_OUT_4	= 54U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_FINE_BAND_OUT_5	= 55U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_CALBITS_0		= 56U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_CALBITS_1		= 57U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_CALBITS_2		= 58U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_CALBITS_3		= 59U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_CALBITS_4		= 60U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_CALBITS_5		= 61U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_PLL_LOCKED			= 62U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_OVERRANGE_LOW_FLAG	= 63U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_CP_OVERRANGE_HIGH_FLAG	= 64U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_COMP_OUT		= 65U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_CAL_IN_PROGRESS		= 66U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_0	= 67U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_1	= 68U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_2	= 69U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_3	= 70U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_4	= 71U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_5	= 72U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_6	= 73U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_7	= 74U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_8	= 75U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_0		= 76U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_1		= 77U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_2		= 78U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_3		= 79U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_4		= 80U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_5		= 81U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_6		= 82U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_7		= 83U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_8		= 84U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_9		= 85U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_ALC_WORD_OUT_10		= 86U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_0		= 87U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_1		= 88U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_2		= 89U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_3		= 90U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_4		= 91U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_5		= 92U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_6		= 93U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_7		= 94U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_8		= 95U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_9		= 96U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_10		= 97U,
	DEBUG_XBAR_SRC_I_EAST_RFPLL_VCO_TCIDAC_11		= 98U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_FINE_BAND_OUT_0	= 99U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_FINE_BAND_OUT_1	= 100U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_FINE_BAND_OUT_2	= 101U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_FINE_BAND_OUT_3	= 102U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_FINE_BAND_OUT_4	= 103U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_FINE_BAND_OUT_5	= 104U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_CALBITS_0		= 105U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_CALBITS_1		= 106U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_CALBITS_2		= 107U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_CALBITS_3		= 108U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_CALBITS_4		= 109U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_CALBITS_5		= 110U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_PLL_LOCKED			= 111U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_OVERRANGE_LOW_FLAG	= 112U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_CP_OVERRANGE_HIGH_FLAG	= 113U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_COMP_OUT		= 114U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_CAL_IN_PROGRESS		= 115U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_0	= 116U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_1	= 117U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_2	= 118U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_3	= 119U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_4	= 120U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_5	= 121U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_6	= 122U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_7	= 123U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_FREQ_COARSE_BAND_OUT_8	= 124U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_0		= 125U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_1		= 126U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_2		= 127U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_3		= 128U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_4		= 129U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_5		= 130U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_6		= 131U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_7		= 132U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_8		= 133U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_9		= 134U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_ALC_WORD_OUT_10		= 135U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_0		= 136U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_1		= 137U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_2		= 138U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_3		= 139U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_4		= 140U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_5		= 141U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_6		= 142U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_7		= 143U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_8		= 144U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_9		= 145U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_10		= 146U,
	DEBUG_XBAR_SRC_I_WEST_RFPLL_VCO_TCIDAC_11		= 147U,
	DEBUG_XBAR_SRC_I_DEVICE_REF_CLK				= 148U,
	DEBUG_XBAR_SRC_I_DIG_POWERGOOD				= 149U,
	DEBUG_XBAR_SRC_I_MASTER_BIAS_CLK			= 150U,
	DEBUG_XBAR_SRC_I_MBIAS_TRIM_COMP_PD_0			= 151U,
	DEBUG_XBAR_SRC_I_MBIAS_COMP_OUT_ANA_0			= 152U,
	DEBUG_XBAR_SRC_I_NEW_PHASE_TOGGLE			= 153U,
	DEBUG_XBAR_SRC_I_POWER_ON_RESET_N			= 154U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_A55_TRU_INTR_0		= 155U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_A55_TRU_INTR_1		= 156U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_A55_TRU_INTR_2		= 157U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_A55_TRU_INTR_3		= 158U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_MCS_CLK_IND			= 159U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_JTAGACTIVE			= 160U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_SWACTIVE			= 161U,
	DEBUG_XBAR_SRC_DBG_BUS_OUT_CB_DONE_INTR_0		= 162U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_0			= 163U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_1			= 164U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_2			= 165U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_3			= 166U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_4			= 167U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_5			= 168U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_6			= 169U,
	DEBUG_XBAR_SRC_I_ETH_DBG_TO_GPIO_7			= 170U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_0			= 171U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_1			= 172U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_2			= 173U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_3			= 174U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_4			= 175U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_5			= 176U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_6			= 177U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX0_7			= 178U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_0			= 179U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_1			= 180U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_2			= 181U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_3			= 182U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_4			= 183U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_5			= 184U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_6			= 185U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX1_7			= 186U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_0			= 187U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_1			= 188U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_2			= 189U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_3			= 190U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_4			= 191U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_5			= 192U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_6			= 193U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX2_7			= 194U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_0			= 195U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_1			= 196U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_2			= 197U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_3			= 198U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_4			= 199U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_5			= 200U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_6			= 201U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_TX3_7			= 202U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_0			= 203U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_1			= 204U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_2			= 205U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_3			= 206U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_4			= 207U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_5			= 208U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_6			= 209U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX0_7			= 210U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_0			= 211U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_1			= 212U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_2			= 213U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_3			= 214U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_4			= 215U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_5			= 216U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_6			= 217U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX1_7			= 218U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_0			= 219U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_1			= 220U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_2			= 221U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_3			= 222U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_4			= 223U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_5			= 224U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_6			= 225U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX2_7			= 226U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_0			= 227U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_1			= 228U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_2			= 229U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_3			= 230U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_4			= 231U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_5			= 232U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_6			= 233U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_RX3_7			= 234U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_0			= 235U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_1			= 236U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_2			= 237U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_3			= 238U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_4			= 239U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_5			= 240U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_6			= 241U,
	DEBUG_XBAR_SRC_I_CTL_OUT_FROM_ORX0_7			= 242U,
	DEBUG_XBAR_SRC_I_ONE_PPS_CLK_OUTPUT_SE			= 243U,
	DEBUG_XBAR_SRC_I_EMAC_1G_PTP_PPS			= 244U,
	DEBUG_XBAR_SRC_I_DWC_DDRPHY_DTO				= 245U,
	DEBUG_XBAR_SRC_I_ETH_PLL_PLL_LOCKED			= 246U,
	DEBUG_XBAR_SRC_I_ETH_PLL_VCO_COMP_OUT			= 247U,
	DEBUG_XBAR_SRC_COUNT					= 248
} adi_adrv906x_debug_xbar_source_t;

/* Debug Crossbar Map - values of the N outputs */
typedef adi_adrv906x_debug_xbar_source_t debug_xbar_map_t[DEBUG_XBAR_OUT_COUNT];

/* Debug Crossbar Default Map - default map ID and values of the N outputs */
typedef struct {
	unsigned int id;
	char *name;
	debug_xbar_map_t map;
} debug_xbar_default_map_t;

#endif /* __ADI_ADRV906X_DEBUG_XBAR_DEFS_H__ */
