Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Aug 25 16:26:33 2022
| Host         : sim-ro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-16  Warning           Large setup violation          32          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.929      -89.587                     32                  507        0.070        0.000                      0                  507        4.500        0.000                       0                   226  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.929      -89.587                     32                  507        0.070        0.000                      0                  507        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -2.929ns,  Total Violation      -89.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.929ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.820ns  (logic 6.287ns (49.042%)  route 6.533ns (50.958%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.609    17.552    m_b2d/div0__84_n_2
    SLICE_X31Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.881 r  m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    17.881    m_b2d/p_0_in[26]
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.430    14.771    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[26]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.029    14.951    m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -17.881    
  -------------------------------------------------------------------
                         slack                                 -2.929    

Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 6.287ns (49.053%)  route 6.530ns (50.947%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.606    17.549    m_b2d/div0__84_n_2
    SLICE_X31Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.878 r  m_b2d/div[17]_i_1/O
                         net (fo=1, routed)           0.000    17.878    m_b2d/p_0_in[17]
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.430    14.771    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[17]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.031    14.953    m_b2d/div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -17.878    
  -------------------------------------------------------------------
                         slack                                 -2.924    

Slack (VIOLATED) :        -2.912ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.804ns  (logic 6.287ns (49.102%)  route 6.517ns (50.898%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.593    17.536    m_b2d/div0__84_n_2
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.865 r  m_b2d/div[5]_i_1/O
                         net (fo=1, routed)           0.000    17.865    m_b2d/p_0_in[5]
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.432    14.773    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[5]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.029    14.953    m_b2d/div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 -2.912    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.804ns  (logic 6.287ns (49.102%)  route 6.517ns (50.898%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.593    17.536    m_b2d/div0__84_n_2
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.865 r  m_b2d/div[21]_i_1/O
                         net (fo=1, routed)           0.000    17.865    m_b2d/p_0_in[21]
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.432    14.773    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[21]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.032    14.956    m_b2d/div_reg[21]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.797ns  (logic 6.287ns (49.128%)  route 6.510ns (50.872%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.586    17.529    m_b2d/div0__84_n_2
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.858 r  m_b2d/div[9]_i_1/O
                         net (fo=1, routed)           0.000    17.858    m_b2d/p_0_in[9]
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.430    14.771    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[9]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.029    14.951    m_b2d/div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.801ns  (logic 6.287ns (49.114%)  route 6.514ns (50.886%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.590    17.533    m_b2d/div0__84_n_2
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.862 r  m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    17.862    m_b2d/p_0_in[25]
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.432    14.773    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[25]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.031    14.955    m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -17.862    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.801ns  (logic 6.287ns (49.114%)  route 6.514ns (50.886%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.590    17.533    m_b2d/div0__84_n_2
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.862 r  m_b2d/div[2]_i_1/O
                         net (fo=1, routed)           0.000    17.862    m_b2d/p_0_in[2]
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.432    14.773    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[2]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.031    14.955    m_b2d/div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -17.862    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.797ns  (logic 6.287ns (49.128%)  route 6.510ns (50.872%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.586    17.529    m_b2d/div0__84_n_2
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.858 r  m_b2d/div[28]_i_2/O
                         net (fo=1, routed)           0.000    17.858    m_b2d/p_0_in[28]
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.430    14.771    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[28]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.032    14.954    m_b2d/div_reg[28]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.794ns  (logic 6.287ns (49.139%)  route 6.507ns (50.861%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.583    17.526    m_b2d/div0__84_n_2
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.855 r  m_b2d/div[13]_i_1/O
                         net (fo=1, routed)           0.000    17.855    m_b2d/p_0_in[13]
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.430    14.771    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[13]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.031    14.953    m_b2d/div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 m_b2d/data_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.794ns  (logic 6.287ns (49.140%)  route 6.507ns (50.860%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.540     5.061    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  m_b2d/data_reg[16]_replica/Q
                         net (fo=5, routed)           0.864     6.380    m_b2d/data_reg_n_0_[16]_repN
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  m_b2d/div0__3_i_3/O
                         net (fo=5, routed)           0.877     7.381    m_b2d/div0__3_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.888 r  m_b2d/div0__3/CO[3]
                         net (fo=1, routed)           0.009     7.897    m_b2d/div0__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  m_b2d/div0__4/CO[3]
                         net (fo=1, routed)           0.000     8.011    m_b2d/div0__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  m_b2d/div0__5/CO[3]
                         net (fo=1, routed)           0.000     8.125    m_b2d/div0__5_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.347 r  m_b2d/div0__6/O[0]
                         net (fo=3, routed)           0.817     9.164    m_b2d/div0__6_n_7
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.299     9.463 r  m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.480     9.943    m_b2d/div0__50_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.469 r  m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.469    m_b2d/div0__50_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.691 r  m_b2d/div0__51/O[0]
                         net (fo=3, routed)           0.785    11.476    m_b2d/div0__51_n_7
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.775 r  m_b2d/div0__62_i_3/O
                         net (fo=1, routed)           0.476    12.252    m_b2d/div0__62_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.759 r  m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.759    m_b2d/div0__62_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.072 r  m_b2d/div0__63/O[3]
                         net (fo=5, routed)           0.773    13.845    m_b2d/div0__63_n_4
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.151 r  m_b2d/div0__71_i_2/O
                         net (fo=1, routed)           0.000    14.151    m_b2d/div0__71_i_2_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.531 r  m_b2d/div0__71/CO[3]
                         net (fo=1, routed)           0.000    14.531    m_b2d/div0__71_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000    14.648    m_b2d/div0__72_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.765 r  m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    14.765    m_b2d/div0__73_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.984 r  m_b2d/div0__74/O[0]
                         net (fo=3, routed)           0.843    15.827    m_b2d/div0__74_n_7
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.295    16.122 r  m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.122    m_b2d/div0__82_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.672 r  m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.672    m_b2d/div0__82_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.786 r  m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.786    m_b2d/div0__83_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.943 r  m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.583    17.526    m_b2d/div0__84_n_2
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.329    17.855 r  m_b2d/div[14]_i_1/O
                         net (fo=1, routed)           0.000    17.855    m_b2d/p_0_in[14]
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.430    14.771    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  m_b2d/div_reg[14]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.031    14.953    m_b2d/div_reg[14]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                 -2.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.452%)  route 0.257ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  m_b2d/div_reg[26]/Q
                         net (fo=1, routed)           0.257     1.838    m_b2d/div[26]
    SLICE_X36Y80         FDRE                                         r  m_b2d/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.819     1.947    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  m_b2d/data_reg[26]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.070     1.768    m_b2d/data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.178%)  route 0.284ns (66.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  m_b2d/div_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  m_b2d/div_reg[27]/Q
                         net (fo=1, routed)           0.284     1.865    m_b2d/div[27]
    SLICE_X37Y81         FDRE                                         r  m_b2d/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.820     1.948    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  m_b2d/data_reg[27]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.070     1.769    m_b2d/data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.864%)  route 0.288ns (67.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  m_b2d/div_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  m_b2d/div_reg[25]/Q
                         net (fo=1, routed)           0.288     1.869    m_b2d/div[25]
    SLICE_X37Y79         FDRE                                         r  m_b2d/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.818     1.946    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  m_b2d/data_reg[25]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.070     1.767    m_b2d/data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.200%)  route 0.297ns (67.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  m_b2d/div_reg[24]/Q
                         net (fo=1, routed)           0.297     1.878    m_b2d/div[24]
    SLICE_X37Y80         FDRE                                         r  m_b2d/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.819     1.947    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y80         FDRE                                         r  m_b2d/data_reg[24]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.070     1.768    m_b2d/data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[16]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.230%)  route 0.310ns (68.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  m_b2d/div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  m_b2d/div_reg[16]/Q
                         net (fo=5, routed)           0.310     1.892    m_b2d/div[16]
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.818     1.946    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[16]_replica/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.066     1.763    m_b2d/data_reg[16]_replica
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.551     1.434    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.078     1.653    m_b2d/Q[11]
    SLICE_X48Y75         FDRE                                         r  m_b2d/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.817     1.945    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  m_b2d/dout_reg[7]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.075     1.509    m_b2d/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 m_b2d/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.549     1.432    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  m_b2d/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  m_b2d/byte_count_reg[1]/Q
                         net (fo=3, routed)           0.113     1.686    m_b2d/byte_count_reg_n_0_[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  m_b2d/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    m_b2d/FSM_sequential_state[0]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  m_b2d/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.816     1.943    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  m_b2d/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.121     1.566    m_b2d/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.920%)  route 0.334ns (67.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  m_b2d/div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  m_b2d/div_reg[22]/Q
                         net (fo=1, routed)           0.334     1.938    m_b2d/div[22]
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.818     1.946    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  m_b2d/data_reg[22]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.070     1.767    m_b2d/data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.551     1.434    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.125     1.700    m_b2d/Q[10]
    SLICE_X48Y75         FDRE                                         r  m_b2d/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.817     1.945    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  m_b2d/dout_reg[6]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.072     1.519    m_b2d/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.275%)  route 0.145ns (50.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.551     1.434    m_b2d/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  m_b2d/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m_b2d/dout_reg[2]/Q
                         net (fo=1, routed)           0.145     1.720    dout[2]
    SLICE_X48Y74         FDRE                                         r  sseg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  sseg_data_reg[2]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.072     1.539    sseg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X14Y76   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X14Y76   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y72   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y72   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y72   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X42Y73   b2d_start_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X45Y68   count_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X45Y70   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y76   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y72   FSM_onehot_state_reg[2]/C



