
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,0,rT,rD,sa,3}                           Premise(F3)
	S2= GPR[rT]=a                                               Premise(F4)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F9)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={0,0,rT,rD,sa,3}                             ICache-Search(S5,S1)
	S7= ICache.Out=>IR_ID.In                                    Premise(F13)
	S8= IR_ID.In={0,0,rT,rD,sa,3}                               Path(S6,S7)
	S9= CtrlPC=0                                                Premise(F26)
	S10= CtrlPCInc=1                                            Premise(F27)
	S11= PC[Out]=addr+4                                         PC-Inc(S0,S9,S10)
	S12= CtrlIR_ID=1                                            Premise(F32)
	S13= [IR_ID]={0,0,rT,rD,sa,3}                               IR_ID-Write(S8,S12)
	S14= CtrlGPR=0                                              Premise(F35)
	S15= GPR[rT]=a                                              GPR-Hold(S2,S14)

ID	S16= IR_ID.Out={0,0,rT,rD,sa,3}                             IR-Out(S13)
	S17= IR_ID.Out20_16=rT                                      IR-Out(S13)
	S18= IR_ID.Out20_16=>GPR.RReg2                              Premise(F79)
	S19= GPR.RReg2=rT                                           Path(S17,S18)
	S20= GPR.Rdata2=a                                           GPR-Read(S19,S15)
	S21= GPR.Rdata2=>FU.InID2                                   Premise(F81)
	S22= FU.InID2=a                                             Path(S20,S21)
	S23= FU.OutID2=FU(a)                                        FU-Forward(S22)
	S24= FU.OutID2=>B_EX.In                                     Premise(F83)
	S25= B_EX.In=FU(a)                                          Path(S23,S24)
	S26= IR_ID.Out=>IR_EX.In                                    Premise(F84)
	S27= IR_EX.In={0,0,rT,rD,sa,3}                              Path(S16,S26)
	S28= CtrlPC=0                                               Premise(F93)
	S29= CtrlPCInc=0                                            Premise(F94)
	S30= PC[Out]=addr+4                                         PC-Hold(S11,S28,S29)
	S31= CtrlB_EX=1                                             Premise(F103)
	S32= [B_EX]=FU(a)                                           B_EX-Write(S25,S31)
	S33= CtrlIR_EX=1                                            Premise(F104)
	S34= [IR_EX]={0,0,rT,rD,sa,3}                               IR_EX-Write(S27,S33)

EX	S35= B_EX.Out=FU(a)                                         B_EX-Out(S32)
	S36= IR_EX.Out={0,0,rT,rD,sa,3}                             IR_EX-Out(S34)
	S37= IR_EX.Out10_6=sa                                       IR_EX-Out(S34)
	S38= IR_EX.Out10_6=>SU.Shamt                                Premise(F120)
	S39= SU.Shamt=sa                                            Path(S37,S38)
	S40= B_EX.Out=>SU.Data                                      Premise(F121)
	S41= SU.Data=FU(a)                                          Path(S35,S40)
	S42= SU.Out=FU(a)>>>sa                                      SU(S41,S39)
	S43= SU.Out=>ALUOut_MEM.In                                  Premise(F123)
	S44= ALUOut_MEM.In=FU(a)>>>sa                               Path(S42,S43)
	S45= IR_EX.Out=>IR_MEM.In                                   Premise(F126)
	S46= IR_MEM.In={0,0,rT,rD,sa,3}                             Path(S36,S45)
	S47= CtrlPC=0                                               Premise(F132)
	S48= CtrlPCInc=0                                            Premise(F133)
	S49= PC[Out]=addr+4                                         PC-Hold(S30,S47,S48)
	S50= CtrlALUOut_MEM=1                                       Premise(F144)
	S51= [ALUOut_MEM]=FU(a)>>>sa                                ALUOut_MEM-Write(S44,S50)
	S52= CtrlIR_MEM=1                                           Premise(F145)
	S53= [IR_MEM]={0,0,rT,rD,sa,3}                              IR_MEM-Write(S46,S52)

MEM	S54= ALUOut_MEM.Out=FU(a)>>>sa                              ALUOut_MEM-Out(S51)
	S55= IR_MEM.Out={0,0,rT,rD,sa,3}                            IR_MEM-Out(S53)
	S56= IR_MEM.Out=>IR_DMMU1.In                                Premise(F161)
	S57= IR_DMMU1.In={0,0,rT,rD,sa,3}                           Path(S55,S56)
	S58= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F164)
	S59= ALUOut_DMMU1.In=FU(a)>>>sa                             Path(S54,S58)
	S60= CtrlPC=0                                               Premise(F175)
	S61= CtrlPCInc=0                                            Premise(F176)
	S62= PC[Out]=addr+4                                         PC-Hold(S49,S60,S61)
	S63= CtrlIR_DMMU1=1                                         Premise(F189)
	S64= [IR_DMMU1]={0,0,rT,rD,sa,3}                            IR_DMMU1-Write(S57,S63)
	S65= CtrlALUOut_DMMU1=1                                     Premise(F193)
	S66= [ALUOut_DMMU1]=FU(a)>>>sa                              ALUOut_DMMU1-Write(S59,S65)

MEM(DMMU1)	S67= IR_DMMU1.Out={0,0,rT,rD,sa,3}                          IR_DMMU1-Out(S64)
	S68= ALUOut_DMMU1.Out=FU(a)>>>sa                            ALUOut_DMMU1-Out(S66)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F205)
	S70= IR_DMMU2.In={0,0,rT,rD,sa,3}                           Path(S67,S69)
	S71= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F206)
	S72= ALUOut_DMMU2.In=FU(a)>>>sa                             Path(S68,S71)
	S73= CtrlPC=0                                               Premise(F214)
	S74= CtrlPCInc=0                                            Premise(F215)
	S75= PC[Out]=addr+4                                         PC-Hold(S62,S73,S74)
	S76= CtrlIR_DMMU2=1                                         Premise(F234)
	S77= [IR_DMMU2]={0,0,rT,rD,sa,3}                            IR_DMMU2-Write(S70,S76)
	S78= CtrlALUOut_DMMU2=1                                     Premise(F235)
	S79= [ALUOut_DMMU2]=FU(a)>>>sa                              ALUOut_DMMU2-Write(S72,S78)

MEM(DMMU2)	S80= IR_DMMU2.Out={0,0,rT,rD,sa,3}                          IR_DMMU2-Out(S77)
	S81= ALUOut_DMMU2.Out=FU(a)>>>sa                            ALUOut_DMMU2-Out(S79)
	S82= IR_DMMU2.Out=>IR_WB.In                                 Premise(F241)
	S83= IR_WB.In={0,0,rT,rD,sa,3}                              Path(S80,S82)
	S84= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F242)
	S85= ALUOut_WB.In=FU(a)>>>sa                                Path(S81,S84)
	S86= CtrlPC=0                                               Premise(F250)
	S87= CtrlPCInc=0                                            Premise(F251)
	S88= PC[Out]=addr+4                                         PC-Hold(S75,S86,S87)
	S89= CtrlIR_WB=1                                            Premise(F265)
	S90= [IR_WB]={0,0,rT,rD,sa,3}                               IR_WB-Write(S83,S89)
	S91= CtrlALUOut_WB=1                                        Premise(F269)
	S92= [ALUOut_WB]=FU(a)>>>sa                                 ALUOut_WB-Write(S85,S91)

WB	S93= IR_WB.Out15_11=rD                                      IR-Out(S90)
	S94= ALUOut_WB.Out=FU(a)>>>sa                               ALUOut_WB-Out(S92)
	S95= IR_WB.Out15_11=>GPR.WReg                               Premise(F275)
	S96= GPR.WReg=rD                                            Path(S93,S95)
	S97= ALUOut_WB.Out=>GPR.WData                               Premise(F276)
	S98= GPR.WData=FU(a)>>>sa                                   Path(S94,S97)
	S99= CtrlPC=0                                               Premise(F284)
	S100= CtrlPCInc=0                                           Premise(F285)
	S101= PC[Out]=addr+4                                        PC-Hold(S88,S99,S100)
	S102= CtrlGPR=1                                             Premise(F293)
	S103= GPR[rD]=FU(a)>>>sa                                    GPR-Write(S96,S98,S102)

POST	S101= PC[Out]=addr+4                                        PC-Hold(S88,S99,S100)
	S103= GPR[rD]=FU(a)>>>sa                                    GPR-Write(S96,S98,S102)

