<pb_type name="SRL32" num_pb="1" blif_model=".subckt SRL32" xmlns:xi="http://www.w3.org/2001/XInclude">
  <clock name="CLK" num_pins="1"/>
  <input name="CE" num_pins="1"/>  
  <input name="A6" num_pins="1"/>  
  <input name="A5" num_pins="1"/>  
  <input name="A4" num_pins="1"/>  
  <input name="A3" num_pins="1"/>  
  <input name="A2" num_pins="1"/>
  <input name="A1" num_pins="1"/>
  <input name="DI1" num_pins="1"/>  
  <output name="O6" num_pins="1"/>
  <output name="MC31" num_pins="1"/>

  <T_setup port="CE" clock="CLK" value="1e-11"/>
  <T_setup port="A6" clock="CLK" value="1e-11"/>
  <T_setup port="A5" clock="CLK" value="1e-11"/>
  <T_setup port="A4" clock="CLK" value="1e-11"/>
  <T_setup port="A3" clock="CLK" value="1e-11"/>
  <T_setup port="A2" clock="CLK" value="1e-11"/>
  <T_setup port="A1" clock="CLK" value="1e-11"/>
  <T_setup port="DI1" clock="CLK" value="1e-11"/>

  <T_clock_to_Q port="O6" clock="CLK" max="1e-11"/>
  <T_clock_to_Q port="MC31" clock="CLK" max="1e-11"/>

</pb_type>
