// Seed: 3977788609
module module_0;
endmodule : id_1
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    input wire id_4,
    output wire id_5,
    output uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    output tri id_9,
    input tri id_10
    , id_12
);
  wire id_13;
  module_0();
  always @(id_7 * id_4) id_6 = id_7;
endmodule
module module_2 (
    input wor id_0
    , id_12,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    input wire id_9,
    input uwire id_10
);
  wire id_13;
  module_0();
  assign id_5 = 1;
endmodule
