

================================================================
== Vitis HLS Report for 'extract_ip_address_512_s'
================================================================
* Date:           Tue Jul 19 06:04:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.027 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1583|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|    2752|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2752|    1820|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_345_p2                |         +|   0|  0|   23|          16|           1|
    |and_ln414_1_fu_321_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_2_fu_327_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_fu_309_p2               |       and|   0|  0|  160|         160|         160|
    |and_ln870_fu_416_p2               |       and|   0|  0|   32|          32|          32|
    |ap_condition_152                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_244                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op76_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op77_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op84_write_state4    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op85_write_state4    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op86_write_state5    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op88_write_state5    |       and|   0|  0|    2|           1|           1|
    |tmp_i_i_nbreadreq_fu_94_p3        |       and|   0|  0|  160|           1|           0|
    |icmp_ln414_fu_250_p2              |      icmp|   0|  0|   16|          25|           8|
    |icmp_ln870_fu_422_p2              |      icmp|   0|  0|   20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state5_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |        or|   0|  0|    2|           1|           1|
    |or_ln67_1_fu_376_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln67_fu_356_p2                 |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_333_p2              |        or|   0|  0|  160|         160|         160|
    |select_ln414_1_fu_285_p3          |    select|   0|  0|  148|           1|         160|
    |select_ln414_2_fu_293_p3          |    select|   0|  0|  148|           1|         161|
    |select_ln414_3_fu_301_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_267_p3            |    select|   0|  0|  148|           1|         160|
    |select_ln67_fu_368_p3             |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_315_p2               |       xor|   0|  0|  160|           2|         160|
    |xor_ln67_fu_362_p2                |       xor|   0|  0|    2|           1|           2|
    |xor_ln870_fu_410_p2               |       xor|   0|  0|   32|          32|          32|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1583|         804|        1378|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                               |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_new_0_i_i_phi_fu_148_p4         |   9|          2|   16|         32|
    |ap_phi_mux_header_idx_new_1_i_i_phi_fu_192_p4         |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_flag_0_i_i_phi_fu_137_p4      |  14|          3|    1|          3|
    |ap_phi_mux_header_ready_flag_1_i_i_phi_fu_170_p4      |   9|          2|    1|          2|
    |ap_phi_mux_header_ready_new_1_i_i_phi_fu_181_p4       |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_flag_0_i_i_phi_fu_158_p4       |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_flag_1_i_i_phi_fu_203_p4       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_header_ready_flag_1_i_i_reg_166  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_i_reg_199   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_210                 |  14|          3|  160|        480|
    |dataIn_internal_blk_n                                 |   9|          2|    1|          2|
    |dataStreamBuffer0_blk_n                               |   9|          2|    1|          2|
    |m_axis_arp_lookup_request_V_TDATA_blk_n               |   9|          2|    1|          2|
    |m_axis_arp_lookup_request_V_TDATA_int_regslice        |  14|          3|   32|         96|
    |regDefaultGateway_blk_n                               |   9|          2|    1|          2|
    |regSubNetMask_blk_n                                   |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 173|         38|  237|        668|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+------+----+------+-----------+
    |                         Name                         |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                             |     1|   0|     1|          0|
    |ap_done_reg                                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                               |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_header_ready_flag_1_i_i_reg_166  |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_i_reg_199   |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_8_reg_210                 |   160|   0|   160|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_210                 |   160|   0|   160|          0|
    |dataIn_internal_read_reg_432                          |  1024|   0|  1024|          0|
    |dataIn_internal_read_reg_432_pp0_iter1_reg            |  1024|   0|  1024|          0|
    |dstIpAddress_V_reg_470                                |    32|   0|    32|          0|
    |header_header_V                                       |   160|   0|   160|          0|
    |header_idx                                            |    16|   0|    16|          0|
    |header_ready                                          |     1|   0|     1|          0|
    |header_ready_load_reg_447                             |     1|   0|     1|          0|
    |icmp_ln870_reg_475                                    |     1|   0|     1|          0|
    |icmp_ln870_reg_475_pp0_iter3_reg                      |     1|   0|     1|          0|
    |lhs_V_1_reg_465                                       |    32|   0|    32|          0|
    |metaWritten                                           |     1|   0|     1|          0|
    |metaWritten_load_reg_461                              |     1|   0|     1|          0|
    |tmp_i_i_reg_428                                       |     1|   0|     1|          0|
    |tmp_last_V_reg_439                                    |     1|   0|     1|          0|
    |metaWritten_load_reg_461                              |    64|  32|     1|          0|
    |tmp_i_i_reg_428                                       |    64|  32|     1|          0|
    +------------------------------------------------------+------+----+------+-----------+
    |Total                                                 |  2752|  64|  2626|          0|
    +------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+------+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                              |   in|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|ap_rst                              |   in|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|ap_start                            |   in|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|ap_done                             |  out|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|ap_continue                         |   in|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|ap_idle                             |  out|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|ap_ready                            |  out|     1|  ap_ctrl_hs|      extract_ip_address<512>|  return value|
|dataIn_internal_dout                |   in|  1024|     ap_fifo|              dataIn_internal|       pointer|
|dataIn_internal_empty_n             |   in|     1|     ap_fifo|              dataIn_internal|       pointer|
|dataIn_internal_read                |  out|     1|     ap_fifo|              dataIn_internal|       pointer|
|regSubNetMask_dout                  |   in|    32|     ap_fifo|                regSubNetMask|       pointer|
|regSubNetMask_empty_n               |   in|     1|     ap_fifo|                regSubNetMask|       pointer|
|regSubNetMask_read                  |  out|     1|     ap_fifo|                regSubNetMask|       pointer|
|regDefaultGateway_dout              |   in|    32|     ap_fifo|            regDefaultGateway|       pointer|
|regDefaultGateway_empty_n           |   in|     1|     ap_fifo|            regDefaultGateway|       pointer|
|regDefaultGateway_read              |  out|     1|     ap_fifo|            regDefaultGateway|       pointer|
|dataStreamBuffer0_din               |  out|  1024|     ap_fifo|            dataStreamBuffer0|       pointer|
|dataStreamBuffer0_full_n            |   in|     1|     ap_fifo|            dataStreamBuffer0|       pointer|
|dataStreamBuffer0_write             |  out|     1|     ap_fifo|            dataStreamBuffer0|       pointer|
|m_axis_arp_lookup_request_V_TREADY  |   in|     1|        axis|  m_axis_arp_lookup_request_V|       pointer|
|m_axis_arp_lookup_request_V_TDATA   |  out|    32|        axis|  m_axis_arp_lookup_request_V|       pointer|
|m_axis_arp_lookup_request_V_TVALID  |  out|     1|        axis|  m_axis_arp_lookup_request_V|       pointer|
+------------------------------------+-----+------+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 6 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%br_ln47 = br i1 %tmp_i_i, void %._crit_edge1.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:47->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 7 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%dataIn_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'read' 'dataIn_internal_read' <Predicate = (tmp_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataIn_internal_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 9 'bitselect' 'tmp_last_V' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:55]   --->   Operation 10 'load' 'header_ready_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:58]   --->   Operation 11 'load' 'header_idx_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 12 'load' 'p_Val2_s' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge9.i.i, void %.critedge.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:55]   --->   Operation 13 'br' 'br_ln55' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:58]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i1024 %dataIn_internal_read"   --->   Operation 15 'trunc' 'tmp_74' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 16 'icmp' 'icmp_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %dataIn_internal_read"   --->   Operation 17 'trunc' 'trunc_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 18 'bitconcatenate' 'st' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st, i160 %tmp_74"   --->   Operation 19 'select' 'select_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 20 'partselect' 'tmp' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_74"   --->   Operation 21 'select' 'select_ln414_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 22 'select' 'select_ln414_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 23 'select' 'select_ln414_3' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 24 'and' 'and_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 25 'xor' 'xor_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 26 'and' 'and_ln414_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_2 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 27 'and' 'and_ln414_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_1, i160 %and_ln414_2"   --->   Operation 28 'or' 'p_Result_s' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 29 'store' 'store_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:67]   --->   Operation 30 'add' 'add_ln67' <Predicate = (tmp_i_i & !header_ready_load & !tmp_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (tmp_i_i & header_ready_load)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i_i = phi i1 0, void %.critedge.i.i, i1 1, void %.critedge9.i.i"   --->   Operation 33 'phi' 'header_ready_flag_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%header_idx_new_0_i_i = phi i16 0, void %.critedge.i.i, i16 %add_ln67, void %.critedge9.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:67]   --->   Operation 34 'phi' 'header_idx_new_0_i_i' <Predicate = (tmp_i_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:53->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 35 'load' 'metaWritten_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln53 = br i1 %metaWritten_load, void, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:53->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 36 'br' 'br_ln53' <Predicate = (tmp_i_i)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln65 = br void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:65->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 37 'br' 'br_ln65' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_1)   --->   "%metaWritten_flag_0_i_i = phi i1 0, void, i1 1, void"   --->   Operation 38 'phi' 'metaWritten_flag_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.12ns)   --->   "%or_ln67 = or i1 %tmp_last_V, i1 %header_ready_flag_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 39 'or' 'or_ln67' <Predicate = (tmp_i_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.12ns)   --->   "%xor_ln67 = xor i1 %tmp_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 40 'xor' 'xor_ln67' <Predicate = (tmp_i_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.24ns)   --->   "%select_ln67 = select i1 %tmp_last_V, i16 0, i16 %header_idx_new_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 41 'select' 'select_ln67' <Predicate = (tmp_i_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln67_1 = or i1 %tmp_last_V, i1 %metaWritten_flag_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 42 'or' 'or_ln67_1' <Predicate = (tmp_i_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln67 = br void %._crit_edge1.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 43 'br' 'br_ln67' <Predicate = (tmp_i_i)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i_i = phi i1 0, void %entry, i1 %or_ln67, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 44 'phi' 'header_ready_flag_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%header_ready_new_1_i_i = phi i1 0, void %entry, i1 %xor_ln67, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 45 'phi' 'header_ready_new_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%header_idx_new_1_i_i = phi i16 0, void %entry, i16 %select_ln67, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 46 'phi' 'header_idx_new_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%metaWritten_flag_1_i_i = phi i1 0, void %entry, i1 %or_ln67_1, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 47 'phi' 'metaWritten_flag_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %metaWritten_flag_1_i_i, void %._crit_edge1.new4.i.i, void %mergeST3.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 48 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln64 = store i1 %header_ready_new_1_i_i, i1 %metaWritten" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:64->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 49 'store' 'store_ln64' <Predicate = (metaWritten_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.new4.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (metaWritten_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %header_ready_flag_1_i_i, void %.exit, void %mergeST1.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 51 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i_i, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:67]   --->   Operation 52 'store' 'store_ln67' <Predicate = (header_ready_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_1_i_i, i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:65]   --->   Operation 53 'store' 'store_ln65' <Predicate = (header_ready_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (header_ready_flag_1_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_arp_lookup_request_V, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regDefaultGateway, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regSubNetMask, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.16ns)   --->   "%rhs_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regSubNetMask"   --->   Operation 64 'read' 'rhs_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 65 [1/1] (1.16ns)   --->   "%lhs_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regDefaultGateway"   --->   Operation 65 'read' 'lhs_V_1' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_arp_lookup_request_V, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:34->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 75 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer0, i1024 %dataIn_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'write' 'write_ln174' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_3 : Operation 77 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer0, i1024 %dataIn_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'write' 'write_ln174' <Predicate = (tmp_i_i & header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i160 %p_Val2_s, void %.critedge.i.i, i160 %p_Result_s, void %.critedge9.i.i"   --->   Operation 78 'phi' 'p_Val2_8' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%dstIpAddress_V = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_Val2_8, i32 128, i32 159"   --->   Operation 79 'partselect' 'dstIpAddress_V' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln870)   --->   "%xor_ln870 = xor i32 %lhs_V_1, i32 %dstIpAddress_V"   --->   Operation 80 'xor' 'xor_ln870' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln870)   --->   "%and_ln870 = and i32 %rhs_V, i32 %xor_ln870"   --->   Operation 81 'and' 'and_ln870' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln870 = icmp_eq  i32 %and_ln870, i32 0"   --->   Operation 82 'icmp' 'icmp_ln870' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:56->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 83 'br' 'br_ln56' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request_V, i32 %lhs_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (tmp_i_i & !metaWritten_load & !icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 85 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request_V, i32 %dstIpAddress_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (tmp_i_i & !metaWritten_load & icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request_V, i32 %lhs_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'write' 'write_ln174' <Predicate = (tmp_i_i & !metaWritten_load & !icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (tmp_i_i & !metaWritten_load & !icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request_V, i32 %dstIpAddress_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (tmp_i_i & !metaWritten_load & icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:59->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 89 'br' 'br_ln59' <Predicate = (tmp_i_i & !metaWritten_load & icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln374 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 90 'ret' 'ret_ln374' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_arp_lookup_request_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ regSubNetMask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regDefaultGateway]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dataStreamBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i_i                 (nbreadreq     ) [ 011111]
br_ln47                 (br            ) [ 011000]
dataIn_internal_read    (read          ) [ 011100]
tmp_last_V              (bitselect     ) [ 011000]
header_ready_load       (load          ) [ 011100]
header_idx_load         (load          ) [ 000000]
p_Val2_s                (load          ) [ 011100]
br_ln55                 (br            ) [ 000000]
shl_ln                  (bitconcatenate) [ 000000]
tmp_74                  (trunc         ) [ 000000]
icmp_ln414              (icmp          ) [ 000000]
trunc_ln414             (trunc         ) [ 000000]
st                      (bitconcatenate) [ 000000]
select_ln414            (select        ) [ 000000]
tmp                     (partselect    ) [ 000000]
select_ln414_1          (select        ) [ 000000]
select_ln414_2          (select        ) [ 000000]
select_ln414_3          (select        ) [ 000000]
and_ln414               (and           ) [ 000000]
xor_ln414               (xor           ) [ 000000]
and_ln414_1             (and           ) [ 000000]
and_ln414_2             (and           ) [ 000000]
p_Result_s              (or            ) [ 011100]
store_ln414             (store         ) [ 000000]
add_ln67                (add           ) [ 000000]
br_ln0                  (br            ) [ 011100]
br_ln0                  (br            ) [ 011100]
header_ready_flag_0_i_i (phi           ) [ 000000]
header_idx_new_0_i_i    (phi           ) [ 000000]
metaWritten_load        (load          ) [ 011111]
br_ln53                 (br            ) [ 000000]
br_ln65                 (br            ) [ 000000]
metaWritten_flag_0_i_i  (phi           ) [ 000000]
or_ln67                 (or            ) [ 000000]
xor_ln67                (xor           ) [ 000000]
select_ln67             (select        ) [ 000000]
or_ln67_1               (or            ) [ 000000]
br_ln67                 (br            ) [ 000000]
header_ready_flag_1_i_i (phi           ) [ 011000]
header_ready_new_1_i_i  (phi           ) [ 011000]
header_idx_new_1_i_i    (phi           ) [ 011000]
metaWritten_flag_1_i_i  (phi           ) [ 011000]
br_ln67                 (br            ) [ 000000]
store_ln64              (store         ) [ 000000]
br_ln0                  (br            ) [ 000000]
br_ln67                 (br            ) [ 000000]
store_ln67              (store         ) [ 000000]
store_ln65              (store         ) [ 000000]
br_ln0                  (br            ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
rhs_V                   (read          ) [ 000000]
lhs_V_1                 (read          ) [ 010011]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specinterface_ln0       (specinterface ) [ 000000]
specpipeline_ln34       (specpipeline  ) [ 000000]
write_ln174             (write         ) [ 000000]
write_ln174             (write         ) [ 000000]
p_Val2_8                (phi           ) [ 010100]
dstIpAddress_V          (partselect    ) [ 010011]
xor_ln870               (xor           ) [ 000000]
and_ln870               (and           ) [ 000000]
icmp_ln870              (icmp          ) [ 010011]
br_ln56                 (br            ) [ 000000]
write_ln174             (write         ) [ 000000]
br_ln0                  (br            ) [ 000000]
write_ln174             (write         ) [ 000000]
br_ln59                 (br            ) [ 000000]
ret_ln374               (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_arp_lookup_request_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_arp_lookup_request_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regSubNetMask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regDefaultGateway">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataIn_internal">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_internal"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_ready">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_idx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="header_header_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dataStreamBuffer0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="metaWritten">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dataIn_internal_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1024" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataIn_internal_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rhs_V_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lhs_V_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1024" slack="0"/>
<pin id="123" dir="0" index="2" bw="1024" slack="2"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="1"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="header_ready_flag_0_i_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="header_ready_flag_0_i_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i_i/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="header_idx_new_0_i_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="header_idx_new_0_i_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i_i/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="metaWritten_flag_0_i_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="metaWritten_flag_0_i_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="header_ready_flag_1_i_i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="header_ready_flag_1_i_i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_1_i_i/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="header_ready_new_1_i_i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_new_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="header_ready_new_1_i_i_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_new_1_i_i/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="header_idx_new_1_i_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="header_idx_new_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="header_idx_new_1_i_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_1_i_i/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="metaWritten_flag_1_i_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="metaWritten_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="metaWritten_flag_1_i_i_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_1_i_i/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_Val2_8_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="212" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_8 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Val2_8_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="160" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="160" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_last_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1024" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="header_ready_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="header_idx_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_s_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="160" slack="0"/>
<pin id="237" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="25" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_74_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1024" slack="1"/>
<pin id="249" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln414_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="25" slack="0"/>
<pin id="252" dir="0" index="1" bw="25" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln414_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1024" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="st_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="160" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln414_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="160" slack="0"/>
<pin id="270" dir="0" index="2" bw="160" slack="0"/>
<pin id="271" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="160" slack="0"/>
<pin id="277" dir="0" index="1" bw="160" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln414_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="160" slack="0"/>
<pin id="288" dir="0" index="2" bw="160" slack="0"/>
<pin id="289" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln414_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="160" slack="0"/>
<pin id="296" dir="0" index="2" bw="160" slack="0"/>
<pin id="297" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln414_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="160" slack="0"/>
<pin id="304" dir="0" index="2" bw="160" slack="0"/>
<pin id="305" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="and_ln414_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="160" slack="0"/>
<pin id="311" dir="0" index="1" bw="160" slack="0"/>
<pin id="312" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln414_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="160" slack="0"/>
<pin id="317" dir="0" index="1" bw="160" slack="0"/>
<pin id="318" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln414_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="160" slack="0"/>
<pin id="323" dir="0" index="1" bw="160" slack="0"/>
<pin id="324" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln414_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="160" slack="0"/>
<pin id="329" dir="0" index="1" bw="160" slack="0"/>
<pin id="330" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Result_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="160" slack="0"/>
<pin id="335" dir="0" index="1" bw="160" slack="0"/>
<pin id="336" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln414_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="160" slack="0"/>
<pin id="341" dir="0" index="1" bw="160" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln67_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="metaWritten_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln67_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln67_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln67_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln67_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln64_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln67_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln65_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="dstIpAddress_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="160" slack="0"/>
<pin id="403" dir="0" index="2" bw="9" slack="0"/>
<pin id="404" dir="0" index="3" bw="9" slack="0"/>
<pin id="405" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dstIpAddress_V/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln870_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln870/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln870_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln870_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_i_i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="dataIn_internal_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1024" slack="1"/>
<pin id="434" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="dataIn_internal_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_last_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="447" class="1005" name="header_ready_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="p_Val2_s_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="160" slack="1"/>
<pin id="453" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="456" class="1005" name="p_Result_s_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="160" slack="1"/>
<pin id="458" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="461" class="1005" name="metaWritten_load_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="lhs_V_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="dstIpAddress_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dstIpAddress_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln870_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="82" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="82" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="86" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="92" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="102" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="231" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="254"><net_src comp="239" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="250" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="259" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="247" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="267" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="290"><net_src comp="250" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="275" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="247" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="250" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="250" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="293" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="235" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="285" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="309" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="321" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="231" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="137" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="361"><net_src comp="356" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="367"><net_src comp="362" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="148" pin="4"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="380"><net_src comp="158" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="381"><net_src comp="376" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="386"><net_src comp="181" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="192" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="181" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="213" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="114" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="400" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="108" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="94" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="102" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="442"><net_src comp="219" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="450"><net_src comp="227" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="235" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="459"><net_src comp="333" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="464"><net_src comp="352" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="114" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="473"><net_src comp="400" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="478"><net_src comp="422" pin="2"/><net_sink comp="475" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_arp_lookup_request_V | {5 }
	Port: regSubNetMask | {}
	Port: regDefaultGateway | {}
	Port: dataIn_internal | {}
	Port: header_ready | {2 }
	Port: header_idx | {2 }
	Port: header_header_V | {2 }
	Port: dataStreamBuffer0 | {3 }
	Port: metaWritten | {2 }
 - Input state : 
	Port: extract_ip_address<512> : m_axis_arp_lookup_request_V | {}
	Port: extract_ip_address<512> : regSubNetMask | {3 }
	Port: extract_ip_address<512> : regDefaultGateway | {3 }
	Port: extract_ip_address<512> : dataIn_internal | {1 }
	Port: extract_ip_address<512> : header_ready | {2 }
	Port: extract_ip_address<512> : header_idx | {2 }
	Port: extract_ip_address<512> : header_header_V | {2 }
	Port: extract_ip_address<512> : dataStreamBuffer0 | {}
	Port: extract_ip_address<512> : metaWritten | {2 }
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		icmp_ln414 : 2
		st : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 4
		store_ln414 : 4
		add_ln67 : 1
		header_ready_flag_0_i_i : 1
		header_idx_new_0_i_i : 2
		br_ln53 : 1
		metaWritten_flag_0_i_i : 2
		or_ln67 : 2
		select_ln67 : 3
		or_ln67_1 : 3
		header_ready_flag_1_i_i : 2
		header_ready_new_1_i_i : 1
		header_idx_new_1_i_i : 4
		metaWritten_flag_1_i_i : 3
		br_ln67 : 4
		store_ln64 : 2
		br_ln67 : 3
		store_ln67 : 5
		store_ln65 : 2
	State 3
		dstIpAddress_V : 1
		xor_ln870 : 2
		and_ln870 : 2
		icmp_ln870 : 2
		br_ln56 : 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        select_ln414_fu_267       |    0    |   148   |
|          |       select_ln414_1_fu_285      |    0    |   148   |
|  select  |       select_ln414_2_fu_293      |    0    |   148   |
|          |       select_ln414_3_fu_301      |    0    |   148   |
|          |        select_ln67_fu_368        |    0    |    16   |
|----------|----------------------------------|---------|---------|
|          |         and_ln414_fu_309         |    0    |   160   |
|    and   |        and_ln414_1_fu_321        |    0    |   160   |
|          |        and_ln414_2_fu_327        |    0    |   160   |
|          |         and_ln870_fu_416         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         xor_ln414_fu_315         |    0    |   160   |
|    xor   |          xor_ln67_fu_362         |    0    |    2    |
|          |         xor_ln870_fu_410         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_333        |    0    |   160   |
|    or    |          or_ln67_fu_356          |    0    |    2    |
|          |         or_ln67_1_fu_376         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln414_fu_250        |    0    |    16   |
|          |         icmp_ln870_fu_422        |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln67_fu_345         |    0    |    23   |
|----------|----------------------------------|---------|---------|
| nbreadreq|      tmp_i_i_nbreadreq_fu_94     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          | dataIn_internal_read_read_fu_102 |    0    |    0    |
|   read   |         rhs_V_read_fu_108        |    0    |    0    |
|          |        lhs_V_1_read_fu_114       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_120         |    0    |    0    |
|          |         grp_write_fu_127         |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|         tmp_last_V_fu_219        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_239          |    0    |    0    |
|          |             st_fu_259            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           tmp_74_fu_247          |    0    |    0    |
|          |        trunc_ln414_fu_256        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|            tmp_fu_275            |    0    |    0    |
|          |       dstIpAddress_V_fu_400      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1537  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  dataIn_internal_read_reg_432 |  1024  |
|     dstIpAddress_V_reg_470    |   32   |
|  header_idx_new_0_i_i_reg_145 |   16   |
|  header_idx_new_1_i_i_reg_188 |   16   |
|header_ready_flag_0_i_i_reg_134|    1   |
|header_ready_flag_1_i_i_reg_166|    1   |
|   header_ready_load_reg_447   |    1   |
| header_ready_new_1_i_i_reg_177|    1   |
|       icmp_ln870_reg_475      |    1   |
|        lhs_V_1_reg_465        |   32   |
| metaWritten_flag_0_i_i_reg_155|    1   |
| metaWritten_flag_1_i_i_reg_199|    1   |
|    metaWritten_load_reg_461   |    1   |
|       p_Result_s_reg_456      |   160  |
|        p_Val2_8_reg_210       |   160  |
|        p_Val2_s_reg_451       |   160  |
|        tmp_i_i_reg_428        |    1   |
|       tmp_last_V_reg_439      |    1   |
+-------------------------------+--------+
|             Total             |  1610  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_127 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1537  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1610  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1610  |  1546  |
+-----------+--------+--------+--------+
