QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 22:36:17 on Jul 31,2025
vlog -l compile.log ../src/testbench/ral_top.sv 
** Note: (vlog-2286) ../src/testbench/ral_top.sv(1): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package ral_top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface ral_interface
-- Compiling module tb
-- Compiling module top
-- Compiling module tb

Top level modules:
	tb
End time: 22:36:18 on Jul 31,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
