<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_OV_Sensor_ML_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_OV_Sensor_ML_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_vid_in_axi4s_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_axi4s_vid_out_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_hdmi_display_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_hdmi_display_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_1_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_1_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_rst_ps7_0_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="E:/FPGA_Test/3_Study/mz7035_vdma_ov7725_20200320/project_1/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

