# FPGA-Projects
The Verilog code was stimulated using Xilinx Vivado

![image](https://user-images.githubusercontent.com/71482618/221395630-a9ee1ffa-2cbd-4f9e-a2c9-198a740bff08.png)
