INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_rsa_toplevel_top -prj rsa_toplevel.prj --initfile /opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s rsa_toplevel 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_rsa_toplevel_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel.autotb.v:120]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel.autotb.v:121]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel.autotb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel_mul_6ns_1024ns_1029_44.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_toplevel_mul_6ns_1024ns_1029_44_MulnS_0
INFO: [VRFC 10-311] analyzing module rsa_toplevel_mul_6ns_1024ns_1029_44
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel_urem_11ns_7ns_6_15_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_11ns_7ns_6_15_seq_div_u
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_11ns_7ns_6_15_seq_div
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_11ns_7ns_6_15_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel_urem_1024ns_7ns_6_1028.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_1024ns_7ns_6_1028_div_u
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_1024ns_7ns_6_1028_div
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_1024ns_7ns_6_1028
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel_urem_1029ns_7ns_1024_1033.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_1029ns_7ns_1024_1033_div_u
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_1029ns_7ns_1024_1033_div
INFO: [VRFC 10-311] analyzing module rsa_toplevel_urem_1029ns_7ns_1024_1033
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsa_toplevel_AXILiteS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rsa_toplevel_AXILiteS_s_axi(C_S_...
Compiling module xil_defaultlib.rsa_toplevel_urem_1024ns_7ns_6_1...
Compiling module xil_defaultlib.rsa_toplevel_urem_1024ns_7ns_6_1...
Compiling module xil_defaultlib.rsa_toplevel_urem_1024ns_7ns_6_1...
Compiling module xil_defaultlib.rsa_toplevel_mul_6ns_1024ns_1029...
Compiling module xil_defaultlib.rsa_toplevel_mul_6ns_1024ns_1029...
Compiling module xil_defaultlib.rsa_toplevel_urem_1029ns_7ns_102...
Compiling module xil_defaultlib.rsa_toplevel_urem_1029ns_7ns_102...
Compiling module xil_defaultlib.rsa_toplevel_urem_1029ns_7ns_102...
Compiling module xil_defaultlib.rsa_toplevel_urem_11ns_7ns_6_15_...
Compiling module xil_defaultlib.rsa_toplevel_urem_11ns_7ns_6_15_...
Compiling module xil_defaultlib.rsa_toplevel_urem_11ns_7ns_6_15_...
Compiling module xil_defaultlib.rsa_toplevel_default
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_rsa_toplevel_top
Built simulation snapshot rsa_toplevel
