
Alarm_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b310  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  0800b4a0  0800b4a0  0001b4a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba20  0800ba20  00020508  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba20  0800ba20  0001ba20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba28  0800ba28  00020508  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba28  0800ba28  0001ba28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba2c  0800ba2c  0001ba2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000508  20000000  0800ba30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043b0  20000508  0800bf38  00020508  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200048b8  0800bf38  000248b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020508  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024ffb  00000000  00000000  00020538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005136  00000000  00000000  00045533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e68  00000000  00000000  0004a670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c50  00000000  00000000  0004c4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c47d  00000000  00000000  0004e128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024e9a  00000000  00000000  0007a5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010211c  00000000  00000000  0009f43f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a155b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c84  00000000  00000000  001a15ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000508 	.word	0x20000508
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b488 	.word	0x0800b488

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000050c 	.word	0x2000050c
 80001cc:	0800b488 	.word	0x0800b488

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <Alarm_Create>:
#define ALARM_MAX 32
ALARM ALARMS[ALARM_MAX];
int alarmcount = 0;

void Alarm_Create(char name[20] , DateTime * datetime)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
	if(alarmcount == 0){
 80005ae:	4b5e      	ldr	r3, [pc, #376]	; (8000728 <Alarm_Create+0x184>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d157      	bne.n	8000666 <Alarm_Create+0xc2>
		strcpy(ALARMS[alarmcount].name ,name);
 80005b6:	4b5c      	ldr	r3, [pc, #368]	; (8000728 <Alarm_Create+0x184>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	019b      	lsls	r3, r3, #6
 80005bc:	4a5b      	ldr	r2, [pc, #364]	; (800072c <Alarm_Create+0x188>)
 80005be:	4413      	add	r3, r2
 80005c0:	6879      	ldr	r1, [r7, #4]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f009 fa75 	bl	8009ab2 <strcpy>
		ALARMS[alarmcount].datetime.sec = 0;
 80005c8:	4b57      	ldr	r3, [pc, #348]	; (8000728 <Alarm_Create+0x184>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a57      	ldr	r2, [pc, #348]	; (800072c <Alarm_Create+0x188>)
 80005ce:	019b      	lsls	r3, r3, #6
 80005d0:	4413      	add	r3, r2
 80005d2:	3314      	adds	r3, #20
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].datetime.min = datetime->min;
 80005d8:	4b53      	ldr	r3, [pc, #332]	; (8000728 <Alarm_Create+0x184>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	683a      	ldr	r2, [r7, #0]
 80005de:	6852      	ldr	r2, [r2, #4]
 80005e0:	4952      	ldr	r1, [pc, #328]	; (800072c <Alarm_Create+0x188>)
 80005e2:	019b      	lsls	r3, r3, #6
 80005e4:	440b      	add	r3, r1
 80005e6:	3318      	adds	r3, #24
 80005e8:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].datetime.hours = datetime->hours;
 80005ea:	4b4f      	ldr	r3, [pc, #316]	; (8000728 <Alarm_Create+0x184>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	683a      	ldr	r2, [r7, #0]
 80005f0:	6892      	ldr	r2, [r2, #8]
 80005f2:	494e      	ldr	r1, [pc, #312]	; (800072c <Alarm_Create+0x188>)
 80005f4:	019b      	lsls	r3, r3, #6
 80005f6:	440b      	add	r3, r1
 80005f8:	331c      	adds	r3, #28
 80005fa:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].datetime.weekDay =0;
 80005fc:	4b4a      	ldr	r3, [pc, #296]	; (8000728 <Alarm_Create+0x184>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a4a      	ldr	r2, [pc, #296]	; (800072c <Alarm_Create+0x188>)
 8000602:	019b      	lsls	r3, r3, #6
 8000604:	4413      	add	r3, r2
 8000606:	3320      	adds	r3, #32
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].datetime.day = datetime->day;
 800060c:	4b46      	ldr	r3, [pc, #280]	; (8000728 <Alarm_Create+0x184>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	683a      	ldr	r2, [r7, #0]
 8000612:	6912      	ldr	r2, [r2, #16]
 8000614:	4945      	ldr	r1, [pc, #276]	; (800072c <Alarm_Create+0x188>)
 8000616:	019b      	lsls	r3, r3, #6
 8000618:	440b      	add	r3, r1
 800061a:	3324      	adds	r3, #36	; 0x24
 800061c:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].datetime.month = datetime->month;
 800061e:	4b42      	ldr	r3, [pc, #264]	; (8000728 <Alarm_Create+0x184>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	683a      	ldr	r2, [r7, #0]
 8000624:	6952      	ldr	r2, [r2, #20]
 8000626:	4941      	ldr	r1, [pc, #260]	; (800072c <Alarm_Create+0x188>)
 8000628:	019b      	lsls	r3, r3, #6
 800062a:	440b      	add	r3, r1
 800062c:	3328      	adds	r3, #40	; 0x28
 800062e:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].datetime.year = datetime->year;
 8000630:	4b3d      	ldr	r3, [pc, #244]	; (8000728 <Alarm_Create+0x184>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	683a      	ldr	r2, [r7, #0]
 8000636:	6992      	ldr	r2, [r2, #24]
 8000638:	493c      	ldr	r1, [pc, #240]	; (800072c <Alarm_Create+0x188>)
 800063a:	019b      	lsls	r3, r3, #6
 800063c:	440b      	add	r3, r1
 800063e:	332c      	adds	r3, #44	; 0x2c
 8000640:	601a      	str	r2, [r3, #0]
		ALARMS[alarmcount].isfull=0;
 8000642:	4b39      	ldr	r3, [pc, #228]	; (8000728 <Alarm_Create+0x184>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a39      	ldr	r2, [pc, #228]	; (800072c <Alarm_Create+0x188>)
 8000648:	019b      	lsls	r3, r3, #6
 800064a:	4413      	add	r3, r2
 800064c:	333c      	adds	r3, #60	; 0x3c
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
		alarmcount++;
 8000652:	4b35      	ldr	r3, [pc, #212]	; (8000728 <Alarm_Create+0x184>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	3301      	adds	r3, #1
 8000658:	4a33      	ldr	r2, [pc, #204]	; (8000728 <Alarm_Create+0x184>)
 800065a:	6013      	str	r3, [r2, #0]
		pageErase ();
 800065c:	f000 f882 	bl	8000764 <pageErase>
		pageProgram ();
 8000660:	f000 f89c 	bl	800079c <pageProgram>
		return;
 8000664:	e05c      	b.n	8000720 <Alarm_Create+0x17c>
	}

	 if (alarmcount == ALARM_MAX){
 8000666:	4b30      	ldr	r3, [pc, #192]	; (8000728 <Alarm_Create+0x184>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b20      	cmp	r3, #32
 800066c:	d103      	bne.n	8000676 <Alarm_Create+0xd2>
		 printf("Cant add anymore alarms pls try again later \r\n");
 800066e:	4830      	ldr	r0, [pc, #192]	; (8000730 <Alarm_Create+0x18c>)
 8000670:	f009 f9a6 	bl	80099c0 <puts>
		 return;
 8000674:	e054      	b.n	8000720 <Alarm_Create+0x17c>
//	   	if (Alarm_Time_Compare(i,datetime) == 1){
//	   		for(int j=sizeof(ALARMS);j>i+1;j--){
//	   			ALARMS[j] = ALARMS[j--];
//	   		}
//	   	}
			strcpy(ALARMS[alarmcount].name ,name);
 8000676:	4b2c      	ldr	r3, [pc, #176]	; (8000728 <Alarm_Create+0x184>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	019b      	lsls	r3, r3, #6
 800067c:	4a2b      	ldr	r2, [pc, #172]	; (800072c <Alarm_Create+0x188>)
 800067e:	4413      	add	r3, r2
 8000680:	6879      	ldr	r1, [r7, #4]
 8000682:	4618      	mov	r0, r3
 8000684:	f009 fa15 	bl	8009ab2 <strcpy>
			ALARMS[alarmcount].datetime.min = datetime->min;
 8000688:	4b27      	ldr	r3, [pc, #156]	; (8000728 <Alarm_Create+0x184>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	683a      	ldr	r2, [r7, #0]
 800068e:	6852      	ldr	r2, [r2, #4]
 8000690:	4926      	ldr	r1, [pc, #152]	; (800072c <Alarm_Create+0x188>)
 8000692:	019b      	lsls	r3, r3, #6
 8000694:	440b      	add	r3, r1
 8000696:	3318      	adds	r3, #24
 8000698:	601a      	str	r2, [r3, #0]
			ALARMS[alarmcount].datetime.hours = datetime->hours;
 800069a:	4b23      	ldr	r3, [pc, #140]	; (8000728 <Alarm_Create+0x184>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	683a      	ldr	r2, [r7, #0]
 80006a0:	6892      	ldr	r2, [r2, #8]
 80006a2:	4922      	ldr	r1, [pc, #136]	; (800072c <Alarm_Create+0x188>)
 80006a4:	019b      	lsls	r3, r3, #6
 80006a6:	440b      	add	r3, r1
 80006a8:	331c      	adds	r3, #28
 80006aa:	601a      	str	r2, [r3, #0]
			ALARMS[alarmcount].datetime.weekDay = datetime->weekDay;
 80006ac:	4b1e      	ldr	r3, [pc, #120]	; (8000728 <Alarm_Create+0x184>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	683a      	ldr	r2, [r7, #0]
 80006b2:	68d2      	ldr	r2, [r2, #12]
 80006b4:	491d      	ldr	r1, [pc, #116]	; (800072c <Alarm_Create+0x188>)
 80006b6:	019b      	lsls	r3, r3, #6
 80006b8:	440b      	add	r3, r1
 80006ba:	3320      	adds	r3, #32
 80006bc:	601a      	str	r2, [r3, #0]
			ALARMS[alarmcount].datetime.day = datetime->day;
 80006be:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <Alarm_Create+0x184>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	683a      	ldr	r2, [r7, #0]
 80006c4:	6912      	ldr	r2, [r2, #16]
 80006c6:	4919      	ldr	r1, [pc, #100]	; (800072c <Alarm_Create+0x188>)
 80006c8:	019b      	lsls	r3, r3, #6
 80006ca:	440b      	add	r3, r1
 80006cc:	3324      	adds	r3, #36	; 0x24
 80006ce:	601a      	str	r2, [r3, #0]
			ALARMS[alarmcount].datetime.month = datetime->month;
 80006d0:	4b15      	ldr	r3, [pc, #84]	; (8000728 <Alarm_Create+0x184>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	683a      	ldr	r2, [r7, #0]
 80006d6:	6952      	ldr	r2, [r2, #20]
 80006d8:	4914      	ldr	r1, [pc, #80]	; (800072c <Alarm_Create+0x188>)
 80006da:	019b      	lsls	r3, r3, #6
 80006dc:	440b      	add	r3, r1
 80006de:	3328      	adds	r3, #40	; 0x28
 80006e0:	601a      	str	r2, [r3, #0]
			ALARMS[alarmcount].datetime.year = datetime->year;
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <Alarm_Create+0x184>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	683a      	ldr	r2, [r7, #0]
 80006e8:	6992      	ldr	r2, [r2, #24]
 80006ea:	4910      	ldr	r1, [pc, #64]	; (800072c <Alarm_Create+0x188>)
 80006ec:	019b      	lsls	r3, r3, #6
 80006ee:	440b      	add	r3, r1
 80006f0:	332c      	adds	r3, #44	; 0x2c
 80006f2:	601a      	str	r2, [r3, #0]
			ALARMS[alarmcount].isfull++;
 80006f4:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <Alarm_Create+0x184>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	490c      	ldr	r1, [pc, #48]	; (800072c <Alarm_Create+0x188>)
 80006fa:	019a      	lsls	r2, r3, #6
 80006fc:	440a      	add	r2, r1
 80006fe:	323c      	adds	r2, #60	; 0x3c
 8000700:	6812      	ldr	r2, [r2, #0]
 8000702:	3201      	adds	r2, #1
 8000704:	4909      	ldr	r1, [pc, #36]	; (800072c <Alarm_Create+0x188>)
 8000706:	019b      	lsls	r3, r3, #6
 8000708:	440b      	add	r3, r1
 800070a:	333c      	adds	r3, #60	; 0x3c
 800070c:	601a      	str	r2, [r3, #0]
			alarmcount++;
 800070e:	4b06      	ldr	r3, [pc, #24]	; (8000728 <Alarm_Create+0x184>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	3301      	adds	r3, #1
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <Alarm_Create+0x184>)
 8000716:	6013      	str	r3, [r2, #0]
//			break;
//		}
	 pageErase ();
 8000718:	f000 f824 	bl	8000764 <pageErase>
	 pageProgram ();
 800071c:	f000 f83e 	bl	800079c <pageProgram>
}
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20000d24 	.word	0x20000d24
 800072c:	20000524 	.word	0x20000524
 8000730:	0800b4a0 	.word	0x0800b4a0

08000734 <pageSelect>:
//	uint32_t pageNum = addr / 2048;
//	uint32_t bank = page > 255 ? FLASH_BANK_2 : FLASH_BANK_1;
//}

void pageSelect (FLASH_EraseInitTypeDef * page)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	page->TypeErase = FLASH_TYPEERASE_PAGES;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
	page->Banks = FLASH_BANK_2;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2202      	movs	r2, #2
 8000746:	605a      	str	r2, [r3, #4]
	page->Page = 256;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800074e:	609a      	str	r2, [r3, #8]
	page->NbPages = 1;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2201      	movs	r2, #1
 8000754:	60da      	str	r2, [r3, #12]
}
 8000756:	bf00      	nop
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
	...

08000764 <pageErase>:

void pageErase()
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef page;
	pageSelect(&page);
 800076a:	463b      	mov	r3, r7
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ffe1 	bl	8000734 <pageSelect>
	HAL_FLASH_Unlock();
 8000772:	f001 fbc1 	bl	8001ef8 <HAL_FLASH_Unlock>
	if (HAL_FLASHEx_Erase(&page, &pageerror) != HAL_OK) {
 8000776:	463b      	mov	r3, r7
 8000778:	4906      	ldr	r1, [pc, #24]	; (8000794 <pageErase+0x30>)
 800077a:	4618      	mov	r0, r3
 800077c:	f001 fca0 	bl	80020c0 <HAL_FLASHEx_Erase>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d002      	beq.n	800078c <pageErase+0x28>
		printf("Erase failed\r\n");
 8000786:	4804      	ldr	r0, [pc, #16]	; (8000798 <pageErase+0x34>)
 8000788:	f009 f91a 	bl	80099c0 <puts>
	}
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000d28 	.word	0x20000d28
 8000798:	0800b50c 	.word	0x0800b50c

0800079c <pageProgram>:

void pageProgram ()
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
	uint32_t flashindex = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	607b      	str	r3, [r7, #4]

	for (int i = 0 ; i<24; i++)
 80007a6:	2300      	movs	r3, #0
 80007a8:	603b      	str	r3, [r7, #0]
 80007aa:	e019      	b.n	80007e0 <pageProgram+0x44>
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, adress+flashindex, *(uint64_t*)(arryy+flashindex)) != HAL_OK) {
 80007ac:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <pageProgram+0x58>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	18d1      	adds	r1, r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	4a0f      	ldr	r2, [pc, #60]	; (80007f8 <pageProgram+0x5c>)
 80007ba:	4413      	add	r3, r2
 80007bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007c0:	2000      	movs	r0, #0
 80007c2:	f001 fa41 	bl	8001c48 <HAL_FLASH_Program>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d003      	beq.n	80007d4 <pageProgram+0x38>
			printf("Program failed\r\n");
 80007cc:	480b      	ldr	r0, [pc, #44]	; (80007fc <pageProgram+0x60>)
 80007ce:	f009 f8f7 	bl	80099c0 <puts>
			break;
 80007d2:	e008      	b.n	80007e6 <pageProgram+0x4a>
		}
		flashindex+=sizeof(uint64_t);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	3308      	adds	r3, #8
 80007d8:	607b      	str	r3, [r7, #4]
	for (int i = 0 ; i<24; i++)
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	3301      	adds	r3, #1
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	2b17      	cmp	r3, #23
 80007e4:	dde2      	ble.n	80007ac <pageProgram+0x10>
	}
	HAL_FLASH_Lock();
 80007e6:	f001 fba9 	bl	8001f3c <HAL_FLASH_Lock>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000080 	.word	0x20000080
 80007f8:	20000000 	.word	0x20000000
 80007fc:	0800b51c 	.word	0x0800b51c

08000800 <led_init>:
#include <stdlib.h>
#include "main.h"
#include "LED.h"

void led_init(LED* led,GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,int num)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	4613      	mov	r3, r2
 800080e:	80fb      	strh	r3, [r7, #6]
	led->GPIO_Pin=GPIO_Pin;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	88fa      	ldrh	r2, [r7, #6]
 8000814:	809a      	strh	r2, [r3, #4]
	led->GPIOx = GPIOx;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	601a      	str	r2, [r3, #0]
	led->delay = num;
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	683a      	ldr	r2, [r7, #0]
 8000820:	609a      	str	r2, [r3, #8]
}
 8000822:	bf00      	nop
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <rtcInit>:
		334,
		365
};

void rtcInit(Rtc * rtc, I2C_HandleTypeDef * hi2c, uint32_t devAddr)
{
 800082e:	b480      	push	{r7}
 8000830:	b085      	sub	sp, #20
 8000832:	af00      	add	r7, sp, #0
 8000834:	60f8      	str	r0, [r7, #12]
 8000836:	60b9      	str	r1, [r7, #8]
 8000838:	607a      	str	r2, [r7, #4]
	rtc->hi2c = hi2c;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	68ba      	ldr	r2, [r7, #8]
 800083e:	601a      	str	r2, [r3, #0]
	rtc->devAddr = devAddr;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	b2da      	uxtb	r2, r3
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	711a      	strb	r2, [r3, #4]
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr

08000854 <bcdToInt>:
	HAL_I2C_Mem_Read(rtc->hi2c, rtc->devAddr, 0, 1, &sec, 1, 0xFF);
	return (sec & RTC_START_STOP) == 0;
}

static int bcdToInt(uint8_t bcd)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
	return (bcd >> 4) * 10 + (bcd & 0x0F);
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	091b      	lsrs	r3, r3, #4
 8000862:	b2db      	uxtb	r3, r3
 8000864:	461a      	mov	r2, r3
 8000866:	4613      	mov	r3, r2
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	4413      	add	r3, r2
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	461a      	mov	r2, r3
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	f003 030f 	and.w	r3, r3, #15
 8000876:	4413      	add	r3, r2
}
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <rtcGetTime>:

	return ((value / 10) << 4) | (value % 10);
}

void rtcGetTime(Rtc * rtc, DateTime * dateTime)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af04      	add	r7, sp, #16
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
	uint8_t buffer[RTC_DATE_TIME_SIZE];
	HAL_I2C_Mem_Read(rtc->hi2c, rtc->devAddr, 0, 1, buffer, RTC_DATE_TIME_SIZE, 0xFF);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6818      	ldr	r0, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	791b      	ldrb	r3, [r3, #4]
 8000896:	b299      	uxth	r1, r3
 8000898:	23ff      	movs	r3, #255	; 0xff
 800089a:	9302      	str	r3, [sp, #8]
 800089c:	2307      	movs	r3, #7
 800089e:	9301      	str	r3, [sp, #4]
 80008a0:	f107 0308 	add.w	r3, r7, #8
 80008a4:	9300      	str	r3, [sp, #0]
 80008a6:	2301      	movs	r3, #1
 80008a8:	2200      	movs	r2, #0
 80008aa:	f001 ffdb 	bl	8002864 <HAL_I2C_Mem_Read>

	// remove stop bit if set
	buffer[0] &= ~RTC_START_STOP;
 80008ae:	7a3b      	ldrb	r3, [r7, #8]
 80008b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	723b      	strb	r3, [r7, #8]
	dateTime->sec = bcdToInt(buffer[0]);
 80008b8:	7a3b      	ldrb	r3, [r7, #8]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff ffca 	bl	8000854 <bcdToInt>
 80008c0:	4602      	mov	r2, r0
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	601a      	str	r2, [r3, #0]
	dateTime->min = bcdToInt(buffer[1]);
 80008c6:	7a7b      	ldrb	r3, [r7, #9]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ffc3 	bl	8000854 <bcdToInt>
 80008ce:	4602      	mov	r2, r0
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	605a      	str	r2, [r3, #4]
	dateTime->hours = bcdToInt(buffer[2]);
 80008d4:	7abb      	ldrb	r3, [r7, #10]
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff ffbc 	bl	8000854 <bcdToInt>
 80008dc:	4602      	mov	r2, r0
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	609a      	str	r2, [r3, #8]
	dateTime->weekDay = buffer[3] & 0x07;
 80008e2:	7afb      	ldrb	r3, [r7, #11]
 80008e4:	f003 0207 	and.w	r2, r3, #7
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	60da      	str	r2, [r3, #12]
	dateTime->day = bcdToInt(buffer[4]);
 80008ec:	7b3b      	ldrb	r3, [r7, #12]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff ffb0 	bl	8000854 <bcdToInt>
 80008f4:	4602      	mov	r2, r0
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	611a      	str	r2, [r3, #16]
	dateTime->month = bcdToInt(buffer[5]);
 80008fa:	7b7b      	ldrb	r3, [r7, #13]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ffa9 	bl	8000854 <bcdToInt>
 8000902:	4602      	mov	r2, r0
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	615a      	str	r2, [r3, #20]
	dateTime->year = bcdToInt(buffer[6]);
 8000908:	7bbb      	ldrb	r3, [r7, #14]
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ffa2 	bl	8000854 <bcdToInt>
 8000910:	4602      	mov	r2, r0
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	619a      	str	r2, [r3, #24]
}
 8000916:	bf00      	nop
 8000918:	3710      	adds	r7, #16
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
	...

08000920 <commTask>:
	arry[funcounter].CommandName = CommandName;
	arry[funcounter].obj = obj;
	funcounter++;
}

int commTask() {
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
	uint8_t ch;

	HAL_StatusTypeDef Status = HAL_UART_Receive(&huart2, &ch, 1, 10);
 8000926:	1db9      	adds	r1, r7, #6
 8000928:	230a      	movs	r3, #10
 800092a:	2201      	movs	r2, #1
 800092c:	4836      	ldr	r0, [pc, #216]	; (8000a08 <commTask+0xe8>)
 800092e:	f005 f901 	bl	8005b34 <HAL_UART_Receive>
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]
	if (Status != HAL_OK) {
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d020      	beq.n	800097e <commTask+0x5e>
		if ((huart2.Instance->ISR & USART_ISR_ORE) != 0) {
 800093c:	4b32      	ldr	r3, [pc, #200]	; (8000a08 <commTask+0xe8>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	69db      	ldr	r3, [r3, #28]
 8000942:	f003 0308 	and.w	r3, r3, #8
 8000946:	2b00      	cmp	r3, #0
 8000948:	d011      	beq.n	800096e <commTask+0x4e>
			__HAL_UART_CLEAR_OREFLAG(&huart2);
 800094a:	4b2f      	ldr	r3, [pc, #188]	; (8000a08 <commTask+0xe8>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2208      	movs	r2, #8
 8000950:	621a      	str	r2, [r3, #32]
		}

		// here we have a time to print the command
		while (cmdprint < cmdcount) {
 8000952:	e00c      	b.n	800096e <commTask+0x4e>
			HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 8000954:	4b2d      	ldr	r3, [pc, #180]	; (8000a0c <commTask+0xec>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	1c5a      	adds	r2, r3, #1
 800095a:	492c      	ldr	r1, [pc, #176]	; (8000a0c <commTask+0xec>)
 800095c:	600a      	str	r2, [r1, #0]
 800095e:	4a2c      	ldr	r2, [pc, #176]	; (8000a10 <commTask+0xf0>)
 8000960:	1899      	adds	r1, r3, r2
 8000962:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000966:	2201      	movs	r2, #1
 8000968:	4827      	ldr	r0, [pc, #156]	; (8000a08 <commTask+0xe8>)
 800096a:	f005 f84f 	bl	8005a0c <HAL_UART_Transmit>
		while (cmdprint < cmdcount) {
 800096e:	4b27      	ldr	r3, [pc, #156]	; (8000a0c <commTask+0xec>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	4b28      	ldr	r3, [pc, #160]	; (8000a14 <commTask+0xf4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	429a      	cmp	r2, r3
 8000978:	dbec      	blt.n	8000954 <commTask+0x34>
		}

		return 0;
 800097a:	2300      	movs	r3, #0
 800097c:	e03f      	b.n	80009fe <commTask+0xde>
	}

	if (ch != '\r' && ch != '\n') {
 800097e:	79bb      	ldrb	r3, [r7, #6]
 8000980:	2b0d      	cmp	r3, #13
 8000982:	d023      	beq.n	80009cc <commTask+0xac>
 8000984:	79bb      	ldrb	r3, [r7, #6]
 8000986:	2b0a      	cmp	r3, #10
 8000988:	d020      	beq.n	80009cc <commTask+0xac>
		//HAL_UART_Transmit(&huart2, &ch, 1, 0xFFFF);

		if (cmdcount >= MAX_BUFFER_LENGTH) {
 800098a:	4b22      	ldr	r3, [pc, #136]	; (8000a14 <commTask+0xf4>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2b63      	cmp	r3, #99	; 0x63
 8000990:	dd05      	ble.n	800099e <commTask+0x7e>
			cmdcount = 0;
 8000992:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <commTask+0xf4>)
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
			cmdprint = 0;
 8000998:	4b1c      	ldr	r3, [pc, #112]	; (8000a0c <commTask+0xec>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
		}

		cmdbuffer[cmdcount++] = ch;
 800099e:	4b1d      	ldr	r3, [pc, #116]	; (8000a14 <commTask+0xf4>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	1c5a      	adds	r2, r3, #1
 80009a4:	491b      	ldr	r1, [pc, #108]	; (8000a14 <commTask+0xf4>)
 80009a6:	600a      	str	r2, [r1, #0]
 80009a8:	79b9      	ldrb	r1, [r7, #6]
 80009aa:	4a19      	ldr	r2, [pc, #100]	; (8000a10 <commTask+0xf0>)
 80009ac:	54d1      	strb	r1, [r2, r3]
		return 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	e025      	b.n	80009fe <commTask+0xde>
	}

	// here we have a time to print the command
	while (cmdprint < cmdcount) {
		HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 80009b2:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <commTask+0xec>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	1c5a      	adds	r2, r3, #1
 80009b8:	4914      	ldr	r1, [pc, #80]	; (8000a0c <commTask+0xec>)
 80009ba:	600a      	str	r2, [r1, #0]
 80009bc:	4a14      	ldr	r2, [pc, #80]	; (8000a10 <commTask+0xf0>)
 80009be:	1899      	adds	r1, r3, r2
 80009c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009c4:	2201      	movs	r2, #1
 80009c6:	4810      	ldr	r0, [pc, #64]	; (8000a08 <commTask+0xe8>)
 80009c8:	f005 f820 	bl	8005a0c <HAL_UART_Transmit>
	while (cmdprint < cmdcount) {
 80009cc:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <commTask+0xec>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <commTask+0xf4>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	dbec      	blt.n	80009b2 <commTask+0x92>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n", 2, 0xFFFF);
 80009d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009dc:	2202      	movs	r2, #2
 80009de:	490e      	ldr	r1, [pc, #56]	; (8000a18 <commTask+0xf8>)
 80009e0:	4809      	ldr	r0, [pc, #36]	; (8000a08 <commTask+0xe8>)
 80009e2:	f005 f813 	bl	8005a0c <HAL_UART_Transmit>

	cmdbuffer[cmdcount] = 0;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <commTask+0xf4>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a09      	ldr	r2, [pc, #36]	; (8000a10 <commTask+0xf0>)
 80009ec:	2100      	movs	r1, #0
 80009ee:	54d1      	strb	r1, [r2, r3]
	cmdcount = 0;
 80009f0:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <commTask+0xf4>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
	cmdprint = 0;
 80009f6:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <commTask+0xec>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
	return 1;
 80009fc:	2301      	movs	r3, #1
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000e3c 	.word	0x20000e3c
 8000a0c:	20000d94 	.word	0x20000d94
 8000a10:	20000d2c 	.word	0x20000d2c
 8000a14:	20000d90 	.word	0x20000d90
 8000a18:	0800b52c 	.word	0x0800b52c

08000a1c <handleCommand>:

void handleCommand() {
 8000a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a1e:	b095      	sub	sp, #84	; 0x54
 8000a20:	af04      	add	r7, sp, #16
	char cmd[20];
	char param[30];

	int params = sscanf((const char*) cmdbuffer, "%s %s", cmd, param);
 8000a22:	463b      	mov	r3, r7
 8000a24:	f107 0220 	add.w	r2, r7, #32
 8000a28:	494e      	ldr	r1, [pc, #312]	; (8000b64 <handleCommand+0x148>)
 8000a2a:	484f      	ldr	r0, [pc, #316]	; (8000b68 <handleCommand+0x14c>)
 8000a2c:	f008 ffd0 	bl	80099d0 <siscanf>
 8000a30:	63b8      	str	r0, [r7, #56]	; 0x38

		for (int j = 0; j < funcounter; j++) {
 8000a32:	2300      	movs	r3, #0
 8000a34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000a36:	e02a      	b.n	8000a8e <handleCommand+0x72>
			if (strcmp(cmd, arry[j].CommandName) == 0) {
 8000a38:	494c      	ldr	r1, [pc, #304]	; (8000b6c <handleCommand+0x150>)
 8000a3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	4413      	add	r3, r2
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	440b      	add	r3, r1
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	f107 0320 	add.w	r3, r7, #32
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fbbe 	bl	80001d0 <strcmp>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d116      	bne.n	8000a88 <handleCommand+0x6c>
				arry[j].Func(arry[j].obj, param);
 8000a5a:	4944      	ldr	r1, [pc, #272]	; (8000b6c <handleCommand+0x150>)
 8000a5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000a5e:	4613      	mov	r3, r2
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	4413      	add	r3, r2
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	440b      	add	r3, r1
 8000a68:	3304      	adds	r3, #4
 8000a6a:	681c      	ldr	r4, [r3, #0]
 8000a6c:	493f      	ldr	r1, [pc, #252]	; (8000b6c <handleCommand+0x150>)
 8000a6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000a70:	4613      	mov	r3, r2
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	4413      	add	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	440b      	add	r3, r1
 8000a7a:	3308      	adds	r3, #8
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	463a      	mov	r2, r7
 8000a80:	4611      	mov	r1, r2
 8000a82:	4618      	mov	r0, r3
 8000a84:	47a0      	blx	r4
				return;
 8000a86:	e06a      	b.n	8000b5e <handleCommand+0x142>
		for (int j = 0; j < funcounter; j++) {
 8000a88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000a8e:	4b38      	ldr	r3, [pc, #224]	; (8000b70 <handleCommand+0x154>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000a94:	429a      	cmp	r2, r3
 8000a96:	dbcf      	blt.n	8000a38 <handleCommand+0x1c>
			}
		}

	if (params == 0) {
 8000a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d05e      	beq.n	8000b5c <handleCommand+0x140>
		return;
	}

	 if (strcmp(cmd, "stop") == 0)
 8000a9e:	f107 0320 	add.w	r3, r7, #32
 8000aa2:	4934      	ldr	r1, [pc, #208]	; (8000b74 <handleCommand+0x158>)
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fb93 	bl	80001d0 <strcmp>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d103      	bne.n	8000ab8 <handleCommand+0x9c>
	 {
		 alarm_on = 0;
 8000ab0:	4b31      	ldr	r3, [pc, #196]	; (8000b78 <handleCommand+0x15c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	e052      	b.n	8000b5e <handleCommand+0x142>
	 }
	 else if (strcmp(cmd, "list") == 0)
 8000ab8:	f107 0320 	add.w	r3, r7, #32
 8000abc:	492f      	ldr	r1, [pc, #188]	; (8000b7c <handleCommand+0x160>)
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff fb86 	bl	80001d0 <strcmp>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d110      	bne.n	8000aec <handleCommand+0xd0>
		 	 {
		 ALARM *alarm = (ALARM*) (0x08080000UL );
 8000aca:	4b2d      	ldr	r3, [pc, #180]	; (8000b80 <handleCommand+0x164>)
 8000acc:	637b      	str	r3, [r7, #52]	; 0x34
		 ALARMS_check[0] = *alarm;
 8000ace:	4a2d      	ldr	r2, [pc, #180]	; (8000b84 <handleCommand+0x168>)
 8000ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ad2:	4614      	mov	r4, r2
 8000ad4:	461d      	mov	r5, r3
 8000ad6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ad8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ade:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ae0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ae2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ae6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000aea:	e038      	b.n	8000b5e <handleCommand+0x142>
		 	 }
	 else if (strcmp(cmd, "create") == 0)
 8000aec:	f107 0320 	add.w	r3, r7, #32
 8000af0:	4925      	ldr	r1, [pc, #148]	; (8000b88 <handleCommand+0x16c>)
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fb6c 	bl	80001d0 <strcmp>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d104      	bne.n	8000b08 <handleCommand+0xec>
	 	 {
		 create_alarm(param);
 8000afe:	463b      	mov	r3, r7
 8000b00:	4618      	mov	r0, r3
 8000b02:	f000 faa7 	bl	8001054 <create_alarm>
 8000b06:	e02a      	b.n	8000b5e <handleCommand+0x142>
	 	 }
	 else if (strcmp(cmd, "gettime") == 0)
 8000b08:	f107 0320 	add.w	r3, r7, #32
 8000b0c:	491f      	ldr	r1, [pc, #124]	; (8000b8c <handleCommand+0x170>)
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fb5e 	bl	80001d0 <strcmp>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d11c      	bne.n	8000b54 <handleCommand+0x138>
	 	 	 {
		 rtcGetTime(&rtc,&dateTime2);
 8000b1a:	491d      	ldr	r1, [pc, #116]	; (8000b90 <handleCommand+0x174>)
 8000b1c:	481d      	ldr	r0, [pc, #116]	; (8000b94 <handleCommand+0x178>)
 8000b1e:	f7ff feb1 	bl	8000884 <rtcGetTime>
		 printf("date is %02d:%02d:%02d  %02d %02d/%02d/%02d \r\n ",dateTime2.hours,dateTime2.min,dateTime2.sec,dateTime2.weekDay,dateTime2.day,dateTime2.month,dateTime2.year);
 8000b22:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <handleCommand+0x174>)
 8000b24:	689c      	ldr	r4, [r3, #8]
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <handleCommand+0x174>)
 8000b28:	685d      	ldr	r5, [r3, #4]
 8000b2a:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <handleCommand+0x174>)
 8000b2c:	681e      	ldr	r6, [r3, #0]
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <handleCommand+0x174>)
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	4a17      	ldr	r2, [pc, #92]	; (8000b90 <handleCommand+0x174>)
 8000b34:	6912      	ldr	r2, [r2, #16]
 8000b36:	4916      	ldr	r1, [pc, #88]	; (8000b90 <handleCommand+0x174>)
 8000b38:	6949      	ldr	r1, [r1, #20]
 8000b3a:	4815      	ldr	r0, [pc, #84]	; (8000b90 <handleCommand+0x174>)
 8000b3c:	6980      	ldr	r0, [r0, #24]
 8000b3e:	9003      	str	r0, [sp, #12]
 8000b40:	9102      	str	r1, [sp, #8]
 8000b42:	9201      	str	r2, [sp, #4]
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	4633      	mov	r3, r6
 8000b48:	462a      	mov	r2, r5
 8000b4a:	4621      	mov	r1, r4
 8000b4c:	4812      	ldr	r0, [pc, #72]	; (8000b98 <handleCommand+0x17c>)
 8000b4e:	f008 feb1 	bl	80098b4 <iprintf>
 8000b52:	e004      	b.n	8000b5e <handleCommand+0x142>
	 	 	 }
	else {
		printf("Invalid command\r\n");
 8000b54:	4811      	ldr	r0, [pc, #68]	; (8000b9c <handleCommand+0x180>)
 8000b56:	f008 ff33 	bl	80099c0 <puts>
 8000b5a:	e000      	b.n	8000b5e <handleCommand+0x142>
		return;
 8000b5c:	bf00      	nop
	}
}
 8000b5e:	3744      	adds	r7, #68	; 0x44
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b64:	0800b530 	.word	0x0800b530
 8000b68:	20000d2c 	.word	0x20000d2c
 8000b6c:	20000f10 	.word	0x20000f10
 8000b70:	20000d98 	.word	0x20000d98
 8000b74:	0800b538 	.word	0x0800b538
 8000b78:	200013c0 	.word	0x200013c0
 8000b7c:	0800b540 	.word	0x0800b540
 8000b80:	08080000 	.word	0x08080000
 8000b84:	200013c4 	.word	0x200013c4
 8000b88:	0800b548 	.word	0x0800b548
 8000b8c:	0800b550 	.word	0x0800b550
 8000b90:	20000ef4 	.word	0x20000ef4
 8000b94:	20000eec 	.word	0x20000eec
 8000b98:	0800b558 	.word	0x0800b558
 8000b9c:	0800b588 	.word	0x0800b588

08000ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba4:	f000 feae 	bl	8001904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba8:	f000 f858 	bl	8000c5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bac:	f000 f974 	bl	8000e98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb0:	f000 f942 	bl	8000e38 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000bb4:	f000 f8e4 	bl	8000d80 <MX_TIM3_Init>
  MX_I2C1_Init();
 8000bb8:	f000 f8a2 	bl	8000d00 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
   mymaininit();
 8000bbc:	f000 fac0 	bl	8001140 <mymaininit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bc0:	f006 f8e4 	bl	8006d8c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000bc4:	4a15      	ldr	r2, [pc, #84]	; (8000c1c <main+0x7c>)
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4815      	ldr	r0, [pc, #84]	; (8000c20 <main+0x80>)
 8000bca:	f006 f929 	bl	8006e20 <osThreadNew>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	4a14      	ldr	r2, [pc, #80]	; (8000c24 <main+0x84>)
 8000bd2:	6013      	str	r3, [r2, #0]

  /* creation of LED_TASK */
  LED_TASKHandle = osThreadNew(led_func, (void*) &led, &LED_TASK_attributes);
 8000bd4:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <main+0x88>)
 8000bd6:	4915      	ldr	r1, [pc, #84]	; (8000c2c <main+0x8c>)
 8000bd8:	4815      	ldr	r0, [pc, #84]	; (8000c30 <main+0x90>)
 8000bda:	f006 f921 	bl	8006e20 <osThreadNew>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a14      	ldr	r2, [pc, #80]	; (8000c34 <main+0x94>)
 8000be2:	6013      	str	r3, [r2, #0]

  /* creation of COMTASK */
  COMTASKHandle = osThreadNew(comtask_func, NULL, &COMTASK_attributes);
 8000be4:	4a14      	ldr	r2, [pc, #80]	; (8000c38 <main+0x98>)
 8000be6:	2100      	movs	r1, #0
 8000be8:	4814      	ldr	r0, [pc, #80]	; (8000c3c <main+0x9c>)
 8000bea:	f006 f919 	bl	8006e20 <osThreadNew>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a13      	ldr	r2, [pc, #76]	; (8000c40 <main+0xa0>)
 8000bf2:	6013      	str	r3, [r2, #0]

  /* creation of BUZZER_TASK */
  BUZZER_TASKHandle = osThreadNew(buzzer_func, NULL, &BUZZER_TASK_attributes);
 8000bf4:	4a13      	ldr	r2, [pc, #76]	; (8000c44 <main+0xa4>)
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4813      	ldr	r0, [pc, #76]	; (8000c48 <main+0xa8>)
 8000bfa:	f006 f911 	bl	8006e20 <osThreadNew>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <main+0xac>)
 8000c02:	6013      	str	r3, [r2, #0]

  /* creation of ALARM_TASK */
  ALARM_TASKHandle = osThreadNew(alarm_func, NULL, &ALARM_TASK_attributes);
 8000c04:	4a12      	ldr	r2, [pc, #72]	; (8000c50 <main+0xb0>)
 8000c06:	2100      	movs	r1, #0
 8000c08:	4812      	ldr	r0, [pc, #72]	; (8000c54 <main+0xb4>)
 8000c0a:	f006 f909 	bl	8006e20 <osThreadNew>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	4a11      	ldr	r2, [pc, #68]	; (8000c58 <main+0xb8>)
 8000c12:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c14:	f006 f8de 	bl	8006dd4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <main+0x78>
 8000c1a:	bf00      	nop
 8000c1c:	0800b6bc 	.word	0x0800b6bc
 8000c20:	08000fb1 	.word	0x08000fb1
 8000c24:	20000ec0 	.word	0x20000ec0
 8000c28:	0800b6e0 	.word	0x0800b6e0
 8000c2c:	20000ee0 	.word	0x20000ee0
 8000c30:	0800118d 	.word	0x0800118d
 8000c34:	20000ec4 	.word	0x20000ec4
 8000c38:	0800b704 	.word	0x0800b704
 8000c3c:	080011c1 	.word	0x080011c1
 8000c40:	20000ec8 	.word	0x20000ec8
 8000c44:	0800b728 	.word	0x0800b728
 8000c48:	080011d9 	.word	0x080011d9
 8000c4c:	20000ecc 	.word	0x20000ecc
 8000c50:	0800b74c 	.word	0x0800b74c
 8000c54:	080012f5 	.word	0x080012f5
 8000c58:	20000ed0 	.word	0x20000ed0

08000c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b096      	sub	sp, #88	; 0x58
 8000c60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	2244      	movs	r2, #68	; 0x44
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f008 fe1a 	bl	80098a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c70:	463b      	mov	r3, r7
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	60da      	str	r2, [r3, #12]
 8000c7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c7e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c82:	f002 fa01 	bl	8003088 <HAL_PWREx_ControlVoltageScaling>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c8c:	f000 f9aa 	bl	8000fe4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c90:	2302      	movs	r3, #2
 8000c92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c9a:	2310      	movs	r3, #16
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000caa:	230a      	movs	r3, #10
 8000cac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cae:	2307      	movs	r3, #7
 8000cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cba:	f107 0314 	add.w	r3, r7, #20
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f002 fa38 	bl	8003134 <HAL_RCC_OscConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cca:	f000 f98b 	bl	8000fe4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cce:	230f      	movs	r3, #15
 8000cd0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ce2:	463b      	mov	r3, r7
 8000ce4:	2104      	movs	r1, #4
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 fe00 	bl	80038ec <HAL_RCC_ClockConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cf2:	f000 f977 	bl	8000fe4 <Error_Handler>
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	3758      	adds	r7, #88	; 0x58
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d04:	4b1b      	ldr	r3, [pc, #108]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d06:	4a1c      	ldr	r2, [pc, #112]	; (8000d78 <MX_I2C1_Init+0x78>)
 8000d08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000d0a:	4b1a      	ldr	r3, [pc, #104]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d0c:	4a1b      	ldr	r2, [pc, #108]	; (8000d7c <MX_I2C1_Init+0x7c>)
 8000d0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d10:	4b18      	ldr	r3, [pc, #96]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d16:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d1c:	4b15      	ldr	r3, [pc, #84]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d28:	4b12      	ldr	r3, [pc, #72]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d3a:	480e      	ldr	r0, [pc, #56]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d3c:	f001 fd03 	bl	8002746 <HAL_I2C_Init>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d46:	f000 f94d 	bl	8000fe4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4809      	ldr	r0, [pc, #36]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d4e:	f002 f8f5 	bl	8002f3c <HAL_I2CEx_ConfigAnalogFilter>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d58:	f000 f944 	bl	8000fe4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4805      	ldr	r0, [pc, #20]	; (8000d74 <MX_I2C1_Init+0x74>)
 8000d60:	f002 f937 	bl	8002fd2 <HAL_I2CEx_ConfigDigitalFilter>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d6a:	f000 f93b 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000d9c 	.word	0x20000d9c
 8000d78:	40005400 	.word	0x40005400
 8000d7c:	10909cec 	.word	0x10909cec

08000d80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08a      	sub	sp, #40	; 0x28
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d92:	463b      	mov	r3, r7
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
 8000d9e:	611a      	str	r2, [r3, #16]
 8000da0:	615a      	str	r2, [r3, #20]
 8000da2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000da4:	4b22      	ldr	r3, [pc, #136]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000da6:	4a23      	ldr	r2, [pc, #140]	; (8000e34 <MX_TIM3_Init+0xb4>)
 8000da8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 8000daa:	4b21      	ldr	r3, [pc, #132]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000dac:	f240 321f 	movw	r2, #799	; 0x31f
 8000db0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db2:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000db8:	4b1d      	ldr	r3, [pc, #116]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000dba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dbe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc0:	4b1b      	ldr	r3, [pc, #108]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc6:	4b1a      	ldr	r3, [pc, #104]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000dcc:	4818      	ldr	r0, [pc, #96]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000dce:	f003 fdd9 	bl	8004984 <HAL_TIM_PWM_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8000dd8:	f000 f904 	bl	8000fe4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de0:	2300      	movs	r3, #0
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000de4:	f107 031c 	add.w	r3, r7, #28
 8000de8:	4619      	mov	r1, r3
 8000dea:	4811      	ldr	r0, [pc, #68]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000dec:	f004 fd1a 	bl	8005824 <HAL_TIMEx_MasterConfigSynchronization>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8000df6:	f000 f8f5 	bl	8000fe4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dfa:	2360      	movs	r3, #96	; 0x60
 8000dfc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4807      	ldr	r0, [pc, #28]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000e12:	f004 f835 	bl	8004e80 <HAL_TIM_PWM_ConfigChannel>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8000e1c:	f000 f8e2 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000e20:	4803      	ldr	r0, [pc, #12]	; (8000e30 <MX_TIM3_Init+0xb0>)
 8000e22:	f000 fb4b 	bl	80014bc <HAL_TIM_MspPostInit>

}
 8000e26:	bf00      	nop
 8000e28:	3728      	adds	r7, #40	; 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000df0 	.word	0x20000df0
 8000e34:	40000400 	.word	0x40000400

08000e38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e3c:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e3e:	4a15      	ldr	r2, [pc, #84]	; (8000e94 <MX_USART2_UART_Init+0x5c>)
 8000e40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e42:	4b13      	ldr	r3, [pc, #76]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4a:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e50:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e56:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e5e:	220c      	movs	r2, #12
 8000e60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e62:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e6e:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e7a:	4805      	ldr	r0, [pc, #20]	; (8000e90 <MX_USART2_UART_Init+0x58>)
 8000e7c:	f004 fd78 	bl	8005970 <HAL_UART_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e86:	f000 f8ad 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000e3c 	.word	0x20000e3c
 8000e94:	40004400 	.word	0x40004400

08000e98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	; 0x28
 8000e9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
 8000eaa:	60da      	str	r2, [r3, #12]
 8000eac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eae:	4b3d      	ldr	r3, [pc, #244]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb2:	4a3c      	ldr	r2, [pc, #240]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eba:	4b3a      	ldr	r3, [pc, #232]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec6:	4b37      	ldr	r3, [pc, #220]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	4a36      	ldr	r2, [pc, #216]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed2:	4b34      	ldr	r3, [pc, #208]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee2:	4a30      	ldr	r2, [pc, #192]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eea:	4b2e      	ldr	r3, [pc, #184]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efa:	4a2a      	ldr	r2, [pc, #168]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f02:	4b28      	ldr	r3, [pc, #160]	; (8000fa4 <MX_GPIO_Init+0x10c>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2120      	movs	r1, #32
 8000f12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f16:	f001 fbc1 	bl	800269c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f20:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	481d      	ldr	r0, [pc, #116]	; (8000fa8 <MX_GPIO_Init+0x110>)
 8000f32:	f001 fa09 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f36:	2320      	movs	r3, #32
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f50:	f001 f9fa 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW2_Pin */
  GPIO_InitStruct.Pin = SW2_Pin;
 8000f54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f5a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f6e:	f001 f9eb 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW3_Pin */
  GPIO_InitStruct.Pin = SW3_Pin;
 8000f72:	2308      	movs	r3, #8
 8000f74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f76:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW3_GPIO_Port, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	4809      	ldr	r0, [pc, #36]	; (8000fac <MX_GPIO_Init+0x114>)
 8000f88:	f001 f9de 	bl	8002348 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2105      	movs	r1, #5
 8000f90:	2028      	movs	r0, #40	; 0x28
 8000f92:	f000 fdaf 	bl	8001af4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f96:	2028      	movs	r0, #40	; 0x28
 8000f98:	f000 fdc8 	bl	8001b2c <HAL_NVIC_EnableIRQ>

}
 8000f9c:	bf00      	nop
 8000f9e:	3728      	adds	r7, #40	; 0x28
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	48000800 	.word	0x48000800
 8000fac:	48000400 	.word	0x48000400

08000fb0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fb8:	2001      	movs	r0, #1
 8000fba:	f005 ffc3 	bl	8006f44 <osDelay>
 8000fbe:	e7fb      	b.n	8000fb8 <StartDefaultTask+0x8>

08000fc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a04      	ldr	r2, [pc, #16]	; (8000fe0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d101      	bne.n	8000fd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000fd2:	f000 fcb7 	bl	8001944 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40014400 	.word	0x40014400

08000fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe8:	b672      	cpsid	i
}
 8000fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fec:	e7fe      	b.n	8000fec <Error_Handler+0x8>

08000fee <buzzerStartPlay>:
#include "mybuzzer.h"

extern TIM_HandleTypeDef htim3;

void buzzerStartPlay(BUZZER* buzzer,int* song, int* frames)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b085      	sub	sp, #20
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
	buzzer->frames = frames;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	605a      	str	r2, [r3, #4]
	buzzer->song = song;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	601a      	str	r2, [r3, #0]

}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <_write>:
int alarm_on = 0;
#define ALARM_MAX 32
extern ALARM ALARMS[ALARM_MAX];
ALARM ALARMS_check[ALARM_MAX];

int _write(int fd, char *ptr, int len) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	b29a      	uxth	r2, r3
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	68b9      	ldr	r1, [r7, #8]
 800102a:	4804      	ldr	r0, [pc, #16]	; (800103c <_write+0x28>)
 800102c:	f004 fcee 	bl	8005a0c <HAL_UART_Transmit>
	return len;
 8001030:	687b      	ldr	r3, [r7, #4]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000e3c 	.word	0x20000e3c

08001040 <main_menu>:
void main_menu() {
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	printf("Please enter one of the following Alarm commands: \r\n  "
 8001044:	4802      	ldr	r0, [pc, #8]	; (8001050 <main_menu+0x10>)
 8001046:	f008 fc35 	bl	80098b4 <iprintf>
			"1) create and then Please enter alarm name (no more than 20 ch) and the date in this format name:m:h:d:m:y\r\n "
			"2) edit \r\n "
			"3) delete \r\n ");
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	0800b5d4 	.word	0x0800b5d4

08001054 <create_alarm>:
void create_alarm(char param[30]) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b09e      	sub	sp, #120	; 0x78
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	char datename[50];
	char temp_name[20];
	DateTime temp_datetime;
	char *token;
	char s[3] = ": -";
 800105c:	4a36      	ldr	r2, [pc, #216]	; (8001138 <create_alarm+0xe4>)
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	6812      	ldr	r2, [r2, #0]
 8001064:	4611      	mov	r1, r2
 8001066:	8019      	strh	r1, [r3, #0]
 8001068:	3302      	adds	r3, #2
 800106a:	0c12      	lsrs	r2, r2, #16
 800106c:	701a      	strb	r2, [r3, #0]

	sscanf(param, "%s", datename);
 800106e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001072:	461a      	mov	r2, r3
 8001074:	4931      	ldr	r1, [pc, #196]	; (800113c <create_alarm+0xe8>)
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f008 fcaa 	bl	80099d0 <siscanf>

	token = strtok(datename, s);
 800107c:	f107 020c 	add.w	r2, r7, #12
 8001080:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f008 fd1c 	bl	8009ac4 <strtok>
 800108c:	6778      	str	r0, [r7, #116]	; 0x74
	strcpy(temp_name, token);
 800108e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001092:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001094:	4618      	mov	r0, r3
 8001096:	f008 fd0c 	bl	8009ab2 <strcpy>

	token = strtok(NULL, s);
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	4619      	mov	r1, r3
 80010a0:	2000      	movs	r0, #0
 80010a2:	f008 fd0f 	bl	8009ac4 <strtok>
 80010a6:	6778      	str	r0, [r7, #116]	; 0x74
	temp_datetime.min = atoi(token);
 80010a8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80010aa:	f008 fbbf 	bl	800982c <atoi>
 80010ae:	4603      	mov	r3, r0
 80010b0:	617b      	str	r3, [r7, #20]
	token = strtok(NULL, s);
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	4619      	mov	r1, r3
 80010b8:	2000      	movs	r0, #0
 80010ba:	f008 fd03 	bl	8009ac4 <strtok>
 80010be:	6778      	str	r0, [r7, #116]	; 0x74

	temp_datetime.hours = atoi(token);
 80010c0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80010c2:	f008 fbb3 	bl	800982c <atoi>
 80010c6:	4603      	mov	r3, r0
 80010c8:	61bb      	str	r3, [r7, #24]
	token = strtok(NULL, s);
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	4619      	mov	r1, r3
 80010d0:	2000      	movs	r0, #0
 80010d2:	f008 fcf7 	bl	8009ac4 <strtok>
 80010d6:	6778      	str	r0, [r7, #116]	; 0x74

	temp_datetime.day = atoi(token);
 80010d8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80010da:	f008 fba7 	bl	800982c <atoi>
 80010de:	4603      	mov	r3, r0
 80010e0:	623b      	str	r3, [r7, #32]
	token = strtok(NULL, s);
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	4619      	mov	r1, r3
 80010e8:	2000      	movs	r0, #0
 80010ea:	f008 fceb 	bl	8009ac4 <strtok>
 80010ee:	6778      	str	r0, [r7, #116]	; 0x74

	temp_datetime.month = atoi(token);
 80010f0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80010f2:	f008 fb9b 	bl	800982c <atoi>
 80010f6:	4603      	mov	r3, r0
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
	token = strtok(NULL, s);
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	4619      	mov	r1, r3
 8001100:	2000      	movs	r0, #0
 8001102:	f008 fcdf 	bl	8009ac4 <strtok>
 8001106:	6778      	str	r0, [r7, #116]	; 0x74

	temp_datetime.year = atoi(token);
 8001108:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800110a:	f008 fb8f 	bl	800982c <atoi>
 800110e:	4603      	mov	r3, r0
 8001110:	62bb      	str	r3, [r7, #40]	; 0x28
	token = strtok(NULL, s);
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	4619      	mov	r1, r3
 8001118:	2000      	movs	r0, #0
 800111a:	f008 fcd3 	bl	8009ac4 <strtok>
 800111e:	6778      	str	r0, [r7, #116]	; 0x74

	Alarm_Create(temp_name, &temp_datetime);
 8001120:	f107 0210 	add.w	r2, r7, #16
 8001124:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001128:	4611      	mov	r1, r2
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fa3a 	bl	80005a4 <Alarm_Create>
}
 8001130:	bf00      	nop
 8001132:	3778      	adds	r7, #120	; 0x78
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	0800b694 	.word	0x0800b694
 800113c:	0800b690 	.word	0x0800b690

08001140 <mymaininit>:
	for (int i = 0; i <32 ; i++) {
		ALARM *alarm = (ALARM*) (0x08081800UL + (sizeof(ALARM) * i));
		ALARMS[i] = *alarm;
	}
}
int mymaininit() {
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	//flashtoarry();
	buzzerStartPlay(&buzzer, song, length);
 8001144:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <mymaininit+0x34>)
 8001146:	490c      	ldr	r1, [pc, #48]	; (8001178 <mymaininit+0x38>)
 8001148:	480c      	ldr	r0, [pc, #48]	; (800117c <mymaininit+0x3c>)
 800114a:	f7ff ff50 	bl	8000fee <buzzerStartPlay>
	led_init(&led, LD2_GPIO_Port, LD2_Pin, 500);
 800114e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001152:	2220      	movs	r2, #32
 8001154:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001158:	4809      	ldr	r0, [pc, #36]	; (8001180 <mymaininit+0x40>)
 800115a:	f7ff fb51 	bl	8000800 <led_init>
	rtcInit(&rtc, &hi2c1, 0xD0);
 800115e:	22d0      	movs	r2, #208	; 0xd0
 8001160:	4908      	ldr	r1, [pc, #32]	; (8001184 <mymaininit+0x44>)
 8001162:	4809      	ldr	r0, [pc, #36]	; (8001188 <mymaininit+0x48>)
 8001164:	f7ff fb63 	bl	800082e <rtcInit>
	main_menu();
 8001168:	f7ff ff6a 	bl	8001040 <main_menu>
//	dateTime2.day = 3;
//	dateTime2.month = 10;
//	dateTime2.year = 22;
//	rtcSetTime(&rtc, &dateTime2 );

	return 0;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000027c 	.word	0x2000027c
 8001178:	20000084 	.word	0x20000084
 800117c:	20000ed8 	.word	0x20000ed8
 8001180:	20000ee0 	.word	0x20000ee0
 8001184:	20000d9c 	.word	0x20000d9c
 8001188:	20000eec 	.word	0x20000eec

0800118c <led_func>:

void led_func(void *argument) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN LED_blink */
	LED *led = (LED*) (argument);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for (;;) {
		if (alarm_on == 1) {
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <led_func+0x30>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d1fb      	bne.n	8001198 <led_func+0xc>
			HAL_GPIO_TogglePin(led->GPIOx, led->GPIO_Pin);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	889b      	ldrh	r3, [r3, #4]
 80011a8:	4619      	mov	r1, r3
 80011aa:	4610      	mov	r0, r2
 80011ac:	f001 fa8e 	bl	80026cc <HAL_GPIO_TogglePin>
			osDelay(led->delay);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f005 fec5 	bl	8006f44 <osDelay>
		if (alarm_on == 1) {
 80011ba:	e7ed      	b.n	8001198 <led_func+0xc>
 80011bc:	200013c0 	.word	0x200013c0

080011c0 <comtask_func>:
		}
	}
	/* USER CODE END LED_blink */
}
void comtask_func(void *argument) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN comtask_func */

	/* Infinite loop */
	for (;;) {

		if (commTask()) {
 80011c8:	f7ff fbaa 	bl	8000920 <commTask>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0fa      	beq.n	80011c8 <comtask_func+0x8>
			handleCommand();
 80011d2:	f7ff fc23 	bl	8000a1c <handleCommand>
		if (commTask()) {
 80011d6:	e7f7      	b.n	80011c8 <comtask_func+0x8>

080011d8 <buzzer_func>:
		}
	}
	/* USER CODE END comtask_func */
}
void buzzer_func(void *argument) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	if (alarm_on == 1) {
 80011e0:	4b3e      	ldr	r3, [pc, #248]	; (80012dc <buzzer_func+0x104>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d136      	bne.n	8001256 <buzzer_func+0x7e>
		buzzer.song = song;
 80011e8:	4b3d      	ldr	r3, [pc, #244]	; (80012e0 <buzzer_func+0x108>)
 80011ea:	4a3e      	ldr	r2, [pc, #248]	; (80012e4 <buzzer_func+0x10c>)
 80011ec:	601a      	str	r2, [r3, #0]
		buzzer.frames = length;
 80011ee:	4b3c      	ldr	r3, [pc, #240]	; (80012e0 <buzzer_func+0x108>)
 80011f0:	4a3d      	ldr	r2, [pc, #244]	; (80012e8 <buzzer_func+0x110>)
 80011f2:	605a      	str	r2, [r3, #4]
		__HAL_TIM_SET_AUTORELOAD(&htim3, buzzer.song[count] / 2);
 80011f4:	4b3a      	ldr	r3, [pc, #232]	; (80012e0 <buzzer_func+0x108>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4b3c      	ldr	r3, [pc, #240]	; (80012ec <buzzer_func+0x114>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	0fda      	lsrs	r2, r3, #31
 8001204:	4413      	add	r3, r2
 8001206:	105b      	asrs	r3, r3, #1
 8001208:	461a      	mov	r2, r3
 800120a:	4b39      	ldr	r3, [pc, #228]	; (80012f0 <buzzer_func+0x118>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001210:	4b33      	ldr	r3, [pc, #204]	; (80012e0 <buzzer_func+0x108>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	4b35      	ldr	r3, [pc, #212]	; (80012ec <buzzer_func+0x114>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	0fda      	lsrs	r2, r3, #31
 8001220:	4413      	add	r3, r2
 8001222:	105b      	asrs	r3, r3, #1
 8001224:	461a      	mov	r2, r3
 8001226:	4b32      	ldr	r3, [pc, #200]	; (80012f0 <buzzer_func+0x118>)
 8001228:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,
 800122a:	4b2d      	ldr	r3, [pc, #180]	; (80012e0 <buzzer_func+0x108>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	4b2f      	ldr	r3, [pc, #188]	; (80012ec <buzzer_func+0x114>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	da00      	bge.n	800123e <buzzer_func+0x66>
 800123c:	3303      	adds	r3, #3
 800123e:	109b      	asrs	r3, r3, #2
 8001240:	461a      	mov	r2, r3
 8001242:	4b2b      	ldr	r3, [pc, #172]	; (80012f0 <buzzer_func+0x118>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	635a      	str	r2, [r3, #52]	; 0x34
				((buzzer.song[count] / 2) / 2));
		HAL_TIM_Base_Start(&htim3);
 8001248:	4829      	ldr	r0, [pc, #164]	; (80012f0 <buzzer_func+0x118>)
 800124a:	f003 fac3 	bl	80047d4 <HAL_TIM_Base_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800124e:	2100      	movs	r1, #0
 8001250:	4827      	ldr	r0, [pc, #156]	; (80012f0 <buzzer_func+0x118>)
 8001252:	f003 fbef 	bl	8004a34 <HAL_TIM_PWM_Start>
	}
	/* Infinite loop */
	for (;;) {
		if (alarm_on == 1) {
 8001256:	4b21      	ldr	r3, [pc, #132]	; (80012dc <buzzer_func+0x104>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d1fb      	bne.n	8001256 <buzzer_func+0x7e>
			__HAL_TIM_SET_AUTORELOAD(&htim3, buzzer.song[count] / 2);
 800125e:	4b20      	ldr	r3, [pc, #128]	; (80012e0 <buzzer_func+0x108>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4b22      	ldr	r3, [pc, #136]	; (80012ec <buzzer_func+0x114>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	4413      	add	r3, r2
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	0fda      	lsrs	r2, r3, #31
 800126e:	4413      	add	r3, r2
 8001270:	105b      	asrs	r3, r3, #1
 8001272:	461a      	mov	r2, r3
 8001274:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <buzzer_func+0x118>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	62da      	str	r2, [r3, #44]	; 0x2c
 800127a:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <buzzer_func+0x108>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <buzzer_func+0x114>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	4413      	add	r3, r2
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	0fda      	lsrs	r2, r3, #31
 800128a:	4413      	add	r3, r2
 800128c:	105b      	asrs	r3, r3, #1
 800128e:	461a      	mov	r2, r3
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <buzzer_func+0x118>)
 8001292:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <buzzer_func+0x108>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <buzzer_func+0x114>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	da00      	bge.n	80012a8 <buzzer_func+0xd0>
 80012a6:	3303      	adds	r3, #3
 80012a8:	109b      	asrs	r3, r3, #2
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <buzzer_func+0x118>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	635a      	str	r2, [r3, #52]	; 0x34
					((buzzer.song[count] / 2) / 2));
			HAL_TIM_Base_Start(&htim3);
 80012b2:	480f      	ldr	r0, [pc, #60]	; (80012f0 <buzzer_func+0x118>)
 80012b4:	f003 fa8e 	bl	80047d4 <HAL_TIM_Base_Start>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80012b8:	2100      	movs	r1, #0
 80012ba:	480d      	ldr	r0, [pc, #52]	; (80012f0 <buzzer_func+0x118>)
 80012bc:	f003 fbba 	bl	8004a34 <HAL_TIM_PWM_Start>
			osDelay(buzzer.frames[count++]);
 80012c0:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <buzzer_func+0x108>)
 80012c2:	685a      	ldr	r2, [r3, #4]
 80012c4:	4b09      	ldr	r3, [pc, #36]	; (80012ec <buzzer_func+0x114>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	1c59      	adds	r1, r3, #1
 80012ca:	4808      	ldr	r0, [pc, #32]	; (80012ec <buzzer_func+0x114>)
 80012cc:	6001      	str	r1, [r0, #0]
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4413      	add	r3, r2
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f005 fe35 	bl	8006f44 <osDelay>
		if (alarm_on == 1) {
 80012da:	e7bc      	b.n	8001256 <buzzer_func+0x7e>
 80012dc:	200013c0 	.word	0x200013c0
 80012e0:	20000ed8 	.word	0x20000ed8
 80012e4:	20000084 	.word	0x20000084
 80012e8:	2000027c 	.word	0x2000027c
 80012ec:	20000ed4 	.word	0x20000ed4
 80012f0:	20000df0 	.word	0x20000df0

080012f4 <alarm_func>:
		}
	}
	/* USER CODE END buzzer_func */
}
void alarm_func(void *argument) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN alarm_func */
	/* Infinite loop */
	for (;;) {

		rtcGetTime(&rtc, &dateTime2);
 80012fc:	490d      	ldr	r1, [pc, #52]	; (8001334 <alarm_func+0x40>)
 80012fe:	480e      	ldr	r0, [pc, #56]	; (8001338 <alarm_func+0x44>)
 8001300:	f7ff fac0 	bl	8000884 <rtcGetTime>
		//  printf("date is %d:%d:%d:%d:%d:%d:%d \r\n ",dateTime2.sec,dateTime2.min,dateTime2.hours,dateTime2.weekDay,dateTime2.day,dateTime2.month,dateTime2.year);

		if (dateTime2.min == ALARMS[0].datetime.min
 8001304:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <alarm_func+0x40>)
 8001306:	685a      	ldr	r2, [r3, #4]
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <alarm_func+0x48>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	429a      	cmp	r2, r3
 800130e:	d109      	bne.n	8001324 <alarm_func+0x30>
				&& dateTime2.hours == ALARMS[0].datetime.hours) {
 8001310:	4b08      	ldr	r3, [pc, #32]	; (8001334 <alarm_func+0x40>)
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <alarm_func+0x48>)
 8001316:	69db      	ldr	r3, [r3, #28]
 8001318:	429a      	cmp	r2, r3
 800131a:	d103      	bne.n	8001324 <alarm_func+0x30>

			alarm_on = 1;
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <alarm_func+0x4c>)
 800131e:	2201      	movs	r2, #1
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	e002      	b.n	800132a <alarm_func+0x36>
			// printf("alarm: %s is on! \r\n ", ALARMS[0].name);
		}
		else{
			alarm_on =0;
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <alarm_func+0x4c>)
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
		}
		osDelay(1000);
 800132a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800132e:	f005 fe09 	bl	8006f44 <osDelay>
		rtcGetTime(&rtc, &dateTime2);
 8001332:	e7e3      	b.n	80012fc <alarm_func+0x8>
 8001334:	20000ef4 	.word	0x20000ef4
 8001338:	20000eec 	.word	0x20000eec
 800133c:	20000524 	.word	0x20000524
 8001340:	200013c0 	.word	0x200013c0

08001344 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134a:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <HAL_MspInit+0x6c>)
 800134c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800134e:	4a18      	ldr	r2, [pc, #96]	; (80013b0 <HAL_MspInit+0x6c>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6613      	str	r3, [r2, #96]	; 0x60
 8001356:	4b16      	ldr	r3, [pc, #88]	; (80013b0 <HAL_MspInit+0x6c>)
 8001358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <HAL_MspInit+0x6c>)
 8001364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001366:	4a12      	ldr	r2, [pc, #72]	; (80013b0 <HAL_MspInit+0x6c>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136c:	6593      	str	r3, [r2, #88]	; 0x58
 800136e:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <HAL_MspInit+0x6c>)
 8001370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	210f      	movs	r1, #15
 800137e:	f06f 0001 	mvn.w	r0, #1
 8001382:	f000 fbb7 	bl	8001af4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2105      	movs	r1, #5
 800138a:	2004      	movs	r0, #4
 800138c:	f000 fbb2 	bl	8001af4 <HAL_NVIC_SetPriority>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001390:	2004      	movs	r0, #4
 8001392:	f000 fbcb 	bl	8001b2c <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2105      	movs	r1, #5
 800139a:	2051      	movs	r0, #81	; 0x51
 800139c:	f000 fbaa 	bl	8001af4 <HAL_NVIC_SetPriority>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80013a0:	2051      	movs	r0, #81	; 0x51
 80013a2:	f000 fbc3 	bl	8001b2c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000

080013b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b0ac      	sub	sp, #176	; 0xb0
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2288      	movs	r2, #136	; 0x88
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f008 fa65 	bl	80098a4 <memset>
  if(hi2c->Instance==I2C1)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a21      	ldr	r2, [pc, #132]	; (8001464 <HAL_I2C_MspInit+0xb0>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d13b      	bne.n	800145c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013e4:	2340      	movs	r3, #64	; 0x40
 80013e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	4618      	mov	r0, r3
 80013f2:	f002 fcd1 	bl	8003d98 <HAL_RCCEx_PeriphCLKConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80013fc:	f7ff fdf2 	bl	8000fe4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	4b19      	ldr	r3, [pc, #100]	; (8001468 <HAL_I2C_MspInit+0xb4>)
 8001402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001404:	4a18      	ldr	r2, [pc, #96]	; (8001468 <HAL_I2C_MspInit+0xb4>)
 8001406:	f043 0302 	orr.w	r3, r3, #2
 800140a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140c:	4b16      	ldr	r3, [pc, #88]	; (8001468 <HAL_I2C_MspInit+0xb4>)
 800140e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	613b      	str	r3, [r7, #16]
 8001416:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001418:	f44f 7340 	mov.w	r3, #768	; 0x300
 800141c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001420:	2312      	movs	r3, #18
 8001422:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001432:	2304      	movs	r3, #4
 8001434:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001438:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800143c:	4619      	mov	r1, r3
 800143e:	480b      	ldr	r0, [pc, #44]	; (800146c <HAL_I2C_MspInit+0xb8>)
 8001440:	f000 ff82 	bl	8002348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <HAL_I2C_MspInit+0xb4>)
 8001446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001448:	4a07      	ldr	r2, [pc, #28]	; (8001468 <HAL_I2C_MspInit+0xb4>)
 800144a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800144e:	6593      	str	r3, [r2, #88]	; 0x58
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <HAL_I2C_MspInit+0xb4>)
 8001452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001454:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800145c:	bf00      	nop
 800145e:	37b0      	adds	r7, #176	; 0xb0
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40005400 	.word	0x40005400
 8001468:	40021000 	.word	0x40021000
 800146c:	48000400 	.word	0x48000400

08001470 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0d      	ldr	r2, [pc, #52]	; (80014b4 <HAL_TIM_PWM_MspInit+0x44>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d113      	bne.n	80014aa <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001482:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <HAL_TIM_PWM_MspInit+0x48>)
 8001484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001486:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <HAL_TIM_PWM_MspInit+0x48>)
 8001488:	f043 0302 	orr.w	r3, r3, #2
 800148c:	6593      	str	r3, [r2, #88]	; 0x58
 800148e:	4b0a      	ldr	r3, [pc, #40]	; (80014b8 <HAL_TIM_PWM_MspInit+0x48>)
 8001490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2105      	movs	r1, #5
 800149e:	201d      	movs	r0, #29
 80014a0:	f000 fb28 	bl	8001af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80014a4:	201d      	movs	r0, #29
 80014a6:	f000 fb41 	bl	8001b2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40000400 	.word	0x40000400
 80014b8:	40021000 	.word	0x40021000

080014bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 030c 	add.w	r3, r7, #12
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a11      	ldr	r2, [pc, #68]	; (8001520 <HAL_TIM_MspPostInit+0x64>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d11b      	bne.n	8001516 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_TIM_MspPostInit+0x68>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	4a10      	ldr	r2, [pc, #64]	; (8001524 <HAL_TIM_MspPostInit+0x68>)
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <HAL_TIM_MspPostInit+0x68>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014f6:	2310      	movs	r3, #16
 80014f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001506:	2302      	movs	r3, #2
 8001508:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	; (8001528 <HAL_TIM_MspPostInit+0x6c>)
 8001512:	f000 ff19 	bl	8002348 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001516:	bf00      	nop
 8001518:	3720      	adds	r7, #32
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40000400 	.word	0x40000400
 8001524:	40021000 	.word	0x40021000
 8001528:	48000400 	.word	0x48000400

0800152c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b0ac      	sub	sp, #176	; 0xb0
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	2288      	movs	r2, #136	; 0x88
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f008 f9a9 	bl	80098a4 <memset>
  if(huart->Instance==USART2)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a25      	ldr	r2, [pc, #148]	; (80015ec <HAL_UART_MspInit+0xc0>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d143      	bne.n	80015e4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800155c:	2302      	movs	r3, #2
 800155e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001560:	2300      	movs	r3, #0
 8001562:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	4618      	mov	r0, r3
 800156a:	f002 fc15 	bl	8003d98 <HAL_RCCEx_PeriphCLKConfig>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001574:	f7ff fd36 	bl	8000fe4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001578:	4b1d      	ldr	r3, [pc, #116]	; (80015f0 <HAL_UART_MspInit+0xc4>)
 800157a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157c:	4a1c      	ldr	r2, [pc, #112]	; (80015f0 <HAL_UART_MspInit+0xc4>)
 800157e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001582:	6593      	str	r3, [r2, #88]	; 0x58
 8001584:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <HAL_UART_MspInit+0xc4>)
 8001586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <HAL_UART_MspInit+0xc4>)
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	4a16      	ldr	r2, [pc, #88]	; (80015f0 <HAL_UART_MspInit+0xc4>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <HAL_UART_MspInit+0xc4>)
 800159e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015a8:	230c      	movs	r3, #12
 80015aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ae:	2302      	movs	r3, #2
 80015b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015c0:	2307      	movs	r3, #7
 80015c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015ca:	4619      	mov	r1, r3
 80015cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d0:	f000 feba 	bl	8002348 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2105      	movs	r1, #5
 80015d8:	2026      	movs	r0, #38	; 0x26
 80015da:	f000 fa8b 	bl	8001af4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015de:	2026      	movs	r0, #38	; 0x26
 80015e0:	f000 faa4 	bl	8001b2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015e4:	bf00      	nop
 80015e6:	37b0      	adds	r7, #176	; 0xb0
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40004400 	.word	0x40004400
 80015f0:	40021000 	.word	0x40021000

080015f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08c      	sub	sp, #48	; 0x30
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001604:	2200      	movs	r2, #0
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	2019      	movs	r0, #25
 800160a:	f000 fa73 	bl	8001af4 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800160e:	2019      	movs	r0, #25
 8001610:	f000 fa8c 	bl	8001b2c <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8001614:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <HAL_InitTick+0x9c>)
 8001616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001618:	4a1d      	ldr	r2, [pc, #116]	; (8001690 <HAL_InitTick+0x9c>)
 800161a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800161e:	6613      	str	r3, [r2, #96]	; 0x60
 8001620:	4b1b      	ldr	r3, [pc, #108]	; (8001690 <HAL_InitTick+0x9c>)
 8001622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800162c:	f107 0210 	add.w	r2, r7, #16
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f002 fb1c 	bl	8003c74 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800163c:	f002 fb04 	bl	8003c48 <HAL_RCC_GetPCLK2Freq>
 8001640:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001644:	4a13      	ldr	r2, [pc, #76]	; (8001694 <HAL_InitTick+0xa0>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	0c9b      	lsrs	r3, r3, #18
 800164c:	3b01      	subs	r3, #1
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_InitTick+0xa4>)
 8001652:	4a12      	ldr	r2, [pc, #72]	; (800169c <HAL_InitTick+0xa8>)
 8001654:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <HAL_InitTick+0xa4>)
 8001658:	f240 32e7 	movw	r2, #999	; 0x3e7
 800165c:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800165e:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_InitTick+0xa4>)
 8001660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001662:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8001664:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <HAL_InitTick+0xa4>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_InitTick+0xa4>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8001670:	4809      	ldr	r0, [pc, #36]	; (8001698 <HAL_InitTick+0xa4>)
 8001672:	f003 f84d 	bl	8004710 <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d104      	bne.n	8001686 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 800167c:	4806      	ldr	r0, [pc, #24]	; (8001698 <HAL_InitTick+0xa4>)
 800167e:	f003 f911 	bl	80048a4 <HAL_TIM_Base_Start_IT>
 8001682:	4603      	mov	r3, r0
 8001684:	e000      	b.n	8001688 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
}
 8001688:	4618      	mov	r0, r3
 800168a:	3730      	adds	r7, #48	; 0x30
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40021000 	.word	0x40021000
 8001694:	431bde83 	.word	0x431bde83
 8001698:	20001bc4 	.word	0x20001bc4
 800169c:	40014400 	.word	0x40014400

080016a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <NMI_Handler+0x4>

080016a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016aa:	e7fe      	b.n	80016aa <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	e7fe      	b.n	80016b0 <MemManage_Handler+0x4>

080016b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b2:	b480      	push	{r7}
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b6:	e7fe      	b.n	80016b6 <BusFault_Handler+0x4>

080016b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016bc:	e7fe      	b.n	80016bc <UsageFault_Handler+0x4>

080016be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016be:	b480      	push	{r7}
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80016d0:	f000 fb26 	bl	8001d20 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80016dc:	4802      	ldr	r0, [pc, #8]	; (80016e8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80016de:	f003 faaf 	bl	8004c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20001bc4 	.word	0x20001bc4

080016ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016f0:	4802      	ldr	r0, [pc, #8]	; (80016fc <TIM3_IRQHandler+0x10>)
 80016f2:	f003 faa5 	bl	8004c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000df0 	.word	0x20000df0

08001700 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001704:	4802      	ldr	r0, [pc, #8]	; (8001710 <USART2_IRQHandler+0x10>)
 8001706:	f004 fae7 	bl	8005cd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000e3c 	.word	0x20000e3c

08001714 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 8001718:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800171c:	f000 fff0 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001720:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001724:	f000 ffec 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}

0800172c <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
	return 1;
 800173e:	2301      	movs	r3, #1
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <_kill>:

int _kill(int pid, int sig)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001754:	f008 f86e 	bl	8009834 <__errno>
 8001758:	4603      	mov	r3, r0
 800175a:	2216      	movs	r2, #22
 800175c:	601a      	str	r2, [r3, #0]
	return -1;
 800175e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <_exit>:

void _exit (int status)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001772:	f04f 31ff 	mov.w	r1, #4294967295
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ffe7 	bl	800174a <_kill>
	while (1) {}		/* Make sure we hang here */
 800177c:	e7fe      	b.n	800177c <_exit+0x12>

0800177e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b086      	sub	sp, #24
 8001782:	af00      	add	r7, sp, #0
 8001784:	60f8      	str	r0, [r7, #12]
 8001786:	60b9      	str	r1, [r7, #8]
 8001788:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	e00a      	b.n	80017a6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001790:	f3af 8000 	nop.w
 8001794:	4601      	mov	r1, r0
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	1c5a      	adds	r2, r3, #1
 800179a:	60ba      	str	r2, [r7, #8]
 800179c:	b2ca      	uxtb	r2, r1
 800179e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	3301      	adds	r3, #1
 80017a4:	617b      	str	r3, [r7, #20]
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	dbf0      	blt.n	8001790 <_read+0x12>
	}

return len;
 80017ae:	687b      	ldr	r3, [r7, #4]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <_close>:
	}
	return len;
}

int _close(int file)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	return -1;
 80017c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017e0:	605a      	str	r2, [r3, #4]
	return 0;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_isatty>:

int _isatty(int file)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	return 1;
 80017f8:	2301      	movs	r3, #1
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001806:	b480      	push	{r7}
 8001808:	b085      	sub	sp, #20
 800180a:	af00      	add	r7, sp, #0
 800180c:	60f8      	str	r0, [r7, #12]
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
	return 0;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001828:	4a14      	ldr	r2, [pc, #80]	; (800187c <_sbrk+0x5c>)
 800182a:	4b15      	ldr	r3, [pc, #84]	; (8001880 <_sbrk+0x60>)
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001834:	4b13      	ldr	r3, [pc, #76]	; (8001884 <_sbrk+0x64>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d102      	bne.n	8001842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <_sbrk+0x64>)
 800183e:	4a12      	ldr	r2, [pc, #72]	; (8001888 <_sbrk+0x68>)
 8001840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <_sbrk+0x64>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	429a      	cmp	r2, r3
 800184e:	d207      	bcs.n	8001860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001850:	f007 fff0 	bl	8009834 <__errno>
 8001854:	4603      	mov	r3, r0
 8001856:	220c      	movs	r2, #12
 8001858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	e009      	b.n	8001874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001860:	4b08      	ldr	r3, [pc, #32]	; (8001884 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001866:	4b07      	ldr	r3, [pc, #28]	; (8001884 <_sbrk+0x64>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	4a05      	ldr	r2, [pc, #20]	; (8001884 <_sbrk+0x64>)
 8001870:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20018000 	.word	0x20018000
 8001880:	00000400 	.word	0x00000400
 8001884:	20001c10 	.word	0x20001c10
 8001888:	200048b8 	.word	0x200048b8

0800188c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <SystemInit+0x20>)
 8001892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001896:	4a05      	ldr	r2, [pc, #20]	; (80018ac <SystemInit+0x20>)
 8001898:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800189c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018b4:	f7ff ffea 	bl	800188c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018b8:	480c      	ldr	r0, [pc, #48]	; (80018ec <LoopForever+0x6>)
  ldr r1, =_edata
 80018ba:	490d      	ldr	r1, [pc, #52]	; (80018f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018bc:	4a0d      	ldr	r2, [pc, #52]	; (80018f4 <LoopForever+0xe>)
  movs r3, #0
 80018be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c0:	e002      	b.n	80018c8 <LoopCopyDataInit>

080018c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018c6:	3304      	adds	r3, #4

080018c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018cc:	d3f9      	bcc.n	80018c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ce:	4a0a      	ldr	r2, [pc, #40]	; (80018f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018d0:	4c0a      	ldr	r4, [pc, #40]	; (80018fc <LoopForever+0x16>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d4:	e001      	b.n	80018da <LoopFillZerobss>

080018d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d8:	3204      	adds	r2, #4

080018da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018dc:	d3fb      	bcc.n	80018d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018de:	f007 ffaf 	bl	8009840 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018e2:	f7ff f95d 	bl	8000ba0 <main>

080018e6 <LoopForever>:

LoopForever:
    b LoopForever
 80018e6:	e7fe      	b.n	80018e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f0:	20000508 	.word	0x20000508
  ldr r2, =_sidata
 80018f4:	0800ba30 	.word	0x0800ba30
  ldr r2, =_sbss
 80018f8:	20000508 	.word	0x20000508
  ldr r4, =_ebss
 80018fc:	200048b8 	.word	0x200048b8

08001900 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC1_2_IRQHandler>
	...

08001904 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800190a:	2300      	movs	r3, #0
 800190c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <HAL_Init+0x3c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a0b      	ldr	r2, [pc, #44]	; (8001940 <HAL_Init+0x3c>)
 8001914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001918:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800191a:	2003      	movs	r0, #3
 800191c:	f000 f8df 	bl	8001ade <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001920:	200f      	movs	r0, #15
 8001922:	f7ff fe67 	bl	80015f4 <HAL_InitTick>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d002      	beq.n	8001932 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	71fb      	strb	r3, [r7, #7]
 8001930:	e001      	b.n	8001936 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001932:	f7ff fd07 	bl	8001344 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001936:	79fb      	ldrb	r3, [r7, #7]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40022000 	.word	0x40022000

08001944 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001948:	4b06      	ldr	r3, [pc, #24]	; (8001964 <HAL_IncTick+0x20>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	461a      	mov	r2, r3
 800194e:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_IncTick+0x24>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4413      	add	r3, r2
 8001954:	4a04      	ldr	r2, [pc, #16]	; (8001968 <HAL_IncTick+0x24>)
 8001956:	6013      	str	r3, [r2, #0]
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	2000047c 	.word	0x2000047c
 8001968:	20001c14 	.word	0x20001c14

0800196c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  return uwTick;
 8001970:	4b03      	ldr	r3, [pc, #12]	; (8001980 <HAL_GetTick+0x14>)
 8001972:	681b      	ldr	r3, [r3, #0]
}
 8001974:	4618      	mov	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	20001c14 	.word	0x20001c14

08001984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001994:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019a0:	4013      	ands	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019b6:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	60d3      	str	r3, [r2, #12]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <__NVIC_GetPriorityGrouping+0x18>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	0a1b      	lsrs	r3, r3, #8
 80019d6:	f003 0307 	and.w	r3, r3, #7
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	db0b      	blt.n	8001a12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	f003 021f 	and.w	r2, r3, #31
 8001a00:	4907      	ldr	r1, [pc, #28]	; (8001a20 <__NVIC_EnableIRQ+0x38>)
 8001a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a06:	095b      	lsrs	r3, r3, #5
 8001a08:	2001      	movs	r0, #1
 8001a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	e000e100 	.word	0xe000e100

08001a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	6039      	str	r1, [r7, #0]
 8001a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	db0a      	blt.n	8001a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	490c      	ldr	r1, [pc, #48]	; (8001a70 <__NVIC_SetPriority+0x4c>)
 8001a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a42:	0112      	lsls	r2, r2, #4
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	440b      	add	r3, r1
 8001a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a4c:	e00a      	b.n	8001a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	4908      	ldr	r1, [pc, #32]	; (8001a74 <__NVIC_SetPriority+0x50>)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	f003 030f 	and.w	r3, r3, #15
 8001a5a:	3b04      	subs	r3, #4
 8001a5c:	0112      	lsls	r2, r2, #4
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	440b      	add	r3, r1
 8001a62:	761a      	strb	r2, [r3, #24]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	e000e100 	.word	0xe000e100
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b089      	sub	sp, #36	; 0x24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f1c3 0307 	rsb	r3, r3, #7
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	bf28      	it	cs
 8001a96:	2304      	movcs	r3, #4
 8001a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	2b06      	cmp	r3, #6
 8001aa0:	d902      	bls.n	8001aa8 <NVIC_EncodePriority+0x30>
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3b03      	subs	r3, #3
 8001aa6:	e000      	b.n	8001aaa <NVIC_EncodePriority+0x32>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43da      	mvns	r2, r3
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	401a      	ands	r2, r3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aca:	43d9      	mvns	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	4313      	orrs	r3, r2
         );
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3724      	adds	r7, #36	; 0x24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ff4c 	bl	8001984 <__NVIC_SetPriorityGrouping>
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b06:	f7ff ff61 	bl	80019cc <__NVIC_GetPriorityGrouping>
 8001b0a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	68b9      	ldr	r1, [r7, #8]
 8001b10:	6978      	ldr	r0, [r7, #20]
 8001b12:	f7ff ffb1 	bl	8001a78 <NVIC_EncodePriority>
 8001b16:	4602      	mov	r2, r0
 8001b18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff80 	bl	8001a24 <__NVIC_SetPriority>
}
 8001b24:	bf00      	nop
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff54 	bl	80019e8 <__NVIC_EnableIRQ>
}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b50:	2300      	movs	r3, #0
 8001b52:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d008      	beq.n	8001b72 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2204      	movs	r2, #4
 8001b64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e022      	b.n	8001bb8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 020e 	bic.w	r2, r2, #14
 8001b80:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0201 	bic.w	r2, r2, #1
 8001b90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f003 021c 	and.w	r2, r3, #28
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d005      	beq.n	8001be8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2204      	movs	r2, #4
 8001be0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	e029      	b.n	8001c3c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 020e 	bic.w	r2, r2, #14
 8001bf6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 0201 	bic.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0c:	f003 021c 	and.w	r2, r3, #28
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c14:	2101      	movs	r1, #1
 8001c16:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	4798      	blx	r3
    }
  }
  return status;
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	; (8001d18 <HAL_FLASH_Program+0xd0>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d101      	bne.n	8001c66 <HAL_FLASH_Program+0x1e>
 8001c62:	2302      	movs	r3, #2
 8001c64:	e053      	b.n	8001d0e <HAL_FLASH_Program+0xc6>
 8001c66:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <HAL_FLASH_Program+0xd0>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c70:	f000 f974 	bl	8001f5c <FLASH_WaitForLastOperation>
 8001c74:	4603      	mov	r3, r0
 8001c76:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001c78:	7dfb      	ldrb	r3, [r7, #23]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d143      	bne.n	8001d06 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c7e:	4b26      	ldr	r3, [pc, #152]	; (8001d18 <HAL_FLASH_Program+0xd0>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001c84:	4b25      	ldr	r3, [pc, #148]	; (8001d1c <HAL_FLASH_Program+0xd4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d009      	beq.n	8001ca4 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001c90:	4b22      	ldr	r3, [pc, #136]	; (8001d1c <HAL_FLASH_Program+0xd4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <HAL_FLASH_Program+0xd4>)
 8001c96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c9a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_FLASH_Program+0xd0>)
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	771a      	strb	r2, [r3, #28]
 8001ca2:	e002      	b.n	8001caa <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <HAL_FLASH_Program+0xd0>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d107      	bne.n	8001cc0 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cb4:	68b8      	ldr	r0, [r7, #8]
 8001cb6:	f000 f9a7 	bl	8002008 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	e010      	b.n	8001ce2 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d002      	beq.n	8001ccc <HAL_FLASH_Program+0x84>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d10a      	bne.n	8001ce2 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	68b8      	ldr	r0, [r7, #8]
 8001cd2:	f000 f9bf 	bl	8002054 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d102      	bne.n	8001ce2 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001cdc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ce0:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ce2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ce6:	f000 f939 	bl	8001f5c <FLASH_WaitForLastOperation>
 8001cea:	4603      	mov	r3, r0
 8001cec:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d006      	beq.n	8001d02 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001cf4:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <HAL_FLASH_Program+0xd4>)
 8001cf6:	695a      	ldr	r2, [r3, #20]
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	4907      	ldr	r1, [pc, #28]	; (8001d1c <HAL_FLASH_Program+0xd4>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001d02:	f000 fad7 	bl	80022b4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d06:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <HAL_FLASH_Program+0xd0>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]

  return status;
 8001d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000480 	.word	0x20000480
 8001d1c:	40022000 	.word	0x40022000

08001d20 <HAL_FLASH_IRQHandler>:
/**
  * @brief Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
  uint32_t tmp_page;
  uint32_t error;
  FLASH_ProcedureTypeDef procedure;

  /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));
 8001d26:	4b68      	ldr	r3, [pc, #416]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	4a67      	ldr	r2, [pc, #412]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d2c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001d30:	f023 0307 	bic.w	r3, r3, #7
 8001d34:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);
 8001d36:	4b64      	ldr	r3, [pc, #400]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	4a63      	ldr	r2, [pc, #396]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001d40:	6153      	str	r3, [r2, #20]
#endif

  /* Disable the FSTPG Bit only if it is the last row programmed */
  if(pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)
 8001d42:	4b62      	ldr	r3, [pc, #392]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001d44:	7a1b      	ldrb	r3, [r3, #8]
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d105      	bne.n	8001d58 <HAL_FLASH_IRQHandler+0x38>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001d4c:	4b5e      	ldr	r3, [pc, #376]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d4e:	695b      	ldr	r3, [r3, #20]
 8001d50:	4a5d      	ldr	r2, [pc, #372]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d56:	6153      	str	r3, [r2, #20]
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001d58:	4b5b      	ldr	r3, [pc, #364]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d5a:	691a      	ldr	r2, [r3, #16]
 8001d5c:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001d60:	4013      	ands	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]

  if (error !=0U)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d045      	beq.n	8001df6 <HAL_FLASH_IRQHandler+0xd6>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8001d6a:	4b58      	ldr	r3, [pc, #352]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	4a56      	ldr	r2, [pc, #344]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001d74:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d007      	beq.n	8001d90 <HAL_FLASH_IRQHandler+0x70>
 8001d80:	4b51      	ldr	r3, [pc, #324]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d82:	699a      	ldr	r2, [r3, #24]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001d8a:	494f      	ldr	r1, [pc, #316]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	618b      	str	r3, [r1, #24]
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d004      	beq.n	8001da4 <HAL_FLASH_IRQHandler+0x84>
 8001d9a:	4a4b      	ldr	r2, [pc, #300]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001da2:	6113      	str	r3, [r2, #16]

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches() ;
 8001da4:	f000 fa86 	bl	80022b4 <FLASH_FlushCaches>

    /* FLASH error interrupt user callback */
    procedure = pFlash.ProcedureOnGoing;
 8001da8:	4b48      	ldr	r3, [pc, #288]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001daa:	7a1b      	ldrb	r3, [r3, #8]
 8001dac:	72fb      	strb	r3, [r7, #11]
    if(procedure == FLASH_PROC_PAGE_ERASE)
 8001dae:	7afb      	ldrb	r3, [r7, #11]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d105      	bne.n	8001dc0 <HAL_FLASH_IRQHandler+0xa0>
    {
       HAL_FLASH_OperationErrorCallback(pFlash.Page);
 8001db4:	4b45      	ldr	r3, [pc, #276]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001db6:	695b      	ldr	r3, [r3, #20]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 f893 	bl	8001ee4 <HAL_FLASH_OperationErrorCallback>
 8001dbe:	e017      	b.n	8001df0 <HAL_FLASH_IRQHandler+0xd0>
    }
    else if(procedure == FLASH_PROC_MASS_ERASE)
 8001dc0:	7afb      	ldrb	r3, [r7, #11]
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d105      	bne.n	8001dd2 <HAL_FLASH_IRQHandler+0xb2>
    {
        HAL_FLASH_OperationErrorCallback(pFlash.Bank);
 8001dc6:	4b41      	ldr	r3, [pc, #260]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f88a 	bl	8001ee4 <HAL_FLASH_OperationErrorCallback>
 8001dd0:	e00e      	b.n	8001df0 <HAL_FLASH_IRQHandler+0xd0>
    }
    else if((procedure == FLASH_PROC_PROGRAM) ||
 8001dd2:	7afb      	ldrb	r3, [r7, #11]
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d002      	beq.n	8001dde <HAL_FLASH_IRQHandler+0xbe>
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	d105      	bne.n	8001dea <HAL_FLASH_IRQHandler+0xca>
            (procedure == FLASH_PROC_PROGRAM_LAST))
    {
       HAL_FLASH_OperationErrorCallback(pFlash.Address);
 8001dde:	4b3b      	ldr	r3, [pc, #236]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 f87e 	bl	8001ee4 <HAL_FLASH_OperationErrorCallback>
 8001de8:	e002      	b.n	8001df0 <HAL_FLASH_IRQHandler+0xd0>
    }
    else
    {
       HAL_FLASH_OperationErrorCallback(0U);
 8001dea:	2000      	movs	r0, #0
 8001dec:	f000 f87a 	bl	8001ee4 <HAL_FLASH_OperationErrorCallback>
    }

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001df0:	4b36      	ldr	r3, [pc, #216]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	721a      	strb	r2, [r3, #8]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != 0U)
 8001df6:	4b34      	ldr	r3, [pc, #208]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d04f      	beq.n	8001ea2 <HAL_FLASH_IRQHandler+0x182>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e02:	4b31      	ldr	r3, [pc, #196]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	611a      	str	r2, [r3, #16]

    if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)
 8001e08:	4b30      	ldr	r3, [pc, #192]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e0a:	7a1b      	ldrb	r3, [r3, #8]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d12b      	bne.n	8001e6a <HAL_FLASH_IRQHandler+0x14a>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 8001e12:	4b2e      	ldr	r3, [pc, #184]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	4a2c      	ldr	r2, [pc, #176]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e1a:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase*/
      if(pFlash.NbPagesToErase != 0U)
 8001e1c:	4b2b      	ldr	r3, [pc, #172]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d013      	beq.n	8001e4c <HAL_FLASH_IRQHandler+0x12c>
      {
        /* Indicate user which page has been erased*/
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8001e24:	4b29      	ldr	r3, [pc, #164]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e26:	695b      	ldr	r3, [r3, #20]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f000 f851 	bl	8001ed0 <HAL_FLASH_EndOfOperationCallback>

        /* Increment page number */
        pFlash.Page++;
 8001e2e:	4b27      	ldr	r3, [pc, #156]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	3301      	adds	r3, #1
 8001e34:	4a25      	ldr	r2, [pc, #148]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e36:	6153      	str	r3, [r2, #20]
        tmp_page = pFlash.Page;
 8001e38:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	607b      	str	r3, [r7, #4]
        FLASH_PageErase(tmp_page, pFlash.Bank);
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	4619      	mov	r1, r3
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f9ff 	bl	8002248 <FLASH_PageErase>
 8001e4a:	e02a      	b.n	8001ea2 <HAL_FLASH_IRQHandler+0x182>
      }
      else
      {
        /* No more pages to Erase */
        /* Reset Address and stop Erase pages procedure */
        pFlash.Page = 0xFFFFFFFFU;
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e52:	615a      	str	r2, [r3, #20]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001e54:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	721a      	strb	r2, [r3, #8]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8001e5a:	f000 fa2b 	bl	80022b4 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 f834 	bl	8001ed0 <HAL_FLASH_EndOfOperationCallback>
 8001e68:	e01b      	b.n	8001ea2 <HAL_FLASH_IRQHandler+0x182>
      }
    }
    else
    {
      /* Flush the caches to be sure of the data consistency */
      FLASH_FlushCaches() ;
 8001e6a:	f000 fa23 	bl	80022b4 <FLASH_FlushCaches>

      procedure = pFlash.ProcedureOnGoing;
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e70:	7a1b      	ldrb	r3, [r3, #8]
 8001e72:	72fb      	strb	r3, [r7, #11]
      if(procedure == FLASH_PROC_MASS_ERASE)
 8001e74:	7afb      	ldrb	r3, [r7, #11]
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d105      	bne.n	8001e86 <HAL_FLASH_IRQHandler+0x166>
      {
        /* MassErase ended. Return the selected bank */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8001e7a:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 f826 	bl	8001ed0 <HAL_FLASH_EndOfOperationCallback>
 8001e84:	e00a      	b.n	8001e9c <HAL_FLASH_IRQHandler+0x17c>
      }
      else if((procedure == FLASH_PROC_PROGRAM) ||
 8001e86:	7afb      	ldrb	r3, [r7, #11]
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d002      	beq.n	8001e92 <HAL_FLASH_IRQHandler+0x172>
 8001e8c:	7afb      	ldrb	r3, [r7, #11]
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	d104      	bne.n	8001e9c <HAL_FLASH_IRQHandler+0x17c>
              (procedure == FLASH_PROC_PROGRAM_LAST))
      {
        /* Program ended. Return the selected address */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8001e92:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 f81a 	bl	8001ed0 <HAL_FLASH_EndOfOperationCallback>
      {
        /* Nothing to do */
      }

      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	721a      	strb	r2, [r3, #8]
    }
  }

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001ea4:	7a1b      	ldrb	r3, [r3, #8]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d108      	bne.n	8001ebe <HAL_FLASH_IRQHandler+0x19e>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001eae:	695b      	ldr	r3, [r3, #20]
 8001eb0:	4a05      	ldr	r2, [pc, #20]	; (8001ec8 <HAL_FLASH_IRQHandler+0x1a8>)
 8001eb2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001eb6:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8001eb8:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <HAL_FLASH_IRQHandler+0x1ac>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	701a      	strb	r2, [r3, #0]
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40022000 	.word	0x40022000
 8001ecc:	20000480 	.word	0x20000480

08001ed0 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001efe:	2300      	movs	r3, #0
 8001f00:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001f02:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <HAL_FLASH_Unlock+0x38>)
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	da0b      	bge.n	8001f22 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <HAL_FLASH_Unlock+0x38>)
 8001f0c:	4a09      	ldr	r2, [pc, #36]	; (8001f34 <HAL_FLASH_Unlock+0x3c>)
 8001f0e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001f10:	4b07      	ldr	r3, [pc, #28]	; (8001f30 <HAL_FLASH_Unlock+0x38>)
 8001f12:	4a09      	ldr	r2, [pc, #36]	; (8001f38 <HAL_FLASH_Unlock+0x40>)
 8001f14:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <HAL_FLASH_Unlock+0x38>)
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	da01      	bge.n	8001f22 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001f22:	79fb      	ldrb	r3, [r7, #7]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	40022000 	.word	0x40022000
 8001f34:	45670123 	.word	0x45670123
 8001f38:	cdef89ab 	.word	0xcdef89ab

08001f3c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_FLASH_Lock+0x1c>)
 8001f42:	695b      	ldr	r3, [r3, #20]
 8001f44:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <HAL_FLASH_Lock+0x1c>)
 8001f46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001f4a:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	40022000 	.word	0x40022000

08001f5c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001f64:	f7ff fd02 	bl	800196c <HAL_GetTick>
 8001f68:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001f6a:	e00d      	b.n	8001f88 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f72:	d009      	beq.n	8001f88 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8001f74:	f7ff fcfa 	bl	800196c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d801      	bhi.n	8001f88 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e037      	b.n	8001ff8 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001f88:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001f8a:	691b      	ldr	r3, [r3, #16]
 8001f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1eb      	bne.n	8001f6c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001f94:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d01e      	beq.n	8001fe4 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8001fa6:	4b17      	ldr	r3, [pc, #92]	; (8002004 <FLASH_WaitForLastOperation+0xa8>)
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	4a15      	ldr	r2, [pc, #84]	; (8002004 <FLASH_WaitForLastOperation+0xa8>)
 8001fb0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <FLASH_WaitForLastOperation+0x70>
 8001fbc:	4b10      	ldr	r3, [pc, #64]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001fbe:	699a      	ldr	r2, [r3, #24]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001fc6:	490e      	ldr	r1, [pc, #56]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	618b      	str	r3, [r1, #24]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d004      	beq.n	8001fe0 <FLASH_WaitForLastOperation+0x84>
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001fde:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e009      	b.n	8001ff8 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001fe4:	4b06      	ldr	r3, [pc, #24]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d002      	beq.n	8001ff6 <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001ff0:	4b03      	ldr	r3, [pc, #12]	; (8002000 <FLASH_WaitForLastOperation+0xa4>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40022000 	.word	0x40022000
 8002004:	20000480 	.word	0x20000480

08002008 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002014:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <FLASH_Program_DoubleWord+0x48>)
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <FLASH_Program_DoubleWord+0x48>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002026:	f3bf 8f6f 	isb	sy
}
 800202a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800202c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	f04f 0300 	mov.w	r3, #0
 8002038:	000a      	movs	r2, r1
 800203a:	2300      	movs	r3, #0
 800203c:	68f9      	ldr	r1, [r7, #12]
 800203e:	3104      	adds	r1, #4
 8002040:	4613      	mov	r3, r2
 8002042:	600b      	str	r3, [r1, #0]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	40022000 	.word	0x40022000

08002054 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002054:	b480      	push	{r7}
 8002056:	b089      	sub	sp, #36	; 0x24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800205e:	2340      	movs	r3, #64	; 0x40
 8002060:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800206a:	4b14      	ldr	r3, [pc, #80]	; (80020bc <FLASH_Program_Fast+0x68>)
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	4a13      	ldr	r2, [pc, #76]	; (80020bc <FLASH_Program_Fast+0x68>)
 8002070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002074:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002076:	f3ef 8310 	mrs	r3, PRIMASK
 800207a:	60fb      	str	r3, [r7, #12]
  return(result);
 800207c:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800207e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002080:	b672      	cpsid	i
}
 8002082:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	3304      	adds	r3, #4
 8002090:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	3304      	adds	r3, #4
 8002096:	617b      	str	r3, [r7, #20]
    row_index--;
 8002098:	7ffb      	ldrb	r3, [r7, #31]
 800209a:	3b01      	subs	r3, #1
 800209c:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800209e:	7ffb      	ldrb	r3, [r7, #31]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1ef      	bne.n	8002084 <FLASH_Program_Fast+0x30>
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f383 8810 	msr	PRIMASK, r3
}
 80020ae:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80020b0:	bf00      	nop
 80020b2:	3724      	adds	r7, #36	; 0x24
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40022000 	.word	0x40022000

080020c0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80020ca:	4b49      	ldr	r3, [pc, #292]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_FLASHEx_Erase+0x16>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e087      	b.n	80021e6 <HAL_FLASHEx_Erase+0x126>
 80020d6:	4b46      	ldr	r3, [pc, #280]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80020e0:	f7ff ff3c 	bl	8001f5c <FLASH_WaitForLastOperation>
 80020e4:	4603      	mov	r3, r0
 80020e6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d177      	bne.n	80021de <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80020ee:	4b40      	ldr	r3, [pc, #256]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80020f4:	4b3f      	ldr	r3, [pc, #252]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d013      	beq.n	8002128 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002100:	4b3c      	ldr	r3, [pc, #240]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002108:	2b00      	cmp	r3, #0
 800210a:	d009      	beq.n	8002120 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800210c:	4b39      	ldr	r3, [pc, #228]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a38      	ldr	r2, [pc, #224]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 8002112:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002116:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002118:	4b35      	ldr	r3, [pc, #212]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 800211a:	2203      	movs	r2, #3
 800211c:	771a      	strb	r2, [r3, #28]
 800211e:	e016      	b.n	800214e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002120:	4b33      	ldr	r3, [pc, #204]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 8002122:	2201      	movs	r2, #1
 8002124:	771a      	strb	r2, [r3, #28]
 8002126:	e012      	b.n	800214e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002128:	4b32      	ldr	r3, [pc, #200]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002130:	2b00      	cmp	r3, #0
 8002132:	d009      	beq.n	8002148 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002134:	4b2f      	ldr	r3, [pc, #188]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a2e      	ldr	r2, [pc, #184]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 800213a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800213e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002140:	4b2b      	ldr	r3, [pc, #172]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 8002142:	2202      	movs	r2, #2
 8002144:	771a      	strb	r2, [r3, #28]
 8002146:	e002      	b.n	800214e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002148:	4b29      	ldr	r3, [pc, #164]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 800214a:	2200      	movs	r2, #0
 800214c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d113      	bne.n	800217e <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f84c 	bl	80021f8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002160:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002164:	f7ff fefa 	bl	8001f5c <FLASH_WaitForLastOperation>
 8002168:	4603      	mov	r3, r0
 800216a:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800216c:	4b21      	ldr	r3, [pc, #132]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 800216e:	695b      	ldr	r3, [r3, #20]
 8002170:	4a20      	ldr	r2, [pc, #128]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 8002172:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002176:	f023 0304 	bic.w	r3, r3, #4
 800217a:	6153      	str	r3, [r2, #20]
 800217c:	e02d      	b.n	80021da <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	f04f 32ff 	mov.w	r2, #4294967295
 8002184:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	e01d      	b.n	80021ca <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	4619      	mov	r1, r3
 8002194:	68b8      	ldr	r0, [r7, #8]
 8002196:	f000 f857 	bl	8002248 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800219a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800219e:	f7ff fedd 	bl	8001f5c <FLASH_WaitForLastOperation>
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80021a6:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	4a12      	ldr	r2, [pc, #72]	; (80021f4 <HAL_FLASHEx_Erase+0x134>)
 80021ac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80021b0:	f023 0302 	bic.w	r3, r3, #2
 80021b4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	601a      	str	r2, [r3, #0]
          break;
 80021c2:	e00a      	b.n	80021da <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	3301      	adds	r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	4413      	add	r3, r2
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d3d9      	bcc.n	800218e <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80021da:	f000 f86b 	bl	80022b4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021de:	4b04      	ldr	r3, [pc, #16]	; (80021f0 <HAL_FLASHEx_Erase+0x130>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]

  return status;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000480 	.word	0x20000480
 80021f4:	40022000 	.word	0x40022000

080021f8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	d005      	beq.n	8002216 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800220a:	4b0e      	ldr	r3, [pc, #56]	; (8002244 <FLASH_MassErase+0x4c>)
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	4a0d      	ldr	r2, [pc, #52]	; (8002244 <FLASH_MassErase+0x4c>)
 8002210:	f043 0304 	orr.w	r3, r3, #4
 8002214:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <FLASH_MassErase+0x4c>)
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	4a07      	ldr	r2, [pc, #28]	; (8002244 <FLASH_MassErase+0x4c>)
 8002226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800222a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800222c:	4b05      	ldr	r3, [pc, #20]	; (8002244 <FLASH_MassErase+0x4c>)
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	4a04      	ldr	r2, [pc, #16]	; (8002244 <FLASH_MassErase+0x4c>)
 8002232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002236:	6153      	str	r3, [r2, #20]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	40022000 	.word	0x40022000

08002248 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b00      	cmp	r3, #0
 800225a:	d006      	beq.n	800226a <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800225c:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <FLASH_PageErase+0x68>)
 800225e:	695b      	ldr	r3, [r3, #20]
 8002260:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <FLASH_PageErase+0x68>)
 8002262:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002266:	6153      	str	r3, [r2, #20]
 8002268:	e005      	b.n	8002276 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <FLASH_PageErase+0x68>)
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	4a10      	ldr	r2, [pc, #64]	; (80022b0 <FLASH_PageErase+0x68>)
 8002270:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002274:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <FLASH_PageErase+0x68>)
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8002286:	490a      	ldr	r1, [pc, #40]	; (80022b0 <FLASH_PageErase+0x68>)
 8002288:	4313      	orrs	r3, r2
 800228a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800228c:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <FLASH_PageErase+0x68>)
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <FLASH_PageErase+0x68>)
 8002292:	f043 0302 	orr.w	r3, r3, #2
 8002296:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <FLASH_PageErase+0x68>)
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	4a04      	ldr	r2, [pc, #16]	; (80022b0 <FLASH_PageErase+0x68>)
 800229e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a2:	6153      	str	r3, [r2, #20]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40022000 	.word	0x40022000

080022b4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80022ba:	4b21      	ldr	r3, [pc, #132]	; (8002340 <FLASH_FlushCaches+0x8c>)
 80022bc:	7f1b      	ldrb	r3, [r3, #28]
 80022be:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d002      	beq.n	80022cc <FLASH_FlushCaches+0x18>
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d117      	bne.n	80022fc <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80022cc:	4b1d      	ldr	r3, [pc, #116]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a1c      	ldr	r2, [pc, #112]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80022d6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80022d8:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a19      	ldr	r2, [pc, #100]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4b17      	ldr	r3, [pc, #92]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a16      	ldr	r2, [pc, #88]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022ee:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a13      	ldr	r2, [pc, #76]	; (8002344 <FLASH_FlushCaches+0x90>)
 80022f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022fa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d002      	beq.n	8002308 <FLASH_FlushCaches+0x54>
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	2b03      	cmp	r3, #3
 8002306:	d111      	bne.n	800232c <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <FLASH_FlushCaches+0x90>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <FLASH_FlushCaches+0x90>)
 800230e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <FLASH_FlushCaches+0x90>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <FLASH_FlushCaches+0x90>)
 800231a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800231e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <FLASH_FlushCaches+0x90>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a07      	ldr	r2, [pc, #28]	; (8002344 <FLASH_FlushCaches+0x90>)
 8002326:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800232a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800232c:	4b04      	ldr	r3, [pc, #16]	; (8002340 <FLASH_FlushCaches+0x8c>)
 800232e:	2200      	movs	r2, #0
 8002330:	771a      	strb	r2, [r3, #28]
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	20000480 	.word	0x20000480
 8002344:	40022000 	.word	0x40022000

08002348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002356:	e17f      	b.n	8002658 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	2101      	movs	r1, #1
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	fa01 f303 	lsl.w	r3, r1, r3
 8002364:	4013      	ands	r3, r2
 8002366:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 8171 	beq.w	8002652 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b01      	cmp	r3, #1
 800237a:	d005      	beq.n	8002388 <HAL_GPIO_Init+0x40>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d130      	bne.n	80023ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	2203      	movs	r2, #3
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023be:	2201      	movs	r2, #1
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43db      	mvns	r3, r3
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	4013      	ands	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	091b      	lsrs	r3, r3, #4
 80023d4:	f003 0201 	and.w	r2, r3, #1
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	d118      	bne.n	8002428 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023fc:	2201      	movs	r2, #1
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	08db      	lsrs	r3, r3, #3
 8002412:	f003 0201 	and.w	r2, r3, #1
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 0303 	and.w	r3, r3, #3
 8002430:	2b03      	cmp	r3, #3
 8002432:	d017      	beq.n	8002464 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	2203      	movs	r2, #3
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	43db      	mvns	r3, r3
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	4013      	ands	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 0303 	and.w	r3, r3, #3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d123      	bne.n	80024b8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	08da      	lsrs	r2, r3, #3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3208      	adds	r2, #8
 8002478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	220f      	movs	r2, #15
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4013      	ands	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	691a      	ldr	r2, [r3, #16]
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	08da      	lsrs	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3208      	adds	r2, #8
 80024b2:	6939      	ldr	r1, [r7, #16]
 80024b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	2203      	movs	r2, #3
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0203 	and.w	r2, r3, #3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80ac 	beq.w	8002652 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fa:	4b5f      	ldr	r3, [pc, #380]	; (8002678 <HAL_GPIO_Init+0x330>)
 80024fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024fe:	4a5e      	ldr	r2, [pc, #376]	; (8002678 <HAL_GPIO_Init+0x330>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6613      	str	r3, [r2, #96]	; 0x60
 8002506:	4b5c      	ldr	r3, [pc, #368]	; (8002678 <HAL_GPIO_Init+0x330>)
 8002508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002512:	4a5a      	ldr	r2, [pc, #360]	; (800267c <HAL_GPIO_Init+0x334>)
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	089b      	lsrs	r3, r3, #2
 8002518:	3302      	adds	r3, #2
 800251a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800251e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	220f      	movs	r2, #15
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800253c:	d025      	beq.n	800258a <HAL_GPIO_Init+0x242>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a4f      	ldr	r2, [pc, #316]	; (8002680 <HAL_GPIO_Init+0x338>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d01f      	beq.n	8002586 <HAL_GPIO_Init+0x23e>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a4e      	ldr	r2, [pc, #312]	; (8002684 <HAL_GPIO_Init+0x33c>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d019      	beq.n	8002582 <HAL_GPIO_Init+0x23a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a4d      	ldr	r2, [pc, #308]	; (8002688 <HAL_GPIO_Init+0x340>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d013      	beq.n	800257e <HAL_GPIO_Init+0x236>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a4c      	ldr	r2, [pc, #304]	; (800268c <HAL_GPIO_Init+0x344>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d00d      	beq.n	800257a <HAL_GPIO_Init+0x232>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a4b      	ldr	r2, [pc, #300]	; (8002690 <HAL_GPIO_Init+0x348>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d007      	beq.n	8002576 <HAL_GPIO_Init+0x22e>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a4a      	ldr	r2, [pc, #296]	; (8002694 <HAL_GPIO_Init+0x34c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d101      	bne.n	8002572 <HAL_GPIO_Init+0x22a>
 800256e:	2306      	movs	r3, #6
 8002570:	e00c      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002572:	2307      	movs	r3, #7
 8002574:	e00a      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002576:	2305      	movs	r3, #5
 8002578:	e008      	b.n	800258c <HAL_GPIO_Init+0x244>
 800257a:	2304      	movs	r3, #4
 800257c:	e006      	b.n	800258c <HAL_GPIO_Init+0x244>
 800257e:	2303      	movs	r3, #3
 8002580:	e004      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002582:	2302      	movs	r3, #2
 8002584:	e002      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <HAL_GPIO_Init+0x244>
 800258a:	2300      	movs	r3, #0
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	f002 0203 	and.w	r2, r2, #3
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	4093      	lsls	r3, r2
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800259c:	4937      	ldr	r1, [pc, #220]	; (800267c <HAL_GPIO_Init+0x334>)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	089b      	lsrs	r3, r3, #2
 80025a2:	3302      	adds	r3, #2
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025aa:	4b3b      	ldr	r3, [pc, #236]	; (8002698 <HAL_GPIO_Init+0x350>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025ce:	4a32      	ldr	r2, [pc, #200]	; (8002698 <HAL_GPIO_Init+0x350>)
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025d4:	4b30      	ldr	r3, [pc, #192]	; (8002698 <HAL_GPIO_Init+0x350>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025f8:	4a27      	ldr	r2, [pc, #156]	; (8002698 <HAL_GPIO_Init+0x350>)
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025fe:	4b26      	ldr	r3, [pc, #152]	; (8002698 <HAL_GPIO_Init+0x350>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002622:	4a1d      	ldr	r2, [pc, #116]	; (8002698 <HAL_GPIO_Init+0x350>)
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002628:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <HAL_GPIO_Init+0x350>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	43db      	mvns	r3, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800264c:	4a12      	ldr	r2, [pc, #72]	; (8002698 <HAL_GPIO_Init+0x350>)
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	3301      	adds	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	fa22 f303 	lsr.w	r3, r2, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	f47f ae78 	bne.w	8002358 <HAL_GPIO_Init+0x10>
  }
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	371c      	adds	r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
 800267c:	40010000 	.word	0x40010000
 8002680:	48000400 	.word	0x48000400
 8002684:	48000800 	.word	0x48000800
 8002688:	48000c00 	.word	0x48000c00
 800268c:	48001000 	.word	0x48001000
 8002690:	48001400 	.word	0x48001400
 8002694:	48001800 	.word	0x48001800
 8002698:	40010400 	.word	0x40010400

0800269c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	807b      	strh	r3, [r7, #2]
 80026a8:	4613      	mov	r3, r2
 80026aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026ac:	787b      	ldrb	r3, [r7, #1]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026b2:	887a      	ldrh	r2, [r7, #2]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026b8:	e002      	b.n	80026c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026ba:	887a      	ldrh	r2, [r7, #2]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4013      	ands	r3, r2
 80026e4:	041a      	lsls	r2, r3, #16
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	43d9      	mvns	r1, r3
 80026ea:	887b      	ldrh	r3, [r7, #2]
 80026ec:	400b      	ands	r3, r1
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	619a      	str	r2, [r3, #24]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800270a:	4b08      	ldr	r3, [pc, #32]	; (800272c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800270c:	695a      	ldr	r2, [r3, #20]
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	4013      	ands	r3, r2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d006      	beq.n	8002724 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002716:	4a05      	ldr	r2, [pc, #20]	; (800272c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	4618      	mov	r0, r3
 8002720:	f000 f806 	bl	8002730 <HAL_GPIO_EXTI_Callback>
  }
}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40010400 	.word	0x40010400

08002730 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b082      	sub	sp, #8
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e081      	b.n	800285c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d106      	bne.n	8002772 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7fe fe21 	bl	80013b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2224      	movs	r2, #36	; 0x24
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0201 	bic.w	r2, r2, #1
 8002788:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002796:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027a6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d107      	bne.n	80027c0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	e006      	b.n	80027ce <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80027cc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d104      	bne.n	80027e0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027de:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027f2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002802:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69d9      	ldr	r1, [r3, #28]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1a      	ldr	r2, [r3, #32]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 0201 	orr.w	r2, r2, #1
 800283c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2220      	movs	r2, #32
 8002848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b088      	sub	sp, #32
 8002868:	af02      	add	r7, sp, #8
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	4608      	mov	r0, r1
 800286e:	4611      	mov	r1, r2
 8002870:	461a      	mov	r2, r3
 8002872:	4603      	mov	r3, r0
 8002874:	817b      	strh	r3, [r7, #10]
 8002876:	460b      	mov	r3, r1
 8002878:	813b      	strh	r3, [r7, #8]
 800287a:	4613      	mov	r3, r2
 800287c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b20      	cmp	r3, #32
 8002888:	f040 80fd 	bne.w	8002a86 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800288c:	6a3b      	ldr	r3, [r7, #32]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HAL_I2C_Mem_Read+0x34>
 8002892:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800289e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0f1      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d101      	bne.n	80028b2 <HAL_I2C_Mem_Read+0x4e>
 80028ae:	2302      	movs	r3, #2
 80028b0:	e0ea      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028ba:	f7ff f857 	bl	800196c <HAL_GetTick>
 80028be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	2319      	movs	r3, #25
 80028c6:	2201      	movs	r2, #1
 80028c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f000 f95b 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e0d5      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2222      	movs	r2, #34	; 0x22
 80028e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2240      	movs	r2, #64	; 0x40
 80028e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6a3a      	ldr	r2, [r7, #32]
 80028f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80028fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002904:	88f8      	ldrh	r0, [r7, #6]
 8002906:	893a      	ldrh	r2, [r7, #8]
 8002908:	8979      	ldrh	r1, [r7, #10]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	9301      	str	r3, [sp, #4]
 800290e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	4603      	mov	r3, r0
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f8bf 	bl	8002a98 <I2C_RequestMemoryRead>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e0ad      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002930:	b29b      	uxth	r3, r3
 8002932:	2bff      	cmp	r3, #255	; 0xff
 8002934:	d90e      	bls.n	8002954 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	22ff      	movs	r2, #255	; 0xff
 800293a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002940:	b2da      	uxtb	r2, r3
 8002942:	8979      	ldrh	r1, [r7, #10]
 8002944:	4b52      	ldr	r3, [pc, #328]	; (8002a90 <HAL_I2C_Mem_Read+0x22c>)
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 fac3 	bl	8002ed8 <I2C_TransferConfig>
 8002952:	e00f      	b.n	8002974 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002962:	b2da      	uxtb	r2, r3
 8002964:	8979      	ldrh	r1, [r7, #10]
 8002966:	4b4a      	ldr	r3, [pc, #296]	; (8002a90 <HAL_I2C_Mem_Read+0x22c>)
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 fab2 	bl	8002ed8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297a:	2200      	movs	r2, #0
 800297c:	2104      	movs	r1, #4
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f902 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e07c      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a0:	1c5a      	adds	r2, r3, #1
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	3b01      	subs	r3, #1
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d034      	beq.n	8002a34 <HAL_I2C_Mem_Read+0x1d0>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d130      	bne.n	8002a34 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d8:	2200      	movs	r2, #0
 80029da:	2180      	movs	r1, #128	; 0x80
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 f8d3 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e04d      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	2bff      	cmp	r3, #255	; 0xff
 80029f4:	d90e      	bls.n	8002a14 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	22ff      	movs	r2, #255	; 0xff
 80029fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	8979      	ldrh	r1, [r7, #10]
 8002a04:	2300      	movs	r3, #0
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 fa63 	bl	8002ed8 <I2C_TransferConfig>
 8002a12:	e00f      	b.n	8002a34 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	8979      	ldrh	r1, [r7, #10]
 8002a26:	2300      	movs	r3, #0
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fa52 	bl	8002ed8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d19a      	bne.n	8002974 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f920 	bl	8002c88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e01a      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2220      	movs	r2, #32
 8002a58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6859      	ldr	r1, [r3, #4]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_I2C_Mem_Read+0x230>)
 8002a66:	400b      	ands	r3, r1
 8002a68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2220      	movs	r2, #32
 8002a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	e000      	b.n	8002a88 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a86:	2302      	movs	r3, #2
  }
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	80002400 	.word	0x80002400
 8002a94:	fe00e800 	.word	0xfe00e800

08002a98 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af02      	add	r7, sp, #8
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	4608      	mov	r0, r1
 8002aa2:	4611      	mov	r1, r2
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	817b      	strh	r3, [r7, #10]
 8002aaa:	460b      	mov	r3, r1
 8002aac:	813b      	strh	r3, [r7, #8]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	8979      	ldrh	r1, [r7, #10]
 8002ab8:	4b20      	ldr	r3, [pc, #128]	; (8002b3c <I2C_RequestMemoryRead+0xa4>)
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	2300      	movs	r3, #0
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 fa0a 	bl	8002ed8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ac4:	69fa      	ldr	r2, [r7, #28]
 8002ac6:	69b9      	ldr	r1, [r7, #24]
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f000 f89d 	bl	8002c08 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e02c      	b.n	8002b32 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ad8:	88fb      	ldrh	r3, [r7, #6]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d105      	bne.n	8002aea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ade:	893b      	ldrh	r3, [r7, #8]
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ae8:	e015      	b.n	8002b16 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002aea:	893b      	ldrh	r3, [r7, #8]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af8:	69fa      	ldr	r2, [r7, #28]
 8002afa:	69b9      	ldr	r1, [r7, #24]
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 f883 	bl	8002c08 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e012      	b.n	8002b32 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b0c:	893b      	ldrh	r3, [r7, #8]
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2140      	movs	r1, #64	; 0x40
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 f831 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e000      	b.n	8002b32 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	80002000 	.word	0x80002000

08002b40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d103      	bne.n	8002b5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d007      	beq.n	8002b7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	699a      	ldr	r2, [r3, #24]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f042 0201 	orr.w	r2, r2, #1
 8002b7a:	619a      	str	r2, [r3, #24]
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	4613      	mov	r3, r2
 8002b96:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b98:	e022      	b.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d01e      	beq.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba2:	f7fe fee3 	bl	800196c <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d302      	bcc.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d113      	bne.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbc:	f043 0220 	orr.w	r2, r3, #32
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e00f      	b.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	699a      	ldr	r2, [r3, #24]
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	4013      	ands	r3, r2
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d0cd      	beq.n	8002b9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c14:	e02c      	b.n	8002c70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	68b9      	ldr	r1, [r7, #8]
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f000 f870 	bl	8002d00 <I2C_IsErrorOccurred>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e02a      	b.n	8002c80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c30:	d01e      	beq.n	8002c70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c32:	f7fe fe9b 	bl	800196c <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d302      	bcc.n	8002c48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d113      	bne.n	8002c70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4c:	f043 0220 	orr.w	r2, r3, #32
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e007      	b.n	8002c80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d1cb      	bne.n	8002c16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c94:	e028      	b.n	8002ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	68b9      	ldr	r1, [r7, #8]
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 f830 	bl	8002d00 <I2C_IsErrorOccurred>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e026      	b.n	8002cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002caa:	f7fe fe5f 	bl	800196c <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	68ba      	ldr	r2, [r7, #8]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d302      	bcc.n	8002cc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d113      	bne.n	8002ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc4:	f043 0220 	orr.w	r2, r3, #32
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e007      	b.n	8002cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b20      	cmp	r3, #32
 8002cf4:	d1cf      	bne.n	8002c96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08a      	sub	sp, #40	; 0x28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f003 0310 	and.w	r3, r3, #16
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d075      	beq.n	8002e18 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2210      	movs	r2, #16
 8002d32:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d34:	e056      	b.n	8002de4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3c:	d052      	beq.n	8002de4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d3e:	f7fe fe15 	bl	800196c <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d302      	bcc.n	8002d54 <I2C_IsErrorOccurred+0x54>
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d147      	bne.n	8002de4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d5e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d66:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d76:	d12e      	bne.n	8002dd6 <I2C_IsErrorOccurred+0xd6>
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d7e:	d02a      	beq.n	8002dd6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002d80:	7cfb      	ldrb	r3, [r7, #19]
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d027      	beq.n	8002dd6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d94:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d96:	f7fe fde9 	bl	800196c <HAL_GetTick>
 8002d9a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d9c:	e01b      	b.n	8002dd6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d9e:	f7fe fde5 	bl	800196c <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b19      	cmp	r3, #25
 8002daa:	d914      	bls.n	8002dd6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db0:	f043 0220 	orr.w	r2, r3, #32
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	f003 0320 	and.w	r3, r3, #32
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d1dc      	bne.n	8002d9e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f003 0320 	and.w	r3, r3, #32
 8002dee:	2b20      	cmp	r3, #32
 8002df0:	d003      	beq.n	8002dfa <I2C_IsErrorOccurred+0xfa>
 8002df2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d09d      	beq.n	8002d36 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002dfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d103      	bne.n	8002e0a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2220      	movs	r2, #32
 8002e08:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	f043 0304 	orr.w	r3, r3, #4
 8002e10:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00b      	beq.n	8002e42 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e3a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00b      	beq.n	8002e64 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	f043 0308 	orr.w	r3, r3, #8
 8002e52:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00b      	beq.n	8002e86 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	f043 0302 	orr.w	r3, r3, #2
 8002e74:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d01c      	beq.n	8002ec8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff fe56 	bl	8002b40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6859      	ldr	r1, [r3, #4]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ed4 <I2C_IsErrorOccurred+0x1d4>)
 8002ea0:	400b      	ands	r3, r1
 8002ea2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002ec8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3728      	adds	r7, #40	; 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	fe00e800 	.word	0xfe00e800

08002ed8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b087      	sub	sp, #28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	607b      	str	r3, [r7, #4]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	817b      	strh	r3, [r7, #10]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002eea:	897b      	ldrh	r3, [r7, #10]
 8002eec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ef0:	7a7b      	ldrb	r3, [r7, #9]
 8002ef2:	041b      	lsls	r3, r3, #16
 8002ef4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ef8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f06:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	0d5b      	lsrs	r3, r3, #21
 8002f12:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002f16:	4b08      	ldr	r3, [pc, #32]	; (8002f38 <I2C_TransferConfig+0x60>)
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	ea02 0103 	and.w	r1, r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f2a:	bf00      	nop
 8002f2c:	371c      	adds	r7, #28
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	03ff63ff 	.word	0x03ff63ff

08002f3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	d138      	bne.n	8002fc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e032      	b.n	8002fc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2224      	movs	r2, #36	; 0x24
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f022 0201 	bic.w	r2, r2, #1
 8002f7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6819      	ldr	r1, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	e000      	b.n	8002fc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fc4:	2302      	movs	r3, #2
  }
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b085      	sub	sp, #20
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
 8002fda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b20      	cmp	r3, #32
 8002fe6:	d139      	bne.n	800305c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e033      	b.n	800305e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2224      	movs	r2, #36	; 0x24
 8003002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0201 	bic.w	r2, r2, #1
 8003014:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003024:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4313      	orrs	r3, r2
 800302e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0201 	orr.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2220      	movs	r2, #32
 800304c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	e000      	b.n	800305e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800305c:	2302      	movs	r3, #2
  }
}
 800305e:	4618      	mov	r0, r3
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003070:	4b04      	ldr	r3, [pc, #16]	; (8003084 <HAL_PWREx_GetVoltageRange+0x18>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40007000 	.word	0x40007000

08003088 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003096:	d130      	bne.n	80030fa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003098:	4b23      	ldr	r3, [pc, #140]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030a4:	d038      	beq.n	8003118 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030a6:	4b20      	ldr	r3, [pc, #128]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030ae:	4a1e      	ldr	r2, [pc, #120]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030b4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030b6:	4b1d      	ldr	r3, [pc, #116]	; (800312c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2232      	movs	r2, #50	; 0x32
 80030bc:	fb02 f303 	mul.w	r3, r2, r3
 80030c0:	4a1b      	ldr	r2, [pc, #108]	; (8003130 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	0c9b      	lsrs	r3, r3, #18
 80030c8:	3301      	adds	r3, #1
 80030ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030cc:	e002      	b.n	80030d4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030d4:	4b14      	ldr	r3, [pc, #80]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030e0:	d102      	bne.n	80030e8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1f2      	bne.n	80030ce <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030e8:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f4:	d110      	bne.n	8003118 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e00f      	b.n	800311a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003106:	d007      	beq.n	8003118 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003108:	4b07      	ldr	r3, [pc, #28]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003110:	4a05      	ldr	r2, [pc, #20]	; (8003128 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003112:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003116:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3714      	adds	r7, #20
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40007000 	.word	0x40007000
 800312c:	20000474 	.word	0x20000474
 8003130:	431bde83 	.word	0x431bde83

08003134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e3ca      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003146:	4b97      	ldr	r3, [pc, #604]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f003 030c 	and.w	r3, r3, #12
 800314e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003150:	4b94      	ldr	r3, [pc, #592]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	f003 0303 	and.w	r3, r3, #3
 8003158:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0310 	and.w	r3, r3, #16
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80e4 	beq.w	8003330 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d007      	beq.n	800317e <HAL_RCC_OscConfig+0x4a>
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	2b0c      	cmp	r3, #12
 8003172:	f040 808b 	bne.w	800328c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2b01      	cmp	r3, #1
 800317a:	f040 8087 	bne.w	800328c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800317e:	4b89      	ldr	r3, [pc, #548]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d005      	beq.n	8003196 <HAL_RCC_OscConfig+0x62>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e3a2      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1a      	ldr	r2, [r3, #32]
 800319a:	4b82      	ldr	r3, [pc, #520]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d004      	beq.n	80031b0 <HAL_RCC_OscConfig+0x7c>
 80031a6:	4b7f      	ldr	r3, [pc, #508]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031ae:	e005      	b.n	80031bc <HAL_RCC_OscConfig+0x88>
 80031b0:	4b7c      	ldr	r3, [pc, #496]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031bc:	4293      	cmp	r3, r2
 80031be:	d223      	bcs.n	8003208 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 fd87 	bl	8003cd8 <RCC_SetFlashLatencyFromMSIRange>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e383      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031d4:	4b73      	ldr	r3, [pc, #460]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a72      	ldr	r2, [pc, #456]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031da:	f043 0308 	orr.w	r3, r3, #8
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4b70      	ldr	r3, [pc, #448]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	496d      	ldr	r1, [pc, #436]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031f2:	4b6c      	ldr	r3, [pc, #432]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	021b      	lsls	r3, r3, #8
 8003200:	4968      	ldr	r1, [pc, #416]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003202:	4313      	orrs	r3, r2
 8003204:	604b      	str	r3, [r1, #4]
 8003206:	e025      	b.n	8003254 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003208:	4b66      	ldr	r3, [pc, #408]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a65      	ldr	r2, [pc, #404]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800320e:	f043 0308 	orr.w	r3, r3, #8
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	4b63      	ldr	r3, [pc, #396]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	4960      	ldr	r1, [pc, #384]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003222:	4313      	orrs	r3, r2
 8003224:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003226:	4b5f      	ldr	r3, [pc, #380]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	021b      	lsls	r3, r3, #8
 8003234:	495b      	ldr	r1, [pc, #364]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003236:	4313      	orrs	r3, r2
 8003238:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d109      	bne.n	8003254 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	4618      	mov	r0, r3
 8003246:	f000 fd47 	bl	8003cd8 <RCC_SetFlashLatencyFromMSIRange>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e343      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003254:	f000 fc4a 	bl	8003aec <HAL_RCC_GetSysClockFreq>
 8003258:	4602      	mov	r2, r0
 800325a:	4b52      	ldr	r3, [pc, #328]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	091b      	lsrs	r3, r3, #4
 8003260:	f003 030f 	and.w	r3, r3, #15
 8003264:	4950      	ldr	r1, [pc, #320]	; (80033a8 <HAL_RCC_OscConfig+0x274>)
 8003266:	5ccb      	ldrb	r3, [r1, r3]
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	fa22 f303 	lsr.w	r3, r2, r3
 8003270:	4a4e      	ldr	r2, [pc, #312]	; (80033ac <HAL_RCC_OscConfig+0x278>)
 8003272:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003274:	4b4e      	ldr	r3, [pc, #312]	; (80033b0 <HAL_RCC_OscConfig+0x27c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4618      	mov	r0, r3
 800327a:	f7fe f9bb 	bl	80015f4 <HAL_InitTick>
 800327e:	4603      	mov	r3, r0
 8003280:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d052      	beq.n	800332e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	e327      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d032      	beq.n	80032fa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003294:	4b43      	ldr	r3, [pc, #268]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a42      	ldr	r2, [pc, #264]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800329a:	f043 0301 	orr.w	r3, r3, #1
 800329e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032a0:	f7fe fb64 	bl	800196c <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032a8:	f7fe fb60 	bl	800196c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e310      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032ba:	4b3a      	ldr	r3, [pc, #232]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032c6:	4b37      	ldr	r3, [pc, #220]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a36      	ldr	r2, [pc, #216]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032cc:	f043 0308 	orr.w	r3, r3, #8
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	4b34      	ldr	r3, [pc, #208]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	4931      	ldr	r1, [pc, #196]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032e4:	4b2f      	ldr	r3, [pc, #188]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	021b      	lsls	r3, r3, #8
 80032f2:	492c      	ldr	r1, [pc, #176]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	604b      	str	r3, [r1, #4]
 80032f8:	e01a      	b.n	8003330 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032fa:	4b2a      	ldr	r3, [pc, #168]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a29      	ldr	r2, [pc, #164]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003306:	f7fe fb31 	bl	800196c <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800330e:	f7fe fb2d 	bl	800196c <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e2dd      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003320:	4b20      	ldr	r3, [pc, #128]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0x1da>
 800332c:	e000      	b.n	8003330 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800332e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d074      	beq.n	8003426 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	2b08      	cmp	r3, #8
 8003340:	d005      	beq.n	800334e <HAL_RCC_OscConfig+0x21a>
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	2b0c      	cmp	r3, #12
 8003346:	d10e      	bne.n	8003366 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	2b03      	cmp	r3, #3
 800334c:	d10b      	bne.n	8003366 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800334e:	4b15      	ldr	r3, [pc, #84]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d064      	beq.n	8003424 <HAL_RCC_OscConfig+0x2f0>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d160      	bne.n	8003424 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e2ba      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800336e:	d106      	bne.n	800337e <HAL_RCC_OscConfig+0x24a>
 8003370:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a0b      	ldr	r2, [pc, #44]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003376:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800337a:	6013      	str	r3, [r2, #0]
 800337c:	e026      	b.n	80033cc <HAL_RCC_OscConfig+0x298>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003386:	d115      	bne.n	80033b4 <HAL_RCC_OscConfig+0x280>
 8003388:	4b06      	ldr	r3, [pc, #24]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a05      	ldr	r2, [pc, #20]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800338e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	4b03      	ldr	r3, [pc, #12]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a02      	ldr	r2, [pc, #8]	; (80033a4 <HAL_RCC_OscConfig+0x270>)
 800339a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800339e:	6013      	str	r3, [r2, #0]
 80033a0:	e014      	b.n	80033cc <HAL_RCC_OscConfig+0x298>
 80033a2:	bf00      	nop
 80033a4:	40021000 	.word	0x40021000
 80033a8:	0800b770 	.word	0x0800b770
 80033ac:	20000474 	.word	0x20000474
 80033b0:	20000478 	.word	0x20000478
 80033b4:	4ba0      	ldr	r3, [pc, #640]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a9f      	ldr	r2, [pc, #636]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80033ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	4b9d      	ldr	r3, [pc, #628]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a9c      	ldr	r2, [pc, #624]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d013      	beq.n	80033fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fe faca 	bl	800196c <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033dc:	f7fe fac6 	bl	800196c <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	; 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e276      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033ee:	4b92      	ldr	r3, [pc, #584]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0f0      	beq.n	80033dc <HAL_RCC_OscConfig+0x2a8>
 80033fa:	e014      	b.n	8003426 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fe fab6 	bl	800196c <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003404:	f7fe fab2 	bl	800196c <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b64      	cmp	r3, #100	; 0x64
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e262      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003416:	4b88      	ldr	r3, [pc, #544]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x2d0>
 8003422:	e000      	b.n	8003426 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003424:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d060      	beq.n	80034f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	2b04      	cmp	r3, #4
 8003436:	d005      	beq.n	8003444 <HAL_RCC_OscConfig+0x310>
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	2b0c      	cmp	r3, #12
 800343c:	d119      	bne.n	8003472 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	2b02      	cmp	r3, #2
 8003442:	d116      	bne.n	8003472 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003444:	4b7c      	ldr	r3, [pc, #496]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <HAL_RCC_OscConfig+0x328>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e23f      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800345c:	4b76      	ldr	r3, [pc, #472]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	061b      	lsls	r3, r3, #24
 800346a:	4973      	ldr	r1, [pc, #460]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800346c:	4313      	orrs	r3, r2
 800346e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003470:	e040      	b.n	80034f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d023      	beq.n	80034c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800347a:	4b6f      	ldr	r3, [pc, #444]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a6e      	ldr	r2, [pc, #440]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003486:	f7fe fa71 	bl	800196c <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800348e:	f7fe fa6d 	bl	800196c <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e21d      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034a0:	4b65      	ldr	r3, [pc, #404]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d0f0      	beq.n	800348e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ac:	4b62      	ldr	r3, [pc, #392]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	061b      	lsls	r3, r3, #24
 80034ba:	495f      	ldr	r1, [pc, #380]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
 80034c0:	e018      	b.n	80034f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034c2:	4b5d      	ldr	r3, [pc, #372]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a5c      	ldr	r2, [pc, #368]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80034c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ce:	f7fe fa4d 	bl	800196c <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034d6:	f7fe fa49 	bl	800196c <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e1f9      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034e8:	4b53      	ldr	r3, [pc, #332]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f0      	bne.n	80034d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0308 	and.w	r3, r3, #8
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d03c      	beq.n	800357a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d01c      	beq.n	8003542 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003508:	4b4b      	ldr	r3, [pc, #300]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800350a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800350e:	4a4a      	ldr	r2, [pc, #296]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003518:	f7fe fa28 	bl	800196c <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003520:	f7fe fa24 	bl	800196c <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e1d4      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003532:	4b41      	ldr	r3, [pc, #260]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003534:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ef      	beq.n	8003520 <HAL_RCC_OscConfig+0x3ec>
 8003540:	e01b      	b.n	800357a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003542:	4b3d      	ldr	r3, [pc, #244]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003544:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003548:	4a3b      	ldr	r2, [pc, #236]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800354a:	f023 0301 	bic.w	r3, r3, #1
 800354e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003552:	f7fe fa0b 	bl	800196c <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800355a:	f7fe fa07 	bl	800196c <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e1b7      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800356c:	4b32      	ldr	r3, [pc, #200]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800356e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1ef      	bne.n	800355a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0304 	and.w	r3, r3, #4
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 80a6 	beq.w	80036d4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003588:	2300      	movs	r3, #0
 800358a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800358c:	4b2a      	ldr	r3, [pc, #168]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800358e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10d      	bne.n	80035b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003598:	4b27      	ldr	r3, [pc, #156]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800359a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800359c:	4a26      	ldr	r2, [pc, #152]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800359e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035a2:	6593      	str	r3, [r2, #88]	; 0x58
 80035a4:	4b24      	ldr	r3, [pc, #144]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80035a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035b0:	2301      	movs	r3, #1
 80035b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035b4:	4b21      	ldr	r3, [pc, #132]	; (800363c <HAL_RCC_OscConfig+0x508>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d118      	bne.n	80035f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035c0:	4b1e      	ldr	r3, [pc, #120]	; (800363c <HAL_RCC_OscConfig+0x508>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a1d      	ldr	r2, [pc, #116]	; (800363c <HAL_RCC_OscConfig+0x508>)
 80035c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035cc:	f7fe f9ce 	bl	800196c <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035d4:	f7fe f9ca 	bl	800196c <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e17a      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035e6:	4b15      	ldr	r3, [pc, #84]	; (800363c <HAL_RCC_OscConfig+0x508>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d108      	bne.n	800360c <HAL_RCC_OscConfig+0x4d8>
 80035fa:	4b0f      	ldr	r3, [pc, #60]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 80035fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003600:	4a0d      	ldr	r2, [pc, #52]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003602:	f043 0301 	orr.w	r3, r3, #1
 8003606:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800360a:	e029      	b.n	8003660 <HAL_RCC_OscConfig+0x52c>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2b05      	cmp	r3, #5
 8003612:	d115      	bne.n	8003640 <HAL_RCC_OscConfig+0x50c>
 8003614:	4b08      	ldr	r3, [pc, #32]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361a:	4a07      	ldr	r2, [pc, #28]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800361c:	f043 0304 	orr.w	r3, r3, #4
 8003620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 8003626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362a:	4a03      	ldr	r2, [pc, #12]	; (8003638 <HAL_RCC_OscConfig+0x504>)
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003634:	e014      	b.n	8003660 <HAL_RCC_OscConfig+0x52c>
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	40007000 	.word	0x40007000
 8003640:	4b9c      	ldr	r3, [pc, #624]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003646:	4a9b      	ldr	r2, [pc, #620]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003648:	f023 0301 	bic.w	r3, r3, #1
 800364c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003650:	4b98      	ldr	r3, [pc, #608]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003656:	4a97      	ldr	r2, [pc, #604]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003658:	f023 0304 	bic.w	r3, r3, #4
 800365c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d016      	beq.n	8003696 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003668:	f7fe f980 	bl	800196c <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800366e:	e00a      	b.n	8003686 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003670:	f7fe f97c 	bl	800196c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	f241 3288 	movw	r2, #5000	; 0x1388
 800367e:	4293      	cmp	r3, r2
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e12a      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003686:	4b8b      	ldr	r3, [pc, #556]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0ed      	beq.n	8003670 <HAL_RCC_OscConfig+0x53c>
 8003694:	e015      	b.n	80036c2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003696:	f7fe f969 	bl	800196c <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800369c:	e00a      	b.n	80036b4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800369e:	f7fe f965 	bl	800196c <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e113      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036b4:	4b7f      	ldr	r3, [pc, #508]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1ed      	bne.n	800369e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036c2:	7ffb      	ldrb	r3, [r7, #31]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d105      	bne.n	80036d4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036c8:	4b7a      	ldr	r3, [pc, #488]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80036ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036cc:	4a79      	ldr	r2, [pc, #484]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80036ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036d2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80fe 	beq.w	80038da <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	f040 80d0 	bne.w	8003888 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036e8:	4b72      	ldr	r3, [pc, #456]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f003 0203 	and.w	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d130      	bne.n	800375e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003706:	3b01      	subs	r3, #1
 8003708:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800370a:	429a      	cmp	r2, r3
 800370c:	d127      	bne.n	800375e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003718:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800371a:	429a      	cmp	r2, r3
 800371c:	d11f      	bne.n	800375e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003728:	2a07      	cmp	r2, #7
 800372a:	bf14      	ite	ne
 800372c:	2201      	movne	r2, #1
 800372e:	2200      	moveq	r2, #0
 8003730:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003732:	4293      	cmp	r3, r2
 8003734:	d113      	bne.n	800375e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003740:	085b      	lsrs	r3, r3, #1
 8003742:	3b01      	subs	r3, #1
 8003744:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003746:	429a      	cmp	r2, r3
 8003748:	d109      	bne.n	800375e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	085b      	lsrs	r3, r3, #1
 8003756:	3b01      	subs	r3, #1
 8003758:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800375a:	429a      	cmp	r2, r3
 800375c:	d06e      	beq.n	800383c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	2b0c      	cmp	r3, #12
 8003762:	d069      	beq.n	8003838 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003764:	4b53      	ldr	r3, [pc, #332]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d105      	bne.n	800377c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003770:	4b50      	ldr	r3, [pc, #320]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0ad      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003780:	4b4c      	ldr	r3, [pc, #304]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a4b      	ldr	r2, [pc, #300]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003786:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800378a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800378c:	f7fe f8ee 	bl	800196c <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003794:	f7fe f8ea 	bl	800196c <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e09a      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a6:	4b43      	ldr	r3, [pc, #268]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1f0      	bne.n	8003794 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037b2:	4b40      	ldr	r3, [pc, #256]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	4b40      	ldr	r3, [pc, #256]	; (80038b8 <HAL_RCC_OscConfig+0x784>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80037c2:	3a01      	subs	r2, #1
 80037c4:	0112      	lsls	r2, r2, #4
 80037c6:	4311      	orrs	r1, r2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037cc:	0212      	lsls	r2, r2, #8
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037d4:	0852      	lsrs	r2, r2, #1
 80037d6:	3a01      	subs	r2, #1
 80037d8:	0552      	lsls	r2, r2, #21
 80037da:	4311      	orrs	r1, r2
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037e0:	0852      	lsrs	r2, r2, #1
 80037e2:	3a01      	subs	r2, #1
 80037e4:	0652      	lsls	r2, r2, #25
 80037e6:	4311      	orrs	r1, r2
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037ec:	0912      	lsrs	r2, r2, #4
 80037ee:	0452      	lsls	r2, r2, #17
 80037f0:	430a      	orrs	r2, r1
 80037f2:	4930      	ldr	r1, [pc, #192]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037f8:	4b2e      	ldr	r3, [pc, #184]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2d      	ldr	r2, [pc, #180]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 80037fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003802:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003804:	4b2b      	ldr	r3, [pc, #172]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4a2a      	ldr	r2, [pc, #168]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800380a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800380e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003810:	f7fe f8ac 	bl	800196c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003818:	f7fe f8a8 	bl	800196c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e058      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382a:	4b22      	ldr	r3, [pc, #136]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003836:	e050      	b.n	80038da <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e04f      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383c:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d148      	bne.n	80038da <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003848:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a19      	ldr	r2, [pc, #100]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800384e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003852:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003854:	4b17      	ldr	r3, [pc, #92]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4a16      	ldr	r2, [pc, #88]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800385a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800385e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003860:	f7fe f884 	bl	800196c <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003868:	f7fe f880 	bl	800196c <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e030      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387a:	4b0e      	ldr	r3, [pc, #56]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0x734>
 8003886:	e028      	b.n	80038da <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	2b0c      	cmp	r3, #12
 800388c:	d023      	beq.n	80038d6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800388e:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a08      	ldr	r2, [pc, #32]	; (80038b4 <HAL_RCC_OscConfig+0x780>)
 8003894:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389a:	f7fe f867 	bl	800196c <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038a0:	e00c      	b.n	80038bc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a2:	f7fe f863 	bl	800196c <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d905      	bls.n	80038bc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e013      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
 80038b4:	40021000 	.word	0x40021000
 80038b8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038bc:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <HAL_RCC_OscConfig+0x7b0>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1ec      	bne.n	80038a2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <HAL_RCC_OscConfig+0x7b0>)
 80038ca:	68da      	ldr	r2, [r3, #12]
 80038cc:	4905      	ldr	r1, [pc, #20]	; (80038e4 <HAL_RCC_OscConfig+0x7b0>)
 80038ce:	4b06      	ldr	r3, [pc, #24]	; (80038e8 <HAL_RCC_OscConfig+0x7b4>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	60cb      	str	r3, [r1, #12]
 80038d4:	e001      	b.n	80038da <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3720      	adds	r7, #32
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40021000 	.word	0x40021000
 80038e8:	feeefffc 	.word	0xfeeefffc

080038ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0e7      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003900:	4b75      	ldr	r3, [pc, #468]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0307 	and.w	r3, r3, #7
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	429a      	cmp	r2, r3
 800390c:	d910      	bls.n	8003930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390e:	4b72      	ldr	r3, [pc, #456]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f023 0207 	bic.w	r2, r3, #7
 8003916:	4970      	ldr	r1, [pc, #448]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	4313      	orrs	r3, r2
 800391c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800391e:	4b6e      	ldr	r3, [pc, #440]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	429a      	cmp	r2, r3
 800392a:	d001      	beq.n	8003930 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e0cf      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d010      	beq.n	800395e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	4b66      	ldr	r3, [pc, #408]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003948:	429a      	cmp	r2, r3
 800394a:	d908      	bls.n	800395e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800394c:	4b63      	ldr	r3, [pc, #396]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	4960      	ldr	r1, [pc, #384]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 800395a:	4313      	orrs	r3, r2
 800395c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d04c      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b03      	cmp	r3, #3
 8003970:	d107      	bne.n	8003982 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003972:	4b5a      	ldr	r3, [pc, #360]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d121      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e0a6      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	2b02      	cmp	r3, #2
 8003988:	d107      	bne.n	800399a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800398a:	4b54      	ldr	r3, [pc, #336]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d115      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e09a      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d107      	bne.n	80039b2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039a2:	4b4e      	ldr	r3, [pc, #312]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e08e      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039b2:	4b4a      	ldr	r3, [pc, #296]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e086      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039c2:	4b46      	ldr	r3, [pc, #280]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f023 0203 	bic.w	r2, r3, #3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	4943      	ldr	r1, [pc, #268]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d4:	f7fd ffca 	bl	800196c <HAL_GetTick>
 80039d8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039da:	e00a      	b.n	80039f2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039dc:	f7fd ffc6 	bl	800196c <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e06e      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f2:	4b3a      	ldr	r3, [pc, #232]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 020c 	and.w	r2, r3, #12
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d1eb      	bne.n	80039dc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	4b31      	ldr	r3, [pc, #196]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d208      	bcs.n	8003a32 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a20:	4b2e      	ldr	r3, [pc, #184]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	492b      	ldr	r1, [pc, #172]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a32:	4b29      	ldr	r3, [pc, #164]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d210      	bcs.n	8003a62 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a40:	4b25      	ldr	r3, [pc, #148]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f023 0207 	bic.w	r2, r3, #7
 8003a48:	4923      	ldr	r1, [pc, #140]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a50:	4b21      	ldr	r3, [pc, #132]	; (8003ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d001      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e036      	b.n	8003ad0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a6e:	4b1b      	ldr	r3, [pc, #108]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	4918      	ldr	r1, [pc, #96]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0308 	and.w	r3, r3, #8
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d009      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a8c:	4b13      	ldr	r3, [pc, #76]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	4910      	ldr	r1, [pc, #64]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003aa0:	f000 f824 	bl	8003aec <HAL_RCC_GetSysClockFreq>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	; (8003adc <HAL_RCC_ClockConfig+0x1f0>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	f003 030f 	and.w	r3, r3, #15
 8003ab0:	490b      	ldr	r1, [pc, #44]	; (8003ae0 <HAL_RCC_ClockConfig+0x1f4>)
 8003ab2:	5ccb      	ldrb	r3, [r1, r3]
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8003abc:	4a09      	ldr	r2, [pc, #36]	; (8003ae4 <HAL_RCC_ClockConfig+0x1f8>)
 8003abe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ac0:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <HAL_RCC_ClockConfig+0x1fc>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fd fd95 	bl	80015f4 <HAL_InitTick>
 8003aca:	4603      	mov	r3, r0
 8003acc:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ace:	7afb      	ldrb	r3, [r7, #11]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40022000 	.word	0x40022000
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	0800b770 	.word	0x0800b770
 8003ae4:	20000474 	.word	0x20000474
 8003ae8:	20000478 	.word	0x20000478

08003aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b089      	sub	sp, #36	; 0x24
 8003af0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
 8003af6:	2300      	movs	r3, #0
 8003af8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003afa:	4b3e      	ldr	r3, [pc, #248]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 030c 	and.w	r3, r3, #12
 8003b02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b04:	4b3b      	ldr	r3, [pc, #236]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	f003 0303 	and.w	r3, r3, #3
 8003b0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d005      	beq.n	8003b20 <HAL_RCC_GetSysClockFreq+0x34>
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	2b0c      	cmp	r3, #12
 8003b18:	d121      	bne.n	8003b5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d11e      	bne.n	8003b5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b20:	4b34      	ldr	r3, [pc, #208]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d107      	bne.n	8003b3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b2c:	4b31      	ldr	r3, [pc, #196]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b32:	0a1b      	lsrs	r3, r3, #8
 8003b34:	f003 030f 	and.w	r3, r3, #15
 8003b38:	61fb      	str	r3, [r7, #28]
 8003b3a:	e005      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b3c:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	091b      	lsrs	r3, r3, #4
 8003b42:	f003 030f 	and.w	r3, r3, #15
 8003b46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b48:	4a2b      	ldr	r2, [pc, #172]	; (8003bf8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10d      	bne.n	8003b74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b5c:	e00a      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	2b04      	cmp	r3, #4
 8003b62:	d102      	bne.n	8003b6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b64:	4b25      	ldr	r3, [pc, #148]	; (8003bfc <HAL_RCC_GetSysClockFreq+0x110>)
 8003b66:	61bb      	str	r3, [r7, #24]
 8003b68:	e004      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d101      	bne.n	8003b74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b70:	4b23      	ldr	r3, [pc, #140]	; (8003c00 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	2b0c      	cmp	r3, #12
 8003b78:	d134      	bne.n	8003be4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b7a:	4b1e      	ldr	r3, [pc, #120]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d003      	beq.n	8003b92 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b03      	cmp	r3, #3
 8003b8e:	d003      	beq.n	8003b98 <HAL_RCC_GetSysClockFreq+0xac>
 8003b90:	e005      	b.n	8003b9e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b92:	4b1a      	ldr	r3, [pc, #104]	; (8003bfc <HAL_RCC_GetSysClockFreq+0x110>)
 8003b94:	617b      	str	r3, [r7, #20]
      break;
 8003b96:	e005      	b.n	8003ba4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b98:	4b19      	ldr	r3, [pc, #100]	; (8003c00 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b9a:	617b      	str	r3, [r7, #20]
      break;
 8003b9c:	e002      	b.n	8003ba4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	617b      	str	r3, [r7, #20]
      break;
 8003ba2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ba4:	4b13      	ldr	r3, [pc, #76]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	091b      	lsrs	r3, r3, #4
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	3301      	adds	r3, #1
 8003bb0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003bb2:	4b10      	ldr	r3, [pc, #64]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	0a1b      	lsrs	r3, r3, #8
 8003bb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	fb03 f202 	mul.w	r2, r3, r2
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bca:	4b0a      	ldr	r3, [pc, #40]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	0e5b      	lsrs	r3, r3, #25
 8003bd0:	f003 0303 	and.w	r3, r3, #3
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003be4:	69bb      	ldr	r3, [r7, #24]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3724      	adds	r7, #36	; 0x24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	0800b788 	.word	0x0800b788
 8003bfc:	00f42400 	.word	0x00f42400
 8003c00:	007a1200 	.word	0x007a1200

08003c04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c08:	4b03      	ldr	r3, [pc, #12]	; (8003c18 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000474 	.word	0x20000474

08003c1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c20:	f7ff fff0 	bl	8003c04 <HAL_RCC_GetHCLKFreq>
 8003c24:	4602      	mov	r2, r0
 8003c26:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	0a1b      	lsrs	r3, r3, #8
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	4904      	ldr	r1, [pc, #16]	; (8003c44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c32:	5ccb      	ldrb	r3, [r1, r3]
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40021000 	.word	0x40021000
 8003c44:	0800b780 	.word	0x0800b780

08003c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c4c:	f7ff ffda 	bl	8003c04 <HAL_RCC_GetHCLKFreq>
 8003c50:	4602      	mov	r2, r0
 8003c52:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	0adb      	lsrs	r3, r3, #11
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	4904      	ldr	r1, [pc, #16]	; (8003c70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c5e:	5ccb      	ldrb	r3, [r1, r3]
 8003c60:	f003 031f 	and.w	r3, r3, #31
 8003c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	0800b780 	.word	0x0800b780

08003c74 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	220f      	movs	r2, #15
 8003c82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003c84:	4b12      	ldr	r3, [pc, #72]	; (8003cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0203 	and.w	r2, r3, #3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003c90:	4b0f      	ldr	r3, [pc, #60]	; (8003cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003c9c:	4b0c      	ldr	r3, [pc, #48]	; (8003cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003ca8:	4b09      	ldr	r3, [pc, #36]	; (8003cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	08db      	lsrs	r3, r3, #3
 8003cae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003cb6:	4b07      	ldr	r3, [pc, #28]	; (8003cd4 <HAL_RCC_GetClockConfig+0x60>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0207 	and.w	r2, r3, #7
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	601a      	str	r2, [r3, #0]
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40022000 	.word	0x40022000

08003cd8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ce4:	4b2a      	ldr	r3, [pc, #168]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003cf0:	f7ff f9bc 	bl	800306c <HAL_PWREx_GetVoltageRange>
 8003cf4:	6178      	str	r0, [r7, #20]
 8003cf6:	e014      	b.n	8003d22 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cf8:	4b25      	ldr	r3, [pc, #148]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cfc:	4a24      	ldr	r2, [pc, #144]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d02:	6593      	str	r3, [r2, #88]	; 0x58
 8003d04:	4b22      	ldr	r3, [pc, #136]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0c:	60fb      	str	r3, [r7, #12]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d10:	f7ff f9ac 	bl	800306c <HAL_PWREx_GetVoltageRange>
 8003d14:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d16:	4b1e      	ldr	r3, [pc, #120]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d1a:	4a1d      	ldr	r2, [pc, #116]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d20:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d28:	d10b      	bne.n	8003d42 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b80      	cmp	r3, #128	; 0x80
 8003d2e:	d919      	bls.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2ba0      	cmp	r3, #160	; 0xa0
 8003d34:	d902      	bls.n	8003d3c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d36:	2302      	movs	r3, #2
 8003d38:	613b      	str	r3, [r7, #16]
 8003d3a:	e013      	b.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	613b      	str	r3, [r7, #16]
 8003d40:	e010      	b.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b80      	cmp	r3, #128	; 0x80
 8003d46:	d902      	bls.n	8003d4e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003d48:	2303      	movs	r3, #3
 8003d4a:	613b      	str	r3, [r7, #16]
 8003d4c:	e00a      	b.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b80      	cmp	r3, #128	; 0x80
 8003d52:	d102      	bne.n	8003d5a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d54:	2302      	movs	r3, #2
 8003d56:	613b      	str	r3, [r7, #16]
 8003d58:	e004      	b.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2b70      	cmp	r3, #112	; 0x70
 8003d5e:	d101      	bne.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d60:	2301      	movs	r3, #1
 8003d62:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d64:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f023 0207 	bic.w	r2, r3, #7
 8003d6c:	4909      	ldr	r1, [pc, #36]	; (8003d94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d74:	4b07      	ldr	r3, [pc, #28]	; (8003d94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d001      	beq.n	8003d86 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40022000 	.word	0x40022000

08003d98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003da0:	2300      	movs	r3, #0
 8003da2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003da4:	2300      	movs	r3, #0
 8003da6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d041      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003db8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003dbc:	d02a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003dbe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003dc2:	d824      	bhi.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003dc4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003dc8:	d008      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003dca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003dce:	d81e      	bhi.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003dd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dd8:	d010      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003dda:	e018      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ddc:	4b86      	ldr	r3, [pc, #536]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	4a85      	ldr	r2, [pc, #532]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003de8:	e015      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3304      	adds	r3, #4
 8003dee:	2100      	movs	r1, #0
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fabb 	bl	800436c <RCCEx_PLLSAI1_Config>
 8003df6:	4603      	mov	r3, r0
 8003df8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dfa:	e00c      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3320      	adds	r3, #32
 8003e00:	2100      	movs	r1, #0
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fba6 	bl	8004554 <RCCEx_PLLSAI2_Config>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e0c:	e003      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	74fb      	strb	r3, [r7, #19]
      break;
 8003e12:	e000      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003e14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e16:	7cfb      	ldrb	r3, [r7, #19]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10b      	bne.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e1c:	4b76      	ldr	r3, [pc, #472]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e22:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e2a:	4973      	ldr	r1, [pc, #460]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e32:	e001      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e34:	7cfb      	ldrb	r3, [r7, #19]
 8003e36:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d041      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e48:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e4c:	d02a      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003e4e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e52:	d824      	bhi.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e58:	d008      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e5e:	d81e      	bhi.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00a      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003e64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e68:	d010      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e6a:	e018      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e6c:	4b62      	ldr	r3, [pc, #392]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	4a61      	ldr	r2, [pc, #388]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e76:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e78:	e015      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	2100      	movs	r1, #0
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fa73 	bl	800436c <RCCEx_PLLSAI1_Config>
 8003e86:	4603      	mov	r3, r0
 8003e88:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e8a:	e00c      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3320      	adds	r3, #32
 8003e90:	2100      	movs	r1, #0
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 fb5e 	bl	8004554 <RCCEx_PLLSAI2_Config>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e9c:	e003      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ea2:	e000      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ea4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ea6:	7cfb      	ldrb	r3, [r7, #19]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10b      	bne.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003eac:	4b52      	ldr	r3, [pc, #328]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003eba:	494f      	ldr	r1, [pc, #316]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003ec2:	e001      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec4:	7cfb      	ldrb	r3, [r7, #19]
 8003ec6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 80a0 	beq.w	8004016 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003eda:	4b47      	ldr	r3, [pc, #284]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003eea:	2300      	movs	r3, #0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00d      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ef0:	4b41      	ldr	r3, [pc, #260]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef4:	4a40      	ldr	r2, [pc, #256]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003efa:	6593      	str	r3, [r2, #88]	; 0x58
 8003efc:	4b3e      	ldr	r3, [pc, #248]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f0c:	4b3b      	ldr	r3, [pc, #236]	; (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a3a      	ldr	r2, [pc, #232]	; (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f18:	f7fd fd28 	bl	800196c <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f1e:	e009      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f20:	f7fd fd24 	bl	800196c <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d902      	bls.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	74fb      	strb	r3, [r7, #19]
        break;
 8003f32:	e005      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f34:	4b31      	ldr	r3, [pc, #196]	; (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ef      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003f40:	7cfb      	ldrb	r3, [r7, #19]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d15c      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f46:	4b2c      	ldr	r3, [pc, #176]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f50:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01f      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d019      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f64:	4b24      	ldr	r3, [pc, #144]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f70:	4b21      	ldr	r3, [pc, #132]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f76:	4a20      	ldr	r2, [pc, #128]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f80:	4b1d      	ldr	r3, [pc, #116]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f86:	4a1c      	ldr	r2, [pc, #112]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f90:	4a19      	ldr	r2, [pc, #100]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d016      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa2:	f7fd fce3 	bl	800196c <HAL_GetTick>
 8003fa6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa8:	e00b      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003faa:	f7fd fcdf 	bl	800196c <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d902      	bls.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	74fb      	strb	r3, [r7, #19]
            break;
 8003fc0:	e006      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0ec      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003fd0:	7cfb      	ldrb	r3, [r7, #19]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10c      	bne.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fd6:	4b08      	ldr	r3, [pc, #32]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fe6:	4904      	ldr	r1, [pc, #16]	; (8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003fee:	e009      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ff0:	7cfb      	ldrb	r3, [r7, #19]
 8003ff2:	74bb      	strb	r3, [r7, #18]
 8003ff4:	e006      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003ff6:	bf00      	nop
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004000:	7cfb      	ldrb	r3, [r7, #19]
 8004002:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004004:	7c7b      	ldrb	r3, [r7, #17]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d105      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800400a:	4b9e      	ldr	r3, [pc, #632]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800400e:	4a9d      	ldr	r2, [pc, #628]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004010:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004014:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00a      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004022:	4b98      	ldr	r3, [pc, #608]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004028:	f023 0203 	bic.w	r2, r3, #3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004030:	4994      	ldr	r1, [pc, #592]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004032:	4313      	orrs	r3, r2
 8004034:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00a      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004044:	4b8f      	ldr	r3, [pc, #572]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800404a:	f023 020c 	bic.w	r2, r3, #12
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004052:	498c      	ldr	r1, [pc, #560]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004054:	4313      	orrs	r3, r2
 8004056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00a      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004066:	4b87      	ldr	r3, [pc, #540]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800406c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004074:	4983      	ldr	r1, [pc, #524]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004076:	4313      	orrs	r3, r2
 8004078:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0308 	and.w	r3, r3, #8
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00a      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004088:	4b7e      	ldr	r3, [pc, #504]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800408a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800408e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004096:	497b      	ldr	r1, [pc, #492]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004098:	4313      	orrs	r3, r2
 800409a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00a      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040aa:	4b76      	ldr	r3, [pc, #472]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040b8:	4972      	ldr	r1, [pc, #456]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0320 	and.w	r3, r3, #32
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00a      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040cc:	4b6d      	ldr	r3, [pc, #436]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040da:	496a      	ldr	r1, [pc, #424]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00a      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040ee:	4b65      	ldr	r3, [pc, #404]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fc:	4961      	ldr	r1, [pc, #388]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00a      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004110:	4b5c      	ldr	r3, [pc, #368]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004116:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800411e:	4959      	ldr	r1, [pc, #356]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004120:	4313      	orrs	r3, r2
 8004122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004132:	4b54      	ldr	r3, [pc, #336]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004134:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004138:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004140:	4950      	ldr	r1, [pc, #320]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00a      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004154:	4b4b      	ldr	r3, [pc, #300]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004162:	4948      	ldr	r1, [pc, #288]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004164:	4313      	orrs	r3, r2
 8004166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00a      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004176:	4b43      	ldr	r3, [pc, #268]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004184:	493f      	ldr	r1, [pc, #252]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004186:	4313      	orrs	r3, r2
 8004188:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d028      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004198:	4b3a      	ldr	r3, [pc, #232]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041a6:	4937      	ldr	r1, [pc, #220]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041b6:	d106      	bne.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041b8:	4b32      	ldr	r3, [pc, #200]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4a31      	ldr	r2, [pc, #196]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041c2:	60d3      	str	r3, [r2, #12]
 80041c4:	e011      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041ce:	d10c      	bne.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3304      	adds	r3, #4
 80041d4:	2101      	movs	r1, #1
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 f8c8 	bl	800436c <RCCEx_PLLSAI1_Config>
 80041dc:	4603      	mov	r3, r0
 80041de:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80041e0:	7cfb      	ldrb	r3, [r7, #19]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80041e6:	7cfb      	ldrb	r3, [r7, #19]
 80041e8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d028      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041f6:	4b23      	ldr	r3, [pc, #140]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041fc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004204:	491f      	ldr	r1, [pc, #124]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004206:	4313      	orrs	r3, r2
 8004208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004210:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004214:	d106      	bne.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004216:	4b1b      	ldr	r3, [pc, #108]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	4a1a      	ldr	r2, [pc, #104]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004220:	60d3      	str	r3, [r2, #12]
 8004222:	e011      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004228:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800422c:	d10c      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3304      	adds	r3, #4
 8004232:	2101      	movs	r1, #1
 8004234:	4618      	mov	r0, r3
 8004236:	f000 f899 	bl	800436c <RCCEx_PLLSAI1_Config>
 800423a:	4603      	mov	r3, r0
 800423c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800423e:	7cfb      	ldrb	r3, [r7, #19]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004244:	7cfb      	ldrb	r3, [r7, #19]
 8004246:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d02b      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004254:	4b0b      	ldr	r3, [pc, #44]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004262:	4908      	ldr	r1, [pc, #32]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800426e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004272:	d109      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004274:	4b03      	ldr	r3, [pc, #12]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	4a02      	ldr	r2, [pc, #8]	; (8004284 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800427e:	60d3      	str	r3, [r2, #12]
 8004280:	e014      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800428c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004290:	d10c      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3304      	adds	r3, #4
 8004296:	2101      	movs	r1, #1
 8004298:	4618      	mov	r0, r3
 800429a:	f000 f867 	bl	800436c <RCCEx_PLLSAI1_Config>
 800429e:	4603      	mov	r3, r0
 80042a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042a2:	7cfb      	ldrb	r3, [r7, #19]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80042a8:	7cfb      	ldrb	r3, [r7, #19]
 80042aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02f      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042b8:	4b2b      	ldr	r3, [pc, #172]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042be:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042c6:	4928      	ldr	r1, [pc, #160]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042d6:	d10d      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3304      	adds	r3, #4
 80042dc:	2102      	movs	r1, #2
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 f844 	bl	800436c <RCCEx_PLLSAI1_Config>
 80042e4:	4603      	mov	r3, r0
 80042e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042e8:	7cfb      	ldrb	r3, [r7, #19]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d014      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80042ee:	7cfb      	ldrb	r3, [r7, #19]
 80042f0:	74bb      	strb	r3, [r7, #18]
 80042f2:	e011      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80042fc:	d10c      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	3320      	adds	r3, #32
 8004302:	2102      	movs	r1, #2
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f925 	bl	8004554 <RCCEx_PLLSAI2_Config>
 800430a:	4603      	mov	r3, r0
 800430c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800430e:	7cfb      	ldrb	r3, [r7, #19]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004314:	7cfb      	ldrb	r3, [r7, #19]
 8004316:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00a      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004324:	4b10      	ldr	r3, [pc, #64]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800432a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004332:	490d      	ldr	r1, [pc, #52]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004334:	4313      	orrs	r3, r2
 8004336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00b      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004356:	4904      	ldr	r1, [pc, #16]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004358:	4313      	orrs	r3, r2
 800435a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800435e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40021000 	.word	0x40021000

0800436c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004376:	2300      	movs	r3, #0
 8004378:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800437a:	4b75      	ldr	r3, [pc, #468]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d018      	beq.n	80043b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004386:	4b72      	ldr	r3, [pc, #456]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f003 0203 	and.w	r2, r3, #3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d10d      	bne.n	80043b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
       ||
 800439a:	2b00      	cmp	r3, #0
 800439c:	d009      	beq.n	80043b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800439e:	4b6c      	ldr	r3, [pc, #432]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	091b      	lsrs	r3, r3, #4
 80043a4:	f003 0307 	and.w	r3, r3, #7
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
       ||
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d047      	beq.n	8004442 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	73fb      	strb	r3, [r7, #15]
 80043b6:	e044      	b.n	8004442 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b03      	cmp	r3, #3
 80043be:	d018      	beq.n	80043f2 <RCCEx_PLLSAI1_Config+0x86>
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d825      	bhi.n	8004410 <RCCEx_PLLSAI1_Config+0xa4>
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d002      	beq.n	80043ce <RCCEx_PLLSAI1_Config+0x62>
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d009      	beq.n	80043e0 <RCCEx_PLLSAI1_Config+0x74>
 80043cc:	e020      	b.n	8004410 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043ce:	4b60      	ldr	r3, [pc, #384]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d11d      	bne.n	8004416 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043de:	e01a      	b.n	8004416 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043e0:	4b5b      	ldr	r3, [pc, #364]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d116      	bne.n	800441a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f0:	e013      	b.n	800441a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043f2:	4b57      	ldr	r3, [pc, #348]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10f      	bne.n	800441e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043fe:	4b54      	ldr	r3, [pc, #336]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d109      	bne.n	800441e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800440e:	e006      	b.n	800441e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	73fb      	strb	r3, [r7, #15]
      break;
 8004414:	e004      	b.n	8004420 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004416:	bf00      	nop
 8004418:	e002      	b.n	8004420 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800441a:	bf00      	nop
 800441c:	e000      	b.n	8004420 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800441e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10d      	bne.n	8004442 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004426:	4b4a      	ldr	r3, [pc, #296]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6819      	ldr	r1, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	3b01      	subs	r3, #1
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	430b      	orrs	r3, r1
 800443c:	4944      	ldr	r1, [pc, #272]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 800443e:	4313      	orrs	r3, r2
 8004440:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004442:	7bfb      	ldrb	r3, [r7, #15]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d17d      	bne.n	8004544 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004448:	4b41      	ldr	r3, [pc, #260]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a40      	ldr	r2, [pc, #256]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 800444e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004452:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004454:	f7fd fa8a 	bl	800196c <HAL_GetTick>
 8004458:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800445a:	e009      	b.n	8004470 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800445c:	f7fd fa86 	bl	800196c <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d902      	bls.n	8004470 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	73fb      	strb	r3, [r7, #15]
        break;
 800446e:	e005      	b.n	800447c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004470:	4b37      	ldr	r3, [pc, #220]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1ef      	bne.n	800445c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800447c:	7bfb      	ldrb	r3, [r7, #15]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d160      	bne.n	8004544 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d111      	bne.n	80044ac <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004488:	4b31      	ldr	r3, [pc, #196]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004490:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6892      	ldr	r2, [r2, #8]
 8004498:	0211      	lsls	r1, r2, #8
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	68d2      	ldr	r2, [r2, #12]
 800449e:	0912      	lsrs	r2, r2, #4
 80044a0:	0452      	lsls	r2, r2, #17
 80044a2:	430a      	orrs	r2, r1
 80044a4:	492a      	ldr	r1, [pc, #168]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	610b      	str	r3, [r1, #16]
 80044aa:	e027      	b.n	80044fc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d112      	bne.n	80044d8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044b2:	4b27      	ldr	r3, [pc, #156]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80044ba:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	6892      	ldr	r2, [r2, #8]
 80044c2:	0211      	lsls	r1, r2, #8
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6912      	ldr	r2, [r2, #16]
 80044c8:	0852      	lsrs	r2, r2, #1
 80044ca:	3a01      	subs	r2, #1
 80044cc:	0552      	lsls	r2, r2, #21
 80044ce:	430a      	orrs	r2, r1
 80044d0:	491f      	ldr	r1, [pc, #124]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	610b      	str	r3, [r1, #16]
 80044d6:	e011      	b.n	80044fc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044d8:	4b1d      	ldr	r3, [pc, #116]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80044e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6892      	ldr	r2, [r2, #8]
 80044e8:	0211      	lsls	r1, r2, #8
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	6952      	ldr	r2, [r2, #20]
 80044ee:	0852      	lsrs	r2, r2, #1
 80044f0:	3a01      	subs	r2, #1
 80044f2:	0652      	lsls	r2, r2, #25
 80044f4:	430a      	orrs	r2, r1
 80044f6:	4916      	ldr	r1, [pc, #88]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044fc:	4b14      	ldr	r3, [pc, #80]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a13      	ldr	r2, [pc, #76]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004502:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004506:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004508:	f7fd fa30 	bl	800196c <HAL_GetTick>
 800450c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800450e:	e009      	b.n	8004524 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004510:	f7fd fa2c 	bl	800196c <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d902      	bls.n	8004524 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	73fb      	strb	r3, [r7, #15]
          break;
 8004522:	e005      	b.n	8004530 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004524:	4b0a      	ldr	r3, [pc, #40]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0ef      	beq.n	8004510 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d106      	bne.n	8004544 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004536:	4b06      	ldr	r3, [pc, #24]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004538:	691a      	ldr	r2, [r3, #16]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	4904      	ldr	r1, [pc, #16]	; (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004540:	4313      	orrs	r3, r2
 8004542:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004544:	7bfb      	ldrb	r3, [r7, #15]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40021000 	.word	0x40021000

08004554 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800455e:	2300      	movs	r3, #0
 8004560:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004562:	4b6a      	ldr	r3, [pc, #424]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d018      	beq.n	80045a0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800456e:	4b67      	ldr	r3, [pc, #412]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f003 0203 	and.w	r2, r3, #3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d10d      	bne.n	800459a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
       ||
 8004582:	2b00      	cmp	r3, #0
 8004584:	d009      	beq.n	800459a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004586:	4b61      	ldr	r3, [pc, #388]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	091b      	lsrs	r3, r3, #4
 800458c:	f003 0307 	and.w	r3, r3, #7
 8004590:	1c5a      	adds	r2, r3, #1
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
       ||
 8004596:	429a      	cmp	r2, r3
 8004598:	d047      	beq.n	800462a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	73fb      	strb	r3, [r7, #15]
 800459e:	e044      	b.n	800462a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d018      	beq.n	80045da <RCCEx_PLLSAI2_Config+0x86>
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d825      	bhi.n	80045f8 <RCCEx_PLLSAI2_Config+0xa4>
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d002      	beq.n	80045b6 <RCCEx_PLLSAI2_Config+0x62>
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d009      	beq.n	80045c8 <RCCEx_PLLSAI2_Config+0x74>
 80045b4:	e020      	b.n	80045f8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045b6:	4b55      	ldr	r3, [pc, #340]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d11d      	bne.n	80045fe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045c6:	e01a      	b.n	80045fe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045c8:	4b50      	ldr	r3, [pc, #320]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d116      	bne.n	8004602 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045d8:	e013      	b.n	8004602 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045da:	4b4c      	ldr	r3, [pc, #304]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10f      	bne.n	8004606 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045e6:	4b49      	ldr	r3, [pc, #292]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d109      	bne.n	8004606 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045f6:	e006      	b.n	8004606 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
      break;
 80045fc:	e004      	b.n	8004608 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045fe:	bf00      	nop
 8004600:	e002      	b.n	8004608 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004602:	bf00      	nop
 8004604:	e000      	b.n	8004608 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004606:	bf00      	nop
    }

    if(status == HAL_OK)
 8004608:	7bfb      	ldrb	r3, [r7, #15]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10d      	bne.n	800462a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800460e:	4b3f      	ldr	r3, [pc, #252]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6819      	ldr	r1, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	3b01      	subs	r3, #1
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	430b      	orrs	r3, r1
 8004624:	4939      	ldr	r1, [pc, #228]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004626:	4313      	orrs	r3, r2
 8004628:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d167      	bne.n	8004700 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004630:	4b36      	ldr	r3, [pc, #216]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a35      	ldr	r2, [pc, #212]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004636:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800463a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800463c:	f7fd f996 	bl	800196c <HAL_GetTick>
 8004640:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004642:	e009      	b.n	8004658 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004644:	f7fd f992 	bl	800196c <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d902      	bls.n	8004658 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	73fb      	strb	r3, [r7, #15]
        break;
 8004656:	e005      	b.n	8004664 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004658:	4b2c      	ldr	r3, [pc, #176]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1ef      	bne.n	8004644 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004664:	7bfb      	ldrb	r3, [r7, #15]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d14a      	bne.n	8004700 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d111      	bne.n	8004694 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004670:	4b26      	ldr	r3, [pc, #152]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6892      	ldr	r2, [r2, #8]
 8004680:	0211      	lsls	r1, r2, #8
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	68d2      	ldr	r2, [r2, #12]
 8004686:	0912      	lsrs	r2, r2, #4
 8004688:	0452      	lsls	r2, r2, #17
 800468a:	430a      	orrs	r2, r1
 800468c:	491f      	ldr	r1, [pc, #124]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 800468e:	4313      	orrs	r3, r2
 8004690:	614b      	str	r3, [r1, #20]
 8004692:	e011      	b.n	80046b8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004694:	4b1d      	ldr	r3, [pc, #116]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800469c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6892      	ldr	r2, [r2, #8]
 80046a4:	0211      	lsls	r1, r2, #8
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6912      	ldr	r2, [r2, #16]
 80046aa:	0852      	lsrs	r2, r2, #1
 80046ac:	3a01      	subs	r2, #1
 80046ae:	0652      	lsls	r2, r2, #25
 80046b0:	430a      	orrs	r2, r1
 80046b2:	4916      	ldr	r1, [pc, #88]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046b8:	4b14      	ldr	r3, [pc, #80]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a13      	ldr	r2, [pc, #76]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c4:	f7fd f952 	bl	800196c <HAL_GetTick>
 80046c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046ca:	e009      	b.n	80046e0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046cc:	f7fd f94e 	bl	800196c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d902      	bls.n	80046e0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	73fb      	strb	r3, [r7, #15]
          break;
 80046de:	e005      	b.n	80046ec <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046e0:	4b0a      	ldr	r3, [pc, #40]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0ef      	beq.n	80046cc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80046ec:	7bfb      	ldrb	r3, [r7, #15]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d106      	bne.n	8004700 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046f2:	4b06      	ldr	r3, [pc, #24]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046f4:	695a      	ldr	r2, [r3, #20]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	4904      	ldr	r1, [pc, #16]	; (800470c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004700:	7bfb      	ldrb	r3, [r7, #15]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	40021000 	.word	0x40021000

08004710 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d101      	bne.n	8004722 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e049      	b.n	80047b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d106      	bne.n	800473c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f841 	bl	80047be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2202      	movs	r2, #2
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3304      	adds	r3, #4
 800474c:	4619      	mov	r1, r3
 800474e:	4610      	mov	r0, r2
 8004750:	f000 fcd2 	bl	80050f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
	...

080047d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d001      	beq.n	80047ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e047      	b.n	800487c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2202      	movs	r2, #2
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a23      	ldr	r2, [pc, #140]	; (8004888 <HAL_TIM_Base_Start+0xb4>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d01d      	beq.n	800483a <HAL_TIM_Base_Start+0x66>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004806:	d018      	beq.n	800483a <HAL_TIM_Base_Start+0x66>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a1f      	ldr	r2, [pc, #124]	; (800488c <HAL_TIM_Base_Start+0xb8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d013      	beq.n	800483a <HAL_TIM_Base_Start+0x66>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a1e      	ldr	r2, [pc, #120]	; (8004890 <HAL_TIM_Base_Start+0xbc>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d00e      	beq.n	800483a <HAL_TIM_Base_Start+0x66>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a1c      	ldr	r2, [pc, #112]	; (8004894 <HAL_TIM_Base_Start+0xc0>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d009      	beq.n	800483a <HAL_TIM_Base_Start+0x66>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a1b      	ldr	r2, [pc, #108]	; (8004898 <HAL_TIM_Base_Start+0xc4>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d004      	beq.n	800483a <HAL_TIM_Base_Start+0x66>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a19      	ldr	r2, [pc, #100]	; (800489c <HAL_TIM_Base_Start+0xc8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d115      	bne.n	8004866 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	4b17      	ldr	r3, [pc, #92]	; (80048a0 <HAL_TIM_Base_Start+0xcc>)
 8004842:	4013      	ands	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2b06      	cmp	r3, #6
 800484a:	d015      	beq.n	8004878 <HAL_TIM_Base_Start+0xa4>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004852:	d011      	beq.n	8004878 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004864:	e008      	b.n	8004878 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f042 0201 	orr.w	r2, r2, #1
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	e000      	b.n	800487a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004878:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	40012c00 	.word	0x40012c00
 800488c:	40000400 	.word	0x40000400
 8004890:	40000800 	.word	0x40000800
 8004894:	40000c00 	.word	0x40000c00
 8004898:	40013400 	.word	0x40013400
 800489c:	40014000 	.word	0x40014000
 80048a0:	00010007 	.word	0x00010007

080048a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d001      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e04f      	b.n	800495c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2202      	movs	r2, #2
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68da      	ldr	r2, [r3, #12]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 0201 	orr.w	r2, r2, #1
 80048d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a23      	ldr	r2, [pc, #140]	; (8004968 <HAL_TIM_Base_Start_IT+0xc4>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d01d      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x76>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e6:	d018      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x76>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1f      	ldr	r2, [pc, #124]	; (800496c <HAL_TIM_Base_Start_IT+0xc8>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d013      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x76>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1e      	ldr	r2, [pc, #120]	; (8004970 <HAL_TIM_Base_Start_IT+0xcc>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d00e      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x76>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a1c      	ldr	r2, [pc, #112]	; (8004974 <HAL_TIM_Base_Start_IT+0xd0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d009      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x76>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a1b      	ldr	r2, [pc, #108]	; (8004978 <HAL_TIM_Base_Start_IT+0xd4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d004      	beq.n	800491a <HAL_TIM_Base_Start_IT+0x76>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a19      	ldr	r2, [pc, #100]	; (800497c <HAL_TIM_Base_Start_IT+0xd8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d115      	bne.n	8004946 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	4b17      	ldr	r3, [pc, #92]	; (8004980 <HAL_TIM_Base_Start_IT+0xdc>)
 8004922:	4013      	ands	r3, r2
 8004924:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b06      	cmp	r3, #6
 800492a:	d015      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0xb4>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004932:	d011      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0201 	orr.w	r2, r2, #1
 8004942:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004944:	e008      	b.n	8004958 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0201 	orr.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	e000      	b.n	800495a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004958:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3714      	adds	r7, #20
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr
 8004968:	40012c00 	.word	0x40012c00
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40000c00 	.word	0x40000c00
 8004978:	40013400 	.word	0x40013400
 800497c:	40014000 	.word	0x40014000
 8004980:	00010007 	.word	0x00010007

08004984 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e049      	b.n	8004a2a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fc fd60 	bl	8001470 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2202      	movs	r2, #2
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	3304      	adds	r3, #4
 80049c0:	4619      	mov	r1, r3
 80049c2:	4610      	mov	r0, r2
 80049c4:	f000 fb98 	bl	80050f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d109      	bne.n	8004a58 <HAL_TIM_PWM_Start+0x24>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	bf14      	ite	ne
 8004a50:	2301      	movne	r3, #1
 8004a52:	2300      	moveq	r3, #0
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	e03c      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x9e>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2b04      	cmp	r3, #4
 8004a5c:	d109      	bne.n	8004a72 <HAL_TIM_PWM_Start+0x3e>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	bf14      	ite	ne
 8004a6a:	2301      	movne	r3, #1
 8004a6c:	2300      	moveq	r3, #0
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	e02f      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x9e>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d109      	bne.n	8004a8c <HAL_TIM_PWM_Start+0x58>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	bf14      	ite	ne
 8004a84:	2301      	movne	r3, #1
 8004a86:	2300      	moveq	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	e022      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x9e>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2b0c      	cmp	r3, #12
 8004a90:	d109      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0x72>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	bf14      	ite	ne
 8004a9e:	2301      	movne	r3, #1
 8004aa0:	2300      	moveq	r3, #0
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	e015      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x9e>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b10      	cmp	r3, #16
 8004aaa:	d109      	bne.n	8004ac0 <HAL_TIM_PWM_Start+0x8c>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	bf14      	ite	ne
 8004ab8:	2301      	movne	r3, #1
 8004aba:	2300      	moveq	r3, #0
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	e008      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x9e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	bf14      	ite	ne
 8004acc:	2301      	movne	r3, #1
 8004ace:	2300      	moveq	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e09c      	b.n	8004c14 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d104      	bne.n	8004aea <HAL_TIM_PWM_Start+0xb6>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ae8:	e023      	b.n	8004b32 <HAL_TIM_PWM_Start+0xfe>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d104      	bne.n	8004afa <HAL_TIM_PWM_Start+0xc6>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004af8:	e01b      	b.n	8004b32 <HAL_TIM_PWM_Start+0xfe>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d104      	bne.n	8004b0a <HAL_TIM_PWM_Start+0xd6>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b08:	e013      	b.n	8004b32 <HAL_TIM_PWM_Start+0xfe>
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2b0c      	cmp	r3, #12
 8004b0e:	d104      	bne.n	8004b1a <HAL_TIM_PWM_Start+0xe6>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b18:	e00b      	b.n	8004b32 <HAL_TIM_PWM_Start+0xfe>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b10      	cmp	r3, #16
 8004b1e:	d104      	bne.n	8004b2a <HAL_TIM_PWM_Start+0xf6>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b28:	e003      	b.n	8004b32 <HAL_TIM_PWM_Start+0xfe>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2201      	movs	r2, #1
 8004b38:	6839      	ldr	r1, [r7, #0]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fe4c 	bl	80057d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a35      	ldr	r2, [pc, #212]	; (8004c1c <HAL_TIM_PWM_Start+0x1e8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d013      	beq.n	8004b72 <HAL_TIM_PWM_Start+0x13e>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a34      	ldr	r2, [pc, #208]	; (8004c20 <HAL_TIM_PWM_Start+0x1ec>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d00e      	beq.n	8004b72 <HAL_TIM_PWM_Start+0x13e>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a32      	ldr	r2, [pc, #200]	; (8004c24 <HAL_TIM_PWM_Start+0x1f0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d009      	beq.n	8004b72 <HAL_TIM_PWM_Start+0x13e>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a31      	ldr	r2, [pc, #196]	; (8004c28 <HAL_TIM_PWM_Start+0x1f4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d004      	beq.n	8004b72 <HAL_TIM_PWM_Start+0x13e>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a2f      	ldr	r2, [pc, #188]	; (8004c2c <HAL_TIM_PWM_Start+0x1f8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d101      	bne.n	8004b76 <HAL_TIM_PWM_Start+0x142>
 8004b72:	2301      	movs	r3, #1
 8004b74:	e000      	b.n	8004b78 <HAL_TIM_PWM_Start+0x144>
 8004b76:	2300      	movs	r3, #0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d007      	beq.n	8004b8c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b8a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a22      	ldr	r2, [pc, #136]	; (8004c1c <HAL_TIM_PWM_Start+0x1e8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d01d      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x19e>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b9e:	d018      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x19e>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a22      	ldr	r2, [pc, #136]	; (8004c30 <HAL_TIM_PWM_Start+0x1fc>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d013      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x19e>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a21      	ldr	r2, [pc, #132]	; (8004c34 <HAL_TIM_PWM_Start+0x200>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d00e      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x19e>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a1f      	ldr	r2, [pc, #124]	; (8004c38 <HAL_TIM_PWM_Start+0x204>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d009      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x19e>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a17      	ldr	r2, [pc, #92]	; (8004c20 <HAL_TIM_PWM_Start+0x1ec>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d004      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x19e>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a15      	ldr	r2, [pc, #84]	; (8004c24 <HAL_TIM_PWM_Start+0x1f0>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d115      	bne.n	8004bfe <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	4b18      	ldr	r3, [pc, #96]	; (8004c3c <HAL_TIM_PWM_Start+0x208>)
 8004bda:	4013      	ands	r3, r2
 8004bdc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2b06      	cmp	r3, #6
 8004be2:	d015      	beq.n	8004c10 <HAL_TIM_PWM_Start+0x1dc>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bea:	d011      	beq.n	8004c10 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0201 	orr.w	r2, r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bfc:	e008      	b.n	8004c10 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f042 0201 	orr.w	r2, r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	e000      	b.n	8004c12 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c10:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40012c00 	.word	0x40012c00
 8004c20:	40013400 	.word	0x40013400
 8004c24:	40014000 	.word	0x40014000
 8004c28:	40014400 	.word	0x40014400
 8004c2c:	40014800 	.word	0x40014800
 8004c30:	40000400 	.word	0x40000400
 8004c34:	40000800 	.word	0x40000800
 8004c38:	40000c00 	.word	0x40000c00
 8004c3c:	00010007 	.word	0x00010007

08004c40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d122      	bne.n	8004c9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f003 0302 	and.w	r3, r3, #2
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d11b      	bne.n	8004c9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f06f 0202 	mvn.w	r2, #2
 8004c6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	f003 0303 	and.w	r3, r3, #3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fa1a 	bl	80050bc <HAL_TIM_IC_CaptureCallback>
 8004c88:	e005      	b.n	8004c96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 fa0c 	bl	80050a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 fa1d 	bl	80050d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	f003 0304 	and.w	r3, r3, #4
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d122      	bne.n	8004cf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b04      	cmp	r3, #4
 8004cb6:	d11b      	bne.n	8004cf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f06f 0204 	mvn.w	r2, #4
 8004cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2202      	movs	r2, #2
 8004cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699b      	ldr	r3, [r3, #24]
 8004cce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d003      	beq.n	8004cde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 f9f0 	bl	80050bc <HAL_TIM_IC_CaptureCallback>
 8004cdc:	e005      	b.n	8004cea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 f9e2 	bl	80050a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f9f3 	bl	80050d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	f003 0308 	and.w	r3, r3, #8
 8004cfa:	2b08      	cmp	r3, #8
 8004cfc:	d122      	bne.n	8004d44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f003 0308 	and.w	r3, r3, #8
 8004d08:	2b08      	cmp	r3, #8
 8004d0a:	d11b      	bne.n	8004d44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f06f 0208 	mvn.w	r2, #8
 8004d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2204      	movs	r2, #4
 8004d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f9c6 	bl	80050bc <HAL_TIM_IC_CaptureCallback>
 8004d30:	e005      	b.n	8004d3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f9b8 	bl	80050a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f9c9 	bl	80050d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b10      	cmp	r3, #16
 8004d50:	d122      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b10      	cmp	r3, #16
 8004d5e:	d11b      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f06f 0210 	mvn.w	r2, #16
 8004d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2208      	movs	r2, #8
 8004d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f99c 	bl	80050bc <HAL_TIM_IC_CaptureCallback>
 8004d84:	e005      	b.n	8004d92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f98e 	bl	80050a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f99f 	bl	80050d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d10e      	bne.n	8004dc4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d107      	bne.n	8004dc4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f06f 0201 	mvn.w	r2, #1
 8004dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7fc f8fe 	bl	8000fc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dce:	2b80      	cmp	r3, #128	; 0x80
 8004dd0:	d10e      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ddc:	2b80      	cmp	r3, #128	; 0x80
 8004dde:	d107      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fdac 	bl	8005948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dfe:	d10e      	bne.n	8004e1e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0a:	2b80      	cmp	r3, #128	; 0x80
 8004e0c:	d107      	bne.n	8004e1e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fd9f 	bl	800595c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e28:	2b40      	cmp	r3, #64	; 0x40
 8004e2a:	d10e      	bne.n	8004e4a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e36:	2b40      	cmp	r3, #64	; 0x40
 8004e38:	d107      	bne.n	8004e4a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f94d 	bl	80050e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	f003 0320 	and.w	r3, r3, #32
 8004e54:	2b20      	cmp	r3, #32
 8004e56:	d10e      	bne.n	8004e76 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f003 0320 	and.w	r3, r3, #32
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d107      	bne.n	8004e76 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f06f 0220 	mvn.w	r2, #32
 8004e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 fd5f 	bl	8005934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e76:	bf00      	nop
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
	...

08004e80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d101      	bne.n	8004e9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	e0ff      	b.n	800509e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b14      	cmp	r3, #20
 8004eaa:	f200 80f0 	bhi.w	800508e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004eae:	a201      	add	r2, pc, #4	; (adr r2, 8004eb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb4:	08004f09 	.word	0x08004f09
 8004eb8:	0800508f 	.word	0x0800508f
 8004ebc:	0800508f 	.word	0x0800508f
 8004ec0:	0800508f 	.word	0x0800508f
 8004ec4:	08004f49 	.word	0x08004f49
 8004ec8:	0800508f 	.word	0x0800508f
 8004ecc:	0800508f 	.word	0x0800508f
 8004ed0:	0800508f 	.word	0x0800508f
 8004ed4:	08004f8b 	.word	0x08004f8b
 8004ed8:	0800508f 	.word	0x0800508f
 8004edc:	0800508f 	.word	0x0800508f
 8004ee0:	0800508f 	.word	0x0800508f
 8004ee4:	08004fcb 	.word	0x08004fcb
 8004ee8:	0800508f 	.word	0x0800508f
 8004eec:	0800508f 	.word	0x0800508f
 8004ef0:	0800508f 	.word	0x0800508f
 8004ef4:	0800500d 	.word	0x0800500d
 8004ef8:	0800508f 	.word	0x0800508f
 8004efc:	0800508f 	.word	0x0800508f
 8004f00:	0800508f 	.word	0x0800508f
 8004f04:	0800504d 	.word	0x0800504d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68b9      	ldr	r1, [r7, #8]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 f98c 	bl	800522c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	699a      	ldr	r2, [r3, #24]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0208 	orr.w	r2, r2, #8
 8004f22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699a      	ldr	r2, [r3, #24]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0204 	bic.w	r2, r2, #4
 8004f32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6999      	ldr	r1, [r3, #24]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	691a      	ldr	r2, [r3, #16]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	619a      	str	r2, [r3, #24]
      break;
 8004f46:	e0a5      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68b9      	ldr	r1, [r7, #8]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 f9fc 	bl	800534c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	699a      	ldr	r2, [r3, #24]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699a      	ldr	r2, [r3, #24]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6999      	ldr	r1, [r3, #24]
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	021a      	lsls	r2, r3, #8
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	430a      	orrs	r2, r1
 8004f86:	619a      	str	r2, [r3, #24]
      break;
 8004f88:	e084      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68b9      	ldr	r1, [r7, #8]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 fa65 	bl	8005460 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69da      	ldr	r2, [r3, #28]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0208 	orr.w	r2, r2, #8
 8004fa4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69da      	ldr	r2, [r3, #28]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0204 	bic.w	r2, r2, #4
 8004fb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	69d9      	ldr	r1, [r3, #28]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	61da      	str	r2, [r3, #28]
      break;
 8004fc8:	e064      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68b9      	ldr	r1, [r7, #8]
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f000 facd 	bl	8005570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	69da      	ldr	r2, [r3, #28]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69da      	ldr	r2, [r3, #28]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ff4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	69d9      	ldr	r1, [r3, #28]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	021a      	lsls	r2, r3, #8
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	61da      	str	r2, [r3, #28]
      break;
 800500a:	e043      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	4618      	mov	r0, r3
 8005014:	f000 fb16 	bl	8005644 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0208 	orr.w	r2, r2, #8
 8005026:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0204 	bic.w	r2, r2, #4
 8005036:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800504a:	e023      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fb5a 	bl	800570c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005066:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005076:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	021a      	lsls	r2, r3, #8
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800508c:	e002      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	75fb      	strb	r3, [r7, #23]
      break;
 8005092:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800509c:	7dfb      	ldrb	r3, [r7, #23]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop

080050a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b085      	sub	sp, #20
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a40      	ldr	r2, [pc, #256]	; (800520c <TIM_Base_SetConfig+0x114>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d013      	beq.n	8005138 <TIM_Base_SetConfig+0x40>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005116:	d00f      	beq.n	8005138 <TIM_Base_SetConfig+0x40>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a3d      	ldr	r2, [pc, #244]	; (8005210 <TIM_Base_SetConfig+0x118>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d00b      	beq.n	8005138 <TIM_Base_SetConfig+0x40>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a3c      	ldr	r2, [pc, #240]	; (8005214 <TIM_Base_SetConfig+0x11c>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d007      	beq.n	8005138 <TIM_Base_SetConfig+0x40>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a3b      	ldr	r2, [pc, #236]	; (8005218 <TIM_Base_SetConfig+0x120>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d003      	beq.n	8005138 <TIM_Base_SetConfig+0x40>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a3a      	ldr	r2, [pc, #232]	; (800521c <TIM_Base_SetConfig+0x124>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d108      	bne.n	800514a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800513e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	4313      	orrs	r3, r2
 8005148:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a2f      	ldr	r2, [pc, #188]	; (800520c <TIM_Base_SetConfig+0x114>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d01f      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005158:	d01b      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a2c      	ldr	r2, [pc, #176]	; (8005210 <TIM_Base_SetConfig+0x118>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d017      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a2b      	ldr	r2, [pc, #172]	; (8005214 <TIM_Base_SetConfig+0x11c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d013      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a2a      	ldr	r2, [pc, #168]	; (8005218 <TIM_Base_SetConfig+0x120>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d00f      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a29      	ldr	r2, [pc, #164]	; (800521c <TIM_Base_SetConfig+0x124>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d00b      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a28      	ldr	r2, [pc, #160]	; (8005220 <TIM_Base_SetConfig+0x128>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d007      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a27      	ldr	r2, [pc, #156]	; (8005224 <TIM_Base_SetConfig+0x12c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d003      	beq.n	8005192 <TIM_Base_SetConfig+0x9a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a26      	ldr	r2, [pc, #152]	; (8005228 <TIM_Base_SetConfig+0x130>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d108      	bne.n	80051a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	689a      	ldr	r2, [r3, #8]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a10      	ldr	r2, [pc, #64]	; (800520c <TIM_Base_SetConfig+0x114>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d00f      	beq.n	80051f0 <TIM_Base_SetConfig+0xf8>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a12      	ldr	r2, [pc, #72]	; (800521c <TIM_Base_SetConfig+0x124>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00b      	beq.n	80051f0 <TIM_Base_SetConfig+0xf8>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a11      	ldr	r2, [pc, #68]	; (8005220 <TIM_Base_SetConfig+0x128>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d007      	beq.n	80051f0 <TIM_Base_SetConfig+0xf8>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a10      	ldr	r2, [pc, #64]	; (8005224 <TIM_Base_SetConfig+0x12c>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d003      	beq.n	80051f0 <TIM_Base_SetConfig+0xf8>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a0f      	ldr	r2, [pc, #60]	; (8005228 <TIM_Base_SetConfig+0x130>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d103      	bne.n	80051f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	615a      	str	r2, [r3, #20]
}
 80051fe:	bf00      	nop
 8005200:	3714      	adds	r7, #20
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	40012c00 	.word	0x40012c00
 8005210:	40000400 	.word	0x40000400
 8005214:	40000800 	.word	0x40000800
 8005218:	40000c00 	.word	0x40000c00
 800521c:	40013400 	.word	0x40013400
 8005220:	40014000 	.word	0x40014000
 8005224:	40014400 	.word	0x40014400
 8005228:	40014800 	.word	0x40014800

0800522c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	f023 0201 	bic.w	r2, r3, #1
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0303 	bic.w	r3, r3, #3
 8005266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f023 0302 	bic.w	r3, r3, #2
 8005278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4313      	orrs	r3, r2
 8005282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a2c      	ldr	r2, [pc, #176]	; (8005338 <TIM_OC1_SetConfig+0x10c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00f      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a2b      	ldr	r2, [pc, #172]	; (800533c <TIM_OC1_SetConfig+0x110>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d00b      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a2a      	ldr	r2, [pc, #168]	; (8005340 <TIM_OC1_SetConfig+0x114>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d007      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a29      	ldr	r2, [pc, #164]	; (8005344 <TIM_OC1_SetConfig+0x118>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d003      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a28      	ldr	r2, [pc, #160]	; (8005348 <TIM_OC1_SetConfig+0x11c>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d10c      	bne.n	80052c6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f023 0308 	bic.w	r3, r3, #8
 80052b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f023 0304 	bic.w	r3, r3, #4
 80052c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a1b      	ldr	r2, [pc, #108]	; (8005338 <TIM_OC1_SetConfig+0x10c>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d00f      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a1a      	ldr	r2, [pc, #104]	; (800533c <TIM_OC1_SetConfig+0x110>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d00b      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a19      	ldr	r2, [pc, #100]	; (8005340 <TIM_OC1_SetConfig+0x114>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d007      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a18      	ldr	r2, [pc, #96]	; (8005344 <TIM_OC1_SetConfig+0x118>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d003      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a17      	ldr	r2, [pc, #92]	; (8005348 <TIM_OC1_SetConfig+0x11c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d111      	bne.n	8005312 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	621a      	str	r2, [r3, #32]
}
 800532c:	bf00      	nop
 800532e:	371c      	adds	r7, #28
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	40012c00 	.word	0x40012c00
 800533c:	40013400 	.word	0x40013400
 8005340:	40014000 	.word	0x40014000
 8005344:	40014400 	.word	0x40014400
 8005348:	40014800 	.word	0x40014800

0800534c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800534c:	b480      	push	{r7}
 800534e:	b087      	sub	sp, #28
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	f023 0210 	bic.w	r2, r3, #16
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800537a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800537e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	021b      	lsls	r3, r3, #8
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	f023 0320 	bic.w	r3, r3, #32
 800539a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	011b      	lsls	r3, r3, #4
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a28      	ldr	r2, [pc, #160]	; (800544c <TIM_OC2_SetConfig+0x100>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d003      	beq.n	80053b8 <TIM_OC2_SetConfig+0x6c>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a27      	ldr	r2, [pc, #156]	; (8005450 <TIM_OC2_SetConfig+0x104>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d10d      	bne.n	80053d4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a1d      	ldr	r2, [pc, #116]	; (800544c <TIM_OC2_SetConfig+0x100>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00f      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a1c      	ldr	r2, [pc, #112]	; (8005450 <TIM_OC2_SetConfig+0x104>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00b      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a1b      	ldr	r2, [pc, #108]	; (8005454 <TIM_OC2_SetConfig+0x108>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a1a      	ldr	r2, [pc, #104]	; (8005458 <TIM_OC2_SetConfig+0x10c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a19      	ldr	r2, [pc, #100]	; (800545c <TIM_OC2_SetConfig+0x110>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d113      	bne.n	8005424 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005402:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800540a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	4313      	orrs	r3, r2
 8005416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	621a      	str	r2, [r3, #32]
}
 800543e:	bf00      	nop
 8005440:	371c      	adds	r7, #28
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40013400 	.word	0x40013400
 8005454:	40014000 	.word	0x40014000
 8005458:	40014400 	.word	0x40014400
 800545c:	40014800 	.word	0x40014800

08005460 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800548e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f023 0303 	bic.w	r3, r3, #3
 800549a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	021b      	lsls	r3, r3, #8
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a27      	ldr	r2, [pc, #156]	; (800555c <TIM_OC3_SetConfig+0xfc>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d003      	beq.n	80054ca <TIM_OC3_SetConfig+0x6a>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a26      	ldr	r2, [pc, #152]	; (8005560 <TIM_OC3_SetConfig+0x100>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d10d      	bne.n	80054e6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	4313      	orrs	r3, r2
 80054dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a1c      	ldr	r2, [pc, #112]	; (800555c <TIM_OC3_SetConfig+0xfc>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d00f      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a1b      	ldr	r2, [pc, #108]	; (8005560 <TIM_OC3_SetConfig+0x100>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d00b      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a1a      	ldr	r2, [pc, #104]	; (8005564 <TIM_OC3_SetConfig+0x104>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d007      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a19      	ldr	r2, [pc, #100]	; (8005568 <TIM_OC3_SetConfig+0x108>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d003      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a18      	ldr	r2, [pc, #96]	; (800556c <TIM_OC3_SetConfig+0x10c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d113      	bne.n	8005536 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800551c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4313      	orrs	r3, r2
 8005528:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	621a      	str	r2, [r3, #32]
}
 8005550:	bf00      	nop
 8005552:	371c      	adds	r7, #28
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40013400 	.word	0x40013400
 8005564:	40014000 	.word	0x40014000
 8005568:	40014400 	.word	0x40014400
 800556c:	40014800 	.word	0x40014800

08005570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	69db      	ldr	r3, [r3, #28]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800559e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	031b      	lsls	r3, r3, #12
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a18      	ldr	r2, [pc, #96]	; (8005630 <TIM_OC4_SetConfig+0xc0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00f      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a17      	ldr	r2, [pc, #92]	; (8005634 <TIM_OC4_SetConfig+0xc4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00b      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a16      	ldr	r2, [pc, #88]	; (8005638 <TIM_OC4_SetConfig+0xc8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a15      	ldr	r2, [pc, #84]	; (800563c <TIM_OC4_SetConfig+0xcc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a14      	ldr	r2, [pc, #80]	; (8005640 <TIM_OC4_SetConfig+0xd0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d109      	bne.n	8005608 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	019b      	lsls	r3, r3, #6
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	4313      	orrs	r3, r2
 8005606:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	621a      	str	r2, [r3, #32]
}
 8005622:	bf00      	nop
 8005624:	371c      	adds	r7, #28
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	40012c00 	.word	0x40012c00
 8005634:	40013400 	.word	0x40013400
 8005638:	40014000 	.word	0x40014000
 800563c:	40014400 	.word	0x40014400
 8005640:	40014800 	.word	0x40014800

08005644 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005644:	b480      	push	{r7}
 8005646:	b087      	sub	sp, #28
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005688:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	041b      	lsls	r3, r3, #16
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a17      	ldr	r2, [pc, #92]	; (80056f8 <TIM_OC5_SetConfig+0xb4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d00f      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a16      	ldr	r2, [pc, #88]	; (80056fc <TIM_OC5_SetConfig+0xb8>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00b      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a15      	ldr	r2, [pc, #84]	; (8005700 <TIM_OC5_SetConfig+0xbc>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d007      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a14      	ldr	r2, [pc, #80]	; (8005704 <TIM_OC5_SetConfig+0xc0>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d003      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a13      	ldr	r2, [pc, #76]	; (8005708 <TIM_OC5_SetConfig+0xc4>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d109      	bne.n	80056d2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	021b      	lsls	r3, r3, #8
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	621a      	str	r2, [r3, #32]
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	40012c00 	.word	0x40012c00
 80056fc:	40013400 	.word	0x40013400
 8005700:	40014000 	.word	0x40014000
 8005704:	40014400 	.word	0x40014400
 8005708:	40014800 	.word	0x40014800

0800570c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800573a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800573e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	021b      	lsls	r3, r3, #8
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	4313      	orrs	r3, r2
 800574a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005752:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	051b      	lsls	r3, r3, #20
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a18      	ldr	r2, [pc, #96]	; (80057c4 <TIM_OC6_SetConfig+0xb8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d00f      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a17      	ldr	r2, [pc, #92]	; (80057c8 <TIM_OC6_SetConfig+0xbc>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d00b      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a16      	ldr	r2, [pc, #88]	; (80057cc <TIM_OC6_SetConfig+0xc0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d007      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a15      	ldr	r2, [pc, #84]	; (80057d0 <TIM_OC6_SetConfig+0xc4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d003      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a14      	ldr	r2, [pc, #80]	; (80057d4 <TIM_OC6_SetConfig+0xc8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d109      	bne.n	800579c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800578e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	695b      	ldr	r3, [r3, #20]
 8005794:	029b      	lsls	r3, r3, #10
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	4313      	orrs	r3, r2
 800579a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40013400 	.word	0x40013400
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40014400 	.word	0x40014400
 80057d4:	40014800 	.word	0x40014800

080057d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	f003 031f 	and.w	r3, r3, #31
 80057ea:	2201      	movs	r2, #1
 80057ec:	fa02 f303 	lsl.w	r3, r2, r3
 80057f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a1a      	ldr	r2, [r3, #32]
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	43db      	mvns	r3, r3
 80057fa:	401a      	ands	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6a1a      	ldr	r2, [r3, #32]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f003 031f 	and.w	r3, r3, #31
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	fa01 f303 	lsl.w	r3, r1, r3
 8005810:	431a      	orrs	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	621a      	str	r2, [r3, #32]
}
 8005816:	bf00      	nop
 8005818:	371c      	adds	r7, #28
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
	...

08005824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005838:	2302      	movs	r3, #2
 800583a:	e068      	b.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a2e      	ldr	r2, [pc, #184]	; (800591c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d004      	beq.n	8005870 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a2d      	ldr	r2, [pc, #180]	; (8005920 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d108      	bne.n	8005882 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005876:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	4313      	orrs	r3, r2
 8005880:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005888:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a1e      	ldr	r2, [pc, #120]	; (800591c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d01d      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ae:	d018      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a1b      	ldr	r2, [pc, #108]	; (8005924 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d013      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a1a      	ldr	r2, [pc, #104]	; (8005928 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d00e      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a18      	ldr	r2, [pc, #96]	; (800592c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d009      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a13      	ldr	r2, [pc, #76]	; (8005920 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d004      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a14      	ldr	r2, [pc, #80]	; (8005930 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d10c      	bne.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3714      	adds	r7, #20
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	40012c00 	.word	0x40012c00
 8005920:	40013400 	.word	0x40013400
 8005924:	40000400 	.word	0x40000400
 8005928:	40000800 	.word	0x40000800
 800592c:	40000c00 	.word	0x40000c00
 8005930:	40014000 	.word	0x40014000

08005934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800593c:	bf00      	nop
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e040      	b.n	8005a04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005986:	2b00      	cmp	r3, #0
 8005988:	d106      	bne.n	8005998 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fb fdca 	bl	800152c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2224      	movs	r2, #36	; 0x24
 800599c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0201 	bic.w	r2, r2, #1
 80059ac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fc94 	bl	80062dc <UART_SetConfig>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d101      	bne.n	80059be <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e022      	b.n	8005a04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d002      	beq.n	80059cc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 ff40 	bl	800684c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 ffc7 	bl	8006990 <UART_CheckIdleState>
 8005a02:	4603      	mov	r3, r0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3708      	adds	r7, #8
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b08a      	sub	sp, #40	; 0x28
 8005a10:	af02      	add	r7, sp, #8
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	603b      	str	r3, [r7, #0]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	f040 8082 	bne.w	8005b2a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <HAL_UART_Transmit+0x26>
 8005a2c:	88fb      	ldrh	r3, [r7, #6]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e07a      	b.n	8005b2c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d101      	bne.n	8005a44 <HAL_UART_Transmit+0x38>
 8005a40:	2302      	movs	r3, #2
 8005a42:	e073      	b.n	8005b2c <HAL_UART_Transmit+0x120>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2221      	movs	r2, #33	; 0x21
 8005a58:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a5a:	f7fb ff87 	bl	800196c <HAL_GetTick>
 8005a5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	88fa      	ldrh	r2, [r7, #6]
 8005a64:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	88fa      	ldrh	r2, [r7, #6]
 8005a6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a78:	d108      	bne.n	8005a8c <HAL_UART_Transmit+0x80>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d104      	bne.n	8005a8c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	61bb      	str	r3, [r7, #24]
 8005a8a:	e003      	b.n	8005a94 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a90:	2300      	movs	r3, #0
 8005a92:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005a9c:	e02d      	b.n	8005afa <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	2180      	movs	r1, #128	; 0x80
 8005aa8:	68f8      	ldr	r0, [r7, #12]
 8005aaa:	f000 ffba 	bl	8006a22 <UART_WaitOnFlagUntilTimeout>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d001      	beq.n	8005ab8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e039      	b.n	8005b2c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10b      	bne.n	8005ad6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	881a      	ldrh	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005aca:	b292      	uxth	r2, r2
 8005acc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	3302      	adds	r3, #2
 8005ad2:	61bb      	str	r3, [r7, #24]
 8005ad4:	e008      	b.n	8005ae8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	781a      	ldrb	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	b292      	uxth	r2, r2
 8005ae0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	3b01      	subs	r3, #1
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1cb      	bne.n	8005a9e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	2140      	movs	r1, #64	; 0x40
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f000 ff86 	bl	8006a22 <UART_WaitOnFlagUntilTimeout>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e005      	b.n	8005b2c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2220      	movs	r2, #32
 8005b24:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005b26:	2300      	movs	r3, #0
 8005b28:	e000      	b.n	8005b2c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005b2a:	2302      	movs	r3, #2
  }
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3720      	adds	r7, #32
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b08a      	sub	sp, #40	; 0x28
 8005b38:	af02      	add	r7, sp, #8
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	603b      	str	r3, [r7, #0]
 8005b40:	4613      	mov	r3, r2
 8005b42:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b48:	2b20      	cmp	r3, #32
 8005b4a:	f040 80bf 	bne.w	8005ccc <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d002      	beq.n	8005b5a <HAL_UART_Receive+0x26>
 8005b54:	88fb      	ldrh	r3, [r7, #6]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e0b7      	b.n	8005cce <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_UART_Receive+0x38>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e0b0      	b.n	8005cce <HAL_UART_Receive+0x19a>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2222      	movs	r2, #34	; 0x22
 8005b80:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b88:	f7fb fef0 	bl	800196c <HAL_GetTick>
 8005b8c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	88fa      	ldrh	r2, [r7, #6]
 8005b92:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	88fa      	ldrh	r2, [r7, #6]
 8005b9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ba6:	d10e      	bne.n	8005bc6 <HAL_UART_Receive+0x92>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d105      	bne.n	8005bbc <HAL_UART_Receive+0x88>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005bb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005bba:	e02d      	b.n	8005c18 <HAL_UART_Receive+0xe4>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	22ff      	movs	r2, #255	; 0xff
 8005bc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005bc4:	e028      	b.n	8005c18 <HAL_UART_Receive+0xe4>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10d      	bne.n	8005bea <HAL_UART_Receive+0xb6>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d104      	bne.n	8005be0 <HAL_UART_Receive+0xac>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	22ff      	movs	r2, #255	; 0xff
 8005bda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005bde:	e01b      	b.n	8005c18 <HAL_UART_Receive+0xe4>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	227f      	movs	r2, #127	; 0x7f
 8005be4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005be8:	e016      	b.n	8005c18 <HAL_UART_Receive+0xe4>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005bf2:	d10d      	bne.n	8005c10 <HAL_UART_Receive+0xdc>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d104      	bne.n	8005c06 <HAL_UART_Receive+0xd2>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	227f      	movs	r2, #127	; 0x7f
 8005c00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005c04:	e008      	b.n	8005c18 <HAL_UART_Receive+0xe4>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	223f      	movs	r2, #63	; 0x3f
 8005c0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005c0e:	e003      	b.n	8005c18 <HAL_UART_Receive+0xe4>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c1e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c28:	d108      	bne.n	8005c3c <HAL_UART_Receive+0x108>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d104      	bne.n	8005c3c <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8005c32:	2300      	movs	r3, #0
 8005c34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	61bb      	str	r3, [r7, #24]
 8005c3a:	e003      	b.n	8005c44 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c40:	2300      	movs	r3, #0
 8005c42:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005c4c:	e033      	b.n	8005cb6 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2200      	movs	r2, #0
 8005c56:	2120      	movs	r1, #32
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f000 fee2 	bl	8006a22 <UART_WaitOnFlagUntilTimeout>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d001      	beq.n	8005c68 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e032      	b.n	8005cce <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d10c      	bne.n	8005c88 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	8a7b      	ldrh	r3, [r7, #18]
 8005c78:	4013      	ands	r3, r2
 8005c7a:	b29a      	uxth	r2, r3
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	3302      	adds	r3, #2
 8005c84:	61bb      	str	r3, [r7, #24]
 8005c86:	e00d      	b.n	8005ca4 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	8a7b      	ldrh	r3, [r7, #18]
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	4013      	ands	r3, r2
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	3b01      	subs	r3, #1
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1c5      	bne.n	8005c4e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	e000      	b.n	8005cce <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8005ccc:	2302      	movs	r3, #2
  }
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3720      	adds	r7, #32
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
	...

08005cd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b0ba      	sub	sp, #232	; 0xe8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005cfe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005d02:	f640 030f 	movw	r3, #2063	; 0x80f
 8005d06:	4013      	ands	r3, r2
 8005d08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005d0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d115      	bne.n	8005d40 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d18:	f003 0320 	and.w	r3, r3, #32
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00f      	beq.n	8005d40 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d24:	f003 0320 	and.w	r3, r3, #32
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d009      	beq.n	8005d40 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 82a6 	beq.w	8006282 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	4798      	blx	r3
      }
      return;
 8005d3e:	e2a0      	b.n	8006282 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005d40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f000 8117 	beq.w	8005f78 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005d4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d106      	bne.n	8005d64 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005d56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005d5a:	4b85      	ldr	r3, [pc, #532]	; (8005f70 <HAL_UART_IRQHandler+0x298>)
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f000 810a 	beq.w	8005f78 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d68:	f003 0301 	and.w	r3, r3, #1
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d011      	beq.n	8005d94 <HAL_UART_IRQHandler+0xbc>
 8005d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00b      	beq.n	8005d94 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2201      	movs	r2, #1
 8005d82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d8a:	f043 0201 	orr.w	r2, r3, #1
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d98:	f003 0302 	and.w	r3, r3, #2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d011      	beq.n	8005dc4 <HAL_UART_IRQHandler+0xec>
 8005da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00b      	beq.n	8005dc4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2202      	movs	r2, #2
 8005db2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dba:	f043 0204 	orr.w	r2, r3, #4
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dc8:	f003 0304 	and.w	r3, r3, #4
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d011      	beq.n	8005df4 <HAL_UART_IRQHandler+0x11c>
 8005dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dd4:	f003 0301 	and.w	r3, r3, #1
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00b      	beq.n	8005df4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2204      	movs	r2, #4
 8005de2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dea:	f043 0202 	orr.w	r2, r3, #2
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005df8:	f003 0308 	and.w	r3, r3, #8
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d017      	beq.n	8005e30 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e04:	f003 0320 	and.w	r3, r3, #32
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d105      	bne.n	8005e18 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005e0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e10:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00b      	beq.n	8005e30 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2208      	movs	r2, #8
 8005e1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e26:	f043 0208 	orr.w	r2, r3, #8
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d012      	beq.n	8005e62 <HAL_UART_IRQHandler+0x18a>
 8005e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00c      	beq.n	8005e62 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e58:	f043 0220 	orr.w	r2, r3, #32
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 820c 	beq.w	8006286 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00d      	beq.n	8005e96 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e7e:	f003 0320 	and.w	r3, r3, #32
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d007      	beq.n	8005e96 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eaa:	2b40      	cmp	r3, #64	; 0x40
 8005eac:	d005      	beq.n	8005eba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005eae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005eb2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d04f      	beq.n	8005f5a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fe75 	bl	8006baa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eca:	2b40      	cmp	r3, #64	; 0x40
 8005ecc:	d141      	bne.n	8005f52 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	3308      	adds	r3, #8
 8005ed4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005ee4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ee8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	3308      	adds	r3, #8
 8005ef6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005efa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005efe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005f06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005f0a:	e841 2300 	strex	r3, r2, [r1]
 8005f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1d9      	bne.n	8005ece <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d013      	beq.n	8005f4a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f26:	4a13      	ldr	r2, [pc, #76]	; (8005f74 <HAL_UART_IRQHandler+0x29c>)
 8005f28:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fb fe48 	bl	8001bc4 <HAL_DMA_Abort_IT>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d017      	beq.n	8005f6a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005f44:	4610      	mov	r0, r2
 8005f46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f48:	e00f      	b.n	8005f6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f9b0 	bl	80062b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f50:	e00b      	b.n	8005f6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f9ac 	bl	80062b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f58:	e007      	b.n	8005f6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f9a8 	bl	80062b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005f68:	e18d      	b.n	8006286 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f6a:	bf00      	nop
    return;
 8005f6c:	e18b      	b.n	8006286 <HAL_UART_IRQHandler+0x5ae>
 8005f6e:	bf00      	nop
 8005f70:	04000120 	.word	0x04000120
 8005f74:	08006c71 	.word	0x08006c71

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	f040 8146 	bne.w	800620e <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f86:	f003 0310 	and.w	r3, r3, #16
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 813f 	beq.w	800620e <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f94:	f003 0310 	and.w	r3, r3, #16
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f000 8138 	beq.w	800620e <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb0:	2b40      	cmp	r3, #64	; 0x40
 8005fb2:	f040 80b4 	bne.w	800611e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fc2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f000 815f 	beq.w	800628a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005fd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	f080 8157 	bcs.w	800628a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fe2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f040 8085 	bne.w	8006102 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006000:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006004:	e853 3f00 	ldrex	r3, [r3]
 8006008:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800600c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006014:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006022:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006026:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800602e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006032:	e841 2300 	strex	r3, r2, [r1]
 8006036:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800603a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1da      	bne.n	8005ff8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3308      	adds	r3, #8
 8006048:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006052:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006054:	f023 0301 	bic.w	r3, r3, #1
 8006058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	3308      	adds	r3, #8
 8006062:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006066:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800606a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800606e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006078:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e1      	bne.n	8006042 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3308      	adds	r3, #8
 8006084:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006086:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006088:	e853 3f00 	ldrex	r3, [r3]
 800608c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800608e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006090:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006094:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	3308      	adds	r3, #8
 800609e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80060a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80060a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80060a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80060aa:	e841 2300 	strex	r3, r2, [r1]
 80060ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80060b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1e3      	bne.n	800607e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060ca:	e853 3f00 	ldrex	r3, [r3]
 80060ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060d2:	f023 0310 	bic.w	r3, r3, #16
 80060d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	461a      	mov	r2, r3
 80060e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80060e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80060e6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060ec:	e841 2300 	strex	r3, r2, [r1]
 80060f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1e4      	bne.n	80060c2 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fb fd23 	bl	8001b48 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800610e:	b29b      	uxth	r3, r3
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	b29b      	uxth	r3, r3
 8006114:	4619      	mov	r1, r3
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 f8d4 	bl	80062c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800611c:	e0b5      	b.n	800628a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800612a:	b29b      	uxth	r3, r3
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006138:	b29b      	uxth	r3, r3
 800613a:	2b00      	cmp	r3, #0
 800613c:	f000 80a7 	beq.w	800628e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006140:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 80a2 	beq.w	800628e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006152:	e853 3f00 	ldrex	r3, [r3]
 8006156:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800615a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800615e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	461a      	mov	r2, r3
 8006168:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800616c:	647b      	str	r3, [r7, #68]	; 0x44
 800616e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006172:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006174:	e841 2300 	strex	r3, r2, [r1]
 8006178:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800617a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e4      	bne.n	800614a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	3308      	adds	r3, #8
 8006186:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	e853 3f00 	ldrex	r3, [r3]
 800618e:	623b      	str	r3, [r7, #32]
   return(result);
 8006190:	6a3b      	ldr	r3, [r7, #32]
 8006192:	f023 0301 	bic.w	r3, r3, #1
 8006196:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	3308      	adds	r3, #8
 80061a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80061a4:	633a      	str	r2, [r7, #48]	; 0x30
 80061a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80061aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061ac:	e841 2300 	strex	r3, r2, [r1]
 80061b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80061b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1e3      	bne.n	8006180 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2220      	movs	r2, #32
 80061bc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	e853 3f00 	ldrex	r3, [r3]
 80061d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f023 0310 	bic.w	r3, r3, #16
 80061de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	461a      	mov	r2, r3
 80061e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f0:	69b9      	ldr	r1, [r7, #24]
 80061f2:	69fa      	ldr	r2, [r7, #28]
 80061f4:	e841 2300 	strex	r3, r2, [r1]
 80061f8:	617b      	str	r3, [r7, #20]
   return(result);
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1e4      	bne.n	80061ca <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006200:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006204:	4619      	mov	r1, r3
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f85c 	bl	80062c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800620c:	e03f      	b.n	800628e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800620e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006212:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00e      	beq.n	8006238 <HAL_UART_IRQHandler+0x560>
 800621a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800621e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d008      	beq.n	8006238 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800622e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 fd5d 	bl	8006cf0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006236:	e02d      	b.n	8006294 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800623c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00e      	beq.n	8006262 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800624c:	2b00      	cmp	r3, #0
 800624e:	d008      	beq.n	8006262 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006254:	2b00      	cmp	r3, #0
 8006256:	d01c      	beq.n	8006292 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	4798      	blx	r3
    }
    return;
 8006260:	e017      	b.n	8006292 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626a:	2b00      	cmp	r3, #0
 800626c:	d012      	beq.n	8006294 <HAL_UART_IRQHandler+0x5bc>
 800626e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00c      	beq.n	8006294 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fd0e 	bl	8006c9c <UART_EndTransmit_IT>
    return;
 8006280:	e008      	b.n	8006294 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006282:	bf00      	nop
 8006284:	e006      	b.n	8006294 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006286:	bf00      	nop
 8006288:	e004      	b.n	8006294 <HAL_UART_IRQHandler+0x5bc>
      return;
 800628a:	bf00      	nop
 800628c:	e002      	b.n	8006294 <HAL_UART_IRQHandler+0x5bc>
      return;
 800628e:	bf00      	nop
 8006290:	e000      	b.n	8006294 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006292:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006294:	37e8      	adds	r7, #232	; 0xe8
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop

0800629c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	460b      	mov	r3, r1
 80062ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062e0:	b08a      	sub	sp, #40	; 0x28
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062e6:	2300      	movs	r3, #0
 80062e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	431a      	orrs	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	431a      	orrs	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	69db      	ldr	r3, [r3, #28]
 8006300:	4313      	orrs	r3, r2
 8006302:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	4ba4      	ldr	r3, [pc, #656]	; (800659c <UART_SetConfig+0x2c0>)
 800630c:	4013      	ands	r3, r2
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	6812      	ldr	r2, [r2, #0]
 8006312:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006314:	430b      	orrs	r3, r1
 8006316:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	430a      	orrs	r2, r1
 800632c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	699b      	ldr	r3, [r3, #24]
 8006332:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a99      	ldr	r2, [pc, #612]	; (80065a0 <UART_SetConfig+0x2c4>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d004      	beq.n	8006348 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006344:	4313      	orrs	r3, r2
 8006346:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006358:	430a      	orrs	r2, r1
 800635a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a90      	ldr	r2, [pc, #576]	; (80065a4 <UART_SetConfig+0x2c8>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d126      	bne.n	80063b4 <UART_SetConfig+0xd8>
 8006366:	4b90      	ldr	r3, [pc, #576]	; (80065a8 <UART_SetConfig+0x2cc>)
 8006368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800636c:	f003 0303 	and.w	r3, r3, #3
 8006370:	2b03      	cmp	r3, #3
 8006372:	d81b      	bhi.n	80063ac <UART_SetConfig+0xd0>
 8006374:	a201      	add	r2, pc, #4	; (adr r2, 800637c <UART_SetConfig+0xa0>)
 8006376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637a:	bf00      	nop
 800637c:	0800638d 	.word	0x0800638d
 8006380:	0800639d 	.word	0x0800639d
 8006384:	08006395 	.word	0x08006395
 8006388:	080063a5 	.word	0x080063a5
 800638c:	2301      	movs	r3, #1
 800638e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006392:	e116      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006394:	2302      	movs	r3, #2
 8006396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800639a:	e112      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800639c:	2304      	movs	r3, #4
 800639e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063a2:	e10e      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80063a4:	2308      	movs	r3, #8
 80063a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063aa:	e10a      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80063ac:	2310      	movs	r3, #16
 80063ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063b2:	e106      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a7c      	ldr	r2, [pc, #496]	; (80065ac <UART_SetConfig+0x2d0>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d138      	bne.n	8006430 <UART_SetConfig+0x154>
 80063be:	4b7a      	ldr	r3, [pc, #488]	; (80065a8 <UART_SetConfig+0x2cc>)
 80063c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c4:	f003 030c 	and.w	r3, r3, #12
 80063c8:	2b0c      	cmp	r3, #12
 80063ca:	d82d      	bhi.n	8006428 <UART_SetConfig+0x14c>
 80063cc:	a201      	add	r2, pc, #4	; (adr r2, 80063d4 <UART_SetConfig+0xf8>)
 80063ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d2:	bf00      	nop
 80063d4:	08006409 	.word	0x08006409
 80063d8:	08006429 	.word	0x08006429
 80063dc:	08006429 	.word	0x08006429
 80063e0:	08006429 	.word	0x08006429
 80063e4:	08006419 	.word	0x08006419
 80063e8:	08006429 	.word	0x08006429
 80063ec:	08006429 	.word	0x08006429
 80063f0:	08006429 	.word	0x08006429
 80063f4:	08006411 	.word	0x08006411
 80063f8:	08006429 	.word	0x08006429
 80063fc:	08006429 	.word	0x08006429
 8006400:	08006429 	.word	0x08006429
 8006404:	08006421 	.word	0x08006421
 8006408:	2300      	movs	r3, #0
 800640a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800640e:	e0d8      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006410:	2302      	movs	r3, #2
 8006412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006416:	e0d4      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006418:	2304      	movs	r3, #4
 800641a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800641e:	e0d0      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006420:	2308      	movs	r3, #8
 8006422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006426:	e0cc      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006428:	2310      	movs	r3, #16
 800642a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800642e:	e0c8      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a5e      	ldr	r2, [pc, #376]	; (80065b0 <UART_SetConfig+0x2d4>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d125      	bne.n	8006486 <UART_SetConfig+0x1aa>
 800643a:	4b5b      	ldr	r3, [pc, #364]	; (80065a8 <UART_SetConfig+0x2cc>)
 800643c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006440:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006444:	2b30      	cmp	r3, #48	; 0x30
 8006446:	d016      	beq.n	8006476 <UART_SetConfig+0x19a>
 8006448:	2b30      	cmp	r3, #48	; 0x30
 800644a:	d818      	bhi.n	800647e <UART_SetConfig+0x1a2>
 800644c:	2b20      	cmp	r3, #32
 800644e:	d00a      	beq.n	8006466 <UART_SetConfig+0x18a>
 8006450:	2b20      	cmp	r3, #32
 8006452:	d814      	bhi.n	800647e <UART_SetConfig+0x1a2>
 8006454:	2b00      	cmp	r3, #0
 8006456:	d002      	beq.n	800645e <UART_SetConfig+0x182>
 8006458:	2b10      	cmp	r3, #16
 800645a:	d008      	beq.n	800646e <UART_SetConfig+0x192>
 800645c:	e00f      	b.n	800647e <UART_SetConfig+0x1a2>
 800645e:	2300      	movs	r3, #0
 8006460:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006464:	e0ad      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006466:	2302      	movs	r3, #2
 8006468:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800646c:	e0a9      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800646e:	2304      	movs	r3, #4
 8006470:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006474:	e0a5      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006476:	2308      	movs	r3, #8
 8006478:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800647c:	e0a1      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800647e:	2310      	movs	r3, #16
 8006480:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006484:	e09d      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a4a      	ldr	r2, [pc, #296]	; (80065b4 <UART_SetConfig+0x2d8>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d125      	bne.n	80064dc <UART_SetConfig+0x200>
 8006490:	4b45      	ldr	r3, [pc, #276]	; (80065a8 <UART_SetConfig+0x2cc>)
 8006492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006496:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800649a:	2bc0      	cmp	r3, #192	; 0xc0
 800649c:	d016      	beq.n	80064cc <UART_SetConfig+0x1f0>
 800649e:	2bc0      	cmp	r3, #192	; 0xc0
 80064a0:	d818      	bhi.n	80064d4 <UART_SetConfig+0x1f8>
 80064a2:	2b80      	cmp	r3, #128	; 0x80
 80064a4:	d00a      	beq.n	80064bc <UART_SetConfig+0x1e0>
 80064a6:	2b80      	cmp	r3, #128	; 0x80
 80064a8:	d814      	bhi.n	80064d4 <UART_SetConfig+0x1f8>
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d002      	beq.n	80064b4 <UART_SetConfig+0x1d8>
 80064ae:	2b40      	cmp	r3, #64	; 0x40
 80064b0:	d008      	beq.n	80064c4 <UART_SetConfig+0x1e8>
 80064b2:	e00f      	b.n	80064d4 <UART_SetConfig+0x1f8>
 80064b4:	2300      	movs	r3, #0
 80064b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ba:	e082      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80064bc:	2302      	movs	r3, #2
 80064be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064c2:	e07e      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80064c4:	2304      	movs	r3, #4
 80064c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ca:	e07a      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80064cc:	2308      	movs	r3, #8
 80064ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064d2:	e076      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80064d4:	2310      	movs	r3, #16
 80064d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064da:	e072      	b.n	80065c2 <UART_SetConfig+0x2e6>
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a35      	ldr	r2, [pc, #212]	; (80065b8 <UART_SetConfig+0x2dc>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d12a      	bne.n	800653c <UART_SetConfig+0x260>
 80064e6:	4b30      	ldr	r3, [pc, #192]	; (80065a8 <UART_SetConfig+0x2cc>)
 80064e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064f4:	d01a      	beq.n	800652c <UART_SetConfig+0x250>
 80064f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064fa:	d81b      	bhi.n	8006534 <UART_SetConfig+0x258>
 80064fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006500:	d00c      	beq.n	800651c <UART_SetConfig+0x240>
 8006502:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006506:	d815      	bhi.n	8006534 <UART_SetConfig+0x258>
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <UART_SetConfig+0x238>
 800650c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006510:	d008      	beq.n	8006524 <UART_SetConfig+0x248>
 8006512:	e00f      	b.n	8006534 <UART_SetConfig+0x258>
 8006514:	2300      	movs	r3, #0
 8006516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800651a:	e052      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800651c:	2302      	movs	r3, #2
 800651e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006522:	e04e      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006524:	2304      	movs	r3, #4
 8006526:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800652a:	e04a      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800652c:	2308      	movs	r3, #8
 800652e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006532:	e046      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006534:	2310      	movs	r3, #16
 8006536:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800653a:	e042      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a17      	ldr	r2, [pc, #92]	; (80065a0 <UART_SetConfig+0x2c4>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d13a      	bne.n	80065bc <UART_SetConfig+0x2e0>
 8006546:	4b18      	ldr	r3, [pc, #96]	; (80065a8 <UART_SetConfig+0x2cc>)
 8006548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800654c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006550:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006554:	d01a      	beq.n	800658c <UART_SetConfig+0x2b0>
 8006556:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800655a:	d81b      	bhi.n	8006594 <UART_SetConfig+0x2b8>
 800655c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006560:	d00c      	beq.n	800657c <UART_SetConfig+0x2a0>
 8006562:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006566:	d815      	bhi.n	8006594 <UART_SetConfig+0x2b8>
 8006568:	2b00      	cmp	r3, #0
 800656a:	d003      	beq.n	8006574 <UART_SetConfig+0x298>
 800656c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006570:	d008      	beq.n	8006584 <UART_SetConfig+0x2a8>
 8006572:	e00f      	b.n	8006594 <UART_SetConfig+0x2b8>
 8006574:	2300      	movs	r3, #0
 8006576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800657a:	e022      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800657c:	2302      	movs	r3, #2
 800657e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006582:	e01e      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006584:	2304      	movs	r3, #4
 8006586:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800658a:	e01a      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800658c:	2308      	movs	r3, #8
 800658e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006592:	e016      	b.n	80065c2 <UART_SetConfig+0x2e6>
 8006594:	2310      	movs	r3, #16
 8006596:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800659a:	e012      	b.n	80065c2 <UART_SetConfig+0x2e6>
 800659c:	efff69f3 	.word	0xefff69f3
 80065a0:	40008000 	.word	0x40008000
 80065a4:	40013800 	.word	0x40013800
 80065a8:	40021000 	.word	0x40021000
 80065ac:	40004400 	.word	0x40004400
 80065b0:	40004800 	.word	0x40004800
 80065b4:	40004c00 	.word	0x40004c00
 80065b8:	40005000 	.word	0x40005000
 80065bc:	2310      	movs	r3, #16
 80065be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a9f      	ldr	r2, [pc, #636]	; (8006844 <UART_SetConfig+0x568>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d17a      	bne.n	80066c2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80065cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d824      	bhi.n	800661e <UART_SetConfig+0x342>
 80065d4:	a201      	add	r2, pc, #4	; (adr r2, 80065dc <UART_SetConfig+0x300>)
 80065d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065da:	bf00      	nop
 80065dc:	08006601 	.word	0x08006601
 80065e0:	0800661f 	.word	0x0800661f
 80065e4:	08006609 	.word	0x08006609
 80065e8:	0800661f 	.word	0x0800661f
 80065ec:	0800660f 	.word	0x0800660f
 80065f0:	0800661f 	.word	0x0800661f
 80065f4:	0800661f 	.word	0x0800661f
 80065f8:	0800661f 	.word	0x0800661f
 80065fc:	08006617 	.word	0x08006617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006600:	f7fd fb0c 	bl	8003c1c <HAL_RCC_GetPCLK1Freq>
 8006604:	61f8      	str	r0, [r7, #28]
        break;
 8006606:	e010      	b.n	800662a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006608:	4b8f      	ldr	r3, [pc, #572]	; (8006848 <UART_SetConfig+0x56c>)
 800660a:	61fb      	str	r3, [r7, #28]
        break;
 800660c:	e00d      	b.n	800662a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800660e:	f7fd fa6d 	bl	8003aec <HAL_RCC_GetSysClockFreq>
 8006612:	61f8      	str	r0, [r7, #28]
        break;
 8006614:	e009      	b.n	800662a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800661a:	61fb      	str	r3, [r7, #28]
        break;
 800661c:	e005      	b.n	800662a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006628:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800662a:	69fb      	ldr	r3, [r7, #28]
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 80fb 	beq.w	8006828 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685a      	ldr	r2, [r3, #4]
 8006636:	4613      	mov	r3, r2
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	4413      	add	r3, r2
 800663c:	69fa      	ldr	r2, [r7, #28]
 800663e:	429a      	cmp	r2, r3
 8006640:	d305      	bcc.n	800664e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006648:	69fa      	ldr	r2, [r7, #28]
 800664a:	429a      	cmp	r2, r3
 800664c:	d903      	bls.n	8006656 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006654:	e0e8      	b.n	8006828 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	2200      	movs	r2, #0
 800665a:	461c      	mov	r4, r3
 800665c:	4615      	mov	r5, r2
 800665e:	f04f 0200 	mov.w	r2, #0
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	022b      	lsls	r3, r5, #8
 8006668:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800666c:	0222      	lsls	r2, r4, #8
 800666e:	68f9      	ldr	r1, [r7, #12]
 8006670:	6849      	ldr	r1, [r1, #4]
 8006672:	0849      	lsrs	r1, r1, #1
 8006674:	2000      	movs	r0, #0
 8006676:	4688      	mov	r8, r1
 8006678:	4681      	mov	r9, r0
 800667a:	eb12 0a08 	adds.w	sl, r2, r8
 800667e:	eb43 0b09 	adc.w	fp, r3, r9
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	603b      	str	r3, [r7, #0]
 800668a:	607a      	str	r2, [r7, #4]
 800668c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006690:	4650      	mov	r0, sl
 8006692:	4659      	mov	r1, fp
 8006694:	f7f9 fe04 	bl	80002a0 <__aeabi_uldivmod>
 8006698:	4602      	mov	r2, r0
 800669a:	460b      	mov	r3, r1
 800669c:	4613      	mov	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066a6:	d308      	bcc.n	80066ba <UART_SetConfig+0x3de>
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066ae:	d204      	bcs.n	80066ba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	60da      	str	r2, [r3, #12]
 80066b8:	e0b6      	b.n	8006828 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80066c0:	e0b2      	b.n	8006828 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066ca:	d15e      	bne.n	800678a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80066cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d828      	bhi.n	8006726 <UART_SetConfig+0x44a>
 80066d4:	a201      	add	r2, pc, #4	; (adr r2, 80066dc <UART_SetConfig+0x400>)
 80066d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066da:	bf00      	nop
 80066dc:	08006701 	.word	0x08006701
 80066e0:	08006709 	.word	0x08006709
 80066e4:	08006711 	.word	0x08006711
 80066e8:	08006727 	.word	0x08006727
 80066ec:	08006717 	.word	0x08006717
 80066f0:	08006727 	.word	0x08006727
 80066f4:	08006727 	.word	0x08006727
 80066f8:	08006727 	.word	0x08006727
 80066fc:	0800671f 	.word	0x0800671f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006700:	f7fd fa8c 	bl	8003c1c <HAL_RCC_GetPCLK1Freq>
 8006704:	61f8      	str	r0, [r7, #28]
        break;
 8006706:	e014      	b.n	8006732 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006708:	f7fd fa9e 	bl	8003c48 <HAL_RCC_GetPCLK2Freq>
 800670c:	61f8      	str	r0, [r7, #28]
        break;
 800670e:	e010      	b.n	8006732 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006710:	4b4d      	ldr	r3, [pc, #308]	; (8006848 <UART_SetConfig+0x56c>)
 8006712:	61fb      	str	r3, [r7, #28]
        break;
 8006714:	e00d      	b.n	8006732 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006716:	f7fd f9e9 	bl	8003aec <HAL_RCC_GetSysClockFreq>
 800671a:	61f8      	str	r0, [r7, #28]
        break;
 800671c:	e009      	b.n	8006732 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800671e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006722:	61fb      	str	r3, [r7, #28]
        break;
 8006724:	e005      	b.n	8006732 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006726:	2300      	movs	r3, #0
 8006728:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006730:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d077      	beq.n	8006828 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	005a      	lsls	r2, r3, #1
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	085b      	lsrs	r3, r3, #1
 8006742:	441a      	add	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	fbb2 f3f3 	udiv	r3, r2, r3
 800674c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	2b0f      	cmp	r3, #15
 8006752:	d916      	bls.n	8006782 <UART_SetConfig+0x4a6>
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800675a:	d212      	bcs.n	8006782 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	b29b      	uxth	r3, r3
 8006760:	f023 030f 	bic.w	r3, r3, #15
 8006764:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	085b      	lsrs	r3, r3, #1
 800676a:	b29b      	uxth	r3, r3
 800676c:	f003 0307 	and.w	r3, r3, #7
 8006770:	b29a      	uxth	r2, r3
 8006772:	8afb      	ldrh	r3, [r7, #22]
 8006774:	4313      	orrs	r3, r2
 8006776:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	8afa      	ldrh	r2, [r7, #22]
 800677e:	60da      	str	r2, [r3, #12]
 8006780:	e052      	b.n	8006828 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006788:	e04e      	b.n	8006828 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800678a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800678e:	2b08      	cmp	r3, #8
 8006790:	d827      	bhi.n	80067e2 <UART_SetConfig+0x506>
 8006792:	a201      	add	r2, pc, #4	; (adr r2, 8006798 <UART_SetConfig+0x4bc>)
 8006794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006798:	080067bd 	.word	0x080067bd
 800679c:	080067c5 	.word	0x080067c5
 80067a0:	080067cd 	.word	0x080067cd
 80067a4:	080067e3 	.word	0x080067e3
 80067a8:	080067d3 	.word	0x080067d3
 80067ac:	080067e3 	.word	0x080067e3
 80067b0:	080067e3 	.word	0x080067e3
 80067b4:	080067e3 	.word	0x080067e3
 80067b8:	080067db 	.word	0x080067db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067bc:	f7fd fa2e 	bl	8003c1c <HAL_RCC_GetPCLK1Freq>
 80067c0:	61f8      	str	r0, [r7, #28]
        break;
 80067c2:	e014      	b.n	80067ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067c4:	f7fd fa40 	bl	8003c48 <HAL_RCC_GetPCLK2Freq>
 80067c8:	61f8      	str	r0, [r7, #28]
        break;
 80067ca:	e010      	b.n	80067ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067cc:	4b1e      	ldr	r3, [pc, #120]	; (8006848 <UART_SetConfig+0x56c>)
 80067ce:	61fb      	str	r3, [r7, #28]
        break;
 80067d0:	e00d      	b.n	80067ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067d2:	f7fd f98b 	bl	8003aec <HAL_RCC_GetSysClockFreq>
 80067d6:	61f8      	str	r0, [r7, #28]
        break;
 80067d8:	e009      	b.n	80067ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067de:	61fb      	str	r3, [r7, #28]
        break;
 80067e0:	e005      	b.n	80067ee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80067e2:	2300      	movs	r3, #0
 80067e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80067ec:	bf00      	nop
    }

    if (pclk != 0U)
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d019      	beq.n	8006828 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	085a      	lsrs	r2, r3, #1
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	441a      	add	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	fbb2 f3f3 	udiv	r3, r2, r3
 8006806:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	2b0f      	cmp	r3, #15
 800680c:	d909      	bls.n	8006822 <UART_SetConfig+0x546>
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006814:	d205      	bcs.n	8006822 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	b29a      	uxth	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	60da      	str	r2, [r3, #12]
 8006820:	e002      	b.n	8006828 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2200      	movs	r2, #0
 8006832:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006834:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006838:	4618      	mov	r0, r3
 800683a:	3728      	adds	r7, #40	; 0x28
 800683c:	46bd      	mov	sp, r7
 800683e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006842:	bf00      	nop
 8006844:	40008000 	.word	0x40008000
 8006848:	00f42400 	.word	0x00f42400

0800684c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00a      	beq.n	8006876 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00a      	beq.n	8006898 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	430a      	orrs	r2, r1
 8006896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	f003 0304 	and.w	r3, r3, #4
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d00a      	beq.n	80068ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	430a      	orrs	r2, r1
 80068b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068be:	f003 0308 	and.w	r3, r3, #8
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00a      	beq.n	80068dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	430a      	orrs	r2, r1
 80068da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e0:	f003 0310 	and.w	r3, r3, #16
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00a      	beq.n	80068fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00a      	beq.n	8006920 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	430a      	orrs	r2, r1
 800691e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006928:	2b00      	cmp	r3, #0
 800692a:	d01a      	beq.n	8006962 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	430a      	orrs	r2, r1
 8006940:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006946:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800694a:	d10a      	bne.n	8006962 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00a      	beq.n	8006984 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	430a      	orrs	r2, r1
 8006982:	605a      	str	r2, [r3, #4]
  }
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af02      	add	r7, sp, #8
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80069a0:	f7fa ffe4 	bl	800196c <HAL_GetTick>
 80069a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0308 	and.w	r3, r3, #8
 80069b0:	2b08      	cmp	r3, #8
 80069b2:	d10e      	bne.n	80069d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f82d 	bl	8006a22 <UART_WaitOnFlagUntilTimeout>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d001      	beq.n	80069d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e023      	b.n	8006a1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 0304 	and.w	r3, r3, #4
 80069dc:	2b04      	cmp	r3, #4
 80069de:	d10e      	bne.n	80069fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f817 	bl	8006a22 <UART_WaitOnFlagUntilTimeout>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e00d      	b.n	8006a1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2220      	movs	r2, #32
 8006a02:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2220      	movs	r2, #32
 8006a08:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b09c      	sub	sp, #112	; 0x70
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	603b      	str	r3, [r7, #0]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a32:	e0a5      	b.n	8006b80 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3a:	f000 80a1 	beq.w	8006b80 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a3e:	f7fa ff95 	bl	800196c <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d302      	bcc.n	8006a54 <UART_WaitOnFlagUntilTimeout+0x32>
 8006a4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d13e      	bne.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a5c:	e853 3f00 	ldrex	r3, [r3]
 8006a60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a68:	667b      	str	r3, [r7, #100]	; 0x64
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	461a      	mov	r2, r3
 8006a70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a74:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a78:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006a80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e6      	bne.n	8006a54 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	3308      	adds	r3, #8
 8006a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a90:	e853 3f00 	ldrex	r3, [r3]
 8006a94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a98:	f023 0301 	bic.w	r3, r3, #1
 8006a9c:	663b      	str	r3, [r7, #96]	; 0x60
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3308      	adds	r3, #8
 8006aa4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006aa6:	64ba      	str	r2, [r7, #72]	; 0x48
 8006aa8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006aac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006aae:	e841 2300 	strex	r3, r2, [r1]
 8006ab2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006ab4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1e5      	bne.n	8006a86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2220      	movs	r2, #32
 8006abe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e067      	b.n	8006ba2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0304 	and.w	r3, r3, #4
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d04f      	beq.n	8006b80 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	69db      	ldr	r3, [r3, #28]
 8006ae6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006aea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aee:	d147      	bne.n	8006b80 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006af8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006b0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	461a      	mov	r2, r3
 8006b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b18:	637b      	str	r3, [r7, #52]	; 0x34
 8006b1a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e6      	bne.n	8006afa <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3308      	adds	r3, #8
 8006b32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	e853 3f00 	ldrex	r3, [r3]
 8006b3a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f023 0301 	bic.w	r3, r3, #1
 8006b42:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3308      	adds	r3, #8
 8006b4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b4c:	623a      	str	r2, [r7, #32]
 8006b4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b50:	69f9      	ldr	r1, [r7, #28]
 8006b52:	6a3a      	ldr	r2, [r7, #32]
 8006b54:	e841 2300 	strex	r3, r2, [r1]
 8006b58:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1e5      	bne.n	8006b2c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2220      	movs	r2, #32
 8006b64:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e010      	b.n	8006ba2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	69da      	ldr	r2, [r3, #28]
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	4013      	ands	r3, r2
 8006b8a:	68ba      	ldr	r2, [r7, #8]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	bf0c      	ite	eq
 8006b90:	2301      	moveq	r3, #1
 8006b92:	2300      	movne	r3, #0
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	461a      	mov	r2, r3
 8006b98:	79fb      	ldrb	r3, [r7, #7]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	f43f af4a 	beq.w	8006a34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3770      	adds	r7, #112	; 0x70
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b095      	sub	sp, #84	; 0x54
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bba:	e853 3f00 	ldrex	r3, [r3]
 8006bbe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	461a      	mov	r2, r3
 8006bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd0:	643b      	str	r3, [r7, #64]	; 0x40
 8006bd2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006bd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006bd8:	e841 2300 	strex	r3, r2, [r1]
 8006bdc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1e6      	bne.n	8006bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	3308      	adds	r3, #8
 8006bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	e853 3f00 	ldrex	r3, [r3]
 8006bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	f023 0301 	bic.w	r3, r3, #1
 8006bfa:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3308      	adds	r3, #8
 8006c02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c0c:	e841 2300 	strex	r3, r2, [r1]
 8006c10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1e5      	bne.n	8006be4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d118      	bne.n	8006c52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	e853 3f00 	ldrex	r3, [r3]
 8006c2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	f023 0310 	bic.w	r3, r3, #16
 8006c34:	647b      	str	r3, [r7, #68]	; 0x44
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c3e:	61bb      	str	r3, [r7, #24]
 8006c40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c42:	6979      	ldr	r1, [r7, #20]
 8006c44:	69ba      	ldr	r2, [r7, #24]
 8006c46:	e841 2300 	strex	r3, r2, [r1]
 8006c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1e6      	bne.n	8006c20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2220      	movs	r2, #32
 8006c56:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006c64:	bf00      	nop
 8006c66:	3754      	adds	r7, #84	; 0x54
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f7ff fb0e 	bl	80062b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c94:	bf00      	nop
 8006c96:	3710      	adds	r7, #16
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b088      	sub	sp, #32
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	e853 3f00 	ldrex	r3, [r3]
 8006cb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cb8:	61fb      	str	r3, [r7, #28]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	61bb      	str	r3, [r7, #24]
 8006cc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc6:	6979      	ldr	r1, [r7, #20]
 8006cc8:	69ba      	ldr	r2, [r7, #24]
 8006cca:	e841 2300 	strex	r3, r2, [r1]
 8006cce:	613b      	str	r3, [r7, #16]
   return(result);
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1e6      	bne.n	8006ca4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7ff fada 	bl	800629c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ce8:	bf00      	nop
 8006cea:	3720      	adds	r7, #32
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006cf8:	bf00      	nop
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <__NVIC_SetPriority>:
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	6039      	str	r1, [r7, #0]
 8006d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	db0a      	blt.n	8006d2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	490c      	ldr	r1, [pc, #48]	; (8006d50 <__NVIC_SetPriority+0x4c>)
 8006d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d22:	0112      	lsls	r2, r2, #4
 8006d24:	b2d2      	uxtb	r2, r2
 8006d26:	440b      	add	r3, r1
 8006d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006d2c:	e00a      	b.n	8006d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	b2da      	uxtb	r2, r3
 8006d32:	4908      	ldr	r1, [pc, #32]	; (8006d54 <__NVIC_SetPriority+0x50>)
 8006d34:	79fb      	ldrb	r3, [r7, #7]
 8006d36:	f003 030f 	and.w	r3, r3, #15
 8006d3a:	3b04      	subs	r3, #4
 8006d3c:	0112      	lsls	r2, r2, #4
 8006d3e:	b2d2      	uxtb	r2, r2
 8006d40:	440b      	add	r3, r1
 8006d42:	761a      	strb	r2, [r3, #24]
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	e000e100 	.word	0xe000e100
 8006d54:	e000ed00 	.word	0xe000ed00

08006d58 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006d5c:	4b05      	ldr	r3, [pc, #20]	; (8006d74 <SysTick_Handler+0x1c>)
 8006d5e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006d60:	f001 fcfe 	bl	8008760 <xTaskGetSchedulerState>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d001      	beq.n	8006d6e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006d6a:	f002 fae5 	bl	8009338 <xPortSysTickHandler>
  }
}
 8006d6e:	bf00      	nop
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	e000e010 	.word	0xe000e010

08006d78 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	f06f 0004 	mvn.w	r0, #4
 8006d82:	f7ff ffbf 	bl	8006d04 <__NVIC_SetPriority>
#endif
}
 8006d86:	bf00      	nop
 8006d88:	bd80      	pop	{r7, pc}
	...

08006d8c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d92:	f3ef 8305 	mrs	r3, IPSR
 8006d96:	603b      	str	r3, [r7, #0]
  return(result);
 8006d98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d003      	beq.n	8006da6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d9e:	f06f 0305 	mvn.w	r3, #5
 8006da2:	607b      	str	r3, [r7, #4]
 8006da4:	e00c      	b.n	8006dc0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006da6:	4b0a      	ldr	r3, [pc, #40]	; (8006dd0 <osKernelInitialize+0x44>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d105      	bne.n	8006dba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006dae:	4b08      	ldr	r3, [pc, #32]	; (8006dd0 <osKernelInitialize+0x44>)
 8006db0:	2201      	movs	r2, #1
 8006db2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	607b      	str	r3, [r7, #4]
 8006db8:	e002      	b.n	8006dc0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006dba:	f04f 33ff 	mov.w	r3, #4294967295
 8006dbe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006dc0:	687b      	ldr	r3, [r7, #4]
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	20001c18 	.word	0x20001c18

08006dd4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dda:	f3ef 8305 	mrs	r3, IPSR
 8006dde:	603b      	str	r3, [r7, #0]
  return(result);
 8006de0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <osKernelStart+0x1a>
    stat = osErrorISR;
 8006de6:	f06f 0305 	mvn.w	r3, #5
 8006dea:	607b      	str	r3, [r7, #4]
 8006dec:	e010      	b.n	8006e10 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006dee:	4b0b      	ldr	r3, [pc, #44]	; (8006e1c <osKernelStart+0x48>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d109      	bne.n	8006e0a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006df6:	f7ff ffbf 	bl	8006d78 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006dfa:	4b08      	ldr	r3, [pc, #32]	; (8006e1c <osKernelStart+0x48>)
 8006dfc:	2202      	movs	r2, #2
 8006dfe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006e00:	f001 f866 	bl	8007ed0 <vTaskStartScheduler>
      stat = osOK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	607b      	str	r3, [r7, #4]
 8006e08:	e002      	b.n	8006e10 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e0e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e10:	687b      	ldr	r3, [r7, #4]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3708      	adds	r7, #8
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	20001c18 	.word	0x20001c18

08006e20 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08e      	sub	sp, #56	; 0x38
 8006e24:	af04      	add	r7, sp, #16
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e30:	f3ef 8305 	mrs	r3, IPSR
 8006e34:	617b      	str	r3, [r7, #20]
  return(result);
 8006e36:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d17e      	bne.n	8006f3a <osThreadNew+0x11a>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d07b      	beq.n	8006f3a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006e42:	2380      	movs	r3, #128	; 0x80
 8006e44:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006e46:	2318      	movs	r3, #24
 8006e48:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e52:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d045      	beq.n	8006ee6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d002      	beq.n	8006e68 <osThreadNew+0x48>
        name = attr->name;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d002      	beq.n	8006e76 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d008      	beq.n	8006e8e <osThreadNew+0x6e>
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	2b38      	cmp	r3, #56	; 0x38
 8006e80:	d805      	bhi.n	8006e8e <osThreadNew+0x6e>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d001      	beq.n	8006e92 <osThreadNew+0x72>
        return (NULL);
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e054      	b.n	8006f3c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d003      	beq.n	8006ea2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	089b      	lsrs	r3, r3, #2
 8006ea0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00e      	beq.n	8006ec8 <osThreadNew+0xa8>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	2b5b      	cmp	r3, #91	; 0x5b
 8006eb0:	d90a      	bls.n	8006ec8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d006      	beq.n	8006ec8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	695b      	ldr	r3, [r3, #20]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d002      	beq.n	8006ec8 <osThreadNew+0xa8>
        mem = 1;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	61bb      	str	r3, [r7, #24]
 8006ec6:	e010      	b.n	8006eea <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10c      	bne.n	8006eea <osThreadNew+0xca>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d108      	bne.n	8006eea <osThreadNew+0xca>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d104      	bne.n	8006eea <osThreadNew+0xca>
          mem = 0;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	61bb      	str	r3, [r7, #24]
 8006ee4:	e001      	b.n	8006eea <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d110      	bne.n	8006f12 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ef8:	9202      	str	r2, [sp, #8]
 8006efa:	9301      	str	r3, [sp, #4]
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	6a3a      	ldr	r2, [r7, #32]
 8006f04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 fe0c 	bl	8007b24 <xTaskCreateStatic>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	613b      	str	r3, [r7, #16]
 8006f10:	e013      	b.n	8006f3a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d110      	bne.n	8006f3a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006f18:	6a3b      	ldr	r3, [r7, #32]
 8006f1a:	b29a      	uxth	r2, r3
 8006f1c:	f107 0310 	add.w	r3, r7, #16
 8006f20:	9301      	str	r3, [sp, #4]
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	9300      	str	r3, [sp, #0]
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f000 fe57 	bl	8007bde <xTaskCreate>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d001      	beq.n	8006f3a <osThreadNew+0x11a>
            hTask = NULL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006f3a:	693b      	ldr	r3, [r7, #16]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3728      	adds	r7, #40	; 0x28
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f4c:	f3ef 8305 	mrs	r3, IPSR
 8006f50:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f52:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <osDelay+0x1c>
    stat = osErrorISR;
 8006f58:	f06f 0305 	mvn.w	r3, #5
 8006f5c:	60fb      	str	r3, [r7, #12]
 8006f5e:	e007      	b.n	8006f70 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006f60:	2300      	movs	r3, #0
 8006f62:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d002      	beq.n	8006f70 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 ff7c 	bl	8007e68 <vTaskDelay>
    }
  }

  return (stat);
 8006f70:	68fb      	ldr	r3, [r7, #12]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
	...

08006f7c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006f7c:	b480      	push	{r7}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4a07      	ldr	r2, [pc, #28]	; (8006fa8 <vApplicationGetIdleTaskMemory+0x2c>)
 8006f8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	4a06      	ldr	r2, [pc, #24]	; (8006fac <vApplicationGetIdleTaskMemory+0x30>)
 8006f92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2280      	movs	r2, #128	; 0x80
 8006f98:	601a      	str	r2, [r3, #0]
}
 8006f9a:	bf00      	nop
 8006f9c:	3714      	adds	r7, #20
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	20001c1c 	.word	0x20001c1c
 8006fac:	20001c78 	.word	0x20001c78

08006fb0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4a07      	ldr	r2, [pc, #28]	; (8006fdc <vApplicationGetTimerTaskMemory+0x2c>)
 8006fc0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	4a06      	ldr	r2, [pc, #24]	; (8006fe0 <vApplicationGetTimerTaskMemory+0x30>)
 8006fc6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006fce:	601a      	str	r2, [r3, #0]
}
 8006fd0:	bf00      	nop
 8006fd2:	3714      	adds	r7, #20
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	20001e78 	.word	0x20001e78
 8006fe0:	20001ed4 	.word	0x20001ed4

08006fe4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f103 0208 	add.w	r2, r3, #8
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ffc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f103 0208 	add.w	r2, r3, #8
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f103 0208 	add.w	r2, r3, #8
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007032:	bf00      	nop
 8007034:	370c      	adds	r7, #12
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr

0800703e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800703e:	b480      	push	{r7}
 8007040:	b085      	sub	sp, #20
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	689a      	ldr	r2, [r3, #8]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	683a      	ldr	r2, [r7, #0]
 8007068:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	601a      	str	r2, [r3, #0]
}
 800707a:	bf00      	nop
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007086:	b480      	push	{r7}
 8007088:	b085      	sub	sp, #20
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
 800708e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709c:	d103      	bne.n	80070a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	60fb      	str	r3, [r7, #12]
 80070a4:	e00c      	b.n	80070c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	3308      	adds	r3, #8
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	e002      	b.n	80070b4 <vListInsert+0x2e>
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	60fb      	str	r3, [r7, #12]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d2f6      	bcs.n	80070ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	1c5a      	adds	r2, r3, #1
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	601a      	str	r2, [r3, #0]
}
 80070ec:	bf00      	nop
 80070ee:	3714      	adds	r7, #20
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr

080070f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	6892      	ldr	r2, [r2, #8]
 800710e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	6852      	ldr	r2, [r2, #4]
 8007118:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	429a      	cmp	r2, r3
 8007122:	d103      	bne.n	800712c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	1e5a      	subs	r2, r3, #1
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
}
 8007140:	4618      	mov	r0, r3
 8007142:	3714      	adds	r7, #20
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10a      	bne.n	8007176 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007164:	f383 8811 	msr	BASEPRI, r3
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007172:	bf00      	nop
 8007174:	e7fe      	b.n	8007174 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007176:	f002 f84d 	bl	8009214 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007182:	68f9      	ldr	r1, [r7, #12]
 8007184:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007186:	fb01 f303 	mul.w	r3, r1, r3
 800718a:	441a      	add	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071a6:	3b01      	subs	r3, #1
 80071a8:	68f9      	ldr	r1, [r7, #12]
 80071aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80071ac:	fb01 f303 	mul.w	r3, r1, r3
 80071b0:	441a      	add	r2, r3
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	22ff      	movs	r2, #255	; 0xff
 80071ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	22ff      	movs	r2, #255	; 0xff
 80071c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d114      	bne.n	80071f6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d01a      	beq.n	800720a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	3310      	adds	r3, #16
 80071d8:	4618      	mov	r0, r3
 80071da:	f001 f903 	bl	80083e4 <xTaskRemoveFromEventList>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d012      	beq.n	800720a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80071e4:	4b0c      	ldr	r3, [pc, #48]	; (8007218 <xQueueGenericReset+0xcc>)
 80071e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	e009      	b.n	800720a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	3310      	adds	r3, #16
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7ff fef2 	bl	8006fe4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	3324      	adds	r3, #36	; 0x24
 8007204:	4618      	mov	r0, r3
 8007206:	f7ff feed 	bl	8006fe4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800720a:	f002 f833 	bl	8009274 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800720e:	2301      	movs	r3, #1
}
 8007210:	4618      	mov	r0, r3
 8007212:	3710      	adds	r7, #16
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}
 8007218:	e000ed04 	.word	0xe000ed04

0800721c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800721c:	b580      	push	{r7, lr}
 800721e:	b08e      	sub	sp, #56	; 0x38
 8007220:	af02      	add	r7, sp, #8
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
 8007228:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10a      	bne.n	8007246 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007234:	f383 8811 	msr	BASEPRI, r3
 8007238:	f3bf 8f6f 	isb	sy
 800723c:	f3bf 8f4f 	dsb	sy
 8007240:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007242:	bf00      	nop
 8007244:	e7fe      	b.n	8007244 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d10a      	bne.n	8007262 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800724c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007250:	f383 8811 	msr	BASEPRI, r3
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800725e:	bf00      	nop
 8007260:	e7fe      	b.n	8007260 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d002      	beq.n	800726e <xQueueGenericCreateStatic+0x52>
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <xQueueGenericCreateStatic+0x56>
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <xQueueGenericCreateStatic+0x58>
 8007272:	2300      	movs	r3, #0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	623b      	str	r3, [r7, #32]
}
 800728a:	bf00      	nop
 800728c:	e7fe      	b.n	800728c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d102      	bne.n	800729a <xQueueGenericCreateStatic+0x7e>
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <xQueueGenericCreateStatic+0x82>
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <xQueueGenericCreateStatic+0x84>
 800729e:	2300      	movs	r3, #0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10a      	bne.n	80072ba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80072a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a8:	f383 8811 	msr	BASEPRI, r3
 80072ac:	f3bf 8f6f 	isb	sy
 80072b0:	f3bf 8f4f 	dsb	sy
 80072b4:	61fb      	str	r3, [r7, #28]
}
 80072b6:	bf00      	nop
 80072b8:	e7fe      	b.n	80072b8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80072ba:	2350      	movs	r3, #80	; 0x50
 80072bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2b50      	cmp	r3, #80	; 0x50
 80072c2:	d00a      	beq.n	80072da <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80072c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	61bb      	str	r3, [r7, #24]
}
 80072d6:	bf00      	nop
 80072d8:	e7fe      	b.n	80072d8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80072da:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80072e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00d      	beq.n	8007302 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80072e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e8:	2201      	movs	r2, #1
 80072ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072ee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80072f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	4613      	mov	r3, r2
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	68b9      	ldr	r1, [r7, #8]
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 f805 	bl	800730c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007304:	4618      	mov	r0, r3
 8007306:	3730      	adds	r7, #48	; 0x30
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
 8007318:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d103      	bne.n	8007328 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	69ba      	ldr	r2, [r7, #24]
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	e002      	b.n	800732e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007328:	69bb      	ldr	r3, [r7, #24]
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800733a:	2101      	movs	r1, #1
 800733c:	69b8      	ldr	r0, [r7, #24]
 800733e:	f7ff ff05 	bl	800714c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	78fa      	ldrb	r2, [r7, #3]
 8007346:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800734a:	bf00      	nop
 800734c:	3710      	adds	r7, #16
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
	...

08007354 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b08e      	sub	sp, #56	; 0x38
 8007358:	af00      	add	r7, sp, #0
 800735a:	60f8      	str	r0, [r7, #12]
 800735c:	60b9      	str	r1, [r7, #8]
 800735e:	607a      	str	r2, [r7, #4]
 8007360:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007362:	2300      	movs	r3, #0
 8007364:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <xQueueGenericSend+0x32>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007382:	bf00      	nop
 8007384:	e7fe      	b.n	8007384 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d103      	bne.n	8007394 <xQueueGenericSend+0x40>
 800738c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <xQueueGenericSend+0x44>
 8007394:	2301      	movs	r3, #1
 8007396:	e000      	b.n	800739a <xQueueGenericSend+0x46>
 8007398:	2300      	movs	r3, #0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10a      	bne.n	80073b4 <xQueueGenericSend+0x60>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80073b0:	bf00      	nop
 80073b2:	e7fe      	b.n	80073b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d103      	bne.n	80073c2 <xQueueGenericSend+0x6e>
 80073ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d101      	bne.n	80073c6 <xQueueGenericSend+0x72>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e000      	b.n	80073c8 <xQueueGenericSend+0x74>
 80073c6:	2300      	movs	r3, #0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10a      	bne.n	80073e2 <xQueueGenericSend+0x8e>
	__asm volatile
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	623b      	str	r3, [r7, #32]
}
 80073de:	bf00      	nop
 80073e0:	e7fe      	b.n	80073e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073e2:	f001 f9bd 	bl	8008760 <xTaskGetSchedulerState>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d102      	bne.n	80073f2 <xQueueGenericSend+0x9e>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <xQueueGenericSend+0xa2>
 80073f2:	2301      	movs	r3, #1
 80073f4:	e000      	b.n	80073f8 <xQueueGenericSend+0xa4>
 80073f6:	2300      	movs	r3, #0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d10a      	bne.n	8007412 <xQueueGenericSend+0xbe>
	__asm volatile
 80073fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007400:	f383 8811 	msr	BASEPRI, r3
 8007404:	f3bf 8f6f 	isb	sy
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	61fb      	str	r3, [r7, #28]
}
 800740e:	bf00      	nop
 8007410:	e7fe      	b.n	8007410 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007412:	f001 feff 	bl	8009214 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800741a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741e:	429a      	cmp	r2, r3
 8007420:	d302      	bcc.n	8007428 <xQueueGenericSend+0xd4>
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	2b02      	cmp	r3, #2
 8007426:	d129      	bne.n	800747c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007428:	683a      	ldr	r2, [r7, #0]
 800742a:	68b9      	ldr	r1, [r7, #8]
 800742c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800742e:	f000 fa0b 	bl	8007848 <prvCopyDataToQueue>
 8007432:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007438:	2b00      	cmp	r3, #0
 800743a:	d010      	beq.n	800745e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800743c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743e:	3324      	adds	r3, #36	; 0x24
 8007440:	4618      	mov	r0, r3
 8007442:	f000 ffcf 	bl	80083e4 <xTaskRemoveFromEventList>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d013      	beq.n	8007474 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800744c:	4b3f      	ldr	r3, [pc, #252]	; (800754c <xQueueGenericSend+0x1f8>)
 800744e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	f3bf 8f4f 	dsb	sy
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	e00a      	b.n	8007474 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800745e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007460:	2b00      	cmp	r3, #0
 8007462:	d007      	beq.n	8007474 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007464:	4b39      	ldr	r3, [pc, #228]	; (800754c <xQueueGenericSend+0x1f8>)
 8007466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800746a:	601a      	str	r2, [r3, #0]
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007474:	f001 fefe 	bl	8009274 <vPortExitCritical>
				return pdPASS;
 8007478:	2301      	movs	r3, #1
 800747a:	e063      	b.n	8007544 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d103      	bne.n	800748a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007482:	f001 fef7 	bl	8009274 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007486:	2300      	movs	r3, #0
 8007488:	e05c      	b.n	8007544 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800748a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800748c:	2b00      	cmp	r3, #0
 800748e:	d106      	bne.n	800749e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007490:	f107 0314 	add.w	r3, r7, #20
 8007494:	4618      	mov	r0, r3
 8007496:	f001 f809 	bl	80084ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800749a:	2301      	movs	r3, #1
 800749c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800749e:	f001 fee9 	bl	8009274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074a2:	f000 fd7b 	bl	8007f9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074a6:	f001 feb5 	bl	8009214 <vPortEnterCritical>
 80074aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074b0:	b25b      	sxtb	r3, r3
 80074b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b6:	d103      	bne.n	80074c0 <xQueueGenericSend+0x16c>
 80074b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074c6:	b25b      	sxtb	r3, r3
 80074c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074cc:	d103      	bne.n	80074d6 <xQueueGenericSend+0x182>
 80074ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074d6:	f001 fecd 	bl	8009274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074da:	1d3a      	adds	r2, r7, #4
 80074dc:	f107 0314 	add.w	r3, r7, #20
 80074e0:	4611      	mov	r1, r2
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 fff8 	bl	80084d8 <xTaskCheckForTimeOut>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d124      	bne.n	8007538 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074f0:	f000 faa2 	bl	8007a38 <prvIsQueueFull>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d018      	beq.n	800752c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fc:	3310      	adds	r3, #16
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	4611      	mov	r1, r2
 8007502:	4618      	mov	r0, r3
 8007504:	f000 ff1e 	bl	8008344 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800750a:	f000 fa2d 	bl	8007968 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800750e:	f000 fd53 	bl	8007fb8 <xTaskResumeAll>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	f47f af7c 	bne.w	8007412 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800751a:	4b0c      	ldr	r3, [pc, #48]	; (800754c <xQueueGenericSend+0x1f8>)
 800751c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007520:	601a      	str	r2, [r3, #0]
 8007522:	f3bf 8f4f 	dsb	sy
 8007526:	f3bf 8f6f 	isb	sy
 800752a:	e772      	b.n	8007412 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800752c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800752e:	f000 fa1b 	bl	8007968 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007532:	f000 fd41 	bl	8007fb8 <xTaskResumeAll>
 8007536:	e76c      	b.n	8007412 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007538:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800753a:	f000 fa15 	bl	8007968 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800753e:	f000 fd3b 	bl	8007fb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007542:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007544:	4618      	mov	r0, r3
 8007546:	3738      	adds	r7, #56	; 0x38
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}
 800754c:	e000ed04 	.word	0xe000ed04

08007550 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b090      	sub	sp, #64	; 0x40
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
 800755c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007564:	2b00      	cmp	r3, #0
 8007566:	d10a      	bne.n	800757e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756c:	f383 8811 	msr	BASEPRI, r3
 8007570:	f3bf 8f6f 	isb	sy
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800757a:	bf00      	nop
 800757c:	e7fe      	b.n	800757c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d103      	bne.n	800758c <xQueueGenericSendFromISR+0x3c>
 8007584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	d101      	bne.n	8007590 <xQueueGenericSendFromISR+0x40>
 800758c:	2301      	movs	r3, #1
 800758e:	e000      	b.n	8007592 <xQueueGenericSendFromISR+0x42>
 8007590:	2300      	movs	r3, #0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10a      	bne.n	80075ac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759a:	f383 8811 	msr	BASEPRI, r3
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80075a8:	bf00      	nop
 80075aa:	e7fe      	b.n	80075aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d103      	bne.n	80075ba <xQueueGenericSendFromISR+0x6a>
 80075b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d101      	bne.n	80075be <xQueueGenericSendFromISR+0x6e>
 80075ba:	2301      	movs	r3, #1
 80075bc:	e000      	b.n	80075c0 <xQueueGenericSendFromISR+0x70>
 80075be:	2300      	movs	r3, #0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10a      	bne.n	80075da <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	623b      	str	r3, [r7, #32]
}
 80075d6:	bf00      	nop
 80075d8:	e7fe      	b.n	80075d8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075da:	f001 fefd 	bl	80093d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80075de:	f3ef 8211 	mrs	r2, BASEPRI
 80075e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	61fa      	str	r2, [r7, #28]
 80075f4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80075f6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075f8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007602:	429a      	cmp	r2, r3
 8007604:	d302      	bcc.n	800760c <xQueueGenericSendFromISR+0xbc>
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	2b02      	cmp	r3, #2
 800760a:	d12f      	bne.n	800766c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800760c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800761a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800761c:	683a      	ldr	r2, [r7, #0]
 800761e:	68b9      	ldr	r1, [r7, #8]
 8007620:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007622:	f000 f911 	bl	8007848 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007626:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800762a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800762e:	d112      	bne.n	8007656 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007634:	2b00      	cmp	r3, #0
 8007636:	d016      	beq.n	8007666 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800763a:	3324      	adds	r3, #36	; 0x24
 800763c:	4618      	mov	r0, r3
 800763e:	f000 fed1 	bl	80083e4 <xTaskRemoveFromEventList>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00e      	beq.n	8007666 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00b      	beq.n	8007666 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2201      	movs	r2, #1
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	e007      	b.n	8007666 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007656:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800765a:	3301      	adds	r3, #1
 800765c:	b2db      	uxtb	r3, r3
 800765e:	b25a      	sxtb	r2, r3
 8007660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007662:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007666:	2301      	movs	r3, #1
 8007668:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800766a:	e001      	b.n	8007670 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800766c:	2300      	movs	r3, #0
 800766e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007672:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800767a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800767c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800767e:	4618      	mov	r0, r3
 8007680:	3740      	adds	r7, #64	; 0x40
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
	...

08007688 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b08c      	sub	sp, #48	; 0x30
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007694:	2300      	movs	r3, #0
 8007696:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800769c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10a      	bne.n	80076b8 <xQueueReceive+0x30>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	623b      	str	r3, [r7, #32]
}
 80076b4:	bf00      	nop
 80076b6:	e7fe      	b.n	80076b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d103      	bne.n	80076c6 <xQueueReceive+0x3e>
 80076be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d101      	bne.n	80076ca <xQueueReceive+0x42>
 80076c6:	2301      	movs	r3, #1
 80076c8:	e000      	b.n	80076cc <xQueueReceive+0x44>
 80076ca:	2300      	movs	r3, #0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10a      	bne.n	80076e6 <xQueueReceive+0x5e>
	__asm volatile
 80076d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	61fb      	str	r3, [r7, #28]
}
 80076e2:	bf00      	nop
 80076e4:	e7fe      	b.n	80076e4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076e6:	f001 f83b 	bl	8008760 <xTaskGetSchedulerState>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d102      	bne.n	80076f6 <xQueueReceive+0x6e>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <xQueueReceive+0x72>
 80076f6:	2301      	movs	r3, #1
 80076f8:	e000      	b.n	80076fc <xQueueReceive+0x74>
 80076fa:	2300      	movs	r3, #0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10a      	bne.n	8007716 <xQueueReceive+0x8e>
	__asm volatile
 8007700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	61bb      	str	r3, [r7, #24]
}
 8007712:	bf00      	nop
 8007714:	e7fe      	b.n	8007714 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007716:	f001 fd7d 	bl	8009214 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800771a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	2b00      	cmp	r3, #0
 8007724:	d01f      	beq.n	8007766 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007726:	68b9      	ldr	r1, [r7, #8]
 8007728:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800772a:	f000 f8f7 	bl	800791c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	1e5a      	subs	r2, r3, #1
 8007732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007734:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00f      	beq.n	800775e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800773e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007740:	3310      	adds	r3, #16
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fe4e 	bl	80083e4 <xTaskRemoveFromEventList>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d007      	beq.n	800775e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800774e:	4b3d      	ldr	r3, [pc, #244]	; (8007844 <xQueueReceive+0x1bc>)
 8007750:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	f3bf 8f4f 	dsb	sy
 800775a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800775e:	f001 fd89 	bl	8009274 <vPortExitCritical>
				return pdPASS;
 8007762:	2301      	movs	r3, #1
 8007764:	e069      	b.n	800783a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d103      	bne.n	8007774 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800776c:	f001 fd82 	bl	8009274 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007770:	2300      	movs	r3, #0
 8007772:	e062      	b.n	800783a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007776:	2b00      	cmp	r3, #0
 8007778:	d106      	bne.n	8007788 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800777a:	f107 0310 	add.w	r3, r7, #16
 800777e:	4618      	mov	r0, r3
 8007780:	f000 fe94 	bl	80084ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007784:	2301      	movs	r3, #1
 8007786:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007788:	f001 fd74 	bl	8009274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800778c:	f000 fc06 	bl	8007f9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007790:	f001 fd40 	bl	8009214 <vPortEnterCritical>
 8007794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007796:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800779a:	b25b      	sxtb	r3, r3
 800779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a0:	d103      	bne.n	80077aa <xQueueReceive+0x122>
 80077a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077b0:	b25b      	sxtb	r3, r3
 80077b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b6:	d103      	bne.n	80077c0 <xQueueReceive+0x138>
 80077b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077c0:	f001 fd58 	bl	8009274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077c4:	1d3a      	adds	r2, r7, #4
 80077c6:	f107 0310 	add.w	r3, r7, #16
 80077ca:	4611      	mov	r1, r2
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 fe83 	bl	80084d8 <xTaskCheckForTimeOut>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d123      	bne.n	8007820 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077da:	f000 f917 	bl	8007a0c <prvIsQueueEmpty>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d017      	beq.n	8007814 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	3324      	adds	r3, #36	; 0x24
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	4611      	mov	r1, r2
 80077ec:	4618      	mov	r0, r3
 80077ee:	f000 fda9 	bl	8008344 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077f4:	f000 f8b8 	bl	8007968 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077f8:	f000 fbde 	bl	8007fb8 <xTaskResumeAll>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d189      	bne.n	8007716 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007802:	4b10      	ldr	r3, [pc, #64]	; (8007844 <xQueueReceive+0x1bc>)
 8007804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	e780      	b.n	8007716 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007814:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007816:	f000 f8a7 	bl	8007968 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800781a:	f000 fbcd 	bl	8007fb8 <xTaskResumeAll>
 800781e:	e77a      	b.n	8007716 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007820:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007822:	f000 f8a1 	bl	8007968 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007826:	f000 fbc7 	bl	8007fb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800782a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800782c:	f000 f8ee 	bl	8007a0c <prvIsQueueEmpty>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	f43f af6f 	beq.w	8007716 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007838:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800783a:	4618      	mov	r0, r3
 800783c:	3730      	adds	r7, #48	; 0x30
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	e000ed04 	.word	0xe000ed04

08007848 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b086      	sub	sp, #24
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007854:	2300      	movs	r3, #0
 8007856:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10d      	bne.n	8007882 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d14d      	bne.n	800790a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	4618      	mov	r0, r3
 8007874:	f000 ff92 	bl	800879c <xTaskPriorityDisinherit>
 8007878:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	609a      	str	r2, [r3, #8]
 8007880:	e043      	b.n	800790a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d119      	bne.n	80078bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6858      	ldr	r0, [r3, #4]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007890:	461a      	mov	r2, r3
 8007892:	68b9      	ldr	r1, [r7, #8]
 8007894:	f001 fff8 	bl	8009888 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a0:	441a      	add	r2, r3
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d32b      	bcc.n	800790a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	605a      	str	r2, [r3, #4]
 80078ba:	e026      	b.n	800790a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	68d8      	ldr	r0, [r3, #12]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c4:	461a      	mov	r2, r3
 80078c6:	68b9      	ldr	r1, [r7, #8]
 80078c8:	f001 ffde 	bl	8009888 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	68da      	ldr	r2, [r3, #12]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d4:	425b      	negs	r3, r3
 80078d6:	441a      	add	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	68da      	ldr	r2, [r3, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d207      	bcs.n	80078f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	689a      	ldr	r2, [r3, #8]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f0:	425b      	negs	r3, r3
 80078f2:	441a      	add	r2, r3
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b02      	cmp	r3, #2
 80078fc:	d105      	bne.n	800790a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d002      	beq.n	800790a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	3b01      	subs	r3, #1
 8007908:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	1c5a      	adds	r2, r3, #1
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007912:	697b      	ldr	r3, [r7, #20]
}
 8007914:	4618      	mov	r0, r3
 8007916:	3718      	adds	r7, #24
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800792a:	2b00      	cmp	r3, #0
 800792c:	d018      	beq.n	8007960 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	68da      	ldr	r2, [r3, #12]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007936:	441a      	add	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	68da      	ldr	r2, [r3, #12]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	429a      	cmp	r2, r3
 8007946:	d303      	bcc.n	8007950 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68d9      	ldr	r1, [r3, #12]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007958:	461a      	mov	r2, r3
 800795a:	6838      	ldr	r0, [r7, #0]
 800795c:	f001 ff94 	bl	8009888 <memcpy>
	}
}
 8007960:	bf00      	nop
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007970:	f001 fc50 	bl	8009214 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800797a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800797c:	e011      	b.n	80079a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007982:	2b00      	cmp	r3, #0
 8007984:	d012      	beq.n	80079ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	3324      	adds	r3, #36	; 0x24
 800798a:	4618      	mov	r0, r3
 800798c:	f000 fd2a 	bl	80083e4 <xTaskRemoveFromEventList>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d001      	beq.n	800799a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007996:	f000 fe01 	bl	800859c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800799a:	7bfb      	ldrb	r3, [r7, #15]
 800799c:	3b01      	subs	r3, #1
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	dce9      	bgt.n	800797e <prvUnlockQueue+0x16>
 80079aa:	e000      	b.n	80079ae <prvUnlockQueue+0x46>
					break;
 80079ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	22ff      	movs	r2, #255	; 0xff
 80079b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80079b6:	f001 fc5d 	bl	8009274 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079ba:	f001 fc2b 	bl	8009214 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079c6:	e011      	b.n	80079ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d012      	beq.n	80079f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	3310      	adds	r3, #16
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 fd05 	bl	80083e4 <xTaskRemoveFromEventList>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d001      	beq.n	80079e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80079e0:	f000 fddc 	bl	800859c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079e4:	7bbb      	ldrb	r3, [r7, #14]
 80079e6:	3b01      	subs	r3, #1
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	dce9      	bgt.n	80079c8 <prvUnlockQueue+0x60>
 80079f4:	e000      	b.n	80079f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80079f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	22ff      	movs	r2, #255	; 0xff
 80079fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007a00:	f001 fc38 	bl	8009274 <vPortExitCritical>
}
 8007a04:	bf00      	nop
 8007a06:	3710      	adds	r7, #16
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a14:	f001 fbfe 	bl	8009214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d102      	bne.n	8007a26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a20:	2301      	movs	r3, #1
 8007a22:	60fb      	str	r3, [r7, #12]
 8007a24:	e001      	b.n	8007a2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a26:	2300      	movs	r3, #0
 8007a28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a2a:	f001 fc23 	bl	8009274 <vPortExitCritical>

	return xReturn;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3710      	adds	r7, #16
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a40:	f001 fbe8 	bl	8009214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d102      	bne.n	8007a56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a50:	2301      	movs	r3, #1
 8007a52:	60fb      	str	r3, [r7, #12]
 8007a54:	e001      	b.n	8007a5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a56:	2300      	movs	r3, #0
 8007a58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a5a:	f001 fc0b 	bl	8009274 <vPortExitCritical>

	return xReturn;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3710      	adds	r7, #16
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007a68:	b480      	push	{r7}
 8007a6a:	b085      	sub	sp, #20
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a72:	2300      	movs	r3, #0
 8007a74:	60fb      	str	r3, [r7, #12]
 8007a76:	e014      	b.n	8007aa2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007a78:	4a0f      	ldr	r2, [pc, #60]	; (8007ab8 <vQueueAddToRegistry+0x50>)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10b      	bne.n	8007a9c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007a84:	490c      	ldr	r1, [pc, #48]	; (8007ab8 <vQueueAddToRegistry+0x50>)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007a8e:	4a0a      	ldr	r2, [pc, #40]	; (8007ab8 <vQueueAddToRegistry+0x50>)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	00db      	lsls	r3, r3, #3
 8007a94:	4413      	add	r3, r2
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007a9a:	e006      	b.n	8007aaa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	60fb      	str	r3, [r7, #12]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2b07      	cmp	r3, #7
 8007aa6:	d9e7      	bls.n	8007a78 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007aa8:	bf00      	nop
 8007aaa:	bf00      	nop
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	200022d4 	.word	0x200022d4

08007abc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b086      	sub	sp, #24
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	60f8      	str	r0, [r7, #12]
 8007ac4:	60b9      	str	r1, [r7, #8]
 8007ac6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007acc:	f001 fba2 	bl	8009214 <vPortEnterCritical>
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ad6:	b25b      	sxtb	r3, r3
 8007ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007adc:	d103      	bne.n	8007ae6 <vQueueWaitForMessageRestricted+0x2a>
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007aec:	b25b      	sxtb	r3, r3
 8007aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af2:	d103      	bne.n	8007afc <vQueueWaitForMessageRestricted+0x40>
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007afc:	f001 fbba 	bl	8009274 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d106      	bne.n	8007b16 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	3324      	adds	r3, #36	; 0x24
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	68b9      	ldr	r1, [r7, #8]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fc3b 	bl	800838c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b16:	6978      	ldr	r0, [r7, #20]
 8007b18:	f7ff ff26 	bl	8007968 <prvUnlockQueue>
	}
 8007b1c:	bf00      	nop
 8007b1e:	3718      	adds	r7, #24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b08e      	sub	sp, #56	; 0x38
 8007b28:	af04      	add	r7, sp, #16
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	607a      	str	r2, [r7, #4]
 8007b30:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10a      	bne.n	8007b4e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	623b      	str	r3, [r7, #32]
}
 8007b4a:	bf00      	nop
 8007b4c:	e7fe      	b.n	8007b4c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10a      	bne.n	8007b6a <xTaskCreateStatic+0x46>
	__asm volatile
 8007b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	61fb      	str	r3, [r7, #28]
}
 8007b66:	bf00      	nop
 8007b68:	e7fe      	b.n	8007b68 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b6a:	235c      	movs	r3, #92	; 0x5c
 8007b6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	2b5c      	cmp	r3, #92	; 0x5c
 8007b72:	d00a      	beq.n	8007b8a <xTaskCreateStatic+0x66>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	61bb      	str	r3, [r7, #24]
}
 8007b86:	bf00      	nop
 8007b88:	e7fe      	b.n	8007b88 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007b8a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d01e      	beq.n	8007bd0 <xTaskCreateStatic+0xac>
 8007b92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d01b      	beq.n	8007bd0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b9a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ba0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007baa:	2300      	movs	r3, #0
 8007bac:	9303      	str	r3, [sp, #12]
 8007bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb0:	9302      	str	r3, [sp, #8]
 8007bb2:	f107 0314 	add.w	r3, r7, #20
 8007bb6:	9301      	str	r3, [sp, #4]
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	68b9      	ldr	r1, [r7, #8]
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f000 f850 	bl	8007c68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bca:	f000 f8dd 	bl	8007d88 <prvAddNewTaskToReadyList>
 8007bce:	e001      	b.n	8007bd4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007bd4:	697b      	ldr	r3, [r7, #20]
	}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3728      	adds	r7, #40	; 0x28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b08c      	sub	sp, #48	; 0x30
 8007be2:	af04      	add	r7, sp, #16
 8007be4:	60f8      	str	r0, [r7, #12]
 8007be6:	60b9      	str	r1, [r7, #8]
 8007be8:	603b      	str	r3, [r7, #0]
 8007bea:	4613      	mov	r3, r2
 8007bec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007bee:	88fb      	ldrh	r3, [r7, #6]
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f001 fc30 	bl	8009458 <pvPortMalloc>
 8007bf8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00e      	beq.n	8007c1e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c00:	205c      	movs	r0, #92	; 0x5c
 8007c02:	f001 fc29 	bl	8009458 <pvPortMalloc>
 8007c06:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d003      	beq.n	8007c16 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	697a      	ldr	r2, [r7, #20]
 8007c12:	631a      	str	r2, [r3, #48]	; 0x30
 8007c14:	e005      	b.n	8007c22 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c16:	6978      	ldr	r0, [r7, #20]
 8007c18:	f001 fcea 	bl	80095f0 <vPortFree>
 8007c1c:	e001      	b.n	8007c22 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d017      	beq.n	8007c58 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c30:	88fa      	ldrh	r2, [r7, #6]
 8007c32:	2300      	movs	r3, #0
 8007c34:	9303      	str	r3, [sp, #12]
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	9302      	str	r3, [sp, #8]
 8007c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c3c:	9301      	str	r3, [sp, #4]
 8007c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c40:	9300      	str	r3, [sp, #0]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	68b9      	ldr	r1, [r7, #8]
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f000 f80e 	bl	8007c68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c4c:	69f8      	ldr	r0, [r7, #28]
 8007c4e:	f000 f89b 	bl	8007d88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c52:	2301      	movs	r3, #1
 8007c54:	61bb      	str	r3, [r7, #24]
 8007c56:	e002      	b.n	8007c5e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c58:	f04f 33ff 	mov.w	r3, #4294967295
 8007c5c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c5e:	69bb      	ldr	r3, [r7, #24]
	}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3720      	adds	r7, #32
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b088      	sub	sp, #32
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
 8007c74:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c78:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	461a      	mov	r2, r3
 8007c80:	21a5      	movs	r1, #165	; 0xa5
 8007c82:	f001 fe0f 	bl	80098a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007c90:	3b01      	subs	r3, #1
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	4413      	add	r3, r2
 8007c96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007c98:	69bb      	ldr	r3, [r7, #24]
 8007c9a:	f023 0307 	bic.w	r3, r3, #7
 8007c9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	f003 0307 	and.w	r3, r3, #7
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00a      	beq.n	8007cc0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cae:	f383 8811 	msr	BASEPRI, r3
 8007cb2:	f3bf 8f6f 	isb	sy
 8007cb6:	f3bf 8f4f 	dsb	sy
 8007cba:	617b      	str	r3, [r7, #20]
}
 8007cbc:	bf00      	nop
 8007cbe:	e7fe      	b.n	8007cbe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d01f      	beq.n	8007d06 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	61fb      	str	r3, [r7, #28]
 8007cca:	e012      	b.n	8007cf2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	7819      	ldrb	r1, [r3, #0]
 8007cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	4413      	add	r3, r2
 8007cda:	3334      	adds	r3, #52	; 0x34
 8007cdc:	460a      	mov	r2, r1
 8007cde:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d006      	beq.n	8007cfa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	61fb      	str	r3, [r7, #28]
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	2b0f      	cmp	r3, #15
 8007cf6:	d9e9      	bls.n	8007ccc <prvInitialiseNewTask+0x64>
 8007cf8:	e000      	b.n	8007cfc <prvInitialiseNewTask+0x94>
			{
				break;
 8007cfa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d04:	e003      	b.n	8007d0e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d10:	2b37      	cmp	r3, #55	; 0x37
 8007d12:	d901      	bls.n	8007d18 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d14:	2337      	movs	r3, #55	; 0x37
 8007d16:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d1c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d22:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d26:	2200      	movs	r2, #0
 8007d28:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7ff f978 	bl	8007024 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d36:	3318      	adds	r3, #24
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f7ff f973 	bl	8007024 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d42:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d46:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d4c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d52:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d56:	2200      	movs	r2, #0
 8007d58:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d62:	683a      	ldr	r2, [r7, #0]
 8007d64:	68f9      	ldr	r1, [r7, #12]
 8007d66:	69b8      	ldr	r0, [r7, #24]
 8007d68:	f001 f928 	bl	8008fbc <pxPortInitialiseStack>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d70:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d002      	beq.n	8007d7e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d7e:	bf00      	nop
 8007d80:	3720      	adds	r7, #32
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
	...

08007d88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d90:	f001 fa40 	bl	8009214 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d94:	4b2d      	ldr	r3, [pc, #180]	; (8007e4c <prvAddNewTaskToReadyList+0xc4>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	4a2c      	ldr	r2, [pc, #176]	; (8007e4c <prvAddNewTaskToReadyList+0xc4>)
 8007d9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d9e:	4b2c      	ldr	r3, [pc, #176]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d109      	bne.n	8007dba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007da6:	4a2a      	ldr	r2, [pc, #168]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007dac:	4b27      	ldr	r3, [pc, #156]	; (8007e4c <prvAddNewTaskToReadyList+0xc4>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d110      	bne.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007db4:	f000 fc16 	bl	80085e4 <prvInitialiseTaskLists>
 8007db8:	e00d      	b.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007dba:	4b26      	ldr	r3, [pc, #152]	; (8007e54 <prvAddNewTaskToReadyList+0xcc>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d109      	bne.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007dc2:	4b23      	ldr	r3, [pc, #140]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d802      	bhi.n	8007dd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007dd0:	4a1f      	ldr	r2, [pc, #124]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007dd6:	4b20      	ldr	r3, [pc, #128]	; (8007e58 <prvAddNewTaskToReadyList+0xd0>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	4a1e      	ldr	r2, [pc, #120]	; (8007e58 <prvAddNewTaskToReadyList+0xd0>)
 8007dde:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007de0:	4b1d      	ldr	r3, [pc, #116]	; (8007e58 <prvAddNewTaskToReadyList+0xd0>)
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dec:	4b1b      	ldr	r3, [pc, #108]	; (8007e5c <prvAddNewTaskToReadyList+0xd4>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d903      	bls.n	8007dfc <prvAddNewTaskToReadyList+0x74>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df8:	4a18      	ldr	r2, [pc, #96]	; (8007e5c <prvAddNewTaskToReadyList+0xd4>)
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e00:	4613      	mov	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	4413      	add	r3, r2
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4a15      	ldr	r2, [pc, #84]	; (8007e60 <prvAddNewTaskToReadyList+0xd8>)
 8007e0a:	441a      	add	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	3304      	adds	r3, #4
 8007e10:	4619      	mov	r1, r3
 8007e12:	4610      	mov	r0, r2
 8007e14:	f7ff f913 	bl	800703e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e18:	f001 fa2c 	bl	8009274 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e1c:	4b0d      	ldr	r3, [pc, #52]	; (8007e54 <prvAddNewTaskToReadyList+0xcc>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00e      	beq.n	8007e42 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e24:	4b0a      	ldr	r3, [pc, #40]	; (8007e50 <prvAddNewTaskToReadyList+0xc8>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d207      	bcs.n	8007e42 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e32:	4b0c      	ldr	r3, [pc, #48]	; (8007e64 <prvAddNewTaskToReadyList+0xdc>)
 8007e34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e38:	601a      	str	r2, [r3, #0]
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e42:	bf00      	nop
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	200027e8 	.word	0x200027e8
 8007e50:	20002314 	.word	0x20002314
 8007e54:	200027f4 	.word	0x200027f4
 8007e58:	20002804 	.word	0x20002804
 8007e5c:	200027f0 	.word	0x200027f0
 8007e60:	20002318 	.word	0x20002318
 8007e64:	e000ed04 	.word	0xe000ed04

08007e68 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e70:	2300      	movs	r3, #0
 8007e72:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d017      	beq.n	8007eaa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e7a:	4b13      	ldr	r3, [pc, #76]	; (8007ec8 <vTaskDelay+0x60>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00a      	beq.n	8007e98 <vTaskDelay+0x30>
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e86:	f383 8811 	msr	BASEPRI, r3
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	60bb      	str	r3, [r7, #8]
}
 8007e94:	bf00      	nop
 8007e96:	e7fe      	b.n	8007e96 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007e98:	f000 f880 	bl	8007f9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 fcea 	bl	8008878 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ea4:	f000 f888 	bl	8007fb8 <xTaskResumeAll>
 8007ea8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d107      	bne.n	8007ec0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007eb0:	4b06      	ldr	r3, [pc, #24]	; (8007ecc <vTaskDelay+0x64>)
 8007eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ec0:	bf00      	nop
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	20002810 	.word	0x20002810
 8007ecc:	e000ed04 	.word	0xe000ed04

08007ed0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b08a      	sub	sp, #40	; 0x28
 8007ed4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007eda:	2300      	movs	r3, #0
 8007edc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ede:	463a      	mov	r2, r7
 8007ee0:	1d39      	adds	r1, r7, #4
 8007ee2:	f107 0308 	add.w	r3, r7, #8
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f7ff f848 	bl	8006f7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007eec:	6839      	ldr	r1, [r7, #0]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	68ba      	ldr	r2, [r7, #8]
 8007ef2:	9202      	str	r2, [sp, #8]
 8007ef4:	9301      	str	r3, [sp, #4]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	2300      	movs	r3, #0
 8007efc:	460a      	mov	r2, r1
 8007efe:	4921      	ldr	r1, [pc, #132]	; (8007f84 <vTaskStartScheduler+0xb4>)
 8007f00:	4821      	ldr	r0, [pc, #132]	; (8007f88 <vTaskStartScheduler+0xb8>)
 8007f02:	f7ff fe0f 	bl	8007b24 <xTaskCreateStatic>
 8007f06:	4603      	mov	r3, r0
 8007f08:	4a20      	ldr	r2, [pc, #128]	; (8007f8c <vTaskStartScheduler+0xbc>)
 8007f0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f0c:	4b1f      	ldr	r3, [pc, #124]	; (8007f8c <vTaskStartScheduler+0xbc>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f14:	2301      	movs	r3, #1
 8007f16:	617b      	str	r3, [r7, #20]
 8007f18:	e001      	b.n	8007f1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d102      	bne.n	8007f2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007f24:	f000 fcfc 	bl	8008920 <xTimerCreateTimerTask>
 8007f28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d116      	bne.n	8007f5e <vTaskStartScheduler+0x8e>
	__asm volatile
 8007f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f34:	f383 8811 	msr	BASEPRI, r3
 8007f38:	f3bf 8f6f 	isb	sy
 8007f3c:	f3bf 8f4f 	dsb	sy
 8007f40:	613b      	str	r3, [r7, #16]
}
 8007f42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f44:	4b12      	ldr	r3, [pc, #72]	; (8007f90 <vTaskStartScheduler+0xc0>)
 8007f46:	f04f 32ff 	mov.w	r2, #4294967295
 8007f4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f4c:	4b11      	ldr	r3, [pc, #68]	; (8007f94 <vTaskStartScheduler+0xc4>)
 8007f4e:	2201      	movs	r2, #1
 8007f50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f52:	4b11      	ldr	r3, [pc, #68]	; (8007f98 <vTaskStartScheduler+0xc8>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f58:	f001 f8ba 	bl	80090d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f5c:	e00e      	b.n	8007f7c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f64:	d10a      	bne.n	8007f7c <vTaskStartScheduler+0xac>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	60fb      	str	r3, [r7, #12]
}
 8007f78:	bf00      	nop
 8007f7a:	e7fe      	b.n	8007f7a <vTaskStartScheduler+0xaa>
}
 8007f7c:	bf00      	nop
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	0800b698 	.word	0x0800b698
 8007f88:	080085b5 	.word	0x080085b5
 8007f8c:	2000280c 	.word	0x2000280c
 8007f90:	20002808 	.word	0x20002808
 8007f94:	200027f4 	.word	0x200027f4
 8007f98:	200027ec 	.word	0x200027ec

08007f9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fa0:	4b04      	ldr	r3, [pc, #16]	; (8007fb4 <vTaskSuspendAll+0x18>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	4a03      	ldr	r2, [pc, #12]	; (8007fb4 <vTaskSuspendAll+0x18>)
 8007fa8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007faa:	bf00      	nop
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr
 8007fb4:	20002810 	.word	0x20002810

08007fb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007fc6:	4b42      	ldr	r3, [pc, #264]	; (80080d0 <xTaskResumeAll+0x118>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d10a      	bne.n	8007fe4 <xTaskResumeAll+0x2c>
	__asm volatile
 8007fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd2:	f383 8811 	msr	BASEPRI, r3
 8007fd6:	f3bf 8f6f 	isb	sy
 8007fda:	f3bf 8f4f 	dsb	sy
 8007fde:	603b      	str	r3, [r7, #0]
}
 8007fe0:	bf00      	nop
 8007fe2:	e7fe      	b.n	8007fe2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007fe4:	f001 f916 	bl	8009214 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007fe8:	4b39      	ldr	r3, [pc, #228]	; (80080d0 <xTaskResumeAll+0x118>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	4a38      	ldr	r2, [pc, #224]	; (80080d0 <xTaskResumeAll+0x118>)
 8007ff0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ff2:	4b37      	ldr	r3, [pc, #220]	; (80080d0 <xTaskResumeAll+0x118>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d162      	bne.n	80080c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007ffa:	4b36      	ldr	r3, [pc, #216]	; (80080d4 <xTaskResumeAll+0x11c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d05e      	beq.n	80080c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008002:	e02f      	b.n	8008064 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008004:	4b34      	ldr	r3, [pc, #208]	; (80080d8 <xTaskResumeAll+0x120>)
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	3318      	adds	r3, #24
 8008010:	4618      	mov	r0, r3
 8008012:	f7ff f871 	bl	80070f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	3304      	adds	r3, #4
 800801a:	4618      	mov	r0, r3
 800801c:	f7ff f86c 	bl	80070f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008024:	4b2d      	ldr	r3, [pc, #180]	; (80080dc <xTaskResumeAll+0x124>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	429a      	cmp	r2, r3
 800802a:	d903      	bls.n	8008034 <xTaskResumeAll+0x7c>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008030:	4a2a      	ldr	r2, [pc, #168]	; (80080dc <xTaskResumeAll+0x124>)
 8008032:	6013      	str	r3, [r2, #0]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008038:	4613      	mov	r3, r2
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4a27      	ldr	r2, [pc, #156]	; (80080e0 <xTaskResumeAll+0x128>)
 8008042:	441a      	add	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	3304      	adds	r3, #4
 8008048:	4619      	mov	r1, r3
 800804a:	4610      	mov	r0, r2
 800804c:	f7fe fff7 	bl	800703e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008054:	4b23      	ldr	r3, [pc, #140]	; (80080e4 <xTaskResumeAll+0x12c>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800805a:	429a      	cmp	r2, r3
 800805c:	d302      	bcc.n	8008064 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800805e:	4b22      	ldr	r3, [pc, #136]	; (80080e8 <xTaskResumeAll+0x130>)
 8008060:	2201      	movs	r2, #1
 8008062:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008064:	4b1c      	ldr	r3, [pc, #112]	; (80080d8 <xTaskResumeAll+0x120>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1cb      	bne.n	8008004 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d001      	beq.n	8008076 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008072:	f000 fb55 	bl	8008720 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008076:	4b1d      	ldr	r3, [pc, #116]	; (80080ec <xTaskResumeAll+0x134>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d010      	beq.n	80080a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008082:	f000 f847 	bl	8008114 <xTaskIncrementTick>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800808c:	4b16      	ldr	r3, [pc, #88]	; (80080e8 <xTaskResumeAll+0x130>)
 800808e:	2201      	movs	r2, #1
 8008090:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	3b01      	subs	r3, #1
 8008096:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1f1      	bne.n	8008082 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800809e:	4b13      	ldr	r3, [pc, #76]	; (80080ec <xTaskResumeAll+0x134>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80080a4:	4b10      	ldr	r3, [pc, #64]	; (80080e8 <xTaskResumeAll+0x130>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d009      	beq.n	80080c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80080ac:	2301      	movs	r3, #1
 80080ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80080b0:	4b0f      	ldr	r3, [pc, #60]	; (80080f0 <xTaskResumeAll+0x138>)
 80080b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080b6:	601a      	str	r2, [r3, #0]
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80080c0:	f001 f8d8 	bl	8009274 <vPortExitCritical>

	return xAlreadyYielded;
 80080c4:	68bb      	ldr	r3, [r7, #8]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	20002810 	.word	0x20002810
 80080d4:	200027e8 	.word	0x200027e8
 80080d8:	200027a8 	.word	0x200027a8
 80080dc:	200027f0 	.word	0x200027f0
 80080e0:	20002318 	.word	0x20002318
 80080e4:	20002314 	.word	0x20002314
 80080e8:	200027fc 	.word	0x200027fc
 80080ec:	200027f8 	.word	0x200027f8
 80080f0:	e000ed04 	.word	0xe000ed04

080080f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80080fa:	4b05      	ldr	r3, [pc, #20]	; (8008110 <xTaskGetTickCount+0x1c>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008100:	687b      	ldr	r3, [r7, #4]
}
 8008102:	4618      	mov	r0, r3
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	200027ec 	.word	0x200027ec

08008114 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b086      	sub	sp, #24
 8008118:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800811a:	2300      	movs	r3, #0
 800811c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800811e:	4b4f      	ldr	r3, [pc, #316]	; (800825c <xTaskIncrementTick+0x148>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	f040 808f 	bne.w	8008246 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008128:	4b4d      	ldr	r3, [pc, #308]	; (8008260 <xTaskIncrementTick+0x14c>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	3301      	adds	r3, #1
 800812e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008130:	4a4b      	ldr	r2, [pc, #300]	; (8008260 <xTaskIncrementTick+0x14c>)
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d120      	bne.n	800817e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800813c:	4b49      	ldr	r3, [pc, #292]	; (8008264 <xTaskIncrementTick+0x150>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <xTaskIncrementTick+0x48>
	__asm volatile
 8008146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814a:	f383 8811 	msr	BASEPRI, r3
 800814e:	f3bf 8f6f 	isb	sy
 8008152:	f3bf 8f4f 	dsb	sy
 8008156:	603b      	str	r3, [r7, #0]
}
 8008158:	bf00      	nop
 800815a:	e7fe      	b.n	800815a <xTaskIncrementTick+0x46>
 800815c:	4b41      	ldr	r3, [pc, #260]	; (8008264 <xTaskIncrementTick+0x150>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	60fb      	str	r3, [r7, #12]
 8008162:	4b41      	ldr	r3, [pc, #260]	; (8008268 <xTaskIncrementTick+0x154>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a3f      	ldr	r2, [pc, #252]	; (8008264 <xTaskIncrementTick+0x150>)
 8008168:	6013      	str	r3, [r2, #0]
 800816a:	4a3f      	ldr	r2, [pc, #252]	; (8008268 <xTaskIncrementTick+0x154>)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6013      	str	r3, [r2, #0]
 8008170:	4b3e      	ldr	r3, [pc, #248]	; (800826c <xTaskIncrementTick+0x158>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	3301      	adds	r3, #1
 8008176:	4a3d      	ldr	r2, [pc, #244]	; (800826c <xTaskIncrementTick+0x158>)
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	f000 fad1 	bl	8008720 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800817e:	4b3c      	ldr	r3, [pc, #240]	; (8008270 <xTaskIncrementTick+0x15c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	429a      	cmp	r2, r3
 8008186:	d349      	bcc.n	800821c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008188:	4b36      	ldr	r3, [pc, #216]	; (8008264 <xTaskIncrementTick+0x150>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d104      	bne.n	800819c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008192:	4b37      	ldr	r3, [pc, #220]	; (8008270 <xTaskIncrementTick+0x15c>)
 8008194:	f04f 32ff 	mov.w	r2, #4294967295
 8008198:	601a      	str	r2, [r3, #0]
					break;
 800819a:	e03f      	b.n	800821c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800819c:	4b31      	ldr	r3, [pc, #196]	; (8008264 <xTaskIncrementTick+0x150>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d203      	bcs.n	80081bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80081b4:	4a2e      	ldr	r2, [pc, #184]	; (8008270 <xTaskIncrementTick+0x15c>)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80081ba:	e02f      	b.n	800821c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	3304      	adds	r3, #4
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7fe ff99 	bl	80070f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d004      	beq.n	80081d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	3318      	adds	r3, #24
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fe ff90 	bl	80070f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081dc:	4b25      	ldr	r3, [pc, #148]	; (8008274 <xTaskIncrementTick+0x160>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d903      	bls.n	80081ec <xTaskIncrementTick+0xd8>
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e8:	4a22      	ldr	r2, [pc, #136]	; (8008274 <xTaskIncrementTick+0x160>)
 80081ea:	6013      	str	r3, [r2, #0]
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081f0:	4613      	mov	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4413      	add	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4a1f      	ldr	r2, [pc, #124]	; (8008278 <xTaskIncrementTick+0x164>)
 80081fa:	441a      	add	r2, r3
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	3304      	adds	r3, #4
 8008200:	4619      	mov	r1, r3
 8008202:	4610      	mov	r0, r2
 8008204:	f7fe ff1b 	bl	800703e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800820c:	4b1b      	ldr	r3, [pc, #108]	; (800827c <xTaskIncrementTick+0x168>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008212:	429a      	cmp	r2, r3
 8008214:	d3b8      	bcc.n	8008188 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008216:	2301      	movs	r3, #1
 8008218:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800821a:	e7b5      	b.n	8008188 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800821c:	4b17      	ldr	r3, [pc, #92]	; (800827c <xTaskIncrementTick+0x168>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008222:	4915      	ldr	r1, [pc, #84]	; (8008278 <xTaskIncrementTick+0x164>)
 8008224:	4613      	mov	r3, r2
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	4413      	add	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	440b      	add	r3, r1
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d901      	bls.n	8008238 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008234:	2301      	movs	r3, #1
 8008236:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008238:	4b11      	ldr	r3, [pc, #68]	; (8008280 <xTaskIncrementTick+0x16c>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d007      	beq.n	8008250 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008240:	2301      	movs	r3, #1
 8008242:	617b      	str	r3, [r7, #20]
 8008244:	e004      	b.n	8008250 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008246:	4b0f      	ldr	r3, [pc, #60]	; (8008284 <xTaskIncrementTick+0x170>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3301      	adds	r3, #1
 800824c:	4a0d      	ldr	r2, [pc, #52]	; (8008284 <xTaskIncrementTick+0x170>)
 800824e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008250:	697b      	ldr	r3, [r7, #20]
}
 8008252:	4618      	mov	r0, r3
 8008254:	3718      	adds	r7, #24
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	20002810 	.word	0x20002810
 8008260:	200027ec 	.word	0x200027ec
 8008264:	200027a0 	.word	0x200027a0
 8008268:	200027a4 	.word	0x200027a4
 800826c:	20002800 	.word	0x20002800
 8008270:	20002808 	.word	0x20002808
 8008274:	200027f0 	.word	0x200027f0
 8008278:	20002318 	.word	0x20002318
 800827c:	20002314 	.word	0x20002314
 8008280:	200027fc 	.word	0x200027fc
 8008284:	200027f8 	.word	0x200027f8

08008288 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800828e:	4b28      	ldr	r3, [pc, #160]	; (8008330 <vTaskSwitchContext+0xa8>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d003      	beq.n	800829e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008296:	4b27      	ldr	r3, [pc, #156]	; (8008334 <vTaskSwitchContext+0xac>)
 8008298:	2201      	movs	r2, #1
 800829a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800829c:	e041      	b.n	8008322 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800829e:	4b25      	ldr	r3, [pc, #148]	; (8008334 <vTaskSwitchContext+0xac>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082a4:	4b24      	ldr	r3, [pc, #144]	; (8008338 <vTaskSwitchContext+0xb0>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	60fb      	str	r3, [r7, #12]
 80082aa:	e010      	b.n	80082ce <vTaskSwitchContext+0x46>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10a      	bne.n	80082c8 <vTaskSwitchContext+0x40>
	__asm volatile
 80082b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b6:	f383 8811 	msr	BASEPRI, r3
 80082ba:	f3bf 8f6f 	isb	sy
 80082be:	f3bf 8f4f 	dsb	sy
 80082c2:	607b      	str	r3, [r7, #4]
}
 80082c4:	bf00      	nop
 80082c6:	e7fe      	b.n	80082c6 <vTaskSwitchContext+0x3e>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
 80082ce:	491b      	ldr	r1, [pc, #108]	; (800833c <vTaskSwitchContext+0xb4>)
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	4613      	mov	r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	4413      	add	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	440b      	add	r3, r1
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d0e4      	beq.n	80082ac <vTaskSwitchContext+0x24>
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	4613      	mov	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4413      	add	r3, r2
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	4a13      	ldr	r2, [pc, #76]	; (800833c <vTaskSwitchContext+0xb4>)
 80082ee:	4413      	add	r3, r2
 80082f0:	60bb      	str	r3, [r7, #8]
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	605a      	str	r2, [r3, #4]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	685a      	ldr	r2, [r3, #4]
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	3308      	adds	r3, #8
 8008304:	429a      	cmp	r2, r3
 8008306:	d104      	bne.n	8008312 <vTaskSwitchContext+0x8a>
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	685a      	ldr	r2, [r3, #4]
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	605a      	str	r2, [r3, #4]
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	4a09      	ldr	r2, [pc, #36]	; (8008340 <vTaskSwitchContext+0xb8>)
 800831a:	6013      	str	r3, [r2, #0]
 800831c:	4a06      	ldr	r2, [pc, #24]	; (8008338 <vTaskSwitchContext+0xb0>)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6013      	str	r3, [r2, #0]
}
 8008322:	bf00      	nop
 8008324:	3714      	adds	r7, #20
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	20002810 	.word	0x20002810
 8008334:	200027fc 	.word	0x200027fc
 8008338:	200027f0 	.word	0x200027f0
 800833c:	20002318 	.word	0x20002318
 8008340:	20002314 	.word	0x20002314

08008344 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10a      	bne.n	800836a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	60fb      	str	r3, [r7, #12]
}
 8008366:	bf00      	nop
 8008368:	e7fe      	b.n	8008368 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800836a:	4b07      	ldr	r3, [pc, #28]	; (8008388 <vTaskPlaceOnEventList+0x44>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3318      	adds	r3, #24
 8008370:	4619      	mov	r1, r3
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fe fe87 	bl	8007086 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008378:	2101      	movs	r1, #1
 800837a:	6838      	ldr	r0, [r7, #0]
 800837c:	f000 fa7c 	bl	8008878 <prvAddCurrentTaskToDelayedList>
}
 8008380:	bf00      	nop
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	20002314 	.word	0x20002314

0800838c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800838c:	b580      	push	{r7, lr}
 800838e:	b086      	sub	sp, #24
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10a      	bne.n	80083b4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800839e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a2:	f383 8811 	msr	BASEPRI, r3
 80083a6:	f3bf 8f6f 	isb	sy
 80083aa:	f3bf 8f4f 	dsb	sy
 80083ae:	617b      	str	r3, [r7, #20]
}
 80083b0:	bf00      	nop
 80083b2:	e7fe      	b.n	80083b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80083b4:	4b0a      	ldr	r3, [pc, #40]	; (80083e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	3318      	adds	r3, #24
 80083ba:	4619      	mov	r1, r3
 80083bc:	68f8      	ldr	r0, [r7, #12]
 80083be:	f7fe fe3e 	bl	800703e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d002      	beq.n	80083ce <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80083c8:	f04f 33ff 	mov.w	r3, #4294967295
 80083cc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	68b8      	ldr	r0, [r7, #8]
 80083d2:	f000 fa51 	bl	8008878 <prvAddCurrentTaskToDelayedList>
	}
 80083d6:	bf00      	nop
 80083d8:	3718      	adds	r7, #24
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	20002314 	.word	0x20002314

080083e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	68db      	ldr	r3, [r3, #12]
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d10a      	bne.n	8008410 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80083fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083fe:	f383 8811 	msr	BASEPRI, r3
 8008402:	f3bf 8f6f 	isb	sy
 8008406:	f3bf 8f4f 	dsb	sy
 800840a:	60fb      	str	r3, [r7, #12]
}
 800840c:	bf00      	nop
 800840e:	e7fe      	b.n	800840e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	3318      	adds	r3, #24
 8008414:	4618      	mov	r0, r3
 8008416:	f7fe fe6f 	bl	80070f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800841a:	4b1e      	ldr	r3, [pc, #120]	; (8008494 <xTaskRemoveFromEventList+0xb0>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d11d      	bne.n	800845e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	3304      	adds	r3, #4
 8008426:	4618      	mov	r0, r3
 8008428:	f7fe fe66 	bl	80070f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008430:	4b19      	ldr	r3, [pc, #100]	; (8008498 <xTaskRemoveFromEventList+0xb4>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	429a      	cmp	r2, r3
 8008436:	d903      	bls.n	8008440 <xTaskRemoveFromEventList+0x5c>
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843c:	4a16      	ldr	r2, [pc, #88]	; (8008498 <xTaskRemoveFromEventList+0xb4>)
 800843e:	6013      	str	r3, [r2, #0]
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008444:	4613      	mov	r3, r2
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	4413      	add	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4a13      	ldr	r2, [pc, #76]	; (800849c <xTaskRemoveFromEventList+0xb8>)
 800844e:	441a      	add	r2, r3
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	3304      	adds	r3, #4
 8008454:	4619      	mov	r1, r3
 8008456:	4610      	mov	r0, r2
 8008458:	f7fe fdf1 	bl	800703e <vListInsertEnd>
 800845c:	e005      	b.n	800846a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	3318      	adds	r3, #24
 8008462:	4619      	mov	r1, r3
 8008464:	480e      	ldr	r0, [pc, #56]	; (80084a0 <xTaskRemoveFromEventList+0xbc>)
 8008466:	f7fe fdea 	bl	800703e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800846e:	4b0d      	ldr	r3, [pc, #52]	; (80084a4 <xTaskRemoveFromEventList+0xc0>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008474:	429a      	cmp	r2, r3
 8008476:	d905      	bls.n	8008484 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008478:	2301      	movs	r3, #1
 800847a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800847c:	4b0a      	ldr	r3, [pc, #40]	; (80084a8 <xTaskRemoveFromEventList+0xc4>)
 800847e:	2201      	movs	r2, #1
 8008480:	601a      	str	r2, [r3, #0]
 8008482:	e001      	b.n	8008488 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008484:	2300      	movs	r3, #0
 8008486:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008488:	697b      	ldr	r3, [r7, #20]
}
 800848a:	4618      	mov	r0, r3
 800848c:	3718      	adds	r7, #24
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
 8008492:	bf00      	nop
 8008494:	20002810 	.word	0x20002810
 8008498:	200027f0 	.word	0x200027f0
 800849c:	20002318 	.word	0x20002318
 80084a0:	200027a8 	.word	0x200027a8
 80084a4:	20002314 	.word	0x20002314
 80084a8:	200027fc 	.word	0x200027fc

080084ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80084b4:	4b06      	ldr	r3, [pc, #24]	; (80084d0 <vTaskInternalSetTimeOutState+0x24>)
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80084bc:	4b05      	ldr	r3, [pc, #20]	; (80084d4 <vTaskInternalSetTimeOutState+0x28>)
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	605a      	str	r2, [r3, #4]
}
 80084c4:	bf00      	nop
 80084c6:	370c      	adds	r7, #12
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	4770      	bx	lr
 80084d0:	20002800 	.word	0x20002800
 80084d4:	200027ec 	.word	0x200027ec

080084d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b088      	sub	sp, #32
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10a      	bne.n	80084fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80084e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ec:	f383 8811 	msr	BASEPRI, r3
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	f3bf 8f4f 	dsb	sy
 80084f8:	613b      	str	r3, [r7, #16]
}
 80084fa:	bf00      	nop
 80084fc:	e7fe      	b.n	80084fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d10a      	bne.n	800851a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008508:	f383 8811 	msr	BASEPRI, r3
 800850c:	f3bf 8f6f 	isb	sy
 8008510:	f3bf 8f4f 	dsb	sy
 8008514:	60fb      	str	r3, [r7, #12]
}
 8008516:	bf00      	nop
 8008518:	e7fe      	b.n	8008518 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800851a:	f000 fe7b 	bl	8009214 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800851e:	4b1d      	ldr	r3, [pc, #116]	; (8008594 <xTaskCheckForTimeOut+0xbc>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	69ba      	ldr	r2, [r7, #24]
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008536:	d102      	bne.n	800853e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008538:	2300      	movs	r3, #0
 800853a:	61fb      	str	r3, [r7, #28]
 800853c:	e023      	b.n	8008586 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681a      	ldr	r2, [r3, #0]
 8008542:	4b15      	ldr	r3, [pc, #84]	; (8008598 <xTaskCheckForTimeOut+0xc0>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	429a      	cmp	r2, r3
 8008548:	d007      	beq.n	800855a <xTaskCheckForTimeOut+0x82>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	69ba      	ldr	r2, [r7, #24]
 8008550:	429a      	cmp	r2, r3
 8008552:	d302      	bcc.n	800855a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008554:	2301      	movs	r3, #1
 8008556:	61fb      	str	r3, [r7, #28]
 8008558:	e015      	b.n	8008586 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	697a      	ldr	r2, [r7, #20]
 8008560:	429a      	cmp	r2, r3
 8008562:	d20b      	bcs.n	800857c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	1ad2      	subs	r2, r2, r3
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7ff ff9b 	bl	80084ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008576:	2300      	movs	r3, #0
 8008578:	61fb      	str	r3, [r7, #28]
 800857a:	e004      	b.n	8008586 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	2200      	movs	r2, #0
 8008580:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008582:	2301      	movs	r3, #1
 8008584:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008586:	f000 fe75 	bl	8009274 <vPortExitCritical>

	return xReturn;
 800858a:	69fb      	ldr	r3, [r7, #28]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3720      	adds	r7, #32
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}
 8008594:	200027ec 	.word	0x200027ec
 8008598:	20002800 	.word	0x20002800

0800859c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800859c:	b480      	push	{r7}
 800859e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80085a0:	4b03      	ldr	r3, [pc, #12]	; (80085b0 <vTaskMissedYield+0x14>)
 80085a2:	2201      	movs	r2, #1
 80085a4:	601a      	str	r2, [r3, #0]
}
 80085a6:	bf00      	nop
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr
 80085b0:	200027fc 	.word	0x200027fc

080085b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80085bc:	f000 f852 	bl	8008664 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80085c0:	4b06      	ldr	r3, [pc, #24]	; (80085dc <prvIdleTask+0x28>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d9f9      	bls.n	80085bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80085c8:	4b05      	ldr	r3, [pc, #20]	; (80085e0 <prvIdleTask+0x2c>)
 80085ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085ce:	601a      	str	r2, [r3, #0]
 80085d0:	f3bf 8f4f 	dsb	sy
 80085d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80085d8:	e7f0      	b.n	80085bc <prvIdleTask+0x8>
 80085da:	bf00      	nop
 80085dc:	20002318 	.word	0x20002318
 80085e0:	e000ed04 	.word	0xe000ed04

080085e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085ea:	2300      	movs	r3, #0
 80085ec:	607b      	str	r3, [r7, #4]
 80085ee:	e00c      	b.n	800860a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	4613      	mov	r3, r2
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	4413      	add	r3, r2
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	4a12      	ldr	r2, [pc, #72]	; (8008644 <prvInitialiseTaskLists+0x60>)
 80085fc:	4413      	add	r3, r2
 80085fe:	4618      	mov	r0, r3
 8008600:	f7fe fcf0 	bl	8006fe4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	3301      	adds	r3, #1
 8008608:	607b      	str	r3, [r7, #4]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2b37      	cmp	r3, #55	; 0x37
 800860e:	d9ef      	bls.n	80085f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008610:	480d      	ldr	r0, [pc, #52]	; (8008648 <prvInitialiseTaskLists+0x64>)
 8008612:	f7fe fce7 	bl	8006fe4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008616:	480d      	ldr	r0, [pc, #52]	; (800864c <prvInitialiseTaskLists+0x68>)
 8008618:	f7fe fce4 	bl	8006fe4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800861c:	480c      	ldr	r0, [pc, #48]	; (8008650 <prvInitialiseTaskLists+0x6c>)
 800861e:	f7fe fce1 	bl	8006fe4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008622:	480c      	ldr	r0, [pc, #48]	; (8008654 <prvInitialiseTaskLists+0x70>)
 8008624:	f7fe fcde 	bl	8006fe4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008628:	480b      	ldr	r0, [pc, #44]	; (8008658 <prvInitialiseTaskLists+0x74>)
 800862a:	f7fe fcdb 	bl	8006fe4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800862e:	4b0b      	ldr	r3, [pc, #44]	; (800865c <prvInitialiseTaskLists+0x78>)
 8008630:	4a05      	ldr	r2, [pc, #20]	; (8008648 <prvInitialiseTaskLists+0x64>)
 8008632:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008634:	4b0a      	ldr	r3, [pc, #40]	; (8008660 <prvInitialiseTaskLists+0x7c>)
 8008636:	4a05      	ldr	r2, [pc, #20]	; (800864c <prvInitialiseTaskLists+0x68>)
 8008638:	601a      	str	r2, [r3, #0]
}
 800863a:	bf00      	nop
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20002318 	.word	0x20002318
 8008648:	20002778 	.word	0x20002778
 800864c:	2000278c 	.word	0x2000278c
 8008650:	200027a8 	.word	0x200027a8
 8008654:	200027bc 	.word	0x200027bc
 8008658:	200027d4 	.word	0x200027d4
 800865c:	200027a0 	.word	0x200027a0
 8008660:	200027a4 	.word	0x200027a4

08008664 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800866a:	e019      	b.n	80086a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800866c:	f000 fdd2 	bl	8009214 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008670:	4b10      	ldr	r3, [pc, #64]	; (80086b4 <prvCheckTasksWaitingTermination+0x50>)
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	3304      	adds	r3, #4
 800867c:	4618      	mov	r0, r3
 800867e:	f7fe fd3b 	bl	80070f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008682:	4b0d      	ldr	r3, [pc, #52]	; (80086b8 <prvCheckTasksWaitingTermination+0x54>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3b01      	subs	r3, #1
 8008688:	4a0b      	ldr	r2, [pc, #44]	; (80086b8 <prvCheckTasksWaitingTermination+0x54>)
 800868a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800868c:	4b0b      	ldr	r3, [pc, #44]	; (80086bc <prvCheckTasksWaitingTermination+0x58>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3b01      	subs	r3, #1
 8008692:	4a0a      	ldr	r2, [pc, #40]	; (80086bc <prvCheckTasksWaitingTermination+0x58>)
 8008694:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008696:	f000 fded 	bl	8009274 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 f810 	bl	80086c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086a0:	4b06      	ldr	r3, [pc, #24]	; (80086bc <prvCheckTasksWaitingTermination+0x58>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e1      	bne.n	800866c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80086a8:	bf00      	nop
 80086aa:	bf00      	nop
 80086ac:	3708      	adds	r7, #8
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	200027bc 	.word	0x200027bc
 80086b8:	200027e8 	.word	0x200027e8
 80086bc:	200027d0 	.word	0x200027d0

080086c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d108      	bne.n	80086e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d6:	4618      	mov	r0, r3
 80086d8:	f000 ff8a 	bl	80095f0 <vPortFree>
				vPortFree( pxTCB );
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 ff87 	bl	80095f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80086e2:	e018      	b.n	8008716 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d103      	bne.n	80086f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 ff7e 	bl	80095f0 <vPortFree>
	}
 80086f4:	e00f      	b.n	8008716 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80086fc:	2b02      	cmp	r3, #2
 80086fe:	d00a      	beq.n	8008716 <prvDeleteTCB+0x56>
	__asm volatile
 8008700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	60fb      	str	r3, [r7, #12]
}
 8008712:	bf00      	nop
 8008714:	e7fe      	b.n	8008714 <prvDeleteTCB+0x54>
	}
 8008716:	bf00      	nop
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
	...

08008720 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008726:	4b0c      	ldr	r3, [pc, #48]	; (8008758 <prvResetNextTaskUnblockTime+0x38>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d104      	bne.n	800873a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008730:	4b0a      	ldr	r3, [pc, #40]	; (800875c <prvResetNextTaskUnblockTime+0x3c>)
 8008732:	f04f 32ff 	mov.w	r2, #4294967295
 8008736:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008738:	e008      	b.n	800874c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873a:	4b07      	ldr	r3, [pc, #28]	; (8008758 <prvResetNextTaskUnblockTime+0x38>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	4a04      	ldr	r2, [pc, #16]	; (800875c <prvResetNextTaskUnblockTime+0x3c>)
 800874a:	6013      	str	r3, [r2, #0]
}
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr
 8008758:	200027a0 	.word	0x200027a0
 800875c:	20002808 	.word	0x20002808

08008760 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008760:	b480      	push	{r7}
 8008762:	b083      	sub	sp, #12
 8008764:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008766:	4b0b      	ldr	r3, [pc, #44]	; (8008794 <xTaskGetSchedulerState+0x34>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d102      	bne.n	8008774 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800876e:	2301      	movs	r3, #1
 8008770:	607b      	str	r3, [r7, #4]
 8008772:	e008      	b.n	8008786 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008774:	4b08      	ldr	r3, [pc, #32]	; (8008798 <xTaskGetSchedulerState+0x38>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d102      	bne.n	8008782 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800877c:	2302      	movs	r3, #2
 800877e:	607b      	str	r3, [r7, #4]
 8008780:	e001      	b.n	8008786 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008782:	2300      	movs	r3, #0
 8008784:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008786:	687b      	ldr	r3, [r7, #4]
	}
 8008788:	4618      	mov	r0, r3
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr
 8008794:	200027f4 	.word	0x200027f4
 8008798:	20002810 	.word	0x20002810

0800879c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800879c:	b580      	push	{r7, lr}
 800879e:	b086      	sub	sp, #24
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80087a8:	2300      	movs	r3, #0
 80087aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d056      	beq.n	8008860 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80087b2:	4b2e      	ldr	r3, [pc, #184]	; (800886c <xTaskPriorityDisinherit+0xd0>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	693a      	ldr	r2, [r7, #16]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d00a      	beq.n	80087d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80087bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c0:	f383 8811 	msr	BASEPRI, r3
 80087c4:	f3bf 8f6f 	isb	sy
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	60fb      	str	r3, [r7, #12]
}
 80087ce:	bf00      	nop
 80087d0:	e7fe      	b.n	80087d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d10a      	bne.n	80087f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80087da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087de:	f383 8811 	msr	BASEPRI, r3
 80087e2:	f3bf 8f6f 	isb	sy
 80087e6:	f3bf 8f4f 	dsb	sy
 80087ea:	60bb      	str	r3, [r7, #8]
}
 80087ec:	bf00      	nop
 80087ee:	e7fe      	b.n	80087ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087f4:	1e5a      	subs	r2, r3, #1
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008802:	429a      	cmp	r2, r3
 8008804:	d02c      	beq.n	8008860 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800880a:	2b00      	cmp	r3, #0
 800880c:	d128      	bne.n	8008860 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	3304      	adds	r3, #4
 8008812:	4618      	mov	r0, r3
 8008814:	f7fe fc70 	bl	80070f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008824:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008830:	4b0f      	ldr	r3, [pc, #60]	; (8008870 <xTaskPriorityDisinherit+0xd4>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	429a      	cmp	r2, r3
 8008836:	d903      	bls.n	8008840 <xTaskPriorityDisinherit+0xa4>
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800883c:	4a0c      	ldr	r2, [pc, #48]	; (8008870 <xTaskPriorityDisinherit+0xd4>)
 800883e:	6013      	str	r3, [r2, #0]
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008844:	4613      	mov	r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4a09      	ldr	r2, [pc, #36]	; (8008874 <xTaskPriorityDisinherit+0xd8>)
 800884e:	441a      	add	r2, r3
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	3304      	adds	r3, #4
 8008854:	4619      	mov	r1, r3
 8008856:	4610      	mov	r0, r2
 8008858:	f7fe fbf1 	bl	800703e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800885c:	2301      	movs	r3, #1
 800885e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008860:	697b      	ldr	r3, [r7, #20]
	}
 8008862:	4618      	mov	r0, r3
 8008864:	3718      	adds	r7, #24
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop
 800886c:	20002314 	.word	0x20002314
 8008870:	200027f0 	.word	0x200027f0
 8008874:	20002318 	.word	0x20002318

08008878 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008882:	4b21      	ldr	r3, [pc, #132]	; (8008908 <prvAddCurrentTaskToDelayedList+0x90>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008888:	4b20      	ldr	r3, [pc, #128]	; (800890c <prvAddCurrentTaskToDelayedList+0x94>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	3304      	adds	r3, #4
 800888e:	4618      	mov	r0, r3
 8008890:	f7fe fc32 	bl	80070f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800889a:	d10a      	bne.n	80088b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d007      	beq.n	80088b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088a2:	4b1a      	ldr	r3, [pc, #104]	; (800890c <prvAddCurrentTaskToDelayedList+0x94>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3304      	adds	r3, #4
 80088a8:	4619      	mov	r1, r3
 80088aa:	4819      	ldr	r0, [pc, #100]	; (8008910 <prvAddCurrentTaskToDelayedList+0x98>)
 80088ac:	f7fe fbc7 	bl	800703e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80088b0:	e026      	b.n	8008900 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4413      	add	r3, r2
 80088b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80088ba:	4b14      	ldr	r3, [pc, #80]	; (800890c <prvAddCurrentTaskToDelayedList+0x94>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d209      	bcs.n	80088de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088ca:	4b12      	ldr	r3, [pc, #72]	; (8008914 <prvAddCurrentTaskToDelayedList+0x9c>)
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	4b0f      	ldr	r3, [pc, #60]	; (800890c <prvAddCurrentTaskToDelayedList+0x94>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3304      	adds	r3, #4
 80088d4:	4619      	mov	r1, r3
 80088d6:	4610      	mov	r0, r2
 80088d8:	f7fe fbd5 	bl	8007086 <vListInsert>
}
 80088dc:	e010      	b.n	8008900 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088de:	4b0e      	ldr	r3, [pc, #56]	; (8008918 <prvAddCurrentTaskToDelayedList+0xa0>)
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	4b0a      	ldr	r3, [pc, #40]	; (800890c <prvAddCurrentTaskToDelayedList+0x94>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	3304      	adds	r3, #4
 80088e8:	4619      	mov	r1, r3
 80088ea:	4610      	mov	r0, r2
 80088ec:	f7fe fbcb 	bl	8007086 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80088f0:	4b0a      	ldr	r3, [pc, #40]	; (800891c <prvAddCurrentTaskToDelayedList+0xa4>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	68ba      	ldr	r2, [r7, #8]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d202      	bcs.n	8008900 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80088fa:	4a08      	ldr	r2, [pc, #32]	; (800891c <prvAddCurrentTaskToDelayedList+0xa4>)
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	6013      	str	r3, [r2, #0]
}
 8008900:	bf00      	nop
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	200027ec 	.word	0x200027ec
 800890c:	20002314 	.word	0x20002314
 8008910:	200027d4 	.word	0x200027d4
 8008914:	200027a4 	.word	0x200027a4
 8008918:	200027a0 	.word	0x200027a0
 800891c:	20002808 	.word	0x20002808

08008920 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b08a      	sub	sp, #40	; 0x28
 8008924:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008926:	2300      	movs	r3, #0
 8008928:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800892a:	f000 fb07 	bl	8008f3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800892e:	4b1c      	ldr	r3, [pc, #112]	; (80089a0 <xTimerCreateTimerTask+0x80>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d021      	beq.n	800897a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008936:	2300      	movs	r3, #0
 8008938:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800893a:	2300      	movs	r3, #0
 800893c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800893e:	1d3a      	adds	r2, r7, #4
 8008940:	f107 0108 	add.w	r1, r7, #8
 8008944:	f107 030c 	add.w	r3, r7, #12
 8008948:	4618      	mov	r0, r3
 800894a:	f7fe fb31 	bl	8006fb0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800894e:	6879      	ldr	r1, [r7, #4]
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	9202      	str	r2, [sp, #8]
 8008956:	9301      	str	r3, [sp, #4]
 8008958:	2302      	movs	r3, #2
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	2300      	movs	r3, #0
 800895e:	460a      	mov	r2, r1
 8008960:	4910      	ldr	r1, [pc, #64]	; (80089a4 <xTimerCreateTimerTask+0x84>)
 8008962:	4811      	ldr	r0, [pc, #68]	; (80089a8 <xTimerCreateTimerTask+0x88>)
 8008964:	f7ff f8de 	bl	8007b24 <xTaskCreateStatic>
 8008968:	4603      	mov	r3, r0
 800896a:	4a10      	ldr	r2, [pc, #64]	; (80089ac <xTimerCreateTimerTask+0x8c>)
 800896c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800896e:	4b0f      	ldr	r3, [pc, #60]	; (80089ac <xTimerCreateTimerTask+0x8c>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008976:	2301      	movs	r3, #1
 8008978:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10a      	bne.n	8008996 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	613b      	str	r3, [r7, #16]
}
 8008992:	bf00      	nop
 8008994:	e7fe      	b.n	8008994 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008996:	697b      	ldr	r3, [r7, #20]
}
 8008998:	4618      	mov	r0, r3
 800899a:	3718      	adds	r7, #24
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	20002844 	.word	0x20002844
 80089a4:	0800b6a0 	.word	0x0800b6a0
 80089a8:	08008ae5 	.word	0x08008ae5
 80089ac:	20002848 	.word	0x20002848

080089b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b08a      	sub	sp, #40	; 0x28
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	607a      	str	r2, [r7, #4]
 80089bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80089be:	2300      	movs	r3, #0
 80089c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d10a      	bne.n	80089de <xTimerGenericCommand+0x2e>
	__asm volatile
 80089c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089cc:	f383 8811 	msr	BASEPRI, r3
 80089d0:	f3bf 8f6f 	isb	sy
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	623b      	str	r3, [r7, #32]
}
 80089da:	bf00      	nop
 80089dc:	e7fe      	b.n	80089dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80089de:	4b1a      	ldr	r3, [pc, #104]	; (8008a48 <xTimerGenericCommand+0x98>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d02a      	beq.n	8008a3c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	2b05      	cmp	r3, #5
 80089f6:	dc18      	bgt.n	8008a2a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80089f8:	f7ff feb2 	bl	8008760 <xTaskGetSchedulerState>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d109      	bne.n	8008a16 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a02:	4b11      	ldr	r3, [pc, #68]	; (8008a48 <xTimerGenericCommand+0x98>)
 8008a04:	6818      	ldr	r0, [r3, #0]
 8008a06:	f107 0110 	add.w	r1, r7, #16
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a0e:	f7fe fca1 	bl	8007354 <xQueueGenericSend>
 8008a12:	6278      	str	r0, [r7, #36]	; 0x24
 8008a14:	e012      	b.n	8008a3c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008a16:	4b0c      	ldr	r3, [pc, #48]	; (8008a48 <xTimerGenericCommand+0x98>)
 8008a18:	6818      	ldr	r0, [r3, #0]
 8008a1a:	f107 0110 	add.w	r1, r7, #16
 8008a1e:	2300      	movs	r3, #0
 8008a20:	2200      	movs	r2, #0
 8008a22:	f7fe fc97 	bl	8007354 <xQueueGenericSend>
 8008a26:	6278      	str	r0, [r7, #36]	; 0x24
 8008a28:	e008      	b.n	8008a3c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008a2a:	4b07      	ldr	r3, [pc, #28]	; (8008a48 <xTimerGenericCommand+0x98>)
 8008a2c:	6818      	ldr	r0, [r3, #0]
 8008a2e:	f107 0110 	add.w	r1, r7, #16
 8008a32:	2300      	movs	r3, #0
 8008a34:	683a      	ldr	r2, [r7, #0]
 8008a36:	f7fe fd8b 	bl	8007550 <xQueueGenericSendFromISR>
 8008a3a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3728      	adds	r7, #40	; 0x28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	20002844 	.word	0x20002844

08008a4c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b088      	sub	sp, #32
 8008a50:	af02      	add	r7, sp, #8
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a56:	4b22      	ldr	r3, [pc, #136]	; (8008ae0 <prvProcessExpiredTimer+0x94>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	3304      	adds	r3, #4
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7fe fb47 	bl	80070f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a70:	f003 0304 	and.w	r3, r3, #4
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d022      	beq.n	8008abe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	699a      	ldr	r2, [r3, #24]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	18d1      	adds	r1, r2, r3
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	6978      	ldr	r0, [r7, #20]
 8008a86:	f000 f8d1 	bl	8008c2c <prvInsertTimerInActiveList>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d01f      	beq.n	8008ad0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a90:	2300      	movs	r3, #0
 8008a92:	9300      	str	r3, [sp, #0]
 8008a94:	2300      	movs	r3, #0
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	2100      	movs	r1, #0
 8008a9a:	6978      	ldr	r0, [r7, #20]
 8008a9c:	f7ff ff88 	bl	80089b0 <xTimerGenericCommand>
 8008aa0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d113      	bne.n	8008ad0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	60fb      	str	r3, [r7, #12]
}
 8008aba:	bf00      	nop
 8008abc:	e7fe      	b.n	8008abc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ac4:	f023 0301 	bic.w	r3, r3, #1
 8008ac8:	b2da      	uxtb	r2, r3
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	6a1b      	ldr	r3, [r3, #32]
 8008ad4:	6978      	ldr	r0, [r7, #20]
 8008ad6:	4798      	blx	r3
}
 8008ad8:	bf00      	nop
 8008ada:	3718      	adds	r7, #24
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	2000283c 	.word	0x2000283c

08008ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008aec:	f107 0308 	add.w	r3, r7, #8
 8008af0:	4618      	mov	r0, r3
 8008af2:	f000 f857 	bl	8008ba4 <prvGetNextExpireTime>
 8008af6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	4619      	mov	r1, r3
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f000 f803 	bl	8008b08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b02:	f000 f8d5 	bl	8008cb0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b06:	e7f1      	b.n	8008aec <prvTimerTask+0x8>

08008b08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b12:	f7ff fa43 	bl	8007f9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b16:	f107 0308 	add.w	r3, r7, #8
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f000 f866 	bl	8008bec <prvSampleTimeNow>
 8008b20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d130      	bne.n	8008b8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d10a      	bne.n	8008b44 <prvProcessTimerOrBlockTask+0x3c>
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d806      	bhi.n	8008b44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008b36:	f7ff fa3f 	bl	8007fb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008b3a:	68f9      	ldr	r1, [r7, #12]
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f7ff ff85 	bl	8008a4c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008b42:	e024      	b.n	8008b8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d008      	beq.n	8008b5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008b4a:	4b13      	ldr	r3, [pc, #76]	; (8008b98 <prvProcessTimerOrBlockTask+0x90>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <prvProcessTimerOrBlockTask+0x50>
 8008b54:	2301      	movs	r3, #1
 8008b56:	e000      	b.n	8008b5a <prvProcessTimerOrBlockTask+0x52>
 8008b58:	2300      	movs	r3, #0
 8008b5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008b5c:	4b0f      	ldr	r3, [pc, #60]	; (8008b9c <prvProcessTimerOrBlockTask+0x94>)
 8008b5e:	6818      	ldr	r0, [r3, #0]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	683a      	ldr	r2, [r7, #0]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	f7fe ffa7 	bl	8007abc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008b6e:	f7ff fa23 	bl	8007fb8 <xTaskResumeAll>
 8008b72:	4603      	mov	r3, r0
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d10a      	bne.n	8008b8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008b78:	4b09      	ldr	r3, [pc, #36]	; (8008ba0 <prvProcessTimerOrBlockTask+0x98>)
 8008b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b7e:	601a      	str	r2, [r3, #0]
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	f3bf 8f6f 	isb	sy
}
 8008b88:	e001      	b.n	8008b8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008b8a:	f7ff fa15 	bl	8007fb8 <xTaskResumeAll>
}
 8008b8e:	bf00      	nop
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	20002840 	.word	0x20002840
 8008b9c:	20002844 	.word	0x20002844
 8008ba0:	e000ed04 	.word	0xe000ed04

08008ba4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b085      	sub	sp, #20
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008bac:	4b0e      	ldr	r3, [pc, #56]	; (8008be8 <prvGetNextExpireTime+0x44>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <prvGetNextExpireTime+0x16>
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	e000      	b.n	8008bbc <prvGetNextExpireTime+0x18>
 8008bba:	2200      	movs	r2, #0
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d105      	bne.n	8008bd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008bc8:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <prvGetNextExpireTime+0x44>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	68db      	ldr	r3, [r3, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	60fb      	str	r3, [r7, #12]
 8008bd2:	e001      	b.n	8008bd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	2000283c 	.word	0x2000283c

08008bec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008bf4:	f7ff fa7e 	bl	80080f4 <xTaskGetTickCount>
 8008bf8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008bfa:	4b0b      	ldr	r3, [pc, #44]	; (8008c28 <prvSampleTimeNow+0x3c>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d205      	bcs.n	8008c10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008c04:	f000 f936 	bl	8008e74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	601a      	str	r2, [r3, #0]
 8008c0e:	e002      	b.n	8008c16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c16:	4a04      	ldr	r2, [pc, #16]	; (8008c28 <prvSampleTimeNow+0x3c>)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3710      	adds	r7, #16
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	2000284c 	.word	0x2000284c

08008c2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b086      	sub	sp, #24
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60f8      	str	r0, [r7, #12]
 8008c34:	60b9      	str	r1, [r7, #8]
 8008c36:	607a      	str	r2, [r7, #4]
 8008c38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	68ba      	ldr	r2, [r7, #8]
 8008c42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d812      	bhi.n	8008c78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	1ad2      	subs	r2, r2, r3
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	699b      	ldr	r3, [r3, #24]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d302      	bcc.n	8008c66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008c60:	2301      	movs	r3, #1
 8008c62:	617b      	str	r3, [r7, #20]
 8008c64:	e01b      	b.n	8008c9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008c66:	4b10      	ldr	r3, [pc, #64]	; (8008ca8 <prvInsertTimerInActiveList+0x7c>)
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	3304      	adds	r3, #4
 8008c6e:	4619      	mov	r1, r3
 8008c70:	4610      	mov	r0, r2
 8008c72:	f7fe fa08 	bl	8007086 <vListInsert>
 8008c76:	e012      	b.n	8008c9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d206      	bcs.n	8008c8e <prvInsertTimerInActiveList+0x62>
 8008c80:	68ba      	ldr	r2, [r7, #8]
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d302      	bcc.n	8008c8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	617b      	str	r3, [r7, #20]
 8008c8c:	e007      	b.n	8008c9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008c8e:	4b07      	ldr	r3, [pc, #28]	; (8008cac <prvInsertTimerInActiveList+0x80>)
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	3304      	adds	r3, #4
 8008c96:	4619      	mov	r1, r3
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f7fe f9f4 	bl	8007086 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008c9e:	697b      	ldr	r3, [r7, #20]
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3718      	adds	r7, #24
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	20002840 	.word	0x20002840
 8008cac:	2000283c 	.word	0x2000283c

08008cb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b08e      	sub	sp, #56	; 0x38
 8008cb4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008cb6:	e0ca      	b.n	8008e4e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	da18      	bge.n	8008cf0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008cbe:	1d3b      	adds	r3, r7, #4
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10a      	bne.n	8008ce0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cce:	f383 8811 	msr	BASEPRI, r3
 8008cd2:	f3bf 8f6f 	isb	sy
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	61fb      	str	r3, [r7, #28]
}
 8008cdc:	bf00      	nop
 8008cde:	e7fe      	b.n	8008cde <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ce6:	6850      	ldr	r0, [r2, #4]
 8008ce8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008cea:	6892      	ldr	r2, [r2, #8]
 8008cec:	4611      	mov	r1, r2
 8008cee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f2c0 80aa 	blt.w	8008e4c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cfe:	695b      	ldr	r3, [r3, #20]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d004      	beq.n	8008d0e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d06:	3304      	adds	r3, #4
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fe f9f5 	bl	80070f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d0e:	463b      	mov	r3, r7
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7ff ff6b 	bl	8008bec <prvSampleTimeNow>
 8008d16:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2b09      	cmp	r3, #9
 8008d1c:	f200 8097 	bhi.w	8008e4e <prvProcessReceivedCommands+0x19e>
 8008d20:	a201      	add	r2, pc, #4	; (adr r2, 8008d28 <prvProcessReceivedCommands+0x78>)
 8008d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d26:	bf00      	nop
 8008d28:	08008d51 	.word	0x08008d51
 8008d2c:	08008d51 	.word	0x08008d51
 8008d30:	08008d51 	.word	0x08008d51
 8008d34:	08008dc5 	.word	0x08008dc5
 8008d38:	08008dd9 	.word	0x08008dd9
 8008d3c:	08008e23 	.word	0x08008e23
 8008d40:	08008d51 	.word	0x08008d51
 8008d44:	08008d51 	.word	0x08008d51
 8008d48:	08008dc5 	.word	0x08008dc5
 8008d4c:	08008dd9 	.word	0x08008dd9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d56:	f043 0301 	orr.w	r3, r3, #1
 8008d5a:	b2da      	uxtb	r2, r3
 8008d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008d62:	68ba      	ldr	r2, [r7, #8]
 8008d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d66:	699b      	ldr	r3, [r3, #24]
 8008d68:	18d1      	adds	r1, r2, r3
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d70:	f7ff ff5c 	bl	8008c2c <prvInsertTimerInActiveList>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d069      	beq.n	8008e4e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d7c:	6a1b      	ldr	r3, [r3, #32]
 8008d7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d88:	f003 0304 	and.w	r3, r3, #4
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d05e      	beq.n	8008e4e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008d90:	68ba      	ldr	r2, [r7, #8]
 8008d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d94:	699b      	ldr	r3, [r3, #24]
 8008d96:	441a      	add	r2, r3
 8008d98:	2300      	movs	r3, #0
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	2100      	movs	r1, #0
 8008da0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008da2:	f7ff fe05 	bl	80089b0 <xTimerGenericCommand>
 8008da6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d14f      	bne.n	8008e4e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	61bb      	str	r3, [r7, #24]
}
 8008dc0:	bf00      	nop
 8008dc2:	e7fe      	b.n	8008dc2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dca:	f023 0301 	bic.w	r3, r3, #1
 8008dce:	b2da      	uxtb	r2, r3
 8008dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008dd6:	e03a      	b.n	8008e4e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dde:	f043 0301 	orr.w	r3, r3, #1
 8008de2:	b2da      	uxtb	r2, r3
 8008de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df2:	699b      	ldr	r3, [r3, #24]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d10a      	bne.n	8008e0e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfc:	f383 8811 	msr	BASEPRI, r3
 8008e00:	f3bf 8f6f 	isb	sy
 8008e04:	f3bf 8f4f 	dsb	sy
 8008e08:	617b      	str	r3, [r7, #20]
}
 8008e0a:	bf00      	nop
 8008e0c:	e7fe      	b.n	8008e0c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e10:	699a      	ldr	r2, [r3, #24]
 8008e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e14:	18d1      	adds	r1, r2, r3
 8008e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e1c:	f7ff ff06 	bl	8008c2c <prvInsertTimerInActiveList>
					break;
 8008e20:	e015      	b.n	8008e4e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e28:	f003 0302 	and.w	r3, r3, #2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d103      	bne.n	8008e38 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008e30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e32:	f000 fbdd 	bl	80095f0 <vPortFree>
 8008e36:	e00a      	b.n	8008e4e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e3e:	f023 0301 	bic.w	r3, r3, #1
 8008e42:	b2da      	uxtb	r2, r3
 8008e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008e4a:	e000      	b.n	8008e4e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008e4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e4e:	4b08      	ldr	r3, [pc, #32]	; (8008e70 <prvProcessReceivedCommands+0x1c0>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	1d39      	adds	r1, r7, #4
 8008e54:	2200      	movs	r2, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7fe fc16 	bl	8007688 <xQueueReceive>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f47f af2a 	bne.w	8008cb8 <prvProcessReceivedCommands+0x8>
	}
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop
 8008e68:	3730      	adds	r7, #48	; 0x30
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	20002844 	.word	0x20002844

08008e74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b088      	sub	sp, #32
 8008e78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e7a:	e048      	b.n	8008f0e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e7c:	4b2d      	ldr	r3, [pc, #180]	; (8008f34 <prvSwitchTimerLists+0xc0>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e86:	4b2b      	ldr	r3, [pc, #172]	; (8008f34 <prvSwitchTimerLists+0xc0>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	3304      	adds	r3, #4
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7fe f92f 	bl	80070f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6a1b      	ldr	r3, [r3, #32]
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ea8:	f003 0304 	and.w	r3, r3, #4
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d02e      	beq.n	8008f0e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	699b      	ldr	r3, [r3, #24]
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d90e      	bls.n	8008ee0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	68ba      	ldr	r2, [r7, #8]
 8008ec6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	68fa      	ldr	r2, [r7, #12]
 8008ecc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ece:	4b19      	ldr	r3, [pc, #100]	; (8008f34 <prvSwitchTimerLists+0xc0>)
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4610      	mov	r0, r2
 8008eda:	f7fe f8d4 	bl	8007086 <vListInsert>
 8008ede:	e016      	b.n	8008f0e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	9300      	str	r3, [sp, #0]
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	2100      	movs	r1, #0
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f7ff fd60 	bl	80089b0 <xTimerGenericCommand>
 8008ef0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d10a      	bne.n	8008f0e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
 8008f08:	603b      	str	r3, [r7, #0]
}
 8008f0a:	bf00      	nop
 8008f0c:	e7fe      	b.n	8008f0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f0e:	4b09      	ldr	r3, [pc, #36]	; (8008f34 <prvSwitchTimerLists+0xc0>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d1b1      	bne.n	8008e7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008f18:	4b06      	ldr	r3, [pc, #24]	; (8008f34 <prvSwitchTimerLists+0xc0>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008f1e:	4b06      	ldr	r3, [pc, #24]	; (8008f38 <prvSwitchTimerLists+0xc4>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a04      	ldr	r2, [pc, #16]	; (8008f34 <prvSwitchTimerLists+0xc0>)
 8008f24:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008f26:	4a04      	ldr	r2, [pc, #16]	; (8008f38 <prvSwitchTimerLists+0xc4>)
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	6013      	str	r3, [r2, #0]
}
 8008f2c:	bf00      	nop
 8008f2e:	3718      	adds	r7, #24
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	2000283c 	.word	0x2000283c
 8008f38:	20002840 	.word	0x20002840

08008f3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008f42:	f000 f967 	bl	8009214 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008f46:	4b15      	ldr	r3, [pc, #84]	; (8008f9c <prvCheckForValidListAndQueue+0x60>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d120      	bne.n	8008f90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008f4e:	4814      	ldr	r0, [pc, #80]	; (8008fa0 <prvCheckForValidListAndQueue+0x64>)
 8008f50:	f7fe f848 	bl	8006fe4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008f54:	4813      	ldr	r0, [pc, #76]	; (8008fa4 <prvCheckForValidListAndQueue+0x68>)
 8008f56:	f7fe f845 	bl	8006fe4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008f5a:	4b13      	ldr	r3, [pc, #76]	; (8008fa8 <prvCheckForValidListAndQueue+0x6c>)
 8008f5c:	4a10      	ldr	r2, [pc, #64]	; (8008fa0 <prvCheckForValidListAndQueue+0x64>)
 8008f5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008f60:	4b12      	ldr	r3, [pc, #72]	; (8008fac <prvCheckForValidListAndQueue+0x70>)
 8008f62:	4a10      	ldr	r2, [pc, #64]	; (8008fa4 <prvCheckForValidListAndQueue+0x68>)
 8008f64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008f66:	2300      	movs	r3, #0
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	4b11      	ldr	r3, [pc, #68]	; (8008fb0 <prvCheckForValidListAndQueue+0x74>)
 8008f6c:	4a11      	ldr	r2, [pc, #68]	; (8008fb4 <prvCheckForValidListAndQueue+0x78>)
 8008f6e:	2110      	movs	r1, #16
 8008f70:	200a      	movs	r0, #10
 8008f72:	f7fe f953 	bl	800721c <xQueueGenericCreateStatic>
 8008f76:	4603      	mov	r3, r0
 8008f78:	4a08      	ldr	r2, [pc, #32]	; (8008f9c <prvCheckForValidListAndQueue+0x60>)
 8008f7a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008f7c:	4b07      	ldr	r3, [pc, #28]	; (8008f9c <prvCheckForValidListAndQueue+0x60>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d005      	beq.n	8008f90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008f84:	4b05      	ldr	r3, [pc, #20]	; (8008f9c <prvCheckForValidListAndQueue+0x60>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	490b      	ldr	r1, [pc, #44]	; (8008fb8 <prvCheckForValidListAndQueue+0x7c>)
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7fe fd6c 	bl	8007a68 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f90:	f000 f970 	bl	8009274 <vPortExitCritical>
}
 8008f94:	bf00      	nop
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	20002844 	.word	0x20002844
 8008fa0:	20002814 	.word	0x20002814
 8008fa4:	20002828 	.word	0x20002828
 8008fa8:	2000283c 	.word	0x2000283c
 8008fac:	20002840 	.word	0x20002840
 8008fb0:	200028f0 	.word	0x200028f0
 8008fb4:	20002850 	.word	0x20002850
 8008fb8:	0800b6a8 	.word	0x0800b6a8

08008fbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	60b9      	str	r1, [r7, #8]
 8008fc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	3b04      	subs	r3, #4
 8008fcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008fd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	3b04      	subs	r3, #4
 8008fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f023 0201 	bic.w	r2, r3, #1
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	3b04      	subs	r3, #4
 8008fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008fec:	4a0c      	ldr	r2, [pc, #48]	; (8009020 <pxPortInitialiseStack+0x64>)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3b14      	subs	r3, #20
 8008ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	3b04      	subs	r3, #4
 8009002:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f06f 0202 	mvn.w	r2, #2
 800900a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	3b20      	subs	r3, #32
 8009010:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009012:	68fb      	ldr	r3, [r7, #12]
}
 8009014:	4618      	mov	r0, r3
 8009016:	3714      	adds	r7, #20
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr
 8009020:	08009025 	.word	0x08009025

08009024 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800902e:	4b12      	ldr	r3, [pc, #72]	; (8009078 <prvTaskExitError+0x54>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009036:	d00a      	beq.n	800904e <prvTaskExitError+0x2a>
	__asm volatile
 8009038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903c:	f383 8811 	msr	BASEPRI, r3
 8009040:	f3bf 8f6f 	isb	sy
 8009044:	f3bf 8f4f 	dsb	sy
 8009048:	60fb      	str	r3, [r7, #12]
}
 800904a:	bf00      	nop
 800904c:	e7fe      	b.n	800904c <prvTaskExitError+0x28>
	__asm volatile
 800904e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009052:	f383 8811 	msr	BASEPRI, r3
 8009056:	f3bf 8f6f 	isb	sy
 800905a:	f3bf 8f4f 	dsb	sy
 800905e:	60bb      	str	r3, [r7, #8]
}
 8009060:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009062:	bf00      	nop
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d0fc      	beq.n	8009064 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800906a:	bf00      	nop
 800906c:	bf00      	nop
 800906e:	3714      	adds	r7, #20
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr
 8009078:	200004a0 	.word	0x200004a0
 800907c:	00000000 	.word	0x00000000

08009080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009080:	4b07      	ldr	r3, [pc, #28]	; (80090a0 <pxCurrentTCBConst2>)
 8009082:	6819      	ldr	r1, [r3, #0]
 8009084:	6808      	ldr	r0, [r1, #0]
 8009086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908a:	f380 8809 	msr	PSP, r0
 800908e:	f3bf 8f6f 	isb	sy
 8009092:	f04f 0000 	mov.w	r0, #0
 8009096:	f380 8811 	msr	BASEPRI, r0
 800909a:	4770      	bx	lr
 800909c:	f3af 8000 	nop.w

080090a0 <pxCurrentTCBConst2>:
 80090a0:	20002314 	.word	0x20002314
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80090a4:	bf00      	nop
 80090a6:	bf00      	nop

080090a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80090a8:	4808      	ldr	r0, [pc, #32]	; (80090cc <prvPortStartFirstTask+0x24>)
 80090aa:	6800      	ldr	r0, [r0, #0]
 80090ac:	6800      	ldr	r0, [r0, #0]
 80090ae:	f380 8808 	msr	MSP, r0
 80090b2:	f04f 0000 	mov.w	r0, #0
 80090b6:	f380 8814 	msr	CONTROL, r0
 80090ba:	b662      	cpsie	i
 80090bc:	b661      	cpsie	f
 80090be:	f3bf 8f4f 	dsb	sy
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	df00      	svc	0
 80090c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80090ca:	bf00      	nop
 80090cc:	e000ed08 	.word	0xe000ed08

080090d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80090d6:	4b46      	ldr	r3, [pc, #280]	; (80091f0 <xPortStartScheduler+0x120>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a46      	ldr	r2, [pc, #280]	; (80091f4 <xPortStartScheduler+0x124>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d10a      	bne.n	80090f6 <xPortStartScheduler+0x26>
	__asm volatile
 80090e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e4:	f383 8811 	msr	BASEPRI, r3
 80090e8:	f3bf 8f6f 	isb	sy
 80090ec:	f3bf 8f4f 	dsb	sy
 80090f0:	613b      	str	r3, [r7, #16]
}
 80090f2:	bf00      	nop
 80090f4:	e7fe      	b.n	80090f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80090f6:	4b3e      	ldr	r3, [pc, #248]	; (80091f0 <xPortStartScheduler+0x120>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a3f      	ldr	r2, [pc, #252]	; (80091f8 <xPortStartScheduler+0x128>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d10a      	bne.n	8009116 <xPortStartScheduler+0x46>
	__asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	60fb      	str	r3, [r7, #12]
}
 8009112:	bf00      	nop
 8009114:	e7fe      	b.n	8009114 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009116:	4b39      	ldr	r3, [pc, #228]	; (80091fc <xPortStartScheduler+0x12c>)
 8009118:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	b2db      	uxtb	r3, r3
 8009120:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	22ff      	movs	r2, #255	; 0xff
 8009126:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	b2db      	uxtb	r3, r3
 800912e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009130:	78fb      	ldrb	r3, [r7, #3]
 8009132:	b2db      	uxtb	r3, r3
 8009134:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009138:	b2da      	uxtb	r2, r3
 800913a:	4b31      	ldr	r3, [pc, #196]	; (8009200 <xPortStartScheduler+0x130>)
 800913c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800913e:	4b31      	ldr	r3, [pc, #196]	; (8009204 <xPortStartScheduler+0x134>)
 8009140:	2207      	movs	r2, #7
 8009142:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009144:	e009      	b.n	800915a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009146:	4b2f      	ldr	r3, [pc, #188]	; (8009204 <xPortStartScheduler+0x134>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3b01      	subs	r3, #1
 800914c:	4a2d      	ldr	r2, [pc, #180]	; (8009204 <xPortStartScheduler+0x134>)
 800914e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009150:	78fb      	ldrb	r3, [r7, #3]
 8009152:	b2db      	uxtb	r3, r3
 8009154:	005b      	lsls	r3, r3, #1
 8009156:	b2db      	uxtb	r3, r3
 8009158:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800915a:	78fb      	ldrb	r3, [r7, #3]
 800915c:	b2db      	uxtb	r3, r3
 800915e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009162:	2b80      	cmp	r3, #128	; 0x80
 8009164:	d0ef      	beq.n	8009146 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009166:	4b27      	ldr	r3, [pc, #156]	; (8009204 <xPortStartScheduler+0x134>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f1c3 0307 	rsb	r3, r3, #7
 800916e:	2b04      	cmp	r3, #4
 8009170:	d00a      	beq.n	8009188 <xPortStartScheduler+0xb8>
	__asm volatile
 8009172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009176:	f383 8811 	msr	BASEPRI, r3
 800917a:	f3bf 8f6f 	isb	sy
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	60bb      	str	r3, [r7, #8]
}
 8009184:	bf00      	nop
 8009186:	e7fe      	b.n	8009186 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009188:	4b1e      	ldr	r3, [pc, #120]	; (8009204 <xPortStartScheduler+0x134>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	021b      	lsls	r3, r3, #8
 800918e:	4a1d      	ldr	r2, [pc, #116]	; (8009204 <xPortStartScheduler+0x134>)
 8009190:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009192:	4b1c      	ldr	r3, [pc, #112]	; (8009204 <xPortStartScheduler+0x134>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800919a:	4a1a      	ldr	r2, [pc, #104]	; (8009204 <xPortStartScheduler+0x134>)
 800919c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	b2da      	uxtb	r2, r3
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80091a6:	4b18      	ldr	r3, [pc, #96]	; (8009208 <xPortStartScheduler+0x138>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a17      	ldr	r2, [pc, #92]	; (8009208 <xPortStartScheduler+0x138>)
 80091ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80091b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80091b2:	4b15      	ldr	r3, [pc, #84]	; (8009208 <xPortStartScheduler+0x138>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a14      	ldr	r2, [pc, #80]	; (8009208 <xPortStartScheduler+0x138>)
 80091b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80091bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80091be:	f000 f8dd 	bl	800937c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80091c2:	4b12      	ldr	r3, [pc, #72]	; (800920c <xPortStartScheduler+0x13c>)
 80091c4:	2200      	movs	r2, #0
 80091c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80091c8:	f000 f8fc 	bl	80093c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80091cc:	4b10      	ldr	r3, [pc, #64]	; (8009210 <xPortStartScheduler+0x140>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a0f      	ldr	r2, [pc, #60]	; (8009210 <xPortStartScheduler+0x140>)
 80091d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80091d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80091d8:	f7ff ff66 	bl	80090a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80091dc:	f7ff f854 	bl	8008288 <vTaskSwitchContext>
	prvTaskExitError();
 80091e0:	f7ff ff20 	bl	8009024 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3718      	adds	r7, #24
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	e000ed00 	.word	0xe000ed00
 80091f4:	410fc271 	.word	0x410fc271
 80091f8:	410fc270 	.word	0x410fc270
 80091fc:	e000e400 	.word	0xe000e400
 8009200:	20002940 	.word	0x20002940
 8009204:	20002944 	.word	0x20002944
 8009208:	e000ed20 	.word	0xe000ed20
 800920c:	200004a0 	.word	0x200004a0
 8009210:	e000ef34 	.word	0xe000ef34

08009214 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009214:	b480      	push	{r7}
 8009216:	b083      	sub	sp, #12
 8009218:	af00      	add	r7, sp, #0
	__asm volatile
 800921a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800921e:	f383 8811 	msr	BASEPRI, r3
 8009222:	f3bf 8f6f 	isb	sy
 8009226:	f3bf 8f4f 	dsb	sy
 800922a:	607b      	str	r3, [r7, #4]
}
 800922c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800922e:	4b0f      	ldr	r3, [pc, #60]	; (800926c <vPortEnterCritical+0x58>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	3301      	adds	r3, #1
 8009234:	4a0d      	ldr	r2, [pc, #52]	; (800926c <vPortEnterCritical+0x58>)
 8009236:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009238:	4b0c      	ldr	r3, [pc, #48]	; (800926c <vPortEnterCritical+0x58>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b01      	cmp	r3, #1
 800923e:	d10f      	bne.n	8009260 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009240:	4b0b      	ldr	r3, [pc, #44]	; (8009270 <vPortEnterCritical+0x5c>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	b2db      	uxtb	r3, r3
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00a      	beq.n	8009260 <vPortEnterCritical+0x4c>
	__asm volatile
 800924a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	603b      	str	r3, [r7, #0]
}
 800925c:	bf00      	nop
 800925e:	e7fe      	b.n	800925e <vPortEnterCritical+0x4a>
	}
}
 8009260:	bf00      	nop
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	200004a0 	.word	0x200004a0
 8009270:	e000ed04 	.word	0xe000ed04

08009274 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800927a:	4b12      	ldr	r3, [pc, #72]	; (80092c4 <vPortExitCritical+0x50>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d10a      	bne.n	8009298 <vPortExitCritical+0x24>
	__asm volatile
 8009282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009286:	f383 8811 	msr	BASEPRI, r3
 800928a:	f3bf 8f6f 	isb	sy
 800928e:	f3bf 8f4f 	dsb	sy
 8009292:	607b      	str	r3, [r7, #4]
}
 8009294:	bf00      	nop
 8009296:	e7fe      	b.n	8009296 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009298:	4b0a      	ldr	r3, [pc, #40]	; (80092c4 <vPortExitCritical+0x50>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3b01      	subs	r3, #1
 800929e:	4a09      	ldr	r2, [pc, #36]	; (80092c4 <vPortExitCritical+0x50>)
 80092a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80092a2:	4b08      	ldr	r3, [pc, #32]	; (80092c4 <vPortExitCritical+0x50>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d105      	bne.n	80092b6 <vPortExitCritical+0x42>
 80092aa:	2300      	movs	r3, #0
 80092ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	f383 8811 	msr	BASEPRI, r3
}
 80092b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80092b6:	bf00      	nop
 80092b8:	370c      	adds	r7, #12
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr
 80092c2:	bf00      	nop
 80092c4:	200004a0 	.word	0x200004a0
	...

080092d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80092d0:	f3ef 8009 	mrs	r0, PSP
 80092d4:	f3bf 8f6f 	isb	sy
 80092d8:	4b15      	ldr	r3, [pc, #84]	; (8009330 <pxCurrentTCBConst>)
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	f01e 0f10 	tst.w	lr, #16
 80092e0:	bf08      	it	eq
 80092e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80092e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ea:	6010      	str	r0, [r2, #0]
 80092ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80092f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80092f4:	f380 8811 	msr	BASEPRI, r0
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f7fe ffc2 	bl	8008288 <vTaskSwitchContext>
 8009304:	f04f 0000 	mov.w	r0, #0
 8009308:	f380 8811 	msr	BASEPRI, r0
 800930c:	bc09      	pop	{r0, r3}
 800930e:	6819      	ldr	r1, [r3, #0]
 8009310:	6808      	ldr	r0, [r1, #0]
 8009312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009316:	f01e 0f10 	tst.w	lr, #16
 800931a:	bf08      	it	eq
 800931c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009320:	f380 8809 	msr	PSP, r0
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop
 800932c:	f3af 8000 	nop.w

08009330 <pxCurrentTCBConst>:
 8009330:	20002314 	.word	0x20002314
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009334:	bf00      	nop
 8009336:	bf00      	nop

08009338 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b082      	sub	sp, #8
 800933c:	af00      	add	r7, sp, #0
	__asm volatile
 800933e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009342:	f383 8811 	msr	BASEPRI, r3
 8009346:	f3bf 8f6f 	isb	sy
 800934a:	f3bf 8f4f 	dsb	sy
 800934e:	607b      	str	r3, [r7, #4]
}
 8009350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009352:	f7fe fedf 	bl	8008114 <xTaskIncrementTick>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d003      	beq.n	8009364 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800935c:	4b06      	ldr	r3, [pc, #24]	; (8009378 <xPortSysTickHandler+0x40>)
 800935e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009362:	601a      	str	r2, [r3, #0]
 8009364:	2300      	movs	r3, #0
 8009366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	f383 8811 	msr	BASEPRI, r3
}
 800936e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009370:	bf00      	nop
 8009372:	3708      	adds	r7, #8
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}
 8009378:	e000ed04 	.word	0xe000ed04

0800937c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800937c:	b480      	push	{r7}
 800937e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009380:	4b0b      	ldr	r3, [pc, #44]	; (80093b0 <vPortSetupTimerInterrupt+0x34>)
 8009382:	2200      	movs	r2, #0
 8009384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009386:	4b0b      	ldr	r3, [pc, #44]	; (80093b4 <vPortSetupTimerInterrupt+0x38>)
 8009388:	2200      	movs	r2, #0
 800938a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800938c:	4b0a      	ldr	r3, [pc, #40]	; (80093b8 <vPortSetupTimerInterrupt+0x3c>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a0a      	ldr	r2, [pc, #40]	; (80093bc <vPortSetupTimerInterrupt+0x40>)
 8009392:	fba2 2303 	umull	r2, r3, r2, r3
 8009396:	099b      	lsrs	r3, r3, #6
 8009398:	4a09      	ldr	r2, [pc, #36]	; (80093c0 <vPortSetupTimerInterrupt+0x44>)
 800939a:	3b01      	subs	r3, #1
 800939c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800939e:	4b04      	ldr	r3, [pc, #16]	; (80093b0 <vPortSetupTimerInterrupt+0x34>)
 80093a0:	2207      	movs	r2, #7
 80093a2:	601a      	str	r2, [r3, #0]
}
 80093a4:	bf00      	nop
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	e000e010 	.word	0xe000e010
 80093b4:	e000e018 	.word	0xe000e018
 80093b8:	20000474 	.word	0x20000474
 80093bc:	10624dd3 	.word	0x10624dd3
 80093c0:	e000e014 	.word	0xe000e014

080093c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80093c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80093d4 <vPortEnableVFP+0x10>
 80093c8:	6801      	ldr	r1, [r0, #0]
 80093ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80093ce:	6001      	str	r1, [r0, #0]
 80093d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80093d2:	bf00      	nop
 80093d4:	e000ed88 	.word	0xe000ed88

080093d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80093de:	f3ef 8305 	mrs	r3, IPSR
 80093e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2b0f      	cmp	r3, #15
 80093e8:	d914      	bls.n	8009414 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80093ea:	4a17      	ldr	r2, [pc, #92]	; (8009448 <vPortValidateInterruptPriority+0x70>)
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	4413      	add	r3, r2
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80093f4:	4b15      	ldr	r3, [pc, #84]	; (800944c <vPortValidateInterruptPriority+0x74>)
 80093f6:	781b      	ldrb	r3, [r3, #0]
 80093f8:	7afa      	ldrb	r2, [r7, #11]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d20a      	bcs.n	8009414 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80093fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009402:	f383 8811 	msr	BASEPRI, r3
 8009406:	f3bf 8f6f 	isb	sy
 800940a:	f3bf 8f4f 	dsb	sy
 800940e:	607b      	str	r3, [r7, #4]
}
 8009410:	bf00      	nop
 8009412:	e7fe      	b.n	8009412 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009414:	4b0e      	ldr	r3, [pc, #56]	; (8009450 <vPortValidateInterruptPriority+0x78>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800941c:	4b0d      	ldr	r3, [pc, #52]	; (8009454 <vPortValidateInterruptPriority+0x7c>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	429a      	cmp	r2, r3
 8009422:	d90a      	bls.n	800943a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009428:	f383 8811 	msr	BASEPRI, r3
 800942c:	f3bf 8f6f 	isb	sy
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	603b      	str	r3, [r7, #0]
}
 8009436:	bf00      	nop
 8009438:	e7fe      	b.n	8009438 <vPortValidateInterruptPriority+0x60>
	}
 800943a:	bf00      	nop
 800943c:	3714      	adds	r7, #20
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
 8009446:	bf00      	nop
 8009448:	e000e3f0 	.word	0xe000e3f0
 800944c:	20002940 	.word	0x20002940
 8009450:	e000ed0c 	.word	0xe000ed0c
 8009454:	20002944 	.word	0x20002944

08009458 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b08a      	sub	sp, #40	; 0x28
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009460:	2300      	movs	r3, #0
 8009462:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009464:	f7fe fd9a 	bl	8007f9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009468:	4b5b      	ldr	r3, [pc, #364]	; (80095d8 <pvPortMalloc+0x180>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d101      	bne.n	8009474 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009470:	f000 f920 	bl	80096b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009474:	4b59      	ldr	r3, [pc, #356]	; (80095dc <pvPortMalloc+0x184>)
 8009476:	681a      	ldr	r2, [r3, #0]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4013      	ands	r3, r2
 800947c:	2b00      	cmp	r3, #0
 800947e:	f040 8093 	bne.w	80095a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d01d      	beq.n	80094c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009488:	2208      	movs	r2, #8
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4413      	add	r3, r2
 800948e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f003 0307 	and.w	r3, r3, #7
 8009496:	2b00      	cmp	r3, #0
 8009498:	d014      	beq.n	80094c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f023 0307 	bic.w	r3, r3, #7
 80094a0:	3308      	adds	r3, #8
 80094a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f003 0307 	and.w	r3, r3, #7
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d00a      	beq.n	80094c4 <pvPortMalloc+0x6c>
	__asm volatile
 80094ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b2:	f383 8811 	msr	BASEPRI, r3
 80094b6:	f3bf 8f6f 	isb	sy
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	617b      	str	r3, [r7, #20]
}
 80094c0:	bf00      	nop
 80094c2:	e7fe      	b.n	80094c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d06e      	beq.n	80095a8 <pvPortMalloc+0x150>
 80094ca:	4b45      	ldr	r3, [pc, #276]	; (80095e0 <pvPortMalloc+0x188>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d869      	bhi.n	80095a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80094d4:	4b43      	ldr	r3, [pc, #268]	; (80095e4 <pvPortMalloc+0x18c>)
 80094d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80094d8:	4b42      	ldr	r3, [pc, #264]	; (80095e4 <pvPortMalloc+0x18c>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80094de:	e004      	b.n	80094ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80094e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80094e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80094ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d903      	bls.n	80094fc <pvPortMalloc+0xa4>
 80094f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d1f1      	bne.n	80094e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80094fc:	4b36      	ldr	r3, [pc, #216]	; (80095d8 <pvPortMalloc+0x180>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009502:	429a      	cmp	r2, r3
 8009504:	d050      	beq.n	80095a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009506:	6a3b      	ldr	r3, [r7, #32]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	2208      	movs	r2, #8
 800950c:	4413      	add	r3, r2
 800950e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	6a3b      	ldr	r3, [r7, #32]
 8009516:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951a:	685a      	ldr	r2, [r3, #4]
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	1ad2      	subs	r2, r2, r3
 8009520:	2308      	movs	r3, #8
 8009522:	005b      	lsls	r3, r3, #1
 8009524:	429a      	cmp	r2, r3
 8009526:	d91f      	bls.n	8009568 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	4413      	add	r3, r2
 800952e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00a      	beq.n	8009550 <pvPortMalloc+0xf8>
	__asm volatile
 800953a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800953e:	f383 8811 	msr	BASEPRI, r3
 8009542:	f3bf 8f6f 	isb	sy
 8009546:	f3bf 8f4f 	dsb	sy
 800954a:	613b      	str	r3, [r7, #16]
}
 800954c:	bf00      	nop
 800954e:	e7fe      	b.n	800954e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009552:	685a      	ldr	r2, [r3, #4]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	1ad2      	subs	r2, r2, r3
 8009558:	69bb      	ldr	r3, [r7, #24]
 800955a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800955c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009562:	69b8      	ldr	r0, [r7, #24]
 8009564:	f000 f908 	bl	8009778 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009568:	4b1d      	ldr	r3, [pc, #116]	; (80095e0 <pvPortMalloc+0x188>)
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	4a1b      	ldr	r2, [pc, #108]	; (80095e0 <pvPortMalloc+0x188>)
 8009574:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009576:	4b1a      	ldr	r3, [pc, #104]	; (80095e0 <pvPortMalloc+0x188>)
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	4b1b      	ldr	r3, [pc, #108]	; (80095e8 <pvPortMalloc+0x190>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	429a      	cmp	r2, r3
 8009580:	d203      	bcs.n	800958a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009582:	4b17      	ldr	r3, [pc, #92]	; (80095e0 <pvPortMalloc+0x188>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a18      	ldr	r2, [pc, #96]	; (80095e8 <pvPortMalloc+0x190>)
 8009588:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800958a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958c:	685a      	ldr	r2, [r3, #4]
 800958e:	4b13      	ldr	r3, [pc, #76]	; (80095dc <pvPortMalloc+0x184>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	431a      	orrs	r2, r3
 8009594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009596:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800959a:	2200      	movs	r2, #0
 800959c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800959e:	4b13      	ldr	r3, [pc, #76]	; (80095ec <pvPortMalloc+0x194>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	3301      	adds	r3, #1
 80095a4:	4a11      	ldr	r2, [pc, #68]	; (80095ec <pvPortMalloc+0x194>)
 80095a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80095a8:	f7fe fd06 	bl	8007fb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d00a      	beq.n	80095cc <pvPortMalloc+0x174>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	60fb      	str	r3, [r7, #12]
}
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <pvPortMalloc+0x172>
	return pvReturn;
 80095cc:	69fb      	ldr	r3, [r7, #28]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3728      	adds	r7, #40	; 0x28
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	20004890 	.word	0x20004890
 80095dc:	200048a4 	.word	0x200048a4
 80095e0:	20004894 	.word	0x20004894
 80095e4:	20004888 	.word	0x20004888
 80095e8:	20004898 	.word	0x20004898
 80095ec:	2000489c 	.word	0x2000489c

080095f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d04d      	beq.n	800969e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009602:	2308      	movs	r3, #8
 8009604:	425b      	negs	r3, r3
 8009606:	697a      	ldr	r2, [r7, #20]
 8009608:	4413      	add	r3, r2
 800960a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	685a      	ldr	r2, [r3, #4]
 8009614:	4b24      	ldr	r3, [pc, #144]	; (80096a8 <vPortFree+0xb8>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4013      	ands	r3, r2
 800961a:	2b00      	cmp	r3, #0
 800961c:	d10a      	bne.n	8009634 <vPortFree+0x44>
	__asm volatile
 800961e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009622:	f383 8811 	msr	BASEPRI, r3
 8009626:	f3bf 8f6f 	isb	sy
 800962a:	f3bf 8f4f 	dsb	sy
 800962e:	60fb      	str	r3, [r7, #12]
}
 8009630:	bf00      	nop
 8009632:	e7fe      	b.n	8009632 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00a      	beq.n	8009652 <vPortFree+0x62>
	__asm volatile
 800963c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009640:	f383 8811 	msr	BASEPRI, r3
 8009644:	f3bf 8f6f 	isb	sy
 8009648:	f3bf 8f4f 	dsb	sy
 800964c:	60bb      	str	r3, [r7, #8]
}
 800964e:	bf00      	nop
 8009650:	e7fe      	b.n	8009650 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	685a      	ldr	r2, [r3, #4]
 8009656:	4b14      	ldr	r3, [pc, #80]	; (80096a8 <vPortFree+0xb8>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4013      	ands	r3, r2
 800965c:	2b00      	cmp	r3, #0
 800965e:	d01e      	beq.n	800969e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d11a      	bne.n	800969e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	685a      	ldr	r2, [r3, #4]
 800966c:	4b0e      	ldr	r3, [pc, #56]	; (80096a8 <vPortFree+0xb8>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	43db      	mvns	r3, r3
 8009672:	401a      	ands	r2, r3
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009678:	f7fe fc90 	bl	8007f9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	685a      	ldr	r2, [r3, #4]
 8009680:	4b0a      	ldr	r3, [pc, #40]	; (80096ac <vPortFree+0xbc>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4413      	add	r3, r2
 8009686:	4a09      	ldr	r2, [pc, #36]	; (80096ac <vPortFree+0xbc>)
 8009688:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800968a:	6938      	ldr	r0, [r7, #16]
 800968c:	f000 f874 	bl	8009778 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009690:	4b07      	ldr	r3, [pc, #28]	; (80096b0 <vPortFree+0xc0>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	3301      	adds	r3, #1
 8009696:	4a06      	ldr	r2, [pc, #24]	; (80096b0 <vPortFree+0xc0>)
 8009698:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800969a:	f7fe fc8d 	bl	8007fb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800969e:	bf00      	nop
 80096a0:	3718      	adds	r7, #24
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	200048a4 	.word	0x200048a4
 80096ac:	20004894 	.word	0x20004894
 80096b0:	200048a0 	.word	0x200048a0

080096b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80096ba:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80096be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80096c0:	4b27      	ldr	r3, [pc, #156]	; (8009760 <prvHeapInit+0xac>)
 80096c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f003 0307 	and.w	r3, r3, #7
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00c      	beq.n	80096e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	3307      	adds	r3, #7
 80096d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f023 0307 	bic.w	r3, r3, #7
 80096da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	1ad3      	subs	r3, r2, r3
 80096e2:	4a1f      	ldr	r2, [pc, #124]	; (8009760 <prvHeapInit+0xac>)
 80096e4:	4413      	add	r3, r2
 80096e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80096ec:	4a1d      	ldr	r2, [pc, #116]	; (8009764 <prvHeapInit+0xb0>)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80096f2:	4b1c      	ldr	r3, [pc, #112]	; (8009764 <prvHeapInit+0xb0>)
 80096f4:	2200      	movs	r2, #0
 80096f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	68ba      	ldr	r2, [r7, #8]
 80096fc:	4413      	add	r3, r2
 80096fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009700:	2208      	movs	r2, #8
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	1a9b      	subs	r3, r3, r2
 8009706:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f023 0307 	bic.w	r3, r3, #7
 800970e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	4a15      	ldr	r2, [pc, #84]	; (8009768 <prvHeapInit+0xb4>)
 8009714:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009716:	4b14      	ldr	r3, [pc, #80]	; (8009768 <prvHeapInit+0xb4>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2200      	movs	r2, #0
 800971c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800971e:	4b12      	ldr	r3, [pc, #72]	; (8009768 <prvHeapInit+0xb4>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2200      	movs	r2, #0
 8009724:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	1ad2      	subs	r2, r2, r3
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009734:	4b0c      	ldr	r3, [pc, #48]	; (8009768 <prvHeapInit+0xb4>)
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	4a0a      	ldr	r2, [pc, #40]	; (800976c <prvHeapInit+0xb8>)
 8009742:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	4a09      	ldr	r2, [pc, #36]	; (8009770 <prvHeapInit+0xbc>)
 800974a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800974c:	4b09      	ldr	r3, [pc, #36]	; (8009774 <prvHeapInit+0xc0>)
 800974e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009752:	601a      	str	r2, [r3, #0]
}
 8009754:	bf00      	nop
 8009756:	3714      	adds	r7, #20
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr
 8009760:	20002948 	.word	0x20002948
 8009764:	20004888 	.word	0x20004888
 8009768:	20004890 	.word	0x20004890
 800976c:	20004898 	.word	0x20004898
 8009770:	20004894 	.word	0x20004894
 8009774:	200048a4 	.word	0x200048a4

08009778 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009778:	b480      	push	{r7}
 800977a:	b085      	sub	sp, #20
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009780:	4b28      	ldr	r3, [pc, #160]	; (8009824 <prvInsertBlockIntoFreeList+0xac>)
 8009782:	60fb      	str	r3, [r7, #12]
 8009784:	e002      	b.n	800978c <prvInsertBlockIntoFreeList+0x14>
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	60fb      	str	r3, [r7, #12]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	687a      	ldr	r2, [r7, #4]
 8009792:	429a      	cmp	r2, r3
 8009794:	d8f7      	bhi.n	8009786 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	68ba      	ldr	r2, [r7, #8]
 80097a0:	4413      	add	r3, r2
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d108      	bne.n	80097ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	441a      	add	r2, r3
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	68ba      	ldr	r2, [r7, #8]
 80097c4:	441a      	add	r2, r3
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d118      	bne.n	8009800 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	4b15      	ldr	r3, [pc, #84]	; (8009828 <prvInsertBlockIntoFreeList+0xb0>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d00d      	beq.n	80097f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	685a      	ldr	r2, [r3, #4]
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	441a      	add	r2, r3
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	681a      	ldr	r2, [r3, #0]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	601a      	str	r2, [r3, #0]
 80097f4:	e008      	b.n	8009808 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80097f6:	4b0c      	ldr	r3, [pc, #48]	; (8009828 <prvInsertBlockIntoFreeList+0xb0>)
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	e003      	b.n	8009808 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681a      	ldr	r2, [r3, #0]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	429a      	cmp	r2, r3
 800980e:	d002      	beq.n	8009816 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009816:	bf00      	nop
 8009818:	3714      	adds	r7, #20
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr
 8009822:	bf00      	nop
 8009824:	20004888 	.word	0x20004888
 8009828:	20004890 	.word	0x20004890

0800982c <atoi>:
 800982c:	220a      	movs	r2, #10
 800982e:	2100      	movs	r1, #0
 8009830:	f000 ba28 	b.w	8009c84 <strtol>

08009834 <__errno>:
 8009834:	4b01      	ldr	r3, [pc, #4]	; (800983c <__errno+0x8>)
 8009836:	6818      	ldr	r0, [r3, #0]
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	200004a4 	.word	0x200004a4

08009840 <__libc_init_array>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	4d0d      	ldr	r5, [pc, #52]	; (8009878 <__libc_init_array+0x38>)
 8009844:	4c0d      	ldr	r4, [pc, #52]	; (800987c <__libc_init_array+0x3c>)
 8009846:	1b64      	subs	r4, r4, r5
 8009848:	10a4      	asrs	r4, r4, #2
 800984a:	2600      	movs	r6, #0
 800984c:	42a6      	cmp	r6, r4
 800984e:	d109      	bne.n	8009864 <__libc_init_array+0x24>
 8009850:	4d0b      	ldr	r5, [pc, #44]	; (8009880 <__libc_init_array+0x40>)
 8009852:	4c0c      	ldr	r4, [pc, #48]	; (8009884 <__libc_init_array+0x44>)
 8009854:	f001 fe18 	bl	800b488 <_init>
 8009858:	1b64      	subs	r4, r4, r5
 800985a:	10a4      	asrs	r4, r4, #2
 800985c:	2600      	movs	r6, #0
 800985e:	42a6      	cmp	r6, r4
 8009860:	d105      	bne.n	800986e <__libc_init_array+0x2e>
 8009862:	bd70      	pop	{r4, r5, r6, pc}
 8009864:	f855 3b04 	ldr.w	r3, [r5], #4
 8009868:	4798      	blx	r3
 800986a:	3601      	adds	r6, #1
 800986c:	e7ee      	b.n	800984c <__libc_init_array+0xc>
 800986e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009872:	4798      	blx	r3
 8009874:	3601      	adds	r6, #1
 8009876:	e7f2      	b.n	800985e <__libc_init_array+0x1e>
 8009878:	0800ba28 	.word	0x0800ba28
 800987c:	0800ba28 	.word	0x0800ba28
 8009880:	0800ba28 	.word	0x0800ba28
 8009884:	0800ba2c 	.word	0x0800ba2c

08009888 <memcpy>:
 8009888:	440a      	add	r2, r1
 800988a:	4291      	cmp	r1, r2
 800988c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009890:	d100      	bne.n	8009894 <memcpy+0xc>
 8009892:	4770      	bx	lr
 8009894:	b510      	push	{r4, lr}
 8009896:	f811 4b01 	ldrb.w	r4, [r1], #1
 800989a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800989e:	4291      	cmp	r1, r2
 80098a0:	d1f9      	bne.n	8009896 <memcpy+0xe>
 80098a2:	bd10      	pop	{r4, pc}

080098a4 <memset>:
 80098a4:	4402      	add	r2, r0
 80098a6:	4603      	mov	r3, r0
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d100      	bne.n	80098ae <memset+0xa>
 80098ac:	4770      	bx	lr
 80098ae:	f803 1b01 	strb.w	r1, [r3], #1
 80098b2:	e7f9      	b.n	80098a8 <memset+0x4>

080098b4 <iprintf>:
 80098b4:	b40f      	push	{r0, r1, r2, r3}
 80098b6:	4b0a      	ldr	r3, [pc, #40]	; (80098e0 <iprintf+0x2c>)
 80098b8:	b513      	push	{r0, r1, r4, lr}
 80098ba:	681c      	ldr	r4, [r3, #0]
 80098bc:	b124      	cbz	r4, 80098c8 <iprintf+0x14>
 80098be:	69a3      	ldr	r3, [r4, #24]
 80098c0:	b913      	cbnz	r3, 80098c8 <iprintf+0x14>
 80098c2:	4620      	mov	r0, r4
 80098c4:	f000 fc02 	bl	800a0cc <__sinit>
 80098c8:	ab05      	add	r3, sp, #20
 80098ca:	9a04      	ldr	r2, [sp, #16]
 80098cc:	68a1      	ldr	r1, [r4, #8]
 80098ce:	9301      	str	r3, [sp, #4]
 80098d0:	4620      	mov	r0, r4
 80098d2:	f001 f809 	bl	800a8e8 <_vfiprintf_r>
 80098d6:	b002      	add	sp, #8
 80098d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098dc:	b004      	add	sp, #16
 80098de:	4770      	bx	lr
 80098e0:	200004a4 	.word	0x200004a4

080098e4 <_puts_r>:
 80098e4:	b570      	push	{r4, r5, r6, lr}
 80098e6:	460e      	mov	r6, r1
 80098e8:	4605      	mov	r5, r0
 80098ea:	b118      	cbz	r0, 80098f4 <_puts_r+0x10>
 80098ec:	6983      	ldr	r3, [r0, #24]
 80098ee:	b90b      	cbnz	r3, 80098f4 <_puts_r+0x10>
 80098f0:	f000 fbec 	bl	800a0cc <__sinit>
 80098f4:	69ab      	ldr	r3, [r5, #24]
 80098f6:	68ac      	ldr	r4, [r5, #8]
 80098f8:	b913      	cbnz	r3, 8009900 <_puts_r+0x1c>
 80098fa:	4628      	mov	r0, r5
 80098fc:	f000 fbe6 	bl	800a0cc <__sinit>
 8009900:	4b2c      	ldr	r3, [pc, #176]	; (80099b4 <_puts_r+0xd0>)
 8009902:	429c      	cmp	r4, r3
 8009904:	d120      	bne.n	8009948 <_puts_r+0x64>
 8009906:	686c      	ldr	r4, [r5, #4]
 8009908:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800990a:	07db      	lsls	r3, r3, #31
 800990c:	d405      	bmi.n	800991a <_puts_r+0x36>
 800990e:	89a3      	ldrh	r3, [r4, #12]
 8009910:	0598      	lsls	r0, r3, #22
 8009912:	d402      	bmi.n	800991a <_puts_r+0x36>
 8009914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009916:	f000 fc89 	bl	800a22c <__retarget_lock_acquire_recursive>
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	0719      	lsls	r1, r3, #28
 800991e:	d51d      	bpl.n	800995c <_puts_r+0x78>
 8009920:	6923      	ldr	r3, [r4, #16]
 8009922:	b1db      	cbz	r3, 800995c <_puts_r+0x78>
 8009924:	3e01      	subs	r6, #1
 8009926:	68a3      	ldr	r3, [r4, #8]
 8009928:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800992c:	3b01      	subs	r3, #1
 800992e:	60a3      	str	r3, [r4, #8]
 8009930:	bb39      	cbnz	r1, 8009982 <_puts_r+0x9e>
 8009932:	2b00      	cmp	r3, #0
 8009934:	da38      	bge.n	80099a8 <_puts_r+0xc4>
 8009936:	4622      	mov	r2, r4
 8009938:	210a      	movs	r1, #10
 800993a:	4628      	mov	r0, r5
 800993c:	f000 f9ac 	bl	8009c98 <__swbuf_r>
 8009940:	3001      	adds	r0, #1
 8009942:	d011      	beq.n	8009968 <_puts_r+0x84>
 8009944:	250a      	movs	r5, #10
 8009946:	e011      	b.n	800996c <_puts_r+0x88>
 8009948:	4b1b      	ldr	r3, [pc, #108]	; (80099b8 <_puts_r+0xd4>)
 800994a:	429c      	cmp	r4, r3
 800994c:	d101      	bne.n	8009952 <_puts_r+0x6e>
 800994e:	68ac      	ldr	r4, [r5, #8]
 8009950:	e7da      	b.n	8009908 <_puts_r+0x24>
 8009952:	4b1a      	ldr	r3, [pc, #104]	; (80099bc <_puts_r+0xd8>)
 8009954:	429c      	cmp	r4, r3
 8009956:	bf08      	it	eq
 8009958:	68ec      	ldreq	r4, [r5, #12]
 800995a:	e7d5      	b.n	8009908 <_puts_r+0x24>
 800995c:	4621      	mov	r1, r4
 800995e:	4628      	mov	r0, r5
 8009960:	f000 f9fe 	bl	8009d60 <__swsetup_r>
 8009964:	2800      	cmp	r0, #0
 8009966:	d0dd      	beq.n	8009924 <_puts_r+0x40>
 8009968:	f04f 35ff 	mov.w	r5, #4294967295
 800996c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800996e:	07da      	lsls	r2, r3, #31
 8009970:	d405      	bmi.n	800997e <_puts_r+0x9a>
 8009972:	89a3      	ldrh	r3, [r4, #12]
 8009974:	059b      	lsls	r3, r3, #22
 8009976:	d402      	bmi.n	800997e <_puts_r+0x9a>
 8009978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800997a:	f000 fc58 	bl	800a22e <__retarget_lock_release_recursive>
 800997e:	4628      	mov	r0, r5
 8009980:	bd70      	pop	{r4, r5, r6, pc}
 8009982:	2b00      	cmp	r3, #0
 8009984:	da04      	bge.n	8009990 <_puts_r+0xac>
 8009986:	69a2      	ldr	r2, [r4, #24]
 8009988:	429a      	cmp	r2, r3
 800998a:	dc06      	bgt.n	800999a <_puts_r+0xb6>
 800998c:	290a      	cmp	r1, #10
 800998e:	d004      	beq.n	800999a <_puts_r+0xb6>
 8009990:	6823      	ldr	r3, [r4, #0]
 8009992:	1c5a      	adds	r2, r3, #1
 8009994:	6022      	str	r2, [r4, #0]
 8009996:	7019      	strb	r1, [r3, #0]
 8009998:	e7c5      	b.n	8009926 <_puts_r+0x42>
 800999a:	4622      	mov	r2, r4
 800999c:	4628      	mov	r0, r5
 800999e:	f000 f97b 	bl	8009c98 <__swbuf_r>
 80099a2:	3001      	adds	r0, #1
 80099a4:	d1bf      	bne.n	8009926 <_puts_r+0x42>
 80099a6:	e7df      	b.n	8009968 <_puts_r+0x84>
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	250a      	movs	r5, #10
 80099ac:	1c5a      	adds	r2, r3, #1
 80099ae:	6022      	str	r2, [r4, #0]
 80099b0:	701d      	strb	r5, [r3, #0]
 80099b2:	e7db      	b.n	800996c <_puts_r+0x88>
 80099b4:	0800b990 	.word	0x0800b990
 80099b8:	0800b9b0 	.word	0x0800b9b0
 80099bc:	0800b970 	.word	0x0800b970

080099c0 <puts>:
 80099c0:	4b02      	ldr	r3, [pc, #8]	; (80099cc <puts+0xc>)
 80099c2:	4601      	mov	r1, r0
 80099c4:	6818      	ldr	r0, [r3, #0]
 80099c6:	f7ff bf8d 	b.w	80098e4 <_puts_r>
 80099ca:	bf00      	nop
 80099cc:	200004a4 	.word	0x200004a4

080099d0 <siscanf>:
 80099d0:	b40e      	push	{r1, r2, r3}
 80099d2:	b510      	push	{r4, lr}
 80099d4:	b09f      	sub	sp, #124	; 0x7c
 80099d6:	ac21      	add	r4, sp, #132	; 0x84
 80099d8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80099dc:	f854 2b04 	ldr.w	r2, [r4], #4
 80099e0:	9201      	str	r2, [sp, #4]
 80099e2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80099e6:	9004      	str	r0, [sp, #16]
 80099e8:	9008      	str	r0, [sp, #32]
 80099ea:	f7f6 fbfb 	bl	80001e4 <strlen>
 80099ee:	4b0c      	ldr	r3, [pc, #48]	; (8009a20 <siscanf+0x50>)
 80099f0:	9005      	str	r0, [sp, #20]
 80099f2:	9009      	str	r0, [sp, #36]	; 0x24
 80099f4:	930d      	str	r3, [sp, #52]	; 0x34
 80099f6:	480b      	ldr	r0, [pc, #44]	; (8009a24 <siscanf+0x54>)
 80099f8:	9a01      	ldr	r2, [sp, #4]
 80099fa:	6800      	ldr	r0, [r0, #0]
 80099fc:	9403      	str	r4, [sp, #12]
 80099fe:	2300      	movs	r3, #0
 8009a00:	9311      	str	r3, [sp, #68]	; 0x44
 8009a02:	9316      	str	r3, [sp, #88]	; 0x58
 8009a04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a08:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009a0c:	a904      	add	r1, sp, #16
 8009a0e:	4623      	mov	r3, r4
 8009a10:	f000 fdc8 	bl	800a5a4 <__ssvfiscanf_r>
 8009a14:	b01f      	add	sp, #124	; 0x7c
 8009a16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a1a:	b003      	add	sp, #12
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	08009a4b 	.word	0x08009a4b
 8009a24:	200004a4 	.word	0x200004a4

08009a28 <__sread>:
 8009a28:	b510      	push	{r4, lr}
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a30:	f001 fb70 	bl	800b114 <_read_r>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	bfab      	itete	ge
 8009a38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a3a:	89a3      	ldrhlt	r3, [r4, #12]
 8009a3c:	181b      	addge	r3, r3, r0
 8009a3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a42:	bfac      	ite	ge
 8009a44:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a46:	81a3      	strhlt	r3, [r4, #12]
 8009a48:	bd10      	pop	{r4, pc}

08009a4a <__seofread>:
 8009a4a:	2000      	movs	r0, #0
 8009a4c:	4770      	bx	lr

08009a4e <__swrite>:
 8009a4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a52:	461f      	mov	r7, r3
 8009a54:	898b      	ldrh	r3, [r1, #12]
 8009a56:	05db      	lsls	r3, r3, #23
 8009a58:	4605      	mov	r5, r0
 8009a5a:	460c      	mov	r4, r1
 8009a5c:	4616      	mov	r6, r2
 8009a5e:	d505      	bpl.n	8009a6c <__swrite+0x1e>
 8009a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a64:	2302      	movs	r3, #2
 8009a66:	2200      	movs	r2, #0
 8009a68:	f000 fbe2 	bl	800a230 <_lseek_r>
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	4632      	mov	r2, r6
 8009a7a:	463b      	mov	r3, r7
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a82:	f000 b95b 	b.w	8009d3c <_write_r>

08009a86 <__sseek>:
 8009a86:	b510      	push	{r4, lr}
 8009a88:	460c      	mov	r4, r1
 8009a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a8e:	f000 fbcf 	bl	800a230 <_lseek_r>
 8009a92:	1c43      	adds	r3, r0, #1
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	bf15      	itete	ne
 8009a98:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009aa2:	81a3      	strheq	r3, [r4, #12]
 8009aa4:	bf18      	it	ne
 8009aa6:	81a3      	strhne	r3, [r4, #12]
 8009aa8:	bd10      	pop	{r4, pc}

08009aaa <__sclose>:
 8009aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aae:	f000 b9e3 	b.w	8009e78 <_close_r>

08009ab2 <strcpy>:
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ab8:	f803 2b01 	strb.w	r2, [r3], #1
 8009abc:	2a00      	cmp	r2, #0
 8009abe:	d1f9      	bne.n	8009ab4 <strcpy+0x2>
 8009ac0:	4770      	bx	lr
	...

08009ac4 <strtok>:
 8009ac4:	4b16      	ldr	r3, [pc, #88]	; (8009b20 <strtok+0x5c>)
 8009ac6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ac8:	681e      	ldr	r6, [r3, #0]
 8009aca:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8009acc:	4605      	mov	r5, r0
 8009ace:	b9fc      	cbnz	r4, 8009b10 <strtok+0x4c>
 8009ad0:	2050      	movs	r0, #80	; 0x50
 8009ad2:	9101      	str	r1, [sp, #4]
 8009ad4:	f000 fc24 	bl	800a320 <malloc>
 8009ad8:	9901      	ldr	r1, [sp, #4]
 8009ada:	65b0      	str	r0, [r6, #88]	; 0x58
 8009adc:	4602      	mov	r2, r0
 8009ade:	b920      	cbnz	r0, 8009aea <strtok+0x26>
 8009ae0:	4b10      	ldr	r3, [pc, #64]	; (8009b24 <strtok+0x60>)
 8009ae2:	4811      	ldr	r0, [pc, #68]	; (8009b28 <strtok+0x64>)
 8009ae4:	2157      	movs	r1, #87	; 0x57
 8009ae6:	f000 f9a9 	bl	8009e3c <__assert_func>
 8009aea:	e9c0 4400 	strd	r4, r4, [r0]
 8009aee:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009af2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009af6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009afa:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009afe:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009b02:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009b06:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009b0a:	6184      	str	r4, [r0, #24]
 8009b0c:	7704      	strb	r4, [r0, #28]
 8009b0e:	6244      	str	r4, [r0, #36]	; 0x24
 8009b10:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8009b12:	2301      	movs	r3, #1
 8009b14:	4628      	mov	r0, r5
 8009b16:	b002      	add	sp, #8
 8009b18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b1c:	f000 b806 	b.w	8009b2c <__strtok_r>
 8009b20:	200004a4 	.word	0x200004a4
 8009b24:	0800b7bc 	.word	0x0800b7bc
 8009b28:	0800b7d3 	.word	0x0800b7d3

08009b2c <__strtok_r>:
 8009b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b2e:	b908      	cbnz	r0, 8009b34 <__strtok_r+0x8>
 8009b30:	6810      	ldr	r0, [r2, #0]
 8009b32:	b188      	cbz	r0, 8009b58 <__strtok_r+0x2c>
 8009b34:	4604      	mov	r4, r0
 8009b36:	4620      	mov	r0, r4
 8009b38:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009b3c:	460f      	mov	r7, r1
 8009b3e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009b42:	b91e      	cbnz	r6, 8009b4c <__strtok_r+0x20>
 8009b44:	b965      	cbnz	r5, 8009b60 <__strtok_r+0x34>
 8009b46:	6015      	str	r5, [r2, #0]
 8009b48:	4628      	mov	r0, r5
 8009b4a:	e005      	b.n	8009b58 <__strtok_r+0x2c>
 8009b4c:	42b5      	cmp	r5, r6
 8009b4e:	d1f6      	bne.n	8009b3e <__strtok_r+0x12>
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1f0      	bne.n	8009b36 <__strtok_r+0xa>
 8009b54:	6014      	str	r4, [r2, #0]
 8009b56:	7003      	strb	r3, [r0, #0]
 8009b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b5a:	461c      	mov	r4, r3
 8009b5c:	e00c      	b.n	8009b78 <__strtok_r+0x4c>
 8009b5e:	b915      	cbnz	r5, 8009b66 <__strtok_r+0x3a>
 8009b60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b64:	460e      	mov	r6, r1
 8009b66:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009b6a:	42ab      	cmp	r3, r5
 8009b6c:	d1f7      	bne.n	8009b5e <__strtok_r+0x32>
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d0f3      	beq.n	8009b5a <__strtok_r+0x2e>
 8009b72:	2300      	movs	r3, #0
 8009b74:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009b78:	6014      	str	r4, [r2, #0]
 8009b7a:	e7ed      	b.n	8009b58 <__strtok_r+0x2c>

08009b7c <_strtol_l.constprop.0>:
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b82:	d001      	beq.n	8009b88 <_strtol_l.constprop.0+0xc>
 8009b84:	2b24      	cmp	r3, #36	; 0x24
 8009b86:	d906      	bls.n	8009b96 <_strtol_l.constprop.0+0x1a>
 8009b88:	f7ff fe54 	bl	8009834 <__errno>
 8009b8c:	2316      	movs	r3, #22
 8009b8e:	6003      	str	r3, [r0, #0]
 8009b90:	2000      	movs	r0, #0
 8009b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b96:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009c7c <_strtol_l.constprop.0+0x100>
 8009b9a:	460d      	mov	r5, r1
 8009b9c:	462e      	mov	r6, r5
 8009b9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ba2:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009ba6:	f017 0708 	ands.w	r7, r7, #8
 8009baa:	d1f7      	bne.n	8009b9c <_strtol_l.constprop.0+0x20>
 8009bac:	2c2d      	cmp	r4, #45	; 0x2d
 8009bae:	d132      	bne.n	8009c16 <_strtol_l.constprop.0+0x9a>
 8009bb0:	782c      	ldrb	r4, [r5, #0]
 8009bb2:	2701      	movs	r7, #1
 8009bb4:	1cb5      	adds	r5, r6, #2
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d05b      	beq.n	8009c72 <_strtol_l.constprop.0+0xf6>
 8009bba:	2b10      	cmp	r3, #16
 8009bbc:	d109      	bne.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009bbe:	2c30      	cmp	r4, #48	; 0x30
 8009bc0:	d107      	bne.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009bc2:	782c      	ldrb	r4, [r5, #0]
 8009bc4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009bc8:	2c58      	cmp	r4, #88	; 0x58
 8009bca:	d14d      	bne.n	8009c68 <_strtol_l.constprop.0+0xec>
 8009bcc:	786c      	ldrb	r4, [r5, #1]
 8009bce:	2310      	movs	r3, #16
 8009bd0:	3502      	adds	r5, #2
 8009bd2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009bd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8009bda:	f04f 0c00 	mov.w	ip, #0
 8009bde:	fbb8 f9f3 	udiv	r9, r8, r3
 8009be2:	4666      	mov	r6, ip
 8009be4:	fb03 8a19 	mls	sl, r3, r9, r8
 8009be8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009bec:	f1be 0f09 	cmp.w	lr, #9
 8009bf0:	d816      	bhi.n	8009c20 <_strtol_l.constprop.0+0xa4>
 8009bf2:	4674      	mov	r4, lr
 8009bf4:	42a3      	cmp	r3, r4
 8009bf6:	dd24      	ble.n	8009c42 <_strtol_l.constprop.0+0xc6>
 8009bf8:	f1bc 0f00 	cmp.w	ip, #0
 8009bfc:	db1e      	blt.n	8009c3c <_strtol_l.constprop.0+0xc0>
 8009bfe:	45b1      	cmp	r9, r6
 8009c00:	d31c      	bcc.n	8009c3c <_strtol_l.constprop.0+0xc0>
 8009c02:	d101      	bne.n	8009c08 <_strtol_l.constprop.0+0x8c>
 8009c04:	45a2      	cmp	sl, r4
 8009c06:	db19      	blt.n	8009c3c <_strtol_l.constprop.0+0xc0>
 8009c08:	fb06 4603 	mla	r6, r6, r3, r4
 8009c0c:	f04f 0c01 	mov.w	ip, #1
 8009c10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c14:	e7e8      	b.n	8009be8 <_strtol_l.constprop.0+0x6c>
 8009c16:	2c2b      	cmp	r4, #43	; 0x2b
 8009c18:	bf04      	itt	eq
 8009c1a:	782c      	ldrbeq	r4, [r5, #0]
 8009c1c:	1cb5      	addeq	r5, r6, #2
 8009c1e:	e7ca      	b.n	8009bb6 <_strtol_l.constprop.0+0x3a>
 8009c20:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009c24:	f1be 0f19 	cmp.w	lr, #25
 8009c28:	d801      	bhi.n	8009c2e <_strtol_l.constprop.0+0xb2>
 8009c2a:	3c37      	subs	r4, #55	; 0x37
 8009c2c:	e7e2      	b.n	8009bf4 <_strtol_l.constprop.0+0x78>
 8009c2e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009c32:	f1be 0f19 	cmp.w	lr, #25
 8009c36:	d804      	bhi.n	8009c42 <_strtol_l.constprop.0+0xc6>
 8009c38:	3c57      	subs	r4, #87	; 0x57
 8009c3a:	e7db      	b.n	8009bf4 <_strtol_l.constprop.0+0x78>
 8009c3c:	f04f 3cff 	mov.w	ip, #4294967295
 8009c40:	e7e6      	b.n	8009c10 <_strtol_l.constprop.0+0x94>
 8009c42:	f1bc 0f00 	cmp.w	ip, #0
 8009c46:	da05      	bge.n	8009c54 <_strtol_l.constprop.0+0xd8>
 8009c48:	2322      	movs	r3, #34	; 0x22
 8009c4a:	6003      	str	r3, [r0, #0]
 8009c4c:	4646      	mov	r6, r8
 8009c4e:	b942      	cbnz	r2, 8009c62 <_strtol_l.constprop.0+0xe6>
 8009c50:	4630      	mov	r0, r6
 8009c52:	e79e      	b.n	8009b92 <_strtol_l.constprop.0+0x16>
 8009c54:	b107      	cbz	r7, 8009c58 <_strtol_l.constprop.0+0xdc>
 8009c56:	4276      	negs	r6, r6
 8009c58:	2a00      	cmp	r2, #0
 8009c5a:	d0f9      	beq.n	8009c50 <_strtol_l.constprop.0+0xd4>
 8009c5c:	f1bc 0f00 	cmp.w	ip, #0
 8009c60:	d000      	beq.n	8009c64 <_strtol_l.constprop.0+0xe8>
 8009c62:	1e69      	subs	r1, r5, #1
 8009c64:	6011      	str	r1, [r2, #0]
 8009c66:	e7f3      	b.n	8009c50 <_strtol_l.constprop.0+0xd4>
 8009c68:	2430      	movs	r4, #48	; 0x30
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1b1      	bne.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009c6e:	2308      	movs	r3, #8
 8009c70:	e7af      	b.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009c72:	2c30      	cmp	r4, #48	; 0x30
 8009c74:	d0a5      	beq.n	8009bc2 <_strtol_l.constprop.0+0x46>
 8009c76:	230a      	movs	r3, #10
 8009c78:	e7ab      	b.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009c7a:	bf00      	nop
 8009c7c:	0800b86d 	.word	0x0800b86d

08009c80 <_strtol_r>:
 8009c80:	f7ff bf7c 	b.w	8009b7c <_strtol_l.constprop.0>

08009c84 <strtol>:
 8009c84:	4613      	mov	r3, r2
 8009c86:	460a      	mov	r2, r1
 8009c88:	4601      	mov	r1, r0
 8009c8a:	4802      	ldr	r0, [pc, #8]	; (8009c94 <strtol+0x10>)
 8009c8c:	6800      	ldr	r0, [r0, #0]
 8009c8e:	f7ff bf75 	b.w	8009b7c <_strtol_l.constprop.0>
 8009c92:	bf00      	nop
 8009c94:	200004a4 	.word	0x200004a4

08009c98 <__swbuf_r>:
 8009c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9a:	460e      	mov	r6, r1
 8009c9c:	4614      	mov	r4, r2
 8009c9e:	4605      	mov	r5, r0
 8009ca0:	b118      	cbz	r0, 8009caa <__swbuf_r+0x12>
 8009ca2:	6983      	ldr	r3, [r0, #24]
 8009ca4:	b90b      	cbnz	r3, 8009caa <__swbuf_r+0x12>
 8009ca6:	f000 fa11 	bl	800a0cc <__sinit>
 8009caa:	4b21      	ldr	r3, [pc, #132]	; (8009d30 <__swbuf_r+0x98>)
 8009cac:	429c      	cmp	r4, r3
 8009cae:	d12b      	bne.n	8009d08 <__swbuf_r+0x70>
 8009cb0:	686c      	ldr	r4, [r5, #4]
 8009cb2:	69a3      	ldr	r3, [r4, #24]
 8009cb4:	60a3      	str	r3, [r4, #8]
 8009cb6:	89a3      	ldrh	r3, [r4, #12]
 8009cb8:	071a      	lsls	r2, r3, #28
 8009cba:	d52f      	bpl.n	8009d1c <__swbuf_r+0x84>
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	b36b      	cbz	r3, 8009d1c <__swbuf_r+0x84>
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	6820      	ldr	r0, [r4, #0]
 8009cc4:	1ac0      	subs	r0, r0, r3
 8009cc6:	6963      	ldr	r3, [r4, #20]
 8009cc8:	b2f6      	uxtb	r6, r6
 8009cca:	4283      	cmp	r3, r0
 8009ccc:	4637      	mov	r7, r6
 8009cce:	dc04      	bgt.n	8009cda <__swbuf_r+0x42>
 8009cd0:	4621      	mov	r1, r4
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	f000 f966 	bl	8009fa4 <_fflush_r>
 8009cd8:	bb30      	cbnz	r0, 8009d28 <__swbuf_r+0x90>
 8009cda:	68a3      	ldr	r3, [r4, #8]
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	60a3      	str	r3, [r4, #8]
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	1c5a      	adds	r2, r3, #1
 8009ce4:	6022      	str	r2, [r4, #0]
 8009ce6:	701e      	strb	r6, [r3, #0]
 8009ce8:	6963      	ldr	r3, [r4, #20]
 8009cea:	3001      	adds	r0, #1
 8009cec:	4283      	cmp	r3, r0
 8009cee:	d004      	beq.n	8009cfa <__swbuf_r+0x62>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	07db      	lsls	r3, r3, #31
 8009cf4:	d506      	bpl.n	8009d04 <__swbuf_r+0x6c>
 8009cf6:	2e0a      	cmp	r6, #10
 8009cf8:	d104      	bne.n	8009d04 <__swbuf_r+0x6c>
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	f000 f951 	bl	8009fa4 <_fflush_r>
 8009d02:	b988      	cbnz	r0, 8009d28 <__swbuf_r+0x90>
 8009d04:	4638      	mov	r0, r7
 8009d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d08:	4b0a      	ldr	r3, [pc, #40]	; (8009d34 <__swbuf_r+0x9c>)
 8009d0a:	429c      	cmp	r4, r3
 8009d0c:	d101      	bne.n	8009d12 <__swbuf_r+0x7a>
 8009d0e:	68ac      	ldr	r4, [r5, #8]
 8009d10:	e7cf      	b.n	8009cb2 <__swbuf_r+0x1a>
 8009d12:	4b09      	ldr	r3, [pc, #36]	; (8009d38 <__swbuf_r+0xa0>)
 8009d14:	429c      	cmp	r4, r3
 8009d16:	bf08      	it	eq
 8009d18:	68ec      	ldreq	r4, [r5, #12]
 8009d1a:	e7ca      	b.n	8009cb2 <__swbuf_r+0x1a>
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	4628      	mov	r0, r5
 8009d20:	f000 f81e 	bl	8009d60 <__swsetup_r>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	d0cb      	beq.n	8009cc0 <__swbuf_r+0x28>
 8009d28:	f04f 37ff 	mov.w	r7, #4294967295
 8009d2c:	e7ea      	b.n	8009d04 <__swbuf_r+0x6c>
 8009d2e:	bf00      	nop
 8009d30:	0800b990 	.word	0x0800b990
 8009d34:	0800b9b0 	.word	0x0800b9b0
 8009d38:	0800b970 	.word	0x0800b970

08009d3c <_write_r>:
 8009d3c:	b538      	push	{r3, r4, r5, lr}
 8009d3e:	4d07      	ldr	r5, [pc, #28]	; (8009d5c <_write_r+0x20>)
 8009d40:	4604      	mov	r4, r0
 8009d42:	4608      	mov	r0, r1
 8009d44:	4611      	mov	r1, r2
 8009d46:	2200      	movs	r2, #0
 8009d48:	602a      	str	r2, [r5, #0]
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	f7f7 f962 	bl	8001014 <_write>
 8009d50:	1c43      	adds	r3, r0, #1
 8009d52:	d102      	bne.n	8009d5a <_write_r+0x1e>
 8009d54:	682b      	ldr	r3, [r5, #0]
 8009d56:	b103      	cbz	r3, 8009d5a <_write_r+0x1e>
 8009d58:	6023      	str	r3, [r4, #0]
 8009d5a:	bd38      	pop	{r3, r4, r5, pc}
 8009d5c:	200048b4 	.word	0x200048b4

08009d60 <__swsetup_r>:
 8009d60:	4b32      	ldr	r3, [pc, #200]	; (8009e2c <__swsetup_r+0xcc>)
 8009d62:	b570      	push	{r4, r5, r6, lr}
 8009d64:	681d      	ldr	r5, [r3, #0]
 8009d66:	4606      	mov	r6, r0
 8009d68:	460c      	mov	r4, r1
 8009d6a:	b125      	cbz	r5, 8009d76 <__swsetup_r+0x16>
 8009d6c:	69ab      	ldr	r3, [r5, #24]
 8009d6e:	b913      	cbnz	r3, 8009d76 <__swsetup_r+0x16>
 8009d70:	4628      	mov	r0, r5
 8009d72:	f000 f9ab 	bl	800a0cc <__sinit>
 8009d76:	4b2e      	ldr	r3, [pc, #184]	; (8009e30 <__swsetup_r+0xd0>)
 8009d78:	429c      	cmp	r4, r3
 8009d7a:	d10f      	bne.n	8009d9c <__swsetup_r+0x3c>
 8009d7c:	686c      	ldr	r4, [r5, #4]
 8009d7e:	89a3      	ldrh	r3, [r4, #12]
 8009d80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d84:	0719      	lsls	r1, r3, #28
 8009d86:	d42c      	bmi.n	8009de2 <__swsetup_r+0x82>
 8009d88:	06dd      	lsls	r5, r3, #27
 8009d8a:	d411      	bmi.n	8009db0 <__swsetup_r+0x50>
 8009d8c:	2309      	movs	r3, #9
 8009d8e:	6033      	str	r3, [r6, #0]
 8009d90:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d94:	81a3      	strh	r3, [r4, #12]
 8009d96:	f04f 30ff 	mov.w	r0, #4294967295
 8009d9a:	e03e      	b.n	8009e1a <__swsetup_r+0xba>
 8009d9c:	4b25      	ldr	r3, [pc, #148]	; (8009e34 <__swsetup_r+0xd4>)
 8009d9e:	429c      	cmp	r4, r3
 8009da0:	d101      	bne.n	8009da6 <__swsetup_r+0x46>
 8009da2:	68ac      	ldr	r4, [r5, #8]
 8009da4:	e7eb      	b.n	8009d7e <__swsetup_r+0x1e>
 8009da6:	4b24      	ldr	r3, [pc, #144]	; (8009e38 <__swsetup_r+0xd8>)
 8009da8:	429c      	cmp	r4, r3
 8009daa:	bf08      	it	eq
 8009dac:	68ec      	ldreq	r4, [r5, #12]
 8009dae:	e7e6      	b.n	8009d7e <__swsetup_r+0x1e>
 8009db0:	0758      	lsls	r0, r3, #29
 8009db2:	d512      	bpl.n	8009dda <__swsetup_r+0x7a>
 8009db4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009db6:	b141      	cbz	r1, 8009dca <__swsetup_r+0x6a>
 8009db8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dbc:	4299      	cmp	r1, r3
 8009dbe:	d002      	beq.n	8009dc6 <__swsetup_r+0x66>
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f000 fab5 	bl	800a330 <_free_r>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	6363      	str	r3, [r4, #52]	; 0x34
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009dd0:	81a3      	strh	r3, [r4, #12]
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	6063      	str	r3, [r4, #4]
 8009dd6:	6923      	ldr	r3, [r4, #16]
 8009dd8:	6023      	str	r3, [r4, #0]
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	f043 0308 	orr.w	r3, r3, #8
 8009de0:	81a3      	strh	r3, [r4, #12]
 8009de2:	6923      	ldr	r3, [r4, #16]
 8009de4:	b94b      	cbnz	r3, 8009dfa <__swsetup_r+0x9a>
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009dec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009df0:	d003      	beq.n	8009dfa <__swsetup_r+0x9a>
 8009df2:	4621      	mov	r1, r4
 8009df4:	4630      	mov	r0, r6
 8009df6:	f000 fa53 	bl	800a2a0 <__smakebuf_r>
 8009dfa:	89a0      	ldrh	r0, [r4, #12]
 8009dfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e00:	f010 0301 	ands.w	r3, r0, #1
 8009e04:	d00a      	beq.n	8009e1c <__swsetup_r+0xbc>
 8009e06:	2300      	movs	r3, #0
 8009e08:	60a3      	str	r3, [r4, #8]
 8009e0a:	6963      	ldr	r3, [r4, #20]
 8009e0c:	425b      	negs	r3, r3
 8009e0e:	61a3      	str	r3, [r4, #24]
 8009e10:	6923      	ldr	r3, [r4, #16]
 8009e12:	b943      	cbnz	r3, 8009e26 <__swsetup_r+0xc6>
 8009e14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009e18:	d1ba      	bne.n	8009d90 <__swsetup_r+0x30>
 8009e1a:	bd70      	pop	{r4, r5, r6, pc}
 8009e1c:	0781      	lsls	r1, r0, #30
 8009e1e:	bf58      	it	pl
 8009e20:	6963      	ldrpl	r3, [r4, #20]
 8009e22:	60a3      	str	r3, [r4, #8]
 8009e24:	e7f4      	b.n	8009e10 <__swsetup_r+0xb0>
 8009e26:	2000      	movs	r0, #0
 8009e28:	e7f7      	b.n	8009e1a <__swsetup_r+0xba>
 8009e2a:	bf00      	nop
 8009e2c:	200004a4 	.word	0x200004a4
 8009e30:	0800b990 	.word	0x0800b990
 8009e34:	0800b9b0 	.word	0x0800b9b0
 8009e38:	0800b970 	.word	0x0800b970

08009e3c <__assert_func>:
 8009e3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e3e:	4614      	mov	r4, r2
 8009e40:	461a      	mov	r2, r3
 8009e42:	4b09      	ldr	r3, [pc, #36]	; (8009e68 <__assert_func+0x2c>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	4605      	mov	r5, r0
 8009e48:	68d8      	ldr	r0, [r3, #12]
 8009e4a:	b14c      	cbz	r4, 8009e60 <__assert_func+0x24>
 8009e4c:	4b07      	ldr	r3, [pc, #28]	; (8009e6c <__assert_func+0x30>)
 8009e4e:	9100      	str	r1, [sp, #0]
 8009e50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e54:	4906      	ldr	r1, [pc, #24]	; (8009e70 <__assert_func+0x34>)
 8009e56:	462b      	mov	r3, r5
 8009e58:	f000 f9b6 	bl	800a1c8 <fiprintf>
 8009e5c:	f001 fa62 	bl	800b324 <abort>
 8009e60:	4b04      	ldr	r3, [pc, #16]	; (8009e74 <__assert_func+0x38>)
 8009e62:	461c      	mov	r4, r3
 8009e64:	e7f3      	b.n	8009e4e <__assert_func+0x12>
 8009e66:	bf00      	nop
 8009e68:	200004a4 	.word	0x200004a4
 8009e6c:	0800b830 	.word	0x0800b830
 8009e70:	0800b83d 	.word	0x0800b83d
 8009e74:	0800b86b 	.word	0x0800b86b

08009e78 <_close_r>:
 8009e78:	b538      	push	{r3, r4, r5, lr}
 8009e7a:	4d06      	ldr	r5, [pc, #24]	; (8009e94 <_close_r+0x1c>)
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4608      	mov	r0, r1
 8009e82:	602b      	str	r3, [r5, #0]
 8009e84:	f7f7 fc98 	bl	80017b8 <_close>
 8009e88:	1c43      	adds	r3, r0, #1
 8009e8a:	d102      	bne.n	8009e92 <_close_r+0x1a>
 8009e8c:	682b      	ldr	r3, [r5, #0]
 8009e8e:	b103      	cbz	r3, 8009e92 <_close_r+0x1a>
 8009e90:	6023      	str	r3, [r4, #0]
 8009e92:	bd38      	pop	{r3, r4, r5, pc}
 8009e94:	200048b4 	.word	0x200048b4

08009e98 <__sflush_r>:
 8009e98:	898a      	ldrh	r2, [r1, #12]
 8009e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e9e:	4605      	mov	r5, r0
 8009ea0:	0710      	lsls	r0, r2, #28
 8009ea2:	460c      	mov	r4, r1
 8009ea4:	d458      	bmi.n	8009f58 <__sflush_r+0xc0>
 8009ea6:	684b      	ldr	r3, [r1, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	dc05      	bgt.n	8009eb8 <__sflush_r+0x20>
 8009eac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	dc02      	bgt.n	8009eb8 <__sflush_r+0x20>
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009eba:	2e00      	cmp	r6, #0
 8009ebc:	d0f9      	beq.n	8009eb2 <__sflush_r+0x1a>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ec4:	682f      	ldr	r7, [r5, #0]
 8009ec6:	602b      	str	r3, [r5, #0]
 8009ec8:	d032      	beq.n	8009f30 <__sflush_r+0x98>
 8009eca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ecc:	89a3      	ldrh	r3, [r4, #12]
 8009ece:	075a      	lsls	r2, r3, #29
 8009ed0:	d505      	bpl.n	8009ede <__sflush_r+0x46>
 8009ed2:	6863      	ldr	r3, [r4, #4]
 8009ed4:	1ac0      	subs	r0, r0, r3
 8009ed6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ed8:	b10b      	cbz	r3, 8009ede <__sflush_r+0x46>
 8009eda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009edc:	1ac0      	subs	r0, r0, r3
 8009ede:	2300      	movs	r3, #0
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ee4:	6a21      	ldr	r1, [r4, #32]
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	47b0      	blx	r6
 8009eea:	1c43      	adds	r3, r0, #1
 8009eec:	89a3      	ldrh	r3, [r4, #12]
 8009eee:	d106      	bne.n	8009efe <__sflush_r+0x66>
 8009ef0:	6829      	ldr	r1, [r5, #0]
 8009ef2:	291d      	cmp	r1, #29
 8009ef4:	d82c      	bhi.n	8009f50 <__sflush_r+0xb8>
 8009ef6:	4a2a      	ldr	r2, [pc, #168]	; (8009fa0 <__sflush_r+0x108>)
 8009ef8:	40ca      	lsrs	r2, r1
 8009efa:	07d6      	lsls	r6, r2, #31
 8009efc:	d528      	bpl.n	8009f50 <__sflush_r+0xb8>
 8009efe:	2200      	movs	r2, #0
 8009f00:	6062      	str	r2, [r4, #4]
 8009f02:	04d9      	lsls	r1, r3, #19
 8009f04:	6922      	ldr	r2, [r4, #16]
 8009f06:	6022      	str	r2, [r4, #0]
 8009f08:	d504      	bpl.n	8009f14 <__sflush_r+0x7c>
 8009f0a:	1c42      	adds	r2, r0, #1
 8009f0c:	d101      	bne.n	8009f12 <__sflush_r+0x7a>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	b903      	cbnz	r3, 8009f14 <__sflush_r+0x7c>
 8009f12:	6560      	str	r0, [r4, #84]	; 0x54
 8009f14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f16:	602f      	str	r7, [r5, #0]
 8009f18:	2900      	cmp	r1, #0
 8009f1a:	d0ca      	beq.n	8009eb2 <__sflush_r+0x1a>
 8009f1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f20:	4299      	cmp	r1, r3
 8009f22:	d002      	beq.n	8009f2a <__sflush_r+0x92>
 8009f24:	4628      	mov	r0, r5
 8009f26:	f000 fa03 	bl	800a330 <_free_r>
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	6360      	str	r0, [r4, #52]	; 0x34
 8009f2e:	e7c1      	b.n	8009eb4 <__sflush_r+0x1c>
 8009f30:	6a21      	ldr	r1, [r4, #32]
 8009f32:	2301      	movs	r3, #1
 8009f34:	4628      	mov	r0, r5
 8009f36:	47b0      	blx	r6
 8009f38:	1c41      	adds	r1, r0, #1
 8009f3a:	d1c7      	bne.n	8009ecc <__sflush_r+0x34>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0c4      	beq.n	8009ecc <__sflush_r+0x34>
 8009f42:	2b1d      	cmp	r3, #29
 8009f44:	d001      	beq.n	8009f4a <__sflush_r+0xb2>
 8009f46:	2b16      	cmp	r3, #22
 8009f48:	d101      	bne.n	8009f4e <__sflush_r+0xb6>
 8009f4a:	602f      	str	r7, [r5, #0]
 8009f4c:	e7b1      	b.n	8009eb2 <__sflush_r+0x1a>
 8009f4e:	89a3      	ldrh	r3, [r4, #12]
 8009f50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f54:	81a3      	strh	r3, [r4, #12]
 8009f56:	e7ad      	b.n	8009eb4 <__sflush_r+0x1c>
 8009f58:	690f      	ldr	r7, [r1, #16]
 8009f5a:	2f00      	cmp	r7, #0
 8009f5c:	d0a9      	beq.n	8009eb2 <__sflush_r+0x1a>
 8009f5e:	0793      	lsls	r3, r2, #30
 8009f60:	680e      	ldr	r6, [r1, #0]
 8009f62:	bf08      	it	eq
 8009f64:	694b      	ldreq	r3, [r1, #20]
 8009f66:	600f      	str	r7, [r1, #0]
 8009f68:	bf18      	it	ne
 8009f6a:	2300      	movne	r3, #0
 8009f6c:	eba6 0807 	sub.w	r8, r6, r7
 8009f70:	608b      	str	r3, [r1, #8]
 8009f72:	f1b8 0f00 	cmp.w	r8, #0
 8009f76:	dd9c      	ble.n	8009eb2 <__sflush_r+0x1a>
 8009f78:	6a21      	ldr	r1, [r4, #32]
 8009f7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f7c:	4643      	mov	r3, r8
 8009f7e:	463a      	mov	r2, r7
 8009f80:	4628      	mov	r0, r5
 8009f82:	47b0      	blx	r6
 8009f84:	2800      	cmp	r0, #0
 8009f86:	dc06      	bgt.n	8009f96 <__sflush_r+0xfe>
 8009f88:	89a3      	ldrh	r3, [r4, #12]
 8009f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f8e:	81a3      	strh	r3, [r4, #12]
 8009f90:	f04f 30ff 	mov.w	r0, #4294967295
 8009f94:	e78e      	b.n	8009eb4 <__sflush_r+0x1c>
 8009f96:	4407      	add	r7, r0
 8009f98:	eba8 0800 	sub.w	r8, r8, r0
 8009f9c:	e7e9      	b.n	8009f72 <__sflush_r+0xda>
 8009f9e:	bf00      	nop
 8009fa0:	20400001 	.word	0x20400001

08009fa4 <_fflush_r>:
 8009fa4:	b538      	push	{r3, r4, r5, lr}
 8009fa6:	690b      	ldr	r3, [r1, #16]
 8009fa8:	4605      	mov	r5, r0
 8009faa:	460c      	mov	r4, r1
 8009fac:	b913      	cbnz	r3, 8009fb4 <_fflush_r+0x10>
 8009fae:	2500      	movs	r5, #0
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	bd38      	pop	{r3, r4, r5, pc}
 8009fb4:	b118      	cbz	r0, 8009fbe <_fflush_r+0x1a>
 8009fb6:	6983      	ldr	r3, [r0, #24]
 8009fb8:	b90b      	cbnz	r3, 8009fbe <_fflush_r+0x1a>
 8009fba:	f000 f887 	bl	800a0cc <__sinit>
 8009fbe:	4b14      	ldr	r3, [pc, #80]	; (800a010 <_fflush_r+0x6c>)
 8009fc0:	429c      	cmp	r4, r3
 8009fc2:	d11b      	bne.n	8009ffc <_fflush_r+0x58>
 8009fc4:	686c      	ldr	r4, [r5, #4]
 8009fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d0ef      	beq.n	8009fae <_fflush_r+0xa>
 8009fce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fd0:	07d0      	lsls	r0, r2, #31
 8009fd2:	d404      	bmi.n	8009fde <_fflush_r+0x3a>
 8009fd4:	0599      	lsls	r1, r3, #22
 8009fd6:	d402      	bmi.n	8009fde <_fflush_r+0x3a>
 8009fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fda:	f000 f927 	bl	800a22c <__retarget_lock_acquire_recursive>
 8009fde:	4628      	mov	r0, r5
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	f7ff ff59 	bl	8009e98 <__sflush_r>
 8009fe6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fe8:	07da      	lsls	r2, r3, #31
 8009fea:	4605      	mov	r5, r0
 8009fec:	d4e0      	bmi.n	8009fb0 <_fflush_r+0xc>
 8009fee:	89a3      	ldrh	r3, [r4, #12]
 8009ff0:	059b      	lsls	r3, r3, #22
 8009ff2:	d4dd      	bmi.n	8009fb0 <_fflush_r+0xc>
 8009ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ff6:	f000 f91a 	bl	800a22e <__retarget_lock_release_recursive>
 8009ffa:	e7d9      	b.n	8009fb0 <_fflush_r+0xc>
 8009ffc:	4b05      	ldr	r3, [pc, #20]	; (800a014 <_fflush_r+0x70>)
 8009ffe:	429c      	cmp	r4, r3
 800a000:	d101      	bne.n	800a006 <_fflush_r+0x62>
 800a002:	68ac      	ldr	r4, [r5, #8]
 800a004:	e7df      	b.n	8009fc6 <_fflush_r+0x22>
 800a006:	4b04      	ldr	r3, [pc, #16]	; (800a018 <_fflush_r+0x74>)
 800a008:	429c      	cmp	r4, r3
 800a00a:	bf08      	it	eq
 800a00c:	68ec      	ldreq	r4, [r5, #12]
 800a00e:	e7da      	b.n	8009fc6 <_fflush_r+0x22>
 800a010:	0800b990 	.word	0x0800b990
 800a014:	0800b9b0 	.word	0x0800b9b0
 800a018:	0800b970 	.word	0x0800b970

0800a01c <std>:
 800a01c:	2300      	movs	r3, #0
 800a01e:	b510      	push	{r4, lr}
 800a020:	4604      	mov	r4, r0
 800a022:	e9c0 3300 	strd	r3, r3, [r0]
 800a026:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a02a:	6083      	str	r3, [r0, #8]
 800a02c:	8181      	strh	r1, [r0, #12]
 800a02e:	6643      	str	r3, [r0, #100]	; 0x64
 800a030:	81c2      	strh	r2, [r0, #14]
 800a032:	6183      	str	r3, [r0, #24]
 800a034:	4619      	mov	r1, r3
 800a036:	2208      	movs	r2, #8
 800a038:	305c      	adds	r0, #92	; 0x5c
 800a03a:	f7ff fc33 	bl	80098a4 <memset>
 800a03e:	4b05      	ldr	r3, [pc, #20]	; (800a054 <std+0x38>)
 800a040:	6263      	str	r3, [r4, #36]	; 0x24
 800a042:	4b05      	ldr	r3, [pc, #20]	; (800a058 <std+0x3c>)
 800a044:	62a3      	str	r3, [r4, #40]	; 0x28
 800a046:	4b05      	ldr	r3, [pc, #20]	; (800a05c <std+0x40>)
 800a048:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a04a:	4b05      	ldr	r3, [pc, #20]	; (800a060 <std+0x44>)
 800a04c:	6224      	str	r4, [r4, #32]
 800a04e:	6323      	str	r3, [r4, #48]	; 0x30
 800a050:	bd10      	pop	{r4, pc}
 800a052:	bf00      	nop
 800a054:	08009a29 	.word	0x08009a29
 800a058:	08009a4f 	.word	0x08009a4f
 800a05c:	08009a87 	.word	0x08009a87
 800a060:	08009aab 	.word	0x08009aab

0800a064 <_cleanup_r>:
 800a064:	4901      	ldr	r1, [pc, #4]	; (800a06c <_cleanup_r+0x8>)
 800a066:	f000 b8c1 	b.w	800a1ec <_fwalk_reent>
 800a06a:	bf00      	nop
 800a06c:	08009fa5 	.word	0x08009fa5

0800a070 <__sfmoreglue>:
 800a070:	b570      	push	{r4, r5, r6, lr}
 800a072:	2268      	movs	r2, #104	; 0x68
 800a074:	1e4d      	subs	r5, r1, #1
 800a076:	4355      	muls	r5, r2
 800a078:	460e      	mov	r6, r1
 800a07a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a07e:	f000 f9c3 	bl	800a408 <_malloc_r>
 800a082:	4604      	mov	r4, r0
 800a084:	b140      	cbz	r0, 800a098 <__sfmoreglue+0x28>
 800a086:	2100      	movs	r1, #0
 800a088:	e9c0 1600 	strd	r1, r6, [r0]
 800a08c:	300c      	adds	r0, #12
 800a08e:	60a0      	str	r0, [r4, #8]
 800a090:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a094:	f7ff fc06 	bl	80098a4 <memset>
 800a098:	4620      	mov	r0, r4
 800a09a:	bd70      	pop	{r4, r5, r6, pc}

0800a09c <__sfp_lock_acquire>:
 800a09c:	4801      	ldr	r0, [pc, #4]	; (800a0a4 <__sfp_lock_acquire+0x8>)
 800a09e:	f000 b8c5 	b.w	800a22c <__retarget_lock_acquire_recursive>
 800a0a2:	bf00      	nop
 800a0a4:	200048a9 	.word	0x200048a9

0800a0a8 <__sfp_lock_release>:
 800a0a8:	4801      	ldr	r0, [pc, #4]	; (800a0b0 <__sfp_lock_release+0x8>)
 800a0aa:	f000 b8c0 	b.w	800a22e <__retarget_lock_release_recursive>
 800a0ae:	bf00      	nop
 800a0b0:	200048a9 	.word	0x200048a9

0800a0b4 <__sinit_lock_acquire>:
 800a0b4:	4801      	ldr	r0, [pc, #4]	; (800a0bc <__sinit_lock_acquire+0x8>)
 800a0b6:	f000 b8b9 	b.w	800a22c <__retarget_lock_acquire_recursive>
 800a0ba:	bf00      	nop
 800a0bc:	200048aa 	.word	0x200048aa

0800a0c0 <__sinit_lock_release>:
 800a0c0:	4801      	ldr	r0, [pc, #4]	; (800a0c8 <__sinit_lock_release+0x8>)
 800a0c2:	f000 b8b4 	b.w	800a22e <__retarget_lock_release_recursive>
 800a0c6:	bf00      	nop
 800a0c8:	200048aa 	.word	0x200048aa

0800a0cc <__sinit>:
 800a0cc:	b510      	push	{r4, lr}
 800a0ce:	4604      	mov	r4, r0
 800a0d0:	f7ff fff0 	bl	800a0b4 <__sinit_lock_acquire>
 800a0d4:	69a3      	ldr	r3, [r4, #24]
 800a0d6:	b11b      	cbz	r3, 800a0e0 <__sinit+0x14>
 800a0d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0dc:	f7ff bff0 	b.w	800a0c0 <__sinit_lock_release>
 800a0e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a0e4:	6523      	str	r3, [r4, #80]	; 0x50
 800a0e6:	4b13      	ldr	r3, [pc, #76]	; (800a134 <__sinit+0x68>)
 800a0e8:	4a13      	ldr	r2, [pc, #76]	; (800a138 <__sinit+0x6c>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	62a2      	str	r2, [r4, #40]	; 0x28
 800a0ee:	42a3      	cmp	r3, r4
 800a0f0:	bf04      	itt	eq
 800a0f2:	2301      	moveq	r3, #1
 800a0f4:	61a3      	streq	r3, [r4, #24]
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	f000 f820 	bl	800a13c <__sfp>
 800a0fc:	6060      	str	r0, [r4, #4]
 800a0fe:	4620      	mov	r0, r4
 800a100:	f000 f81c 	bl	800a13c <__sfp>
 800a104:	60a0      	str	r0, [r4, #8]
 800a106:	4620      	mov	r0, r4
 800a108:	f000 f818 	bl	800a13c <__sfp>
 800a10c:	2200      	movs	r2, #0
 800a10e:	60e0      	str	r0, [r4, #12]
 800a110:	2104      	movs	r1, #4
 800a112:	6860      	ldr	r0, [r4, #4]
 800a114:	f7ff ff82 	bl	800a01c <std>
 800a118:	68a0      	ldr	r0, [r4, #8]
 800a11a:	2201      	movs	r2, #1
 800a11c:	2109      	movs	r1, #9
 800a11e:	f7ff ff7d 	bl	800a01c <std>
 800a122:	68e0      	ldr	r0, [r4, #12]
 800a124:	2202      	movs	r2, #2
 800a126:	2112      	movs	r1, #18
 800a128:	f7ff ff78 	bl	800a01c <std>
 800a12c:	2301      	movs	r3, #1
 800a12e:	61a3      	str	r3, [r4, #24]
 800a130:	e7d2      	b.n	800a0d8 <__sinit+0xc>
 800a132:	bf00      	nop
 800a134:	0800b7b8 	.word	0x0800b7b8
 800a138:	0800a065 	.word	0x0800a065

0800a13c <__sfp>:
 800a13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a13e:	4607      	mov	r7, r0
 800a140:	f7ff ffac 	bl	800a09c <__sfp_lock_acquire>
 800a144:	4b1e      	ldr	r3, [pc, #120]	; (800a1c0 <__sfp+0x84>)
 800a146:	681e      	ldr	r6, [r3, #0]
 800a148:	69b3      	ldr	r3, [r6, #24]
 800a14a:	b913      	cbnz	r3, 800a152 <__sfp+0x16>
 800a14c:	4630      	mov	r0, r6
 800a14e:	f7ff ffbd 	bl	800a0cc <__sinit>
 800a152:	3648      	adds	r6, #72	; 0x48
 800a154:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a158:	3b01      	subs	r3, #1
 800a15a:	d503      	bpl.n	800a164 <__sfp+0x28>
 800a15c:	6833      	ldr	r3, [r6, #0]
 800a15e:	b30b      	cbz	r3, 800a1a4 <__sfp+0x68>
 800a160:	6836      	ldr	r6, [r6, #0]
 800a162:	e7f7      	b.n	800a154 <__sfp+0x18>
 800a164:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a168:	b9d5      	cbnz	r5, 800a1a0 <__sfp+0x64>
 800a16a:	4b16      	ldr	r3, [pc, #88]	; (800a1c4 <__sfp+0x88>)
 800a16c:	60e3      	str	r3, [r4, #12]
 800a16e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a172:	6665      	str	r5, [r4, #100]	; 0x64
 800a174:	f000 f859 	bl	800a22a <__retarget_lock_init_recursive>
 800a178:	f7ff ff96 	bl	800a0a8 <__sfp_lock_release>
 800a17c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a180:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a184:	6025      	str	r5, [r4, #0]
 800a186:	61a5      	str	r5, [r4, #24]
 800a188:	2208      	movs	r2, #8
 800a18a:	4629      	mov	r1, r5
 800a18c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a190:	f7ff fb88 	bl	80098a4 <memset>
 800a194:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a198:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a19c:	4620      	mov	r0, r4
 800a19e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1a0:	3468      	adds	r4, #104	; 0x68
 800a1a2:	e7d9      	b.n	800a158 <__sfp+0x1c>
 800a1a4:	2104      	movs	r1, #4
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	f7ff ff62 	bl	800a070 <__sfmoreglue>
 800a1ac:	4604      	mov	r4, r0
 800a1ae:	6030      	str	r0, [r6, #0]
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	d1d5      	bne.n	800a160 <__sfp+0x24>
 800a1b4:	f7ff ff78 	bl	800a0a8 <__sfp_lock_release>
 800a1b8:	230c      	movs	r3, #12
 800a1ba:	603b      	str	r3, [r7, #0]
 800a1bc:	e7ee      	b.n	800a19c <__sfp+0x60>
 800a1be:	bf00      	nop
 800a1c0:	0800b7b8 	.word	0x0800b7b8
 800a1c4:	ffff0001 	.word	0xffff0001

0800a1c8 <fiprintf>:
 800a1c8:	b40e      	push	{r1, r2, r3}
 800a1ca:	b503      	push	{r0, r1, lr}
 800a1cc:	4601      	mov	r1, r0
 800a1ce:	ab03      	add	r3, sp, #12
 800a1d0:	4805      	ldr	r0, [pc, #20]	; (800a1e8 <fiprintf+0x20>)
 800a1d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1d6:	6800      	ldr	r0, [r0, #0]
 800a1d8:	9301      	str	r3, [sp, #4]
 800a1da:	f000 fb85 	bl	800a8e8 <_vfiprintf_r>
 800a1de:	b002      	add	sp, #8
 800a1e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1e4:	b003      	add	sp, #12
 800a1e6:	4770      	bx	lr
 800a1e8:	200004a4 	.word	0x200004a4

0800a1ec <_fwalk_reent>:
 800a1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1f0:	4606      	mov	r6, r0
 800a1f2:	4688      	mov	r8, r1
 800a1f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a1f8:	2700      	movs	r7, #0
 800a1fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1fe:	f1b9 0901 	subs.w	r9, r9, #1
 800a202:	d505      	bpl.n	800a210 <_fwalk_reent+0x24>
 800a204:	6824      	ldr	r4, [r4, #0]
 800a206:	2c00      	cmp	r4, #0
 800a208:	d1f7      	bne.n	800a1fa <_fwalk_reent+0xe>
 800a20a:	4638      	mov	r0, r7
 800a20c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a210:	89ab      	ldrh	r3, [r5, #12]
 800a212:	2b01      	cmp	r3, #1
 800a214:	d907      	bls.n	800a226 <_fwalk_reent+0x3a>
 800a216:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a21a:	3301      	adds	r3, #1
 800a21c:	d003      	beq.n	800a226 <_fwalk_reent+0x3a>
 800a21e:	4629      	mov	r1, r5
 800a220:	4630      	mov	r0, r6
 800a222:	47c0      	blx	r8
 800a224:	4307      	orrs	r7, r0
 800a226:	3568      	adds	r5, #104	; 0x68
 800a228:	e7e9      	b.n	800a1fe <_fwalk_reent+0x12>

0800a22a <__retarget_lock_init_recursive>:
 800a22a:	4770      	bx	lr

0800a22c <__retarget_lock_acquire_recursive>:
 800a22c:	4770      	bx	lr

0800a22e <__retarget_lock_release_recursive>:
 800a22e:	4770      	bx	lr

0800a230 <_lseek_r>:
 800a230:	b538      	push	{r3, r4, r5, lr}
 800a232:	4d07      	ldr	r5, [pc, #28]	; (800a250 <_lseek_r+0x20>)
 800a234:	4604      	mov	r4, r0
 800a236:	4608      	mov	r0, r1
 800a238:	4611      	mov	r1, r2
 800a23a:	2200      	movs	r2, #0
 800a23c:	602a      	str	r2, [r5, #0]
 800a23e:	461a      	mov	r2, r3
 800a240:	f7f7 fae1 	bl	8001806 <_lseek>
 800a244:	1c43      	adds	r3, r0, #1
 800a246:	d102      	bne.n	800a24e <_lseek_r+0x1e>
 800a248:	682b      	ldr	r3, [r5, #0]
 800a24a:	b103      	cbz	r3, 800a24e <_lseek_r+0x1e>
 800a24c:	6023      	str	r3, [r4, #0]
 800a24e:	bd38      	pop	{r3, r4, r5, pc}
 800a250:	200048b4 	.word	0x200048b4

0800a254 <__swhatbuf_r>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	460e      	mov	r6, r1
 800a258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a25c:	2900      	cmp	r1, #0
 800a25e:	b096      	sub	sp, #88	; 0x58
 800a260:	4614      	mov	r4, r2
 800a262:	461d      	mov	r5, r3
 800a264:	da08      	bge.n	800a278 <__swhatbuf_r+0x24>
 800a266:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a26a:	2200      	movs	r2, #0
 800a26c:	602a      	str	r2, [r5, #0]
 800a26e:	061a      	lsls	r2, r3, #24
 800a270:	d410      	bmi.n	800a294 <__swhatbuf_r+0x40>
 800a272:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a276:	e00e      	b.n	800a296 <__swhatbuf_r+0x42>
 800a278:	466a      	mov	r2, sp
 800a27a:	f001 f85b 	bl	800b334 <_fstat_r>
 800a27e:	2800      	cmp	r0, #0
 800a280:	dbf1      	blt.n	800a266 <__swhatbuf_r+0x12>
 800a282:	9a01      	ldr	r2, [sp, #4]
 800a284:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a288:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a28c:	425a      	negs	r2, r3
 800a28e:	415a      	adcs	r2, r3
 800a290:	602a      	str	r2, [r5, #0]
 800a292:	e7ee      	b.n	800a272 <__swhatbuf_r+0x1e>
 800a294:	2340      	movs	r3, #64	; 0x40
 800a296:	2000      	movs	r0, #0
 800a298:	6023      	str	r3, [r4, #0]
 800a29a:	b016      	add	sp, #88	; 0x58
 800a29c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a2a0 <__smakebuf_r>:
 800a2a0:	898b      	ldrh	r3, [r1, #12]
 800a2a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2a4:	079d      	lsls	r5, r3, #30
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	460c      	mov	r4, r1
 800a2aa:	d507      	bpl.n	800a2bc <__smakebuf_r+0x1c>
 800a2ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	6123      	str	r3, [r4, #16]
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	6163      	str	r3, [r4, #20]
 800a2b8:	b002      	add	sp, #8
 800a2ba:	bd70      	pop	{r4, r5, r6, pc}
 800a2bc:	ab01      	add	r3, sp, #4
 800a2be:	466a      	mov	r2, sp
 800a2c0:	f7ff ffc8 	bl	800a254 <__swhatbuf_r>
 800a2c4:	9900      	ldr	r1, [sp, #0]
 800a2c6:	4605      	mov	r5, r0
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	f000 f89d 	bl	800a408 <_malloc_r>
 800a2ce:	b948      	cbnz	r0, 800a2e4 <__smakebuf_r+0x44>
 800a2d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2d4:	059a      	lsls	r2, r3, #22
 800a2d6:	d4ef      	bmi.n	800a2b8 <__smakebuf_r+0x18>
 800a2d8:	f023 0303 	bic.w	r3, r3, #3
 800a2dc:	f043 0302 	orr.w	r3, r3, #2
 800a2e0:	81a3      	strh	r3, [r4, #12]
 800a2e2:	e7e3      	b.n	800a2ac <__smakebuf_r+0xc>
 800a2e4:	4b0d      	ldr	r3, [pc, #52]	; (800a31c <__smakebuf_r+0x7c>)
 800a2e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a2e8:	89a3      	ldrh	r3, [r4, #12]
 800a2ea:	6020      	str	r0, [r4, #0]
 800a2ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2f0:	81a3      	strh	r3, [r4, #12]
 800a2f2:	9b00      	ldr	r3, [sp, #0]
 800a2f4:	6163      	str	r3, [r4, #20]
 800a2f6:	9b01      	ldr	r3, [sp, #4]
 800a2f8:	6120      	str	r0, [r4, #16]
 800a2fa:	b15b      	cbz	r3, 800a314 <__smakebuf_r+0x74>
 800a2fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a300:	4630      	mov	r0, r6
 800a302:	f001 f829 	bl	800b358 <_isatty_r>
 800a306:	b128      	cbz	r0, 800a314 <__smakebuf_r+0x74>
 800a308:	89a3      	ldrh	r3, [r4, #12]
 800a30a:	f023 0303 	bic.w	r3, r3, #3
 800a30e:	f043 0301 	orr.w	r3, r3, #1
 800a312:	81a3      	strh	r3, [r4, #12]
 800a314:	89a0      	ldrh	r0, [r4, #12]
 800a316:	4305      	orrs	r5, r0
 800a318:	81a5      	strh	r5, [r4, #12]
 800a31a:	e7cd      	b.n	800a2b8 <__smakebuf_r+0x18>
 800a31c:	0800a065 	.word	0x0800a065

0800a320 <malloc>:
 800a320:	4b02      	ldr	r3, [pc, #8]	; (800a32c <malloc+0xc>)
 800a322:	4601      	mov	r1, r0
 800a324:	6818      	ldr	r0, [r3, #0]
 800a326:	f000 b86f 	b.w	800a408 <_malloc_r>
 800a32a:	bf00      	nop
 800a32c:	200004a4 	.word	0x200004a4

0800a330 <_free_r>:
 800a330:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a332:	2900      	cmp	r1, #0
 800a334:	d044      	beq.n	800a3c0 <_free_r+0x90>
 800a336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a33a:	9001      	str	r0, [sp, #4]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f1a1 0404 	sub.w	r4, r1, #4
 800a342:	bfb8      	it	lt
 800a344:	18e4      	addlt	r4, r4, r3
 800a346:	f001 f817 	bl	800b378 <__malloc_lock>
 800a34a:	4a1e      	ldr	r2, [pc, #120]	; (800a3c4 <_free_r+0x94>)
 800a34c:	9801      	ldr	r0, [sp, #4]
 800a34e:	6813      	ldr	r3, [r2, #0]
 800a350:	b933      	cbnz	r3, 800a360 <_free_r+0x30>
 800a352:	6063      	str	r3, [r4, #4]
 800a354:	6014      	str	r4, [r2, #0]
 800a356:	b003      	add	sp, #12
 800a358:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a35c:	f001 b812 	b.w	800b384 <__malloc_unlock>
 800a360:	42a3      	cmp	r3, r4
 800a362:	d908      	bls.n	800a376 <_free_r+0x46>
 800a364:	6825      	ldr	r5, [r4, #0]
 800a366:	1961      	adds	r1, r4, r5
 800a368:	428b      	cmp	r3, r1
 800a36a:	bf01      	itttt	eq
 800a36c:	6819      	ldreq	r1, [r3, #0]
 800a36e:	685b      	ldreq	r3, [r3, #4]
 800a370:	1949      	addeq	r1, r1, r5
 800a372:	6021      	streq	r1, [r4, #0]
 800a374:	e7ed      	b.n	800a352 <_free_r+0x22>
 800a376:	461a      	mov	r2, r3
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	b10b      	cbz	r3, 800a380 <_free_r+0x50>
 800a37c:	42a3      	cmp	r3, r4
 800a37e:	d9fa      	bls.n	800a376 <_free_r+0x46>
 800a380:	6811      	ldr	r1, [r2, #0]
 800a382:	1855      	adds	r5, r2, r1
 800a384:	42a5      	cmp	r5, r4
 800a386:	d10b      	bne.n	800a3a0 <_free_r+0x70>
 800a388:	6824      	ldr	r4, [r4, #0]
 800a38a:	4421      	add	r1, r4
 800a38c:	1854      	adds	r4, r2, r1
 800a38e:	42a3      	cmp	r3, r4
 800a390:	6011      	str	r1, [r2, #0]
 800a392:	d1e0      	bne.n	800a356 <_free_r+0x26>
 800a394:	681c      	ldr	r4, [r3, #0]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	6053      	str	r3, [r2, #4]
 800a39a:	4421      	add	r1, r4
 800a39c:	6011      	str	r1, [r2, #0]
 800a39e:	e7da      	b.n	800a356 <_free_r+0x26>
 800a3a0:	d902      	bls.n	800a3a8 <_free_r+0x78>
 800a3a2:	230c      	movs	r3, #12
 800a3a4:	6003      	str	r3, [r0, #0]
 800a3a6:	e7d6      	b.n	800a356 <_free_r+0x26>
 800a3a8:	6825      	ldr	r5, [r4, #0]
 800a3aa:	1961      	adds	r1, r4, r5
 800a3ac:	428b      	cmp	r3, r1
 800a3ae:	bf04      	itt	eq
 800a3b0:	6819      	ldreq	r1, [r3, #0]
 800a3b2:	685b      	ldreq	r3, [r3, #4]
 800a3b4:	6063      	str	r3, [r4, #4]
 800a3b6:	bf04      	itt	eq
 800a3b8:	1949      	addeq	r1, r1, r5
 800a3ba:	6021      	streq	r1, [r4, #0]
 800a3bc:	6054      	str	r4, [r2, #4]
 800a3be:	e7ca      	b.n	800a356 <_free_r+0x26>
 800a3c0:	b003      	add	sp, #12
 800a3c2:	bd30      	pop	{r4, r5, pc}
 800a3c4:	200048ac 	.word	0x200048ac

0800a3c8 <sbrk_aligned>:
 800a3c8:	b570      	push	{r4, r5, r6, lr}
 800a3ca:	4e0e      	ldr	r6, [pc, #56]	; (800a404 <sbrk_aligned+0x3c>)
 800a3cc:	460c      	mov	r4, r1
 800a3ce:	6831      	ldr	r1, [r6, #0]
 800a3d0:	4605      	mov	r5, r0
 800a3d2:	b911      	cbnz	r1, 800a3da <sbrk_aligned+0x12>
 800a3d4:	f000 feb0 	bl	800b138 <_sbrk_r>
 800a3d8:	6030      	str	r0, [r6, #0]
 800a3da:	4621      	mov	r1, r4
 800a3dc:	4628      	mov	r0, r5
 800a3de:	f000 feab 	bl	800b138 <_sbrk_r>
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	d00a      	beq.n	800a3fc <sbrk_aligned+0x34>
 800a3e6:	1cc4      	adds	r4, r0, #3
 800a3e8:	f024 0403 	bic.w	r4, r4, #3
 800a3ec:	42a0      	cmp	r0, r4
 800a3ee:	d007      	beq.n	800a400 <sbrk_aligned+0x38>
 800a3f0:	1a21      	subs	r1, r4, r0
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	f000 fea0 	bl	800b138 <_sbrk_r>
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	d101      	bne.n	800a400 <sbrk_aligned+0x38>
 800a3fc:	f04f 34ff 	mov.w	r4, #4294967295
 800a400:	4620      	mov	r0, r4
 800a402:	bd70      	pop	{r4, r5, r6, pc}
 800a404:	200048b0 	.word	0x200048b0

0800a408 <_malloc_r>:
 800a408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a40c:	1ccd      	adds	r5, r1, #3
 800a40e:	f025 0503 	bic.w	r5, r5, #3
 800a412:	3508      	adds	r5, #8
 800a414:	2d0c      	cmp	r5, #12
 800a416:	bf38      	it	cc
 800a418:	250c      	movcc	r5, #12
 800a41a:	2d00      	cmp	r5, #0
 800a41c:	4607      	mov	r7, r0
 800a41e:	db01      	blt.n	800a424 <_malloc_r+0x1c>
 800a420:	42a9      	cmp	r1, r5
 800a422:	d905      	bls.n	800a430 <_malloc_r+0x28>
 800a424:	230c      	movs	r3, #12
 800a426:	603b      	str	r3, [r7, #0]
 800a428:	2600      	movs	r6, #0
 800a42a:	4630      	mov	r0, r6
 800a42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a430:	4e2e      	ldr	r6, [pc, #184]	; (800a4ec <_malloc_r+0xe4>)
 800a432:	f000 ffa1 	bl	800b378 <__malloc_lock>
 800a436:	6833      	ldr	r3, [r6, #0]
 800a438:	461c      	mov	r4, r3
 800a43a:	bb34      	cbnz	r4, 800a48a <_malloc_r+0x82>
 800a43c:	4629      	mov	r1, r5
 800a43e:	4638      	mov	r0, r7
 800a440:	f7ff ffc2 	bl	800a3c8 <sbrk_aligned>
 800a444:	1c43      	adds	r3, r0, #1
 800a446:	4604      	mov	r4, r0
 800a448:	d14d      	bne.n	800a4e6 <_malloc_r+0xde>
 800a44a:	6834      	ldr	r4, [r6, #0]
 800a44c:	4626      	mov	r6, r4
 800a44e:	2e00      	cmp	r6, #0
 800a450:	d140      	bne.n	800a4d4 <_malloc_r+0xcc>
 800a452:	6823      	ldr	r3, [r4, #0]
 800a454:	4631      	mov	r1, r6
 800a456:	4638      	mov	r0, r7
 800a458:	eb04 0803 	add.w	r8, r4, r3
 800a45c:	f000 fe6c 	bl	800b138 <_sbrk_r>
 800a460:	4580      	cmp	r8, r0
 800a462:	d13a      	bne.n	800a4da <_malloc_r+0xd2>
 800a464:	6821      	ldr	r1, [r4, #0]
 800a466:	3503      	adds	r5, #3
 800a468:	1a6d      	subs	r5, r5, r1
 800a46a:	f025 0503 	bic.w	r5, r5, #3
 800a46e:	3508      	adds	r5, #8
 800a470:	2d0c      	cmp	r5, #12
 800a472:	bf38      	it	cc
 800a474:	250c      	movcc	r5, #12
 800a476:	4629      	mov	r1, r5
 800a478:	4638      	mov	r0, r7
 800a47a:	f7ff ffa5 	bl	800a3c8 <sbrk_aligned>
 800a47e:	3001      	adds	r0, #1
 800a480:	d02b      	beq.n	800a4da <_malloc_r+0xd2>
 800a482:	6823      	ldr	r3, [r4, #0]
 800a484:	442b      	add	r3, r5
 800a486:	6023      	str	r3, [r4, #0]
 800a488:	e00e      	b.n	800a4a8 <_malloc_r+0xa0>
 800a48a:	6822      	ldr	r2, [r4, #0]
 800a48c:	1b52      	subs	r2, r2, r5
 800a48e:	d41e      	bmi.n	800a4ce <_malloc_r+0xc6>
 800a490:	2a0b      	cmp	r2, #11
 800a492:	d916      	bls.n	800a4c2 <_malloc_r+0xba>
 800a494:	1961      	adds	r1, r4, r5
 800a496:	42a3      	cmp	r3, r4
 800a498:	6025      	str	r5, [r4, #0]
 800a49a:	bf18      	it	ne
 800a49c:	6059      	strne	r1, [r3, #4]
 800a49e:	6863      	ldr	r3, [r4, #4]
 800a4a0:	bf08      	it	eq
 800a4a2:	6031      	streq	r1, [r6, #0]
 800a4a4:	5162      	str	r2, [r4, r5]
 800a4a6:	604b      	str	r3, [r1, #4]
 800a4a8:	4638      	mov	r0, r7
 800a4aa:	f104 060b 	add.w	r6, r4, #11
 800a4ae:	f000 ff69 	bl	800b384 <__malloc_unlock>
 800a4b2:	f026 0607 	bic.w	r6, r6, #7
 800a4b6:	1d23      	adds	r3, r4, #4
 800a4b8:	1af2      	subs	r2, r6, r3
 800a4ba:	d0b6      	beq.n	800a42a <_malloc_r+0x22>
 800a4bc:	1b9b      	subs	r3, r3, r6
 800a4be:	50a3      	str	r3, [r4, r2]
 800a4c0:	e7b3      	b.n	800a42a <_malloc_r+0x22>
 800a4c2:	6862      	ldr	r2, [r4, #4]
 800a4c4:	42a3      	cmp	r3, r4
 800a4c6:	bf0c      	ite	eq
 800a4c8:	6032      	streq	r2, [r6, #0]
 800a4ca:	605a      	strne	r2, [r3, #4]
 800a4cc:	e7ec      	b.n	800a4a8 <_malloc_r+0xa0>
 800a4ce:	4623      	mov	r3, r4
 800a4d0:	6864      	ldr	r4, [r4, #4]
 800a4d2:	e7b2      	b.n	800a43a <_malloc_r+0x32>
 800a4d4:	4634      	mov	r4, r6
 800a4d6:	6876      	ldr	r6, [r6, #4]
 800a4d8:	e7b9      	b.n	800a44e <_malloc_r+0x46>
 800a4da:	230c      	movs	r3, #12
 800a4dc:	603b      	str	r3, [r7, #0]
 800a4de:	4638      	mov	r0, r7
 800a4e0:	f000 ff50 	bl	800b384 <__malloc_unlock>
 800a4e4:	e7a1      	b.n	800a42a <_malloc_r+0x22>
 800a4e6:	6025      	str	r5, [r4, #0]
 800a4e8:	e7de      	b.n	800a4a8 <_malloc_r+0xa0>
 800a4ea:	bf00      	nop
 800a4ec:	200048ac 	.word	0x200048ac

0800a4f0 <_sungetc_r>:
 800a4f0:	b538      	push	{r3, r4, r5, lr}
 800a4f2:	1c4b      	adds	r3, r1, #1
 800a4f4:	4614      	mov	r4, r2
 800a4f6:	d103      	bne.n	800a500 <_sungetc_r+0x10>
 800a4f8:	f04f 35ff 	mov.w	r5, #4294967295
 800a4fc:	4628      	mov	r0, r5
 800a4fe:	bd38      	pop	{r3, r4, r5, pc}
 800a500:	8993      	ldrh	r3, [r2, #12]
 800a502:	f023 0320 	bic.w	r3, r3, #32
 800a506:	8193      	strh	r3, [r2, #12]
 800a508:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a50a:	6852      	ldr	r2, [r2, #4]
 800a50c:	b2cd      	uxtb	r5, r1
 800a50e:	b18b      	cbz	r3, 800a534 <_sungetc_r+0x44>
 800a510:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a512:	4293      	cmp	r3, r2
 800a514:	dd08      	ble.n	800a528 <_sungetc_r+0x38>
 800a516:	6823      	ldr	r3, [r4, #0]
 800a518:	1e5a      	subs	r2, r3, #1
 800a51a:	6022      	str	r2, [r4, #0]
 800a51c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a520:	6863      	ldr	r3, [r4, #4]
 800a522:	3301      	adds	r3, #1
 800a524:	6063      	str	r3, [r4, #4]
 800a526:	e7e9      	b.n	800a4fc <_sungetc_r+0xc>
 800a528:	4621      	mov	r1, r4
 800a52a:	f000 fec1 	bl	800b2b0 <__submore>
 800a52e:	2800      	cmp	r0, #0
 800a530:	d0f1      	beq.n	800a516 <_sungetc_r+0x26>
 800a532:	e7e1      	b.n	800a4f8 <_sungetc_r+0x8>
 800a534:	6921      	ldr	r1, [r4, #16]
 800a536:	6823      	ldr	r3, [r4, #0]
 800a538:	b151      	cbz	r1, 800a550 <_sungetc_r+0x60>
 800a53a:	4299      	cmp	r1, r3
 800a53c:	d208      	bcs.n	800a550 <_sungetc_r+0x60>
 800a53e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a542:	42a9      	cmp	r1, r5
 800a544:	d104      	bne.n	800a550 <_sungetc_r+0x60>
 800a546:	3b01      	subs	r3, #1
 800a548:	3201      	adds	r2, #1
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	6062      	str	r2, [r4, #4]
 800a54e:	e7d5      	b.n	800a4fc <_sungetc_r+0xc>
 800a550:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a554:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a558:	6363      	str	r3, [r4, #52]	; 0x34
 800a55a:	2303      	movs	r3, #3
 800a55c:	63a3      	str	r3, [r4, #56]	; 0x38
 800a55e:	4623      	mov	r3, r4
 800a560:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	2301      	movs	r3, #1
 800a568:	e7dc      	b.n	800a524 <_sungetc_r+0x34>

0800a56a <__ssrefill_r>:
 800a56a:	b510      	push	{r4, lr}
 800a56c:	460c      	mov	r4, r1
 800a56e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a570:	b169      	cbz	r1, 800a58e <__ssrefill_r+0x24>
 800a572:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a576:	4299      	cmp	r1, r3
 800a578:	d001      	beq.n	800a57e <__ssrefill_r+0x14>
 800a57a:	f7ff fed9 	bl	800a330 <_free_r>
 800a57e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a580:	6063      	str	r3, [r4, #4]
 800a582:	2000      	movs	r0, #0
 800a584:	6360      	str	r0, [r4, #52]	; 0x34
 800a586:	b113      	cbz	r3, 800a58e <__ssrefill_r+0x24>
 800a588:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a58a:	6023      	str	r3, [r4, #0]
 800a58c:	bd10      	pop	{r4, pc}
 800a58e:	6923      	ldr	r3, [r4, #16]
 800a590:	6023      	str	r3, [r4, #0]
 800a592:	2300      	movs	r3, #0
 800a594:	6063      	str	r3, [r4, #4]
 800a596:	89a3      	ldrh	r3, [r4, #12]
 800a598:	f043 0320 	orr.w	r3, r3, #32
 800a59c:	81a3      	strh	r3, [r4, #12]
 800a59e:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a2:	e7f3      	b.n	800a58c <__ssrefill_r+0x22>

0800a5a4 <__ssvfiscanf_r>:
 800a5a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a5ae:	2100      	movs	r1, #0
 800a5b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a5b4:	49a6      	ldr	r1, [pc, #664]	; (800a850 <__ssvfiscanf_r+0x2ac>)
 800a5b6:	91a0      	str	r1, [sp, #640]	; 0x280
 800a5b8:	f10d 0804 	add.w	r8, sp, #4
 800a5bc:	49a5      	ldr	r1, [pc, #660]	; (800a854 <__ssvfiscanf_r+0x2b0>)
 800a5be:	4fa6      	ldr	r7, [pc, #664]	; (800a858 <__ssvfiscanf_r+0x2b4>)
 800a5c0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a85c <__ssvfiscanf_r+0x2b8>
 800a5c4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a5c8:	4606      	mov	r6, r0
 800a5ca:	91a1      	str	r1, [sp, #644]	; 0x284
 800a5cc:	9300      	str	r3, [sp, #0]
 800a5ce:	7813      	ldrb	r3, [r2, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	f000 815a 	beq.w	800a88a <__ssvfiscanf_r+0x2e6>
 800a5d6:	5dd9      	ldrb	r1, [r3, r7]
 800a5d8:	f011 0108 	ands.w	r1, r1, #8
 800a5dc:	f102 0501 	add.w	r5, r2, #1
 800a5e0:	d019      	beq.n	800a616 <__ssvfiscanf_r+0x72>
 800a5e2:	6863      	ldr	r3, [r4, #4]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	dd0f      	ble.n	800a608 <__ssvfiscanf_r+0x64>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	781a      	ldrb	r2, [r3, #0]
 800a5ec:	5cba      	ldrb	r2, [r7, r2]
 800a5ee:	0712      	lsls	r2, r2, #28
 800a5f0:	d401      	bmi.n	800a5f6 <__ssvfiscanf_r+0x52>
 800a5f2:	462a      	mov	r2, r5
 800a5f4:	e7eb      	b.n	800a5ce <__ssvfiscanf_r+0x2a>
 800a5f6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a5f8:	3201      	adds	r2, #1
 800a5fa:	9245      	str	r2, [sp, #276]	; 0x114
 800a5fc:	6862      	ldr	r2, [r4, #4]
 800a5fe:	3301      	adds	r3, #1
 800a600:	3a01      	subs	r2, #1
 800a602:	6062      	str	r2, [r4, #4]
 800a604:	6023      	str	r3, [r4, #0]
 800a606:	e7ec      	b.n	800a5e2 <__ssvfiscanf_r+0x3e>
 800a608:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a60a:	4621      	mov	r1, r4
 800a60c:	4630      	mov	r0, r6
 800a60e:	4798      	blx	r3
 800a610:	2800      	cmp	r0, #0
 800a612:	d0e9      	beq.n	800a5e8 <__ssvfiscanf_r+0x44>
 800a614:	e7ed      	b.n	800a5f2 <__ssvfiscanf_r+0x4e>
 800a616:	2b25      	cmp	r3, #37	; 0x25
 800a618:	d012      	beq.n	800a640 <__ssvfiscanf_r+0x9c>
 800a61a:	469a      	mov	sl, r3
 800a61c:	6863      	ldr	r3, [r4, #4]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	f340 8091 	ble.w	800a746 <__ssvfiscanf_r+0x1a2>
 800a624:	6822      	ldr	r2, [r4, #0]
 800a626:	7813      	ldrb	r3, [r2, #0]
 800a628:	4553      	cmp	r3, sl
 800a62a:	f040 812e 	bne.w	800a88a <__ssvfiscanf_r+0x2e6>
 800a62e:	6863      	ldr	r3, [r4, #4]
 800a630:	3b01      	subs	r3, #1
 800a632:	6063      	str	r3, [r4, #4]
 800a634:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a636:	3201      	adds	r2, #1
 800a638:	3301      	adds	r3, #1
 800a63a:	6022      	str	r2, [r4, #0]
 800a63c:	9345      	str	r3, [sp, #276]	; 0x114
 800a63e:	e7d8      	b.n	800a5f2 <__ssvfiscanf_r+0x4e>
 800a640:	9141      	str	r1, [sp, #260]	; 0x104
 800a642:	9143      	str	r1, [sp, #268]	; 0x10c
 800a644:	7853      	ldrb	r3, [r2, #1]
 800a646:	2b2a      	cmp	r3, #42	; 0x2a
 800a648:	bf02      	ittt	eq
 800a64a:	2310      	moveq	r3, #16
 800a64c:	1c95      	addeq	r5, r2, #2
 800a64e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a650:	220a      	movs	r2, #10
 800a652:	46aa      	mov	sl, r5
 800a654:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a658:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a65c:	2b09      	cmp	r3, #9
 800a65e:	d91d      	bls.n	800a69c <__ssvfiscanf_r+0xf8>
 800a660:	487e      	ldr	r0, [pc, #504]	; (800a85c <__ssvfiscanf_r+0x2b8>)
 800a662:	2203      	movs	r2, #3
 800a664:	f7f5 fdcc 	bl	8000200 <memchr>
 800a668:	b140      	cbz	r0, 800a67c <__ssvfiscanf_r+0xd8>
 800a66a:	2301      	movs	r3, #1
 800a66c:	eba0 0009 	sub.w	r0, r0, r9
 800a670:	fa03 f000 	lsl.w	r0, r3, r0
 800a674:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a676:	4318      	orrs	r0, r3
 800a678:	9041      	str	r0, [sp, #260]	; 0x104
 800a67a:	4655      	mov	r5, sl
 800a67c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a680:	2b78      	cmp	r3, #120	; 0x78
 800a682:	d806      	bhi.n	800a692 <__ssvfiscanf_r+0xee>
 800a684:	2b57      	cmp	r3, #87	; 0x57
 800a686:	d810      	bhi.n	800a6aa <__ssvfiscanf_r+0x106>
 800a688:	2b25      	cmp	r3, #37	; 0x25
 800a68a:	d0c6      	beq.n	800a61a <__ssvfiscanf_r+0x76>
 800a68c:	d856      	bhi.n	800a73c <__ssvfiscanf_r+0x198>
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d064      	beq.n	800a75c <__ssvfiscanf_r+0x1b8>
 800a692:	2303      	movs	r3, #3
 800a694:	9347      	str	r3, [sp, #284]	; 0x11c
 800a696:	230a      	movs	r3, #10
 800a698:	9342      	str	r3, [sp, #264]	; 0x108
 800a69a:	e071      	b.n	800a780 <__ssvfiscanf_r+0x1dc>
 800a69c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a69e:	fb02 1103 	mla	r1, r2, r3, r1
 800a6a2:	3930      	subs	r1, #48	; 0x30
 800a6a4:	9143      	str	r1, [sp, #268]	; 0x10c
 800a6a6:	4655      	mov	r5, sl
 800a6a8:	e7d3      	b.n	800a652 <__ssvfiscanf_r+0xae>
 800a6aa:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a6ae:	2a20      	cmp	r2, #32
 800a6b0:	d8ef      	bhi.n	800a692 <__ssvfiscanf_r+0xee>
 800a6b2:	a101      	add	r1, pc, #4	; (adr r1, 800a6b8 <__ssvfiscanf_r+0x114>)
 800a6b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a6b8:	0800a76b 	.word	0x0800a76b
 800a6bc:	0800a693 	.word	0x0800a693
 800a6c0:	0800a693 	.word	0x0800a693
 800a6c4:	0800a7c9 	.word	0x0800a7c9
 800a6c8:	0800a693 	.word	0x0800a693
 800a6cc:	0800a693 	.word	0x0800a693
 800a6d0:	0800a693 	.word	0x0800a693
 800a6d4:	0800a693 	.word	0x0800a693
 800a6d8:	0800a693 	.word	0x0800a693
 800a6dc:	0800a693 	.word	0x0800a693
 800a6e0:	0800a693 	.word	0x0800a693
 800a6e4:	0800a7df 	.word	0x0800a7df
 800a6e8:	0800a7b5 	.word	0x0800a7b5
 800a6ec:	0800a743 	.word	0x0800a743
 800a6f0:	0800a743 	.word	0x0800a743
 800a6f4:	0800a743 	.word	0x0800a743
 800a6f8:	0800a693 	.word	0x0800a693
 800a6fc:	0800a7b9 	.word	0x0800a7b9
 800a700:	0800a693 	.word	0x0800a693
 800a704:	0800a693 	.word	0x0800a693
 800a708:	0800a693 	.word	0x0800a693
 800a70c:	0800a693 	.word	0x0800a693
 800a710:	0800a7ef 	.word	0x0800a7ef
 800a714:	0800a7c1 	.word	0x0800a7c1
 800a718:	0800a763 	.word	0x0800a763
 800a71c:	0800a693 	.word	0x0800a693
 800a720:	0800a693 	.word	0x0800a693
 800a724:	0800a7eb 	.word	0x0800a7eb
 800a728:	0800a693 	.word	0x0800a693
 800a72c:	0800a7b5 	.word	0x0800a7b5
 800a730:	0800a693 	.word	0x0800a693
 800a734:	0800a693 	.word	0x0800a693
 800a738:	0800a76b 	.word	0x0800a76b
 800a73c:	3b45      	subs	r3, #69	; 0x45
 800a73e:	2b02      	cmp	r3, #2
 800a740:	d8a7      	bhi.n	800a692 <__ssvfiscanf_r+0xee>
 800a742:	2305      	movs	r3, #5
 800a744:	e01b      	b.n	800a77e <__ssvfiscanf_r+0x1da>
 800a746:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a748:	4621      	mov	r1, r4
 800a74a:	4630      	mov	r0, r6
 800a74c:	4798      	blx	r3
 800a74e:	2800      	cmp	r0, #0
 800a750:	f43f af68 	beq.w	800a624 <__ssvfiscanf_r+0x80>
 800a754:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a756:	2800      	cmp	r0, #0
 800a758:	f040 808d 	bne.w	800a876 <__ssvfiscanf_r+0x2d2>
 800a75c:	f04f 30ff 	mov.w	r0, #4294967295
 800a760:	e08f      	b.n	800a882 <__ssvfiscanf_r+0x2de>
 800a762:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a764:	f042 0220 	orr.w	r2, r2, #32
 800a768:	9241      	str	r2, [sp, #260]	; 0x104
 800a76a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a76c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a770:	9241      	str	r2, [sp, #260]	; 0x104
 800a772:	2210      	movs	r2, #16
 800a774:	2b6f      	cmp	r3, #111	; 0x6f
 800a776:	9242      	str	r2, [sp, #264]	; 0x108
 800a778:	bf34      	ite	cc
 800a77a:	2303      	movcc	r3, #3
 800a77c:	2304      	movcs	r3, #4
 800a77e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a780:	6863      	ldr	r3, [r4, #4]
 800a782:	2b00      	cmp	r3, #0
 800a784:	dd42      	ble.n	800a80c <__ssvfiscanf_r+0x268>
 800a786:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a788:	0659      	lsls	r1, r3, #25
 800a78a:	d404      	bmi.n	800a796 <__ssvfiscanf_r+0x1f2>
 800a78c:	6823      	ldr	r3, [r4, #0]
 800a78e:	781a      	ldrb	r2, [r3, #0]
 800a790:	5cba      	ldrb	r2, [r7, r2]
 800a792:	0712      	lsls	r2, r2, #28
 800a794:	d441      	bmi.n	800a81a <__ssvfiscanf_r+0x276>
 800a796:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a798:	2b02      	cmp	r3, #2
 800a79a:	dc50      	bgt.n	800a83e <__ssvfiscanf_r+0x29a>
 800a79c:	466b      	mov	r3, sp
 800a79e:	4622      	mov	r2, r4
 800a7a0:	a941      	add	r1, sp, #260	; 0x104
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f000 fb64 	bl	800ae70 <_scanf_chars>
 800a7a8:	2801      	cmp	r0, #1
 800a7aa:	d06e      	beq.n	800a88a <__ssvfiscanf_r+0x2e6>
 800a7ac:	2802      	cmp	r0, #2
 800a7ae:	f47f af20 	bne.w	800a5f2 <__ssvfiscanf_r+0x4e>
 800a7b2:	e7cf      	b.n	800a754 <__ssvfiscanf_r+0x1b0>
 800a7b4:	220a      	movs	r2, #10
 800a7b6:	e7dd      	b.n	800a774 <__ssvfiscanf_r+0x1d0>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	9342      	str	r3, [sp, #264]	; 0x108
 800a7bc:	2303      	movs	r3, #3
 800a7be:	e7de      	b.n	800a77e <__ssvfiscanf_r+0x1da>
 800a7c0:	2308      	movs	r3, #8
 800a7c2:	9342      	str	r3, [sp, #264]	; 0x108
 800a7c4:	2304      	movs	r3, #4
 800a7c6:	e7da      	b.n	800a77e <__ssvfiscanf_r+0x1da>
 800a7c8:	4629      	mov	r1, r5
 800a7ca:	4640      	mov	r0, r8
 800a7cc:	f000 fcc4 	bl	800b158 <__sccl>
 800a7d0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a7d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7d6:	9341      	str	r3, [sp, #260]	; 0x104
 800a7d8:	4605      	mov	r5, r0
 800a7da:	2301      	movs	r3, #1
 800a7dc:	e7cf      	b.n	800a77e <__ssvfiscanf_r+0x1da>
 800a7de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a7e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7e4:	9341      	str	r3, [sp, #260]	; 0x104
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e7c9      	b.n	800a77e <__ssvfiscanf_r+0x1da>
 800a7ea:	2302      	movs	r3, #2
 800a7ec:	e7c7      	b.n	800a77e <__ssvfiscanf_r+0x1da>
 800a7ee:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a7f0:	06c3      	lsls	r3, r0, #27
 800a7f2:	f53f aefe 	bmi.w	800a5f2 <__ssvfiscanf_r+0x4e>
 800a7f6:	9b00      	ldr	r3, [sp, #0]
 800a7f8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a7fa:	1d19      	adds	r1, r3, #4
 800a7fc:	9100      	str	r1, [sp, #0]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f010 0f01 	tst.w	r0, #1
 800a804:	bf14      	ite	ne
 800a806:	801a      	strhne	r2, [r3, #0]
 800a808:	601a      	streq	r2, [r3, #0]
 800a80a:	e6f2      	b.n	800a5f2 <__ssvfiscanf_r+0x4e>
 800a80c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a80e:	4621      	mov	r1, r4
 800a810:	4630      	mov	r0, r6
 800a812:	4798      	blx	r3
 800a814:	2800      	cmp	r0, #0
 800a816:	d0b6      	beq.n	800a786 <__ssvfiscanf_r+0x1e2>
 800a818:	e79c      	b.n	800a754 <__ssvfiscanf_r+0x1b0>
 800a81a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a81c:	3201      	adds	r2, #1
 800a81e:	9245      	str	r2, [sp, #276]	; 0x114
 800a820:	6862      	ldr	r2, [r4, #4]
 800a822:	3a01      	subs	r2, #1
 800a824:	2a00      	cmp	r2, #0
 800a826:	6062      	str	r2, [r4, #4]
 800a828:	dd02      	ble.n	800a830 <__ssvfiscanf_r+0x28c>
 800a82a:	3301      	adds	r3, #1
 800a82c:	6023      	str	r3, [r4, #0]
 800a82e:	e7ad      	b.n	800a78c <__ssvfiscanf_r+0x1e8>
 800a830:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a832:	4621      	mov	r1, r4
 800a834:	4630      	mov	r0, r6
 800a836:	4798      	blx	r3
 800a838:	2800      	cmp	r0, #0
 800a83a:	d0a7      	beq.n	800a78c <__ssvfiscanf_r+0x1e8>
 800a83c:	e78a      	b.n	800a754 <__ssvfiscanf_r+0x1b0>
 800a83e:	2b04      	cmp	r3, #4
 800a840:	dc0e      	bgt.n	800a860 <__ssvfiscanf_r+0x2bc>
 800a842:	466b      	mov	r3, sp
 800a844:	4622      	mov	r2, r4
 800a846:	a941      	add	r1, sp, #260	; 0x104
 800a848:	4630      	mov	r0, r6
 800a84a:	f000 fb6b 	bl	800af24 <_scanf_i>
 800a84e:	e7ab      	b.n	800a7a8 <__ssvfiscanf_r+0x204>
 800a850:	0800a4f1 	.word	0x0800a4f1
 800a854:	0800a56b 	.word	0x0800a56b
 800a858:	0800b86d 	.word	0x0800b86d
 800a85c:	0800b9d0 	.word	0x0800b9d0
 800a860:	4b0b      	ldr	r3, [pc, #44]	; (800a890 <__ssvfiscanf_r+0x2ec>)
 800a862:	2b00      	cmp	r3, #0
 800a864:	f43f aec5 	beq.w	800a5f2 <__ssvfiscanf_r+0x4e>
 800a868:	466b      	mov	r3, sp
 800a86a:	4622      	mov	r2, r4
 800a86c:	a941      	add	r1, sp, #260	; 0x104
 800a86e:	4630      	mov	r0, r6
 800a870:	f3af 8000 	nop.w
 800a874:	e798      	b.n	800a7a8 <__ssvfiscanf_r+0x204>
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a87c:	bf18      	it	ne
 800a87e:	f04f 30ff 	movne.w	r0, #4294967295
 800a882:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a88a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a88c:	e7f9      	b.n	800a882 <__ssvfiscanf_r+0x2de>
 800a88e:	bf00      	nop
 800a890:	00000000 	.word	0x00000000

0800a894 <__sfputc_r>:
 800a894:	6893      	ldr	r3, [r2, #8]
 800a896:	3b01      	subs	r3, #1
 800a898:	2b00      	cmp	r3, #0
 800a89a:	b410      	push	{r4}
 800a89c:	6093      	str	r3, [r2, #8]
 800a89e:	da08      	bge.n	800a8b2 <__sfputc_r+0x1e>
 800a8a0:	6994      	ldr	r4, [r2, #24]
 800a8a2:	42a3      	cmp	r3, r4
 800a8a4:	db01      	blt.n	800a8aa <__sfputc_r+0x16>
 800a8a6:	290a      	cmp	r1, #10
 800a8a8:	d103      	bne.n	800a8b2 <__sfputc_r+0x1e>
 800a8aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8ae:	f7ff b9f3 	b.w	8009c98 <__swbuf_r>
 800a8b2:	6813      	ldr	r3, [r2, #0]
 800a8b4:	1c58      	adds	r0, r3, #1
 800a8b6:	6010      	str	r0, [r2, #0]
 800a8b8:	7019      	strb	r1, [r3, #0]
 800a8ba:	4608      	mov	r0, r1
 800a8bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8c0:	4770      	bx	lr

0800a8c2 <__sfputs_r>:
 800a8c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8c4:	4606      	mov	r6, r0
 800a8c6:	460f      	mov	r7, r1
 800a8c8:	4614      	mov	r4, r2
 800a8ca:	18d5      	adds	r5, r2, r3
 800a8cc:	42ac      	cmp	r4, r5
 800a8ce:	d101      	bne.n	800a8d4 <__sfputs_r+0x12>
 800a8d0:	2000      	movs	r0, #0
 800a8d2:	e007      	b.n	800a8e4 <__sfputs_r+0x22>
 800a8d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d8:	463a      	mov	r2, r7
 800a8da:	4630      	mov	r0, r6
 800a8dc:	f7ff ffda 	bl	800a894 <__sfputc_r>
 800a8e0:	1c43      	adds	r3, r0, #1
 800a8e2:	d1f3      	bne.n	800a8cc <__sfputs_r+0xa>
 800a8e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a8e8 <_vfiprintf_r>:
 800a8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ec:	460d      	mov	r5, r1
 800a8ee:	b09d      	sub	sp, #116	; 0x74
 800a8f0:	4614      	mov	r4, r2
 800a8f2:	4698      	mov	r8, r3
 800a8f4:	4606      	mov	r6, r0
 800a8f6:	b118      	cbz	r0, 800a900 <_vfiprintf_r+0x18>
 800a8f8:	6983      	ldr	r3, [r0, #24]
 800a8fa:	b90b      	cbnz	r3, 800a900 <_vfiprintf_r+0x18>
 800a8fc:	f7ff fbe6 	bl	800a0cc <__sinit>
 800a900:	4b89      	ldr	r3, [pc, #548]	; (800ab28 <_vfiprintf_r+0x240>)
 800a902:	429d      	cmp	r5, r3
 800a904:	d11b      	bne.n	800a93e <_vfiprintf_r+0x56>
 800a906:	6875      	ldr	r5, [r6, #4]
 800a908:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a90a:	07d9      	lsls	r1, r3, #31
 800a90c:	d405      	bmi.n	800a91a <_vfiprintf_r+0x32>
 800a90e:	89ab      	ldrh	r3, [r5, #12]
 800a910:	059a      	lsls	r2, r3, #22
 800a912:	d402      	bmi.n	800a91a <_vfiprintf_r+0x32>
 800a914:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a916:	f7ff fc89 	bl	800a22c <__retarget_lock_acquire_recursive>
 800a91a:	89ab      	ldrh	r3, [r5, #12]
 800a91c:	071b      	lsls	r3, r3, #28
 800a91e:	d501      	bpl.n	800a924 <_vfiprintf_r+0x3c>
 800a920:	692b      	ldr	r3, [r5, #16]
 800a922:	b9eb      	cbnz	r3, 800a960 <_vfiprintf_r+0x78>
 800a924:	4629      	mov	r1, r5
 800a926:	4630      	mov	r0, r6
 800a928:	f7ff fa1a 	bl	8009d60 <__swsetup_r>
 800a92c:	b1c0      	cbz	r0, 800a960 <_vfiprintf_r+0x78>
 800a92e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a930:	07dc      	lsls	r4, r3, #31
 800a932:	d50e      	bpl.n	800a952 <_vfiprintf_r+0x6a>
 800a934:	f04f 30ff 	mov.w	r0, #4294967295
 800a938:	b01d      	add	sp, #116	; 0x74
 800a93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a93e:	4b7b      	ldr	r3, [pc, #492]	; (800ab2c <_vfiprintf_r+0x244>)
 800a940:	429d      	cmp	r5, r3
 800a942:	d101      	bne.n	800a948 <_vfiprintf_r+0x60>
 800a944:	68b5      	ldr	r5, [r6, #8]
 800a946:	e7df      	b.n	800a908 <_vfiprintf_r+0x20>
 800a948:	4b79      	ldr	r3, [pc, #484]	; (800ab30 <_vfiprintf_r+0x248>)
 800a94a:	429d      	cmp	r5, r3
 800a94c:	bf08      	it	eq
 800a94e:	68f5      	ldreq	r5, [r6, #12]
 800a950:	e7da      	b.n	800a908 <_vfiprintf_r+0x20>
 800a952:	89ab      	ldrh	r3, [r5, #12]
 800a954:	0598      	lsls	r0, r3, #22
 800a956:	d4ed      	bmi.n	800a934 <_vfiprintf_r+0x4c>
 800a958:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a95a:	f7ff fc68 	bl	800a22e <__retarget_lock_release_recursive>
 800a95e:	e7e9      	b.n	800a934 <_vfiprintf_r+0x4c>
 800a960:	2300      	movs	r3, #0
 800a962:	9309      	str	r3, [sp, #36]	; 0x24
 800a964:	2320      	movs	r3, #32
 800a966:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a96a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a96e:	2330      	movs	r3, #48	; 0x30
 800a970:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab34 <_vfiprintf_r+0x24c>
 800a974:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a978:	f04f 0901 	mov.w	r9, #1
 800a97c:	4623      	mov	r3, r4
 800a97e:	469a      	mov	sl, r3
 800a980:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a984:	b10a      	cbz	r2, 800a98a <_vfiprintf_r+0xa2>
 800a986:	2a25      	cmp	r2, #37	; 0x25
 800a988:	d1f9      	bne.n	800a97e <_vfiprintf_r+0x96>
 800a98a:	ebba 0b04 	subs.w	fp, sl, r4
 800a98e:	d00b      	beq.n	800a9a8 <_vfiprintf_r+0xc0>
 800a990:	465b      	mov	r3, fp
 800a992:	4622      	mov	r2, r4
 800a994:	4629      	mov	r1, r5
 800a996:	4630      	mov	r0, r6
 800a998:	f7ff ff93 	bl	800a8c2 <__sfputs_r>
 800a99c:	3001      	adds	r0, #1
 800a99e:	f000 80aa 	beq.w	800aaf6 <_vfiprintf_r+0x20e>
 800a9a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9a4:	445a      	add	r2, fp
 800a9a6:	9209      	str	r2, [sp, #36]	; 0x24
 800a9a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f000 80a2 	beq.w	800aaf6 <_vfiprintf_r+0x20e>
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9bc:	f10a 0a01 	add.w	sl, sl, #1
 800a9c0:	9304      	str	r3, [sp, #16]
 800a9c2:	9307      	str	r3, [sp, #28]
 800a9c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9c8:	931a      	str	r3, [sp, #104]	; 0x68
 800a9ca:	4654      	mov	r4, sl
 800a9cc:	2205      	movs	r2, #5
 800a9ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9d2:	4858      	ldr	r0, [pc, #352]	; (800ab34 <_vfiprintf_r+0x24c>)
 800a9d4:	f7f5 fc14 	bl	8000200 <memchr>
 800a9d8:	9a04      	ldr	r2, [sp, #16]
 800a9da:	b9d8      	cbnz	r0, 800aa14 <_vfiprintf_r+0x12c>
 800a9dc:	06d1      	lsls	r1, r2, #27
 800a9de:	bf44      	itt	mi
 800a9e0:	2320      	movmi	r3, #32
 800a9e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9e6:	0713      	lsls	r3, r2, #28
 800a9e8:	bf44      	itt	mi
 800a9ea:	232b      	movmi	r3, #43	; 0x2b
 800a9ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9f4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9f6:	d015      	beq.n	800aa24 <_vfiprintf_r+0x13c>
 800a9f8:	9a07      	ldr	r2, [sp, #28]
 800a9fa:	4654      	mov	r4, sl
 800a9fc:	2000      	movs	r0, #0
 800a9fe:	f04f 0c0a 	mov.w	ip, #10
 800aa02:	4621      	mov	r1, r4
 800aa04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa08:	3b30      	subs	r3, #48	; 0x30
 800aa0a:	2b09      	cmp	r3, #9
 800aa0c:	d94e      	bls.n	800aaac <_vfiprintf_r+0x1c4>
 800aa0e:	b1b0      	cbz	r0, 800aa3e <_vfiprintf_r+0x156>
 800aa10:	9207      	str	r2, [sp, #28]
 800aa12:	e014      	b.n	800aa3e <_vfiprintf_r+0x156>
 800aa14:	eba0 0308 	sub.w	r3, r0, r8
 800aa18:	fa09 f303 	lsl.w	r3, r9, r3
 800aa1c:	4313      	orrs	r3, r2
 800aa1e:	9304      	str	r3, [sp, #16]
 800aa20:	46a2      	mov	sl, r4
 800aa22:	e7d2      	b.n	800a9ca <_vfiprintf_r+0xe2>
 800aa24:	9b03      	ldr	r3, [sp, #12]
 800aa26:	1d19      	adds	r1, r3, #4
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	9103      	str	r1, [sp, #12]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	bfbb      	ittet	lt
 800aa30:	425b      	neglt	r3, r3
 800aa32:	f042 0202 	orrlt.w	r2, r2, #2
 800aa36:	9307      	strge	r3, [sp, #28]
 800aa38:	9307      	strlt	r3, [sp, #28]
 800aa3a:	bfb8      	it	lt
 800aa3c:	9204      	strlt	r2, [sp, #16]
 800aa3e:	7823      	ldrb	r3, [r4, #0]
 800aa40:	2b2e      	cmp	r3, #46	; 0x2e
 800aa42:	d10c      	bne.n	800aa5e <_vfiprintf_r+0x176>
 800aa44:	7863      	ldrb	r3, [r4, #1]
 800aa46:	2b2a      	cmp	r3, #42	; 0x2a
 800aa48:	d135      	bne.n	800aab6 <_vfiprintf_r+0x1ce>
 800aa4a:	9b03      	ldr	r3, [sp, #12]
 800aa4c:	1d1a      	adds	r2, r3, #4
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	9203      	str	r2, [sp, #12]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	bfb8      	it	lt
 800aa56:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa5a:	3402      	adds	r4, #2
 800aa5c:	9305      	str	r3, [sp, #20]
 800aa5e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab44 <_vfiprintf_r+0x25c>
 800aa62:	7821      	ldrb	r1, [r4, #0]
 800aa64:	2203      	movs	r2, #3
 800aa66:	4650      	mov	r0, sl
 800aa68:	f7f5 fbca 	bl	8000200 <memchr>
 800aa6c:	b140      	cbz	r0, 800aa80 <_vfiprintf_r+0x198>
 800aa6e:	2340      	movs	r3, #64	; 0x40
 800aa70:	eba0 000a 	sub.w	r0, r0, sl
 800aa74:	fa03 f000 	lsl.w	r0, r3, r0
 800aa78:	9b04      	ldr	r3, [sp, #16]
 800aa7a:	4303      	orrs	r3, r0
 800aa7c:	3401      	adds	r4, #1
 800aa7e:	9304      	str	r3, [sp, #16]
 800aa80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa84:	482c      	ldr	r0, [pc, #176]	; (800ab38 <_vfiprintf_r+0x250>)
 800aa86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa8a:	2206      	movs	r2, #6
 800aa8c:	f7f5 fbb8 	bl	8000200 <memchr>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	d03f      	beq.n	800ab14 <_vfiprintf_r+0x22c>
 800aa94:	4b29      	ldr	r3, [pc, #164]	; (800ab3c <_vfiprintf_r+0x254>)
 800aa96:	bb1b      	cbnz	r3, 800aae0 <_vfiprintf_r+0x1f8>
 800aa98:	9b03      	ldr	r3, [sp, #12]
 800aa9a:	3307      	adds	r3, #7
 800aa9c:	f023 0307 	bic.w	r3, r3, #7
 800aaa0:	3308      	adds	r3, #8
 800aaa2:	9303      	str	r3, [sp, #12]
 800aaa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaa6:	443b      	add	r3, r7
 800aaa8:	9309      	str	r3, [sp, #36]	; 0x24
 800aaaa:	e767      	b.n	800a97c <_vfiprintf_r+0x94>
 800aaac:	fb0c 3202 	mla	r2, ip, r2, r3
 800aab0:	460c      	mov	r4, r1
 800aab2:	2001      	movs	r0, #1
 800aab4:	e7a5      	b.n	800aa02 <_vfiprintf_r+0x11a>
 800aab6:	2300      	movs	r3, #0
 800aab8:	3401      	adds	r4, #1
 800aaba:	9305      	str	r3, [sp, #20]
 800aabc:	4619      	mov	r1, r3
 800aabe:	f04f 0c0a 	mov.w	ip, #10
 800aac2:	4620      	mov	r0, r4
 800aac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aac8:	3a30      	subs	r2, #48	; 0x30
 800aaca:	2a09      	cmp	r2, #9
 800aacc:	d903      	bls.n	800aad6 <_vfiprintf_r+0x1ee>
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d0c5      	beq.n	800aa5e <_vfiprintf_r+0x176>
 800aad2:	9105      	str	r1, [sp, #20]
 800aad4:	e7c3      	b.n	800aa5e <_vfiprintf_r+0x176>
 800aad6:	fb0c 2101 	mla	r1, ip, r1, r2
 800aada:	4604      	mov	r4, r0
 800aadc:	2301      	movs	r3, #1
 800aade:	e7f0      	b.n	800aac2 <_vfiprintf_r+0x1da>
 800aae0:	ab03      	add	r3, sp, #12
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	462a      	mov	r2, r5
 800aae6:	4b16      	ldr	r3, [pc, #88]	; (800ab40 <_vfiprintf_r+0x258>)
 800aae8:	a904      	add	r1, sp, #16
 800aaea:	4630      	mov	r0, r6
 800aaec:	f3af 8000 	nop.w
 800aaf0:	4607      	mov	r7, r0
 800aaf2:	1c78      	adds	r0, r7, #1
 800aaf4:	d1d6      	bne.n	800aaa4 <_vfiprintf_r+0x1bc>
 800aaf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aaf8:	07d9      	lsls	r1, r3, #31
 800aafa:	d405      	bmi.n	800ab08 <_vfiprintf_r+0x220>
 800aafc:	89ab      	ldrh	r3, [r5, #12]
 800aafe:	059a      	lsls	r2, r3, #22
 800ab00:	d402      	bmi.n	800ab08 <_vfiprintf_r+0x220>
 800ab02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab04:	f7ff fb93 	bl	800a22e <__retarget_lock_release_recursive>
 800ab08:	89ab      	ldrh	r3, [r5, #12]
 800ab0a:	065b      	lsls	r3, r3, #25
 800ab0c:	f53f af12 	bmi.w	800a934 <_vfiprintf_r+0x4c>
 800ab10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab12:	e711      	b.n	800a938 <_vfiprintf_r+0x50>
 800ab14:	ab03      	add	r3, sp, #12
 800ab16:	9300      	str	r3, [sp, #0]
 800ab18:	462a      	mov	r2, r5
 800ab1a:	4b09      	ldr	r3, [pc, #36]	; (800ab40 <_vfiprintf_r+0x258>)
 800ab1c:	a904      	add	r1, sp, #16
 800ab1e:	4630      	mov	r0, r6
 800ab20:	f000 f880 	bl	800ac24 <_printf_i>
 800ab24:	e7e4      	b.n	800aaf0 <_vfiprintf_r+0x208>
 800ab26:	bf00      	nop
 800ab28:	0800b990 	.word	0x0800b990
 800ab2c:	0800b9b0 	.word	0x0800b9b0
 800ab30:	0800b970 	.word	0x0800b970
 800ab34:	0800b9d4 	.word	0x0800b9d4
 800ab38:	0800b9da 	.word	0x0800b9da
 800ab3c:	00000000 	.word	0x00000000
 800ab40:	0800a8c3 	.word	0x0800a8c3
 800ab44:	0800b9d0 	.word	0x0800b9d0

0800ab48 <_printf_common>:
 800ab48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab4c:	4616      	mov	r6, r2
 800ab4e:	4699      	mov	r9, r3
 800ab50:	688a      	ldr	r2, [r1, #8]
 800ab52:	690b      	ldr	r3, [r1, #16]
 800ab54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	bfb8      	it	lt
 800ab5c:	4613      	movlt	r3, r2
 800ab5e:	6033      	str	r3, [r6, #0]
 800ab60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab64:	4607      	mov	r7, r0
 800ab66:	460c      	mov	r4, r1
 800ab68:	b10a      	cbz	r2, 800ab6e <_printf_common+0x26>
 800ab6a:	3301      	adds	r3, #1
 800ab6c:	6033      	str	r3, [r6, #0]
 800ab6e:	6823      	ldr	r3, [r4, #0]
 800ab70:	0699      	lsls	r1, r3, #26
 800ab72:	bf42      	ittt	mi
 800ab74:	6833      	ldrmi	r3, [r6, #0]
 800ab76:	3302      	addmi	r3, #2
 800ab78:	6033      	strmi	r3, [r6, #0]
 800ab7a:	6825      	ldr	r5, [r4, #0]
 800ab7c:	f015 0506 	ands.w	r5, r5, #6
 800ab80:	d106      	bne.n	800ab90 <_printf_common+0x48>
 800ab82:	f104 0a19 	add.w	sl, r4, #25
 800ab86:	68e3      	ldr	r3, [r4, #12]
 800ab88:	6832      	ldr	r2, [r6, #0]
 800ab8a:	1a9b      	subs	r3, r3, r2
 800ab8c:	42ab      	cmp	r3, r5
 800ab8e:	dc26      	bgt.n	800abde <_printf_common+0x96>
 800ab90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab94:	1e13      	subs	r3, r2, #0
 800ab96:	6822      	ldr	r2, [r4, #0]
 800ab98:	bf18      	it	ne
 800ab9a:	2301      	movne	r3, #1
 800ab9c:	0692      	lsls	r2, r2, #26
 800ab9e:	d42b      	bmi.n	800abf8 <_printf_common+0xb0>
 800aba0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aba4:	4649      	mov	r1, r9
 800aba6:	4638      	mov	r0, r7
 800aba8:	47c0      	blx	r8
 800abaa:	3001      	adds	r0, #1
 800abac:	d01e      	beq.n	800abec <_printf_common+0xa4>
 800abae:	6823      	ldr	r3, [r4, #0]
 800abb0:	68e5      	ldr	r5, [r4, #12]
 800abb2:	6832      	ldr	r2, [r6, #0]
 800abb4:	f003 0306 	and.w	r3, r3, #6
 800abb8:	2b04      	cmp	r3, #4
 800abba:	bf08      	it	eq
 800abbc:	1aad      	subeq	r5, r5, r2
 800abbe:	68a3      	ldr	r3, [r4, #8]
 800abc0:	6922      	ldr	r2, [r4, #16]
 800abc2:	bf0c      	ite	eq
 800abc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abc8:	2500      	movne	r5, #0
 800abca:	4293      	cmp	r3, r2
 800abcc:	bfc4      	itt	gt
 800abce:	1a9b      	subgt	r3, r3, r2
 800abd0:	18ed      	addgt	r5, r5, r3
 800abd2:	2600      	movs	r6, #0
 800abd4:	341a      	adds	r4, #26
 800abd6:	42b5      	cmp	r5, r6
 800abd8:	d11a      	bne.n	800ac10 <_printf_common+0xc8>
 800abda:	2000      	movs	r0, #0
 800abdc:	e008      	b.n	800abf0 <_printf_common+0xa8>
 800abde:	2301      	movs	r3, #1
 800abe0:	4652      	mov	r2, sl
 800abe2:	4649      	mov	r1, r9
 800abe4:	4638      	mov	r0, r7
 800abe6:	47c0      	blx	r8
 800abe8:	3001      	adds	r0, #1
 800abea:	d103      	bne.n	800abf4 <_printf_common+0xac>
 800abec:	f04f 30ff 	mov.w	r0, #4294967295
 800abf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf4:	3501      	adds	r5, #1
 800abf6:	e7c6      	b.n	800ab86 <_printf_common+0x3e>
 800abf8:	18e1      	adds	r1, r4, r3
 800abfa:	1c5a      	adds	r2, r3, #1
 800abfc:	2030      	movs	r0, #48	; 0x30
 800abfe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac02:	4422      	add	r2, r4
 800ac04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac0c:	3302      	adds	r3, #2
 800ac0e:	e7c7      	b.n	800aba0 <_printf_common+0x58>
 800ac10:	2301      	movs	r3, #1
 800ac12:	4622      	mov	r2, r4
 800ac14:	4649      	mov	r1, r9
 800ac16:	4638      	mov	r0, r7
 800ac18:	47c0      	blx	r8
 800ac1a:	3001      	adds	r0, #1
 800ac1c:	d0e6      	beq.n	800abec <_printf_common+0xa4>
 800ac1e:	3601      	adds	r6, #1
 800ac20:	e7d9      	b.n	800abd6 <_printf_common+0x8e>
	...

0800ac24 <_printf_i>:
 800ac24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac28:	7e0f      	ldrb	r7, [r1, #24]
 800ac2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac2c:	2f78      	cmp	r7, #120	; 0x78
 800ac2e:	4691      	mov	r9, r2
 800ac30:	4680      	mov	r8, r0
 800ac32:	460c      	mov	r4, r1
 800ac34:	469a      	mov	sl, r3
 800ac36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac3a:	d807      	bhi.n	800ac4c <_printf_i+0x28>
 800ac3c:	2f62      	cmp	r7, #98	; 0x62
 800ac3e:	d80a      	bhi.n	800ac56 <_printf_i+0x32>
 800ac40:	2f00      	cmp	r7, #0
 800ac42:	f000 80d8 	beq.w	800adf6 <_printf_i+0x1d2>
 800ac46:	2f58      	cmp	r7, #88	; 0x58
 800ac48:	f000 80a3 	beq.w	800ad92 <_printf_i+0x16e>
 800ac4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ac54:	e03a      	b.n	800accc <_printf_i+0xa8>
 800ac56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ac5a:	2b15      	cmp	r3, #21
 800ac5c:	d8f6      	bhi.n	800ac4c <_printf_i+0x28>
 800ac5e:	a101      	add	r1, pc, #4	; (adr r1, 800ac64 <_printf_i+0x40>)
 800ac60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac64:	0800acbd 	.word	0x0800acbd
 800ac68:	0800acd1 	.word	0x0800acd1
 800ac6c:	0800ac4d 	.word	0x0800ac4d
 800ac70:	0800ac4d 	.word	0x0800ac4d
 800ac74:	0800ac4d 	.word	0x0800ac4d
 800ac78:	0800ac4d 	.word	0x0800ac4d
 800ac7c:	0800acd1 	.word	0x0800acd1
 800ac80:	0800ac4d 	.word	0x0800ac4d
 800ac84:	0800ac4d 	.word	0x0800ac4d
 800ac88:	0800ac4d 	.word	0x0800ac4d
 800ac8c:	0800ac4d 	.word	0x0800ac4d
 800ac90:	0800addd 	.word	0x0800addd
 800ac94:	0800ad01 	.word	0x0800ad01
 800ac98:	0800adbf 	.word	0x0800adbf
 800ac9c:	0800ac4d 	.word	0x0800ac4d
 800aca0:	0800ac4d 	.word	0x0800ac4d
 800aca4:	0800adff 	.word	0x0800adff
 800aca8:	0800ac4d 	.word	0x0800ac4d
 800acac:	0800ad01 	.word	0x0800ad01
 800acb0:	0800ac4d 	.word	0x0800ac4d
 800acb4:	0800ac4d 	.word	0x0800ac4d
 800acb8:	0800adc7 	.word	0x0800adc7
 800acbc:	682b      	ldr	r3, [r5, #0]
 800acbe:	1d1a      	adds	r2, r3, #4
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	602a      	str	r2, [r5, #0]
 800acc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800accc:	2301      	movs	r3, #1
 800acce:	e0a3      	b.n	800ae18 <_printf_i+0x1f4>
 800acd0:	6820      	ldr	r0, [r4, #0]
 800acd2:	6829      	ldr	r1, [r5, #0]
 800acd4:	0606      	lsls	r6, r0, #24
 800acd6:	f101 0304 	add.w	r3, r1, #4
 800acda:	d50a      	bpl.n	800acf2 <_printf_i+0xce>
 800acdc:	680e      	ldr	r6, [r1, #0]
 800acde:	602b      	str	r3, [r5, #0]
 800ace0:	2e00      	cmp	r6, #0
 800ace2:	da03      	bge.n	800acec <_printf_i+0xc8>
 800ace4:	232d      	movs	r3, #45	; 0x2d
 800ace6:	4276      	negs	r6, r6
 800ace8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acec:	485e      	ldr	r0, [pc, #376]	; (800ae68 <_printf_i+0x244>)
 800acee:	230a      	movs	r3, #10
 800acf0:	e019      	b.n	800ad26 <_printf_i+0x102>
 800acf2:	680e      	ldr	r6, [r1, #0]
 800acf4:	602b      	str	r3, [r5, #0]
 800acf6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800acfa:	bf18      	it	ne
 800acfc:	b236      	sxthne	r6, r6
 800acfe:	e7ef      	b.n	800ace0 <_printf_i+0xbc>
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	6820      	ldr	r0, [r4, #0]
 800ad04:	1d19      	adds	r1, r3, #4
 800ad06:	6029      	str	r1, [r5, #0]
 800ad08:	0601      	lsls	r1, r0, #24
 800ad0a:	d501      	bpl.n	800ad10 <_printf_i+0xec>
 800ad0c:	681e      	ldr	r6, [r3, #0]
 800ad0e:	e002      	b.n	800ad16 <_printf_i+0xf2>
 800ad10:	0646      	lsls	r6, r0, #25
 800ad12:	d5fb      	bpl.n	800ad0c <_printf_i+0xe8>
 800ad14:	881e      	ldrh	r6, [r3, #0]
 800ad16:	4854      	ldr	r0, [pc, #336]	; (800ae68 <_printf_i+0x244>)
 800ad18:	2f6f      	cmp	r7, #111	; 0x6f
 800ad1a:	bf0c      	ite	eq
 800ad1c:	2308      	moveq	r3, #8
 800ad1e:	230a      	movne	r3, #10
 800ad20:	2100      	movs	r1, #0
 800ad22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad26:	6865      	ldr	r5, [r4, #4]
 800ad28:	60a5      	str	r5, [r4, #8]
 800ad2a:	2d00      	cmp	r5, #0
 800ad2c:	bfa2      	ittt	ge
 800ad2e:	6821      	ldrge	r1, [r4, #0]
 800ad30:	f021 0104 	bicge.w	r1, r1, #4
 800ad34:	6021      	strge	r1, [r4, #0]
 800ad36:	b90e      	cbnz	r6, 800ad3c <_printf_i+0x118>
 800ad38:	2d00      	cmp	r5, #0
 800ad3a:	d04d      	beq.n	800add8 <_printf_i+0x1b4>
 800ad3c:	4615      	mov	r5, r2
 800ad3e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad42:	fb03 6711 	mls	r7, r3, r1, r6
 800ad46:	5dc7      	ldrb	r7, [r0, r7]
 800ad48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ad4c:	4637      	mov	r7, r6
 800ad4e:	42bb      	cmp	r3, r7
 800ad50:	460e      	mov	r6, r1
 800ad52:	d9f4      	bls.n	800ad3e <_printf_i+0x11a>
 800ad54:	2b08      	cmp	r3, #8
 800ad56:	d10b      	bne.n	800ad70 <_printf_i+0x14c>
 800ad58:	6823      	ldr	r3, [r4, #0]
 800ad5a:	07de      	lsls	r6, r3, #31
 800ad5c:	d508      	bpl.n	800ad70 <_printf_i+0x14c>
 800ad5e:	6923      	ldr	r3, [r4, #16]
 800ad60:	6861      	ldr	r1, [r4, #4]
 800ad62:	4299      	cmp	r1, r3
 800ad64:	bfde      	ittt	le
 800ad66:	2330      	movle	r3, #48	; 0x30
 800ad68:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ad6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ad70:	1b52      	subs	r2, r2, r5
 800ad72:	6122      	str	r2, [r4, #16]
 800ad74:	f8cd a000 	str.w	sl, [sp]
 800ad78:	464b      	mov	r3, r9
 800ad7a:	aa03      	add	r2, sp, #12
 800ad7c:	4621      	mov	r1, r4
 800ad7e:	4640      	mov	r0, r8
 800ad80:	f7ff fee2 	bl	800ab48 <_printf_common>
 800ad84:	3001      	adds	r0, #1
 800ad86:	d14c      	bne.n	800ae22 <_printf_i+0x1fe>
 800ad88:	f04f 30ff 	mov.w	r0, #4294967295
 800ad8c:	b004      	add	sp, #16
 800ad8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad92:	4835      	ldr	r0, [pc, #212]	; (800ae68 <_printf_i+0x244>)
 800ad94:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ad98:	6829      	ldr	r1, [r5, #0]
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	f851 6b04 	ldr.w	r6, [r1], #4
 800ada0:	6029      	str	r1, [r5, #0]
 800ada2:	061d      	lsls	r5, r3, #24
 800ada4:	d514      	bpl.n	800add0 <_printf_i+0x1ac>
 800ada6:	07df      	lsls	r7, r3, #31
 800ada8:	bf44      	itt	mi
 800adaa:	f043 0320 	orrmi.w	r3, r3, #32
 800adae:	6023      	strmi	r3, [r4, #0]
 800adb0:	b91e      	cbnz	r6, 800adba <_printf_i+0x196>
 800adb2:	6823      	ldr	r3, [r4, #0]
 800adb4:	f023 0320 	bic.w	r3, r3, #32
 800adb8:	6023      	str	r3, [r4, #0]
 800adba:	2310      	movs	r3, #16
 800adbc:	e7b0      	b.n	800ad20 <_printf_i+0xfc>
 800adbe:	6823      	ldr	r3, [r4, #0]
 800adc0:	f043 0320 	orr.w	r3, r3, #32
 800adc4:	6023      	str	r3, [r4, #0]
 800adc6:	2378      	movs	r3, #120	; 0x78
 800adc8:	4828      	ldr	r0, [pc, #160]	; (800ae6c <_printf_i+0x248>)
 800adca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800adce:	e7e3      	b.n	800ad98 <_printf_i+0x174>
 800add0:	0659      	lsls	r1, r3, #25
 800add2:	bf48      	it	mi
 800add4:	b2b6      	uxthmi	r6, r6
 800add6:	e7e6      	b.n	800ada6 <_printf_i+0x182>
 800add8:	4615      	mov	r5, r2
 800adda:	e7bb      	b.n	800ad54 <_printf_i+0x130>
 800addc:	682b      	ldr	r3, [r5, #0]
 800adde:	6826      	ldr	r6, [r4, #0]
 800ade0:	6961      	ldr	r1, [r4, #20]
 800ade2:	1d18      	adds	r0, r3, #4
 800ade4:	6028      	str	r0, [r5, #0]
 800ade6:	0635      	lsls	r5, r6, #24
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	d501      	bpl.n	800adf0 <_printf_i+0x1cc>
 800adec:	6019      	str	r1, [r3, #0]
 800adee:	e002      	b.n	800adf6 <_printf_i+0x1d2>
 800adf0:	0670      	lsls	r0, r6, #25
 800adf2:	d5fb      	bpl.n	800adec <_printf_i+0x1c8>
 800adf4:	8019      	strh	r1, [r3, #0]
 800adf6:	2300      	movs	r3, #0
 800adf8:	6123      	str	r3, [r4, #16]
 800adfa:	4615      	mov	r5, r2
 800adfc:	e7ba      	b.n	800ad74 <_printf_i+0x150>
 800adfe:	682b      	ldr	r3, [r5, #0]
 800ae00:	1d1a      	adds	r2, r3, #4
 800ae02:	602a      	str	r2, [r5, #0]
 800ae04:	681d      	ldr	r5, [r3, #0]
 800ae06:	6862      	ldr	r2, [r4, #4]
 800ae08:	2100      	movs	r1, #0
 800ae0a:	4628      	mov	r0, r5
 800ae0c:	f7f5 f9f8 	bl	8000200 <memchr>
 800ae10:	b108      	cbz	r0, 800ae16 <_printf_i+0x1f2>
 800ae12:	1b40      	subs	r0, r0, r5
 800ae14:	6060      	str	r0, [r4, #4]
 800ae16:	6863      	ldr	r3, [r4, #4]
 800ae18:	6123      	str	r3, [r4, #16]
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae20:	e7a8      	b.n	800ad74 <_printf_i+0x150>
 800ae22:	6923      	ldr	r3, [r4, #16]
 800ae24:	462a      	mov	r2, r5
 800ae26:	4649      	mov	r1, r9
 800ae28:	4640      	mov	r0, r8
 800ae2a:	47d0      	blx	sl
 800ae2c:	3001      	adds	r0, #1
 800ae2e:	d0ab      	beq.n	800ad88 <_printf_i+0x164>
 800ae30:	6823      	ldr	r3, [r4, #0]
 800ae32:	079b      	lsls	r3, r3, #30
 800ae34:	d413      	bmi.n	800ae5e <_printf_i+0x23a>
 800ae36:	68e0      	ldr	r0, [r4, #12]
 800ae38:	9b03      	ldr	r3, [sp, #12]
 800ae3a:	4298      	cmp	r0, r3
 800ae3c:	bfb8      	it	lt
 800ae3e:	4618      	movlt	r0, r3
 800ae40:	e7a4      	b.n	800ad8c <_printf_i+0x168>
 800ae42:	2301      	movs	r3, #1
 800ae44:	4632      	mov	r2, r6
 800ae46:	4649      	mov	r1, r9
 800ae48:	4640      	mov	r0, r8
 800ae4a:	47d0      	blx	sl
 800ae4c:	3001      	adds	r0, #1
 800ae4e:	d09b      	beq.n	800ad88 <_printf_i+0x164>
 800ae50:	3501      	adds	r5, #1
 800ae52:	68e3      	ldr	r3, [r4, #12]
 800ae54:	9903      	ldr	r1, [sp, #12]
 800ae56:	1a5b      	subs	r3, r3, r1
 800ae58:	42ab      	cmp	r3, r5
 800ae5a:	dcf2      	bgt.n	800ae42 <_printf_i+0x21e>
 800ae5c:	e7eb      	b.n	800ae36 <_printf_i+0x212>
 800ae5e:	2500      	movs	r5, #0
 800ae60:	f104 0619 	add.w	r6, r4, #25
 800ae64:	e7f5      	b.n	800ae52 <_printf_i+0x22e>
 800ae66:	bf00      	nop
 800ae68:	0800b9e1 	.word	0x0800b9e1
 800ae6c:	0800b9f2 	.word	0x0800b9f2

0800ae70 <_scanf_chars>:
 800ae70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae74:	4615      	mov	r5, r2
 800ae76:	688a      	ldr	r2, [r1, #8]
 800ae78:	4680      	mov	r8, r0
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	b932      	cbnz	r2, 800ae8c <_scanf_chars+0x1c>
 800ae7e:	698a      	ldr	r2, [r1, #24]
 800ae80:	2a00      	cmp	r2, #0
 800ae82:	bf0c      	ite	eq
 800ae84:	2201      	moveq	r2, #1
 800ae86:	f04f 32ff 	movne.w	r2, #4294967295
 800ae8a:	608a      	str	r2, [r1, #8]
 800ae8c:	6822      	ldr	r2, [r4, #0]
 800ae8e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800af20 <_scanf_chars+0xb0>
 800ae92:	06d1      	lsls	r1, r2, #27
 800ae94:	bf5f      	itttt	pl
 800ae96:	681a      	ldrpl	r2, [r3, #0]
 800ae98:	1d11      	addpl	r1, r2, #4
 800ae9a:	6019      	strpl	r1, [r3, #0]
 800ae9c:	6816      	ldrpl	r6, [r2, #0]
 800ae9e:	2700      	movs	r7, #0
 800aea0:	69a0      	ldr	r0, [r4, #24]
 800aea2:	b188      	cbz	r0, 800aec8 <_scanf_chars+0x58>
 800aea4:	2801      	cmp	r0, #1
 800aea6:	d107      	bne.n	800aeb8 <_scanf_chars+0x48>
 800aea8:	682a      	ldr	r2, [r5, #0]
 800aeaa:	7811      	ldrb	r1, [r2, #0]
 800aeac:	6962      	ldr	r2, [r4, #20]
 800aeae:	5c52      	ldrb	r2, [r2, r1]
 800aeb0:	b952      	cbnz	r2, 800aec8 <_scanf_chars+0x58>
 800aeb2:	2f00      	cmp	r7, #0
 800aeb4:	d031      	beq.n	800af1a <_scanf_chars+0xaa>
 800aeb6:	e022      	b.n	800aefe <_scanf_chars+0x8e>
 800aeb8:	2802      	cmp	r0, #2
 800aeba:	d120      	bne.n	800aefe <_scanf_chars+0x8e>
 800aebc:	682b      	ldr	r3, [r5, #0]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800aec4:	071b      	lsls	r3, r3, #28
 800aec6:	d41a      	bmi.n	800aefe <_scanf_chars+0x8e>
 800aec8:	6823      	ldr	r3, [r4, #0]
 800aeca:	06da      	lsls	r2, r3, #27
 800aecc:	bf5e      	ittt	pl
 800aece:	682b      	ldrpl	r3, [r5, #0]
 800aed0:	781b      	ldrbpl	r3, [r3, #0]
 800aed2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800aed6:	682a      	ldr	r2, [r5, #0]
 800aed8:	686b      	ldr	r3, [r5, #4]
 800aeda:	3201      	adds	r2, #1
 800aedc:	602a      	str	r2, [r5, #0]
 800aede:	68a2      	ldr	r2, [r4, #8]
 800aee0:	3b01      	subs	r3, #1
 800aee2:	3a01      	subs	r2, #1
 800aee4:	606b      	str	r3, [r5, #4]
 800aee6:	3701      	adds	r7, #1
 800aee8:	60a2      	str	r2, [r4, #8]
 800aeea:	b142      	cbz	r2, 800aefe <_scanf_chars+0x8e>
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	dcd7      	bgt.n	800aea0 <_scanf_chars+0x30>
 800aef0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800aef4:	4629      	mov	r1, r5
 800aef6:	4640      	mov	r0, r8
 800aef8:	4798      	blx	r3
 800aefa:	2800      	cmp	r0, #0
 800aefc:	d0d0      	beq.n	800aea0 <_scanf_chars+0x30>
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	f013 0310 	ands.w	r3, r3, #16
 800af04:	d105      	bne.n	800af12 <_scanf_chars+0xa2>
 800af06:	68e2      	ldr	r2, [r4, #12]
 800af08:	3201      	adds	r2, #1
 800af0a:	60e2      	str	r2, [r4, #12]
 800af0c:	69a2      	ldr	r2, [r4, #24]
 800af0e:	b102      	cbz	r2, 800af12 <_scanf_chars+0xa2>
 800af10:	7033      	strb	r3, [r6, #0]
 800af12:	6923      	ldr	r3, [r4, #16]
 800af14:	443b      	add	r3, r7
 800af16:	6123      	str	r3, [r4, #16]
 800af18:	2000      	movs	r0, #0
 800af1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af1e:	bf00      	nop
 800af20:	0800b86d 	.word	0x0800b86d

0800af24 <_scanf_i>:
 800af24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af28:	4698      	mov	r8, r3
 800af2a:	4b76      	ldr	r3, [pc, #472]	; (800b104 <_scanf_i+0x1e0>)
 800af2c:	460c      	mov	r4, r1
 800af2e:	4682      	mov	sl, r0
 800af30:	4616      	mov	r6, r2
 800af32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800af36:	b087      	sub	sp, #28
 800af38:	ab03      	add	r3, sp, #12
 800af3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800af3e:	4b72      	ldr	r3, [pc, #456]	; (800b108 <_scanf_i+0x1e4>)
 800af40:	69a1      	ldr	r1, [r4, #24]
 800af42:	4a72      	ldr	r2, [pc, #456]	; (800b10c <_scanf_i+0x1e8>)
 800af44:	2903      	cmp	r1, #3
 800af46:	bf18      	it	ne
 800af48:	461a      	movne	r2, r3
 800af4a:	68a3      	ldr	r3, [r4, #8]
 800af4c:	9201      	str	r2, [sp, #4]
 800af4e:	1e5a      	subs	r2, r3, #1
 800af50:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800af54:	bf88      	it	hi
 800af56:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800af5a:	4627      	mov	r7, r4
 800af5c:	bf82      	ittt	hi
 800af5e:	eb03 0905 	addhi.w	r9, r3, r5
 800af62:	f240 135d 	movwhi	r3, #349	; 0x15d
 800af66:	60a3      	strhi	r3, [r4, #8]
 800af68:	f857 3b1c 	ldr.w	r3, [r7], #28
 800af6c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800af70:	bf98      	it	ls
 800af72:	f04f 0900 	movls.w	r9, #0
 800af76:	6023      	str	r3, [r4, #0]
 800af78:	463d      	mov	r5, r7
 800af7a:	f04f 0b00 	mov.w	fp, #0
 800af7e:	6831      	ldr	r1, [r6, #0]
 800af80:	ab03      	add	r3, sp, #12
 800af82:	7809      	ldrb	r1, [r1, #0]
 800af84:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800af88:	2202      	movs	r2, #2
 800af8a:	f7f5 f939 	bl	8000200 <memchr>
 800af8e:	b328      	cbz	r0, 800afdc <_scanf_i+0xb8>
 800af90:	f1bb 0f01 	cmp.w	fp, #1
 800af94:	d159      	bne.n	800b04a <_scanf_i+0x126>
 800af96:	6862      	ldr	r2, [r4, #4]
 800af98:	b92a      	cbnz	r2, 800afa6 <_scanf_i+0x82>
 800af9a:	6822      	ldr	r2, [r4, #0]
 800af9c:	2308      	movs	r3, #8
 800af9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800afa2:	6063      	str	r3, [r4, #4]
 800afa4:	6022      	str	r2, [r4, #0]
 800afa6:	6822      	ldr	r2, [r4, #0]
 800afa8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800afac:	6022      	str	r2, [r4, #0]
 800afae:	68a2      	ldr	r2, [r4, #8]
 800afb0:	1e51      	subs	r1, r2, #1
 800afb2:	60a1      	str	r1, [r4, #8]
 800afb4:	b192      	cbz	r2, 800afdc <_scanf_i+0xb8>
 800afb6:	6832      	ldr	r2, [r6, #0]
 800afb8:	1c51      	adds	r1, r2, #1
 800afba:	6031      	str	r1, [r6, #0]
 800afbc:	7812      	ldrb	r2, [r2, #0]
 800afbe:	f805 2b01 	strb.w	r2, [r5], #1
 800afc2:	6872      	ldr	r2, [r6, #4]
 800afc4:	3a01      	subs	r2, #1
 800afc6:	2a00      	cmp	r2, #0
 800afc8:	6072      	str	r2, [r6, #4]
 800afca:	dc07      	bgt.n	800afdc <_scanf_i+0xb8>
 800afcc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800afd0:	4631      	mov	r1, r6
 800afd2:	4650      	mov	r0, sl
 800afd4:	4790      	blx	r2
 800afd6:	2800      	cmp	r0, #0
 800afd8:	f040 8085 	bne.w	800b0e6 <_scanf_i+0x1c2>
 800afdc:	f10b 0b01 	add.w	fp, fp, #1
 800afe0:	f1bb 0f03 	cmp.w	fp, #3
 800afe4:	d1cb      	bne.n	800af7e <_scanf_i+0x5a>
 800afe6:	6863      	ldr	r3, [r4, #4]
 800afe8:	b90b      	cbnz	r3, 800afee <_scanf_i+0xca>
 800afea:	230a      	movs	r3, #10
 800afec:	6063      	str	r3, [r4, #4]
 800afee:	6863      	ldr	r3, [r4, #4]
 800aff0:	4947      	ldr	r1, [pc, #284]	; (800b110 <_scanf_i+0x1ec>)
 800aff2:	6960      	ldr	r0, [r4, #20]
 800aff4:	1ac9      	subs	r1, r1, r3
 800aff6:	f000 f8af 	bl	800b158 <__sccl>
 800affa:	f04f 0b00 	mov.w	fp, #0
 800affe:	68a3      	ldr	r3, [r4, #8]
 800b000:	6822      	ldr	r2, [r4, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d03d      	beq.n	800b082 <_scanf_i+0x15e>
 800b006:	6831      	ldr	r1, [r6, #0]
 800b008:	6960      	ldr	r0, [r4, #20]
 800b00a:	f891 c000 	ldrb.w	ip, [r1]
 800b00e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b012:	2800      	cmp	r0, #0
 800b014:	d035      	beq.n	800b082 <_scanf_i+0x15e>
 800b016:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b01a:	d124      	bne.n	800b066 <_scanf_i+0x142>
 800b01c:	0510      	lsls	r0, r2, #20
 800b01e:	d522      	bpl.n	800b066 <_scanf_i+0x142>
 800b020:	f10b 0b01 	add.w	fp, fp, #1
 800b024:	f1b9 0f00 	cmp.w	r9, #0
 800b028:	d003      	beq.n	800b032 <_scanf_i+0x10e>
 800b02a:	3301      	adds	r3, #1
 800b02c:	f109 39ff 	add.w	r9, r9, #4294967295
 800b030:	60a3      	str	r3, [r4, #8]
 800b032:	6873      	ldr	r3, [r6, #4]
 800b034:	3b01      	subs	r3, #1
 800b036:	2b00      	cmp	r3, #0
 800b038:	6073      	str	r3, [r6, #4]
 800b03a:	dd1b      	ble.n	800b074 <_scanf_i+0x150>
 800b03c:	6833      	ldr	r3, [r6, #0]
 800b03e:	3301      	adds	r3, #1
 800b040:	6033      	str	r3, [r6, #0]
 800b042:	68a3      	ldr	r3, [r4, #8]
 800b044:	3b01      	subs	r3, #1
 800b046:	60a3      	str	r3, [r4, #8]
 800b048:	e7d9      	b.n	800affe <_scanf_i+0xda>
 800b04a:	f1bb 0f02 	cmp.w	fp, #2
 800b04e:	d1ae      	bne.n	800afae <_scanf_i+0x8a>
 800b050:	6822      	ldr	r2, [r4, #0]
 800b052:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b056:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b05a:	d1bf      	bne.n	800afdc <_scanf_i+0xb8>
 800b05c:	2310      	movs	r3, #16
 800b05e:	6063      	str	r3, [r4, #4]
 800b060:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b064:	e7a2      	b.n	800afac <_scanf_i+0x88>
 800b066:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b06a:	6022      	str	r2, [r4, #0]
 800b06c:	780b      	ldrb	r3, [r1, #0]
 800b06e:	f805 3b01 	strb.w	r3, [r5], #1
 800b072:	e7de      	b.n	800b032 <_scanf_i+0x10e>
 800b074:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b078:	4631      	mov	r1, r6
 800b07a:	4650      	mov	r0, sl
 800b07c:	4798      	blx	r3
 800b07e:	2800      	cmp	r0, #0
 800b080:	d0df      	beq.n	800b042 <_scanf_i+0x11e>
 800b082:	6823      	ldr	r3, [r4, #0]
 800b084:	05db      	lsls	r3, r3, #23
 800b086:	d50d      	bpl.n	800b0a4 <_scanf_i+0x180>
 800b088:	42bd      	cmp	r5, r7
 800b08a:	d909      	bls.n	800b0a0 <_scanf_i+0x17c>
 800b08c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b090:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b094:	4632      	mov	r2, r6
 800b096:	4650      	mov	r0, sl
 800b098:	4798      	blx	r3
 800b09a:	f105 39ff 	add.w	r9, r5, #4294967295
 800b09e:	464d      	mov	r5, r9
 800b0a0:	42bd      	cmp	r5, r7
 800b0a2:	d02d      	beq.n	800b100 <_scanf_i+0x1dc>
 800b0a4:	6822      	ldr	r2, [r4, #0]
 800b0a6:	f012 0210 	ands.w	r2, r2, #16
 800b0aa:	d113      	bne.n	800b0d4 <_scanf_i+0x1b0>
 800b0ac:	702a      	strb	r2, [r5, #0]
 800b0ae:	6863      	ldr	r3, [r4, #4]
 800b0b0:	9e01      	ldr	r6, [sp, #4]
 800b0b2:	4639      	mov	r1, r7
 800b0b4:	4650      	mov	r0, sl
 800b0b6:	47b0      	blx	r6
 800b0b8:	6821      	ldr	r1, [r4, #0]
 800b0ba:	f8d8 3000 	ldr.w	r3, [r8]
 800b0be:	f011 0f20 	tst.w	r1, #32
 800b0c2:	d013      	beq.n	800b0ec <_scanf_i+0x1c8>
 800b0c4:	1d1a      	adds	r2, r3, #4
 800b0c6:	f8c8 2000 	str.w	r2, [r8]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	6018      	str	r0, [r3, #0]
 800b0ce:	68e3      	ldr	r3, [r4, #12]
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	60e3      	str	r3, [r4, #12]
 800b0d4:	1bed      	subs	r5, r5, r7
 800b0d6:	44ab      	add	fp, r5
 800b0d8:	6925      	ldr	r5, [r4, #16]
 800b0da:	445d      	add	r5, fp
 800b0dc:	6125      	str	r5, [r4, #16]
 800b0de:	2000      	movs	r0, #0
 800b0e0:	b007      	add	sp, #28
 800b0e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e6:	f04f 0b00 	mov.w	fp, #0
 800b0ea:	e7ca      	b.n	800b082 <_scanf_i+0x15e>
 800b0ec:	1d1a      	adds	r2, r3, #4
 800b0ee:	f8c8 2000 	str.w	r2, [r8]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f011 0f01 	tst.w	r1, #1
 800b0f8:	bf14      	ite	ne
 800b0fa:	8018      	strhne	r0, [r3, #0]
 800b0fc:	6018      	streq	r0, [r3, #0]
 800b0fe:	e7e6      	b.n	800b0ce <_scanf_i+0x1aa>
 800b100:	2001      	movs	r0, #1
 800b102:	e7ed      	b.n	800b0e0 <_scanf_i+0x1bc>
 800b104:	0800b6b0 	.word	0x0800b6b0
 800b108:	0800b2ad 	.word	0x0800b2ad
 800b10c:	08009c81 	.word	0x08009c81
 800b110:	0800ba1c 	.word	0x0800ba1c

0800b114 <_read_r>:
 800b114:	b538      	push	{r3, r4, r5, lr}
 800b116:	4d07      	ldr	r5, [pc, #28]	; (800b134 <_read_r+0x20>)
 800b118:	4604      	mov	r4, r0
 800b11a:	4608      	mov	r0, r1
 800b11c:	4611      	mov	r1, r2
 800b11e:	2200      	movs	r2, #0
 800b120:	602a      	str	r2, [r5, #0]
 800b122:	461a      	mov	r2, r3
 800b124:	f7f6 fb2b 	bl	800177e <_read>
 800b128:	1c43      	adds	r3, r0, #1
 800b12a:	d102      	bne.n	800b132 <_read_r+0x1e>
 800b12c:	682b      	ldr	r3, [r5, #0]
 800b12e:	b103      	cbz	r3, 800b132 <_read_r+0x1e>
 800b130:	6023      	str	r3, [r4, #0]
 800b132:	bd38      	pop	{r3, r4, r5, pc}
 800b134:	200048b4 	.word	0x200048b4

0800b138 <_sbrk_r>:
 800b138:	b538      	push	{r3, r4, r5, lr}
 800b13a:	4d06      	ldr	r5, [pc, #24]	; (800b154 <_sbrk_r+0x1c>)
 800b13c:	2300      	movs	r3, #0
 800b13e:	4604      	mov	r4, r0
 800b140:	4608      	mov	r0, r1
 800b142:	602b      	str	r3, [r5, #0]
 800b144:	f7f6 fb6c 	bl	8001820 <_sbrk>
 800b148:	1c43      	adds	r3, r0, #1
 800b14a:	d102      	bne.n	800b152 <_sbrk_r+0x1a>
 800b14c:	682b      	ldr	r3, [r5, #0]
 800b14e:	b103      	cbz	r3, 800b152 <_sbrk_r+0x1a>
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	bd38      	pop	{r3, r4, r5, pc}
 800b154:	200048b4 	.word	0x200048b4

0800b158 <__sccl>:
 800b158:	b570      	push	{r4, r5, r6, lr}
 800b15a:	780b      	ldrb	r3, [r1, #0]
 800b15c:	4604      	mov	r4, r0
 800b15e:	2b5e      	cmp	r3, #94	; 0x5e
 800b160:	bf0b      	itete	eq
 800b162:	784b      	ldrbeq	r3, [r1, #1]
 800b164:	1c48      	addne	r0, r1, #1
 800b166:	1c88      	addeq	r0, r1, #2
 800b168:	2200      	movne	r2, #0
 800b16a:	bf08      	it	eq
 800b16c:	2201      	moveq	r2, #1
 800b16e:	1e61      	subs	r1, r4, #1
 800b170:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b174:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b178:	42a9      	cmp	r1, r5
 800b17a:	d1fb      	bne.n	800b174 <__sccl+0x1c>
 800b17c:	b90b      	cbnz	r3, 800b182 <__sccl+0x2a>
 800b17e:	3801      	subs	r0, #1
 800b180:	bd70      	pop	{r4, r5, r6, pc}
 800b182:	f082 0201 	eor.w	r2, r2, #1
 800b186:	54e2      	strb	r2, [r4, r3]
 800b188:	4605      	mov	r5, r0
 800b18a:	4628      	mov	r0, r5
 800b18c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b190:	292d      	cmp	r1, #45	; 0x2d
 800b192:	d006      	beq.n	800b1a2 <__sccl+0x4a>
 800b194:	295d      	cmp	r1, #93	; 0x5d
 800b196:	d0f3      	beq.n	800b180 <__sccl+0x28>
 800b198:	b909      	cbnz	r1, 800b19e <__sccl+0x46>
 800b19a:	4628      	mov	r0, r5
 800b19c:	e7f0      	b.n	800b180 <__sccl+0x28>
 800b19e:	460b      	mov	r3, r1
 800b1a0:	e7f1      	b.n	800b186 <__sccl+0x2e>
 800b1a2:	786e      	ldrb	r6, [r5, #1]
 800b1a4:	2e5d      	cmp	r6, #93	; 0x5d
 800b1a6:	d0fa      	beq.n	800b19e <__sccl+0x46>
 800b1a8:	42b3      	cmp	r3, r6
 800b1aa:	dcf8      	bgt.n	800b19e <__sccl+0x46>
 800b1ac:	3502      	adds	r5, #2
 800b1ae:	4619      	mov	r1, r3
 800b1b0:	3101      	adds	r1, #1
 800b1b2:	428e      	cmp	r6, r1
 800b1b4:	5462      	strb	r2, [r4, r1]
 800b1b6:	dcfb      	bgt.n	800b1b0 <__sccl+0x58>
 800b1b8:	1af1      	subs	r1, r6, r3
 800b1ba:	3901      	subs	r1, #1
 800b1bc:	1c58      	adds	r0, r3, #1
 800b1be:	42b3      	cmp	r3, r6
 800b1c0:	bfa8      	it	ge
 800b1c2:	2100      	movge	r1, #0
 800b1c4:	1843      	adds	r3, r0, r1
 800b1c6:	e7e0      	b.n	800b18a <__sccl+0x32>

0800b1c8 <_strtoul_l.constprop.0>:
 800b1c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1cc:	4f36      	ldr	r7, [pc, #216]	; (800b2a8 <_strtoul_l.constprop.0+0xe0>)
 800b1ce:	4686      	mov	lr, r0
 800b1d0:	460d      	mov	r5, r1
 800b1d2:	4628      	mov	r0, r5
 800b1d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1d8:	5de6      	ldrb	r6, [r4, r7]
 800b1da:	f016 0608 	ands.w	r6, r6, #8
 800b1de:	d1f8      	bne.n	800b1d2 <_strtoul_l.constprop.0+0xa>
 800b1e0:	2c2d      	cmp	r4, #45	; 0x2d
 800b1e2:	d12f      	bne.n	800b244 <_strtoul_l.constprop.0+0x7c>
 800b1e4:	782c      	ldrb	r4, [r5, #0]
 800b1e6:	2601      	movs	r6, #1
 800b1e8:	1c85      	adds	r5, r0, #2
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d057      	beq.n	800b29e <_strtoul_l.constprop.0+0xd6>
 800b1ee:	2b10      	cmp	r3, #16
 800b1f0:	d109      	bne.n	800b206 <_strtoul_l.constprop.0+0x3e>
 800b1f2:	2c30      	cmp	r4, #48	; 0x30
 800b1f4:	d107      	bne.n	800b206 <_strtoul_l.constprop.0+0x3e>
 800b1f6:	7828      	ldrb	r0, [r5, #0]
 800b1f8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b1fc:	2858      	cmp	r0, #88	; 0x58
 800b1fe:	d149      	bne.n	800b294 <_strtoul_l.constprop.0+0xcc>
 800b200:	786c      	ldrb	r4, [r5, #1]
 800b202:	2310      	movs	r3, #16
 800b204:	3502      	adds	r5, #2
 800b206:	f04f 38ff 	mov.w	r8, #4294967295
 800b20a:	2700      	movs	r7, #0
 800b20c:	fbb8 f8f3 	udiv	r8, r8, r3
 800b210:	fb03 f908 	mul.w	r9, r3, r8
 800b214:	ea6f 0909 	mvn.w	r9, r9
 800b218:	4638      	mov	r0, r7
 800b21a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b21e:	f1bc 0f09 	cmp.w	ip, #9
 800b222:	d814      	bhi.n	800b24e <_strtoul_l.constprop.0+0x86>
 800b224:	4664      	mov	r4, ip
 800b226:	42a3      	cmp	r3, r4
 800b228:	dd22      	ble.n	800b270 <_strtoul_l.constprop.0+0xa8>
 800b22a:	2f00      	cmp	r7, #0
 800b22c:	db1d      	blt.n	800b26a <_strtoul_l.constprop.0+0xa2>
 800b22e:	4580      	cmp	r8, r0
 800b230:	d31b      	bcc.n	800b26a <_strtoul_l.constprop.0+0xa2>
 800b232:	d101      	bne.n	800b238 <_strtoul_l.constprop.0+0x70>
 800b234:	45a1      	cmp	r9, r4
 800b236:	db18      	blt.n	800b26a <_strtoul_l.constprop.0+0xa2>
 800b238:	fb00 4003 	mla	r0, r0, r3, r4
 800b23c:	2701      	movs	r7, #1
 800b23e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b242:	e7ea      	b.n	800b21a <_strtoul_l.constprop.0+0x52>
 800b244:	2c2b      	cmp	r4, #43	; 0x2b
 800b246:	bf04      	itt	eq
 800b248:	782c      	ldrbeq	r4, [r5, #0]
 800b24a:	1c85      	addeq	r5, r0, #2
 800b24c:	e7cd      	b.n	800b1ea <_strtoul_l.constprop.0+0x22>
 800b24e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b252:	f1bc 0f19 	cmp.w	ip, #25
 800b256:	d801      	bhi.n	800b25c <_strtoul_l.constprop.0+0x94>
 800b258:	3c37      	subs	r4, #55	; 0x37
 800b25a:	e7e4      	b.n	800b226 <_strtoul_l.constprop.0+0x5e>
 800b25c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b260:	f1bc 0f19 	cmp.w	ip, #25
 800b264:	d804      	bhi.n	800b270 <_strtoul_l.constprop.0+0xa8>
 800b266:	3c57      	subs	r4, #87	; 0x57
 800b268:	e7dd      	b.n	800b226 <_strtoul_l.constprop.0+0x5e>
 800b26a:	f04f 37ff 	mov.w	r7, #4294967295
 800b26e:	e7e6      	b.n	800b23e <_strtoul_l.constprop.0+0x76>
 800b270:	2f00      	cmp	r7, #0
 800b272:	da07      	bge.n	800b284 <_strtoul_l.constprop.0+0xbc>
 800b274:	2322      	movs	r3, #34	; 0x22
 800b276:	f8ce 3000 	str.w	r3, [lr]
 800b27a:	f04f 30ff 	mov.w	r0, #4294967295
 800b27e:	b932      	cbnz	r2, 800b28e <_strtoul_l.constprop.0+0xc6>
 800b280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b284:	b106      	cbz	r6, 800b288 <_strtoul_l.constprop.0+0xc0>
 800b286:	4240      	negs	r0, r0
 800b288:	2a00      	cmp	r2, #0
 800b28a:	d0f9      	beq.n	800b280 <_strtoul_l.constprop.0+0xb8>
 800b28c:	b107      	cbz	r7, 800b290 <_strtoul_l.constprop.0+0xc8>
 800b28e:	1e69      	subs	r1, r5, #1
 800b290:	6011      	str	r1, [r2, #0]
 800b292:	e7f5      	b.n	800b280 <_strtoul_l.constprop.0+0xb8>
 800b294:	2430      	movs	r4, #48	; 0x30
 800b296:	2b00      	cmp	r3, #0
 800b298:	d1b5      	bne.n	800b206 <_strtoul_l.constprop.0+0x3e>
 800b29a:	2308      	movs	r3, #8
 800b29c:	e7b3      	b.n	800b206 <_strtoul_l.constprop.0+0x3e>
 800b29e:	2c30      	cmp	r4, #48	; 0x30
 800b2a0:	d0a9      	beq.n	800b1f6 <_strtoul_l.constprop.0+0x2e>
 800b2a2:	230a      	movs	r3, #10
 800b2a4:	e7af      	b.n	800b206 <_strtoul_l.constprop.0+0x3e>
 800b2a6:	bf00      	nop
 800b2a8:	0800b86d 	.word	0x0800b86d

0800b2ac <_strtoul_r>:
 800b2ac:	f7ff bf8c 	b.w	800b1c8 <_strtoul_l.constprop.0>

0800b2b0 <__submore>:
 800b2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2b4:	460c      	mov	r4, r1
 800b2b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b2b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2bc:	4299      	cmp	r1, r3
 800b2be:	d11d      	bne.n	800b2fc <__submore+0x4c>
 800b2c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b2c4:	f7ff f8a0 	bl	800a408 <_malloc_r>
 800b2c8:	b918      	cbnz	r0, 800b2d2 <__submore+0x22>
 800b2ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2d6:	63a3      	str	r3, [r4, #56]	; 0x38
 800b2d8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b2dc:	6360      	str	r0, [r4, #52]	; 0x34
 800b2de:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b2e2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b2e6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b2ea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b2ee:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b2f2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b2f6:	6020      	str	r0, [r4, #0]
 800b2f8:	2000      	movs	r0, #0
 800b2fa:	e7e8      	b.n	800b2ce <__submore+0x1e>
 800b2fc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b2fe:	0077      	lsls	r7, r6, #1
 800b300:	463a      	mov	r2, r7
 800b302:	f000 f845 	bl	800b390 <_realloc_r>
 800b306:	4605      	mov	r5, r0
 800b308:	2800      	cmp	r0, #0
 800b30a:	d0de      	beq.n	800b2ca <__submore+0x1a>
 800b30c:	eb00 0806 	add.w	r8, r0, r6
 800b310:	4601      	mov	r1, r0
 800b312:	4632      	mov	r2, r6
 800b314:	4640      	mov	r0, r8
 800b316:	f7fe fab7 	bl	8009888 <memcpy>
 800b31a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b31e:	f8c4 8000 	str.w	r8, [r4]
 800b322:	e7e9      	b.n	800b2f8 <__submore+0x48>

0800b324 <abort>:
 800b324:	b508      	push	{r3, lr}
 800b326:	2006      	movs	r0, #6
 800b328:	f000 f88a 	bl	800b440 <raise>
 800b32c:	2001      	movs	r0, #1
 800b32e:	f7f6 fa1c 	bl	800176a <_exit>
	...

0800b334 <_fstat_r>:
 800b334:	b538      	push	{r3, r4, r5, lr}
 800b336:	4d07      	ldr	r5, [pc, #28]	; (800b354 <_fstat_r+0x20>)
 800b338:	2300      	movs	r3, #0
 800b33a:	4604      	mov	r4, r0
 800b33c:	4608      	mov	r0, r1
 800b33e:	4611      	mov	r1, r2
 800b340:	602b      	str	r3, [r5, #0]
 800b342:	f7f6 fa45 	bl	80017d0 <_fstat>
 800b346:	1c43      	adds	r3, r0, #1
 800b348:	d102      	bne.n	800b350 <_fstat_r+0x1c>
 800b34a:	682b      	ldr	r3, [r5, #0]
 800b34c:	b103      	cbz	r3, 800b350 <_fstat_r+0x1c>
 800b34e:	6023      	str	r3, [r4, #0]
 800b350:	bd38      	pop	{r3, r4, r5, pc}
 800b352:	bf00      	nop
 800b354:	200048b4 	.word	0x200048b4

0800b358 <_isatty_r>:
 800b358:	b538      	push	{r3, r4, r5, lr}
 800b35a:	4d06      	ldr	r5, [pc, #24]	; (800b374 <_isatty_r+0x1c>)
 800b35c:	2300      	movs	r3, #0
 800b35e:	4604      	mov	r4, r0
 800b360:	4608      	mov	r0, r1
 800b362:	602b      	str	r3, [r5, #0]
 800b364:	f7f6 fa44 	bl	80017f0 <_isatty>
 800b368:	1c43      	adds	r3, r0, #1
 800b36a:	d102      	bne.n	800b372 <_isatty_r+0x1a>
 800b36c:	682b      	ldr	r3, [r5, #0]
 800b36e:	b103      	cbz	r3, 800b372 <_isatty_r+0x1a>
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	bd38      	pop	{r3, r4, r5, pc}
 800b374:	200048b4 	.word	0x200048b4

0800b378 <__malloc_lock>:
 800b378:	4801      	ldr	r0, [pc, #4]	; (800b380 <__malloc_lock+0x8>)
 800b37a:	f7fe bf57 	b.w	800a22c <__retarget_lock_acquire_recursive>
 800b37e:	bf00      	nop
 800b380:	200048a8 	.word	0x200048a8

0800b384 <__malloc_unlock>:
 800b384:	4801      	ldr	r0, [pc, #4]	; (800b38c <__malloc_unlock+0x8>)
 800b386:	f7fe bf52 	b.w	800a22e <__retarget_lock_release_recursive>
 800b38a:	bf00      	nop
 800b38c:	200048a8 	.word	0x200048a8

0800b390 <_realloc_r>:
 800b390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b394:	4680      	mov	r8, r0
 800b396:	4614      	mov	r4, r2
 800b398:	460e      	mov	r6, r1
 800b39a:	b921      	cbnz	r1, 800b3a6 <_realloc_r+0x16>
 800b39c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3a0:	4611      	mov	r1, r2
 800b3a2:	f7ff b831 	b.w	800a408 <_malloc_r>
 800b3a6:	b92a      	cbnz	r2, 800b3b4 <_realloc_r+0x24>
 800b3a8:	f7fe ffc2 	bl	800a330 <_free_r>
 800b3ac:	4625      	mov	r5, r4
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3b4:	f000 f860 	bl	800b478 <_malloc_usable_size_r>
 800b3b8:	4284      	cmp	r4, r0
 800b3ba:	4607      	mov	r7, r0
 800b3bc:	d802      	bhi.n	800b3c4 <_realloc_r+0x34>
 800b3be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b3c2:	d812      	bhi.n	800b3ea <_realloc_r+0x5a>
 800b3c4:	4621      	mov	r1, r4
 800b3c6:	4640      	mov	r0, r8
 800b3c8:	f7ff f81e 	bl	800a408 <_malloc_r>
 800b3cc:	4605      	mov	r5, r0
 800b3ce:	2800      	cmp	r0, #0
 800b3d0:	d0ed      	beq.n	800b3ae <_realloc_r+0x1e>
 800b3d2:	42bc      	cmp	r4, r7
 800b3d4:	4622      	mov	r2, r4
 800b3d6:	4631      	mov	r1, r6
 800b3d8:	bf28      	it	cs
 800b3da:	463a      	movcs	r2, r7
 800b3dc:	f7fe fa54 	bl	8009888 <memcpy>
 800b3e0:	4631      	mov	r1, r6
 800b3e2:	4640      	mov	r0, r8
 800b3e4:	f7fe ffa4 	bl	800a330 <_free_r>
 800b3e8:	e7e1      	b.n	800b3ae <_realloc_r+0x1e>
 800b3ea:	4635      	mov	r5, r6
 800b3ec:	e7df      	b.n	800b3ae <_realloc_r+0x1e>

0800b3ee <_raise_r>:
 800b3ee:	291f      	cmp	r1, #31
 800b3f0:	b538      	push	{r3, r4, r5, lr}
 800b3f2:	4604      	mov	r4, r0
 800b3f4:	460d      	mov	r5, r1
 800b3f6:	d904      	bls.n	800b402 <_raise_r+0x14>
 800b3f8:	2316      	movs	r3, #22
 800b3fa:	6003      	str	r3, [r0, #0]
 800b3fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b400:	bd38      	pop	{r3, r4, r5, pc}
 800b402:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b404:	b112      	cbz	r2, 800b40c <_raise_r+0x1e>
 800b406:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b40a:	b94b      	cbnz	r3, 800b420 <_raise_r+0x32>
 800b40c:	4620      	mov	r0, r4
 800b40e:	f000 f831 	bl	800b474 <_getpid_r>
 800b412:	462a      	mov	r2, r5
 800b414:	4601      	mov	r1, r0
 800b416:	4620      	mov	r0, r4
 800b418:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b41c:	f000 b818 	b.w	800b450 <_kill_r>
 800b420:	2b01      	cmp	r3, #1
 800b422:	d00a      	beq.n	800b43a <_raise_r+0x4c>
 800b424:	1c59      	adds	r1, r3, #1
 800b426:	d103      	bne.n	800b430 <_raise_r+0x42>
 800b428:	2316      	movs	r3, #22
 800b42a:	6003      	str	r3, [r0, #0]
 800b42c:	2001      	movs	r0, #1
 800b42e:	e7e7      	b.n	800b400 <_raise_r+0x12>
 800b430:	2400      	movs	r4, #0
 800b432:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b436:	4628      	mov	r0, r5
 800b438:	4798      	blx	r3
 800b43a:	2000      	movs	r0, #0
 800b43c:	e7e0      	b.n	800b400 <_raise_r+0x12>
	...

0800b440 <raise>:
 800b440:	4b02      	ldr	r3, [pc, #8]	; (800b44c <raise+0xc>)
 800b442:	4601      	mov	r1, r0
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	f7ff bfd2 	b.w	800b3ee <_raise_r>
 800b44a:	bf00      	nop
 800b44c:	200004a4 	.word	0x200004a4

0800b450 <_kill_r>:
 800b450:	b538      	push	{r3, r4, r5, lr}
 800b452:	4d07      	ldr	r5, [pc, #28]	; (800b470 <_kill_r+0x20>)
 800b454:	2300      	movs	r3, #0
 800b456:	4604      	mov	r4, r0
 800b458:	4608      	mov	r0, r1
 800b45a:	4611      	mov	r1, r2
 800b45c:	602b      	str	r3, [r5, #0]
 800b45e:	f7f6 f974 	bl	800174a <_kill>
 800b462:	1c43      	adds	r3, r0, #1
 800b464:	d102      	bne.n	800b46c <_kill_r+0x1c>
 800b466:	682b      	ldr	r3, [r5, #0]
 800b468:	b103      	cbz	r3, 800b46c <_kill_r+0x1c>
 800b46a:	6023      	str	r3, [r4, #0]
 800b46c:	bd38      	pop	{r3, r4, r5, pc}
 800b46e:	bf00      	nop
 800b470:	200048b4 	.word	0x200048b4

0800b474 <_getpid_r>:
 800b474:	f7f6 b961 	b.w	800173a <_getpid>

0800b478 <_malloc_usable_size_r>:
 800b478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b47c:	1f18      	subs	r0, r3, #4
 800b47e:	2b00      	cmp	r3, #0
 800b480:	bfbc      	itt	lt
 800b482:	580b      	ldrlt	r3, [r1, r0]
 800b484:	18c0      	addlt	r0, r0, r3
 800b486:	4770      	bx	lr

0800b488 <_init>:
 800b488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48a:	bf00      	nop
 800b48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b48e:	bc08      	pop	{r3}
 800b490:	469e      	mov	lr, r3
 800b492:	4770      	bx	lr

0800b494 <_fini>:
 800b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b496:	bf00      	nop
 800b498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b49a:	bc08      	pop	{r3}
 800b49c:	469e      	mov	lr, r3
 800b49e:	4770      	bx	lr
