// Seed: 3084686702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_5 = -1'h0;
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd44
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_5,
      id_4
  );
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_6 = !1;
  logic [1 'h0 : id_3] id_7 = 1;
endmodule
