
mca-lib.elf:     file format elf32-littlearm


Disassembly of section .text:

0800410c <__BRANCH_TABLE>:
 800410c:	f004 bcc8 	b.w	8008aa0 <Reset_Handler>

08004110 <__USB_Istr>:
 8004110:	f002 b872 	b.w	80061f8 <USB_Istr>

08004114 <__CTR_HP>:
 8004114:	f003 be92 	b.w	8007e3c <CTR_HP>

08004118 <__MSD_WriteBlock>:
 8004118:	f001 bda8 	b.w	8005c6c <MSD_WriteBlock>

0800411c <__MSD_ReadBlock>:
 800411c:	f001 bd62 	b.w	8005be4 <MSD_ReadBlock>

08004120 <__SD_Set_Changed>:
 8004120:	f001 badc 	b.w	80056dc <SD_Set_Changed>

08004124 <__Get_Pixel>:
 8004124:	e19f      	b.n	8004466 <Get_Pixel>

08004126 <__Set_Color>:
 8004126:	f000 bfb5 	b.w	8005094 <Set_Color>

0800412a <__Display_Char>:
 800412a:	f001 b851 	b.w	80051d0 <Display_Char>

0800412e <__Display_Str>:
 800412e:	f001 b881 	b.w	8005234 <Display_Str>

08004132 <__Display_Picture>:
 8004132:	f001 b899 	b.w	8005268 <Display_Picture>

08004136 <__Fill_Rectangle>:
 8004136:	f000 bfae 	b.w	8005096 <Fill_Rectangle>

0800413a <__Beep>:
 800413a:	f000 bd33 	b.w	8004ba4 <Beep>

0800413e <__Set_Orientation>:
 800413e:	f000 bed1 	b.w	8004ee4 <Set_Orientation>

08004142 <__Get_Key>:
 8004142:	f000 bd6b 	b.w	8004c1c <Get_Key>

08004146 <__Flash_Write>:
 8004146:	f001 bae7 	b.w	8005718 <Flash_Write>

0800414a <__Flash_Read>:
 800414a:	f001 bae3 	b.w	8005714 <Flash_Read>

0800414e <Add_Color>:
 800414e:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
 8004152:	f641 0700 	movw	r7, #6144	; 0x1800
 8004156:	f2c4 0701 	movt	r7, #16385	; 0x4001
 800415a:	f241 4600 	movw	r6, #5120	; 0x1400
 800415e:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004162:	2302      	movs	r3, #2
 8004164:	2420      	movs	r4, #32
 8004166:	2520      	movs	r5, #32
 8004168:	60fd      	str	r5, [r7, #12]
 800416a:	6173      	str	r3, [r6, #20]
 800416c:	6174      	str	r4, [r6, #20]
 800416e:	f241 4600 	movw	r6, #5120	; 0x1400
 8004172:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004176:	6134      	str	r4, [r6, #16]
 8004178:	6133      	str	r3, [r6, #16]
 800417a:	60f9      	str	r1, [r7, #12]
 800417c:	6174      	str	r4, [r6, #20]
 800417e:	f241 4600 	movw	r6, #5120	; 0x1400
 8004182:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004186:	6134      	str	r4, [r6, #16]
 8004188:	2521      	movs	r5, #33	; 0x21
 800418a:	60fd      	str	r5, [r7, #12]
 800418c:	6173      	str	r3, [r6, #20]
 800418e:	6174      	str	r4, [r6, #20]
 8004190:	f241 4600 	movw	r6, #5120	; 0x1400
 8004194:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004198:	6134      	str	r4, [r6, #16]
 800419a:	6133      	str	r3, [r6, #16]
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	6174      	str	r4, [r6, #20]
 80041a0:	f241 4600 	movw	r6, #5120	; 0x1400
 80041a4:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041a8:	6134      	str	r4, [r6, #16]
 80041aa:	2522      	movs	r5, #34	; 0x22
 80041ac:	60fd      	str	r5, [r7, #12]
 80041ae:	6173      	str	r3, [r6, #20]
 80041b0:	6174      	str	r4, [r6, #20]
 80041b2:	f241 4600 	movw	r6, #5120	; 0x1400
 80041b6:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041ba:	6134      	str	r4, [r6, #16]
 80041bc:	6133      	str	r3, [r6, #16]
 80041be:	f05f 3544 	movs.w	r5, #1145324612	; 0x44444444
 80041c2:	607d      	str	r5, [r7, #4]
 80041c4:	603d      	str	r5, [r7, #0]
 80041c6:	2010      	movs	r0, #16
 80041c8:	6170      	str	r0, [r6, #20]
 80041ca:	f241 4600 	movw	r6, #5120	; 0x1400
 80041ce:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041d2:	f241 4600 	movw	r6, #5120	; 0x1400
 80041d6:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041da:	f241 4600 	movw	r6, #5120	; 0x1400
 80041de:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041e2:	f241 4600 	movw	r6, #5120	; 0x1400
 80041e6:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041ea:	6130      	str	r0, [r6, #16]
 80041ec:	f241 4600 	movw	r6, #5120	; 0x1400
 80041f0:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041f4:	f241 4600 	movw	r6, #5120	; 0x1400
 80041f8:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80041fc:	f241 4600 	movw	r6, #5120	; 0x1400
 8004200:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004204:	f241 4600 	movw	r6, #5120	; 0x1400
 8004208:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800420c:	6170      	str	r0, [r6, #20]
 800420e:	f641 0600 	movw	r6, #6144	; 0x1800
 8004212:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004216:	f641 0600 	movw	r6, #6144	; 0x1800
 800421a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800421e:	f241 4600 	movw	r6, #5120	; 0x1400
 8004222:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004226:	f241 4600 	movw	r6, #5120	; 0x1400
 800422a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	6130      	str	r0, [r6, #16]
 8004232:	f05f 3533 	movs.w	r5, #858993459	; 0x33333333
 8004236:	607d      	str	r5, [r7, #4]
 8004238:	603d      	str	r5, [r7, #0]
 800423a:	2002      	movs	r0, #2
 800423c:	2520      	movs	r5, #32
 800423e:	60fd      	str	r5, [r7, #12]
 8004240:	6170      	str	r0, [r6, #20]
 8004242:	6174      	str	r4, [r6, #20]
 8004244:	f241 4600 	movw	r6, #5120	; 0x1400
 8004248:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800424c:	6134      	str	r4, [r6, #16]
 800424e:	6130      	str	r0, [r6, #16]
 8004250:	60f9      	str	r1, [r7, #12]
 8004252:	6174      	str	r4, [r6, #20]
 8004254:	f241 4600 	movw	r6, #5120	; 0x1400
 8004258:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800425c:	6134      	str	r4, [r6, #16]
 800425e:	2522      	movs	r5, #34	; 0x22
 8004260:	60fd      	str	r5, [r7, #12]
 8004262:	6170      	str	r0, [r6, #20]
 8004264:	6174      	str	r4, [r6, #20]
 8004266:	f241 4600 	movw	r6, #5120	; 0x1400
 800426a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800426e:	6134      	str	r4, [r6, #16]
 8004270:	6130      	str	r0, [r6, #16]
 8004272:	f241 0582 	movw	r5, #4226	; 0x1082
 8004276:	ea13 0005 	ands.w	r0, r3, r5
 800427a:	d002      	beq.n	8004282 <ADD_1>
 800427c:	ea12 0005 	ands.w	r0, r2, r5
 8004280:	d006      	beq.n	8004290 <ADD_2>

08004282 <ADD_1>:
 8004282:	f641 05e3 	movw	r5, #6371	; 0x18e3
 8004286:	ea03 0305 	and.w	r3, r3, r5
 800428a:	ea43 0302 	orr.w	r3, r3, r2
 800428e:	e005      	b.n	800429c <ADD_3>

08004290 <ADD_2>:
 8004290:	f641 05e3 	movw	r5, #6371	; 0x18e3
 8004294:	ea02 0205 	and.w	r2, r2, r5
 8004298:	ea43 0302 	orr.w	r3, r3, r2

0800429c <ADD_3>:
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	6174      	str	r4, [r6, #20]
 80042a0:	f241 4600 	movw	r6, #5120	; 0x1400
 80042a4:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80042a8:	6134      	str	r4, [r6, #16]
 80042aa:	bcf0      	pop	{r4, r5, r6, r7}
 80042ac:	4770      	bx	lr

080042ae <Erase_Color>:
 80042ae:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
 80042b2:	f641 0700 	movw	r7, #6144	; 0x1800
 80042b6:	f2c4 0701 	movt	r7, #16385	; 0x4001
 80042ba:	f241 4600 	movw	r6, #5120	; 0x1400
 80042be:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80042c2:	2302      	movs	r3, #2
 80042c4:	2420      	movs	r4, #32
 80042c6:	2520      	movs	r5, #32
 80042c8:	60fd      	str	r5, [r7, #12]
 80042ca:	6173      	str	r3, [r6, #20]
 80042cc:	6174      	str	r4, [r6, #20]
 80042ce:	f241 4600 	movw	r6, #5120	; 0x1400
 80042d2:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80042d6:	6134      	str	r4, [r6, #16]
 80042d8:	6133      	str	r3, [r6, #16]
 80042da:	60f9      	str	r1, [r7, #12]
 80042dc:	6174      	str	r4, [r6, #20]
 80042de:	f241 4600 	movw	r6, #5120	; 0x1400
 80042e2:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80042e6:	6134      	str	r4, [r6, #16]
 80042e8:	2521      	movs	r5, #33	; 0x21
 80042ea:	60fd      	str	r5, [r7, #12]
 80042ec:	6173      	str	r3, [r6, #20]
 80042ee:	6174      	str	r4, [r6, #20]
 80042f0:	f241 4600 	movw	r6, #5120	; 0x1400
 80042f4:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80042f8:	6134      	str	r4, [r6, #16]
 80042fa:	6133      	str	r3, [r6, #16]
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	6174      	str	r4, [r6, #20]
 8004300:	f241 4600 	movw	r6, #5120	; 0x1400
 8004304:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004308:	6134      	str	r4, [r6, #16]
 800430a:	2522      	movs	r5, #34	; 0x22
 800430c:	60fd      	str	r5, [r7, #12]
 800430e:	6173      	str	r3, [r6, #20]
 8004310:	6174      	str	r4, [r6, #20]
 8004312:	f241 4600 	movw	r6, #5120	; 0x1400
 8004316:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800431a:	6134      	str	r4, [r6, #16]
 800431c:	6133      	str	r3, [r6, #16]
 800431e:	f05f 3544 	movs.w	r5, #1145324612	; 0x44444444
 8004322:	607d      	str	r5, [r7, #4]
 8004324:	603d      	str	r5, [r7, #0]
 8004326:	2010      	movs	r0, #16
 8004328:	6170      	str	r0, [r6, #20]
 800432a:	f241 4600 	movw	r6, #5120	; 0x1400
 800432e:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004332:	f241 4600 	movw	r6, #5120	; 0x1400
 8004336:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800433a:	f241 4600 	movw	r6, #5120	; 0x1400
 800433e:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004342:	f241 4600 	movw	r6, #5120	; 0x1400
 8004346:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800434a:	6130      	str	r0, [r6, #16]
 800434c:	f241 4600 	movw	r6, #5120	; 0x1400
 8004350:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004354:	f241 4600 	movw	r6, #5120	; 0x1400
 8004358:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800435c:	f241 4600 	movw	r6, #5120	; 0x1400
 8004360:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004364:	f241 4600 	movw	r6, #5120	; 0x1400
 8004368:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800436c:	6170      	str	r0, [r6, #20]
 800436e:	f641 0600 	movw	r6, #6144	; 0x1800
 8004372:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004376:	f641 0600 	movw	r6, #6144	; 0x1800
 800437a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800437e:	f241 4600 	movw	r6, #5120	; 0x1400
 8004382:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004386:	f241 4600 	movw	r6, #5120	; 0x1400
 800438a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	6130      	str	r0, [r6, #16]
 8004392:	f05f 3533 	movs.w	r5, #858993459	; 0x33333333
 8004396:	607d      	str	r5, [r7, #4]
 8004398:	603d      	str	r5, [r7, #0]
 800439a:	2002      	movs	r0, #2
 800439c:	2520      	movs	r5, #32
 800439e:	60fd      	str	r5, [r7, #12]
 80043a0:	6170      	str	r0, [r6, #20]
 80043a2:	6174      	str	r4, [r6, #20]
 80043a4:	f241 4600 	movw	r6, #5120	; 0x1400
 80043a8:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80043ac:	6134      	str	r4, [r6, #16]
 80043ae:	6130      	str	r0, [r6, #16]
 80043b0:	60f9      	str	r1, [r7, #12]
 80043b2:	6174      	str	r4, [r6, #20]
 80043b4:	f241 4600 	movw	r6, #5120	; 0x1400
 80043b8:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80043bc:	6134      	str	r4, [r6, #16]
 80043be:	2522      	movs	r5, #34	; 0x22
 80043c0:	60fd      	str	r5, [r7, #12]
 80043c2:	6170      	str	r0, [r6, #20]
 80043c4:	6174      	str	r4, [r6, #20]
 80043c6:	f241 4600 	movw	r6, #5120	; 0x1400
 80043ca:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80043ce:	6134      	str	r4, [r6, #16]
 80043d0:	6130      	str	r0, [r6, #16]
 80043d2:	f641 05e3 	movw	r5, #6371	; 0x18e3
 80043d6:	ea03 0005 	and.w	r0, r3, r5
 80043da:	4010      	ands	r0, r2
 80043dc:	d03a      	beq.n	8004454 <ERASE_3>
 80043de:	ea03 0305 	and.w	r3, r3, r5
 80043e2:	ea02 0205 	and.w	r2, r2, r5
 80043e6:	4393      	bics	r3, r2
 80043e8:	d034      	beq.n	8004454 <ERASE_3>

080043ea <ERASE_CH1>:
 80043ea:	f240 0580 	movw	r5, #128	; 0x80
 80043ee:	401d      	ands	r5, r3
 80043f0:	d004      	beq.n	80043fc <ERASE_CH2>
 80043f2:	f24e 7580 	movw	r5, #59264	; 0xe780
 80043f6:	ea43 0305 	orr.w	r3, r3, r5
 80043fa:	e02b      	b.n	8004454 <ERASE_3>

080043fc <ERASE_CH2>:
 80043fc:	f240 0502 	movw	r5, #2
 8004400:	401d      	ands	r5, r3
 8004402:	d004      	beq.n	800440e <ERASE_CH3>
 8004404:	f240 751e 	movw	r5, #1822	; 0x71e
 8004408:	ea43 0305 	orr.w	r3, r3, r5
 800440c:	e022      	b.n	8004454 <ERASE_3>

0800440e <ERASE_CH3>:
 800440e:	f241 0500 	movw	r5, #4096	; 0x1000
 8004412:	401d      	ands	r5, r3
 8004414:	d004      	beq.n	8004420 <ERASE_LN1>
 8004416:	f24f 051c 	movw	r5, #61468	; 0xf01c
 800441a:	ea43 0305 	orr.w	r3, r3, r5
 800441e:	e019      	b.n	8004454 <ERASE_3>

08004420 <ERASE_LN1>:
 8004420:	f240 0520 	movw	r5, #32
 8004424:	401d      	ands	r5, r3
 8004426:	d004      	beq.n	8004432 <ERASE_LN2>
 8004428:	f248 7530 	movw	r5, #34608	; 0x8730
 800442c:	ea43 0305 	orr.w	r3, r3, r5
 8004430:	e010      	b.n	8004454 <ERASE_3>

08004432 <ERASE_LN2>:
 8004432:	f640 0500 	movw	r5, #2048	; 0x800
 8004436:	401d      	ands	r5, r3
 8004438:	d004      	beq.n	8004444 <ERASE_GRD>
 800443a:	f64e 751c 	movw	r5, #61212	; 0xef1c
 800443e:	ea43 0305 	orr.w	r3, r3, r5
 8004442:	e007      	b.n	8004454 <ERASE_3>

08004444 <ERASE_GRD>:
 8004444:	f240 0540 	movw	r5, #64	; 0x40
 8004448:	401d      	ands	r5, r3
 800444a:	d003      	beq.n	8004454 <ERASE_3>
 800444c:	f248 4550 	movw	r5, #33872	; 0x8450
 8004450:	ea43 0305 	orr.w	r3, r3, r5

08004454 <ERASE_3>:
 8004454:	60fb      	str	r3, [r7, #12]
 8004456:	6174      	str	r4, [r6, #20]
 8004458:	f241 4600 	movw	r6, #5120	; 0x1400
 800445c:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004460:	6134      	str	r4, [r6, #16]
 8004462:	bcf0      	pop	{r4, r5, r6, r7}
 8004464:	4770      	bx	lr

08004466 <Get_Pixel>:
 8004466:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
 800446a:	f641 0700 	movw	r7, #6144	; 0x1800
 800446e:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8004472:	f241 4600 	movw	r6, #5120	; 0x1400
 8004476:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800447a:	2302      	movs	r3, #2
 800447c:	2420      	movs	r4, #32
 800447e:	2520      	movs	r5, #32
 8004480:	60fd      	str	r5, [r7, #12]
 8004482:	6173      	str	r3, [r6, #20]
 8004484:	6174      	str	r4, [r6, #20]
 8004486:	f241 4600 	movw	r6, #5120	; 0x1400
 800448a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800448e:	6134      	str	r4, [r6, #16]
 8004490:	6133      	str	r3, [r6, #16]
 8004492:	60f9      	str	r1, [r7, #12]
 8004494:	6174      	str	r4, [r6, #20]
 8004496:	f241 4600 	movw	r6, #5120	; 0x1400
 800449a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800449e:	6134      	str	r4, [r6, #16]
 80044a0:	2521      	movs	r5, #33	; 0x21
 80044a2:	60fd      	str	r5, [r7, #12]
 80044a4:	6173      	str	r3, [r6, #20]
 80044a6:	6174      	str	r4, [r6, #20]
 80044a8:	f241 4600 	movw	r6, #5120	; 0x1400
 80044ac:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80044b0:	6134      	str	r4, [r6, #16]
 80044b2:	6133      	str	r3, [r6, #16]
 80044b4:	60f8      	str	r0, [r7, #12]
 80044b6:	6174      	str	r4, [r6, #20]
 80044b8:	f241 4600 	movw	r6, #5120	; 0x1400
 80044bc:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80044c0:	6134      	str	r4, [r6, #16]
 80044c2:	2522      	movs	r5, #34	; 0x22
 80044c4:	60fd      	str	r5, [r7, #12]
 80044c6:	6173      	str	r3, [r6, #20]
 80044c8:	6174      	str	r4, [r6, #20]
 80044ca:	f241 4600 	movw	r6, #5120	; 0x1400
 80044ce:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80044d2:	6134      	str	r4, [r6, #16]
 80044d4:	6133      	str	r3, [r6, #16]
 80044d6:	f05f 3544 	movs.w	r5, #1145324612	; 0x44444444
 80044da:	607d      	str	r5, [r7, #4]
 80044dc:	603d      	str	r5, [r7, #0]
 80044de:	2110      	movs	r1, #16
 80044e0:	6171      	str	r1, [r6, #20]
 80044e2:	f241 4600 	movw	r6, #5120	; 0x1400
 80044e6:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80044ea:	f241 4600 	movw	r6, #5120	; 0x1400
 80044ee:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80044f2:	f241 4600 	movw	r6, #5120	; 0x1400
 80044f6:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80044fa:	f241 4600 	movw	r6, #5120	; 0x1400
 80044fe:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004502:	6131      	str	r1, [r6, #16]
 8004504:	f241 4600 	movw	r6, #5120	; 0x1400
 8004508:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800450c:	f241 4600 	movw	r6, #5120	; 0x1400
 8004510:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004514:	f241 4600 	movw	r6, #5120	; 0x1400
 8004518:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800451c:	f241 4600 	movw	r6, #5120	; 0x1400
 8004520:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004524:	6171      	str	r1, [r6, #20]
 8004526:	f641 0600 	movw	r6, #6144	; 0x1800
 800452a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800452e:	f641 0600 	movw	r6, #6144	; 0x1800
 8004532:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004536:	f241 4600 	movw	r6, #5120	; 0x1400
 800453a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800453e:	f241 4600 	movw	r6, #5120	; 0x1400
 8004542:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004546:	68b8      	ldr	r0, [r7, #8]
 8004548:	6131      	str	r1, [r6, #16]
 800454a:	f05f 3533 	movs.w	r5, #858993459	; 0x33333333
 800454e:	607d      	str	r5, [r7, #4]
 8004550:	603d      	str	r5, [r7, #0]
 8004552:	bcf0      	pop	{r4, r5, r6, r7}
 8004554:	4770      	bx	lr

08004556 <__WFI>:
 8004556:	bf30      	wfi
 8004558:	4770      	bx	lr

0800455a <__WFE>:
 800455a:	bf20      	wfe
 800455c:	4770      	bx	lr

0800455e <__SEV>:
 800455e:	bf40      	sev
 8004560:	4770      	bx	lr

08004562 <__ISB>:
 8004562:	f3bf 8f6f 	isb	sy
 8004566:	4770      	bx	lr

08004568 <__DSB>:
 8004568:	f3bf 8f4f 	dsb	sy
 800456c:	4770      	bx	lr

0800456e <__DMB>:
 800456e:	f3bf 8f5f 	dmb	sy
 8004572:	4770      	bx	lr

08004574 <__SVC>:
 8004574:	df01      	svc	1
 8004576:	4770      	bx	lr

08004578 <__MRS_CONTROL>:
 8004578:	f3ef 8014 	mrs	r0, CONTROL
 800457c:	4770      	bx	lr

0800457e <__MSR_CONTROL>:
 800457e:	f380 8814 	msr	CONTROL, r0
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	4770      	bx	lr

08004588 <__MRS_PSP>:
 8004588:	f3ef 8009 	mrs	r0, PSP
 800458c:	4770      	bx	lr

0800458e <__MSR_PSP>:
 800458e:	f380 8809 	msr	PSP, r0
 8004592:	4770      	bx	lr

08004594 <__MRS_MSP>:
 8004594:	f3ef 8008 	mrs	r0, MSP
 8004598:	4770      	bx	lr

0800459a <__MSR_MSP>:
 800459a:	f380 8808 	msr	MSP, r0
 800459e:	4770      	bx	lr

080045a0 <__SETPRIMASK>:
 80045a0:	b672      	cpsid	i
 80045a2:	4770      	bx	lr

080045a4 <__RESETPRIMASK>:
 80045a4:	b662      	cpsie	i
 80045a6:	4770      	bx	lr

080045a8 <__SETFAULTMASK>:
 80045a8:	b671      	cpsid	f
 80045aa:	4770      	bx	lr

080045ac <__RESETFAULTMASK>:
 80045ac:	b661      	cpsie	f
 80045ae:	4770      	bx	lr

080045b0 <__BASEPRICONFIG>:
 80045b0:	f380 8811 	msr	BASEPRI, r0
 80045b4:	4770      	bx	lr

080045b6 <__GetBASEPRI>:
 80045b6:	f3ef 8012 	mrs	r0, BASEPRI_MASK
 80045ba:	4770      	bx	lr

080045bc <__REV_HalfWord>:
 80045bc:	ba40      	rev16	r0, r0
 80045be:	4770      	bx	lr

080045c0 <__REV_Word>:
 80045c0:	ba00      	rev	r0, r0
 80045c2:	4770      	bx	lr
 80045c4:	080094a0 	.word	0x080094a0
 80045c8:	20000000 	.word	0x20000000
 80045cc:	2000012c 	.word	0x2000012c
 80045d0:	2000012c 	.word	0x2000012c
 80045d4:	20000460 	.word	0x20000460

080045d8 <NMIException>:
const static char *msgbfe = "Bus Fault Exception";
const static char *msgufe = "Usage Fault Exception";
#endif

void NMIException(void)
{}
 80045d8:	4770      	bx	lr

080045da <DebugMonitor>:
	Display_Str(100, 20, RED, BKGND_COLOR, msgufe);
	while (1) {}
}

void DebugMonitor(void)
{}
 80045da:	4770      	bx	lr

080045dc <SVCHandler>:

void SVCHandler(void)
{}
 80045dc:	4770      	bx	lr

080045de <PendSVC>:

void PendSVC(void)
{}
 80045de:	4770      	bx	lr

080045e0 <SysTickHandler>:

void SysTickHandler(void)
{}
 80045e0:	4770      	bx	lr

080045e2 <WWDG_IRQHandler>:

void WWDG_IRQHandler(void)
{}
 80045e2:	4770      	bx	lr

080045e4 <PVD_IRQHandler>:

void PVD_IRQHandler(void)
{}
 80045e4:	4770      	bx	lr

080045e6 <TAMPER_IRQHandler>:

void TAMPER_IRQHandler(void)
{}
 80045e6:	4770      	bx	lr

080045e8 <RTC_IRQHandler>:

void RTC_IRQHandler(void)
{}
 80045e8:	4770      	bx	lr

080045ea <FLASH_IRQHandler>:

void FLASH_IRQHandler(void)
{}
 80045ea:	4770      	bx	lr

080045ec <RCC_IRQHandler>:

void RCC_IRQHandler(void)
{}
 80045ec:	4770      	bx	lr

080045ee <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{}
 80045ee:	4770      	bx	lr

080045f0 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{}
 80045f0:	4770      	bx	lr

080045f2 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{}
 80045f2:	4770      	bx	lr

080045f4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{}
 80045f4:	4770      	bx	lr

080045f6 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{}
 80045f6:	4770      	bx	lr

080045f8 <DMAChannel1_IRQHandler>:

void DMAChannel1_IRQHandler(void)
{}
 80045f8:	4770      	bx	lr

080045fa <DMAChannel2_IRQHandler>:

void DMAChannel2_IRQHandler(void)
{}
 80045fa:	4770      	bx	lr

080045fc <DMAChannel3_IRQHandler>:

void DMAChannel3_IRQHandler(void)
{}
 80045fc:	4770      	bx	lr

080045fe <DMAChannel4_IRQHandler>:

void DMAChannel4_IRQHandler(void)
{}
 80045fe:	4770      	bx	lr

08004600 <DMAChannel5_IRQHandler>:

void DMAChannel5_IRQHandler(void)
{}
 8004600:	4770      	bx	lr

08004602 <DMAChannel6_IRQHandler>:

void DMAChannel6_IRQHandler(void)
{}
 8004602:	4770      	bx	lr

08004604 <DMAChannel7_IRQHandler>:

void DMAChannel7_IRQHandler(void)
{}
 8004604:	4770      	bx	lr

08004606 <ADC_IRQHandler>:

void ADC_IRQHandler(void)
{}
 8004606:	4770      	bx	lr

08004608 <CAN_RX1_IRQHandler>:
{
	USB_Istr();
}

void CAN_RX1_IRQHandler(void)
{}
 8004608:	4770      	bx	lr

0800460a <CAN_SCE_IRQHandler>:

void CAN_SCE_IRQHandler(void)
{}
 800460a:	4770      	bx	lr

0800460c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{}
 800460c:	4770      	bx	lr

0800460e <TIM1_BRK_IRQHandler>:

void TIM1_BRK_IRQHandler(void)
{}
 800460e:	4770      	bx	lr

08004610 <TIM1_UP_IRQHandler>:

void TIM1_UP_IRQHandler(void)
{}
 8004610:	4770      	bx	lr

08004612 <TIM1_TRG_COM_IRQHandler>:

void TIM1_TRG_COM_IRQHandler(void)
{}
 8004612:	4770      	bx	lr

08004614 <TIM1_CC_IRQHandler>:

void TIM1_CC_IRQHandler(void)
{}
 8004614:	4770      	bx	lr

08004616 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{}
 8004616:	4770      	bx	lr

08004618 <TIM3_IRQHandler>:
{
	static unsigned char CounterKey = 10;
	static unsigned char KeyCodeLast, KeyWaitCounter, m_count;
	unsigned char   KeyCode = 0;

	TIM3_SR = 0; // clear the interrupt flag
 8004618:	4b4a      	ldr	r3, [pc, #296]	; (8004744 <TIM3_IRQHandler+0x12c>)
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]

	if (BeepCounter > 0) {
 800461e:	4b4a      	ldr	r3, [pc, #296]	; (8004748 <TIM3_IRQHandler+0x130>)
 8004620:	881a      	ldrh	r2, [r3, #0]
 8004622:	b11a      	cbz	r2, 800462c <TIM3_IRQHandler+0x14>
		BeepCounter--;
 8004624:	881a      	ldrh	r2, [r3, #0]
 8004626:	3a01      	subs	r2, #1
 8004628:	b292      	uxth	r2, r2
 800462a:	801a      	strh	r2, [r3, #0]
	}
	if (DelayCounter > 0){
 800462c:	4b47      	ldr	r3, [pc, #284]	; (800474c <TIM3_IRQHandler+0x134>)
 800462e:	881a      	ldrh	r2, [r3, #0]
 8004630:	b11a      	cbz	r2, 800463a <TIM3_IRQHandler+0x22>
		DelayCounter--;
 8004632:	881a      	ldrh	r2, [r3, #0]
 8004634:	3a01      	subs	r2, #1
 8004636:	b292      	uxth	r2, r2
 8004638:	801a      	strh	r2, [r3, #0]
	}
	if (CounterKey > 0){
 800463a:	4b45      	ldr	r3, [pc, #276]	; (8004750 <TIM3_IRQHandler+0x138>)
 800463c:	781a      	ldrb	r2, [r3, #0]
 800463e:	b10a      	cbz	r2, 8004644 <TIM3_IRQHandler+0x2c>
		CounterKey--;
 8004640:	3a01      	subs	r2, #1
 8004642:	701a      	strb	r2, [r3, #0]
	}

	if (BeepCounter <= 0) {
 8004644:	4b40      	ldr	r3, [pc, #256]	; (8004748 <TIM3_IRQHandler+0x130>)
 8004646:	881b      	ldrh	r3, [r3, #0]
 8004648:	b923      	cbnz	r3, 8004654 <TIM3_IRQHandler+0x3c>
		// Turn off the beep signal
		TIM4_CR1 &= ~(0x0001);  //CEN=0, TIMER4 Enable
 800464a:	4b42      	ldr	r3, [pc, #264]	; (8004754 <TIM3_IRQHandler+0x13c>)
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	f022 0201 	bic.w	r2, r2, #1
 8004652:	601a      	str	r2, [r3, #0]
	}
	if (CounterKey <= 0){ // checking for key press every 20ms
 8004654:	4b3e      	ldr	r3, [pc, #248]	; (8004750 <TIM3_IRQHandler+0x138>)
 8004656:	781a      	ldrb	r2, [r3, #0]
 8004658:	2a00      	cmp	r2, #0
 800465a:	d172      	bne.n	8004742 <TIM3_IRQHandler+0x12a>
		CounterKey = 10;
 800465c:	320a      	adds	r2, #10
 800465e:	701a      	strb	r2, [r3, #0]

		if (KeyWaitCounter)
 8004660:	4b3d      	ldr	r3, [pc, #244]	; (8004758 <TIM3_IRQHandler+0x140>)
 8004662:	781a      	ldrb	r2, [r3, #0]
 8004664:	b10a      	cbz	r2, 800466a <TIM3_IRQHandler+0x52>
			KeyWaitCounter--;
 8004666:	3a01      	subs	r2, #1
 8004668:	701a      	strb	r2, [r3, #0]

		if(orientation == VERT){
 800466a:	4b3c      	ldr	r3, [pc, #240]	; (800475c <TIM3_IRQHandler+0x144>)
			if (!(GPIOD_IDR & KEY_M)) KeyCode = KEYCODE_M;
 800466c:	4a3c      	ldr	r2, [pc, #240]	; (8004760 <TIM3_IRQHandler+0x148>)
		CounterKey = 10;

		if (KeyWaitCounter)
			KeyWaitCounter--;

		if(orientation == VERT){
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	2b01      	cmp	r3, #1
			if (!(GPIOD_IDR & KEY_M)) KeyCode = KEYCODE_M;
 8004672:	6813      	ldr	r3, [r2, #0]
		CounterKey = 10;

		if (KeyWaitCounter)
			KeyWaitCounter--;

		if(orientation == VERT){
 8004674:	d11c      	bne.n	80046b0 <TIM3_IRQHandler+0x98>
			if (!(GPIOD_IDR & KEY_M)) KeyCode = KEYCODE_M;
 8004676:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800467a:	d038      	beq.n	80046ee <TIM3_IRQHandler+0xd6>
			else if (!(GPIOA_IDR & KEY_B)) KeyCode = KEYCODE_B;
 800467c:	4b39      	ldr	r3, [pc, #228]	; (8004764 <TIM3_IRQHandler+0x14c>)
 800467e:	6819      	ldr	r1, [r3, #0]
 8004680:	f011 0f08 	tst.w	r1, #8
 8004684:	d031      	beq.n	80046ea <TIM3_IRQHandler+0xd2>
			else if (!(GPIOA_IDR & KEY_PLAY)) KeyCode = KEYCODE_PLAY;
 8004686:	6819      	ldr	r1, [r3, #0]
 8004688:	f011 0f10 	tst.w	r1, #16
 800468c:	d031      	beq.n	80046f2 <TIM3_IRQHandler+0xda>
			else if (!(GPIOA_IDR & KEY_UP)) KeyCode = KEYCODE_RIGHT;
 800468e:	6819      	ldr	r1, [r3, #0]
 8004690:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004694:	d035      	beq.n	8004702 <TIM3_IRQHandler+0xea>
			else if (!(GPIOD_IDR & KEY_DOWN)) KeyCode =  KEYCODE_LEFT;
 8004696:	6812      	ldr	r2, [r2, #0]
 8004698:	f412 7f00 	tst.w	r2, #512	; 0x200
 800469c:	d02f      	beq.n	80046fe <TIM3_IRQHandler+0xe6>
			else if (!(GPIOA_IDR & KEY_LEFT)) KeyCode = KEYCODE_UP;
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	f012 0f20 	tst.w	r2, #32
 80046a4:	d027      	beq.n	80046f6 <TIM3_IRQHandler+0xde>
			else if (!(GPIOA_IDR & KEY_RIGHT)) KeyCode = KEYCODE_DOWN;
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80046ac:	d025      	beq.n	80046fa <TIM3_IRQHandler+0xe2>
 80046ae:	e045      	b.n	800473c <TIM3_IRQHandler+0x124>
		} else {
			if (!(GPIOD_IDR & KEY_M)) KeyCode = KEYCODE_M;
 80046b0:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80046b4:	d01b      	beq.n	80046ee <TIM3_IRQHandler+0xd6>
			else if (!(GPIOA_IDR & KEY_B)) KeyCode = KEYCODE_B;
 80046b6:	4b2b      	ldr	r3, [pc, #172]	; (8004764 <TIM3_IRQHandler+0x14c>)
 80046b8:	6819      	ldr	r1, [r3, #0]
 80046ba:	f011 0f08 	tst.w	r1, #8
 80046be:	d014      	beq.n	80046ea <TIM3_IRQHandler+0xd2>
			else if (!(GPIOA_IDR & KEY_PLAY)) KeyCode = KEYCODE_PLAY;
 80046c0:	6819      	ldr	r1, [r3, #0]
 80046c2:	f011 0f10 	tst.w	r1, #16
 80046c6:	d014      	beq.n	80046f2 <TIM3_IRQHandler+0xda>
			else if (!(GPIOA_IDR & KEY_UP)) KeyCode = KEYCODE_UP;
 80046c8:	6819      	ldr	r1, [r3, #0]
 80046ca:	f011 0f40 	tst.w	r1, #64	; 0x40
 80046ce:	d012      	beq.n	80046f6 <TIM3_IRQHandler+0xde>
			else if (!(GPIOD_IDR & KEY_DOWN)) KeyCode = KEYCODE_DOWN;
 80046d0:	6812      	ldr	r2, [r2, #0]
 80046d2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80046d6:	d010      	beq.n	80046fa <TIM3_IRQHandler+0xe2>
			else if (!(GPIOA_IDR & KEY_LEFT)) KeyCode = KEYCODE_LEFT;
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	f012 0f20 	tst.w	r2, #32
 80046de:	d00e      	beq.n	80046fe <TIM3_IRQHandler+0xe6>
			else if (!(GPIOA_IDR & KEY_RIGHT)) KeyCode = KEYCODE_RIGHT;
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80046e6:	d00c      	beq.n	8004702 <TIM3_IRQHandler+0xea>
 80046e8:	e028      	b.n	800473c <TIM3_IRQHandler+0x124>
 80046ea:	2303      	movs	r3, #3
 80046ec:	e00a      	b.n	8004704 <TIM3_IRQHandler+0xec>
 80046ee:	2302      	movs	r3, #2
 80046f0:	e008      	b.n	8004704 <TIM3_IRQHandler+0xec>
 80046f2:	2301      	movs	r3, #1
 80046f4:	e006      	b.n	8004704 <TIM3_IRQHandler+0xec>
 80046f6:	2304      	movs	r3, #4
 80046f8:	e004      	b.n	8004704 <TIM3_IRQHandler+0xec>
 80046fa:	2305      	movs	r3, #5
 80046fc:	e002      	b.n	8004704 <TIM3_IRQHandler+0xec>
 80046fe:	2306      	movs	r3, #6
 8004700:	e000      	b.n	8004704 <TIM3_IRQHandler+0xec>
 8004702:	2307      	movs	r3, #7
		}
		if (KeyCode) {
			if (KeyCode == KeyCodeLast) {
 8004704:	4a14      	ldr	r2, [pc, #80]	; (8004758 <TIM3_IRQHandler+0x140>)
 8004706:	7851      	ldrb	r1, [r2, #1]
 8004708:	4299      	cmp	r1, r3
 800470a:	d110      	bne.n	800472e <TIM3_IRQHandler+0x116>
				if (KeyWaitCounter == 0) {
 800470c:	7811      	ldrb	r1, [r2, #0]
 800470e:	b9b1      	cbnz	r1, 800473e <TIM3_IRQHandler+0x126>
					if (KeyCode >= KEYCODE_UP) {
 8004710:	2b03      	cmp	r3, #3
 8004712:	d902      	bls.n	800471a <TIM3_IRQHandler+0x102>
						KeyWaitCounter = 2; // 40ms repeat interval
 8004714:	3102      	adds	r1, #2
 8004716:	7011      	strb	r1, [r2, #0]
 8004718:	e00d      	b.n	8004736 <TIM3_IRQHandler+0x11e>
						KeyBuffer = KeyCode;
					} else if ((KeyCode == KEYCODE_M) && (m_count == 0)) {
 800471a:	2b02      	cmp	r3, #2
 800471c:	d10f      	bne.n	800473e <TIM3_IRQHandler+0x126>
 800471e:	7891      	ldrb	r1, [r2, #2]
 8004720:	b969      	cbnz	r1, 800473e <TIM3_IRQHandler+0x126>
						m_count++;
 8004722:	3101      	adds	r1, #1
 8004724:	7091      	strb	r1, [r2, #2]
						KeyBuffer = KEYCODE_B;
 8004726:	4a10      	ldr	r2, [pc, #64]	; (8004768 <TIM3_IRQHandler+0x150>)
 8004728:	3102      	adds	r1, #2
 800472a:	7011      	strb	r1, [r2, #0]
 800472c:	e007      	b.n	800473e <TIM3_IRQHandler+0x126>
					}
				}
			} else {
				KeyWaitCounter = 25;  // 500ms delay before repeat
 800472e:	2119      	movs	r1, #25
 8004730:	7011      	strb	r1, [r2, #0]
				m_count = 0;
 8004732:	3919      	subs	r1, #25
 8004734:	7091      	strb	r1, [r2, #2]
				KeyBuffer = KeyCode;
 8004736:	4a0c      	ldr	r2, [pc, #48]	; (8004768 <TIM3_IRQHandler+0x150>)
 8004738:	7013      	strb	r3, [r2, #0]
 800473a:	e000      	b.n	800473e <TIM3_IRQHandler+0x126>
 800473c:	2300      	movs	r3, #0
			}
		}
		KeyCodeLast = KeyCode;
 800473e:	4a06      	ldr	r2, [pc, #24]	; (8004758 <TIM3_IRQHandler+0x140>)
 8004740:	7053      	strb	r3, [r2, #1]
 8004742:	4770      	bx	lr
 8004744:	40000410 	.word	0x40000410
 8004748:	20000164 	.word	0x20000164
 800474c:	20000166 	.word	0x20000166
 8004750:	20000000 	.word	0x20000000
 8004754:	40000800 	.word	0x40000800
 8004758:	20000130 	.word	0x20000130
 800475c:	2000016a 	.word	0x2000016a
 8004760:	40011408 	.word	0x40011408
 8004764:	40010808 	.word	0x40010808
 8004768:	20000169 	.word	0x20000169

0800476c <TIM4_IRQHandler>:
	}
}

void TIM4_IRQHandler(void)
{}
 800476c:	4770      	bx	lr

0800476e <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{}
 800476e:	4770      	bx	lr

08004770 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{}
 8004770:	4770      	bx	lr

08004772 <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler(void)
{}
 8004772:	4770      	bx	lr

08004774 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler(void)
{}
 8004774:	4770      	bx	lr

08004776 <SPI1_IRQHandler>:

void SPI1_IRQHandler(void)
{}
 8004776:	4770      	bx	lr

08004778 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{}
 8004778:	4770      	bx	lr

0800477a <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{}
 800477a:	4770      	bx	lr

0800477c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{}
 800477c:	4770      	bx	lr

0800477e <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{}
 800477e:	4770      	bx	lr

08004780 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{}
 8004780:	4770      	bx	lr

08004782 <RTCAlarm_IRQHandler>:

void RTCAlarm_IRQHandler(void)
{}
 8004782:	4770      	bx	lr

08004784 <USBWakeUp_IRQHandler>:

void USBWakeUp_IRQHandler(void)
{}
 8004784:	4770      	bx	lr

08004786 <USB_LP_CAN_RX0_IRQHandler>:
	CTR_HP();
}

void USB_LP_CAN_RX0_IRQHandler(void)
{
	USB_Istr();
 8004786:	f001 bd37 	b.w	80061f8 <USB_Istr>

0800478a <USB_HP_CAN_TX_IRQHandler>:
void ADC_IRQHandler(void)
{}

void USB_HP_CAN_TX_IRQHandler(void)
{
	CTR_HP();
 800478a:	f003 bb57 	b.w	8007e3c <CTR_HP>

0800478e <UsageFaultException>:
{
	Display_Str(100, 20, RED, BKGND_COLOR, msgbfe);
	while (1) {}
}
void UsageFaultException(void)
{
 800478e:	b507      	push	{r0, r1, r2, lr}
	Display_Str(100, 20, RED, BKGND_COLOR, msgufe);
 8004790:	4b04      	ldr	r3, [pc, #16]	; (80047a4 <UsageFaultException+0x16>)
 8004792:	2064      	movs	r0, #100	; 0x64
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2114      	movs	r1, #20
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	221f      	movs	r2, #31
 800479c:	2300      	movs	r3, #0
 800479e:	f000 fd49 	bl	8005234 <Display_Str>
 80047a2:	e7fe      	b.n	80047a2 <UsageFaultException+0x14>
 80047a4:	08008ae4 	.word	0x08008ae4

080047a8 <BusFaultException>:
	Display_Str(100, 20, RED, BKGND_COLOR, msgmme);
	while (1) {}
}

void BusFaultException(void)
{
 80047a8:	b507      	push	{r0, r1, r2, lr}
	Display_Str(100, 20, RED, BKGND_COLOR, msgbfe);
 80047aa:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <BusFaultException+0x18>)
 80047ac:	2064      	movs	r0, #100	; 0x64
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	2114      	movs	r1, #20
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	221f      	movs	r2, #31
 80047b6:	2300      	movs	r3, #0
 80047b8:	f000 fd3c 	bl	8005234 <Display_Str>
 80047bc:	e7fe      	b.n	80047bc <BusFaultException+0x14>
 80047be:	bf00      	nop
 80047c0:	08008ae4 	.word	0x08008ae4

080047c4 <MemManageException>:
	Display_Str(100, 20, RED, BKGND_COLOR, msghfe);
	while (1) {}
}

void MemManageException(void)
{
 80047c4:	b507      	push	{r0, r1, r2, lr}
	Display_Str(100, 20, RED, BKGND_COLOR, msgmme);
 80047c6:	4b05      	ldr	r3, [pc, #20]	; (80047dc <MemManageException+0x18>)
 80047c8:	2064      	movs	r0, #100	; 0x64
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	2114      	movs	r1, #20
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	221f      	movs	r2, #31
 80047d2:	2300      	movs	r3, #0
 80047d4:	f000 fd2e 	bl	8005234 <Display_Str>
 80047d8:	e7fe      	b.n	80047d8 <MemManageException+0x14>
 80047da:	bf00      	nop
 80047dc:	08008ae4 	.word	0x08008ae4

080047e0 <HardFaultException>:

void NMIException(void)
{}

void HardFaultException(void)
{
 80047e0:	b507      	push	{r0, r1, r2, lr}
	Display_Str(100, 20, RED, BKGND_COLOR, msghfe);
 80047e2:	4b05      	ldr	r3, [pc, #20]	; (80047f8 <HardFaultException+0x18>)
 80047e4:	2064      	movs	r0, #100	; 0x64
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	2114      	movs	r1, #20
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	221f      	movs	r2, #31
 80047ee:	2300      	movs	r3, #0
 80047f0:	f000 fd20 	bl	8005234 <Display_Str>
 80047f4:	e7fe      	b.n	80047f4 <HardFaultException+0x14>
 80047f6:	bf00      	nop
 80047f8:	08008ae4 	.word	0x08008ae4

080047fc <main>:
#define STRT_MSG_WIDTH	(20 * CHAR_WIDTH)
#define STRT_MSG_X ((320 / 2) - (STRT_MSG_WIDTH / 2))	// always horizontal to start
#endif

void main(void)
{
 80047fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	void *app_stack;
	pFunction app_reset;
	u16 x, y;

	/*--------------initialization-----------*/
	Set_Orientation (HORZ);
 80047fe:	2000      	movs	r0, #0
 8004800:	f000 fb70 	bl	8004ee4 <Set_Orientation>
	Set_System();
 8004804:	f000 fb10 	bl	8004e28 <Set_System>
	NVIC_Configuration();
 8004808:	f000 fabc 	bl	8004d84 <NVIC_Configuration>
	GPIO_Config();
 800480c:	f000 f898 	bl	8004940 <GPIO_Config>
	//DMA_Configuration();
	ADC_Configuration();
 8004810:	f000 f902 	bl	8004a18 <ADC_Configuration>
	Timer_Configuration();
 8004814:	f000 f95e 	bl	8004ad4 <Timer_Configuration>
	LCD_Initial();
 8004818:	f000 fe78 	bl	800550c <LCD_Initial>
	Clear_Screen( BKGND_COLOR );
 800481c:	2000      	movs	r0, #0
 800481e:	f000 fc63 	bl	80050e8 <Clear_Screen>
	USB_Init();
 8004822:	f003 faf7 	bl	8007e14 <USB_Init>
	MSD_Init();
 8004826:	f001 fa6b 	bl	8005d00 <MSD_Init>
	Get_Medium_Characteristics();
 800482a:	f001 f9ad 	bl	8005b88 <Get_Medium_Characteristics>
	MSD_ReadBlock(Data_Buffer, 0, 512);
 800482e:	2100      	movs	r1, #0
 8004830:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004834:	483b      	ldr	r0, [pc, #236]	; (8004924 <main+0x128>)
 8004836:	f001 f9d5 	bl	8005be4 <MSD_ReadBlock>
	MSD_GoIdleState();
 800483a:	f000 ffdd 	bl	80057f8 <MSD_GoIdleState>
	//	Display_Info("SD Flash: block count", Mass_Block_Count);
	//	Display_Info("SD Flash: CSD Struct", MSD_csd.CSDStruct);
	//} else {
	//	Display_Str(8, (boot_msg_y -= 16), TXT_COLOR, BKGND_COLOR, "SD Flash: not present");
	//}
	if(USB_ON()){
 800483e:	f000 f9d1 	bl	8004be4 <USB_ON>
 8004842:	4604      	mov	r4, r0
 8004844:	b1c8      	cbz	r0, 800487a <main+0x7e>
		Display_Str(8, (boot_msg_y -= 16), TXT_COLOR, BKGND_COLOR, "Disconnect USB before");
 8004846:	4c38      	ldr	r4, [pc, #224]	; (8004928 <main+0x12c>)
 8004848:	4b38      	ldr	r3, [pc, #224]	; (800492c <main+0x130>)
 800484a:	8821      	ldrh	r1, [r4, #0]
 800484c:	2008      	movs	r0, #8
 800484e:	3910      	subs	r1, #16
 8004850:	b289      	uxth	r1, r1
 8004852:	8021      	strh	r1, [r4, #0]
 8004854:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	2300      	movs	r3, #0
 800485c:	f000 fcea 	bl	8005234 <Display_Str>
		Display_Str(8, (boot_msg_y -= 16), TXT_COLOR, BKGND_COLOR, "turning on device.");
 8004860:	8821      	ldrh	r1, [r4, #0]
 8004862:	4b33      	ldr	r3, [pc, #204]	; (8004930 <main+0x134>)
 8004864:	3910      	subs	r1, #16
 8004866:	b289      	uxth	r1, r1
 8004868:	8021      	strh	r1, [r4, #0]
 800486a:	2008      	movs	r0, #8
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004872:	2300      	movs	r3, #0
 8004874:	f000 fcde 	bl	8005234 <Display_Str>
 8004878:	e7fe      	b.n	8004878 <main+0x7c>
	//}
	//Delay_MS(5000);
	// start up messages span entire 30 char available for both orientations
	/*----------Revision Information----------*/
	Clear_Screen( BKGND_COLOR );
	Display_Str(0, 176, TXT_COLOR, BKGND_COLOR, msg_id);
 800487a:	4d2e      	ldr	r5, [pc, #184]	; (8004934 <main+0x138>)
	//	Display_Str(8, (boot_msg_y -= 16), TXT_COLOR, BKGND_COLOR, "USB: not connected");
	//}
	//Delay_MS(5000);
	// start up messages span entire 30 char available for both orientations
	/*----------Revision Information----------*/
	Clear_Screen( BKGND_COLOR );
 800487c:	f000 fc34 	bl	80050e8 <Clear_Screen>
	Display_Str(0, 176, TXT_COLOR, BKGND_COLOR, msg_id);
 8004880:	682b      	ldr	r3, [r5, #0]
 8004882:	4620      	mov	r0, r4
 8004884:	21b0      	movs	r1, #176	; 0xb0
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800488c:	4623      	mov	r3, r4
 800488e:	f000 fcd1 	bl	8005234 <Display_Str>
	Display_Str(0, 160, TXT_COLOR, BKGND_COLOR, msg_devel);
 8004892:	686b      	ldr	r3, [r5, #4]
 8004894:	4620      	mov	r0, r4
 8004896:	21a0      	movs	r1, #160	; 0xa0
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800489e:	4623      	mov	r3, r4
 80048a0:	f000 fcc8 	bl	8005234 <Display_Str>
	Display_Str(0, 144, TXT_COLOR, BKGND_COLOR, msg_team);
 80048a4:	68ab      	ldr	r3, [r5, #8]
 80048a6:	4620      	mov	r0, r4
 80048a8:	2190      	movs	r1, #144	; 0x90
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048b0:	4623      	mov	r3, r4
 80048b2:	f000 fcbf 	bl	8005234 <Display_Str>
	Display_Str(0, 128, TXT_COLOR, BKGND_COLOR, msg_libver);
 80048b6:	68eb      	ldr	r3, [r5, #12]
 80048b8:	4620      	mov	r0, r4
 80048ba:	2180      	movs	r1, #128	; 0x80
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048c2:	4623      	mov	r3, r4
 80048c4:	f000 fcb6 	bl	8005234 <Display_Str>
	x = 120 - (SMALL_TREFOIL_WIDTH / 2);
	y = 8;
	Display_Picture(small_trelfoil_bits, YEL, x, y,
 80048c8:	2420      	movs	r4, #32
 80048ca:	2268      	movs	r2, #104	; 0x68
 80048cc:	2308      	movs	r3, #8
 80048ce:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80048d2:	f105 0010 	add.w	r0, r5, #16
 80048d6:	9400      	str	r4, [sp, #0]
 80048d8:	9401      	str	r4, [sp, #4]
 80048da:	f000 fcc5 	bl	8005268 <Display_Picture>
	                  SMALL_TREFOIL_WIDTH, SMALL_TREFOIL_HEIGHT );
	y = lcd_height - (y + SMALL_TREFOIL_HEIGHT);
	Display_Picture(small_trelfoil_bits, YEL,x, y,
 80048de:	4b16      	ldr	r3, [pc, #88]	; (8004938 <main+0x13c>)
 80048e0:	2268      	movs	r2, #104	; 0x68
 80048e2:	881b      	ldrh	r3, [r3, #0]
 80048e4:	f105 0010 	add.w	r0, r5, #16
 80048e8:	3b28      	subs	r3, #40	; 0x28
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80048f0:	9400      	str	r4, [sp, #0]
 80048f2:	9401      	str	r4, [sp, #4]
 80048f4:	f000 fcb8 	bl	8005268 <Display_Picture>
	                  SMALL_TREFOIL_WIDTH, SMALL_TREFOIL_HEIGHT );
	//Delay_MS(500);
	app_stack = (void *) *(vu32 *)(__APP_VECTORS);
 80048f8:	4b10      	ldr	r3, [pc, #64]	; (800493c <main+0x140>)
 80048fa:	681a      	ldr	r2, [r3, #0]
	app_reset = (pFunction) *(vu32 *)(__APP_VECTORS + 4);
 80048fc:	3304      	adds	r3, #4

	/* if stack pointer points to RAM this may be a valid vector table */
	if (((int) app_stack & 0xFFFE0000) == 0x20000000) {
 80048fe:	0c52      	lsrs	r2, r2, #17
 8004900:	0452      	lsls	r2, r2, #17
 8004902:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
	y = lcd_height - (y + SMALL_TREFOIL_HEIGHT);
	Display_Picture(small_trelfoil_bits, YEL,x, y,
	                  SMALL_TREFOIL_WIDTH, SMALL_TREFOIL_HEIGHT );
	//Delay_MS(500);
	app_stack = (void *) *(vu32 *)(__APP_VECTORS);
	app_reset = (pFunction) *(vu32 *)(__APP_VECTORS + 4);
 8004906:	681b      	ldr	r3, [r3, #0]

	/* if stack pointer points to RAM this may be a valid vector table */
	if (((int) app_stack & 0xFFFE0000) == 0x20000000) {
 8004908:	d100      	bne.n	800490c <main+0x110>
		(*app_reset)();
 800490a:	4798      	blx	r3
	}

	/* No app found, just hang */
	Display_Str(100, 20, RED, BKGND_COLOR, msg_noapp);
 800490c:	4b09      	ldr	r3, [pc, #36]	; (8004934 <main+0x138>)
 800490e:	2064      	movs	r0, #100	; 0x64
 8004910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004914:	2114      	movs	r1, #20
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	221f      	movs	r2, #31
 800491a:	2300      	movs	r3, #0
 800491c:	f000 fc8a 	bl	8005234 <Display_Str>
 8004920:	e7fe      	b.n	8004920 <main+0x124>
 8004922:	bf00      	nop
 8004924:	20000184 	.word	0x20000184
 8004928:	20000002 	.word	0x20000002
 800492c:	080093cf 	.word	0x080093cf
 8004930:	080093e5 	.word	0x080093e5
 8004934:	08008af4 	.word	0x08008af4
 8004938:	2000016e 	.word	0x2000016e
 800493c:	0800c000 	.word	0x0800c000

08004940 <GPIO_Config>:
/*******************************************************************************
 * GPIO Configuration
 *******************************************************************************/
void GPIO_Config(void)
{
	GPIOA_CRL = 0x88888000;  /* GPIOA Bit0-7
 8004940:	4a17      	ldr	r2, [pc, #92]	; (80049a0 <GPIO_Config+0x60>)
 8004942:	4b18      	ldr	r3, [pc, #96]	; (80049a4 <GPIO_Config+0x64>)
	 ||+---------- Nib13 TMS   Pull up input
	 |+----------- Nib14 TCK   Pull up input
	 +------------ Nib15 TDI   Pull up input*/
	GPIOA_ODR = 0x0FFFF;

	GPIOB_CRL = 0x88888411;  /* GPIOB Bit0-7
 8004944:	4918      	ldr	r1, [pc, #96]	; (80049a8 <GPIO_Config+0x68>)
/*******************************************************************************
 * GPIO Configuration
 *******************************************************************************/
void GPIO_Config(void)
{
	GPIOA_CRL = 0x88888000;  /* GPIOA Bit0-7
 8004946:	601a      	str	r2, [r3, #0]
		 ||||+-------- Nib3  NC    Pull up input
		 |||+--------- Nib4  KP    Pull up input
		 ||+---------- Nib5  KL    Pull up input
		 |+----------- Nib6  KU    Pull up input
		 +------------ Nib7  KR    Pull up input*/
	GPIOA_CRH = 0x8884488B;  /* GPIOA Bit8-15
 8004948:	4a18      	ldr	r2, [pc, #96]	; (80049ac <GPIO_Config+0x6c>)
 800494a:	3304      	adds	r3, #4
 800494c:	601a      	str	r2, [r3, #0]
	 ||||+-------- Nib11 D-    Input
	 |||+--------- Nib12 D+    Input
	 ||+---------- Nib13 TMS   Pull up input
	 |+----------- Nib14 TCK   Pull up input
	 +------------ Nib15 TDI   Pull up input*/
	GPIOA_ODR = 0x0FFFF;
 800494e:	4a18      	ldr	r2, [pc, #96]	; (80049b0 <GPIO_Config+0x70>)
 8004950:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004954:	6013      	str	r3, [r2, #0]

	GPIOB_CRL = 0x88888411;  /* GPIOB Bit0-7
 8004956:	4a17      	ldr	r2, [pc, #92]	; (80049b4 <GPIO_Config+0x74>)
 8004958:	6011      	str	r1, [r2, #0]
	 ||||+-------- Nib3  TDO   Pull up input
	 |||+--------- Nib4  TRST  Pull up input
	 ||+---------- Nib5  NC    Pull up input
	 |+----------- Nib6  NC    Pull up input
	 +------------ Nib7  NC    Pull up input*/
	GPIOB_CRH = 0xBBB1B488;  /* GPIOB Bit8-15
 800495a:	4917      	ldr	r1, [pc, #92]	; (80049b8 <GPIO_Config+0x78>)
 800495c:	3204      	adds	r2, #4
 800495e:	6011      	str	r1, [r2, #0]
	 ||||+-------- Nib11 V0    Alternate output
	 |||+--------- Nib12 SDCS  Low speed output
	 ||+---------- Nib13 SCK   Alternate output
	 |+----------- Nib14 MISO  Alternate output
	 +------------ Nib15 MOSI  Alternate output*/
	GPIOB_ODR = 0x0FFFF;
 8004960:	3208      	adds	r2, #8
 8004962:	6013      	str	r3, [r2, #0]

	GPIOC_CRL = 0x84118881;  /* GPIOB Bit0-7
 8004964:	4915      	ldr	r1, [pc, #84]	; (80049bc <GPIO_Config+0x7c>)
 8004966:	4a16      	ldr	r2, [pc, #88]	; (80049c0 <GPIO_Config+0x80>)
 8004968:	6011      	str	r1, [r2, #0]
	 ||||+-------- Nib3  NC    Pull up input
	 |||+--------- Nib4  C     Low speed output
	 ||+---------- Nib5  B     Low speed output
	 |+----------- Nib6  NC    Input
	 +------------ Nib7  NC    Pull up input*/
	GPIOC_CRH = 0x88888884;  /* GPIOB Bit8-15
 800496a:	4916      	ldr	r1, [pc, #88]	; (80049c4 <GPIO_Config+0x84>)
 800496c:	3204      	adds	r2, #4
 800496e:	6011      	str	r1, [r2, #0]
	 ||||+-------- Nib11 NC    Pull up input
	 |||+--------- Nib12 NC    Pull up input
	 ||+---------- Nib13 NC    Pull up input
	 |+----------- Nib14 NC    Pull up input
	 +------------ Nib15 NC    Pull up input*/
	GPIOC_ODR = 0x0FFFF;
 8004970:	3208      	adds	r2, #8
 8004972:	6013      	str	r3, [r2, #0]

	GPIOD_CRL = 0x38338838;  /* GPIOB Bit0-7
 8004974:	4a14      	ldr	r2, [pc, #80]	; (80049c8 <GPIO_Config+0x88>)
 8004976:	4b15      	ldr	r3, [pc, #84]	; (80049cc <GPIO_Config+0x8c>)
 8004978:	601a      	str	r2, [r3, #0]
	 ||||+-------- Nib3  NC    Pull up input
	 |||+--------- Nib4  nRD   Hight speed output
	 ||+---------- Nib5  nWR   Hight speed output
	 |+----------- Nib6  NC    Pull up input
	 +------------ Nib7  nCS   Hight speed output*/
	GPIOD_CRH = 0x888B8884;  /* GPIOB Bit8-15
 800497a:	4a15      	ldr	r2, [pc, #84]	; (80049d0 <GPIO_Config+0x90>)
 800497c:	3304      	adds	r3, #4
 800497e:	601a      	str	r2, [r3, #0]
	 ||||+-------- Nib11 KM    Pull up input
	 |||+--------- Nib12 Fout  Alternate output
	 ||+---------- Nib13 NC    Pull up input
	 |+----------- Nib14 NC    Pull up input
	 +------------ Nib15 NC    Pull up input*/
	GPIOD_ODR = 0x0FF7F;
 8004980:	f64f 727f 	movw	r2, #65407	; 0xff7f
 8004984:	3308      	adds	r3, #8
 8004986:	601a      	str	r2, [r3, #0]

	GPIOE_CRL = 0x33333333;   //Bit0-7  Hight speed output (LCD_DB0-7 )
 8004988:	4a12      	ldr	r2, [pc, #72]	; (80049d4 <GPIO_Config+0x94>)
 800498a:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800498e:	6013      	str	r3, [r2, #0]
	GPIOE_CRH = 0x33333333;   //Bit8-15 Hight speed output (LCD_DB8-15)
 8004990:	3204      	adds	r2, #4
 8004992:	6013      	str	r3, [r2, #0]

	AFIO_MAPR = 0x00001200;  /* AF remap and debug I/O configuration register Bit0-31
 8004994:	4b10      	ldr	r3, [pc, #64]	; (80049d8 <GPIO_Config+0x98>)
 8004996:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 800499a:	601a      	str	r2, [r3, #0]
	 ||||||++----- Reset value
	 |||||+------- Bit9   TIM2_CH3_CH4 remap to PB10,PB11
	 ||||+-------- Bit12  TIM4_CH1     remap to PD12
	 ++++--------- Reset value */
}
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	88888000 	.word	0x88888000
 80049a4:	40010800 	.word	0x40010800
 80049a8:	88888411 	.word	0x88888411
 80049ac:	8884488b 	.word	0x8884488b
 80049b0:	4001080c 	.word	0x4001080c
 80049b4:	40010c00 	.word	0x40010c00
 80049b8:	bbb1b488 	.word	0xbbb1b488
 80049bc:	84118881 	.word	0x84118881
 80049c0:	40011000 	.word	0x40011000
 80049c4:	88888884 	.word	0x88888884
 80049c8:	38338838 	.word	0x38338838
 80049cc:	40011400 	.word	0x40011400
 80049d0:	888b8884 	.word	0x888b8884
 80049d4:	40011800 	.word	0x40011800
 80049d8:	40010004 	.word	0x40010004

080049dc <DMA_Configuration>:
/*******************************************************************************
 * DMA configuration
 *******************************************************************************/
void DMA_Configuration(void)
{
	DMA_ISR = 0x00000000;/*DMA interrupt status register
 80049dc:	4a0a      	ldr	r2, [pc, #40]	; (8004a08 <DMA_Configuration+0x2c>)
 80049de:	2300      	movs	r3, #0
 80049e0:	6013      	str	r3, [r2, #0]
	 |||||||+---TCIF1=0
	 |||||||+---HTIF1=0
	 |||||||+---TEIF1=0
	 |++++++----Reset value
	 +----------Reserved*/
	DMA_IFCR= 0x00000000;/*DMA interrupt flag clear register
 80049e2:	3204      	adds	r2, #4
 80049e4:	6013      	str	r3, [r2, #0]
	 |||||||+---CTCIF1=0
	 |||||||+---CHTIF1=0
	 |||||||+---CTEIF1=0
	 |++++++----Reset value
	 +----------Reserved*/
	DMA_CCR1=  0x00003580;/*0011 0101 1000 0000
 80049e6:	4b09      	ldr	r3, [pc, #36]	; (8004a0c <DMA_Configuration+0x30>)
 80049e8:	f44f 5256 	mov.w	r2, #13696	; 0x3580
 80049ec:	601a      	str	r2, [r3, #0]
	 ||||       |||| ++--------------MSIZE=01
	 ||||       ||++-----------------PL=11
	 ||||       |+-------------------MEM2MEM=0
	 ++++-------+--------------------Reserved*/

	DMA_CNDTR1=0x00001000;          //DMA channel1 number of data register=4096*2 Bytes
 80049ee:	4a08      	ldr	r2, [pc, #32]	; (8004a10 <DMA_Configuration+0x34>)
 80049f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80049f4:	6011      	str	r1, [r2, #0]
	DMA_CPAR1 = ADC1_DR_ADDR;       //DMA channel1 peripheral address register
 80049f6:	4907      	ldr	r1, [pc, #28]	; (8004a14 <DMA_Configuration+0x38>)
 80049f8:	3204      	adds	r2, #4
 80049fa:	6011      	str	r1, [r2, #0]
	//DMA_CMAR1 =(u32)&Scan_Buffer[0];//DMA channel1 memory address register
	DMA_CCR1 |= 0x00000001;         //DMA channel1 EN = 1
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	f042 0201 	orr.w	r2, r2, #1
 8004a02:	601a      	str	r2, [r3, #0]
}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40020000 	.word	0x40020000
 8004a0c:	40020008 	.word	0x40020008
 8004a10:	4002000c 	.word	0x4002000c
 8004a14:	4001244c 	.word	0x4001244c

08004a18 <ADC_Configuration>:
/*******************************************************************************
 * ADC configuration
 *******************************************************************************/
void ADC_Configuration(void)
{
	ADC2_CR1 =0x00070000;
 8004a18:	4a23      	ldr	r2, [pc, #140]	; (8004aa8 <ADC_Configuration+0x90>)
 8004a1a:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
 8004a1e:	6013      	str	r3, [r2, #0]
	ADC1_CR1 =0x00070000;/*ADC control register 1
 8004a20:	4a22      	ldr	r2, [pc, #136]	; (8004aac <ADC_Configuration+0x94>)
		 |||||+-----Nib8_SCAN=0
		 ||||++-----Reset value
		 |||+-------DUALMOD=7 Fast Overlap
		 ||+--------Reset value
		 ++---------Reserved*/
	ADC2_CR2 =0x00100102;
 8004a22:	4923      	ldr	r1, [pc, #140]	; (8004ab0 <ADC_Configuration+0x98>)
 * ADC configuration
 *******************************************************************************/
void ADC_Configuration(void)
{
	ADC2_CR1 =0x00070000;
	ADC1_CR1 =0x00070000;/*ADC control register 1
 8004a24:	6013      	str	r3, [r2, #0]
		 |||||+-----Nib8_SCAN=0
		 ||||++-----Reset value
		 |||+-------DUALMOD=7 Fast Overlap
		 ||+--------Reset value
		 ++---------Reserved*/
	ADC2_CR2 =0x00100102;
 8004a26:	4b23      	ldr	r3, [pc, #140]	; (8004ab4 <ADC_Configuration+0x9c>)
	ADC1_CR2 =0x00100102;/*ADC control register 2
 8004a28:	3204      	adds	r2, #4
	 |||||+-----ALIGN=0 & DMA=1
	 ||||+------Reset value
	 |||+-------EXTSEL=000
	 ||+--------EXTTRIG=1
	 ++---------Reserved*/
	ADC2_SQR1=0x00000000;
 8004a2a:	4823      	ldr	r0, [pc, #140]	; (8004ab8 <ADC_Configuration+0xa0>)
		 |||||+-----Nib8_SCAN=0
		 ||||++-----Reset value
		 |||+-------DUALMOD=7 Fast Overlap
		 ||+--------Reset value
		 ++---------Reserved*/
	ADC2_CR2 =0x00100102;
 8004a2c:	600b      	str	r3, [r1, #0]
	ADC1_CR2 =0x00100102;/*ADC control register 2
 8004a2e:	6013      	str	r3, [r2, #0]
	 |||||+-----ALIGN=0 & DMA=1
	 ||||+------Reset value
	 |||+-------EXTSEL=000
	 ||+--------EXTTRIG=1
	 ++---------Reserved*/
	ADC2_SQR1=0x00000000;
 8004a30:	2300      	movs	r3, #0
 8004a32:	6003      	str	r3, [r0, #0]
	ADC1_SQR1=0x00000000;/*ADC regular sequence register 1
 8004a34:	4821      	ldr	r0, [pc, #132]	; (8004abc <ADC_Configuration+0xa4>)
 8004a36:	6003      	str	r3, [r0, #0]
	 ||++++++---SQ13-16=00000
	 ++---------Reserved*/
	ADC2_SQR3 =0x00000000;      //bf+ was 4
 8004a38:	4821      	ldr	r0, [pc, #132]	; (8004ac0 <ADC_Configuration+0xa8>)
 8004a3a:	6003      	str	r3, [r0, #0]
	ADC1_SQR3 =0x00000000;/*ADC regular sequence register 3
 8004a3c:	4821      	ldr	r0, [pc, #132]	; (8004ac4 <ADC_Configuration+0xac>)
 8004a3e:	6003      	str	r3, [r0, #0]
	 ||||||++---SQ1=00000
	 +++++++----SQ2-6=00000
	 +----------Reserved*/
	ADC2_SMPR2=0x00000000;
 8004a40:	4821      	ldr	r0, [pc, #132]	; (8004ac8 <ADC_Configuration+0xb0>)
 8004a42:	6003      	str	r3, [r0, #0]
	ADC1_SMPR2=0x00000000;/*ADC sample time register 2
 8004a44:	4821      	ldr	r0, [pc, #132]	; (8004acc <ADC_Configuration+0xb4>)
 8004a46:	6003      	str	r3, [r0, #0]
	 |||||||+---SMP01=001(3Bits) 0 = 1.5 cycles
		 ||||+------SMP04=001(3Bits) 0 = 1.5 cycles
			 |+++++++---SMP11-17=000(3Bits*7) 0 = 1.5 cycles
				 ++---------Reserved*/
	ADC1_CR2 |=0x00000001;
 8004a48:	6813      	ldr	r3, [r2, #0]
 8004a4a:	f043 0301 	orr.w	r3, r3, #1
 8004a4e:	6013      	str	r3, [r2, #0]
	ADC2_CR2 |=0x00000001;       //ADON=1 : ADC1 & ADC2 Start
 8004a50:	680b      	ldr	r3, [r1, #0]
 8004a52:	f043 0301 	orr.w	r3, r3, #1
 8004a56:	600b      	str	r3, [r1, #0]
	ADC1_CR2 |=0x00000008;
 8004a58:	6813      	ldr	r3, [r2, #0]
 8004a5a:	f043 0308 	orr.w	r3, r3, #8
 8004a5e:	6013      	str	r3, [r2, #0]
	while(ADC1_CR2 & 0x00000008);//ADC1 Initialize calibration register
 8004a60:	4b1b      	ldr	r3, [pc, #108]	; (8004ad0 <ADC_Configuration+0xb8>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f013 0f08 	tst.w	r3, #8
 8004a68:	d1fa      	bne.n	8004a60 <ADC_Configuration+0x48>
	ADC2_CR2 |=0x00000008;
 8004a6a:	4b11      	ldr	r3, [pc, #68]	; (8004ab0 <ADC_Configuration+0x98>)
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	f042 0208 	orr.w	r2, r2, #8
 8004a72:	601a      	str	r2, [r3, #0]
	while(ADC2_CR2 & 0x00000008);//ADC2 Initialize calibration register
 8004a74:	4b0e      	ldr	r3, [pc, #56]	; (8004ab0 <ADC_Configuration+0x98>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f013 0f08 	tst.w	r3, #8
 8004a7c:	d1fa      	bne.n	8004a74 <ADC_Configuration+0x5c>
	ADC1_CR2 |=0x00000004;
 8004a7e:	4b14      	ldr	r3, [pc, #80]	; (8004ad0 <ADC_Configuration+0xb8>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	f042 0204 	orr.w	r2, r2, #4
 8004a86:	601a      	str	r2, [r3, #0]
	while(ADC1_CR2 & 0x00000004);//ADC1 calibration
 8004a88:	4b11      	ldr	r3, [pc, #68]	; (8004ad0 <ADC_Configuration+0xb8>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f013 0f04 	tst.w	r3, #4
 8004a90:	d1fa      	bne.n	8004a88 <ADC_Configuration+0x70>
	ADC2_CR2 |=0x00000004;
 8004a92:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <ADC_Configuration+0x98>)
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	f042 0204 	orr.w	r2, r2, #4
 8004a9a:	601a      	str	r2, [r3, #0]
	while(ADC2_CR2 & 0x00000004);//ADC2 calibration
 8004a9c:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <ADC_Configuration+0x98>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f013 0f04 	tst.w	r3, #4
 8004aa4:	d1fa      	bne.n	8004a9c <ADC_Configuration+0x84>
}
 8004aa6:	4770      	bx	lr
 8004aa8:	40012804 	.word	0x40012804
 8004aac:	40012404 	.word	0x40012404
 8004ab0:	40012808 	.word	0x40012808
 8004ab4:	00100102 	.word	0x00100102
 8004ab8:	4001282c 	.word	0x4001282c
 8004abc:	4001242c 	.word	0x4001242c
 8004ac0:	40012834 	.word	0x40012834
 8004ac4:	40012434 	.word	0x40012434
 8004ac8:	40012810 	.word	0x40012810
 8004acc:	40012410 	.word	0x40012410
 8004ad0:	40012408 	.word	0x40012408

08004ad4 <Timer_Configuration>:
 *******************************************************************************/
void Timer_Configuration(void)
{
	//---------------TIM1 used in ADC-------------------
	//Set_Base(Item_Index[2]);
	TIM1_CR1 = 0x0094;/*0000 0000 1001 0100
 8004ad4:	4b28      	ldr	r3, [pc, #160]	; (8004b78 <Timer_Configuration+0xa4>)
 8004ad6:	2294      	movs	r2, #148	; 0x94
 8004ad8:	601a      	str	r2, [r3, #0]
	 |||| |||| |||+--------DIR=1
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM1_RCR = 0x0000;/*0000 0000 0000 0001   Repetition counter register
 8004ada:	4a28      	ldr	r2, [pc, #160]	; (8004b7c <Timer_Configuration+0xa8>)
 8004adc:	2100      	movs	r1, #0
	 |||| |||| ++++ ++++---Repetition Counter Value=1
	 ++++-++++-------------Reserved*/
	TIM1_CCER =0x0001;/*0000 0000 0000 0001
 8004ade:	4828      	ldr	r0, [pc, #160]	; (8004b80 <Timer_Configuration+0xac>)
	 |||| |||| |||+--------DIR=1
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM1_RCR = 0x0000;/*0000 0000 0000 0001   Repetition counter register
 8004ae0:	6011      	str	r1, [r2, #0]
}
/*******************************************************************************
 * Timer configuration
 *******************************************************************************/
void Timer_Configuration(void)
{
 8004ae2:	b530      	push	{r4, r5, lr}
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM1_RCR = 0x0000;/*0000 0000 0000 0001   Repetition counter register
	 |||| |||| ++++ ++++---Repetition Counter Value=1
	 ++++-++++-------------Reserved*/
	TIM1_CCER =0x0001;/*0000 0000 0000 0001
 8004ae4:	2201      	movs	r2, #1
	 |||| |||| |||| |||+---CC1E=1
	 |||| |||| |||| ||+----CC1P=0
	 |||| |||| |||| |+-----CC1NE=0
	 |||| |||| |||| +------CC1NP=0
	 ++++-++++-++++--------Reset value*/
	TIM1_CCMR1=0x0078;/*0000 0000 0111 1100
 8004ae6:	4c27      	ldr	r4, [pc, #156]	; (8004b84 <Timer_Configuration+0xb0>)
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM1_RCR = 0x0000;/*0000 0000 0000 0001   Repetition counter register
	 |||| |||| ++++ ++++---Repetition Counter Value=1
	 ++++-++++-------------Reserved*/
	TIM1_CCER =0x0001;/*0000 0000 0000 0001
 8004ae8:	6002      	str	r2, [r0, #0]
	 |||| |||| |||| |||+---CC1E=1
	 |||| |||| |||| ||+----CC1P=0
	 |||| |||| |||| |+-----CC1NE=0
	 |||| |||| |||| +------CC1NP=0
	 ++++-++++-++++--------Reset value*/
	TIM1_CCMR1=0x0078;/*0000 0000 0111 1100
 8004aea:	2078      	movs	r0, #120	; 0x78
 8004aec:	6020      	str	r0, [r4, #0]
	 |||| |||| |||| |+-----OC1FE=1
	 |||| |||| |||| +------OC1PE=1
	 |||| |||| |+++--------0C1M=111
	 |||| |||| +-----------OC1CE=0
	 ++++-++++-------------Reset value*/
	TIM1_BDTR =0x8000;/*1000 0000 0000 0000
 8004aee:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8004af2:	342c      	adds	r4, #44	; 0x2c
 8004af4:	6025      	str	r5, [r4, #0]
	 |+++-++++-++++-++++---Reset value
	 +---------------------MOE=0*/
	TIM1_DIER =0x4200;/*0100 0011 0000 0000  DMA/Interrupt enable register
 8004af6:	f44f 4584 	mov.w	r5, #16896	; 0x4200
 8004afa:	3c38      	subs	r4, #56	; 0x38
 8004afc:	6025      	str	r5, [r4, #0]
	 |     ||        +----CC1IE=0
	 |     |+-------------UDE=1
	 |     +--------------CC1DE=1
	 +--------------------TDE=1*/
	TIM1_CR1 |=0x0001;//CEN=1, TIMER1 Enable
 8004afe:	681c      	ldr	r4, [r3, #0]
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM2_CCER =0x3000;/*0011 0000 0000 0000
 8004b00:	f44f 5540 	mov.w	r5, #12288	; 0x3000
	TIM1_DIER =0x4200;/*0100 0011 0000 0000  DMA/Interrupt enable register
	 |     ||        +----CC1IE=0
	 |     |+-------------UDE=1
	 |     +--------------CC1DE=1
	 +--------------------TDE=1*/
	TIM1_CR1 |=0x0001;//CEN=1, TIMER1 Enable
 8004b04:	4314      	orrs	r4, r2
 8004b06:	601c      	str	r4, [r3, #0]

	//-----------------TIM2_CH4 used in Vertical offset PWM-------------------
	// The PWM signal is fed to a filter which feeds an opeamp to offset DC bias
	TIM2_PSC =0;
 8004b08:	4b1f      	ldr	r3, [pc, #124]	; (8004b88 <Timer_Configuration+0xb4>)
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM2_CCER =0x3000;/*0011 0000 0000 0000
 8004b0a:	4c20      	ldr	r4, [pc, #128]	; (8004b8c <Timer_Configuration+0xb8>)
	 +--------------------TDE=1*/
	TIM1_CR1 |=0x0001;//CEN=1, TIMER1 Enable

	//-----------------TIM2_CH4 used in Vertical offset PWM-------------------
	// The PWM signal is fed to a filter which feeds an opeamp to offset DC bias
	TIM2_PSC =0;
 8004b0c:	6019      	str	r1, [r3, #0]
	TIM2_ARR =3839;              //72MHz/3840=18.75KHz
 8004b0e:	f640 61ff 	movw	r1, #3839	; 0xeff
 8004b12:	3304      	adds	r3, #4
 8004b14:	6019      	str	r1, [r3, #0]
	//Set_Y_Pos(v0);
	TIM2_CR1 = 0x0084;/*0000 0000 1000 0100
 8004b16:	3b2c      	subs	r3, #44	; 0x2c
 8004b18:	2184      	movs	r1, #132	; 0x84
 8004b1a:	6019      	str	r1, [r3, #0]
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM2_CCER =0x3000;/*0011 0000 0000 0000
 8004b1c:	6025      	str	r5, [r4, #0]
	 |||| ++++-++++-++++---Reset value
	 |||+------------------CC4E=1
	 ||+-------------------CC4P=1
	 |+--------------------CC4NE=0
	 +---------------------CC4NP=0*/
	TIM2_CCMR2=0x7C00;/*0111 1100 0000 0000
 8004b1e:	f44f 45f8 	mov.w	r5, #31744	; 0x7c00
 8004b22:	3c04      	subs	r4, #4
 8004b24:	6025      	str	r5, [r4, #0]
	 |||| ||++-------------CC4S=00
	 |||| |+---------------OC4FE=1
	 |||| +----------------OC4PE=1
	 |+++------------------0C4M=111
	 +---------------------OC4CE=0*/
	TIM2_CR1 |=0x0001;//CEN=1, TIMER2 Enable
 8004b26:	681c      	ldr	r4, [r3, #0]
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM3_DIER =0x0002;/*0000 0000 0000 0010
 8004b28:	2502      	movs	r5, #2
	 |||| ||++-------------CC4S=00
	 |||| |+---------------OC4FE=1
	 |||| +----------------OC4PE=1
	 |+++------------------0C4M=111
	 +---------------------OC4CE=0*/
	TIM2_CR1 |=0x0001;//CEN=1, TIMER2 Enable
 8004b2a:	4314      	orrs	r4, r2
 8004b2c:	601c      	str	r4, [r3, #0]

	//-----------------TIM3 used in system-------------------
	TIM3_PSC  =9;
 8004b2e:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <Timer_Configuration+0xbc>)
 8004b30:	2409      	movs	r4, #9
 8004b32:	601c      	str	r4, [r3, #0]
	TIM3_ARR  =7199; // 1 mS = (PSC+1) x (ARR+1) / (72MHz/2) (uS)
 8004b34:	f641 441f 	movw	r4, #7199	; 0x1c1f
 8004b38:	3304      	adds	r3, #4
 8004b3a:	601c      	str	r4, [r3, #0]
	TIM3_CCR1 =3600; // duty cycle = 50%
 8004b3c:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8004b40:	3308      	adds	r3, #8
 8004b42:	601c      	str	r4, [r3, #0]
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM3_DIER =0x0002;/*0000 0000 0000 0010
 8004b44:	4c13      	ldr	r4, [pc, #76]	; (8004b94 <Timer_Configuration+0xc0>)

	//-----------------TIM3 used in system-------------------
	TIM3_PSC  =9;
	TIM3_ARR  =7199; // 1 mS = (PSC+1) x (ARR+1) / (72MHz/2) (uS)
	TIM3_CCR1 =3600; // duty cycle = 50%
	TIM3_CR1 = 0x0084;/*0000 0000 1000 0100
 8004b46:	3b34      	subs	r3, #52	; 0x34
 8004b48:	6019      	str	r1, [r3, #0]
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM3_DIER =0x0002;/*0000 0000 0000 0010
 8004b4a:	6025      	str	r5, [r4, #0]
	 |         +----CC1IE=1
	 +--------------CC1DE=1*/
	TIM3_CR1 |=0x0001;//CEN=1, TIMER3 Enable
 8004b4c:	681c      	ldr	r4, [r3, #0]
 8004b4e:	4314      	orrs	r4, r2
 8004b50:	601c      	str	r4, [r3, #0]

	//------------------TIM4_CH1 used in Reference Output----------------------

	TIM4_PSC = Fout_PSC[BEEP_1kHz];		// Prescaler
 8004b52:	4b11      	ldr	r3, [pc, #68]	; (8004b98 <Timer_Configuration+0xc4>)
	TIM4_ARR = Fout_ARR[BEEP_1kHz];        //Cycle
 8004b54:	f648 449f 	movw	r4, #35999	; 0x8c9f
	 +--------------CC1DE=1*/
	TIM3_CR1 |=0x0001;//CEN=1, TIMER3 Enable

	//------------------TIM4_CH1 used in Reference Output----------------------

	TIM4_PSC = Fout_PSC[BEEP_1kHz];		// Prescaler
 8004b58:	601a      	str	r2, [r3, #0]
	TIM4_ARR = Fout_ARR[BEEP_1kHz];        //Cycle
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	601c      	str	r4, [r3, #0]
	TIM4_CCR1 = (Fout_ARR[BEEP_1kHz] + 1) / 2;	// 50% duty cycle
 8004b5e:	3308      	adds	r3, #8
 8004b60:	f244 6450 	movw	r4, #18000	; 0x4650
 8004b64:	601c      	str	r4, [r3, #0]
	TIM4_CR1 = 0x0084;/*0000 0000 1000 0100
 8004b66:	3b34      	subs	r3, #52	; 0x34
 8004b68:	6019      	str	r1, [r3, #0]
	 |||| |||| |||+--------DIR=0
	 |||| |||| |++---------CMS=00
	 |||| |||| +-----------ARPE=1
	 |||| ||++-------------CKD=00
	 ++++-++---------------Reserved*/
	TIM4_CCER =0x0001;/*0000 0000 0000 0001
 8004b6a:	490c      	ldr	r1, [pc, #48]	; (8004b9c <Timer_Configuration+0xc8>)
 8004b6c:	600a      	str	r2, [r1, #0]
	 |||| |||| |||| |||+---CC1E=1
	 |||| |||| |||| ||+----CC1P=0
	 |||| |||| |||| |+-----CC1NE=0
	 |||| |||| |||| +------CC1NP=0
	 ++++-++++-++++--------Reset value*/
	TIM4_CCMR1=0x0078;/*0000 0000 0111 1100
 8004b6e:	4a0c      	ldr	r2, [pc, #48]	; (8004ba0 <Timer_Configuration+0xcc>)
 8004b70:	6010      	str	r0, [r2, #0]
	 |||| |||| |||| |+-----OC1FE=1
	 |||| |||| |||| +------OC1PE=1
	 |||| |||| |+++--------0C1M=111
	 |||| |||| +-----------OC1CE=0
	 ++++-++++-------------Reset value*/
	TIM4_CR1 |=0x0000;//CEN=1, TIMER4 Enable
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	601a      	str	r2, [r3, #0]
	//TIM4_CR1 |=0x0001;//CEN=1, TIMER4 Enable
}
 8004b76:	bd30      	pop	{r4, r5, pc}
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	40012c30 	.word	0x40012c30
 8004b80:	40012c20 	.word	0x40012c20
 8004b84:	40012c18 	.word	0x40012c18
 8004b88:	40000028 	.word	0x40000028
 8004b8c:	40000020 	.word	0x40000020
 8004b90:	40000428 	.word	0x40000428
 8004b94:	4000040c 	.word	0x4000040c
 8004b98:	40000828 	.word	0x40000828
 8004b9c:	40000820 	.word	0x40000820
 8004ba0:	40000818 	.word	0x40000818

08004ba4 <Beep>:
/*******************************************************************************
 * Drive the beeper sounder		Input: index of frequency and duration in mS
 *******************************************************************************/
void Beep(beep_t Freq, u16 Duration)
{
	TIM4_PSC = Fout_PSC[Freq];		// Prescaler
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <Beep+0x30>)
 8004ba6:	4a0c      	ldr	r2, [pc, #48]	; (8004bd8 <Beep+0x34>)

/*******************************************************************************
 * Drive the beeper sounder		Input: index of frequency and duration in mS
 *******************************************************************************/
void Beep(beep_t Freq, u16 Duration)
{
 8004ba8:	b510      	push	{r4, lr}
	TIM4_PSC = Fout_PSC[Freq];		// Prescaler
 8004baa:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
	TIM4_ARR = Fout_ARR[Freq];        //Cycle
 8004bae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004bb2:	6c03      	ldr	r3, [r0, #64]	; 0x40
/*******************************************************************************
 * Drive the beeper sounder		Input: index of frequency and duration in mS
 *******************************************************************************/
void Beep(beep_t Freq, u16 Duration)
{
	TIM4_PSC = Fout_PSC[Freq];		// Prescaler
 8004bb4:	6014      	str	r4, [r2, #0]
	TIM4_ARR = Fout_ARR[Freq];        //Cycle
 8004bb6:	3204      	adds	r2, #4
 8004bb8:	6013      	str	r3, [r2, #0]
	TIM4_CCR1 = (Fout_ARR[Freq] + 1) / 2;	// 50% duty cycle
 8004bba:	3301      	adds	r3, #1
 8004bbc:	085b      	lsrs	r3, r3, #1
 8004bbe:	3208      	adds	r2, #8
 8004bc0:	6013      	str	r3, [r2, #0]
	TIM4_CR1 |=0x0001;//CEN=1, TIMER4 Enable
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <Beep+0x38>)
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]
	BeepCounter = Duration;
 8004bcc:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <Beep+0x3c>)
 8004bce:	8019      	strh	r1, [r3, #0]
}
 8004bd0:	bd10      	pop	{r4, pc}
 8004bd2:	bf00      	nop
 8004bd4:	08008b8c 	.word	0x08008b8c
 8004bd8:	40000828 	.word	0x40000828
 8004bdc:	40000800 	.word	0x40000800
 8004be0:	20000164 	.word	0x20000164

08004be4 <USB_ON>:
/*******************************************************************************
 Detect USB ON
 *******************************************************************************/
char USB_ON(void)
{
	if (GPIOB_IDR & 0x0400) return 1;
 8004be4:	4b02      	ldr	r3, [pc, #8]	; (8004bf0 <USB_ON+0xc>)
 8004be6:	6818      	ldr	r0, [r3, #0]
 8004be8:	0a80      	lsrs	r0, r0, #10
	else  return 0;
}
 8004bea:	f000 0001 	and.w	r0, r0, #1
 8004bee:	4770      	bx	lr
 8004bf0:	40010c08 	.word	0x40010c08

08004bf4 <SD_Card_ON>:
/*******************************************************************************
 Detect SD Card ON
 *******************************************************************************/
char SD_Card_ON(void)
{
	if (GPIOD_IDR & 0x0400) return 0;
 8004bf4:	4b03      	ldr	r3, [pc, #12]	; (8004c04 <SD_Card_ON+0x10>)
 8004bf6:	6818      	ldr	r0, [r3, #0]
 8004bf8:	0a80      	lsrs	r0, r0, #10
 8004bfa:	f080 0001 	eor.w	r0, r0, #1
	else return 1;
}
 8004bfe:	f000 0001 	and.w	r0, r0, #1
 8004c02:	4770      	bx	lr
 8004c04:	40011408 	.word	0x40011408

08004c08 <Delay_MS>:
/*******************************************************************************
 Delay ms
 *******************************************************************************/
void Delay_MS(unsigned short delay)
{
	DelayCounter = delay;
 8004c08:	4b03      	ldr	r3, [pc, #12]	; (8004c18 <Delay_MS+0x10>)
 8004c0a:	8058      	strh	r0, [r3, #2]
	while (DelayCounter);
 8004c0c:	4b02      	ldr	r3, [pc, #8]	; (8004c18 <Delay_MS+0x10>)
 8004c0e:	885b      	ldrh	r3, [r3, #2]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1fb      	bne.n	8004c0c <Delay_MS+0x4>
}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	20000164 	.word	0x20000164

08004c1c <Get_Key>:
 *******************************************************************************/
KeyCode_t Get_Key(void)
{
	KeyCode_t key;

	if(orientation == VERT){
 8004c1c:	4b27      	ldr	r3, [pc, #156]	; (8004cbc <Get_Key+0xa0>)
		if (!(GPIOD_IDR & KEY_M)) key = KEYCODE_M;
 8004c1e:	4a28      	ldr	r2, [pc, #160]	; (8004cc0 <Get_Key+0xa4>)
 *******************************************************************************/
KeyCode_t Get_Key(void)
{
	KeyCode_t key;

	if(orientation == VERT){
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	2b01      	cmp	r3, #1
		if (!(GPIOD_IDR & KEY_M)) key = KEYCODE_M;
 8004c24:	6813      	ldr	r3, [r2, #0]
 *******************************************************************************/
KeyCode_t Get_Key(void)
{
	KeyCode_t key;

	if(orientation == VERT){
 8004c26:	d11c      	bne.n	8004c62 <Get_Key+0x46>
		if (!(GPIOD_IDR & KEY_M)) key = KEYCODE_M;
 8004c28:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004c2c:	d038      	beq.n	8004ca0 <Get_Key+0x84>
		else if (!(GPIOA_IDR & KEY_B)) key = KEYCODE_B;
 8004c2e:	4b25      	ldr	r3, [pc, #148]	; (8004cc4 <Get_Key+0xa8>)
 8004c30:	6819      	ldr	r1, [r3, #0]
 8004c32:	f011 0f08 	tst.w	r1, #8
 8004c36:	d031      	beq.n	8004c9c <Get_Key+0x80>
		else if (!(GPIOA_IDR & KEY_PLAY)) key = KEYCODE_PLAY;
 8004c38:	6819      	ldr	r1, [r3, #0]
 8004c3a:	f011 0f10 	tst.w	r1, #16
 8004c3e:	d031      	beq.n	8004ca4 <Get_Key+0x88>
		else if (!(GPIOA_IDR & KEY_UP)) key = KEYCODE_RIGHT;
 8004c40:	6819      	ldr	r1, [r3, #0]
 8004c42:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004c46:	d035      	beq.n	8004cb4 <Get_Key+0x98>
		else if (!(GPIOD_IDR & KEY_DOWN)) key = KEYCODE_LEFT;
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004c4e:	d02f      	beq.n	8004cb0 <Get_Key+0x94>
		else if (!(GPIOA_IDR & KEY_LEFT)) key = KEYCODE_UP;
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	f012 0f20 	tst.w	r2, #32
 8004c56:	d027      	beq.n	8004ca8 <Get_Key+0x8c>
		else if (!(GPIOA_IDR & KEY_RIGHT)) key = KEYCODE_DOWN;
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004c5e:	d025      	beq.n	8004cac <Get_Key+0x90>
 8004c60:	e02a      	b.n	8004cb8 <Get_Key+0x9c>
		else key = KEYCODE_VOID;
	} else {
		if (!(GPIOD_IDR & KEY_M)) key = KEYCODE_M;
 8004c62:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004c66:	d01b      	beq.n	8004ca0 <Get_Key+0x84>
		else if (!(GPIOA_IDR & KEY_B)) key = KEYCODE_B;
 8004c68:	4b16      	ldr	r3, [pc, #88]	; (8004cc4 <Get_Key+0xa8>)
 8004c6a:	6819      	ldr	r1, [r3, #0]
 8004c6c:	f011 0f08 	tst.w	r1, #8
 8004c70:	d014      	beq.n	8004c9c <Get_Key+0x80>
		else if (!(GPIOA_IDR & KEY_PLAY)) key = KEYCODE_PLAY;
 8004c72:	6819      	ldr	r1, [r3, #0]
 8004c74:	f011 0f10 	tst.w	r1, #16
 8004c78:	d014      	beq.n	8004ca4 <Get_Key+0x88>
		else if (!(GPIOA_IDR & KEY_UP)) key = KEYCODE_UP;
 8004c7a:	6819      	ldr	r1, [r3, #0]
 8004c7c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004c80:	d012      	beq.n	8004ca8 <Get_Key+0x8c>
		else if (!(GPIOD_IDR & KEY_DOWN)) key = KEYCODE_DOWN;
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004c88:	d010      	beq.n	8004cac <Get_Key+0x90>
		else if (!(GPIOA_IDR & KEY_LEFT)) key = KEYCODE_LEFT;
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	f012 0f20 	tst.w	r2, #32
 8004c90:	d00e      	beq.n	8004cb0 <Get_Key+0x94>
		else if (!(GPIOA_IDR & KEY_RIGHT)) key = KEYCODE_RIGHT;
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004c98:	d10e      	bne.n	8004cb8 <Get_Key+0x9c>
 8004c9a:	e00b      	b.n	8004cb4 <Get_Key+0x98>
 8004c9c:	2003      	movs	r0, #3
 8004c9e:	4770      	bx	lr
 8004ca0:	2002      	movs	r0, #2
 8004ca2:	4770      	bx	lr
 8004ca4:	2001      	movs	r0, #1
 8004ca6:	4770      	bx	lr
 8004ca8:	2004      	movs	r0, #4
 8004caa:	4770      	bx	lr
 8004cac:	2005      	movs	r0, #5
 8004cae:	4770      	bx	lr
 8004cb0:	2006      	movs	r0, #6
 8004cb2:	4770      	bx	lr
 8004cb4:	2007      	movs	r0, #7
 8004cb6:	4770      	bx	lr
 8004cb8:	2000      	movs	r0, #0
		else key = KEYCODE_VOID;
	}
	return(key);
}
 8004cba:	4770      	bx	lr
 8004cbc:	2000016a 	.word	0x2000016a
 8004cc0:	40011408 	.word	0x40011408
 8004cc4:	40010808 	.word	0x40010808

08004cc8 <MSD_ReadByte>:

/*******************************************************************************
 * Read a Byte from MiniSD Card     Return: Data
 *******************************************************************************/
unsigned char MSD_ReadByte(void)
{
 8004cc8:	b508      	push	{r3, lr}
	while (SPI_GetFlagStatus(SPI2, SPI_FLAG_TXE) == RESET);
 8004cca:	480a      	ldr	r0, [pc, #40]	; (8004cf4 <MSD_ReadByte+0x2c>)
 8004ccc:	2102      	movs	r1, #2
 8004cce:	f002 fa6f 	bl	80071b0 <SPI_GetFlagStatus>
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	d0f9      	beq.n	8004cca <MSD_ReadByte+0x2>
	SPI_SendData(SPI2, DUMMY);
 8004cd6:	4807      	ldr	r0, [pc, #28]	; (8004cf4 <MSD_ReadByte+0x2c>)
 8004cd8:	21ff      	movs	r1, #255	; 0xff
 8004cda:	f002 fa12 	bl	8007102 <SPI_SendData>
	while (SPI_GetFlagStatus(SPI2, SPI_FLAG_RXNE) == RESET);
 8004cde:	4805      	ldr	r0, [pc, #20]	; (8004cf4 <MSD_ReadByte+0x2c>)
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	f002 fa65 	bl	80071b0 <SPI_GetFlagStatus>
 8004ce6:	2800      	cmp	r0, #0
 8004ce8:	d0f9      	beq.n	8004cde <MSD_ReadByte+0x16>
	return SPI_ReceiveData(SPI2);
 8004cea:	4802      	ldr	r0, [pc, #8]	; (8004cf4 <MSD_ReadByte+0x2c>)
 8004cec:	f002 fa0b 	bl	8007106 <SPI_ReceiveData>
}
 8004cf0:	b2c0      	uxtb	r0, r0
 8004cf2:	bd08      	pop	{r3, pc}
 8004cf4:	40003800 	.word	0x40003800

08004cf8 <MSD_WriteByte>:
}
/*******************************************************************************
 * Write a Byte to MiniSD Card      Input: Data
 *******************************************************************************/
unsigned char MSD_WriteByte(u8 Data)
{
 8004cf8:	b510      	push	{r4, lr}
 8004cfa:	4604      	mov	r4, r0
	while (SPI_GetFlagStatus(SPI2, SPI_FLAG_TXE) == RESET);
 8004cfc:	480a      	ldr	r0, [pc, #40]	; (8004d28 <MSD_WriteByte+0x30>)
 8004cfe:	2102      	movs	r1, #2
 8004d00:	f002 fa56 	bl	80071b0 <SPI_GetFlagStatus>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	d0f9      	beq.n	8004cfc <MSD_WriteByte+0x4>
	SPI_SendData(SPI2, Data);
 8004d08:	4807      	ldr	r0, [pc, #28]	; (8004d28 <MSD_WriteByte+0x30>)
 8004d0a:	4621      	mov	r1, r4
 8004d0c:	f002 f9f9 	bl	8007102 <SPI_SendData>
	while (SPI_GetFlagStatus(SPI2, SPI_FLAG_RXNE) == RESET);
 8004d10:	4805      	ldr	r0, [pc, #20]	; (8004d28 <MSD_WriteByte+0x30>)
 8004d12:	2101      	movs	r1, #1
 8004d14:	f002 fa4c 	bl	80071b0 <SPI_GetFlagStatus>
 8004d18:	2800      	cmp	r0, #0
 8004d1a:	d0f9      	beq.n	8004d10 <MSD_WriteByte+0x18>
	return SPI_ReceiveData(SPI2);
 8004d1c:	4802      	ldr	r0, [pc, #8]	; (8004d28 <MSD_WriteByte+0x30>)
 8004d1e:	f002 f9f2 	bl	8007106 <SPI_ReceiveData>
}
 8004d22:	b2c0      	uxtb	r0, r0
 8004d24:	bd10      	pop	{r4, pc}
 8004d26:	bf00      	nop
 8004d28:	40003800 	.word	0x40003800

08004d2c <SPI_Config>:

/*******************************************************************************
 *  SPI Configuration
 *******************************************************************************/
void SPI_Config(void)
{
 8004d2c:	b510      	push	{r4, lr}
	SPI_InitTypeDef   SPI_InitStructure;

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8004d2e:	f44f 7282 	mov.w	r2, #260	; 0x104

/*******************************************************************************
 *  SPI Configuration
 *******************************************************************************/
void SPI_Config(void)
{
 8004d32:	b086      	sub	sp, #24
	SPI_InitTypeDef   SPI_InitStructure;

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8004d34:	f8ad 2006 	strh.w	r2, [sp, #6]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8004d38:	f04f 0202 	mov.w	r2, #2
 *******************************************************************************/
void SPI_Config(void)
{
	SPI_InitTypeDef   SPI_InitStructure;

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8004d3c:	2300      	movs	r3, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8004d3e:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8004d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 *******************************************************************************/
void SPI_Config(void)
{
	SPI_InitTypeDef   SPI_InitStructure;

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8004d46:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8004d4a:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8004d4e:	2401      	movs	r4, #1
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8004d50:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8004d54:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8004d58:	f04f 0208 	mov.w	r2, #8
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8004d5c:	f04f 0307 	mov.w	r3, #7
	SPI_Init(SPI2, &SPI_InitStructure);  // SPI2 Config
 8004d60:	a901      	add	r1, sp, #4
 8004d62:	4807      	ldr	r0, [pc, #28]	; (8004d80 <SPI_Config+0x54>)

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8004d64:	f8ad 400c 	strh.w	r4, [sp, #12]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8004d68:	f8ad 2010 	strh.w	r2, [sp, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8004d6c:	f8ad 3014 	strh.w	r3, [sp, #20]
	SPI_Init(SPI2, &SPI_InitStructure);  // SPI2 Config
 8004d70:	f002 f96c 	bl	800704c <SPI_Init>

	SPI_Cmd(SPI2, ENABLE);               // SPI2 enable
 8004d74:	4802      	ldr	r0, [pc, #8]	; (8004d80 <SPI_Config+0x54>)
 8004d76:	4621      	mov	r1, r4
 8004d78:	f002 f99c 	bl	80070b4 <SPI_Cmd>
}
 8004d7c:	b006      	add	sp, #24
 8004d7e:	bd10      	pop	{r4, pc}
 8004d80:	40003800 	.word	0x40003800

08004d84 <NVIC_Configuration>:
}
/*******************************************************************************
 * Interrupt vector Configuration
 *******************************************************************************/
void NVIC_Configuration(void)
{
 8004d84:	b573      	push	{r0, r1, r4, r5, r6, lr}
	NVIC_InitType NVIC_InitStructure;
	//  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0000);
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);
 8004d86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d8a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8004d8e:	f002 f883 	bl	8006e98 <NVIC_SetVectorTable>

	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004d92:	ae01      	add	r6, sp, #4
{
	NVIC_InitType NVIC_InitStructure;
	//  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0000);
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8004d94:	f44f 60c0 	mov.w	r0, #1536	; 0x600

	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004d98:	2501      	movs	r5, #1
{
	NVIC_InitType NVIC_InitStructure;
	//  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0000);
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8004d9a:	f001 ffd9 	bl	8006d50 <NVIC_PriorityGroupConfig>

	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004d9e:	2400      	movs	r4, #0
	//  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0000);
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
 8004da0:	2314      	movs	r3, #20
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004da2:	4630      	mov	r0, r6
	//  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0000);
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000);

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;
 8004da4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004da8:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004dac:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004db0:	f88d 5007 	strb.w	r5, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004db4:	f001 ffd6 	bl	8006d64 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN_TX_IRQChannel;
 8004db8:	2313      	movs	r3, #19
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004dba:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN_TX_IRQChannel;
 8004dbc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8004dc0:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004dc4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004dc8:	f88d 5007 	strb.w	r5, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004dcc:	f001 ffca 	bl	8006d64 <NVIC_Init>
	/* enabling TIM1 interrupt */
	NVIC_InitStructure.NVIC_IRQChannel=TIM1_CC_IRQChannel;
 8004dd0:	231b      	movs	r3, #27
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004dd2:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
	/* enabling TIM1 interrupt */
	NVIC_InitStructure.NVIC_IRQChannel=TIM1_CC_IRQChannel;
 8004dd4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004dd8:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004ddc:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004de0:	f88d 5007 	strb.w	r5, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004de4:	f001 ffbe 	bl	8006d64 <NVIC_Init>
	/* enabling TIM3 interrupt */
	NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQChannel;
 8004de8:	231d      	movs	r3, #29
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004dea:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
	/* enabling TIM3 interrupt */
	NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQChannel;
 8004dec:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004df0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004df4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004df8:	f88d 5007 	strb.w	r5, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004dfc:	f001 ffb2 	bl	8006d64 <NVIC_Init>
	/* enabling DMA interrupt */
	NVIC_InitStructure.NVIC_IRQChannel=DMAChannel2_IRQChannel;
 8004e00:	230c      	movs	r3, #12
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004e02:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
	/* enabling DMA interrupt */
	NVIC_InitStructure.NVIC_IRQChannel=DMAChannel2_IRQChannel;
 8004e04:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004e08:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004e0c:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004e10:	f88d 5007 	strb.w	r5, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004e14:	f001 ffa6 	bl	8006d64 <NVIC_Init>
	//SysTick
	NVIC_SystemHandlerPriorityConfig(SystemHandler_SysTick, 1, 0);
 8004e18:	4802      	ldr	r0, [pc, #8]	; (8004e24 <NVIC_Configuration+0xa0>)
 8004e1a:	4629      	mov	r1, r5
 8004e1c:	4622      	mov	r2, r4
 8004e1e:	f002 f875 	bl	8006f0c <NVIC_SystemHandlerPriorityConfig>
	//SysTick_ITConfig(ENABLE);
	//SysTick_CounterCmd(SysTick_Counter_Enable);
}
 8004e22:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 8004e24:	0002c39a 	.word	0x0002c39a

08004e28 <Set_System>:

/*******************************************************************************
 * System Clock Configuration
 *******************************************************************************/
void Set_System(void)
{
 8004e28:	b510      	push	{r4, lr}
	RCC_DeInit();
 8004e2a:	f002 fa29 	bl	8007280 <RCC_DeInit>
	RCC_HSEConfig(RCC_HSE_ON);
 8004e2e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004e32:	f002 fa4b 	bl	80072cc <RCC_HSEConfig>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8004e36:	f002 fbb5 	bl	80075a4 <RCC_WaitForHSEStartUp>
 8004e3a:	4b23      	ldr	r3, [pc, #140]	; (8004ec8 <Set_System+0xa0>)
	if(HSEStartUpStatus == SUCCESS)
 8004e3c:	2801      	cmp	r0, #1
 *******************************************************************************/
void Set_System(void)
{
	RCC_DeInit();
	RCC_HSEConfig(RCC_HSE_ON);
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8004e3e:	4604      	mov	r4, r0
 8004e40:	7118      	strb	r0, [r3, #4]
	if(HSEStartUpStatus == SUCCESS)
 8004e42:	d128      	bne.n	8004e96 <Set_System+0x6e>
	{
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8004e44:	2010      	movs	r0, #16
 8004e46:	f001 fcff 	bl	8006848 <FLASH_PrefetchBufferCmd>
		FLASH_SetLatency(FLASH_Latency_2);    //Flash 2 wait state
 8004e4a:	2002      	movs	r0, #2
 8004e4c:	f001 fce4 	bl	8006818 <FLASH_SetLatency>
		RCC_HCLKConfig(RCC_SYSCLK_Div1);      //HCLK = SYSCLK
 8004e50:	2000      	movs	r0, #0
 8004e52:	f002 fa8b 	bl	800736c <RCC_HCLKConfig>
		RCC_PCLK2Config(RCC_HCLK_Div1);       //PCLK2 = HCLK
 8004e56:	2000      	movs	r0, #0
 8004e58:	f002 fa9c 	bl	8007394 <RCC_PCLK2Config>
		RCC_PCLK1Config(RCC_HCLK_Div2);       //PCLK1 = HCLK/2
 8004e5c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004e60:	f002 fa8e 	bl	8007380 <RCC_PCLK1Config>
		RCC_ADCCLKConfig(RCC_PCLK2_Div4);     //ADCCLK = PCLK2/4 = 18MHz
 8004e64:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004e68:	f002 fab2 	bl	80073d0 <RCC_ADCCLKConfig>
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);  //PLLCLK = 72 MHz
 8004e6c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004e70:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8004e74:	f002 fa56 	bl	8007324 <RCC_PLLConfig>
		RCC_PLLCmd(ENABLE);
 8004e78:	4620      	mov	r0, r4
 8004e7a:	f002 fa5f 	bl	800733c <RCC_PLLCmd>
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}
 8004e7e:	2039      	movs	r0, #57	; 0x39
 8004e80:	f002 fb7c 	bl	800757c <RCC_GetFlagStatus>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	d0fa      	beq.n	8004e7e <Set_System+0x56>
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8004e88:	2002      	movs	r0, #2
 8004e8a:	f002 fa5d 	bl	8007348 <RCC_SYSCLKConfig>
		while(RCC_GetSYSCLKSource()!=0x08){}
 8004e8e:	f002 fa65 	bl	800735c <RCC_GetSYSCLKSource>
 8004e92:	2808      	cmp	r0, #8
 8004e94:	d1fb      	bne.n	8004e8e <Set_System+0x66>
	}
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA, ENABLE);
 8004e96:	2001      	movs	r0, #1
 8004e98:	4601      	mov	r1, r0
 8004e9a:	f002 fb17 	bl	80074cc <RCC_AHBPeriphClockCmd>

	RCC_APB2PeriphClockCmd(
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	f640 607d 	movw	r0, #3709	; 0xe7d
 8004ea4:	f002 fb20 	bl	80074e8 <RCC_APB2PeriphClockCmd>
	                       RCC_APB2Periph_ADC1  | RCC_APB2Periph_ADC2  | RCC_APB2Periph_GPIOA |
	                       RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
	                       RCC_APB2Periph_GPIOE | RCC_APB2Periph_AFIO  | RCC_APB2Periph_TIM1, ENABLE);

	RCC_APB1PeriphClockCmd(
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	f244 0007 	movw	r0, #16391	; 0x4007
 8004eae:	f002 fb29 	bl	8007504 <RCC_APB1PeriphClockCmd>
	                       RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 |
	                       RCC_APB1Periph_SPI2, ENABLE);

	RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);     //USBCLK = 48MHz
 8004eb2:	2000      	movs	r0, #0
 8004eb4:	f002 fa86 	bl	80073c4 <RCC_USBCLKConfig>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);  //Enable USB clock
 8004eb8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8004ebc:	2101      	movs	r1, #1

}
 8004ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_APB1PeriphClockCmd(
	                       RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 |
	                       RCC_APB1Periph_SPI2, ENABLE);

	RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);     //USBCLK = 48MHz
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);  //Enable USB clock
 8004ec2:	f002 bb1f 	b.w	8007504 <RCC_APB1PeriphClockCmd>
 8004ec6:	bf00      	nop
 8004ec8:	20000164 	.word	0x20000164

08004ecc <Get_Font_8x14>:
};
#endif

 // pixels
u16 Get_Font_8x14(u8 chr, u8 row)
{
 8004ecc:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
 8004ed0:	00db      	lsls	r3, r3, #3
  u16 idx = (chr - 0x22) * 8;

  return Char_Dot[idx + row];
}
 8004ed2:	4a03      	ldr	r2, [pc, #12]	; (8004ee0 <Get_Font_8x14+0x14>)
};
#endif

 // pixels
u16 Get_Font_8x14(u8 chr, u8 row)
{
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	185b      	adds	r3, r3, r1
  u16 idx = (chr - 0x22) * 8;

  return Char_Dot[idx + row];
}
 8004ed8:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	08008cb4 	.word	0x08008cb4

08004ee4 <Set_Orientation>:
/*******************************************************************************
 Set_Orientation: Sets orientation to landscape or portrait
*******************************************************************************/
void Set_Orientation(orient ori)
{
	orientation = ori;
 8004ee4:	4b08      	ldr	r3, [pc, #32]	; (8004f08 <Set_Orientation+0x24>)
	if(orientation == VERT){
 8004ee6:	2801      	cmp	r0, #1
/*******************************************************************************
 Set_Orientation: Sets orientation to landscape or portrait
*******************************************************************************/
void Set_Orientation(orient ori)
{
	orientation = ori;
 8004ee8:	7018      	strb	r0, [r3, #0]
	if(orientation == VERT){
 8004eea:	d105      	bne.n	8004ef8 <Set_Orientation+0x14>
		lcd_width = 240;
 8004eec:	f04f 02f0 	mov.w	r2, #240	; 0xf0
 8004ef0:	805a      	strh	r2, [r3, #2]
		lcd_height = 320;
 8004ef2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004ef6:	e004      	b.n	8004f02 <Set_Orientation+0x1e>
	} else {
		lcd_width = 320;
 8004ef8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004efc:	805a      	strh	r2, [r3, #2]
		lcd_height = 240;
 8004efe:	f04f 02f0 	mov.w	r2, #240	; 0xf0
 8004f02:	809a      	strh	r2, [r3, #4]
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	2000016a 	.word	0x2000016a

08004f0c <Lcd_Wrt_Reg>:

/*******************************************************************************
 Lcd_Wrt_Reg: Set LCD Register  Input: Register addr., Data
*******************************************************************************/
void Lcd_Wrt_Reg(u16 Reg, u16 Data)
{
 8004f0c:	b530      	push	{r4, r5, lr}
  LDC_DATA_OUT=Reg;     //Reg. Addr.
 8004f0e:	4c07      	ldr	r4, [pc, #28]	; (8004f2c <Lcd_Wrt_Reg+0x20>)
  LCD_RS_LOW();         //RS=0,Piont to Index Reg.
  LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004f10:	4a07      	ldr	r2, [pc, #28]	; (8004f30 <Lcd_Wrt_Reg+0x24>)
/*******************************************************************************
 Lcd_Wrt_Reg: Set LCD Register  Input: Register addr., Data
*******************************************************************************/
void Lcd_Wrt_Reg(u16 Reg, u16 Data)
{
  LDC_DATA_OUT=Reg;     //Reg. Addr.
 8004f12:	6020      	str	r0, [r4, #0]
  LCD_RS_LOW();         //RS=0,Piont to Index Reg.
 8004f14:	4807      	ldr	r0, [pc, #28]	; (8004f34 <Lcd_Wrt_Reg+0x28>)
  LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004f16:	2320      	movs	r3, #32
 Lcd_Wrt_Reg: Set LCD Register  Input: Register addr., Data
*******************************************************************************/
void Lcd_Wrt_Reg(u16 Reg, u16 Data)
{
  LDC_DATA_OUT=Reg;     //Reg. Addr.
  LCD_RS_LOW();         //RS=0,Piont to Index Reg.
 8004f18:	2502      	movs	r5, #2
 8004f1a:	6005      	str	r5, [r0, #0]
  LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004f1c:	6003      	str	r3, [r0, #0]
 8004f1e:	6013      	str	r3, [r2, #0]
  LCD_RS_HIGH();        //RS=1,Piont to object Reg.
 8004f20:	6015      	str	r5, [r2, #0]
  LDC_DATA_OUT=Data;    //Reg. Data
 8004f22:	6021      	str	r1, [r4, #0]
  LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004f24:	6003      	str	r3, [r0, #0]
 8004f26:	6013      	str	r3, [r2, #0]
}
 8004f28:	bd30      	pop	{r4, r5, pc}
 8004f2a:	bf00      	nop
 8004f2c:	4001180c 	.word	0x4001180c
 8004f30:	40011410 	.word	0x40011410
 8004f34:	40011414 	.word	0x40011414

08004f38 <Lcd_Set_Window>:
Description : use  (x1,y1) and (x2,y2) to set a rectangle  area
Para :  (x1,y1) and (x2,y2)
(0,0) is always lower left
*******************************************************************************/
void    Lcd_Set_Window(u16 x1, u16 x2, u16 y1, u16 y2)
{
 8004f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3a:	461f      	mov	r7, r3
	u16 tmp1, tmp2;

	if(orientation == VERT){
 8004f3c:	4b1b      	ldr	r3, [pc, #108]	; (8004fac <Lcd_Set_Window+0x74>)
Description : use  (x1,y1) and (x2,y2) to set a rectangle  area
Para :  (x1,y1) and (x2,y2)
(0,0) is always lower left
*******************************************************************************/
void    Lcd_Set_Window(u16 x1, u16 x2, u16 y1, u16 y2)
{
 8004f3e:	4604      	mov	r4, r0
	u16 tmp1, tmp2;

	if(orientation == VERT){
 8004f40:	781b      	ldrb	r3, [r3, #0]
Description : use  (x1,y1) and (x2,y2) to set a rectangle  area
Para :  (x1,y1) and (x2,y2)
(0,0) is always lower left
*******************************************************************************/
void    Lcd_Set_Window(u16 x1, u16 x2, u16 y1, u16 y2)
{
 8004f42:	460d      	mov	r5, r1
	u16 tmp1, tmp2;

	if(orientation == VERT){
 8004f44:	2b01      	cmp	r3, #1
Description : use  (x1,y1) and (x2,y2) to set a rectangle  area
Para :  (x1,y1) and (x2,y2)
(0,0) is always lower left
*******************************************************************************/
void    Lcd_Set_Window(u16 x1, u16 x2, u16 y1, u16 y2)
{
 8004f46:	4616      	mov	r6, r2
	u16 tmp1, tmp2;

	if(orientation == VERT){
 8004f48:	d109      	bne.n	8004f5e <Lcd_Set_Window+0x26>
		tmp1 = x1;
		tmp2 = x2;
		x1 = 319 - y2;
 8004f4a:	f5c7 739e 	rsb	r3, r7, #316	; 0x13c
		x2 = 319 - y1;
 8004f4e:	f5c2 729e 	rsb	r2, r2, #316	; 0x13c
	u16 tmp1, tmp2;

	if(orientation == VERT){
		tmp1 = x1;
		tmp2 = x2;
		x1 = 319 - y2;
 8004f52:	3303      	adds	r3, #3
		x2 = 319 - y1;
 8004f54:	3203      	adds	r2, #3
 8004f56:	460f      	mov	r7, r1
 8004f58:	4606      	mov	r6, r0
 8004f5a:	b295      	uxth	r5, r2
 8004f5c:	b29c      	uxth	r4, r3
		tmp1 = y1;
		y1 = y2;
		y2 = tmp1;
	}
	*/
	Lcd_Wrt_Reg(0x0050, y1);
 8004f5e:	2050      	movs	r0, #80	; 0x50
 8004f60:	4631      	mov	r1, r6
 8004f62:	f7ff ffd3 	bl	8004f0c <Lcd_Wrt_Reg>
	Lcd_Wrt_Reg(0x0051, y2);
 8004f66:	2051      	movs	r0, #81	; 0x51
 8004f68:	4639      	mov	r1, r7
 8004f6a:	f7ff ffcf 	bl	8004f0c <Lcd_Wrt_Reg>
	Lcd_Wrt_Reg(0x0052, x1);
 8004f6e:	2052      	movs	r0, #82	; 0x52
 8004f70:	4621      	mov	r1, r4
 8004f72:	f7ff ffcb 	bl	8004f0c <Lcd_Wrt_Reg>
	Lcd_Wrt_Reg(0x0053, x2);
 8004f76:	2053      	movs	r0, #83	; 0x53
 8004f78:	4629      	mov	r1, r5
 8004f7a:	f7ff ffc7 	bl	8004f0c <Lcd_Wrt_Reg>
	Lcd_Wrt_Reg(0x0020, y1);
 8004f7e:	2020      	movs	r0, #32
 8004f80:	4631      	mov	r1, r6
 8004f82:	f7ff ffc3 	bl	8004f0c <Lcd_Wrt_Reg>
	Lcd_Wrt_Reg(0x0021, x1);
 8004f86:	2021      	movs	r0, #33	; 0x21
 8004f88:	4621      	mov	r1, r4
 8004f8a:	f7ff ffbf 	bl	8004f0c <Lcd_Wrt_Reg>

	LDC_DATA_OUT = 0x0022; // Reg. Addr.
 8004f8e:	4b08      	ldr	r3, [pc, #32]	; (8004fb0 <Lcd_Set_Window+0x78>)
 8004f90:	2222      	movs	r2, #34	; 0x22
 8004f92:	601a      	str	r2, [r3, #0]
	LCD_RS_LOW(); // RS=0,Piont to Index Reg.
 8004f94:	4907      	ldr	r1, [pc, #28]	; (8004fb4 <Lcd_Set_Window+0x7c>)
	LCD_nWR_ACT(); // WR Cycle from 1 -> 0 -> 1
 8004f96:	4a08      	ldr	r2, [pc, #32]	; (8004fb8 <Lcd_Set_Window+0x80>)
 8004f98:	2320      	movs	r3, #32
	Lcd_Wrt_Reg(0x0053, x2);
	Lcd_Wrt_Reg(0x0020, y1);
	Lcd_Wrt_Reg(0x0021, x1);

	LDC_DATA_OUT = 0x0022; // Reg. Addr.
	LCD_RS_LOW(); // RS=0,Piont to Index Reg.
 8004f9a:	2002      	movs	r0, #2
 8004f9c:	6008      	str	r0, [r1, #0]
	LCD_nWR_ACT(); // WR Cycle from 1 -> 0 -> 1
 8004f9e:	600b      	str	r3, [r1, #0]
 8004fa0:	6013      	str	r3, [r2, #0]
	LCD_nWR_ACT(); // WR Cycle from 1 -> 0 -> 1
 8004fa2:	600b      	str	r3, [r1, #0]
 8004fa4:	6013      	str	r3, [r2, #0]
	LCD_RS_HIGH(); // RS=1,Piont to object Reg.
 8004fa6:	6010      	str	r0, [r2, #0]
}
 8004fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004faa:	bf00      	nop
 8004fac:	2000016a 	.word	0x2000016a
 8004fb0:	4001180c 	.word	0x4001180c
 8004fb4:	40011414 	.word	0x40011414
 8004fb8:	40011410 	.word	0x40011410

08004fbc <Point_SCR>:
/*******************************************************************************
Point_SCR: Set display position   Input: X, Y
*******************************************************************************/

void Point_SCR(u16 x0, u16 y0)
{
 8004fbc:	b570      	push	{r4, r5, r6, lr}
	if(orientation == VERT){
 8004fbe:	4d12      	ldr	r5, [pc, #72]	; (8005008 <Point_SCR+0x4c>)
/*******************************************************************************
Point_SCR: Set display position   Input: X, Y
*******************************************************************************/

void Point_SCR(u16 x0, u16 y0)
{
 8004fc0:	4604      	mov	r4, r0
	if(orientation == VERT){
 8004fc2:	782b      	ldrb	r3, [r5, #0]
/*******************************************************************************
Point_SCR: Set display position   Input: X, Y
*******************************************************************************/

void Point_SCR(u16 x0, u16 y0)
{
 8004fc4:	460e      	mov	r6, r1
	if(orientation == VERT){
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d108      	bne.n	8004fdc <Point_SCR+0x20>
		Lcd_Wrt_Reg(0x0020,x0);
 8004fca:	2020      	movs	r0, #32
 8004fcc:	4621      	mov	r1, r4
 8004fce:	f7ff ff9d 	bl	8004f0c <Lcd_Wrt_Reg>
		Lcd_Wrt_Reg(0x0021,lcd_height - y0);
 8004fd2:	88ab      	ldrh	r3, [r5, #4]
 8004fd4:	2021      	movs	r0, #33	; 0x21
 8004fd6:	1b9e      	subs	r6, r3, r6
 8004fd8:	b2b1      	uxth	r1, r6
 8004fda:	e004      	b.n	8004fe6 <Point_SCR+0x2a>
	} else {
		Lcd_Wrt_Reg(0x0020,y0);
 8004fdc:	2020      	movs	r0, #32
 8004fde:	f7ff ff95 	bl	8004f0c <Lcd_Wrt_Reg>
		Lcd_Wrt_Reg(0x0021,x0);
 8004fe2:	2021      	movs	r0, #33	; 0x21
 8004fe4:	4621      	mov	r1, r4
 8004fe6:	f7ff ff91 	bl	8004f0c <Lcd_Wrt_Reg>
	}
	LDC_DATA_OUT=0x0022;  //DRAM Reg.
 8004fea:	4b08      	ldr	r3, [pc, #32]	; (800500c <Point_SCR+0x50>)
 8004fec:	2222      	movs	r2, #34	; 0x22
 8004fee:	601a      	str	r2, [r3, #0]
	LCD_RS_LOW();
 8004ff0:	4907      	ldr	r1, [pc, #28]	; (8005010 <Point_SCR+0x54>)
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004ff2:	4a08      	ldr	r2, [pc, #32]	; (8005014 <Point_SCR+0x58>)
 8004ff4:	2320      	movs	r3, #32
	} else {
		Lcd_Wrt_Reg(0x0020,y0);
		Lcd_Wrt_Reg(0x0021,x0);
	}
	LDC_DATA_OUT=0x0022;  //DRAM Reg.
	LCD_RS_LOW();
 8004ff6:	2002      	movs	r0, #2
 8004ff8:	6008      	str	r0, [r1, #0]
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004ffa:	600b      	str	r3, [r1, #0]
 8004ffc:	6013      	str	r3, [r2, #0]
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8004ffe:	600b      	str	r3, [r1, #0]
 8005000:	6013      	str	r3, [r2, #0]
	LCD_RS_HIGH();
 8005002:	6010      	str	r0, [r2, #0]
}
 8005004:	bd70      	pop	{r4, r5, r6, pc}
 8005006:	bf00      	nop
 8005008:	2000016a 	.word	0x2000016a
 800500c:	4001180c 	.word	0x4001180c
 8005010:	40011414 	.word	0x40011414
 8005014:	40011410 	.word	0x40011410

08005018 <Set_Pixel_Fast>:
/*******************************************************************************
 Set_Pixel: Set a Pixel  Input: Color
*******************************************************************************/
void Set_Pixel_Fast(u16 Color)
{
  LDC_DATA_OUT=Color;   //Color Data
 8005018:	4b03      	ldr	r3, [pc, #12]	; (8005028 <Set_Pixel_Fast+0x10>)
  LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 800501a:	4a04      	ldr	r2, [pc, #16]	; (800502c <Set_Pixel_Fast+0x14>)
/*******************************************************************************
 Set_Pixel: Set a Pixel  Input: Color
*******************************************************************************/
void Set_Pixel_Fast(u16 Color)
{
  LDC_DATA_OUT=Color;   //Color Data
 800501c:	6018      	str	r0, [r3, #0]
  LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 800501e:	2320      	movs	r3, #32
 8005020:	6013      	str	r3, [r2, #0]
 8005022:	3a04      	subs	r2, #4
 8005024:	6013      	str	r3, [r2, #0]
}
 8005026:	4770      	bx	lr
 8005028:	4001180c 	.word	0x4001180c
 800502c:	40011414 	.word	0x40011414

08005030 <Set_Pixel>:
/*******************************************************************************
 Set_Pixel: Set a Pixel  Input: Color
*******************************************************************************/
static inline void Set_Pixel(u16 x0, u16 y0, u16 Color)
{
	if(orientation == VERT){
 8005030:	4b14      	ldr	r3, [pc, #80]	; (8005084 <Set_Pixel+0x54>)
}
/*******************************************************************************
 Set_Pixel: Set a Pixel  Input: Color
*******************************************************************************/
static inline void Set_Pixel(u16 x0, u16 y0, u16 Color)
{
 8005032:	b570      	push	{r4, r5, r6, lr}
	if(orientation == VERT){
 8005034:	781b      	ldrb	r3, [r3, #0]
}
/*******************************************************************************
 Set_Pixel: Set a Pixel  Input: Color
*******************************************************************************/
static inline void Set_Pixel(u16 x0, u16 y0, u16 Color)
{
 8005036:	4604      	mov	r4, r0
	if(orientation == VERT){
 8005038:	2b01      	cmp	r3, #1
}
/*******************************************************************************
 Set_Pixel: Set a Pixel  Input: Color
*******************************************************************************/
static inline void Set_Pixel(u16 x0, u16 y0, u16 Color)
{
 800503a:	460d      	mov	r5, r1
 800503c:	4616      	mov	r6, r2
	if(orientation == VERT){
 800503e:	d109      	bne.n	8005054 <Set_Pixel+0x24>
		Lcd_Wrt_Reg(0x0020,x0);
 8005040:	2020      	movs	r0, #32
 8005042:	4621      	mov	r1, r4
 8005044:	f7ff ff62 	bl	8004f0c <Lcd_Wrt_Reg>
		Lcd_Wrt_Reg(0x0021, 319 - y0);
 8005048:	f5c5 719e 	rsb	r1, r5, #316	; 0x13c
 800504c:	3103      	adds	r1, #3
 800504e:	2021      	movs	r0, #33	; 0x21
 8005050:	b289      	uxth	r1, r1
 8005052:	e004      	b.n	800505e <Set_Pixel+0x2e>
	} else {
		Lcd_Wrt_Reg(0x0020,y0);
 8005054:	2020      	movs	r0, #32
 8005056:	f7ff ff59 	bl	8004f0c <Lcd_Wrt_Reg>
		Lcd_Wrt_Reg(0x0021,x0);
 800505a:	2021      	movs	r0, #33	; 0x21
 800505c:	4621      	mov	r1, r4
 800505e:	f7ff ff55 	bl	8004f0c <Lcd_Wrt_Reg>
	}
	LDC_DATA_OUT=0x0022;  //DRAM Reg.
 8005062:	4809      	ldr	r0, [pc, #36]	; (8005088 <Set_Pixel+0x58>)
	LCD_RS_LOW();
 8005064:	4909      	ldr	r1, [pc, #36]	; (800508c <Set_Pixel+0x5c>)
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8005066:	4a0a      	ldr	r2, [pc, #40]	; (8005090 <Set_Pixel+0x60>)
		Lcd_Wrt_Reg(0x0021, 319 - y0);
	} else {
		Lcd_Wrt_Reg(0x0020,y0);
		Lcd_Wrt_Reg(0x0021,x0);
	}
	LDC_DATA_OUT=0x0022;  //DRAM Reg.
 8005068:	2322      	movs	r3, #34	; 0x22
 800506a:	6003      	str	r3, [r0, #0]
	LCD_RS_LOW();
 800506c:	2402      	movs	r4, #2
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 800506e:	3b02      	subs	r3, #2
	} else {
		Lcd_Wrt_Reg(0x0020,y0);
		Lcd_Wrt_Reg(0x0021,x0);
	}
	LDC_DATA_OUT=0x0022;  //DRAM Reg.
	LCD_RS_LOW();
 8005070:	600c      	str	r4, [r1, #0]
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8005072:	600b      	str	r3, [r1, #0]
 8005074:	6013      	str	r3, [r2, #0]
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 8005076:	600b      	str	r3, [r1, #0]
 8005078:	6013      	str	r3, [r2, #0]
	LCD_RS_HIGH();
 800507a:	6014      	str	r4, [r2, #0]
	LDC_DATA_OUT=Color;   //Color Data
 800507c:	6006      	str	r6, [r0, #0]
	LCD_nWR_ACT();        //WR Cycle from 1 -> 0 -> 1
 800507e:	600b      	str	r3, [r1, #0]
 8005080:	6013      	str	r3, [r2, #0]
}
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	2000016a 	.word	0x2000016a
 8005088:	4001180c 	.word	0x4001180c
 800508c:	40011414 	.word	0x40011414
 8005090:	40011410 	.word	0x40011410

08005094 <Set_Color>:

// Wrapper for direct calls from application
void Set_Color(u16 x0, u16 y0, u16 Color)
{
	Set_Pixel(x0,y0,Color);
 8005094:	e7cc      	b.n	8005030 <Set_Pixel>

08005096 <Fill_Rectangle>:
	x0, y0 = starting point
	width, height = size of rectangle
	color = color of rectangle
*****************************************************************************/
void Fill_Rectangle(u16 x0, u16 y0, u16 width, u16 height, u16 color)
{
 8005096:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800509a:	468c      	mov	ip, r1
 800509c:	461c      	mov	r4, r3
		for(x = x0; x <= x1; x++){
			Set_Pixel(x, y, color);	// Set_Pixel takes care of orientation
		}
	}
#else
	Lcd_Set_Window(x0, x1, y0, y1);	// This takes care of orientation
 800509e:	1e41      	subs	r1, r0, #1
 80050a0:	f10c 33ff 	add.w	r3, ip, #4294967295
 80050a4:	1851      	adds	r1, r2, r1
 80050a6:	18e3      	adds	r3, r4, r3
	x0, y0 = starting point
	width, height = size of rectangle
	color = color of rectangle
*****************************************************************************/
void Fill_Rectangle(u16 x0, u16 y0, u16 width, u16 height, u16 color)
{
 80050a8:	4615      	mov	r5, r2
		for(x = x0; x <= x1; x++){
			Set_Pixel(x, y, color);	// Set_Pixel takes care of orientation
		}
	}
#else
	Lcd_Set_Window(x0, x1, y0, y1);	// This takes care of orientation
 80050aa:	b289      	uxth	r1, r1
 80050ac:	4662      	mov	r2, ip
 80050ae:	b29b      	uxth	r3, r3
	x0, y0 = starting point
	width, height = size of rectangle
	color = color of rectangle
*****************************************************************************/
void Fill_Rectangle(u16 x0, u16 y0, u16 width, u16 height, u16 color)
{
 80050b0:	f8bd 6018 	ldrh.w	r6, [sp, #24]
			Set_Pixel(x, y, color);	// Set_Pixel takes care of orientation
		}
	}
#else
	Lcd_Set_Window(x0, x1, y0, y1);	// This takes care of orientation
	area = (int) width * (int) height;
 80050b4:	436c      	muls	r4, r5
		for(x = x0; x <= x1; x++){
			Set_Pixel(x, y, color);	// Set_Pixel takes care of orientation
		}
	}
#else
	Lcd_Set_Window(x0, x1, y0, y1);	// This takes care of orientation
 80050b6:	f7ff ff3f 	bl	8004f38 <Lcd_Set_Window>
	area = (int) width * (int) height;
 80050ba:	2700      	movs	r7, #0
	for (i = 0; i < area; i++){ // fill in all the pixels
 80050bc:	e003      	b.n	80050c6 <Fill_Rectangle+0x30>
		Set_Pixel_Fast(color);
 80050be:	4630      	mov	r0, r6
 80050c0:	f7ff ffaa 	bl	8005018 <Set_Pixel_Fast>
		}
	}
#else
	Lcd_Set_Window(x0, x1, y0, y1);	// This takes care of orientation
	area = (int) width * (int) height;
	for (i = 0; i < area; i++){ // fill in all the pixels
 80050c4:	3701      	adds	r7, #1
 80050c6:	42a7      	cmp	r7, r4
 80050c8:	dbf9      	blt.n	80050be <Fill_Rectangle+0x28>
		Set_Pixel_Fast(color);
	}
	Lcd_Set_Window(0, lcd_width - 1, 0, lcd_height - 1); // restore full screen
 80050ca:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <Fill_Rectangle+0x4e>)
 80050cc:	2000      	movs	r0, #0
 80050ce:	8859      	ldrh	r1, [r3, #2]
 80050d0:	889b      	ldrh	r3, [r3, #4]
 80050d2:	3901      	subs	r1, #1
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b289      	uxth	r1, r1
 80050d8:	4602      	mov	r2, r0
 80050da:	b29b      	uxth	r3, r3
#endif
	//Display_U16(0, 3 * CHAR_HEIGHT, WHITE, BLACK, x0);
	//Display_U16(0, 2 * CHAR_HEIGHT, WHITE, BLACK, y0);
	//Display_U16(0, 1 * CHAR_HEIGHT, WHITE, BLACK, x1);
	//Display_U16(0, 0, WHITE, BLACK, y1);
}
 80050dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	Lcd_Set_Window(x0, x1, y0, y1);	// This takes care of orientation
	area = (int) width * (int) height;
	for (i = 0; i < area; i++){ // fill in all the pixels
		Set_Pixel_Fast(color);
	}
	Lcd_Set_Window(0, lcd_width - 1, 0, lcd_height - 1); // restore full screen
 80050e0:	e72a      	b.n	8004f38 <Lcd_Set_Window>
 80050e2:	bf00      	nop
 80050e4:	2000016a 	.word	0x2000016a

080050e8 <Clear_Screen>:
Function Name : Clear_Screen
Description : clear screen
 *******************************************************************************/

void    Clear_Screen(u16 bg)
{
 80050e8:	b507      	push	{r0, r1, r2, lr}
	Fill_Rectangle(0,0, lcd_width, lcd_height, bg);
 80050ea:	4b04      	ldr	r3, [pc, #16]	; (80050fc <Clear_Screen+0x14>)
 80050ec:	885a      	ldrh	r2, [r3, #2]
 80050ee:	889b      	ldrh	r3, [r3, #4]
 80050f0:	9000      	str	r0, [sp, #0]
 80050f2:	2000      	movs	r0, #0
 80050f4:	4601      	mov	r1, r0
 80050f6:	f7ff ffce 	bl	8005096 <Fill_Rectangle>
}
 80050fa:	bd0e      	pop	{r1, r2, r3, pc}
 80050fc:	2000016a 	.word	0x2000016a

08005100 <Unsigned_To_Hex_Str>:
	buf: pointer to string buffer
	width:  number of characters to be displayed, not including null terminator
	num: number to be displayed, cast to u32 or s32
*******************************************************************************/

void Unsigned_To_Hex_Str(char *buf, u8 width, u32 num){
 8005100:	b510      	push	{r4, lr}
 8005102:	2300      	movs	r3, #0
	char i, n;

	for(n = 0; n < width; n++)
 8005104:	e004      	b.n	8005110 <Unsigned_To_Hex_Str+0x10>
		buf[n] = ' ';
 8005106:	f04f 0c20 	mov.w	ip, #32
 800510a:	f800 c003 	strb.w	ip, [r0, r3]
 800510e:	3301      	adds	r3, #1
*******************************************************************************/

void Unsigned_To_Hex_Str(char *buf, u8 width, u32 num){
	char i, n;

	for(n = 0; n < width; n++)
 8005110:	fa5f fc83 	uxtb.w	ip, r3
 8005114:	458c      	cmp	ip, r1
 8005116:	d3f6      	bcc.n	8005106 <Unsigned_To_Hex_Str+0x6>
		buf[n] = ' ';
	n = width - 1;  // start index at far right of field
 8005118:	3901      	subs	r1, #1
 800511a:	b2c9      	uxtb	r1, r1
	i = 0;
	do {  // isolate each decimal digit
		buf[n--] = hex_conv[(num & 0xF)];  // convert to text
 800511c:	4c05      	ldr	r4, [pc, #20]	; (8005134 <Unsigned_To_Hex_Str+0x34>)
 800511e:	f002 030f 	and.w	r3, r2, #15
 8005122:	6824      	ldr	r4, [r4, #0]
 8005124:	5ce3      	ldrb	r3, [r4, r3]
 8005126:	5443      	strb	r3, [r0, r1]
 8005128:	3901      	subs	r1, #1
		num >>= 4;
	} while (num > 0  && n >= 0);
 800512a:	0912      	lsrs	r2, r2, #4
	for(n = 0; n < width; n++)
		buf[n] = ' ';
	n = width - 1;  // start index at far right of field
	i = 0;
	do {  // isolate each decimal digit
		buf[n--] = hex_conv[(num & 0xF)];  // convert to text
 800512c:	b2c9      	uxtb	r1, r1
		num >>= 4;
	} while (num > 0  && n >= 0);
 800512e:	d1f5      	bne.n	800511c <Unsigned_To_Hex_Str+0x1c>
}
 8005130:	bd10      	pop	{r4, pc}
 8005132:	bf00      	nop
 8005134:	20000004 	.word	0x20000004

08005138 <Unsigned_To_Dec_Str>:

void Unsigned_To_Dec_Str(char *buf, u8 width, u32 num){
 8005138:	b510      	push	{r4, lr}
 800513a:	2300      	movs	r3, #0
	char i, n;

	for(n = 0; n < width; n++)
 800513c:	e004      	b.n	8005148 <Unsigned_To_Dec_Str+0x10>
		buf[n] = ' ';
 800513e:	f04f 0c20 	mov.w	ip, #32
 8005142:	f800 c003 	strb.w	ip, [r0, r3]
 8005146:	3301      	adds	r3, #1
}

void Unsigned_To_Dec_Str(char *buf, u8 width, u32 num){
	char i, n;

	for(n = 0; n < width; n++)
 8005148:	fa5f fc83 	uxtb.w	ip, r3
 800514c:	458c      	cmp	ip, r1
 800514e:	d3f6      	bcc.n	800513e <Unsigned_To_Dec_Str+0x6>
		buf[n] = ' ';
	n = width - 1;  // start index at far right of field
 8005150:	3901      	subs	r1, #1
 8005152:	b2c9      	uxtb	r1, r1
	i = 0;
	do {  // isolate each decimal digit
		buf[n--] = hex_conv[(num % 10)];  // convert to text
 8005154:	f04f 0c0a 	mov.w	ip, #10
 8005158:	fbb2 f3fc 	udiv	r3, r2, ip
 800515c:	fb0c 2213 	mls	r2, ip, r3, r2
 8005160:	4c04      	ldr	r4, [pc, #16]	; (8005174 <Unsigned_To_Dec_Str+0x3c>)
 8005162:	6824      	ldr	r4, [r4, #0]
 8005164:	5ca2      	ldrb	r2, [r4, r2]
 8005166:	5442      	strb	r2, [r0, r1]
 8005168:	3901      	subs	r1, #1
 800516a:	b2c9      	uxtb	r1, r1
		num /= 10;
	} while (num > 0  && n >= 0);
 800516c:	461a      	mov	r2, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f0      	bne.n	8005154 <Unsigned_To_Dec_Str+0x1c>
}
 8005172:	bd10      	pop	{r4, pc}
 8005174:	20000004 	.word	0x20000004

08005178 <Signed_To_Dec_Str>:

void Signed_To_Dec_Str(char *buf, u8 width, s32 num){
 8005178:	b530      	push	{r4, r5, lr}
 800517a:	2300      	movs	r3, #0
	char i, n;
	bool neg_flg;

	for(n = 0; n < width; n++)
 800517c:	e004      	b.n	8005188 <Signed_To_Dec_Str+0x10>
		buf[n] = ' ';
 800517e:	f04f 0c20 	mov.w	ip, #32
 8005182:	f800 c003 	strb.w	ip, [r0, r3]
 8005186:	3301      	adds	r3, #1

void Signed_To_Dec_Str(char *buf, u8 width, s32 num){
	char i, n;
	bool neg_flg;

	for(n = 0; n < width; n++)
 8005188:	fa5f fc83 	uxtb.w	ip, r3
 800518c:	458c      	cmp	ip, r1
 800518e:	d3f6      	bcc.n	800517e <Signed_To_Dec_Str+0x6>
		buf[n] = ' ';
	if(num < 0){
 8005190:	2a00      	cmp	r2, #0
 8005192:	db01      	blt.n	8005198 <Signed_To_Dec_Str+0x20>
 8005194:	2400      	movs	r4, #0
 8005196:	e001      	b.n	800519c <Signed_To_Dec_Str+0x24>
		neg_flg = TRUE;
		num = -num;
 8005198:	4252      	negs	r2, r2
 800519a:	2401      	movs	r4, #1
	} else
		neg_flg = FALSE;
	buf[n] = 0;
 800519c:	2300      	movs	r3, #0
 800519e:	5443      	strb	r3, [r0, r1]
	n = width - 1;  // start index at far right of field
 80051a0:	3901      	subs	r1, #1
 80051a2:	b2c9      	uxtb	r1, r1
	i = 0;
	do {  // isolate each decimal digit
		buf[n--] = hex_conv[(num % 10)];  // convert to text
 80051a4:	f04f 0c0a 	mov.w	ip, #10
 80051a8:	fb92 f3fc 	sdiv	r3, r2, ip
 80051ac:	fb0c 2213 	mls	r2, ip, r3, r2
 80051b0:	4d06      	ldr	r5, [pc, #24]	; (80051cc <Signed_To_Dec_Str+0x54>)
 80051b2:	682d      	ldr	r5, [r5, #0]
 80051b4:	5caa      	ldrb	r2, [r5, r2]
 80051b6:	5442      	strb	r2, [r0, r1]
 80051b8:	3901      	subs	r1, #1
		num /= 10;
	} while (num > 0  && n >= 1);
 80051ba:	1e1a      	subs	r2, r3, #0
		neg_flg = FALSE;
	buf[n] = 0;
	n = width - 1;  // start index at far right of field
	i = 0;
	do {  // isolate each decimal digit
		buf[n--] = hex_conv[(num % 10)];  // convert to text
 80051bc:	b2c9      	uxtb	r1, r1
		num /= 10;
	} while (num > 0  && n >= 1);
 80051be:	dd01      	ble.n	80051c4 <Signed_To_Dec_Str+0x4c>
 80051c0:	2900      	cmp	r1, #0
 80051c2:	d1ef      	bne.n	80051a4 <Signed_To_Dec_Str+0x2c>
	if(neg_flg)
 80051c4:	b10c      	cbz	r4, 80051ca <Signed_To_Dec_Str+0x52>
		buf[n] = '-';
 80051c6:	232d      	movs	r3, #45	; 0x2d
 80051c8:	5443      	strb	r3, [r0, r1]
 80051ca:	bd30      	pop	{r4, r5, pc}
 80051cc:	20000004 	.word	0x20000004

080051d0 <Display_Char>:
       c = character to be displayed
WARNING: mode is ignored for now
*******************************************************************************/

void Display_Char(u16 x0, u16 y0, u16 fg, u16 bg, u8 c)
{
 80051d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051d4:	2500      	movs	r5, #0
 80051d6:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
 80051da:	4604      	mov	r4, r0
 80051dc:	468b      	mov	fp, r1
 80051de:	9201      	str	r2, [sp, #4]
 80051e0:	4699      	mov	r9, r3
 80051e2:	462e      	mov	r6, r5
	short     i, j, b;		// can not use char as unsigned
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
	{
		if (c >= 0x22)
 80051e4:	f1ba 0f21 	cmp.w	sl, #33	; 0x21
 80051e8:	d904      	bls.n	80051f4 <Display_Char+0x24>
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
 80051ea:	4650      	mov	r0, sl
 80051ec:	b2e9      	uxtb	r1, r5
 80051ee:	f7ff fe6d 	bl	8004ecc <Get_Font_8x14>
 80051f2:	4606      	mov	r6, r0
 80051f4:	465f      	mov	r7, fp
 80051f6:	f04f 0800 	mov.w	r8, #0
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
		{
			if (b & 4)
 80051fa:	f016 0f04 	tst.w	r6, #4
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
	{
		if (c >= 0x22)
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
 80051fe:	f108 0801 	add.w	r8, r8, #1
		{
			if (b & 4)
				Set_Pixel(x0 + i, y0 + j, fg);	// Set_Pixel takes care of orientation
 8005202:	bf14      	ite	ne
 8005204:	9a01      	ldrne	r2, [sp, #4]
			else
				Set_Pixel(x0 + i, y0 + j, bg);	// Set_Pixel takes care of orientation
 8005206:	464a      	moveq	r2, r9
		if (c >= 0x22)
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
		{
			if (b & 4)
				Set_Pixel(x0 + i, y0 + j, fg);	// Set_Pixel takes care of orientation
 8005208:	4639      	mov	r1, r7
 800520a:	4620      	mov	r0, r4
			else
				Set_Pixel(x0 + i, y0 + j, bg);	// Set_Pixel takes care of orientation
			b >>= 1;
 800520c:	b236      	sxth	r6, r6
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
	{
		if (c >= 0x22)
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
 800520e:	fa1f f888 	uxth.w	r8, r8
		{
			if (b & 4)
				Set_Pixel(x0 + i, y0 + j, fg);	// Set_Pixel takes care of orientation
			else
				Set_Pixel(x0 + i, y0 + j, bg);	// Set_Pixel takes care of orientation
			b >>= 1;
 8005212:	1076      	asrs	r6, r6, #1
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
	{
		if (c >= 0x22)
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
 8005214:	3701      	adds	r7, #1
		{
			if (b & 4)
				Set_Pixel(x0 + i, y0 + j, fg);	// Set_Pixel takes care of orientation
			else
				Set_Pixel(x0 + i, y0 + j, bg);	// Set_Pixel takes care of orientation
 8005216:	f7ff ff0b 	bl	8005030 <Set_Pixel>
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
	{
		if (c >= 0x22)
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
 800521a:	f1b8 0f0e 	cmp.w	r8, #14
		{
			if (b & 4)
				Set_Pixel(x0 + i, y0 + j, fg);	// Set_Pixel takes care of orientation
			else
				Set_Pixel(x0 + i, y0 + j, bg);	// Set_Pixel takes care of orientation
			b >>= 1;
 800521e:	b2b6      	uxth	r6, r6
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
	{
		if (c >= 0x22)
			b = Get_Font_8x14(c, i); // prototype calls i "row", but it is actually column
		for (j = 0; j < FONT_HEIGHT; j++)       // for each row
 8005220:	b2bf      	uxth	r7, r7
 8005222:	d1ea      	bne.n	80051fa <Display_Char+0x2a>

void Display_Char(u16 x0, u16 y0, u16 fg, u16 bg, u8 c)
{
	short     i, j, b;		// can not use char as unsigned
	b = 0;
	for (i =  0; i < FONT_WIDTH ; i++) // for each column
 8005224:	3501      	adds	r5, #1
 8005226:	b2ad      	uxth	r5, r5
 8005228:	3401      	adds	r4, #1
 800522a:	2d08      	cmp	r5, #8
 800522c:	b2a4      	uxth	r4, r4
 800522e:	d1d9      	bne.n	80051e4 <Display_Char+0x14>
			else
				Set_Pixel(x0 + i, y0 + j, bg);	// Set_Pixel takes care of orientation
			b >>= 1;
		}
	}
}
 8005230:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005234 <Display_Str>:
       Mode = PRN Normal replace Display,INV Inverse replace Display
       s = pointer to text string
*******************************************************************************/

void Display_Str(u16 x0, u16 y0, u16 fg, u16 bg, const char *s)
{
 8005234:	e92d 45f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, lr}
 8005238:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800523c:	4605      	mov	r5, r0
 800523e:	460f      	mov	r7, r1
 8005240:	4616      	mov	r6, r2
 8005242:	4698      	mov	r8, r3
 8005244:	2400      	movs	r4, #0

	while (*s)
 8005246:	e008      	b.n	800525a <Display_Str+0x26>
	{
		Display_Char(x0, y0, fg, bg, *s);
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	4628      	mov	r0, r5
 800524c:	4639      	mov	r1, r7
 800524e:	4632      	mov	r2, r6
 8005250:	4643      	mov	r3, r8
 8005252:	f7ff ffbd 	bl	80051d0 <Display_Char>
		x0 += CHAR_WIDTH;
 8005256:	3508      	adds	r5, #8
 8005258:	b2ad      	uxth	r5, r5
*******************************************************************************/

void Display_Str(u16 x0, u16 y0, u16 fg, u16 bg, const char *s)
{

	while (*s)
 800525a:	f81a 3004 	ldrb.w	r3, [sl, r4]
 800525e:	3401      	adds	r4, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1f1      	bne.n	8005248 <Display_Str+0x14>
		Display_Char(x0, y0, fg, bg, *s);
		x0 += CHAR_WIDTH;
		++s; // process next character
	}
	return;
}
 8005264:	e8bd 85fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, pc}

08005268 <Display_Picture>:
 dx, dy size of logo
 Location (x,y) is pixel address in lcd, dx and dy are size, (0,0) top left corner
 y and dy are in multiples of 8 only
*******************************************************************************/

void Display_Picture(const u8 *Pictp, u16 color, u16 x0, u16 y0, u16 dx, u16 dy){
 8005268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526c:	b085      	sub	sp, #20
 800526e:	9202      	str	r2, [sp, #8]
 8005270:	f8bd 203c 	ldrh.w	r2, [sp, #60]	; 0x3c
	short x, y, k;
	u8 msk, col_of_8;

	// draw the picture
	for(y = dy - 1; y >= 0; y -= 8)	// each byte is 8 vertical pixels
 8005274:	1e5c      	subs	r4, r3, #1
 8005276:	f102 3bff 	add.w	fp, r2, #4294967295
 800527a:	1914      	adds	r4, r2, r4
 dx, dy size of logo
 Location (x,y) is pixel address in lcd, dx and dy are size, (0,0) top left corner
 y and dy are in multiples of 8 only
*******************************************************************************/

void Display_Picture(const u8 *Pictp, u16 color, u16 x0, u16 y0, u16 dx, u16 dy){
 800527c:	9101      	str	r1, [sp, #4]
 800527e:	f8bd 9038 	ldrh.w	r9, [sp, #56]	; 0x38
	short x, y, k;
	u8 msk, col_of_8;

	// draw the picture
	for(y = dy - 1; y >= 0; y -= 8)	// each byte is 8 vertical pixels
 8005282:	fa1f fb8b 	uxth.w	fp, fp
 8005286:	b2a4      	uxth	r4, r4
 8005288:	4607      	mov	r7, r0
 800528a:	e03e      	b.n	800530a <Display_Picture+0xa2>
	{
		for(x = dx - 1; x >= 0; x--)         // Loop through character byte data
 800528c:	9a02      	ldr	r2, [sp, #8]
 800528e:	f109 35ff 	add.w	r5, r9, #4294967295
 8005292:	b2ad      	uxth	r5, r5
 8005294:	f102 3aff 	add.w	sl, r2, #4294967295
 8005298:	10db      	asrs	r3, r3, #3
 800529a:	b22a      	sxth	r2, r5
 800529c:	fb09 2303 	mla	r3, r9, r3, r2
 80052a0:	44ca      	add	sl, r9
 80052a2:	18fb      	adds	r3, r7, r3
 80052a4:	4698      	mov	r8, r3
 80052a6:	fa1f fa8a 	uxth.w	sl, sl
 80052aa:	465b      	mov	r3, fp
 80052ac:	46bb      	mov	fp, r7
 80052ae:	e022      	b.n	80052f6 <Display_Picture+0x8e>
		{
			msk = 0x80;
			col_of_8 = Pictp[x + (y >> 3) * dx];
 80052b0:	f898 c000 	ldrb.w	ip, [r8]
 80052b4:	1de6      	adds	r6, r4, #7
 80052b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ba:	b2b6      	uxth	r6, r6
 80052bc:	46a8      	mov	r8, r5
 80052be:	2780      	movs	r7, #128	; 0x80
 80052c0:	4665      	mov	r5, ip
			for(k = 7; k >= 0; k--)             // Loop through the vertical pixels
			{
				if((col_of_8 & msk) != 0 ) // Check if the pixel should be set
 80052c2:	422f      	tst	r7, r5
 80052c4:	d006      	beq.n	80052d4 <Display_Picture+0x6c>
				{
					Set_Pixel(x0 + x, y0 + y + k, color);	// Set_Pixel takes care of orientation
 80052c6:	4650      	mov	r0, sl
 80052c8:	4631      	mov	r1, r6
 80052ca:	9a01      	ldr	r2, [sp, #4]
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	f7ff feaf 	bl	8005030 <Set_Pixel>
 80052d2:	9b00      	ldr	r3, [sp, #0]
	{
		for(x = dx - 1; x >= 0; x--)         // Loop through character byte data
		{
			msk = 0x80;
			col_of_8 = Pictp[x + (y >> 3) * dx];
			for(k = 7; k >= 0; k--)             // Loop through the vertical pixels
 80052d4:	42a6      	cmp	r6, r4
 80052d6:	d003      	beq.n	80052e0 <Display_Picture+0x78>
			{
				if((col_of_8 & msk) != 0 ) // Check if the pixel should be set
				{
					Set_Pixel(x0 + x, y0 + y + k, color);	// Set_Pixel takes care of orientation
				}
				msk = msk >> 1;
 80052d8:	3e01      	subs	r6, #1
 80052da:	087f      	lsrs	r7, r7, #1
 80052dc:	b2b6      	uxth	r6, r6
 80052de:	e7f0      	b.n	80052c2 <Display_Picture+0x5a>
 80052e0:	4645      	mov	r5, r8
 80052e2:	f8dd 800c 	ldr.w	r8, [sp, #12]
	u8 msk, col_of_8;

	// draw the picture
	for(y = dy - 1; y >= 0; y -= 8)	// each byte is 8 vertical pixels
	{
		for(x = dx - 1; x >= 0; x--)         // Loop through character byte data
 80052e6:	3d01      	subs	r5, #1
 80052e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052ec:	b2ad      	uxth	r5, r5
 80052ee:	fa1f fa8a 	uxth.w	sl, sl
 80052f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80052f6:	f415 4f00 	tst.w	r5, #32768	; 0x8000
 80052fa:	d0d9      	beq.n	80052b0 <Display_Picture+0x48>
 80052fc:	465f      	mov	r7, fp
 dx, dy size of logo
 Location (x,y) is pixel address in lcd, dx and dy are size, (0,0) top left corner
 y and dy are in multiples of 8 only
*******************************************************************************/

void Display_Picture(const u8 *Pictp, u16 color, u16 x0, u16 y0, u16 dx, u16 dy){
 80052fe:	3c08      	subs	r4, #8
 8005300:	f1a3 0b08 	sub.w	fp, r3, #8
 8005304:	fa1f fb8b 	uxth.w	fp, fp
 8005308:	b2a4      	uxth	r4, r4
	short x, y, k;
	u8 msk, col_of_8;

	// draw the picture
	for(y = dy - 1; y >= 0; y -= 8)	// each byte is 8 vertical pixels
 800530a:	fa0f f38b 	sxth.w	r3, fp
 800530e:	2b00      	cmp	r3, #0
 8005310:	dabc      	bge.n	800528c <Display_Picture+0x24>
				}
				msk = msk >> 1;
			}
		}
	}
}
 8005312:	b005      	add	sp, #20
 8005314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005318 <Display_U8>:

	num: number to be displayed, right justified in fixed field
*******************************************************************************/

void Display_U8(u16 x0, u16 y0, u16 fg, u16 bg, u8 num)
{
 8005318:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	char  buf[U8_DIGITS + 1];

	Unsigned_To_Dec_Str(buf, U8_DIGITS, num);
 800531c:	af03      	add	r7, sp, #12

	num: number to be displayed, right justified in fixed field
*******************************************************************************/

void Display_U8(u16 x0, u16 y0, u16 fg, u16 bg, u8 num)
{
 800531e:	4606      	mov	r6, r0
 8005320:	460d      	mov	r5, r1
 8005322:	4614      	mov	r4, r2
 8005324:	4698      	mov	r8, r3
	char  buf[U8_DIGITS + 1];

	Unsigned_To_Dec_Str(buf, U8_DIGITS, num);
 8005326:	4638      	mov	r0, r7
 8005328:	2103      	movs	r1, #3
 800532a:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800532e:	f7ff ff03 	bl	8005138 <Unsigned_To_Dec_Str>
	Display_Str(x0, y0, fg, bg, buf);
 8005332:	4630      	mov	r0, r6
 8005334:	4629      	mov	r1, r5
 8005336:	4622      	mov	r2, r4
 8005338:	4643      	mov	r3, r8
 800533a:	9700      	str	r7, [sp, #0]
 800533c:	f7ff ff7a 	bl	8005234 <Display_Str>
}
 8005340:	e8bd 81ff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}

08005344 <Display_S8>:
	num: number to be displayed, right justified in fixed field
*******************************************************************************/


void Display_S8(u16 x0, u16 y0, u16 fg, u16 bg, s8 num)
{
 8005344:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	char  buf[S8_DIGITS + 1];

	Signed_To_Dec_Str(buf, S8_DIGITS, num);
 8005348:	af02      	add	r7, sp, #8
	num: number to be displayed, right justified in fixed field
*******************************************************************************/


void Display_S8(u16 x0, u16 y0, u16 fg, u16 bg, s8 num)
{
 800534a:	4606      	mov	r6, r0
 800534c:	460d      	mov	r5, r1
 800534e:	4614      	mov	r4, r2
 8005350:	4698      	mov	r8, r3
	char  buf[S8_DIGITS + 1];

	Signed_To_Dec_Str(buf, S8_DIGITS, num);
 8005352:	4638      	mov	r0, r7
 8005354:	2104      	movs	r1, #4
 8005356:	f99d 2028 	ldrsb.w	r2, [sp, #40]	; 0x28
 800535a:	f7ff ff0d 	bl	8005178 <Signed_To_Dec_Str>
	Display_Str(x0, y0, fg, bg, buf);
 800535e:	4630      	mov	r0, r6
 8005360:	4629      	mov	r1, r5
 8005362:	4622      	mov	r2, r4
 8005364:	4643      	mov	r3, r8
 8005366:	9700      	str	r7, [sp, #0]
 8005368:	f7ff ff64 	bl	8005234 <Display_Str>
}
 800536c:	e8bd 81ff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}

08005370 <Display_U16>:
	x0, y0: lower left corner
	color: color of rectangle
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_U16(u16 x0, u16 y0, u16 fg, u16 bg, u16 num)
{
 8005370:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	char  buf[S16_DIGITS + 1];

	Unsigned_To_Dec_Str(buf, S16_DIGITS, num);
 8005374:	af02      	add	r7, sp, #8
	x0, y0: lower left corner
	color: color of rectangle
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_U16(u16 x0, u16 y0, u16 fg, u16 bg, u16 num)
{
 8005376:	4606      	mov	r6, r0
 8005378:	460d      	mov	r5, r1
 800537a:	4614      	mov	r4, r2
 800537c:	4698      	mov	r8, r3
	char  buf[S16_DIGITS + 1];

	Unsigned_To_Dec_Str(buf, S16_DIGITS, num);
 800537e:	4638      	mov	r0, r7
 8005380:	2106      	movs	r1, #6
 8005382:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 8005386:	f7ff fed7 	bl	8005138 <Unsigned_To_Dec_Str>
	Display_Str(x0, y0, fg, bg, buf);
 800538a:	4630      	mov	r0, r6
 800538c:	4629      	mov	r1, r5
 800538e:	4622      	mov	r2, r4
 8005390:	4643      	mov	r3, r8
 8005392:	9700      	str	r7, [sp, #0]
 8005394:	f7ff ff4e 	bl	8005234 <Display_Str>
}
 8005398:	e8bd 81ff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}

0800539c <Display_S16>:
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_S16(u16 x0, u16 y0, u16 fg, u16 bg, s16 num)
{
 800539c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}

	char  buf[S16_DIGITS + 1];

	Signed_To_Dec_Str(buf, S16_DIGITS, num);
 80053a0:	af02      	add	r7, sp, #8
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_S16(u16 x0, u16 y0, u16 fg, u16 bg, s16 num)
{
 80053a2:	4606      	mov	r6, r0
 80053a4:	460d      	mov	r5, r1
 80053a6:	4614      	mov	r4, r2
 80053a8:	4698      	mov	r8, r3

	char  buf[S16_DIGITS + 1];

	Signed_To_Dec_Str(buf, S16_DIGITS, num);
 80053aa:	4638      	mov	r0, r7
 80053ac:	2106      	movs	r1, #6
 80053ae:	f9bd 2028 	ldrsh.w	r2, [sp, #40]	; 0x28
 80053b2:	f7ff fee1 	bl	8005178 <Signed_To_Dec_Str>
	Display_Str(x0, y0, fg, bg, buf);
 80053b6:	4630      	mov	r0, r6
 80053b8:	4629      	mov	r1, r5
 80053ba:	4622      	mov	r2, r4
 80053bc:	4643      	mov	r3, r8
 80053be:	9700      	str	r7, [sp, #0]
 80053c0:	f7ff ff38 	bl	8005234 <Display_Str>
}
 80053c4:	e8bd 81ff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}

080053c8 <Display_U32>:
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_U32(u16 x0, u16 y0, u16 fg, u16 bg, u32 num)
{
 80053c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053cc:	b086      	sub	sp, #24
	char  buf[S32_DIGITS + 1];
	char i, n;

	Unsigned_To_Dec_Str(buf, S32_DIGITS, num);
 80053ce:	af02      	add	r7, sp, #8
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_U32(u16 x0, u16 y0, u16 fg, u16 bg, u32 num)
{
 80053d0:	4606      	mov	r6, r0
 80053d2:	460d      	mov	r5, r1
 80053d4:	4614      	mov	r4, r2
 80053d6:	4698      	mov	r8, r3
	char  buf[S32_DIGITS + 1];
	char i, n;

	Unsigned_To_Dec_Str(buf, S32_DIGITS, num);
 80053d8:	4638      	mov	r0, r7
 80053da:	210d      	movs	r1, #13
 80053dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80053de:	f7ff feab 	bl	8005138 <Unsigned_To_Dec_Str>
	Display_Str(x0, y0, fg, bg, buf);
 80053e2:	4630      	mov	r0, r6
 80053e4:	4629      	mov	r1, r5
 80053e6:	4622      	mov	r2, r4
 80053e8:	4643      	mov	r3, r8
 80053ea:	9700      	str	r7, [sp, #0]
 80053ec:	f7ff ff22 	bl	8005234 <Display_Str>
}
 80053f0:	b006      	add	sp, #24
 80053f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080053f6 <Display_S32>:
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_S32(u16 x0, u16 y0, u16 fg, u16 bg, int num)
{
 80053f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053fa:	b086      	sub	sp, #24
	char  buf[S32_DIGITS + 1];

	Signed_To_Dec_Str(buf, S32_DIGITS, num);
 80053fc:	af02      	add	r7, sp, #8
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	num: number to be displayed, right justified in fixed field
*******************************************************************************/
void Display_S32(u16 x0, u16 y0, u16 fg, u16 bg, int num)
{
 80053fe:	4606      	mov	r6, r0
 8005400:	460d      	mov	r5, r1
 8005402:	4614      	mov	r4, r2
 8005404:	4698      	mov	r8, r3
	char  buf[S32_DIGITS + 1];

	Signed_To_Dec_Str(buf, S32_DIGITS, num);
 8005406:	4638      	mov	r0, r7
 8005408:	210d      	movs	r1, #13
 800540a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800540c:	f7ff feb4 	bl	8005178 <Signed_To_Dec_Str>
	Display_Str(x0, y0, fg, bg, buf);
 8005410:	4630      	mov	r0, r6
 8005412:	4629      	mov	r1, r5
 8005414:	4622      	mov	r2, r4
 8005416:	4643      	mov	r3, r8
 8005418:	9700      	str	r7, [sp, #0]
 800541a:	f7ff ff0b 	bl	8005234 <Display_Str>
}
 800541e:	b006      	add	sp, #24
 8005420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005424 <Display_Info>:
	Num: long number to be printed
*******************************************************************************/
static s16 msgy = 240-16;
static u16 ln = 0;
void Display_Info(char *Pre, u32 Num)
{
 8005424:	b5f0      	push	{r4, r5, r6, r7, lr}
	bool neg = FALSE;

	u16 x0 = 0;

	//if(ln <500){
		Fill_Rectangle(0, msgy, HORZ_WIDTH, 16, BKGND_COLOR);
 8005426:	4b25      	ldr	r3, [pc, #148]	; (80054bc <Display_Info+0x98>)
 8005428:	2600      	movs	r6, #0
 800542a:	889c      	ldrh	r4, [r3, #4]
	Num: long number to be printed
*******************************************************************************/
static s16 msgy = 240-16;
static u16 ln = 0;
void Display_Info(char *Pre, u32 Num)
{
 800542c:	b087      	sub	sp, #28
 800542e:	4605      	mov	r5, r0
	bool neg = FALSE;

	u16 x0 = 0;

	//if(ln <500){
		Fill_Rectangle(0, msgy, HORZ_WIDTH, 16, BKGND_COLOR);
 8005430:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005434:	4630      	mov	r0, r6
 8005436:	2310      	movs	r3, #16
	Num: long number to be printed
*******************************************************************************/
static s16 msgy = 240-16;
static u16 ln = 0;
void Display_Info(char *Pre, u32 Num)
{
 8005438:	460f      	mov	r7, r1
	bool neg = FALSE;

	u16 x0 = 0;

	//if(ln <500){
		Fill_Rectangle(0, msgy, HORZ_WIDTH, 16, BKGND_COLOR);
 800543a:	4621      	mov	r1, r4
 800543c:	9600      	str	r6, [sp, #0]
 800543e:	f7ff fe2a 	bl	8005096 <Fill_Rectangle>
		Display_U16(x0, msgy, TXT_COLOR, BKGND_COLOR, ln++);
 8005442:	4a1f      	ldr	r2, [pc, #124]	; (80054c0 <Display_Info+0x9c>)
 8005444:	4630      	mov	r0, r6
 8005446:	88d3      	ldrh	r3, [r2, #6]
 8005448:	1c59      	adds	r1, r3, #1
 800544a:	80d1      	strh	r1, [r2, #6]
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	4621      	mov	r1, r4
 8005450:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005454:	4633      	mov	r3, r6
 8005456:	f7ff ff8b 	bl	8005370 <Display_U16>
		if (Pre) {
 800545a:	b195      	cbz	r5, 8005482 <Display_Info+0x5e>
 800545c:	462e      	mov	r6, r5
 800545e:	e000      	b.n	8005462 <Display_Info+0x3e>
			char *p = Pre;
			while (*p) p++;
 8005460:	3601      	adds	r6, #1
 8005462:	7833      	ldrb	r3, [r6, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1fb      	bne.n	8005460 <Display_Info+0x3c>
			x0 += 64;
			Display_Str(x0, msgy, TXT_COLOR, BKGND_COLOR, (unsigned char const *)Pre);
 8005468:	2040      	movs	r0, #64	; 0x40
 800546a:	4621      	mov	r1, r4
 800546c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005470:	9500      	str	r5, [sp, #0]
 8005472:	f7ff fedf 	bl	8005234 <Display_Str>
			x0 += (p - Pre) * 8 + 8;
 8005476:	f1c5 0501 	rsb	r5, r5, #1
 800547a:	19ad      	adds	r5, r5, r6
 800547c:	00ed      	lsls	r5, r5, #3
 800547e:	3540      	adds	r5, #64	; 0x40
 8005480:	b2ad      	uxth	r5, r5
		}
		Unsigned_To_Hex_Str(buf, HEX_DIGITS, Num);
 8005482:	ae03      	add	r6, sp, #12
 8005484:	2108      	movs	r1, #8
 8005486:	4630      	mov	r0, r6
 8005488:	463a      	mov	r2, r7
 800548a:	f7ff fe39 	bl	8005100 <Unsigned_To_Hex_Str>
		buf[HEX_DIGITS] = 0;
 800548e:	2300      	movs	r3, #0
		Display_Str(x0, msgy, TXT_COLOR, BKGND_COLOR, buf);
 8005490:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005494:	4621      	mov	r1, r4
 8005496:	4628      	mov	r0, r5
			x0 += 64;
			Display_Str(x0, msgy, TXT_COLOR, BKGND_COLOR, (unsigned char const *)Pre);
			x0 += (p - Pre) * 8 + 8;
		}
		Unsigned_To_Hex_Str(buf, HEX_DIGITS, Num);
		buf[HEX_DIGITS] = 0;
 8005498:	f88d 3014 	strb.w	r3, [sp, #20]
		Display_Str(x0, msgy, TXT_COLOR, BKGND_COLOR, buf);
 800549c:	9600      	str	r6, [sp, #0]
 800549e:	f7ff fec9 	bl	8005234 <Display_Str>
		msgy -= 16;
 80054a2:	3c10      	subs	r4, #16
 80054a4:	b2a4      	uxth	r4, r4
 80054a6:	4b05      	ldr	r3, [pc, #20]	; (80054bc <Display_Info+0x98>)
		if(msgy < 0) msgy = 240 - 16;
 80054a8:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80054ac:	bf18      	it	ne
 80054ae:	22e0      	movne	r2, #224	; 0xe0
			x0 += (p - Pre) * 8 + 8;
		}
		Unsigned_To_Hex_Str(buf, HEX_DIGITS, Num);
		buf[HEX_DIGITS] = 0;
		Display_Str(x0, msgy, TXT_COLOR, BKGND_COLOR, buf);
		msgy -= 16;
 80054b0:	809c      	strh	r4, [r3, #4]
		if(msgy < 0) msgy = 240 - 16;
 80054b2:	bf18      	it	ne
 80054b4:	809a      	strhne	r2, [r3, #4]
	//}
	//else {
	//	while(1);
	//}
}
 80054b6:	b007      	add	sp, #28
 80054b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054ba:	bf00      	nop
 80054bc:	20000004 	.word	0x20000004
 80054c0:	2000016a 	.word	0x2000016a

080054c4 <Bool_To_Str>:
	} while (num > 0  && n >= 1);
	if(neg_flg)
		buf[n] = '-';
}

void Bool_To_Str(char *buf, u8 width, bool val){
 80054c4:	4b04      	ldr	r3, [pc, #16]	; (80054d8 <Bool_To_Str+0x14>)
	if(val == TRUE){
 80054c6:	2a01      	cmp	r2, #1
		strcpy(buf, msgt);
 80054c8:	bf0c      	ite	eq
 80054ca:	f8d3 15f0 	ldreq.w	r1, [r3, #1520]	; 0x5f0
	} else {
		strcpy(buf, msgf);
 80054ce:	f8d3 15f4 	ldrne.w	r1, [r3, #1524]	; 0x5f4
 80054d2:	f003 ba87 	b.w	80089e4 <strcpy>
 80054d6:	bf00      	nop
 80054d8:	08008cb4 	.word	0x08008cb4

080054dc <Display_Bool>:
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	val: boolean to be displayed as TRUE or FALSE
*******************************************************************************/
void Display_Bool(u16 x0, u16 y0, u16 fg, u16 bg, bool val)
{
 80054dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054e0:	b086      	sub	sp, #24
	char buf[10];

	Bool_To_Str(buf, BOOL_CHARS, val);
 80054e2:	af03      	add	r7, sp, #12
	mode: PRN = replace color, ERASE = remove color but leave other colors,
		 ADD = add color to existing colors
	val: boolean to be displayed as TRUE or FALSE
*******************************************************************************/
void Display_Bool(u16 x0, u16 y0, u16 fg, u16 bg, bool val)
{
 80054e4:	4606      	mov	r6, r0
 80054e6:	460d      	mov	r5, r1
 80054e8:	4614      	mov	r4, r2
 80054ea:	4698      	mov	r8, r3
	char buf[10];

	Bool_To_Str(buf, BOOL_CHARS, val);
 80054ec:	4638      	mov	r0, r7
 80054ee:	2105      	movs	r1, #5
 80054f0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 80054f4:	f7ff ffe6 	bl	80054c4 <Bool_To_Str>
	Display_Str(x0, y0, fg, bg, buf);
 80054f8:	4630      	mov	r0, r6
 80054fa:	4629      	mov	r1, r5
 80054fc:	4622      	mov	r2, r4
 80054fe:	4643      	mov	r3, r8
 8005500:	9700      	str	r7, [sp, #0]
 8005502:	f7ff fe97 	bl	8005234 <Display_Str>
}
 8005506:	b006      	add	sp, #24
 8005508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800550c <LCD_Initial>:
 LCD  initializtion
*******************************************************************************/
void LCD_Initial(void)
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
 800550c:	4a6c      	ldr	r2, [pc, #432]	; (80056c0 <LCD_Initial+0x1b4>)
 800550e:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
}
/*******************************************************************************
 LCD  initializtion
*******************************************************************************/
void LCD_Initial(void)
{
 8005512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
 8005516:	6013      	str	r3, [r2, #0]
  LCD_nWR_HIGH();
 8005518:	4d6a      	ldr	r5, [pc, #424]	; (80056c4 <LCD_Initial+0x1b8>)
 LCD  initializtion
*******************************************************************************/
void LCD_Initial(void)
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
 800551a:	4a6b      	ldr	r2, [pc, #428]	; (80056c8 <LCD_Initial+0x1bc>)
  LCD_nWR_HIGH();
  LCD_nRD_HIGH();
  LCD_RS_HIGH();        //RS=1
  LCD_nRST_HIGH();
 800551c:	f8df a1b8 	ldr.w	sl, [pc, #440]	; 80056d8 <LCD_Initial+0x1cc>
 8005520:	2401      	movs	r4, #1
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
  LCD_nWR_HIGH();
  LCD_nRD_HIGH();
  LCD_RS_HIGH();        //RS=1
 8005522:	2602      	movs	r6, #2
void LCD_Initial(void)
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
  LCD_nWR_HIGH();
  LCD_nRD_HIGH();
 8005524:	2710      	movs	r7, #16
*******************************************************************************/
void LCD_Initial(void)
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
  LCD_nWR_HIGH();
 8005526:	f04f 0820 	mov.w	r8, #32
 LCD  initializtion
*******************************************************************************/
void LCD_Initial(void)
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
 800552a:	6013      	str	r3, [r2, #0]
  LCD_nWR_HIGH();
  LCD_nRD_HIGH();
  LCD_RS_HIGH();        //RS=1
  LCD_nRST_HIGH();
  Delay_MS(1);           //RST=1, Delay 1ms
 800552c:	4620      	mov	r0, r4
*******************************************************************************/
void LCD_Initial(void)
{
  //------------------------- Reset LCD Driver ---------------------//
  LCD_DATA_BUS_OUT();   //Set LCD Data Bus as Output Mode
  LCD_nWR_HIGH();
 800552e:	f8c5 8000 	str.w	r8, [r5]
  LCD_nRD_HIGH();
 8005532:	602f      	str	r7, [r5, #0]
  LCD_RS_HIGH();        //RS=1
 8005534:	602e      	str	r6, [r5, #0]
  LCD_nRST_HIGH();
 8005536:	f8ca 4000 	str.w	r4, [sl]
  Delay_MS(1);           //RST=1, Delay 1ms
 800553a:	f7ff fb65 	bl	8004c08 <Delay_MS>
  LCD_nRST_LOW();
 800553e:	4b63      	ldr	r3, [pc, #396]	; (80056cc <LCD_Initial+0x1c0>)
  Delay_MS(1);          //RST=0 Reset LCD, Delay 1ms
 8005540:	4620      	mov	r0, r4
  LCD_nWR_HIGH();
  LCD_nRD_HIGH();
  LCD_RS_HIGH();        //RS=1
  LCD_nRST_HIGH();
  Delay_MS(1);           //RST=1, Delay 1ms
  LCD_nRST_LOW();
 8005542:	601c      	str	r4, [r3, #0]
  Delay_MS(1);          //RST=0 Reset LCD, Delay 1ms
 8005544:	f7ff fb60 	bl	8004c08 <Delay_MS>
  LCD_nRST_HIGH();
 8005548:	f8ca 4000 	str.w	r4, [sl]
  Delay_MS(5);          //RST=1, Delay 5 ms
 800554c:	2005      	movs	r0, #5
 800554e:	f7ff fb5b 	bl	8004c08 <Delay_MS>
 //----------------ST7781 Internal Register Initial------------//
  Lcd_Wrt_Reg(0x00FF, 0x0001);
 8005552:	20ff      	movs	r0, #255	; 0xff
 8005554:	4621      	mov	r1, r4
 8005556:	f7ff fcd9 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x00F3, 0x0008);
 800555a:	20f3      	movs	r0, #243	; 0xf3
 800555c:	2108      	movs	r1, #8
 800555e:	f7ff fcd5 	bl	8004f0c <Lcd_Wrt_Reg>
  LDC_DATA_OUT=0x00F3;
 8005562:	4b5b      	ldr	r3, [pc, #364]	; (80056d0 <LCD_Initial+0x1c4>)
 8005564:	22f3      	movs	r2, #243	; 0xf3
 8005566:	601a      	str	r2, [r3, #0]
  LCD_RS_LOW();
 8005568:	4b5a      	ldr	r3, [pc, #360]	; (80056d4 <LCD_Initial+0x1c8>)
  LCD_nWR_ACT();       //Read Parameter
  LCD_RS_HIGH();
 //-------------------Display Control Setting-----------------//
  Lcd_Wrt_Reg(0x0001, 0x0100);    //Output Direct
 800556a:	4620      	mov	r0, r4
  Delay_MS(5);          //RST=1, Delay 5 ms
 //----------------ST7781 Internal Register Initial------------//
  Lcd_Wrt_Reg(0x00FF, 0x0001);
  Lcd_Wrt_Reg(0x00F3, 0x0008);
  LDC_DATA_OUT=0x00F3;
  LCD_RS_LOW();
 800556c:	601e      	str	r6, [r3, #0]
  LCD_nWR_ACT();       //Read Parameter
  LCD_RS_HIGH();
 //-------------------Display Control Setting-----------------//
  Lcd_Wrt_Reg(0x0001, 0x0100);    //Output Direct
 800556e:	f44f 7180 	mov.w	r1, #256	; 0x100
 //----------------ST7781 Internal Register Initial------------//
  Lcd_Wrt_Reg(0x00FF, 0x0001);
  Lcd_Wrt_Reg(0x00F3, 0x0008);
  LDC_DATA_OUT=0x00F3;
  LCD_RS_LOW();
  LCD_nWR_ACT();       //Read Parameter
 8005572:	f8c3 8000 	str.w	r8, [r3]
 8005576:	f8c5 8000 	str.w	r8, [r5]
  LCD_RS_HIGH();
 800557a:	602e      	str	r6, [r5, #0]
 //-------------------Display Control Setting-----------------//
  Lcd_Wrt_Reg(0x0001, 0x0100);    //Output Direct
 800557c:	f7ff fcc6 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0002, 0x0700);    //Line Inversion
 8005580:	4630      	mov	r0, r6
 8005582:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005586:	f7ff fcc1 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0003, 0x0030);    //BGR=0,ID=11
 800558a:	2003      	movs	r0, #3
 800558c:	2130      	movs	r1, #48	; 0x30
 800558e:	f7ff fcbd 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0008, 0x0302);    //Porch Setting
 8005592:	2008      	movs	r0, #8
 8005594:	f240 3102 	movw	r1, #770	; 0x302
 8005598:	f7ff fcb8 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0009, 0x0000);    //Scan Cycle
 800559c:	2009      	movs	r0, #9
 800559e:	2100      	movs	r1, #0
 80055a0:	f7ff fcb4 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x000A, 0x0000);    //FMARK off
 80055a4:	200a      	movs	r0, #10
 80055a6:	2100      	movs	r1, #0
 80055a8:	f7ff fcb0 	bl	8004f0c <Lcd_Wrt_Reg>
 //----------------power Control Register Initial------------//
  Lcd_Wrt_Reg(0x0010, 0x0790);    //Power Control1
 80055ac:	4638      	mov	r0, r7
 80055ae:	f44f 61f2 	mov.w	r1, #1936	; 0x790
 80055b2:	f7ff fcab 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0011, 0x0005);    //Power Control2
 80055b6:	2011      	movs	r0, #17
 80055b8:	2105      	movs	r1, #5
 80055ba:	f7ff fca7 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0012, 0x0000);    //Power Control3
 80055be:	2100      	movs	r1, #0
 80055c0:	2012      	movs	r0, #18
 80055c2:	f7ff fca3 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0013, 0x0000);    //Power Control4
 80055c6:	2013      	movs	r0, #19
 80055c8:	2100      	movs	r1, #0
 80055ca:	f7ff fc9f 	bl	8004f0c <Lcd_Wrt_Reg>
  Delay_MS(100);                  //Delay 100ms
 80055ce:	2064      	movs	r0, #100	; 0x64
 80055d0:	f7ff fb1a 	bl	8004c08 <Delay_MS>
  Lcd_Wrt_Reg(0x0010, 0x12B0);    //Power Control1
 80055d4:	4638      	mov	r0, r7
 80055d6:	f241 21b0 	movw	r1, #4784	; 0x12b0
 80055da:	f7ff fc97 	bl	8004f0c <Lcd_Wrt_Reg>
  Delay_MS(50);                   //delay 50ms
 80055de:	2032      	movs	r0, #50	; 0x32
 80055e0:	f7ff fb12 	bl	8004c08 <Delay_MS>
  Lcd_Wrt_Reg(0x0011, 0x0007);    //Power Control2
 80055e4:	2107      	movs	r1, #7
 80055e6:	2011      	movs	r0, #17
 80055e8:	f7ff fc90 	bl	8004f0c <Lcd_Wrt_Reg>
  Delay_MS(50);                   //delay 50ms
 80055ec:	2032      	movs	r0, #50	; 0x32
 80055ee:	f7ff fb0b 	bl	8004c08 <Delay_MS>
  Lcd_Wrt_Reg(0x0012, 0x008C);    //Power Control3
 80055f2:	2012      	movs	r0, #18
 80055f4:	218c      	movs	r1, #140	; 0x8c
 80055f6:	f7ff fc89 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0013, 0x1700);    //Power Control4
 80055fa:	2013      	movs	r0, #19
 80055fc:	f44f 51b8 	mov.w	r1, #5888	; 0x1700
 8005600:	f7ff fc84 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0029, 0x001A);    //VCOMH Setting
 8005604:	211a      	movs	r1, #26
 8005606:	2029      	movs	r0, #41	; 0x29
 8005608:	f7ff fc80 	bl	8004f0c <Lcd_Wrt_Reg>
  Delay_MS(50);                   //delay 50ms
 800560c:	2032      	movs	r0, #50	; 0x32
 800560e:	f7ff fafb 	bl	8004c08 <Delay_MS>
 //------------------GAMMA Cluster Setting-------------------//
  Lcd_Wrt_Reg(0x0030, 0x0000);
 8005612:	2030      	movs	r0, #48	; 0x30
 8005614:	2100      	movs	r1, #0
 8005616:	f7ff fc79 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0031, 0x0507);
 800561a:	2031      	movs	r0, #49	; 0x31
 800561c:	f240 5107 	movw	r1, #1287	; 0x507
 8005620:	f7ff fc74 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0032, 0x0003);
 8005624:	2032      	movs	r0, #50	; 0x32
 8005626:	2103      	movs	r1, #3
 8005628:	f7ff fc70 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0035, 0x0200);
 800562c:	2035      	movs	r0, #53	; 0x35
 800562e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005632:	f7ff fc6b 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0036, 0x0106);
 8005636:	2036      	movs	r0, #54	; 0x36
 8005638:	f44f 7183 	mov.w	r1, #262	; 0x106
 800563c:	f7ff fc66 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0037, 0x0000);
 8005640:	2037      	movs	r0, #55	; 0x37
 8005642:	2100      	movs	r1, #0
 8005644:	f7ff fc62 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0038, 0x0507);
 8005648:	2038      	movs	r0, #56	; 0x38
 800564a:	f240 5107 	movw	r1, #1287	; 0x507
 800564e:	f7ff fc5d 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0039, 0x0104);
 8005652:	2039      	movs	r0, #57	; 0x39
 8005654:	f44f 7182 	mov.w	r1, #260	; 0x104
 8005658:	f7ff fc58 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x003C, 0x0200);
 800565c:	203c      	movs	r0, #60	; 0x3c
 800565e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005662:	f7ff fc53 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x003D, 0x0005);
 8005666:	203d      	movs	r0, #61	; 0x3d
 8005668:	2105      	movs	r1, #5
 800566a:	f7ff fc4f 	bl	8004f0c <Lcd_Wrt_Reg>
 //------------------Display Windows 240*320-----------------//
  Lcd_Wrt_Reg(0x0050, 0x0000);
 800566e:	2050      	movs	r0, #80	; 0x50
 8005670:	2100      	movs	r1, #0
 8005672:	f7ff fc4b 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0051, 0x00EF);
 8005676:	2051      	movs	r0, #81	; 0x51
 8005678:	21ef      	movs	r1, #239	; 0xef
 800567a:	f7ff fc47 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0052, 0x0000);
 800567e:	2052      	movs	r0, #82	; 0x52
 8005680:	2100      	movs	r1, #0
 8005682:	f7ff fc43 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0053, 0x013F);
 8005686:	2053      	movs	r0, #83	; 0x53
 8005688:	f240 113f 	movw	r1, #319	; 0x13f
 800568c:	f7ff fc3e 	bl	8004f0c <Lcd_Wrt_Reg>
 //--------------------Frame Rate Setting--------------------//
  Lcd_Wrt_Reg(0x0060, 0xA700);
 8005690:	2060      	movs	r0, #96	; 0x60
 8005692:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8005696:	f7ff fc39 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0061, 0x0001);
 800569a:	2061      	movs	r0, #97	; 0x61
 800569c:	4621      	mov	r1, r4
 800569e:	f7ff fc35 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0090, 0x0033);
 80056a2:	2090      	movs	r0, #144	; 0x90
 80056a4:	2133      	movs	r1, #51	; 0x33
 80056a6:	f7ff fc31 	bl	8004f0c <Lcd_Wrt_Reg>
  Lcd_Wrt_Reg(0x0007, 0x0133);
 80056aa:	2007      	movs	r0, #7
 80056ac:	f240 1133 	movw	r1, #307	; 0x133
 80056b0:	f7ff fc2c 	bl	8004f0c <Lcd_Wrt_Reg>
  Delay_MS(50);                   //delay 50ms
 80056b4:	2032      	movs	r0, #50	; 0x32
}
 80056b6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 //--------------------Frame Rate Setting--------------------//
  Lcd_Wrt_Reg(0x0060, 0xA700);
  Lcd_Wrt_Reg(0x0061, 0x0001);
  Lcd_Wrt_Reg(0x0090, 0x0033);
  Lcd_Wrt_Reg(0x0007, 0x0133);
  Delay_MS(50);                   //delay 50ms
 80056ba:	f7ff baa5 	b.w	8004c08 <Delay_MS>
 80056be:	bf00      	nop
 80056c0:	40011004 	.word	0x40011004
 80056c4:	40011410 	.word	0x40011410
 80056c8:	40011800 	.word	0x40011800
 80056cc:	40011014 	.word	0x40011014
 80056d0:	4001180c 	.word	0x4001180c
 80056d4:	40011414 	.word	0x40011414
 80056d8:	40011010 	.word	0x40011010

080056dc <SD_Set_Changed>:
/*******************************************************************************
 * Set SD refresh flag
 *******************************************************************************/
void SD_Set_Changed(void)
{
	must_refresh = 1;
 80056dc:	4b01      	ldr	r3, [pc, #4]	; (80056e4 <SD_Set_Changed+0x8>)
 80056de:	2201      	movs	r2, #1
 80056e0:	701a      	strb	r2, [r3, #0]
}
 80056e2:	4770      	bx	lr
 80056e4:	2000000c 	.word	0x2000000c

080056e8 <SD_Is_Changed>:
 * Set SD refresh flag
 *******************************************************************************/
// used by USB only
u8 SD_Is_Changed(void)
{
	if (must_refresh) {
 80056e8:	4b03      	ldr	r3, [pc, #12]	; (80056f8 <SD_Is_Changed+0x10>)
 80056ea:	781a      	ldrb	r2, [r3, #0]
 80056ec:	4610      	mov	r0, r2
 80056ee:	b112      	cbz	r2, 80056f6 <SD_Is_Changed+0xe>
		must_refresh = 0;
 80056f0:	2200      	movs	r2, #0
 80056f2:	701a      	strb	r2, [r3, #0]
 80056f4:	2001      	movs	r0, #1
		return 1;
	}
	return 0;
}
 80056f6:	4770      	bx	lr
 80056f8:	2000000c 	.word	0x2000000c

080056fc <Delay_us>:
}
/*******************************************************************************
 Delay few time
 *******************************************************************************/
void Delay_us(void)
{
 80056fc:	b082      	sub	sp, #8
	volatile u32 dlyCount = 0x100;
 80056fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005702:	9301      	str	r3, [sp, #4]
	while(--dlyCount);
 8005704:	9b01      	ldr	r3, [sp, #4]
 8005706:	3b01      	subs	r3, #1
 8005708:	9301      	str	r3, [sp, #4]
 800570a:	9b01      	ldr	r3, [sp, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1f9      	bne.n	8005704 <Delay_us+0x8>
}
 8005710:	b002      	add	sp, #8
 8005712:	4770      	bx	lr

08005714 <Flash_Read>:
 Function Name : Flash_Read
 Description : restores configuration from flash memory
 *******************************************************************************/
void Flash_Read(u16 *hwordp, u32 hword_adr, u16 sz)
{
	memcpy(hwordp, (const void *)hword_adr, sz);
 8005714:	f003 b89e 	b.w	8008854 <memcpy>

08005718 <Flash_Write>:
/**********************************************************************
 Function Name : Flash_Write
 Description : stores configuration in flash memory
 *******************************************************************************/
void Flash_Write(u16 *hwordp, u32 hword_adr, u16 sz)
{
 8005718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800571c:	460c      	mov	r4, r1
 800571e:	4605      	mov	r5, r0
 8005720:	4617      	mov	r7, r2
	u16 x;

	FLASH_Unlock();
 8005722:	f001 f89d 	bl	8006860 <FLASH_Unlock>
	FLASH_ErasePage(hword_adr);
 8005726:	4620      	mov	r0, r4
 8005728:	f001 fabe 	bl	8006ca8 <FLASH_ErasePage>
 800572c:	2600      	movs	r6, #0
	for(; sz > 0; sz -= 2){
 800572e:	e005      	b.n	800573c <Flash_Write+0x24>
		FLASH_ProgramHalfWord(hword_adr, *hwordp);
 8005730:	5ba9      	ldrh	r1, [r5, r6]
 8005732:	f001 fa09 	bl	8006b48 <FLASH_ProgramHalfWord>
{
	u16 x;

	FLASH_Unlock();
	FLASH_ErasePage(hword_adr);
	for(; sz > 0; sz -= 2){
 8005736:	3f02      	subs	r7, #2
 8005738:	b2bf      	uxth	r7, r7
 800573a:	3602      	adds	r6, #2
 800573c:	1930      	adds	r0, r6, r4
 800573e:	2f00      	cmp	r7, #0
 8005740:	d1f6      	bne.n	8005730 <Flash_Write+0x18>
		FLASH_ProgramHalfWord(hword_adr, *hwordp);
		hword_adr += 2;
		hwordp++;
	}
	FLASH_Lock();
}
 8005742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	for(; sz > 0; sz -= 2){
		FLASH_ProgramHalfWord(hword_adr, *hwordp);
		hword_adr += 2;
		hwordp++;
	}
	FLASH_Lock();
 8005746:	f001 b897 	b.w	8006878 <FLASH_Lock>

0800574a <MSD_GetResponse>:
 * Output         : None
 * Return         : The MSD Response: - MSD_RESPONSE_FAILURE: Sequence failed
 *                                    - MSD_RESPONSE_NO_ERROR: Sequence succeed
 *******************************************************************************/
u8 MSD_GetResponse(u8 Response)
{ u32 Count=0xFFF;
 800574a:	b538      	push	{r3, r4, r5, lr}
 800574c:	4605      	mov	r5, r0
 800574e:	f640 74ff 	movw	r4, #4095	; 0xfff
	while ((MSD_ReadByte()!=Response)&& Count) Count--;//Check if response is got or a timeout is happen
 8005752:	e000      	b.n	8005756 <MSD_GetResponse+0xc>
 8005754:	3c01      	subs	r4, #1
 8005756:	f7ff fab7 	bl	8004cc8 <MSD_ReadByte>
 800575a:	42a8      	cmp	r0, r5
 800575c:	d002      	beq.n	8005764 <MSD_GetResponse+0x1a>
 800575e:	2c00      	cmp	r4, #0
 8005760:	d1f8      	bne.n	8005754 <MSD_GetResponse+0xa>
 8005762:	e002      	b.n	800576a <MSD_GetResponse+0x20>
	if (Count==0) return MSD_RESPONSE_FAILURE;//After time out
 8005764:	b10c      	cbz	r4, 800576a <MSD_GetResponse+0x20>
 8005766:	2000      	movs	r0, #0
 8005768:	bd38      	pop	{r3, r4, r5, pc}
 800576a:	20ff      	movs	r0, #255	; 0xff
	else return MSD_RESPONSE_NO_ERROR;//Right response got
}
 800576c:	bd38      	pop	{r3, r4, r5, pc}

0800576e <MSD_GetDataResponse>:
 *                   - status 101: Data rejected due to a crc error
 *                   - status 110: Data rejected due to a Write error.
 *                   - status 111: Data rejected due to other error.
 *******************************************************************************/
u8 MSD_GetDataResponse(void)
{ u32 i=0; u8 response, rvalue;
 800576e:	b538      	push	{r3, r4, r5, lr}
 8005770:	2500      	movs	r5, #0
	while (i<=64){
		response = MSD_ReadByte();//Read resonse
 8005772:	f7ff faa9 	bl	8004cc8 <MSD_ReadByte>
		response &= 0x1F;//Mask unused bits
 8005776:	f000 041f 	and.w	r4, r0, #31
		switch (response){
 800577a:	2c0b      	cmp	r4, #11
 800577c:	d007      	beq.n	800578e <MSD_GetDataResponse+0x20>
 800577e:	2c0d      	cmp	r4, #13
 8005780:	d005      	beq.n	800578e <MSD_GetDataResponse+0x20>
 8005782:	2c05      	cmp	r4, #5
 8005784:	d105      	bne.n	8005792 <MSD_GetDataResponse+0x24>
		}
		if (rvalue == MSD_DATA_OK)//Exit loop in case of data ok
			break;
		i++;//Increment loop counter
	}
	while (MSD_ReadByte()==0);//Wait null data
 8005786:	f7ff fa9f 	bl	8004cc8 <MSD_ReadByte>
 800578a:	2800      	cmp	r0, #0
 800578c:	d0fb      	beq.n	8005786 <MSD_GetDataResponse+0x18>
	return response;//Return response
}
 800578e:	4620      	mov	r0, r4
 8005790:	bd38      	pop	{r3, r4, r5, pc}
				break;
			}
		}
		if (rvalue == MSD_DATA_OK)//Exit loop in case of data ok
			break;
		i++;//Increment loop counter
 8005792:	3501      	adds	r5, #1
 *                   - status 110: Data rejected due to a Write error.
 *                   - status 111: Data rejected due to other error.
 *******************************************************************************/
u8 MSD_GetDataResponse(void)
{ u32 i=0; u8 response, rvalue;
	while (i<=64){
 8005794:	2d41      	cmp	r5, #65	; 0x41
 8005796:	d1ec      	bne.n	8005772 <MSD_GetDataResponse+0x4>
 8005798:	e7f5      	b.n	8005786 <MSD_GetDataResponse+0x18>

0800579a <MSD_SendCmd>:
 *                  - Crc: the CRC
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MSD_SendCmd(u8 Cmd, u32 Arg, u8 Crc)
{
 800579a:	b513      	push	{r0, r1, r4, lr}
	u32 i=0;
	u8 Frame[6];
	Frame[0] = (Cmd | 0x40);
	Frame[1] = (u8)(Arg >> 24);
 800579c:	0e0b      	lsrs	r3, r1, #24
 800579e:	f88d 3001 	strb.w	r3, [sp, #1]
	Frame[2] = (u8)(Arg >> 16);
 80057a2:	0c0b      	lsrs	r3, r1, #16
 *******************************************************************************/
void MSD_SendCmd(u8 Cmd, u32 Arg, u8 Crc)
{
	u32 i=0;
	u8 Frame[6];
	Frame[0] = (Cmd | 0x40);
 80057a4:	f040 0040 	orr.w	r0, r0, #64	; 0x40
	Frame[1] = (u8)(Arg >> 24);
	Frame[2] = (u8)(Arg >> 16);
 80057a8:	f88d 3002 	strb.w	r3, [sp, #2]
	Frame[3] = (u8)(Arg >> 8);
 80057ac:	0a0b      	lsrs	r3, r1, #8
 *******************************************************************************/
void MSD_SendCmd(u8 Cmd, u32 Arg, u8 Crc)
{
	u32 i=0;
	u8 Frame[6];
	Frame[0] = (Cmd | 0x40);
 80057ae:	f88d 0000 	strb.w	r0, [sp]
	Frame[1] = (u8)(Arg >> 24);
	Frame[2] = (u8)(Arg >> 16);
	Frame[3] = (u8)(Arg >> 8);
 80057b2:	f88d 3003 	strb.w	r3, [sp, #3]
	Frame[4] = (u8)(Arg);
 80057b6:	f88d 1004 	strb.w	r1, [sp, #4]
	Frame[5] = (Crc);
 80057ba:	f88d 2005 	strb.w	r2, [sp, #5]
	if(Crc != 0){	// special case when first putting card into SPI mode
 80057be:	b142      	cbz	r2, 80057d2 <MSD_SendCmd+0x38>
 80057c0:	2400      	movs	r4, #0
		for (i=0; i < 6; i++){
			MSD_WriteByte(Frame[i]);
 80057c2:	f81d 0004 	ldrb.w	r0, [sp, r4]
	Frame[2] = (u8)(Arg >> 16);
	Frame[3] = (u8)(Arg >> 8);
	Frame[4] = (u8)(Arg);
	Frame[5] = (Crc);
	if(Crc != 0){	// special case when first putting card into SPI mode
		for (i=0; i < 6; i++){
 80057c6:	3401      	adds	r4, #1
			MSD_WriteByte(Frame[i]);
 80057c8:	f7ff fa96 	bl	8004cf8 <MSD_WriteByte>
	Frame[2] = (u8)(Arg >> 16);
	Frame[3] = (u8)(Arg >> 8);
	Frame[4] = (u8)(Arg);
	Frame[5] = (Crc);
	if(Crc != 0){	// special case when first putting card into SPI mode
		for (i=0; i < 6; i++){
 80057cc:	2c06      	cmp	r4, #6
 80057ce:	d1f8      	bne.n	80057c2 <MSD_SendCmd+0x28>
 80057d0:	e00d      	b.n	80057ee <MSD_SendCmd+0x54>
 80057d2:	4614      	mov	r4, r2
			MSD_WriteByte(Frame[i]);
		}
	} else {
		for (i=0; i < 5; i++){
			MSD_WriteByte(Frame[i]);
 80057d4:	f81d 0004 	ldrb.w	r0, [sp, r4]
	if(Crc != 0){	// special case when first putting card into SPI mode
		for (i=0; i < 6; i++){
			MSD_WriteByte(Frame[i]);
		}
	} else {
		for (i=0; i < 5; i++){
 80057d8:	3401      	adds	r4, #1
			MSD_WriteByte(Frame[i]);
 80057da:	f7ff fa8d 	bl	8004cf8 <MSD_WriteByte>
	if(Crc != 0){	// special case when first putting card into SPI mode
		for (i=0; i < 6; i++){
			MSD_WriteByte(Frame[i]);
		}
	} else {
		for (i=0; i < 5; i++){
 80057de:	2c05      	cmp	r4, #5
 80057e0:	d1f8      	bne.n	80057d4 <MSD_SendCmd+0x3a>
			MSD_WriteByte(Frame[i]);
		}
		// Use the stm32 crc hardware
		SPI_TransmitCRC(SPI2);
 80057e2:	4804      	ldr	r0, [pc, #16]	; (80057f4 <MSD_SendCmd+0x5a>)
	}
}
 80057e4:	b002      	add	sp, #8
 80057e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	} else {
		for (i=0; i < 5; i++){
			MSD_WriteByte(Frame[i]);
		}
		// Use the stm32 crc hardware
		SPI_TransmitCRC(SPI2);
 80057ea:	f001 bcb5 	b.w	8007158 <SPI_TransmitCRC>
	}
}
 80057ee:	b002      	add	sp, #8
 80057f0:	bd10      	pop	{r4, pc}
 80057f2:	bf00      	nop
 80057f4:	40003800 	.word	0x40003800

080057f8 <MSD_GoIdleState>:
 * Output         : None
 * Return         : The MSD Response: - MSD_RESPONSE_FAILURE: Sequence failed
 *                                    - MSD_RESPONSE_NO_ERROR: Sequence succeed
 *******************************************************************************/
u8 MSD_GoIdleState(void)
{
 80057f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	u8 cnt;

	//Display_Info(8, (boot_msg_y -= 16), "MSD_GoIdleState ", 0);
	//Delay_MS(1000);
	/* MSD chip select low */
	MSD_CS_LOW();
 80057fa:	4b18      	ldr	r3, [pc, #96]	; (800585c <MSD_GoIdleState+0x64>)
 80057fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005800:	601a      	str	r2, [r3, #0]
	Delay_us();
 8005802:	f7ff ff7b 	bl	80056fc <Delay_us>
	/* Send CMD0 (GO_IDLE_STATE) to put MSD in SPI mode */
	MSD_SendCmd(MSD_GO_IDLE_STATE, 0, 0x95);
 8005806:	2000      	movs	r0, #0
 8005808:	4601      	mov	r1, r0
 800580a:	2295      	movs	r2, #149	; 0x95
 800580c:	f7ff ffc5 	bl	800579a <MSD_SendCmd>
	/* Wait for In Idle State Response (R1 Format) equal to 0x01 */
	if (MSD_GetResponse(MSD_IN_IDLE_STATE))
 8005810:	2001      	movs	r0, #1
 8005812:	f7ff ff9a 	bl	800574a <MSD_GetResponse>
 8005816:	b9f8      	cbnz	r0, 8005858 <MSD_GoIdleState+0x60>
 8005818:	24ff      	movs	r4, #255	; 0xff
	/*----------Activates the card initialization process-----------*/
	//Display_Info(8, (boot_msg_y -= 16), "MSD_GoIdleState ", 1);
	cnt = 0xff;
	do{
		/* MSD chip select high */
		MSD_CS_HIGH();
 800581a:	4e11      	ldr	r6, [pc, #68]	; (8005860 <MSD_GoIdleState+0x68>)
 800581c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8005820:	6035      	str	r5, [r6, #0]
		/* Send Dummy byte 0xFF */
		MSD_WriteByte(DUMMY);
 8005822:	20ff      	movs	r0, #255	; 0xff
 8005824:	f7ff fa68 	bl	8004cf8 <MSD_WriteByte>
		/* MSD chip select low */
		MSD_CS_LOW();
 8005828:	4b0c      	ldr	r3, [pc, #48]	; (800585c <MSD_GoIdleState+0x64>)
		/* Send CMD1 (Activates the card process) until response equal to 0x0 */
		MSD_SendCmd(MSD_SEND_OP_COND, 0, 0);
 800582a:	2100      	movs	r1, #0
		/* MSD chip select high */
		MSD_CS_HIGH();
		/* Send Dummy byte 0xFF */
		MSD_WriteByte(DUMMY);
		/* MSD chip select low */
		MSD_CS_LOW();
 800582c:	601d      	str	r5, [r3, #0]
		/* Send CMD1 (Activates the card process) until response equal to 0x0 */
		MSD_SendCmd(MSD_SEND_OP_COND, 0, 0);
 800582e:	2001      	movs	r0, #1
 8005830:	460a      	mov	r2, r1
 8005832:	f7ff ffb2 	bl	800579a <MSD_SendCmd>
		/* Wait for no error Response (R1 Format) equal to 0x00 */
	} while (MSD_GetResponse(MSD_RESPONSE_NO_ERROR) && --cnt);
 8005836:	2000      	movs	r0, #0
 8005838:	f7ff ff87 	bl	800574a <MSD_GetResponse>
 800583c:	4607      	mov	r7, r0
 800583e:	b120      	cbz	r0, 800584a <MSD_GoIdleState+0x52>
 8005840:	3c01      	subs	r4, #1
 8005842:	b2e4      	uxtb	r4, r4
 8005844:	2c00      	cmp	r4, #0
 8005846:	d1e8      	bne.n	800581a <MSD_GoIdleState+0x22>
 8005848:	e006      	b.n	8005858 <MSD_GoIdleState+0x60>
	if (cnt == 0){
 800584a:	b12c      	cbz	r4, 8005858 <MSD_GoIdleState+0x60>
		//Display_Info("SD Flash: Stuck In Idle", 0);
		return MSD_RESPONSE_FAILURE;
	}
	//Display_Info(8, (boot_msg_y -= 16), "MSD_GoIdleState ", 2);
	/* MSD chip select high */
	MSD_CS_HIGH();
 800584c:	6035      	str	r5, [r6, #0]
	/* Send dummy byte 0xFF */
	MSD_WriteByte(DUMMY);
 800584e:	20ff      	movs	r0, #255	; 0xff
 8005850:	f7ff fa52 	bl	8004cf8 <MSD_WriteByte>
 8005854:	4638      	mov	r0, r7
	//Display_Info(8, (boot_msg_y -= 16), "MSD_GoIdleState Success", 0);
	//Delay_MS(1000);
	return MSD_RESPONSE_NO_ERROR;
 8005856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005858:	20ff      	movs	r0, #255	; 0xff
}
 800585a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800585c:	40010c14 	.word	0x40010c14
 8005860:	40010c10 	.word	0x40010c10

08005864 <MSD_GetStatus>:
u16 MSD_GetStatus(void)
{
	u16 Status = 0;

	/* MSD chip select low */
	MSD_CS_LOW();
 8005864:	4b0d      	ldr	r3, [pc, #52]	; (800589c <MSD_GetStatus+0x38>)
 * Input          : None
 * Output         : None
 * Return         : The MSD status.
 *******************************************************************************/
u16 MSD_GetStatus(void)
{
 8005866:	b570      	push	{r4, r5, r6, lr}
	u16 Status = 0;

	/* MSD chip select low */
	MSD_CS_LOW();
 8005868:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 800586c:	601c      	str	r4, [r3, #0]
	Delay_us();
 800586e:	f7ff ff45 	bl	80056fc <Delay_us>
	/* Send CMD13 (MSD_SEND_STATUS) to get MSD status */
	MSD_SendCmd(MSD_SEND_STATUS, 0, 0);
 8005872:	2100      	movs	r1, #0
 8005874:	460a      	mov	r2, r1
 8005876:	200d      	movs	r0, #13
 8005878:	f7ff ff8f 	bl	800579a <MSD_SendCmd>
	Status = MSD_ReadByte();
 800587c:	f7ff fa24 	bl	8004cc8 <MSD_ReadByte>
 8005880:	4605      	mov	r5, r0
	Status |= (u16)(MSD_ReadByte() << 8);
 8005882:	f7ff fa21 	bl	8004cc8 <MSD_ReadByte>
	/* MSD chip select high */
	MSD_CS_HIGH();
 8005886:	4b06      	ldr	r3, [pc, #24]	; (80058a0 <MSD_GetStatus+0x3c>)
	MSD_CS_LOW();
	Delay_us();
	/* Send CMD13 (MSD_SEND_STATUS) to get MSD status */
	MSD_SendCmd(MSD_SEND_STATUS, 0, 0);
	Status = MSD_ReadByte();
	Status |= (u16)(MSD_ReadByte() << 8);
 8005888:	4606      	mov	r6, r0
	/* MSD chip select high */
	MSD_CS_HIGH();
 800588a:	601c      	str	r4, [r3, #0]
	/* Send dummy byte 0xFF */
	MSD_WriteByte(DUMMY);
 800588c:	20ff      	movs	r0, #255	; 0xff
 800588e:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
 8005892:	f7ff fa31 	bl	8004cf8 <MSD_WriteByte>
	return Status;
}
 8005896:	b2a8      	uxth	r0, r5
 8005898:	bd70      	pop	{r4, r5, r6, pc}
 800589a:	bf00      	nop
 800589c:	40010c14 	.word	0x40010c14
 80058a0:	40010c10 	.word	0x40010c10

080058a4 <MSD_GetCIDRegister>:
 * Output         : None
 * Return         : The MSD Response: - MSD_RESPONSE_FAILURE: Sequence failed
 *                                    - MSD_RESPONSE_NO_ERROR: Sequence succeed
 *******************************************************************************/
u8 MSD_GetCIDRegister(sMSD_CID* MSD_cid)
{
 80058a4:	b530      	push	{r4, r5, lr}
	u32 i = 0;
	u8 rvalue = MSD_RESPONSE_FAILURE;
	u8 CID_Tab[16];

	/* MSD chip select low */
	MSD_CS_LOW();
 80058a6:	4b42      	ldr	r3, [pc, #264]	; (80059b0 <MSD_GetCIDRegister+0x10c>)
 80058a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058ac:	601a      	str	r2, [r3, #0]
 * Output         : None
 * Return         : The MSD Response: - MSD_RESPONSE_FAILURE: Sequence failed
 *                                    - MSD_RESPONSE_NO_ERROR: Sequence succeed
 *******************************************************************************/
u8 MSD_GetCIDRegister(sMSD_CID* MSD_cid)
{
 80058ae:	b085      	sub	sp, #20
 80058b0:	4604      	mov	r4, r0
	u8 rvalue = MSD_RESPONSE_FAILURE;
	u8 CID_Tab[16];

	/* MSD chip select low */
	MSD_CS_LOW();
	Delay_us();
 80058b2:	f7ff ff23 	bl	80056fc <Delay_us>
	/* Send CMD10 (CID register) */
	MSD_SendCmd(MSD_SEND_CID, 0, 0);
 80058b6:	2100      	movs	r1, #0
 80058b8:	200a      	movs	r0, #10
 80058ba:	460a      	mov	r2, r1
 80058bc:	f7ff ff6d 	bl	800579a <MSD_SendCmd>
	/* Wait for response in the R1 format (0x00 is no errors) */
	if (!MSD_GetResponse(MSD_RESPONSE_NO_ERROR))
 80058c0:	2000      	movs	r0, #0
 80058c2:	f7ff ff42 	bl	800574a <MSD_GetResponse>
 80058c6:	b108      	cbz	r0, 80058cc <MSD_GetCIDRegister+0x28>
 80058c8:	25ff      	movs	r5, #255	; 0xff
 80058ca:	e012      	b.n	80058f2 <MSD_GetCIDRegister+0x4e>
	{
		if (!MSD_GetResponse(MSD_START_DATA_SINGLE_BLOCK_READ))
 80058cc:	20fe      	movs	r0, #254	; 0xfe
 80058ce:	f7ff ff3c 	bl	800574a <MSD_GetResponse>
 80058d2:	4605      	mov	r5, r0
 80058d4:	b930      	cbnz	r0, 80058e4 <MSD_GetCIDRegister+0x40>
		{
			/* Store CID register value on CID_Tab */
			for (i = 0; i < 16; i++)
			{
				CID_Tab[i] = MSD_ReadByte();
 80058d6:	f7ff f9f7 	bl	8004cc8 <MSD_ReadByte>
 80058da:	f80d 0005 	strb.w	r0, [sp, r5]
	if (!MSD_GetResponse(MSD_RESPONSE_NO_ERROR))
	{
		if (!MSD_GetResponse(MSD_START_DATA_SINGLE_BLOCK_READ))
		{
			/* Store CID register value on CID_Tab */
			for (i = 0; i < 16; i++)
 80058de:	3501      	adds	r5, #1
 80058e0:	2d10      	cmp	r5, #16
 80058e2:	d1f8      	bne.n	80058d6 <MSD_GetCIDRegister+0x32>
			{
				CID_Tab[i] = MSD_ReadByte();
			}
		}
		/* Get CRC bytes (not really needed by us, but required by MSD) */
		MSD_WriteByte(DUMMY);
 80058e4:	20ff      	movs	r0, #255	; 0xff
 80058e6:	f7ff fa07 	bl	8004cf8 <MSD_WriteByte>
		MSD_WriteByte(DUMMY);
 80058ea:	20ff      	movs	r0, #255	; 0xff
 80058ec:	f7ff fa04 	bl	8004cf8 <MSD_WriteByte>
 80058f0:	2500      	movs	r5, #0
		/* Set response value to success */
		rvalue = MSD_RESPONSE_NO_ERROR;
	}
	/* MSD chip select high */
	MSD_CS_HIGH();
 80058f2:	4b30      	ldr	r3, [pc, #192]	; (80059b4 <MSD_GetCIDRegister+0x110>)
 80058f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058f8:	601a      	str	r2, [r3, #0]
	/* Send dummy byte: 8 Clock pulses of delay */
	MSD_WriteByte(DUMMY);
 80058fa:	20ff      	movs	r0, #255	; 0xff
 80058fc:	f7ff f9fc 	bl	8004cf8 <MSD_WriteByte>
	/* Byte 0 */
	MSD_cid->ManufacturerID = CID_Tab[0];
 8005900:	f89d 3000 	ldrb.w	r3, [sp]
	/* Byte 1 */
	MSD_cid->OEM_AppliID = CID_Tab[1] << 8;
	/* Byte 2 */
	MSD_cid->OEM_AppliID |= CID_Tab[2];
 8005904:	f89d 2002 	ldrb.w	r2, [sp, #2]
	/* MSD chip select high */
	MSD_CS_HIGH();
	/* Send dummy byte: 8 Clock pulses of delay */
	MSD_WriteByte(DUMMY);
	/* Byte 0 */
	MSD_cid->ManufacturerID = CID_Tab[0];
 8005908:	7023      	strb	r3, [r4, #0]
	/* Byte 1 */
	MSD_cid->OEM_AppliID = CID_Tab[1] << 8;
 800590a:	f89d 3001 	ldrb.w	r3, [sp, #1]
	/* Byte 16 */
	MSD_cid->CRC = (CID_Tab[15] & 0xFE) >> 1;
	MSD_cid->Reserved2 = 1;
	/* Return the reponse */
	return rvalue;
}
 800590e:	4628      	mov	r0, r5
	/* Send dummy byte: 8 Clock pulses of delay */
	MSD_WriteByte(DUMMY);
	/* Byte 0 */
	MSD_cid->ManufacturerID = CID_Tab[0];
	/* Byte 1 */
	MSD_cid->OEM_AppliID = CID_Tab[1] << 8;
 8005910:	021b      	lsls	r3, r3, #8
 8005912:	8063      	strh	r3, [r4, #2]
	/* Byte 2 */
	MSD_cid->OEM_AppliID |= CID_Tab[2];
 8005914:	8863      	ldrh	r3, [r4, #2]
 8005916:	b29b      	uxth	r3, r3
 8005918:	4313      	orrs	r3, r2
 800591a:	8063      	strh	r3, [r4, #2]
	/* Byte 3 */
	MSD_cid->ProdName1 = CID_Tab[3] << 24;
 800591c:	f89d 3003 	ldrb.w	r3, [sp, #3]
	/* Byte 4 */
	MSD_cid->ProdName1 |= CID_Tab[4] << 16;
 8005920:	f89d 2004 	ldrb.w	r2, [sp, #4]
	/* Byte 1 */
	MSD_cid->OEM_AppliID = CID_Tab[1] << 8;
	/* Byte 2 */
	MSD_cid->OEM_AppliID |= CID_Tab[2];
	/* Byte 3 */
	MSD_cid->ProdName1 = CID_Tab[3] << 24;
 8005924:	061b      	lsls	r3, r3, #24
 8005926:	6063      	str	r3, [r4, #4]
	/* Byte 4 */
	MSD_cid->ProdName1 |= CID_Tab[4] << 16;
 8005928:	6863      	ldr	r3, [r4, #4]
 800592a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800592e:	6063      	str	r3, [r4, #4]
	/* Byte 5 */
	MSD_cid->ProdName1 |= CID_Tab[5] << 8;
 8005930:	6863      	ldr	r3, [r4, #4]
 8005932:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8005936:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800593a:	6063      	str	r3, [r4, #4]
	/* Byte 6 */
	MSD_cid->ProdName1 |= CID_Tab[6];
 800593c:	6863      	ldr	r3, [r4, #4]
 800593e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8005942:	ea42 0303 	orr.w	r3, r2, r3
 8005946:	6063      	str	r3, [r4, #4]
	/* Byte 7 */
	MSD_cid->ProdName2 = CID_Tab[7];
 8005948:	f89d 3007 	ldrb.w	r3, [sp, #7]
	/* Byte 8 */
	MSD_cid->ProdRev = CID_Tab[8];
	/* Byte 9 */
	MSD_cid->ProdSN = CID_Tab[9] << 24;
	/* Byte 10 */
	MSD_cid->ProdSN |= CID_Tab[10] << 16;
 800594c:	f89d 200a 	ldrb.w	r2, [sp, #10]
	/* Byte 5 */
	MSD_cid->ProdName1 |= CID_Tab[5] << 8;
	/* Byte 6 */
	MSD_cid->ProdName1 |= CID_Tab[6];
	/* Byte 7 */
	MSD_cid->ProdName2 = CID_Tab[7];
 8005950:	7223      	strb	r3, [r4, #8]
	/* Byte 8 */
	MSD_cid->ProdRev = CID_Tab[8];
 8005952:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005956:	7263      	strb	r3, [r4, #9]
	/* Byte 9 */
	MSD_cid->ProdSN = CID_Tab[9] << 24;
 8005958:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800595c:	061b      	lsls	r3, r3, #24
 800595e:	60e3      	str	r3, [r4, #12]
	/* Byte 10 */
	MSD_cid->ProdSN |= CID_Tab[10] << 16;
 8005960:	68e3      	ldr	r3, [r4, #12]
 8005962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005966:	60e3      	str	r3, [r4, #12]
	/* Byte 11 */
	MSD_cid->ProdSN |= CID_Tab[11] << 8;
 8005968:	68e3      	ldr	r3, [r4, #12]
 800596a:	f89d 200b 	ldrb.w	r2, [sp, #11]
 800596e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005972:	60e3      	str	r3, [r4, #12]
	/* Byte 12 */
	MSD_cid->ProdSN |= CID_Tab[12];
 8005974:	68e3      	ldr	r3, [r4, #12]
 8005976:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800597a:	ea42 0303 	orr.w	r3, r2, r3
 800597e:	60e3      	str	r3, [r4, #12]
	/* Byte 13 */
	MSD_cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8005980:	7c22      	ldrb	r2, [r4, #16]
 8005982:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8005986:	ea42 1213 	orr.w	r2, r2, r3, lsr #4
	/* Byte 14 */
	MSD_cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 800598a:	f003 030f 	and.w	r3, r3, #15
 800598e:	021b      	lsls	r3, r3, #8
	/* Byte 11 */
	MSD_cid->ProdSN |= CID_Tab[11] << 8;
	/* Byte 12 */
	MSD_cid->ProdSN |= CID_Tab[12];
	/* Byte 13 */
	MSD_cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8005990:	7422      	strb	r2, [r4, #16]
	/* Byte 14 */
	MSD_cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8005992:	8263      	strh	r3, [r4, #18]
	/* Byte 15 */
	MSD_cid->ManufactDate |= CID_Tab[14];
 8005994:	8a63      	ldrh	r3, [r4, #18]
 8005996:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800599a:	b29b      	uxth	r3, r3
 800599c:	4313      	orrs	r3, r2
 800599e:	8263      	strh	r3, [r4, #18]
	/* Byte 16 */
	MSD_cid->CRC = (CID_Tab[15] & 0xFE) >> 1;
 80059a0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80059a4:	085b      	lsrs	r3, r3, #1
 80059a6:	7523      	strb	r3, [r4, #20]
	MSD_cid->Reserved2 = 1;
 80059a8:	2301      	movs	r3, #1
 80059aa:	7563      	strb	r3, [r4, #21]
	/* Return the reponse */
	return rvalue;
}
 80059ac:	b005      	add	sp, #20
 80059ae:	bd30      	pop	{r4, r5, pc}
 80059b0:	40010c14 	.word	0x40010c14
 80059b4:	40010c10 	.word	0x40010c10

080059b8 <MSD_GetCSDRegister>:
 * Output         : None
 * Return         : The MSD Response: - MSD_RESPONSE_FAILURE: Sequence failed
 *                                    - MSD_RESPONSE_NO_ERROR: Sequence succeed
 *******************************************************************************/
u8 MSD_GetCSDRegister(sMSD_CSD* MSD_csd)
{
 80059b8:	b530      	push	{r4, r5, lr}
	u32 i = 0;
	u8 rvalue = MSD_RESPONSE_FAILURE;
	u8 CSD_Tab[16];

	/* MSD chip select low */
	MSD_CS_LOW();
 80059ba:	4b71      	ldr	r3, [pc, #452]	; (8005b80 <MSD_GetCSDRegister+0x1c8>)
 80059bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059c0:	601a      	str	r2, [r3, #0]
 * Output         : None
 * Return         : The MSD Response: - MSD_RESPONSE_FAILURE: Sequence failed
 *                                    - MSD_RESPONSE_NO_ERROR: Sequence succeed
 *******************************************************************************/
u8 MSD_GetCSDRegister(sMSD_CSD* MSD_csd)
{
 80059c2:	b085      	sub	sp, #20
 80059c4:	4604      	mov	r4, r0
	u8 rvalue = MSD_RESPONSE_FAILURE;
	u8 CSD_Tab[16];

	/* MSD chip select low */
	MSD_CS_LOW();
	Delay_us();
 80059c6:	f7ff fe99 	bl	80056fc <Delay_us>
	/* Send CMD9 (CSD register) or CMD10(CSD register) */
	MSD_SendCmd(MSD_SEND_CSD, 0, 0);
 80059ca:	2100      	movs	r1, #0
 80059cc:	2009      	movs	r0, #9
 80059ce:	460a      	mov	r2, r1
 80059d0:	f7ff fee3 	bl	800579a <MSD_SendCmd>
	/* Wait for response in the R1 format (0x00 is no errors) */
	if (!MSD_GetResponse(MSD_RESPONSE_NO_ERROR))
 80059d4:	2000      	movs	r0, #0
 80059d6:	f7ff feb8 	bl	800574a <MSD_GetResponse>
 80059da:	b108      	cbz	r0, 80059e0 <MSD_GetCSDRegister+0x28>
 80059dc:	25ff      	movs	r5, #255	; 0xff
 80059de:	e010      	b.n	8005a02 <MSD_GetCSDRegister+0x4a>
	{
		if (!MSD_GetResponse(MSD_START_DATA_SINGLE_BLOCK_READ))
 80059e0:	20fe      	movs	r0, #254	; 0xfe
 80059e2:	f7ff feb2 	bl	800574a <MSD_GetResponse>
 80059e6:	4605      	mov	r5, r0
 80059e8:	b930      	cbnz	r0, 80059f8 <MSD_GetCSDRegister+0x40>
		{
			for (i = 0; i < 16; i++)
			{
				/* Store CSD register value on CSD_Tab */
				CSD_Tab[i] = MSD_ReadByte();
 80059ea:	f7ff f96d 	bl	8004cc8 <MSD_ReadByte>
 80059ee:	f80d 0005 	strb.w	r0, [sp, r5]
	/* Wait for response in the R1 format (0x00 is no errors) */
	if (!MSD_GetResponse(MSD_RESPONSE_NO_ERROR))
	{
		if (!MSD_GetResponse(MSD_START_DATA_SINGLE_BLOCK_READ))
		{
			for (i = 0; i < 16; i++)
 80059f2:	3501      	adds	r5, #1
 80059f4:	2d10      	cmp	r5, #16
 80059f6:	d1f8      	bne.n	80059ea <MSD_GetCSDRegister+0x32>
				/* Store CSD register value on CSD_Tab */
				CSD_Tab[i] = MSD_ReadByte();
			}
		}
		/* Get CRC bytes (not really needed by us, but required by MSD) */
		MSD_ReadByte();
 80059f8:	f7ff f966 	bl	8004cc8 <MSD_ReadByte>
		MSD_ReadByte();
 80059fc:	f7ff f964 	bl	8004cc8 <MSD_ReadByte>
 8005a00:	2500      	movs	r5, #0
		/* Set response value to success */
		rvalue = MSD_RESPONSE_NO_ERROR;
	}
	/* MSD chip select high */
	MSD_CS_HIGH();
 8005a02:	4b60      	ldr	r3, [pc, #384]	; (8005b84 <MSD_GetCSDRegister+0x1cc>)
 8005a04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a08:	601a      	str	r2, [r3, #0]
	/* Send dummy byte: 8 Clock pulses of delay */
	MSD_WriteByte(DUMMY);
 8005a0a:	20ff      	movs	r0, #255	; 0xff
 8005a0c:	f7ff f974 	bl	8004cf8 <MSD_WriteByte>
	/* Byte 0 */
	MSD_csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
 8005a10:	f89d 3000 	ldrb.w	r3, [sp]
 8005a14:	099a      	lsrs	r2, r3, #6
	MSD_csd->SysSpecVersion = (CSD_Tab[0] & 0x3C) >> 2;
 8005a16:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8005a1a:	089b      	lsrs	r3, r3, #2
	/* MSD chip select high */
	MSD_CS_HIGH();
	/* Send dummy byte: 8 Clock pulses of delay */
	MSD_WriteByte(DUMMY);
	/* Byte 0 */
	MSD_csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
 8005a1c:	7022      	strb	r2, [r4, #0]
	MSD_csd->SysSpecVersion = (CSD_Tab[0] & 0x3C) >> 2;
 8005a1e:	7063      	strb	r3, [r4, #1]
	MSD_csd->Reserved1 = 0;
	/* Byte 1 */
	MSD_csd->TAAC = CSD_Tab[1] ;
 8005a20:	f89d 3001 	ldrb.w	r3, [sp, #1]
	/* Send dummy byte: 8 Clock pulses of delay */
	MSD_WriteByte(DUMMY);
	/* Byte 0 */
	MSD_csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
	MSD_csd->SysSpecVersion = (CSD_Tab[0] & 0x3C) >> 2;
	MSD_csd->Reserved1 = 0;
 8005a24:	2200      	movs	r2, #0
 8005a26:	70a2      	strb	r2, [r4, #2]
	/* Byte 1 */
	MSD_csd->TAAC = CSD_Tab[1] ;
 8005a28:	70e3      	strb	r3, [r4, #3]
	/* Byte 2 */
	MSD_csd->NSAC = CSD_Tab[2];
 8005a2a:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8005a2e:	7123      	strb	r3, [r4, #4]
	/* Byte 3 */
	MSD_csd->MaxBusClkFrec = CSD_Tab[3];
 8005a30:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005a34:	7163      	strb	r3, [r4, #5]
	/* Byte 4 */
	MSD_csd->CardComdClasses = CSD_Tab[4] << 4;
 8005a36:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	80e3      	strh	r3, [r4, #6]
	/* Byte 5 */
	MSD_csd->CardComdClasses |= (CSD_Tab[5] & 0xF0) >> 4;
 8005a3e:	88e1      	ldrh	r1, [r4, #6]
 8005a40:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005a44:	b289      	uxth	r1, r1
 8005a46:	ea41 1113 	orr.w	r1, r1, r3, lsr #4
	MSD_csd->RdBlockLen = CSD_Tab[5] & 0x0F;
 8005a4a:	f003 030f 	and.w	r3, r3, #15
	/* Byte 3 */
	MSD_csd->MaxBusClkFrec = CSD_Tab[3];
	/* Byte 4 */
	MSD_csd->CardComdClasses = CSD_Tab[4] << 4;
	/* Byte 5 */
	MSD_csd->CardComdClasses |= (CSD_Tab[5] & 0xF0) >> 4;
 8005a4e:	80e1      	strh	r1, [r4, #6]
	MSD_csd->RdBlockLen = CSD_Tab[5] & 0x0F;
 8005a50:	7223      	strb	r3, [r4, #8]
	/* Byte 6 */
	MSD_csd->PartBlockRead = (CSD_Tab[6] & 0x80) >> 7;
 8005a52:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8005a56:	09d9      	lsrs	r1, r3, #7
 8005a58:	7261      	strb	r1, [r4, #9]
	MSD_csd->WrBlockMisalign = (CSD_Tab[6] & 0x40) >> 6;
 8005a5a:	f3c3 1180 	ubfx	r1, r3, #6, #1
 8005a5e:	72a1      	strb	r1, [r4, #10]
	MSD_csd->RdBlockMisalign = (CSD_Tab[6] & 0x20) >> 5;
 8005a60:	f3c3 1140 	ubfx	r1, r3, #5, #1
 8005a64:	72e1      	strb	r1, [r4, #11]
	MSD_csd->DSRImpl = (CSD_Tab[6] & 0x10) >> 4;
 8005a66:	f3c3 1100 	ubfx	r1, r3, #4, #1
 8005a6a:	7321      	strb	r1, [r4, #12]
	MSD_csd->Reserved2 = 0; /* Reserved */
 8005a6c:	7362      	strb	r2, [r4, #13]
		n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
		csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
		*(DWORD*)buff = (DWORD)csize << (n - 9);
	}
*/
	if(MSD_csd->CSDStruct == 1){
 8005a6e:	7822      	ldrb	r2, [r4, #0]
 8005a70:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8005a74:	2a01      	cmp	r2, #1
 8005a76:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8005a7a:	d107      	bne.n	8005a8c <MSD_GetCSDRegister+0xd4>
		/* Byte 7 */
		/* Byte 8 */
		MSD_csd->DeviceSize = CSD_Tab[8] << 8;
 8005a7c:	0209      	lsls	r1, r1, #8
 8005a7e:	81e1      	strh	r1, [r4, #14]
		/* Byte 9 */
		MSD_csd->DeviceSize |= CSD_Tab[9];
 8005a80:	89e3      	ldrh	r3, [r4, #14]
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	ea43 0202 	orr.w	r2, r3, r2
 8005a88:	81e2      	strh	r2, [r4, #14]
 8005a8a:	e020      	b.n	8005ace <MSD_GetCSDRegister+0x116>
	} else {
		MSD_csd->DeviceSize = (CSD_Tab[6] & 0x03) << 10;
 8005a8c:	f003 0303 	and.w	r3, r3, #3
 8005a90:	029b      	lsls	r3, r3, #10
 8005a92:	81e3      	strh	r3, [r4, #14]
		/* Byte 7 */
		MSD_csd->DeviceSize |= (CSD_Tab[7]) << 2;
 8005a94:	89e3      	ldrh	r3, [r4, #14]
 8005a96:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8005aa0:	81e3      	strh	r3, [r4, #14]
		/* Byte 8 */
		MSD_csd->DeviceSize |= (CSD_Tab[8] & 0xC0) >> 6;
 8005aa2:	89e3      	ldrh	r3, [r4, #14]
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	ea43 1391 	orr.w	r3, r3, r1, lsr #6
 8005aaa:	81e3      	strh	r3, [r4, #14]
		MSD_csd->MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
 8005aac:	f001 0338 	and.w	r3, r1, #56	; 0x38
 8005ab0:	08db      	lsrs	r3, r3, #3
 8005ab2:	7423      	strb	r3, [r4, #16]
		MSD_csd->MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
 8005ab4:	f001 0107 	and.w	r1, r1, #7
		/* Byte 9 */
		MSD_csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
 8005ab8:	0953      	lsrs	r3, r2, #5
		/* Byte 7 */
		MSD_csd->DeviceSize |= (CSD_Tab[7]) << 2;
		/* Byte 8 */
		MSD_csd->DeviceSize |= (CSD_Tab[8] & 0xC0) >> 6;
		MSD_csd->MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
		MSD_csd->MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
 8005aba:	7461      	strb	r1, [r4, #17]
		/* Byte 9 */
		MSD_csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
 8005abc:	74a3      	strb	r3, [r4, #18]
		MSD_csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8005abe:	f002 031c 	and.w	r3, r2, #28
		MSD_csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
 8005ac2:	f002 0203 	and.w	r2, r2, #3
		MSD_csd->DeviceSize |= (CSD_Tab[8] & 0xC0) >> 6;
		MSD_csd->MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
		MSD_csd->MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
		/* Byte 9 */
		MSD_csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
		MSD_csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8005ac6:	089b      	lsrs	r3, r3, #2
		MSD_csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
 8005ac8:	0052      	lsls	r2, r2, #1
		MSD_csd->DeviceSize |= (CSD_Tab[8] & 0xC0) >> 6;
		MSD_csd->MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
		MSD_csd->MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
		/* Byte 9 */
		MSD_csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
		MSD_csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8005aca:	74e3      	strb	r3, [r4, #19]
		MSD_csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
 8005acc:	7522      	strb	r2, [r4, #20]
	}
	/* Byte 10 */
	MSD_csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
 8005ace:	7d22      	ldrb	r2, [r4, #20]
 8005ad0:	f89d 300a 	ldrb.w	r3, [sp, #10]
	/* Byte 15 */
	MSD_csd->CRC = (CSD_Tab[15] & 0xFE) >> 1;
	MSD_csd->Reserved4 = 1;
	/* Return the reponse */
	return rvalue;
}
 8005ad4:	4628      	mov	r0, r5
		MSD_csd->MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
		MSD_csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
		MSD_csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
	}
	/* Byte 10 */
	MSD_csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
 8005ad6:	ea42 12d3 	orr.w	r2, r2, r3, lsr #7
 8005ada:	7522      	strb	r2, [r4, #20]
	MSD_csd->EraseGrSize = (CSD_Tab[10] & 0x7C) >> 2;
 8005adc:	f003 027c 	and.w	r2, r3, #124	; 0x7c
	MSD_csd->EraseGrMul = (CSD_Tab[10] & 0x03) << 3;
 8005ae0:	f003 0303 	and.w	r3, r3, #3
		MSD_csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
		MSD_csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
	}
	/* Byte 10 */
	MSD_csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
	MSD_csd->EraseGrSize = (CSD_Tab[10] & 0x7C) >> 2;
 8005ae4:	0892      	lsrs	r2, r2, #2
	MSD_csd->EraseGrMul = (CSD_Tab[10] & 0x03) << 3;
 8005ae6:	00db      	lsls	r3, r3, #3
		MSD_csd->MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
		MSD_csd->DeviceSizeMul = (CSD_Tab[9] & 0x03) << 1;
	}
	/* Byte 10 */
	MSD_csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
	MSD_csd->EraseGrSize = (CSD_Tab[10] & 0x7C) >> 2;
 8005ae8:	7562      	strb	r2, [r4, #21]
	MSD_csd->EraseGrMul = (CSD_Tab[10] & 0x03) << 3;
 8005aea:	75a3      	strb	r3, [r4, #22]
	/* Byte 11 */
	MSD_csd->EraseGrMul |= (CSD_Tab[11] & 0xE0) >> 5;
 8005aec:	7da2      	ldrb	r2, [r4, #22]
 8005aee:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8005af2:	ea42 1253 	orr.w	r2, r2, r3, lsr #5
	MSD_csd->WrProtectGrSize = (CSD_Tab[11] & 0x1F);
 8005af6:	f003 031f 	and.w	r3, r3, #31
	/* Byte 10 */
	MSD_csd->DeviceSizeMul |= (CSD_Tab[10] & 0x80) >> 7;
	MSD_csd->EraseGrSize = (CSD_Tab[10] & 0x7C) >> 2;
	MSD_csd->EraseGrMul = (CSD_Tab[10] & 0x03) << 3;
	/* Byte 11 */
	MSD_csd->EraseGrMul |= (CSD_Tab[11] & 0xE0) >> 5;
 8005afa:	75a2      	strb	r2, [r4, #22]
	MSD_csd->WrProtectGrSize = (CSD_Tab[11] & 0x1F);
 8005afc:	75e3      	strb	r3, [r4, #23]
	/* Byte 12 */
	MSD_csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8005afe:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8005b02:	09da      	lsrs	r2, r3, #7
 8005b04:	7622      	strb	r2, [r4, #24]
	MSD_csd->ManDeflECC = (CSD_Tab[12] & 0x60) >> 5;
 8005b06:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8005b0a:	0952      	lsrs	r2, r2, #5
 8005b0c:	7662      	strb	r2, [r4, #25]
	MSD_csd->WrSpeedFact = (CSD_Tab[12] & 0x1C) >> 2;
 8005b0e:	f003 021c 	and.w	r2, r3, #28
	MSD_csd->MaxWrBlockLen = (CSD_Tab[12] & 0x03) << 2;
 8005b12:	f003 0303 	and.w	r3, r3, #3
	MSD_csd->EraseGrMul |= (CSD_Tab[11] & 0xE0) >> 5;
	MSD_csd->WrProtectGrSize = (CSD_Tab[11] & 0x1F);
	/* Byte 12 */
	MSD_csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
	MSD_csd->ManDeflECC = (CSD_Tab[12] & 0x60) >> 5;
	MSD_csd->WrSpeedFact = (CSD_Tab[12] & 0x1C) >> 2;
 8005b16:	0892      	lsrs	r2, r2, #2
	MSD_csd->MaxWrBlockLen = (CSD_Tab[12] & 0x03) << 2;
 8005b18:	009b      	lsls	r3, r3, #2
	MSD_csd->EraseGrMul |= (CSD_Tab[11] & 0xE0) >> 5;
	MSD_csd->WrProtectGrSize = (CSD_Tab[11] & 0x1F);
	/* Byte 12 */
	MSD_csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
	MSD_csd->ManDeflECC = (CSD_Tab[12] & 0x60) >> 5;
	MSD_csd->WrSpeedFact = (CSD_Tab[12] & 0x1C) >> 2;
 8005b1a:	76a2      	strb	r2, [r4, #26]
	MSD_csd->MaxWrBlockLen = (CSD_Tab[12] & 0x03) << 2;
 8005b1c:	76e3      	strb	r3, [r4, #27]
	/* Byte 13 */
	MSD_csd->MaxWrBlockLen |= (CSD_Tab[13] & 0xc0) >> 6;
 8005b1e:	7ee2      	ldrb	r2, [r4, #27]
 8005b20:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8005b24:	ea42 1293 	orr.w	r2, r2, r3, lsr #6
 8005b28:	76e2      	strb	r2, [r4, #27]
	MSD_csd->WriteBlockPaPartial = (CSD_Tab[13] & 0x20) >> 5;
 8005b2a:	f3c3 1240 	ubfx	r2, r3, #5, #1
 8005b2e:	7722      	strb	r2, [r4, #28]
	MSD_csd->Reserved3 = 0;
	MSD_csd->ContentProtectAppli = (CSD_Tab[13] & 0x01);
 8005b30:	f003 0301 	and.w	r3, r3, #1
	MSD_csd->WrSpeedFact = (CSD_Tab[12] & 0x1C) >> 2;
	MSD_csd->MaxWrBlockLen = (CSD_Tab[12] & 0x03) << 2;
	/* Byte 13 */
	MSD_csd->MaxWrBlockLen |= (CSD_Tab[13] & 0xc0) >> 6;
	MSD_csd->WriteBlockPaPartial = (CSD_Tab[13] & 0x20) >> 5;
	MSD_csd->Reserved3 = 0;
 8005b34:	2200      	movs	r2, #0
 8005b36:	7762      	strb	r2, [r4, #29]
	MSD_csd->ContentProtectAppli = (CSD_Tab[13] & 0x01);
 8005b38:	77a3      	strb	r3, [r4, #30]
	/* Byte 14 */
	MSD_csd->FileFormatGrouop = (CSD_Tab[14] & 0x80) >> 7;
 8005b3a:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8005b3e:	09da      	lsrs	r2, r3, #7
 8005b40:	77e2      	strb	r2, [r4, #31]
	MSD_csd->CopyFlag = (CSD_Tab[14] & 0x40) >> 6;
 8005b42:	f3c3 1280 	ubfx	r2, r3, #6, #1
 8005b46:	f884 2020 	strb.w	r2, [r4, #32]
	MSD_csd->PermWrProtect = (CSD_Tab[14] & 0x20) >> 5;
 8005b4a:	f3c3 1240 	ubfx	r2, r3, #5, #1
 8005b4e:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
	MSD_csd->TempWrProtect = (CSD_Tab[14] & 0x10) >> 4;
 8005b52:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8005b56:	f884 2022 	strb.w	r2, [r4, #34]	; 0x22
	MSD_csd->FileFormat = (CSD_Tab[14] & 0x0C) >> 2;
 8005b5a:	f003 020c 	and.w	r2, r3, #12
 8005b5e:	0892      	lsrs	r2, r2, #2
	MSD_csd->ECC = (CSD_Tab[14] & 0x03);
 8005b60:	f003 0303 	and.w	r3, r3, #3
	/* Byte 14 */
	MSD_csd->FileFormatGrouop = (CSD_Tab[14] & 0x80) >> 7;
	MSD_csd->CopyFlag = (CSD_Tab[14] & 0x40) >> 6;
	MSD_csd->PermWrProtect = (CSD_Tab[14] & 0x20) >> 5;
	MSD_csd->TempWrProtect = (CSD_Tab[14] & 0x10) >> 4;
	MSD_csd->FileFormat = (CSD_Tab[14] & 0x0C) >> 2;
 8005b64:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
	MSD_csd->ECC = (CSD_Tab[14] & 0x03);
 8005b68:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	/* Byte 15 */
	MSD_csd->CRC = (CSD_Tab[15] & 0xFE) >> 1;
 8005b6c:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8005b70:	085b      	lsrs	r3, r3, #1
 8005b72:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	MSD_csd->Reserved4 = 1;
 8005b76:	2301      	movs	r3, #1
 8005b78:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
	/* Return the reponse */
	return rvalue;
}
 8005b7c:	b005      	add	sp, #20
 8005b7e:	bd30      	pop	{r4, r5, pc}
 8005b80:	40010c14 	.word	0x40010c14
 8005b84:	40010c10 	.word	0x40010c10

08005b88 <Get_Medium_Characteristics>:

/*******************************************************************************
 * Get_Medium_Characteristics :Read MicroSD Size
 *******************************************************************************/
void Get_Medium_Characteristics(void)
{
 8005b88:	b508      	push	{r3, lr}
	unsigned int temp_block_mul;
	unsigned int DeviceSizeMul;

	MSD_GetCSDRegister(&MSD_csd);
 8005b8a:	4813      	ldr	r0, [pc, #76]	; (8005bd8 <Get_Medium_Characteristics+0x50>)
 8005b8c:	f7ff ff14 	bl	80059b8 <MSD_GetCSDRegister>

	if(MSD_csd.CSDStruct == 1) { // SD version 2.0
 8005b90:	4a11      	ldr	r2, [pc, #68]	; (8005bd8 <Get_Medium_Characteristics+0x50>)
 8005b92:	7813      	ldrb	r3, [r2, #0]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	4b11      	ldr	r3, [pc, #68]	; (8005bdc <Get_Medium_Characteristics+0x54>)
 8005b98:	d105      	bne.n	8005ba6 <Get_Medium_Characteristics+0x1e>
		Mass_Block_Count = (MSD_csd.DeviceSize + 1) << 10;	// * (524288 / 512)
 8005b9a:	89d2      	ldrh	r2, [r2, #14]
 8005b9c:	b292      	uxth	r2, r2
 8005b9e:	3201      	adds	r2, #1
 8005ba0:	0292      	lsls	r2, r2, #10
 8005ba2:	601a      	str	r2, [r3, #0]
 8005ba4:	e012      	b.n	8005bcc <Get_Medium_Characteristics+0x44>
	} else {  // SD version 1.0
		DeviceSizeMul = MSD_csd.DeviceSizeMul + 2;
 8005ba6:	f892 c014 	ldrb.w	ip, [r2, #20]
		temp_block_mul = (1 << MSD_csd.RdBlockLen) / 512;
 8005baa:	7a11      	ldrb	r1, [r2, #8]
		Mass_Block_Count = ((MSD_csd.DeviceSize + 1) * (1 << (DeviceSizeMul))) * temp_block_mul;
 8005bac:	89d0      	ldrh	r0, [r2, #14]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	b280      	uxth	r0, r0
 8005bb2:	3001      	adds	r0, #1
 8005bb4:	f10c 0302 	add.w	r3, ip, #2
 8005bb8:	4098      	lsls	r0, r3
 8005bba:	2301      	movs	r3, #1
 8005bbc:	408b      	lsls	r3, r1
 8005bbe:	bf44      	itt	mi
 8005bc0:	f503 73fe 	addmi.w	r3, r3, #508	; 0x1fc
 8005bc4:	3303      	addmi	r3, #3
 8005bc6:	125b      	asrs	r3, r3, #9
 8005bc8:	4343      	muls	r3, r0
 8005bca:	6013      	str	r3, [r2, #0]
	}
	Mass_Block_Size = 512;
 8005bcc:	4b04      	ldr	r3, [pc, #16]	; (8005be0 <Get_Medium_Characteristics+0x58>)
 8005bce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bd2:	601a      	str	r2, [r3, #0]
}
 8005bd4:	bd08      	pop	{r3, pc}
 8005bd6:	bf00      	nop
 8005bd8:	20000134 	.word	0x20000134
 8005bdc:	20000160 	.word	0x20000160
 8005be0:	2000015c 	.word	0x2000015c

08005be4 <MSD_ReadBlock>:
 pBuffer = memory address of a 512 byte of data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_ReadBlock(u8* pBuffer, u32 ReadAddr, u16 NumByteToRead)
{
 8005be4:	b570      	push	{r4, r5, r6, lr}
	u32 i = 0;
	u8 rvalue = MSD_RESPONSE_FAILURE;
	mutex++;
 8005be6:	4b1e      	ldr	r3, [pc, #120]	; (8005c60 <MSD_ReadBlock+0x7c>)
 pBuffer = memory address of a 512 byte of data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_ReadBlock(u8* pBuffer, u32 ReadAddr, u16 NumByteToRead)
{
 8005be8:	4615      	mov	r5, r2
	u32 i = 0;
	u8 rvalue = MSD_RESPONSE_FAILURE;
	mutex++;
 8005bea:	781a      	ldrb	r2, [r3, #0]
 pBuffer = memory address of a 512 byte of data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_ReadBlock(u8* pBuffer, u32 ReadAddr, u16 NumByteToRead)
{
 8005bec:	4604      	mov	r4, r0
	u32 i = 0;
	u8 rvalue = MSD_RESPONSE_FAILURE;
	mutex++;
 8005bee:	3201      	adds	r2, #1
 8005bf0:	b2d2      	uxtb	r2, r2
 pBuffer = memory address of a 512 byte of data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_ReadBlock(u8* pBuffer, u32 ReadAddr, u16 NumByteToRead)
{
 8005bf2:	460e      	mov	r6, r1
	u32 i = 0;
	u8 rvalue = MSD_RESPONSE_FAILURE;
	mutex++;
 8005bf4:	701a      	strb	r2, [r3, #0]
	while (mutex > 1);
 8005bf6:	4b1a      	ldr	r3, [pc, #104]	; (8005c60 <MSD_ReadBlock+0x7c>)
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d8fb      	bhi.n	8005bf6 <MSD_ReadBlock+0x12>
	MSD_CS_LOW(); Delay_us();
 8005bfe:	4b19      	ldr	r3, [pc, #100]	; (8005c64 <MSD_ReadBlock+0x80>)
 8005c00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	f7ff fd79 	bl	80056fc <Delay_us>
	MSD_SendCmd(MSD_READ_SINGLE_BLOCK, ReadAddr, 0);		//send CMD17
 8005c0a:	2011      	movs	r0, #17
 8005c0c:	4631      	mov	r1, r6
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f7ff fdc3 	bl	800579a <MSD_SendCmd>
	if (!MSD_GetResponse(MSD_RESPONSE_NO_ERROR)) {
 8005c14:	2000      	movs	r0, #0
 8005c16:	f7ff fd98 	bl	800574a <MSD_GetResponse>
 8005c1a:	b988      	cbnz	r0, 8005c40 <MSD_ReadBlock+0x5c>
		if (!MSD_GetResponse(MSD_START_DATA_SINGLE_BLOCK_READ)) {
 8005c1c:	30fe      	adds	r0, #254	; 0xfe
 8005c1e:	f7ff fd94 	bl	800574a <MSD_GetResponse>
 8005c22:	4606      	mov	r6, r0
 8005c24:	b120      	cbz	r0, 8005c30 <MSD_ReadBlock+0x4c>
 8005c26:	e00b      	b.n	8005c40 <MSD_ReadBlock+0x5c>
			for (i = 0; i < NumByteToRead; i++) {
				*pBuffer = MSD_ReadByte(); pBuffer++;
 8005c28:	f7ff f84e 	bl	8004cc8 <MSD_ReadByte>
 8005c2c:	55a0      	strb	r0, [r4, r6]
	while (mutex > 1);
	MSD_CS_LOW(); Delay_us();
	MSD_SendCmd(MSD_READ_SINGLE_BLOCK, ReadAddr, 0);		//send CMD17
	if (!MSD_GetResponse(MSD_RESPONSE_NO_ERROR)) {
		if (!MSD_GetResponse(MSD_START_DATA_SINGLE_BLOCK_READ)) {
			for (i = 0; i < NumByteToRead; i++) {
 8005c2e:	3601      	adds	r6, #1
 8005c30:	42ae      	cmp	r6, r5
 8005c32:	d3f9      	bcc.n	8005c28 <MSD_ReadBlock+0x44>
				*pBuffer = MSD_ReadByte(); pBuffer++;
			}
			MSD_ReadByte();
 8005c34:	f7ff f848 	bl	8004cc8 <MSD_ReadByte>
			MSD_ReadByte();                //DUMMY CRC bytes
 8005c38:	2400      	movs	r4, #0
 8005c3a:	f7ff f845 	bl	8004cc8 <MSD_ReadByte>
 8005c3e:	e000      	b.n	8005c42 <MSD_ReadBlock+0x5e>
 8005c40:	24ff      	movs	r4, #255	; 0xff
			//Display_Info("ReadBlock: no token", 0);
		}
	} else {
		//Display_Info("ReadBlock: CMD17 failed", 0);
	}
	MSD_CS_HIGH();
 8005c42:	4b09      	ldr	r3, [pc, #36]	; (8005c68 <MSD_ReadBlock+0x84>)
 8005c44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005c48:	601a      	str	r2, [r3, #0]
	MSD_WriteByte(DUMMY);               //Send dummy byte: 8 Clock pulses of delay
 8005c4a:	20ff      	movs	r0, #255	; 0xff
 8005c4c:	f7ff f854 	bl	8004cf8 <MSD_WriteByte>
	mutex--;
 8005c50:	4b03      	ldr	r3, [pc, #12]	; (8005c60 <MSD_ReadBlock+0x7c>)
	return rvalue;
}
 8005c52:	4620      	mov	r0, r4
	} else {
		//Display_Info("ReadBlock: CMD17 failed", 0);
	}
	MSD_CS_HIGH();
	MSD_WriteByte(DUMMY);               //Send dummy byte: 8 Clock pulses of delay
	mutex--;
 8005c54:	781a      	ldrb	r2, [r3, #0]
 8005c56:	3a01      	subs	r2, #1
 8005c58:	b2d2      	uxtb	r2, r2
 8005c5a:	701a      	strb	r2, [r3, #0]
	return rvalue;
}
 8005c5c:	bd70      	pop	{r4, r5, r6, pc}
 8005c5e:	bf00      	nop
 8005c60:	20000174 	.word	0x20000174
 8005c64:	40010c14 	.word	0x40010c14
 8005c68:	40010c10 	.word	0x40010c10

08005c6c <MSD_WriteBlock>:
 pBuffer = memory address of a 512 byte sized data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_WriteBlock(u8* pBuffer, u32 WriteAddr, u16 NumByteToWrite)
{ u32 i=0; u8 rvalue = MSD_RESPONSE_FAILURE;
 8005c6c:	b570      	push	{r4, r5, r6, lr}
	mutex++;
 8005c6e:	4b21      	ldr	r3, [pc, #132]	; (8005cf4 <MSD_WriteBlock+0x88>)
 pBuffer = memory address of a 512 byte sized data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_WriteBlock(u8* pBuffer, u32 WriteAddr, u16 NumByteToWrite)
{ u32 i=0; u8 rvalue = MSD_RESPONSE_FAILURE;
 8005c70:	4615      	mov	r5, r2
	mutex++;
 8005c72:	781a      	ldrb	r2, [r3, #0]
 pBuffer = memory address of a 512 byte sized data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_WriteBlock(u8* pBuffer, u32 WriteAddr, u16 NumByteToWrite)
{ u32 i=0; u8 rvalue = MSD_RESPONSE_FAILURE;
 8005c74:	4604      	mov	r4, r0
	mutex++;
 8005c76:	3201      	adds	r2, #1
 8005c78:	b2d2      	uxtb	r2, r2
 pBuffer = memory address of a 512 byte sized data
 WriteAddr = block address, in blocks
 NumByteToWrite = 512
 *******************************************************************************/
u8 MSD_WriteBlock(u8* pBuffer, u32 WriteAddr, u16 NumByteToWrite)
{ u32 i=0; u8 rvalue = MSD_RESPONSE_FAILURE;
 8005c7a:	460e      	mov	r6, r1
	mutex++;
 8005c7c:	701a      	strb	r2, [r3, #0]
	while (mutex > 1);
 8005c7e:	4b1d      	ldr	r3, [pc, #116]	; (8005cf4 <MSD_WriteBlock+0x88>)
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d8fb      	bhi.n	8005c7e <MSD_WriteBlock+0x12>
	MSD_CS_LOW();
 8005c86:	4b1c      	ldr	r3, [pc, #112]	; (8005cf8 <MSD_WriteBlock+0x8c>)
 8005c88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005c8c:	601a      	str	r2, [r3, #0]
	Delay_us();
 8005c8e:	f7ff fd35 	bl	80056fc <Delay_us>
	MSD_SendCmd(MSD_WRITE_BLOCK, WriteAddr, 0);//Send CMD24
 8005c92:	4631      	mov	r1, r6
 8005c94:	2018      	movs	r0, #24
 8005c96:	2200      	movs	r2, #0
 8005c98:	f7ff fd7f 	bl	800579a <MSD_SendCmd>
	if(!MSD_GetResponse(MSD_RESPONSE_NO_ERROR)){
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	f7ff fd54 	bl	800574a <MSD_GetResponse>
 8005ca2:	4606      	mov	r6, r0
 8005ca4:	b9b0      	cbnz	r0, 8005cd4 <MSD_WriteBlock+0x68>
		MSD_WriteByte(DUMMY);                       //Send dummy byte: 8 Clock pulses of delay
 8005ca6:	30ff      	adds	r0, #255	; 0xff
 8005ca8:	f7ff f826 	bl	8004cf8 <MSD_WriteByte>
		MSD_WriteByte(0xFE);
 8005cac:	20fe      	movs	r0, #254	; 0xfe
 8005cae:	f7ff f823 	bl	8004cf8 <MSD_WriteByte>
		for(i=0; i<NumByteToWrite; i++) {
 8005cb2:	e003      	b.n	8005cbc <MSD_WriteBlock+0x50>
			MSD_WriteByte(*pBuffer); pBuffer++;
 8005cb4:	5da0      	ldrb	r0, [r4, r6]
 8005cb6:	f7ff f81f 	bl	8004cf8 <MSD_WriteByte>
	Delay_us();
	MSD_SendCmd(MSD_WRITE_BLOCK, WriteAddr, 0);//Send CMD24
	if(!MSD_GetResponse(MSD_RESPONSE_NO_ERROR)){
		MSD_WriteByte(DUMMY);                       //Send dummy byte: 8 Clock pulses of delay
		MSD_WriteByte(0xFE);
		for(i=0; i<NumByteToWrite; i++) {
 8005cba:	3601      	adds	r6, #1
 8005cbc:	42ae      	cmp	r6, r5
 8005cbe:	d3f9      	bcc.n	8005cb4 <MSD_WriteBlock+0x48>
			MSD_WriteByte(*pBuffer); pBuffer++;
		}
		MSD_ReadByte();
 8005cc0:	f7ff f802 	bl	8004cc8 <MSD_ReadByte>
		MSD_ReadByte();             //DUMMY CRC bytes
 8005cc4:	f7ff f800 	bl	8004cc8 <MSD_ReadByte>
		if(MSD_GetDataResponse()==MSD_DATA_OK)
 8005cc8:	f7ff fd51 	bl	800576e <MSD_GetDataResponse>
 8005ccc:	2805      	cmp	r0, #5
 8005cce:	d101      	bne.n	8005cd4 <MSD_WriteBlock+0x68>
 8005cd0:	2400      	movs	r4, #0
 8005cd2:	e000      	b.n	8005cd6 <MSD_WriteBlock+0x6a>
 8005cd4:	24ff      	movs	r4, #255	; 0xff
			rvalue=MSD_RESPONSE_NO_ERROR;
	}
	MSD_CS_HIGH(); MSD_WriteByte(DUMMY);          //Send dummy byte: 8 Clock pulses of delay
 8005cd6:	4b09      	ldr	r3, [pc, #36]	; (8005cfc <MSD_WriteBlock+0x90>)
 8005cd8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	20ff      	movs	r0, #255	; 0xff
 8005ce0:	f7ff f80a 	bl	8004cf8 <MSD_WriteByte>
	mutex--;
 8005ce4:	4b03      	ldr	r3, [pc, #12]	; (8005cf4 <MSD_WriteBlock+0x88>)
	return rvalue;
}
 8005ce6:	4620      	mov	r0, r4
		MSD_ReadByte();             //DUMMY CRC bytes
		if(MSD_GetDataResponse()==MSD_DATA_OK)
			rvalue=MSD_RESPONSE_NO_ERROR;
	}
	MSD_CS_HIGH(); MSD_WriteByte(DUMMY);          //Send dummy byte: 8 Clock pulses of delay
	mutex--;
 8005ce8:	781a      	ldrb	r2, [r3, #0]
 8005cea:	3a01      	subs	r2, #1
 8005cec:	b2d2      	uxtb	r2, r2
 8005cee:	701a      	strb	r2, [r3, #0]
	return rvalue;
}
 8005cf0:	bd70      	pop	{r4, r5, r6, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20000174 	.word	0x20000174
 8005cf8:	40010c14 	.word	0x40010c14
 8005cfc:	40010c10 	.word	0x40010c10

08005d00 <MSD_Init>:
}
/*******************************************************************************
 MicroSD initialization                                    return: 0x00=success
 *******************************************************************************/
u8 MSD_Init(void)
{
 8005d00:	b510      	push	{r4, lr}
	u32 i=0;

	SPI_Config();
 8005d02:	f7ff f813 	bl	8004d2c <SPI_Config>
	MSD_CS_HIGH();
 8005d06:	4b07      	ldr	r3, [pc, #28]	; (8005d24 <MSD_Init+0x24>)
 8005d08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	2400      	movs	r4, #0
	for(i=0; i <10; i++)
		MSD_WriteByte(DUMMY);  //Send dummy byte: 8 Clock pulses of delay
 8005d10:	20ff      	movs	r0, #255	; 0xff
{
	u32 i=0;

	SPI_Config();
	MSD_CS_HIGH();
	for(i=0; i <10; i++)
 8005d12:	3401      	adds	r4, #1
		MSD_WriteByte(DUMMY);  //Send dummy byte: 8 Clock pulses of delay
 8005d14:	f7fe fff0 	bl	8004cf8 <MSD_WriteByte>
{
	u32 i=0;

	SPI_Config();
	MSD_CS_HIGH();
	for(i=0; i <10; i++)
 8005d18:	2c0a      	cmp	r4, #10
 8005d1a:	d1f9      	bne.n	8005d10 <MSD_Init+0x10>
		MSD_WriteByte(DUMMY);  //Send dummy byte: 8 Clock pulses of delay
	return MSD_GoIdleState();
}
 8005d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	SPI_Config();
	MSD_CS_HIGH();
	for(i=0; i <10; i++)
		MSD_WriteByte(DUMMY);  //Send dummy byte: 8 Clock pulses of delay
	return MSD_GoIdleState();
 8005d20:	e56a      	b.n	80057f8 <MSD_GoIdleState>
 8005d22:	bf00      	nop
 8005d24:	40010c10 	.word	0x40010c10

08005d28 <Address_Management_Test>:
 * Input          : u8 Cmd : the command can be SCSI_READ10 or SCSI_WRITE10.
 * Output         : None.
 * Return         : Read\Write status (bool).
	 *******************************************************************************/
bool Address_Management_Test(u8 Cmd)
{
 8005d28:	b513      	push	{r0, r1, r4, lr}
	vu32 temp1;
	vu32 temp2;

	//Logical Block Address of First Block
	temp1 = (CBW.CB[2] << 24) |
 8005d2a:	4b21      	ldr	r3, [pc, #132]	; (8005db0 <Address_Management_Test+0x88>)
 8005d2c:	7c9a      	ldrb	r2, [r3, #18]
 8005d2e:	7c59      	ldrb	r1, [r3, #17]
 8005d30:	0412      	lsls	r2, r2, #16
 8005d32:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005d36:	7d19      	ldrb	r1, [r3, #20]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	7cd9      	ldrb	r1, [r3, #19]
 8005d3c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005d40:	9201      	str	r2, [sp, #4]
		(CBW.CB[3] << 16) |
		(CBW.CB[4] <<  8) |
		(CBW.CB[5] <<  0);
	//Number of Blocks to transfer
	temp2 = (CBW.CB[7] <<  8) |
 8005d42:	7d99      	ldrb	r1, [r3, #22]
 8005d44:	7dda      	ldrb	r2, [r3, #23]
 8005d46:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005d4a:	9200      	str	r2, [sp, #0]
		(CBW.CB[8] <<  0);
	Memory_Offset = temp1 * Mass_Block_Size;
 8005d4c:	4a19      	ldr	r2, [pc, #100]	; (8005db4 <Address_Management_Test+0x8c>)
 8005d4e:	9c01      	ldr	r4, [sp, #4]
 8005d50:	6812      	ldr	r2, [r2, #0]
 8005d52:	4919      	ldr	r1, [pc, #100]	; (8005db8 <Address_Management_Test+0x90>)
 8005d54:	4354      	muls	r4, r2
 8005d56:	604c      	str	r4, [r1, #4]
	Transfer_Length = temp2 * Mass_Block_Size;
 8005d58:	9c00      	ldr	r4, [sp, #0]
 8005d5a:	4362      	muls	r2, r4
 8005d5c:	608a      	str	r2, [r1, #8]
	if (((Memory_Offset + Transfer_Length) >> 9) > Mass_Block_Count)	// 512 byte blocks
 8005d5e:	6849      	ldr	r1, [r1, #4]
 8005d60:	eb02 0c01 	add.w	ip, r2, r1
 8005d64:	4915      	ldr	r1, [pc, #84]	; (8005dbc <Address_Management_Test+0x94>)
 8005d66:	6809      	ldr	r1, [r1, #0]
 8005d68:	ebb1 2f5c 	cmp.w	r1, ip, lsr #9
 8005d6c:	d209      	bcs.n	8005d82 <Address_Management_Test+0x5a>
	{
		if (Cmd == SCSI_WRITE10)
 8005d6e:	282a      	cmp	r0, #42	; 0x2a
 8005d70:	d101      	bne.n	8005d76 <Address_Management_Test+0x4e>
			Bot_Abort(BOTH_DIR);
 8005d72:	3828      	subs	r0, #40	; 0x28
 8005d74:	e000      	b.n	8005d78 <Address_Management_Test+0x50>
		else
			Bot_Abort(DIR_IN);
 8005d76:	2000      	movs	r0, #0
 8005d78:	f000 f8dc 	bl	8005f34 <Bot_Abort>
		Set_Scsi_Sense_Data(ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8005d7c:	2005      	movs	r0, #5
 8005d7e:	2121      	movs	r1, #33	; 0x21
 8005d80:	e00d      	b.n	8005d9e <Address_Management_Test+0x76>
		Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
		return (FALSE);
	}
	if (CBW.dDataLength != Transfer_Length)
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d101      	bne.n	8005d8c <Address_Management_Test+0x64>
 8005d88:	2001      	movs	r0, #1
 8005d8a:	e00f      	b.n	8005dac <Address_Management_Test+0x84>
	{
		if (Cmd == SCSI_WRITE10)
 8005d8c:	282a      	cmp	r0, #42	; 0x2a
 8005d8e:	d101      	bne.n	8005d94 <Address_Management_Test+0x6c>
			Bot_Abort(BOTH_DIR);
 8005d90:	3828      	subs	r0, #40	; 0x28
 8005d92:	e000      	b.n	8005d96 <Address_Management_Test+0x6e>
		else
			Bot_Abort(DIR_IN);
 8005d94:	2000      	movs	r0, #0
 8005d96:	f000 f8cd 	bl	8005f34 <Bot_Abort>
		Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8005d9a:	2005      	movs	r0, #5
 8005d9c:	2124      	movs	r1, #36	; 0x24
 8005d9e:	f000 fbdb 	bl	8006558 <Set_Scsi_Sense_Data>
		Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005da2:	2001      	movs	r0, #1
 8005da4:	2100      	movs	r1, #0
 8005da6:	f000 f8e1 	bl	8005f6c <Set_CSW>
 8005daa:	2000      	movs	r0, #0
		return (FALSE);
	}
	return (TRUE);
}
 8005dac:	bd1c      	pop	{r2, r3, r4, pc}
 8005dae:	bf00      	nop
 8005db0:	200003b0 	.word	0x200003b0
 8005db4:	2000015c 	.word	0x2000015c
 8005db8:	20000174 	.word	0x20000174
 8005dbc:	20000160 	.word	0x20000160

08005dc0 <Write_MSD>:
 * Return         : None.
 Used by USB only.
 *******************************************************************************/
void Write_MSD(void)
{
	u32 temp =  Counter + 64;
 8005dc0:	4b21      	ldr	r3, [pc, #132]	; (8005e48 <Write_MSD+0x88>)
 * Output         : None.
 * Return         : None.
 Used by USB only.
 *******************************************************************************/
void Write_MSD(void)
{
 8005dc2:	b510      	push	{r4, lr}
	u32 temp =  Counter + 64;
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	3240      	adds	r2, #64	; 0x40
	u32 i = 0;

	for (; Counter < temp; Counter++)
 8005dca:	e00a      	b.n	8005de2 <Write_MSD+0x22>
	{
		Data_Buffer[Counter] = Bulk_Data_Buff[i];
 8005dcc:	4c1f      	ldr	r4, [pc, #124]	; (8005e4c <Write_MSD+0x8c>)
 8005dce:	68c1      	ldr	r1, [r0, #12]
 8005dd0:	f813 c004 	ldrb.w	ip, [r3, r4]
 8005dd4:	1809      	adds	r1, r1, r0
 8005dd6:	f881 c010 	strb.w	ip, [r1, #16]
void Write_MSD(void)
{
	u32 temp =  Counter + 64;
	u32 i = 0;

	for (; Counter < temp; Counter++)
 8005dda:	68c1      	ldr	r1, [r0, #12]
	{
		Data_Buffer[Counter] = Bulk_Data_Buff[i];
		i++;
 8005ddc:	3301      	adds	r3, #1
void Write_MSD(void)
{
	u32 temp =  Counter + 64;
	u32 i = 0;

	for (; Counter < temp; Counter++)
 8005dde:	3101      	adds	r1, #1
 8005de0:	60c1      	str	r1, [r0, #12]
 8005de2:	4819      	ldr	r0, [pc, #100]	; (8005e48 <Write_MSD+0x88>)
 8005de4:	68c1      	ldr	r1, [r0, #12]
 8005de6:	4291      	cmp	r1, r2
 8005de8:	d3f0      	bcc.n	8005dcc <Write_MSD+0xc>
	{
		Data_Buffer[Counter] = Bulk_Data_Buff[i];
		i++;
	}
	Memory_Offset += Data_Len;
 8005dea:	4b19      	ldr	r3, [pc, #100]	; (8005e50 <Write_MSD+0x90>)
 8005dec:	6842      	ldr	r2, [r0, #4]
 8005dee:	881b      	ldrh	r3, [r3, #0]
 8005df0:	189a      	adds	r2, r3, r2
 8005df2:	6042      	str	r2, [r0, #4]
	Transfer_Length -= Data_Len;
 8005df4:	6882      	ldr	r2, [r0, #8]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	6083      	str	r3, [r0, #8]
	if (!(Transfer_Length % 512))
 8005dfa:	05db      	lsls	r3, r3, #23
 8005dfc:	0ddb      	lsrs	r3, r3, #23
 8005dfe:	b943      	cbnz	r3, 8005e12 <Write_MSD+0x52>
	{
		Counter = 0;
 8005e00:	60c3      	str	r3, [r0, #12]
		MSD_WriteBlock(Data_Buffer, Memory_Offset - 512, 512);
 8005e02:	6841      	ldr	r1, [r0, #4]
 8005e04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e08:	3010      	adds	r0, #16
 8005e0a:	f5a1 7100 	sub.w	r1, r1, #512	; 0x200
 8005e0e:	f7ff ff2d 	bl	8005c6c <MSD_WriteBlock>
	}
	CSW.dDataResidue -= Data_Len;
 8005e12:	4b10      	ldr	r3, [pc, #64]	; (8005e54 <Write_MSD+0x94>)
 8005e14:	4a0e      	ldr	r2, [pc, #56]	; (8005e50 <Write_MSD+0x90>)
 8005e16:	6899      	ldr	r1, [r3, #8]
 8005e18:	8812      	ldrh	r2, [r2, #0]
	SetEPRxStatus(ENDP2, EP_RX_VALID); //enable the next transaction
 8005e1a:	2002      	movs	r0, #2
	if (!(Transfer_Length % 512))
	{
		Counter = 0;
		MSD_WriteBlock(Data_Buffer, Memory_Offset - 512, 512);
	}
	CSW.dDataResidue -= Data_Len;
 8005e1c:	1a8a      	subs	r2, r1, r2
 8005e1e:	609a      	str	r2, [r3, #8]
	SetEPRxStatus(ENDP2, EP_RX_VALID); //enable the next transaction
 8005e20:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005e24:	f002 f9c3 	bl	80081ae <SetEPRxStatus>
	if ((Transfer_Length == 0) || (Bot_State == BOT_CSW_Send))
 8005e28:	4b07      	ldr	r3, [pc, #28]	; (8005e48 <Write_MSD+0x88>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	b11b      	cbz	r3, 8005e36 <Write_MSD+0x76>
 8005e2e:	4b0a      	ldr	r3, [pc, #40]	; (8005e58 <Write_MSD+0x98>)
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d107      	bne.n	8005e46 <Write_MSD+0x86>
	{
		Counter = 0;
 8005e36:	4b04      	ldr	r3, [pc, #16]	; (8005e48 <Write_MSD+0x88>)
 8005e38:	2000      	movs	r0, #0
		Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8005e3a:	2101      	movs	r1, #1
	}
	CSW.dDataResidue -= Data_Len;
	SetEPRxStatus(ENDP2, EP_RX_VALID); //enable the next transaction
	if ((Transfer_Length == 0) || (Bot_State == BOT_CSW_Send))
	{
		Counter = 0;
 8005e3c:	60d8      	str	r0, [r3, #12]
		Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
	}
}
 8005e3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	CSW.dDataResidue -= Data_Len;
	SetEPRxStatus(ENDP2, EP_RX_VALID); //enable the next transaction
	if ((Transfer_Length == 0) || (Bot_State == BOT_CSW_Send))
	{
		Counter = 0;
		Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8005e42:	f000 b893 	b.w	8005f6c <Set_CSW>
 8005e46:	bd10      	pop	{r4, pc}
 8005e48:	20000174 	.word	0x20000174
 8005e4c:	200003d0 	.word	0x200003d0
 8005e50:	20000410 	.word	0x20000410
 8005e54:	2000039c 	.word	0x2000039c
 8005e58:	200003ac 	.word	0x200003ac

08005e5c <Read_MSD>:
 * Output         : None.
 * Return         : None.
 Used by USB only.
 *******************************************************************************/
void Read_MSD(void)
{
 8005e5c:	b538      	push	{r3, r4, r5, lr}
	if (!Block_Read_count)
 8005e5e:	4c22      	ldr	r4, [pc, #136]	; (8005ee8 <Read_MSD+0x8c>)
 8005e60:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8005e64:	f104 0510 	add.w	r5, r4, #16
 8005e68:	b983      	cbnz	r3, 8005e8c <Read_MSD+0x30>
	{
		MSD_ReadBlock(Data_Buffer, Memory_Offset, 512);
 8005e6a:	6861      	ldr	r1, [r4, #4]
 8005e6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e70:	4628      	mov	r0, r5
 8005e72:	f7ff feb7 	bl	8005be4 <MSD_ReadBlock>
		UserToPMABufferCopy(Data_Buffer, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
 8005e76:	4628      	mov	r0, r5
 8005e78:	2198      	movs	r1, #152	; 0x98
 8005e7a:	2240      	movs	r2, #64	; 0x40
 8005e7c:	f002 f8f8 	bl	8008070 <UserToPMABufferCopy>
		Block_Read_count = 512 - BULK_MAX_PACKET_SIZE;
 8005e80:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8005e84:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
		Block_offset = BULK_MAX_PACKET_SIZE;
 8005e88:	2340      	movs	r3, #64	; 0x40
 8005e8a:	e00e      	b.n	8005eaa <Read_MSD+0x4e>
	}
	else
	{
		UserToPMABufferCopy(Data_Buffer + Block_offset, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
 8005e8c:	f8d4 0214 	ldr.w	r0, [r4, #532]	; 0x214
 8005e90:	2198      	movs	r1, #152	; 0x98
 8005e92:	1828      	adds	r0, r5, r0
 8005e94:	2240      	movs	r2, #64	; 0x40
 8005e96:	f002 f8eb 	bl	8008070 <UserToPMABufferCopy>
		Block_Read_count -= BULK_MAX_PACKET_SIZE;
 8005e9a:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8005e9e:	3b40      	subs	r3, #64	; 0x40
 8005ea0:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
		Block_offset += BULK_MAX_PACKET_SIZE;
 8005ea4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8005ea8:	3340      	adds	r3, #64	; 0x40
	}
	SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
 8005eaa:	2001      	movs	r0, #1
 8005eac:	2140      	movs	r1, #64	; 0x40
	}
	else
	{
		UserToPMABufferCopy(Data_Buffer + Block_offset, ENDP1_TXADDR, BULK_MAX_PACKET_SIZE);
		Block_Read_count -= BULK_MAX_PACKET_SIZE;
		Block_offset += BULK_MAX_PACKET_SIZE;
 8005eae:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
	}
	SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
 8005eb2:	f002 faf3 	bl	800849c <SetEPTxCount>
	SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005eb6:	2001      	movs	r0, #1
 8005eb8:	2130      	movs	r1, #48	; 0x30
 8005eba:	f002 f962 	bl	8008182 <SetEPTxStatus>
	Memory_Offset += BULK_MAX_PACKET_SIZE;
 8005ebe:	4b0a      	ldr	r3, [pc, #40]	; (8005ee8 <Read_MSD+0x8c>)
	Transfer_Length -= BULK_MAX_PACKET_SIZE;
	CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 8005ec0:	490a      	ldr	r1, [pc, #40]	; (8005eec <Read_MSD+0x90>)
		Block_Read_count -= BULK_MAX_PACKET_SIZE;
		Block_offset += BULK_MAX_PACKET_SIZE;
	}
	SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
	SetEPTxStatus(ENDP1, EP_TX_VALID);
	Memory_Offset += BULK_MAX_PACKET_SIZE;
 8005ec2:	685a      	ldr	r2, [r3, #4]
	Transfer_Length -= BULK_MAX_PACKET_SIZE;
	CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 8005ec4:	6888      	ldr	r0, [r1, #8]
		Block_Read_count -= BULK_MAX_PACKET_SIZE;
		Block_offset += BULK_MAX_PACKET_SIZE;
	}
	SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
	SetEPTxStatus(ENDP1, EP_TX_VALID);
	Memory_Offset += BULK_MAX_PACKET_SIZE;
 8005ec6:	3240      	adds	r2, #64	; 0x40
 8005ec8:	605a      	str	r2, [r3, #4]
	Transfer_Length -= BULK_MAX_PACKET_SIZE;
 8005eca:	689a      	ldr	r2, [r3, #8]
	CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 8005ecc:	3840      	subs	r0, #64	; 0x40
		Block_offset += BULK_MAX_PACKET_SIZE;
	}
	SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
	SetEPTxStatus(ENDP1, EP_TX_VALID);
	Memory_Offset += BULK_MAX_PACKET_SIZE;
	Transfer_Length -= BULK_MAX_PACKET_SIZE;
 8005ece:	3a40      	subs	r2, #64	; 0x40
 8005ed0:	609a      	str	r2, [r3, #8]
	CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 8005ed2:	6088      	str	r0, [r1, #8]
	if (Transfer_Length == 0)
 8005ed4:	b93a      	cbnz	r2, 8005ee6 <Read_MSD+0x8a>
	{
		Block_Read_count = 0;
 8005ed6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
		Block_offset = 0;
 8005eda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
		Memory_Offset = 0;
 8005ede:	605a      	str	r2, [r3, #4]
		Bot_State = BOT_DATA_IN_LAST;
 8005ee0:	4b03      	ldr	r3, [pc, #12]	; (8005ef0 <Read_MSD+0x94>)
 8005ee2:	3203      	adds	r2, #3
 8005ee4:	701a      	strb	r2, [r3, #0]
 8005ee6:	bd38      	pop	{r3, r4, r5, pc}
 8005ee8:	20000174 	.word	0x20000174
 8005eec:	2000039c 	.word	0x2000039c
 8005ef0:	200003ac 	.word	0x200003ac

08005ef4 <SD_Card_Check>:
/*******************************************************************************
 * Check if card is resent (return 1)
 *******************************************************************************/
// used by USB and main()
u8 SD_Card_Check(void)
{
 8005ef4:	b538      	push	{r3, r4, r5, lr}
	if (!SD_Card_ON()) {
 8005ef6:	f7fe fe7d 	bl	8004bf4 <SD_Card_ON>
 8005efa:	4c0c      	ldr	r4, [pc, #48]	; (8005f2c <SD_Card_Check+0x38>)
 8005efc:	b920      	cbnz	r0, 8005f08 <SD_Card_Check+0x14>
		must_init = 1;
 8005efe:	2201      	movs	r2, #1
 8005f00:	7062      	strb	r2, [r4, #1]
		Mass_Block_Count = 0;
 8005f02:	4a0b      	ldr	r2, [pc, #44]	; (8005f30 <SD_Card_Check+0x3c>)
 8005f04:	6010      	str	r0, [r2, #0]
		return 0;
 8005f06:	bd38      	pop	{r3, r4, r5, pc}
	}
	if (must_init) {
 8005f08:	7863      	ldrb	r3, [r4, #1]
 8005f0a:	b90b      	cbnz	r3, 8005f10 <SD_Card_Check+0x1c>
 8005f0c:	2001      	movs	r0, #1
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
		if (MSD_Init()) return 0;
 8005f10:	f7ff fef6 	bl	8005d00 <MSD_Init>
 8005f14:	4605      	mov	r5, r0
 8005f16:	b108      	cbz	r0, 8005f1c <SD_Card_Check+0x28>
 8005f18:	2000      	movs	r0, #0
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
		Get_Medium_Characteristics();
 8005f1c:	f7ff fe34 	bl	8005b88 <Get_Medium_Characteristics>
		SD_Set_Changed();
 8005f20:	f7ff fbdc 	bl	80056dc <SD_Set_Changed>
		must_init = 0;
 8005f24:	7065      	strb	r5, [r4, #1]
 8005f26:	2001      	movs	r0, #1
	}
	return 1;
}
 8005f28:	bd38      	pop	{r3, r4, r5, pc}
 8005f2a:	bf00      	nop
 8005f2c:	2000000c 	.word	0x2000000c
 8005f30:	20000160 	.word	0x20000160

08005f34 <Bot_Abort>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(u8 Direction)
{
  switch (Direction)
 8005f34:	2801      	cmp	r0, #1
* Input          : Endpoint direction IN, OUT or both directions
* Output         : None.
* Return         : None.
*******************************************************************************/
void Bot_Abort(u8 Direction)
{
 8005f36:	b510      	push	{r4, lr}
 8005f38:	4604      	mov	r4, r0
  switch (Direction)
 8005f3a:	d009      	beq.n	8005f50 <Bot_Abort+0x1c>
 8005f3c:	d302      	bcc.n	8005f44 <Bot_Abort+0x10>
 8005f3e:	2802      	cmp	r0, #2
 8005f40:	d113      	bne.n	8005f6a <Bot_Abort+0x36>
 8005f42:	e007      	b.n	8005f54 <Bot_Abort+0x20>
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8005f44:	2001      	movs	r0, #1
 8005f46:	2110      	movs	r1, #16
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8005f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void Bot_Abort(u8 Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8005f4c:	f002 b919 	b.w	8008182 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8005f50:	2002      	movs	r0, #2
 8005f52:	e004      	b.n	8005f5e <Bot_Abort+0x2a>
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8005f54:	2001      	movs	r0, #1
 8005f56:	2110      	movs	r1, #16
 8005f58:	f002 f913 	bl	8008182 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 8005f62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8005f66:	f002 b922 	b.w	80081ae <SetEPRxStatus>
 8005f6a:	bd10      	pop	{r4, pc}

08005f6c <Set_CSW>:
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (u8 CSW_Status, u8 Send_Permission)
{
 8005f6c:	b570      	push	{r4, r5, r6, lr}
  CSW.dSignature = BOT_CSW_SIGNATURE;
 8005f6e:	4c0d      	ldr	r4, [pc, #52]	; (8005fa4 <Set_CSW+0x38>)
 8005f70:	4b0d      	ldr	r3, [pc, #52]	; (8005fa8 <Set_CSW+0x3c>)
  CSW.bStatus = CSW_Status;
 8005f72:	7320      	strb	r0, [r4, #12]

  UserToPMABufferCopy(((u8 *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 8005f74:	220d      	movs	r2, #13
 8005f76:	4620      	mov	r0, r4
*                  or CSW_PHASE_ERROR.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (u8 CSW_Status, u8 Send_Permission)
{
 8005f78:	460d      	mov	r5, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((u8 *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 8005f7a:	2198      	movs	r1, #152	; 0x98
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_CSW (u8 CSW_Status, u8 Send_Permission)
{
  CSW.dSignature = BOT_CSW_SIGNATURE;
 8005f7c:	6023      	str	r3, [r4, #0]
  CSW.bStatus = CSW_Status;

  UserToPMABufferCopy(((u8 *)& CSW), ENDP1_TXADDR, CSW_DATA_LENGTH);
 8005f7e:	f002 f877 	bl	8008070 <UserToPMABufferCopy>

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
 8005f82:	2001      	movs	r0, #1
 8005f84:	210d      	movs	r1, #13
 8005f86:	f002 fa89 	bl	800849c <SetEPTxCount>
  Bot_State = BOT_ERROR;
 8005f8a:	2305      	movs	r3, #5
 8005f8c:	7423      	strb	r3, [r4, #16]
  if (Send_Permission)
 8005f8e:	b13d      	cbz	r5, 8005fa0 <Set_CSW+0x34>
  {
    Bot_State = BOT_CSW_Send;
 8005f90:	3b01      	subs	r3, #1
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005f92:	2001      	movs	r0, #1
 8005f94:	2130      	movs	r1, #48	; 0x30

  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 8005f96:	7423      	strb	r3, [r4, #16]
    SetEPTxStatus(ENDP1, EP_TX_VALID);
  }

}
 8005f98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SetEPTxCount(ENDP1, CSW_DATA_LENGTH);
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005f9c:	f002 b8f1 	b.w	8008182 <SetEPTxStatus>
 8005fa0:	bd70      	pop	{r4, r5, r6, pc}
 8005fa2:	bf00      	nop
 8005fa4:	2000039c 	.word	0x2000039c
 8005fa8:	53425355 	.word	0x53425355

08005fac <Transfer_Data_Request>:
*                  u16 Data_Length : the nember of Bytes to transfer.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Transfer_Data_Request(u8* Data_Pointer, u16 Data_Len)
{
 8005fac:	b510      	push	{r4, lr}
 8005fae:	460c      	mov	r4, r1
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len);
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	2198      	movs	r1, #152	; 0x98
 8005fb4:	f002 f85c 	bl	8008070 <UserToPMABufferCopy>

  SetEPTxCount(ENDP1, Data_Len);
 8005fb8:	4621      	mov	r1, r4
 8005fba:	2001      	movs	r0, #1
 8005fbc:	f002 fa6e 	bl	800849c <SetEPTxCount>
  SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005fc0:	2001      	movs	r0, #1
 8005fc2:	2130      	movs	r1, #48	; 0x30
 8005fc4:	f002 f8dd 	bl	8008182 <SetEPTxStatus>
  Bot_State = BOT_DATA_IN_LAST;
 8005fc8:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <Transfer_Data_Request+0x30>)
 8005fca:	2203      	movs	r2, #3
 8005fcc:	741a      	strb	r2, [r3, #16]
  CSW.dDataResidue -= Data_Len;
 8005fce:	689a      	ldr	r2, [r3, #8]
 8005fd0:	1b14      	subs	r4, r2, r4
  CSW.bStatus = CSW_CMD_PASSED;
 8005fd2:	2200      	movs	r2, #0
  UserToPMABufferCopy(Data_Pointer, ENDP1_TXADDR, Data_Len);

  SetEPTxCount(ENDP1, Data_Len);
  SetEPTxStatus(ENDP1, EP_TX_VALID);
  Bot_State = BOT_DATA_IN_LAST;
  CSW.dDataResidue -= Data_Len;
 8005fd4:	609c      	str	r4, [r3, #8]
  CSW.bStatus = CSW_CMD_PASSED;
 8005fd6:	731a      	strb	r2, [r3, #12]
}
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	bf00      	nop
 8005fdc:	2000039c 	.word	0x2000039c

08005fe0 <Mass_Storage_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_In (void)
{
 8005fe0:	b510      	push	{r4, lr}
  switch (Bot_State)
 8005fe2:	4b11      	ldr	r3, [pc, #68]	; (8006028 <Mass_Storage_In+0x48>)
 8005fe4:	7c1b      	ldrb	r3, [r3, #16]
 8005fe6:	3b02      	subs	r3, #2
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d81b      	bhi.n	8006024 <Mass_Storage_In+0x44>
 8005fec:	e8df f003 	tbb	[pc, r3]
 8005ff0:	02020f06 	.word	0x02020f06
  {
    case BOT_CSW_Send:
    case BOT_ERROR:
      Bot_State = BOT_IDLE;
 8005ff4:	4b0c      	ldr	r3, [pc, #48]	; (8006028 <Mass_Storage_In+0x48>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	741a      	strb	r2, [r3, #16]
 8005ffa:	e00c      	b.n	8006016 <Mass_Storage_In+0x36>
      SetEPRxStatus(ENDP2, EP_RX_VALID);/* enable the Endpoint to recive the next cmd*/
      break;
    case BOT_DATA_IN:
      switch (CBW.CB[0])
 8005ffc:	4b0a      	ldr	r3, [pc, #40]	; (8006028 <Mass_Storage_In+0x48>)
 8005ffe:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006002:	2b28      	cmp	r3, #40	; 0x28
 8006004:	d10e      	bne.n	8006024 <Mass_Storage_In+0x44>
      break;

    default:
      break;
  }
}
 8006006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      break;
    case BOT_DATA_IN:
      switch (CBW.CB[0])
      {
        case SCSI_READ10:
          SCSI_Read10_Cmd();
 800600a:	f000 bb4d 	b.w	80066a8 <SCSI_Read10_Cmd>
          break;
      }
      break;
    case BOT_DATA_IN_LAST:
      Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 800600e:	2000      	movs	r0, #0
 8006010:	2101      	movs	r1, #1
 8006012:	f7ff ffab 	bl	8005f6c <Set_CSW>
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8006016:	2002      	movs	r0, #2
 8006018:	f44f 5140 	mov.w	r1, #12288	; 0x3000
      break;

    default:
      break;
  }
}
 800601c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
          break;
      }
      break;
    case BOT_DATA_IN_LAST:
      Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8006020:	f002 b8c5 	b.w	80081ae <SetEPRxStatus>
 8006024:	bd10      	pop	{r4, pc}
 8006026:	bf00      	nop
 8006028:	2000039c 	.word	0x2000039c

0800602c <CBW_Decode>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CBW_Decode(void)
{
 800602c:	b570      	push	{r4, r5, r6, lr}
 800602e:	2300      	movs	r3, #0
  u32 Counter;

  for (Counter = 0; Counter < Data_Len; Counter++)
 8006030:	e005      	b.n	800603e <CBW_Decode+0x12>
  {
    *((u8 *)&CBW + Counter) = Bulk_Data_Buff[Counter];
 8006032:	f105 0214 	add.w	r2, r5, #20
 8006036:	3534      	adds	r5, #52	; 0x34
 8006038:	5ce9      	ldrb	r1, [r5, r3]
 800603a:	54d1      	strb	r1, [r2, r3]
*******************************************************************************/
void CBW_Decode(void)
{
  u32 Counter;

  for (Counter = 0; Counter < Data_Len; Counter++)
 800603c:	3301      	adds	r3, #1
 800603e:	4d4e      	ldr	r5, [pc, #312]	; (8006178 <CBW_Decode+0x14c>)
 8006040:	f8b5 2074 	ldrh.w	r2, [r5, #116]	; 0x74
 8006044:	4293      	cmp	r3, r2
 8006046:	d3f4      	bcc.n	8006032 <CBW_Decode+0x6>
  {
    *((u8 *)&CBW + Counter) = Bulk_Data_Buff[Counter];
  }
  CSW.dTag = CBW.dTag;
 8006048:	69ab      	ldr	r3, [r5, #24]
  CSW.dDataResidue = CBW.dDataLength;
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
 800604a:	2a1f      	cmp	r2, #31

  for (Counter = 0; Counter < Data_Len; Counter++)
  {
    *((u8 *)&CBW + Counter) = Bulk_Data_Buff[Counter];
  }
  CSW.dTag = CBW.dTag;
 800604c:	606b      	str	r3, [r5, #4]
  CSW.dDataResidue = CBW.dDataLength;
 800604e:	69eb      	ldr	r3, [r5, #28]
 8006050:	60ab      	str	r3, [r5, #8]
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
 8006052:	d00b      	beq.n	800606c <CBW_Decode+0x40>
  {
    Bot_Abort(BOTH_DIR);
 8006054:	2002      	movs	r0, #2
    /* reset the CBW.dSignature to desible the clear feature until receiving a Mass storage reset*/
    CBW.dSignature = 0;
 8006056:	2400      	movs	r4, #0
  }
  CSW.dTag = CBW.dTag;
  CSW.dDataResidue = CBW.dDataLength;
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
  {
    Bot_Abort(BOTH_DIR);
 8006058:	f7ff ff6c 	bl	8005f34 <Bot_Abort>
    /* reset the CBW.dSignature to desible the clear feature until receiving a Mass storage reset*/
    CBW.dSignature = 0;
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, PARAMETER_LIST_LENGTH_ERROR);
 800605c:	2005      	movs	r0, #5
 800605e:	211a      	movs	r1, #26
  CSW.dDataResidue = CBW.dDataLength;
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
  {
    Bot_Abort(BOTH_DIR);
    /* reset the CBW.dSignature to desible the clear feature until receiving a Mass storage reset*/
    CBW.dSignature = 0;
 8006060:	616c      	str	r4, [r5, #20]
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, PARAMETER_LIST_LENGTH_ERROR);
 8006062:	f000 fa79 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8006066:	2001      	movs	r0, #1
 8006068:	4621      	mov	r1, r4
 800606a:	e092      	b.n	8006192 <CBW_Decode+0x166>
    return;
  }

  if (CBW.dSignature == BOT_CBW_SIGNATURE)
 800606c:	696a      	ldr	r2, [r5, #20]
 800606e:	4b43      	ldr	r3, [pc, #268]	; (800617c <CBW_Decode+0x150>)
 8006070:	429a      	cmp	r2, r3
 8006072:	f040 8085 	bne.w	8006180 <CBW_Decode+0x154>
  {
    /* Valid CBW */
    if ((CBW.bLUN != 0) || (CBW.bCBLength < 1) || (CBW.bCBLength > 16))
 8006076:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 800607a:	b923      	cbnz	r3, 8006086 <CBW_Decode+0x5a>
 800607c:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8006080:	b10b      	cbz	r3, 8006086 <CBW_Decode+0x5a>
 8006082:	2b10      	cmp	r3, #16
 8006084:	d905      	bls.n	8006092 <CBW_Decode+0x66>
    {
      Bot_Abort(BOTH_DIR);
 8006086:	2002      	movs	r0, #2
 8006088:	f7ff ff54 	bl	8005f34 <Bot_Abort>
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800608c:	2005      	movs	r0, #5
 800608e:	2124      	movs	r1, #36	; 0x24
 8006090:	e07b      	b.n	800618a <CBW_Decode+0x15e>
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    }
    else
    {
      switch (CBW.CB[0])
 8006092:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
 8006096:	2b25      	cmp	r3, #37	; 0x25
 8006098:	d055      	beq.n	8006146 <CBW_Decode+0x11a>
 800609a:	d81c      	bhi.n	80060d6 <CBW_Decode+0xaa>
 800609c:	2b12      	cmp	r3, #18
 800609e:	d03c      	beq.n	800611a <CBW_Decode+0xee>
 80060a0:	d80b      	bhi.n	80060ba <CBW_Decode+0x8e>
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d063      	beq.n	800616e <CBW_Decode+0x142>
 80060a6:	d804      	bhi.n	80060b2 <CBW_Decode+0x86>
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d050      	beq.n	800614e <CBW_Decode+0x122>
 80060ac:	2b03      	cmp	r3, #3
 80060ae:	d167      	bne.n	8006180 <CBW_Decode+0x154>
 80060b0:	e02f      	b.n	8006112 <CBW_Decode+0xe6>
 80060b2:	2b08      	cmp	r3, #8
 80060b4:	d05b      	beq.n	800616e <CBW_Decode+0x142>
 80060b6:	2b0a      	cmp	r3, #10
 80060b8:	e029      	b.n	800610e <CBW_Decode+0xe2>
 80060ba:	2b1b      	cmp	r3, #27
 80060bc:	d031      	beq.n	8006122 <CBW_Decode+0xf6>
 80060be:	d804      	bhi.n	80060ca <CBW_Decode+0x9e>
 80060c0:	2b15      	cmp	r3, #21
 80060c2:	d054      	beq.n	800616e <CBW_Decode+0x142>
 80060c4:	2b1a      	cmp	r3, #26
 80060c6:	d15b      	bne.n	8006180 <CBW_Decode+0x154>
 80060c8:	e031      	b.n	800612e <CBW_Decode+0x102>
 80060ca:	2b1e      	cmp	r3, #30
 80060cc:	d02b      	beq.n	8006126 <CBW_Decode+0xfa>
 80060ce:	2b23      	cmp	r3, #35	; 0x23
 80060d0:	d035      	beq.n	800613e <CBW_Decode+0x112>
 80060d2:	2b1d      	cmp	r3, #29
 80060d4:	e01b      	b.n	800610e <CBW_Decode+0xe2>
 80060d6:	2b88      	cmp	r3, #136	; 0x88
 80060d8:	d049      	beq.n	800616e <CBW_Decode+0x142>
 80060da:	d80c      	bhi.n	80060f6 <CBW_Decode+0xca>
 80060dc:	2b2f      	cmp	r3, #47	; 0x2f
 80060de:	d042      	beq.n	8006166 <CBW_Decode+0x13a>
 80060e0:	d804      	bhi.n	80060ec <CBW_Decode+0xc0>
 80060e2:	2b28      	cmp	r3, #40	; 0x28
 80060e4:	d037      	beq.n	8006156 <CBW_Decode+0x12a>
 80060e6:	2b2a      	cmp	r3, #42	; 0x2a
 80060e8:	d14a      	bne.n	8006180 <CBW_Decode+0x154>
 80060ea:	e038      	b.n	800615e <CBW_Decode+0x132>
 80060ec:	2b55      	cmp	r3, #85	; 0x55
 80060ee:	d03e      	beq.n	800616e <CBW_Decode+0x142>
 80060f0:	2b5a      	cmp	r3, #90	; 0x5a
 80060f2:	d145      	bne.n	8006180 <CBW_Decode+0x154>
 80060f4:	e01f      	b.n	8006136 <CBW_Decode+0x10a>
 80060f6:	2b9e      	cmp	r3, #158	; 0x9e
 80060f8:	d039      	beq.n	800616e <CBW_Decode+0x142>
 80060fa:	d803      	bhi.n	8006104 <CBW_Decode+0xd8>
 80060fc:	2b8a      	cmp	r3, #138	; 0x8a
 80060fe:	d036      	beq.n	800616e <CBW_Decode+0x142>
 8006100:	2b8f      	cmp	r3, #143	; 0x8f
 8006102:	e004      	b.n	800610e <CBW_Decode+0xe2>
 8006104:	2baa      	cmp	r3, #170	; 0xaa
 8006106:	d032      	beq.n	800616e <CBW_Decode+0x142>
 8006108:	2baf      	cmp	r3, #175	; 0xaf
 800610a:	d030      	beq.n	800616e <CBW_Decode+0x142>
 800610c:	2ba8      	cmp	r3, #168	; 0xa8
 800610e:	d137      	bne.n	8006180 <CBW_Decode+0x154>
 8006110:	e02d      	b.n	800616e <CBW_Decode+0x142>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8006112:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    else
    {
      switch (CBW.CB[0])
      {
        case SCSI_REQUEST_SENSE:
          SCSI_RequestSense_Cmd ();
 8006116:	f000 baf1 	b.w	80066fc <SCSI_RequestSense_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 800611a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      {
        case SCSI_REQUEST_SENSE:
          SCSI_RequestSense_Cmd ();
          break;
        case SCSI_INQUIRY:
          SCSI_Inquiry_Cmd();
 800611e:	f000 bb65 	b.w	80067ec <SCSI_Inquiry_Cmd>
          break;
        case SCSI_START_STOP_UNIT:
          SCSI_Start_Stop_Unit_Cmd();
 8006122:	f000 fa1f 	bl	8006564 <SCSI_Start_Stop_Unit_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8006126:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SCSI_Inquiry_Cmd();
          break;
        case SCSI_START_STOP_UNIT:
          SCSI_Start_Stop_Unit_Cmd();
        case SCSI_ALLOW_MEDIUM_REMOVAL:
          SCSI_Start_Stop_Unit_Cmd();
 800612a:	f000 ba1b 	b.w	8006564 <SCSI_Start_Stop_Unit_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 800612e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SCSI_Start_Stop_Unit_Cmd();
        case SCSI_ALLOW_MEDIUM_REMOVAL:
          SCSI_Start_Stop_Unit_Cmd();
          break;
        case SCSI_MODE_SENSE6:
          SCSI_ModeSense6_Cmd ();
 8006132:	f000 baf5 	b.w	8006720 <SCSI_ModeSense6_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8006136:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_MODE_SENSE6:
          SCSI_ModeSense6_Cmd ();
          break;
        case SCSI_MODE_SENSE10:
          SCSI_ModeSense10_Cmd ();
 800613a:	f000 baeb 	b.w	8006714 <SCSI_ModeSense10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 800613e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_MODE_SENSE10:
          SCSI_ModeSense10_Cmd ();
          break;
        case SCSI_READ_FORMAT_CAPACITIES:
          SCSI_ReadFormatCapacity_Cmd();
 8006142:	f000 bb25 	b.w	8006790 <SCSI_ReadFormatCapacity_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8006146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_READ_FORMAT_CAPACITIES:
          SCSI_ReadFormatCapacity_Cmd();
          break;
        case SCSI_READ_CAPACITY10:
          SCSI_ReadCapacity10_Cmd();
 800614a:	f000 baef 	b.w	800672c <SCSI_ReadCapacity10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 800614e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_READ_CAPACITY10:
          SCSI_ReadCapacity10_Cmd();
          break;
        case SCSI_TEST_UNIT_READY:
          SCSI_TestUnitReady_Cmd();
 8006152:	f000 ba55 	b.w	8006600 <SCSI_TestUnitReady_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8006156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_TEST_UNIT_READY:
          SCSI_TestUnitReady_Cmd();
          break;
        case SCSI_READ10:
          SCSI_Read10_Cmd();
 800615a:	f000 baa5 	b.w	80066a8 <SCSI_Read10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 800615e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_READ10:
          SCSI_Read10_Cmd();
          break;
        case SCSI_WRITE10:
          SCSI_Write10_Cmd();
 8006162:	f000 ba71 	b.w	8006648 <SCSI_Write10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8006166:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_WRITE10:
          SCSI_Write10_Cmd();
          break;
        case SCSI_VERIFY10:
          SCSI_Verify10_Cmd();
 800616a:	f000 ba2f 	b.w	80065cc <SCSI_Verify10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 800616e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          break;
        case SCSI_VERIFY12:
          SCSI_Verify12_Cmd();
          break;
        case SCSI_VERIFY16:
          SCSI_Verify16_Cmd();
 8006172:	f000 b9fb 	b.w	800656c <SCSI_Invalid_Cmd>
 8006176:	bf00      	nop
 8006178:	2000039c 	.word	0x2000039c
 800617c:	43425355 	.word	0x43425355
    }
  }
  else
  {
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
 8006180:	2002      	movs	r0, #2
 8006182:	f7ff fed7 	bl	8005f34 <Bot_Abort>
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
 8006186:	2005      	movs	r0, #5
 8006188:	2120      	movs	r1, #32
 800618a:	f000 f9e5 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 800618e:	2001      	movs	r0, #1
 8006190:	2100      	movs	r1, #0
  }
}
 8006192:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  else
  {
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8006196:	e6e9      	b.n	8005f6c <Set_CSW>

08006198 <Mass_Storage_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_Out (void)
{
 8006198:	b570      	push	{r4, r5, r6, lr}
  u8 CMD;
  CMD = CBW.CB[0];
 800619a:	4c14      	ldr	r4, [pc, #80]	; (80061ec <Mass_Storage_Out+0x54>)
  Data_Len = GetEPRxCount(ENDP2);
 800619c:	2002      	movs	r0, #2
* Return         : None.
*******************************************************************************/
void Mass_Storage_Out (void)
{
  u8 CMD;
  CMD = CBW.CB[0];
 800619e:	f894 5023 	ldrb.w	r5, [r4, #35]	; 0x23
  Data_Len = GetEPRxCount(ENDP2);
 80061a2:	f002 f9cd 	bl	8008540 <GetEPRxCount>

  PMAToUserBufferCopy(Bulk_Data_Buff, ENDP2_RXADDR, Data_Len);
 80061a6:	21d8      	movs	r1, #216	; 0xd8
*******************************************************************************/
void Mass_Storage_Out (void)
{
  u8 CMD;
  CMD = CBW.CB[0];
  Data_Len = GetEPRxCount(ENDP2);
 80061a8:	4602      	mov	r2, r0
 80061aa:	f8a4 0074 	strh.w	r0, [r4, #116]	; 0x74

  PMAToUserBufferCopy(Bulk_Data_Buff, ENDP2_RXADDR, Data_Len);
 80061ae:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80061b2:	f001 ff74 	bl	800809e <PMAToUserBufferCopy>

  switch (Bot_State)
 80061b6:	7c20      	ldrb	r0, [r4, #16]
 80061b8:	b110      	cbz	r0, 80061c0 <Mass_Storage_Out+0x28>
 80061ba:	2801      	cmp	r0, #1
 80061bc:	d109      	bne.n	80061d2 <Mass_Storage_Out+0x3a>
 80061be:	e002      	b.n	80061c6 <Mass_Storage_Out+0x2e>
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
  }
}
 80061c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  PMAToUserBufferCopy(Bulk_Data_Buff, ENDP2_RXADDR, Data_Len);

  switch (Bot_State)
  {
    case BOT_IDLE:
      CBW_Decode();
 80061c4:	e732      	b.n	800602c <CBW_Decode>
      break;
    case BOT_DATA_OUT:
      if (CMD == SCSI_WRITE10)
 80061c6:	2d2a      	cmp	r5, #42	; 0x2a
 80061c8:	d104      	bne.n	80061d4 <Mass_Storage_Out+0x3c>
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
  }
}
 80061ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      CBW_Decode();
      break;
    case BOT_DATA_OUT:
      if (CMD == SCSI_WRITE10)
      {
        SCSI_Write10_Cmd();
 80061ce:	f000 ba3b 	b.w	8006648 <SCSI_Write10_Cmd>
      Bot_Abort(DIR_OUT);
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
    default:
      Bot_Abort(BOTH_DIR);
 80061d2:	2002      	movs	r0, #2
 80061d4:	f7ff feae 	bl	8005f34 <Bot_Abort>
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 80061d8:	2005      	movs	r0, #5
 80061da:	2124      	movs	r1, #36	; 0x24
 80061dc:	f000 f9bc 	bl	8006558 <Set_Scsi_Sense_Data>
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
 80061e0:	2002      	movs	r0, #2
 80061e2:	2100      	movs	r1, #0
      break;
  }
}
 80061e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
    default:
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
 80061e8:	e6c0      	b.n	8005f6c <Set_CSW>
 80061ea:	bf00      	nop
 80061ec:	2000039c 	.word	0x2000039c

080061f0 <EP2_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP2_OUT_Callback(void)
{
  Mass_Storage_Out();
 80061f0:	f7ff bfd2 	b.w	8006198 <Mass_Storage_Out>

080061f4 <EP1_IN_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback(void)
{
  Mass_Storage_In();
 80061f4:	f7ff bef4 	b.w	8005fe0 <Mass_Storage_In>

080061f8 <USB_Istr>:
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{

  wIstr = _GetISTR();
 80061f8:	4b10      	ldr	r3, [pc, #64]	; (800623c <USB_Istr+0x44>)
 80061fa:	4a11      	ldr	r2, [pc, #68]	; (8006240 <USB_Istr+0x48>)
 80061fc:	6819      	ldr	r1, [r3, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 80061fe:	b510      	push	{r4, lr}

  wIstr = _GetISTR();
 8006200:	b289      	uxth	r1, r1
 8006202:	8011      	strh	r1, [r2, #0]

#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8006204:	490f      	ldr	r1, [pc, #60]	; (8006244 <USB_Istr+0x4c>)
 8006206:	8812      	ldrh	r2, [r2, #0]
 8006208:	8809      	ldrh	r1, [r1, #0]
 800620a:	ea01 0202 	and.w	r2, r1, r2
 800620e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8006212:	d005      	beq.n	8006220 <USB_Istr+0x28>
  {
    _SetISTR((u16)CLR_RESET);
 8006214:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8006218:	601a      	str	r2, [r3, #0]
    Device_Property.Reset();
 800621a:	4b0b      	ldr	r3, [pc, #44]	; (8006248 <USB_Istr+0x50>)
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	4798      	blx	r3
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8006220:	4b07      	ldr	r3, [pc, #28]	; (8006240 <USB_Istr+0x48>)
 8006222:	4a08      	ldr	r2, [pc, #32]	; (8006244 <USB_Istr+0x4c>)
 8006224:	881b      	ldrh	r3, [r3, #0]
 8006226:	8812      	ldrh	r2, [r2, #0]
 8006228:	ea02 0303 	and.w	r3, r2, r3
 800622c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006230:	d003      	beq.n	800623a <USB_Istr+0x42>
#ifdef CTR_CALLBACK
    CTR_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8006232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8006236:	f001 be4b 	b.w	8007ed0 <CTR_LP>
 800623a:	bd10      	pop	{r4, pc}
 800623c:	40005c44 	.word	0x40005c44
 8006240:	20000414 	.word	0x20000414
 8006244:	20000458 	.word	0x20000458
 8006248:	200000d0 	.word	0x200000d0

0800624c <MASS_Status_In>:
* Return         : None.
*******************************************************************************/
void MASS_Status_In(void)
{
  return;
}
 800624c:	4770      	bx	lr

0800624e <MASS_Status_Out>:
* Return         : None.
*******************************************************************************/
void MASS_Status_Out(void)
{
  return;
}
 800624e:	4770      	bx	lr

08006250 <MASS_Get_Interface_Setting>:
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  if (AlternateSetting > 0)
 8006250:	b901      	cbnz	r1, 8006254 <MASS_Get_Interface_Setting+0x4>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
  }
  else if (Interface > 0)
 8006252:	b100      	cbz	r0, 8006256 <MASS_Get_Interface_Setting+0x6>
 8006254:	2002      	movs	r0, #2
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
}
 8006256:	4770      	bx	lr

08006258 <Get_Max_Lun>:
* Output         : None.
* Return         : None.
*******************************************************************************/
u8 *Get_Max_Lun(u16 Length)
{
  if (Length == 0)
 8006258:	b928      	cbnz	r0, 8006266 <Get_Max_Lun+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 800625a:	4a04      	ldr	r2, [pc, #16]	; (800626c <Get_Max_Lun+0x14>)
 800625c:	f04f 0101 	mov.w	r1, #1
 8006260:	6812      	ldr	r2, [r2, #0]
 8006262:	8211      	strh	r1, [r2, #16]
    return 0;
 8006264:	4770      	bx	lr
  }
  else
  {
    return((u8*)(&Max_Lun));
 8006266:	4802      	ldr	r0, [pc, #8]	; (8006270 <Get_Max_Lun+0x18>)
  }
}
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	2000042c 	.word	0x2000042c
 8006270:	20000418 	.word	0x20000418

08006274 <MASS_Data_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_Data_Setup(u8 RequestNo)
{
 8006274:	b510      	push	{r4, lr}
  u8    *(*CopyRoutine)(u16);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8006276:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <MASS_Data_Setup+0x34>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	781a      	ldrb	r2, [r3, #0]
 800627c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006280:	2a21      	cmp	r2, #33	; 0x21
 8006282:	d10f      	bne.n	80062a4 <MASS_Data_Setup+0x30>
 8006284:	28fe      	cmp	r0, #254	; 0xfe
 8006286:	d10d      	bne.n	80062a4 <MASS_Data_Setup+0x30>
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 8006288:	885c      	ldrh	r4, [r3, #2]
 800628a:	b95c      	cbnz	r4, 80062a4 <MASS_Data_Setup+0x30>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006292:	d107      	bne.n	80062a4 <MASS_Data_Setup+0x30>
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8006294:	4a05      	ldr	r2, [pc, #20]	; (80062ac <MASS_Data_Setup+0x38>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8006296:	825c      	strh	r4, [r3, #18]
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8006298:	619a      	str	r2, [r3, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 800629a:	4620      	mov	r0, r4
 800629c:	f7ff ffdc 	bl	8006258 <Get_Max_Lun>
 80062a0:	4620      	mov	r0, r4

  return USB_SUCCESS;
 80062a2:	bd10      	pop	{r4, pc}
 80062a4:	2002      	movs	r0, #2

}
 80062a6:	bd10      	pop	{r4, pc}
 80062a8:	2000042c 	.word	0x2000042c
 80062ac:	08006259 	.word	0x08006259

080062b0 <MASS_init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{ int tmp;
  pInformation->Current_Configuration = 0;
 80062b0:	4b0d      	ldr	r3, [pc, #52]	; (80062e8 <MASS_init+0x38>)
  /* Connect the device */
//  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80062b2:	4a0e      	ldr	r2, [pc, #56]	; (80062ec <MASS_init+0x3c>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{ int tmp;
  pInformation->Current_Configuration = 0;
 80062b4:	681b      	ldr	r3, [r3, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_init()
{ int tmp;
 80062b6:	b510      	push	{r4, lr}
  pInformation->Current_Configuration = 0;
 80062b8:	2400      	movs	r4, #0
 80062ba:	729c      	strb	r4, [r3, #10]
  /* Connect the device */
//  PowerOn();

  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80062bc:	6014      	str	r4, [r2, #0]
  wInterrupt_Mask = IMR_MSK;
 80062be:	4a0c      	ldr	r2, [pc, #48]	; (80062f0 <MASS_init+0x40>)
 80062c0:	f248 4100 	movw	r1, #33792	; 0x8400
 80062c4:	8011      	strh	r1, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80062c6:	4a0b      	ldr	r2, [pc, #44]	; (80062f4 <MASS_init+0x44>)
 80062c8:	f44f 4104 	mov.w	r1, #33792	; 0x8400
 80062cc:	6011      	str	r1, [r2, #0]
  pInformation->Current_Feature = MASS_ConfigDescriptor[7];
 80062ce:	4a0a      	ldr	r2, [pc, #40]	; (80062f8 <MASS_init+0x48>)
 80062d0:	79d2      	ldrb	r2, [r2, #7]
 80062d2:	725a      	strb	r2, [r3, #9]
  while (pInformation->Current_Configuration == 0)
  {
    NOP_Process();
  }*/

  for(tmp=0;tmp<100000;++tmp) NOP_Process(); // CXG: 12/08
 80062d4:	f001 fad4 	bl	8007880 <NOP_Process>
 80062d8:	4b08      	ldr	r3, [pc, #32]	; (80062fc <MASS_init+0x4c>)
 80062da:	3401      	adds	r4, #1
 80062dc:	429c      	cmp	r4, r3
 80062de:	d1f9      	bne.n	80062d4 <MASS_init+0x24>

  bDeviceState = CONFIGURED;
 80062e0:	4b07      	ldr	r3, [pc, #28]	; (8006300 <MASS_init+0x50>)
 80062e2:	2205      	movs	r2, #5
 80062e4:	701a      	strb	r2, [r3, #0]
}
 80062e6:	bd10      	pop	{r4, pc}
 80062e8:	2000042c 	.word	0x2000042c
 80062ec:	40005c44 	.word	0x40005c44
 80062f0:	20000458 	.word	0x20000458
 80062f4:	40005c40 	.word	0x40005c40
 80062f8:	080092c0 	.word	0x080092c0
 80062fc:	000186a0 	.word	0x000186a0
 8006300:	2000041e 	.word	0x2000041e

08006304 <MASS_GetStringDescriptor>:
* Return         : None.
*******************************************************************************/
u8 *MASS_GetStringDescriptor(u16 Length)
{
  u8 wValue0 = pInformation->USBwValue0;
  return Standard_GetDescriptorData( Length, &String_Descriptor[wValue0] );
 8006304:	4b03      	ldr	r3, [pc, #12]	; (8006314 <MASS_GetStringDescriptor+0x10>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	78d9      	ldrb	r1, [r3, #3]
 800630a:	4b03      	ldr	r3, [pc, #12]	; (8006318 <MASS_GetStringDescriptor+0x14>)
 800630c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006310:	f001 ba86 	b.w	8007820 <Standard_GetDescriptorData>
 8006314:	2000042c 	.word	0x2000042c
 8006318:	20000098 	.word	0x20000098

0800631c <MASS_GetConfigDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
u8 *MASS_GetConfigDescriptor(u16 Length)
{
  return Standard_GetDescriptorData(Length, &Config_Descriptor );
 800631c:	4901      	ldr	r1, [pc, #4]	; (8006324 <MASS_GetConfigDescriptor+0x8>)
 800631e:	f001 ba7f 	b.w	8007820 <Standard_GetDescriptorData>
 8006322:	bf00      	nop
 8006324:	200000c0 	.word	0x200000c0

08006328 <MASS_GetDeviceDescriptor>:
* Output         : None.
* Return         : None.
*******************************************************************************/
u8 *MASS_GetDeviceDescriptor(u16 Length)
{
  return Standard_GetDescriptorData(Length, &Device_Descriptor );
 8006328:	4901      	ldr	r1, [pc, #4]	; (8006330 <MASS_GetDeviceDescriptor+0x8>)
 800632a:	f001 ba79 	b.w	8007820 <Standard_GetDescriptorData>
 800632e:	bf00      	nop
 8006330:	200000c8 	.word	0x200000c8

08006334 <MASS_NoData_Setup>:
* Input          : RequestNo.
* Output         : None.
* Return         : RESULT.
*******************************************************************************/
RESULT MASS_NoData_Setup(u8 RequestNo)
{
 8006334:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8006336:	4b0e      	ldr	r3, [pc, #56]	; (8006370 <MASS_NoData_Setup+0x3c>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	781a      	ldrb	r2, [r3, #0]
 800633c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006340:	2a21      	cmp	r2, #33	; 0x21
 8006342:	d112      	bne.n	800636a <MASS_NoData_Setup+0x36>
 8006344:	28ff      	cmp	r0, #255	; 0xff
 8006346:	d110      	bne.n	800636a <MASS_NoData_Setup+0x36>
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 8006348:	885a      	ldrh	r2, [r3, #2]
 800634a:	b972      	cbnz	r2, 800636a <MASS_NoData_Setup+0x36>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 800634c:	685c      	ldr	r4, [r3, #4]
 800634e:	b964      	cbnz	r4, 800636a <MASS_NoData_Setup+0x36>
  {
    /* Initialize Endpoint 1 */
    ClearDTOG_TX(ENDP1);
 8006350:	38fe      	subs	r0, #254	; 0xfe
 8006352:	f002 f83a 	bl	80083ca <ClearDTOG_TX>

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);
 8006356:	2002      	movs	r0, #2
 8006358:	f002 f825 	bl	80083a6 <ClearDTOG_RX>

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 800635c:	4b05      	ldr	r3, [pc, #20]	; (8006374 <MASS_NoData_Setup+0x40>)
 800635e:	4a06      	ldr	r2, [pc, #24]	; (8006378 <MASS_NoData_Setup+0x44>)
    Bot_State = BOT_IDLE;
 8006360:	4620      	mov	r0, r4

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);

    /*intialise the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8006362:	601a      	str	r2, [r3, #0]
    Bot_State = BOT_IDLE;
 8006364:	4b05      	ldr	r3, [pc, #20]	; (800637c <MASS_NoData_Setup+0x48>)
 8006366:	701c      	strb	r4, [r3, #0]

    return USB_SUCCESS;
 8006368:	bd10      	pop	{r4, pc}
 800636a:	2002      	movs	r0, #2
  }
  return USB_UNSUPPORT;
}
 800636c:	bd10      	pop	{r4, pc}
 800636e:	bf00      	nop
 8006370:	2000042c 	.word	0x2000042c
 8006374:	200003b0 	.word	0x200003b0
 8006378:	43425355 	.word	0x43425355
 800637c:	200003ac 	.word	0x200003ac

08006380 <Mass_Storage_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Mass_Storage_SetConfiguration(void)
{
 8006380:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration)
 8006382:	4b07      	ldr	r3, [pc, #28]	; (80063a0 <Mass_Storage_SetConfiguration+0x20>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	7a9b      	ldrb	r3, [r3, #10]
 8006388:	b143      	cbz	r3, 800639c <Mass_Storage_SetConfiguration+0x1c>
  {
    ClearDTOG_TX(ENDP1);
 800638a:	2001      	movs	r0, #1
 800638c:	f002 f81d 	bl	80083ca <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8006390:	2002      	movs	r0, #2
 8006392:	f002 f808 	bl	80083a6 <ClearDTOG_RX>
    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8006396:	4b03      	ldr	r3, [pc, #12]	; (80063a4 <Mass_Storage_SetConfiguration+0x24>)
 8006398:	2200      	movs	r2, #0
 800639a:	701a      	strb	r2, [r3, #0]
 800639c:	bd08      	pop	{r3, pc}
 800639e:	bf00      	nop
 80063a0:	2000042c 	.word	0x2000042c
 80063a4:	200003ac 	.word	0x200003ac

080063a8 <MASS_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void MASS_Reset()
{
 80063a8:	b538      	push	{r3, r4, r5, lr}
  /* Set the device as not configured */
  Device_Info.Current_Configuration = 0;
 80063aa:	4b2d      	ldr	r3, [pc, #180]	; (8006460 <MASS_Reset+0xb8>)
 80063ac:	2400      	movs	r4, #0
 80063ae:	729c      	strb	r4, [r3, #10]

  SetBTABLE(BTABLE_ADDRESS);
 80063b0:	4620      	mov	r0, r4
 80063b2:	f001 feb1 	bl	8008118 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 80063b6:	4620      	mov	r0, r4
 80063b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063bc:	f001 fecb 	bl	8008156 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_NAK);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80063c0:	4d28      	ldr	r5, [pc, #160]	; (8006464 <MASS_Reset+0xbc>)

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 80063c2:	2120      	movs	r1, #32
 80063c4:	4620      	mov	r0, r4
 80063c6:	f001 fedc 	bl	8008182 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 80063ca:	2118      	movs	r1, #24
 80063cc:	4620      	mov	r0, r4
 80063ce:	f002 f837 	bl	8008440 <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80063d2:	4620      	mov	r0, r4
 80063d4:	f895 1064 	ldrb.w	r1, [r5, #100]	; 0x64
 80063d8:	f002 f882 	bl	80084e0 <SetEPRxCount>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 80063dc:	2158      	movs	r1, #88	; 0x58
 80063de:	4620      	mov	r0, r4
 80063e0:	f002 f81b 	bl	800841a <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 80063e4:	4620      	mov	r0, r4
 80063e6:	f001 ff5b 	bl	80082a0 <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 80063ea:	4620      	mov	r0, r4
 80063ec:	f001 ff30 	bl	8008250 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 80063f0:	2001      	movs	r0, #1
 80063f2:	4621      	mov	r1, r4
 80063f4:	f001 feaf 	bl	8008156 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 80063f8:	2001      	movs	r0, #1
 80063fa:	2198      	movs	r1, #152	; 0x98
 80063fc:	f002 f80d 	bl	800841a <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8006400:	2001      	movs	r0, #1
 8006402:	2120      	movs	r1, #32
 8006404:	f001 febd 	bl	8008182 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8006408:	2001      	movs	r0, #1
 800640a:	4621      	mov	r1, r4
 800640c:	f001 fecf 	bl	80081ae <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_BULK);
 8006410:	2002      	movs	r0, #2
 8006412:	4621      	mov	r1, r4
 8006414:	f001 fe9f 	bl	8008156 <SetEPType>
  SetEPRxAddr(ENDP2, ENDP2_RXADDR);
 8006418:	2002      	movs	r0, #2
 800641a:	21d8      	movs	r1, #216	; 0xd8
 800641c:	f002 f810 	bl	8008440 <SetEPRxAddr>
  SetEPRxCount(ENDP2, Device_Property.MaxPacketSize);
 8006420:	2002      	movs	r0, #2
 8006422:	f895 1064 	ldrb.w	r1, [r5, #100]	; 0x64
 8006426:	f002 f85b 	bl	80084e0 <SetEPRxCount>
  SetEPRxStatus(ENDP2, EP_RX_VALID);
 800642a:	2002      	movs	r0, #2
 800642c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006430:	f001 febd 	bl	80081ae <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);
 8006434:	2002      	movs	r0, #2
 8006436:	4621      	mov	r1, r4
 8006438:	f001 fea3 	bl	8008182 <SetEPTxStatus>


  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 800643c:	f895 1064 	ldrb.w	r1, [r5, #100]	; 0x64
 8006440:	4620      	mov	r0, r4
 8006442:	f002 f84d 	bl	80084e0 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8006446:	4620      	mov	r0, r4
 8006448:	f001 ff02 	bl	8008250 <SetEPRxValid>

  /* Set the device to response on default address */
  SetDeviceAddress(0);
 800644c:	4620      	mov	r0, r4
 800644e:	f001 f9f5 	bl	800783c <SetDeviceAddress>
  CBW.dSignature = BOT_CBW_SIGNATURE;
 8006452:	4b05      	ldr	r3, [pc, #20]	; (8006468 <MASS_Reset+0xc0>)
 8006454:	4a05      	ldr	r2, [pc, #20]	; (800646c <MASS_Reset+0xc4>)
 8006456:	601a      	str	r2, [r3, #0]
  Bot_State = BOT_IDLE;
 8006458:	4b05      	ldr	r3, [pc, #20]	; (8006470 <MASS_Reset+0xc8>)
 800645a:	701c      	strb	r4, [r3, #0]
}
 800645c:	bd38      	pop	{r3, r4, r5, pc}
 800645e:	bf00      	nop
 8006460:	20000430 	.word	0x20000430
 8006464:	20000098 	.word	0x20000098
 8006468:	200003b0 	.word	0x200003b0
 800646c:	43425355 	.word	0x43425355
 8006470:	200003ac 	.word	0x200003ac

08006474 <Mass_Storage_ClearFeature>:
*******************************************************************************/
void Mass_Storage_ClearFeature(void)
{
  /* when the host send a CBW with invalid signature or invalid length the two
     Endpoints (IN & OUT) shall stall until receiving a Mass Storage Reset     */
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 8006474:	4b04      	ldr	r3, [pc, #16]	; (8006488 <Mass_Storage_ClearFeature+0x14>)
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	4b04      	ldr	r3, [pc, #16]	; (800648c <Mass_Storage_ClearFeature+0x18>)
 800647a:	429a      	cmp	r2, r3
 800647c:	d002      	beq.n	8006484 <Mass_Storage_ClearFeature+0x10>
    Bot_Abort(BOTH_DIR);
 800647e:	2002      	movs	r0, #2
 8006480:	f7ff bd58 	b.w	8005f34 <Bot_Abort>
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	200003b0 	.word	0x200003b0
 800648c:	43425355 	.word	0x43425355

08006490 <Suspend>:
  u16 wCNTR;
  /* suspend preparation */
  /* ... */

  /* macrocell enters suspend mode */
  wCNTR = _GetCNTR();
 8006490:	4b05      	ldr	r3, [pc, #20]	; (80064a8 <Suspend+0x18>)
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	b292      	uxth	r2, r2
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 8006496:	f042 0208 	orr.w	r2, r2, #8
 800649a:	601a      	str	r2, [r3, #0]
  /* power reduction */
  /* ... on connected devices */


  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	b292      	uxth	r2, r2
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
 80064a0:	f042 0204 	orr.w	r2, r2, #4
 80064a4:	601a      	str	r2, [r3, #0]

  /* switch-off the clocks */
  /* ... */
  //Enter_LowPowerMode();

}
 80064a6:	4770      	bx	lr
 80064a8:	40005c40 	.word	0x40005c40

080064ac <Resume_Init>:
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 80064ac:	4b05      	ldr	r3, [pc, #20]	; (80064c4 <Resume_Init+0x18>)
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 80064ae:	f64f 72fb 	movw	r2, #65531	; 0xfffb
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 80064b2:	6819      	ldr	r1, [r3, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);
 80064b4:	ea01 0202 	and.w	r2, r1, r2
 80064b8:	601a      	str	r2, [r3, #0]
  /* restore full power */
  /* ... on connected devices */
  //Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 80064ba:	f44f 4204 	mov.w	r2, #33792	; 0x8400
 80064be:	601a      	str	r2, [r3, #0]

  /* reverse suspend preparation */
  /* ... */

}
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40005c40 	.word	0x40005c40

080064c8 <Resume>:
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  u16 wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 80064c8:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 80064ca:	bf18      	it	ne
 80064cc:	4b20      	ldrne	r3, [pc, #128]	; (8006550 <Resume+0x88>)
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 80064ce:	b510      	push	{r4, lr}
  u16 wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;

  switch (ResumeS.eState)
 80064d0:	4c1f      	ldr	r4, [pc, #124]	; (8006550 <Resume+0x88>)
void Resume(RESUME_STATE eResumeSetVal)
{
  u16 wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 80064d2:	bf18      	it	ne
 80064d4:	7018      	strbne	r0, [r3, #0]

  switch (ResumeS.eState)
 80064d6:	7823      	ldrb	r3, [r4, #0]
 80064d8:	2b05      	cmp	r3, #5
 80064da:	d835      	bhi.n	8006548 <Resume+0x80>
 80064dc:	e8df f003 	tbb	[pc, r3]
 80064e0:	100b0703 	.word	0x100b0703
 80064e4:	2318      	.short	0x2318
  {
    case RESUME_EXTERNAL:
      Resume_Init();
 80064e6:	f7ff ffe1 	bl	80064ac <Resume_Init>
      ResumeS.eState = RESUME_OFF;
 80064ea:	2306      	movs	r3, #6
 80064ec:	e006      	b.n	80064fc <Resume+0x34>
      break;
    case RESUME_INTERNAL:
      Resume_Init();
 80064ee:	f7ff ffdd 	bl	80064ac <Resume_Init>
      ResumeS.eState = RESUME_START;
 80064f2:	2304      	movs	r3, #4
 80064f4:	e002      	b.n	80064fc <Resume+0x34>
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 80064f6:	2302      	movs	r3, #2
 80064f8:	7063      	strb	r3, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 80064fa:	3301      	adds	r3, #1
 80064fc:	7023      	strb	r3, [r4, #0]
      break;
 80064fe:	bd10      	pop	{r4, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8006500:	7863      	ldrb	r3, [r4, #1]
 8006502:	3b01      	subs	r3, #1
 8006504:	b2db      	uxtb	r3, r3
 8006506:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 8006508:	7863      	ldrb	r3, [r4, #1]
 800650a:	b9fb      	cbnz	r3, 800654c <Resume+0x84>
        ResumeS.eState = RESUME_START;
 800650c:	2204      	movs	r2, #4
 800650e:	e018      	b.n	8006542 <Resume+0x7a>
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 8006510:	4b10      	ldr	r3, [pc, #64]	; (8006554 <Resume+0x8c>)
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	b292      	uxth	r2, r2
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 8006516:	f042 0210 	orr.w	r2, r2, #16
 800651a:	601a      	str	r2, [r3, #0]
      ResumeS.eState = RESUME_ON;
 800651c:	2305      	movs	r3, #5
 800651e:	7023      	strb	r3, [r4, #0]
      ResumeS.bESOFcnt = 10;
 8006520:	18db      	adds	r3, r3, r3
 8006522:	7063      	strb	r3, [r4, #1]
      break;
 8006524:	bd10      	pop	{r4, pc}
    case RESUME_ON:
      ResumeS.bESOFcnt--;
 8006526:	7863      	ldrb	r3, [r4, #1]
 8006528:	3b01      	subs	r3, #1
 800652a:	b2db      	uxtb	r3, r3
 800652c:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800652e:	7863      	ldrb	r3, [r4, #1]
 8006530:	b963      	cbnz	r3, 800654c <Resume+0x84>
      {
        wCNTR = _GetCNTR();
 8006532:	4a08      	ldr	r2, [pc, #32]	; (8006554 <Resume+0x8c>)
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 8006534:	f64f 73ef 	movw	r3, #65519	; 0xffef
      break;
    case RESUME_ON:
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
 8006538:	6811      	ldr	r1, [r2, #0]
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 800653a:	ea01 0303 	and.w	r3, r1, r3
 800653e:	6013      	str	r3, [r2, #0]
        ResumeS.eState = RESUME_OFF;
 8006540:	2206      	movs	r2, #6
 8006542:	4b03      	ldr	r3, [pc, #12]	; (8006550 <Resume+0x88>)
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	bd10      	pop	{r4, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 8006548:	2306      	movs	r3, #6
 800654a:	7023      	strb	r3, [r4, #0]
 800654c:	bd10      	pop	{r4, pc}
 800654e:	bf00      	nop
 8006550:	2000041c 	.word	0x2000041c
 8006554:	40005c40 	.word	0x40005c40

08006558 <Set_Scsi_Sense_Data>:
* Input          : u8 Sens_Key
                   u8 Asc.
*******************************************************************************/
void Set_Scsi_Sense_Data(u8 Sens_Key, u8 Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 8006558:	4b01      	ldr	r3, [pc, #4]	; (8006560 <Set_Scsi_Sense_Data+0x8>)
 800655a:	7098      	strb	r0, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 800655c:	7319      	strb	r1, [r3, #12]
}
 800655e:	4770      	bx	lr
 8006560:	20000040 	.word	0x20000040

08006564 <SCSI_Start_Stop_Unit_Cmd>:
* Function Name  : SCSI_Start_Stop_Unit_Cmd
* Description    : SCSI Start_Stop_Unit Command routine.
*******************************************************************************/
void SCSI_Start_Stop_Unit_Cmd(void)
{
  Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8006564:	2000      	movs	r0, #0
 8006566:	2101      	movs	r1, #1
 8006568:	f7ff bd00 	b.w	8005f6c <Set_CSW>

0800656c <SCSI_Invalid_Cmd>:
* Function Name  : SCSI_Invalid_Cmd
* Description    : Invalid Commands routine
*******************************************************************************/
void SCSI_Invalid_Cmd(void)
{
  if (CBW.dDataLength == 0)
 800656c:	4b0b      	ldr	r3, [pc, #44]	; (800659c <SCSI_Invalid_Cmd+0x30>)
/*******************************************************************************
* Function Name  : SCSI_Invalid_Cmd
* Description    : Invalid Commands routine
*******************************************************************************/
void SCSI_Invalid_Cmd(void)
{
 800656e:	b510      	push	{r4, lr}
  if (CBW.dDataLength == 0)
 8006570:	6898      	ldr	r0, [r3, #8]
 8006572:	b130      	cbz	r0, 8006582 <SCSI_Invalid_Cmd+0x16>
  {
    Bot_Abort(DIR_IN);
  }
  else
  {
    if ((CBW.bmFlags & 0x80) != 0)
 8006574:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	da01      	bge.n	8006580 <SCSI_Invalid_Cmd+0x14>
    {
      Bot_Abort(DIR_IN);
 800657c:	2000      	movs	r0, #0
 800657e:	e000      	b.n	8006582 <SCSI_Invalid_Cmd+0x16>
    }
    else
    {
      Bot_Abort(BOTH_DIR);
 8006580:	2002      	movs	r0, #2
 8006582:	f7ff fcd7 	bl	8005f34 <Bot_Abort>
    }
  }
  Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
 8006586:	2005      	movs	r0, #5
 8006588:	2120      	movs	r1, #32
 800658a:	f7ff ffe5 	bl	8006558 <Set_Scsi_Sense_Data>
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 800658e:	2001      	movs	r0, #1
 8006590:	2100      	movs	r1, #0
}
 8006592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    {
      Bot_Abort(BOTH_DIR);
    }
  }
  Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8006596:	f7ff bce9 	b.w	8005f6c <Set_CSW>
 800659a:	bf00      	nop
 800659c:	200003b0 	.word	0x200003b0

080065a0 <SCSI_Valid_Cmd>:
* Function Name  : SCSI_Valid_Cmd
* Description    : Valid Commands routine.
*******************************************************************************/
void SCSI_Valid_Cmd(void)
{
  if (CBW.dDataLength != 0)
 80065a0:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <SCSI_Valid_Cmd+0x28>)
/*******************************************************************************
* Function Name  : SCSI_Valid_Cmd
* Description    : Valid Commands routine.
*******************************************************************************/
void SCSI_Valid_Cmd(void)
{
 80065a2:	b510      	push	{r4, lr}
  if (CBW.dDataLength != 0)
 80065a4:	6898      	ldr	r0, [r3, #8]
 80065a6:	b148      	cbz	r0, 80065bc <SCSI_Valid_Cmd+0x1c>
  {
    Bot_Abort(BOTH_DIR);
 80065a8:	2002      	movs	r0, #2
 80065aa:	f7ff fcc3 	bl	8005f34 <Bot_Abort>
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
 80065ae:	2005      	movs	r0, #5
 80065b0:	2120      	movs	r1, #32
 80065b2:	f7ff ffd1 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 80065b6:	2001      	movs	r0, #1
 80065b8:	2100      	movs	r1, #0
 80065ba:	e000      	b.n	80065be <SCSI_Valid_Cmd+0x1e>
  }
  else
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 80065bc:	2101      	movs	r1, #1
}
 80065be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
  else
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 80065c2:	f7ff bcd3 	b.w	8005f6c <Set_CSW>
 80065c6:	bf00      	nop
 80065c8:	200003b0 	.word	0x200003b0

080065cc <SCSI_Verify10_Cmd>:
* Function Name  : SCSI_Verify10_Cmd
* Description    : SCSI Verify10 Command routine.
*******************************************************************************/
void SCSI_Verify10_Cmd(void)
{
  if ((CBW.dDataLength == 0) && !(CBW.CB[1] & BLKVFY))/* BLKVFY not set*/
 80065cc:	4b0b      	ldr	r3, [pc, #44]	; (80065fc <SCSI_Verify10_Cmd+0x30>)
/*******************************************************************************
* Function Name  : SCSI_Verify10_Cmd
* Description    : SCSI Verify10 Command routine.
*******************************************************************************/
void SCSI_Verify10_Cmd(void)
{
 80065ce:	b510      	push	{r4, lr}
  if ((CBW.dDataLength == 0) && !(CBW.CB[1] & BLKVFY))/* BLKVFY not set*/
 80065d0:	689a      	ldr	r2, [r3, #8]
 80065d2:	b92a      	cbnz	r2, 80065e0 <SCSI_Verify10_Cmd+0x14>
 80065d4:	7c18      	ldrb	r0, [r3, #16]
 80065d6:	f010 0004 	ands.w	r0, r0, #4
 80065da:	d101      	bne.n	80065e0 <SCSI_Verify10_Cmd+0x14>
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 80065dc:	2101      	movs	r1, #1
 80065de:	e008      	b.n	80065f2 <SCSI_Verify10_Cmd+0x26>
  }
  else
  {
    Bot_Abort(BOTH_DIR);
 80065e0:	2002      	movs	r0, #2
 80065e2:	f7ff fca7 	bl	8005f34 <Bot_Abort>
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 80065e6:	2005      	movs	r0, #5
 80065e8:	2124      	movs	r1, #36	; 0x24
 80065ea:	f7ff ffb5 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 80065ee:	2001      	movs	r0, #1
 80065f0:	2100      	movs	r1, #0
  }
}
 80065f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  }
  else
  {
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 80065f6:	f7ff bcb9 	b.w	8005f6c <Set_CSW>
 80065fa:	bf00      	nop
 80065fc:	200003b0 	.word	0x200003b0

08006600 <SCSI_TestUnitReady_Cmd>:
/*******************************************************************************
* Function Name  : SCSI_TestUnitReady_Cmd
* Description    : Valid Commands routine.
*******************************************************************************/
void SCSI_TestUnitReady_Cmd(void)
{
 8006600:	b510      	push	{r4, lr}
  if (!SD_Card_Check())
 8006602:	f7ff fc77 	bl	8005ef4 <SD_Card_Check>
 8006606:	4604      	mov	r4, r0
 8006608:	b948      	cbnz	r0, 800661e <SCSI_TestUnitReady_Cmd+0x1e>
  {
    Set_Scsi_Sense_Data(NOT_READY, MEDIUM_NOT_PRESENT);
 800660a:	3002      	adds	r0, #2
 800660c:	213a      	movs	r1, #58	; 0x3a
 800660e:	f7ff ffa3 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8006612:	2001      	movs	r0, #1
 8006614:	4601      	mov	r1, r0
 8006616:	f7ff fca9 	bl	8005f6c <Set_CSW>
    Bot_Abort(DIR_IN);
 800661a:	4620      	mov	r0, r4
 800661c:	e00b      	b.n	8006636 <SCSI_TestUnitReady_Cmd+0x36>
    return;
  }
  else if (SD_Is_Changed())
 800661e:	f7ff f863 	bl	80056e8 <SD_Is_Changed>
 8006622:	b160      	cbz	r0, 800663e <SCSI_TestUnitReady_Cmd+0x3e>
  {
    Set_Scsi_Sense_Data(UNIT_ATTENTION, MEDIUM_CHANGED);
 8006624:	2006      	movs	r0, #6
 8006626:	2128      	movs	r1, #40	; 0x28
 8006628:	f7ff ff96 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 800662c:	2001      	movs	r0, #1
 800662e:	4601      	mov	r1, r0
 8006630:	f7ff fc9c 	bl	8005f6c <Set_CSW>
    Bot_Abort(DIR_IN);
 8006634:	2000      	movs	r0, #0
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
  }
}
 8006636:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  }
  else if (SD_Is_Changed())
  {
    Set_Scsi_Sense_Data(UNIT_ATTENTION, MEDIUM_CHANGED);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 800663a:	f7ff bc7b 	b.w	8005f34 <Bot_Abort>
    return;
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 800663e:	2101      	movs	r1, #1
  }
}
 8006640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Bot_Abort(DIR_IN);
    return;
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8006644:	f7ff bc92 	b.w	8005f6c <Set_CSW>

08006648 <SCSI_Write10_Cmd>:
/*******************************************************************************
* Function Name  : SCSI_Write10_Cmd
* Description    : SCSI Write10 Command routine.
*******************************************************************************/
void SCSI_Write10_Cmd(void)
{
 8006648:	b570      	push	{r4, r5, r6, lr}

  if (Bot_State == BOT_IDLE)
 800664a:	4d15      	ldr	r5, [pc, #84]	; (80066a0 <SCSI_Write10_Cmd+0x58>)
 800664c:	782c      	ldrb	r4, [r5, #0]
 800664e:	2c00      	cmp	r4, #0
 8006650:	d11f      	bne.n	8006692 <SCSI_Write10_Cmd+0x4a>
  {
    if (!(Address_Management_Test(SCSI_WRITE10)))/*address out of range*/
 8006652:	202a      	movs	r0, #42	; 0x2a
 8006654:	f7ff fb68 	bl	8005d28 <Address_Management_Test>
 8006658:	2800      	cmp	r0, #0
 800665a:	d020      	beq.n	800669e <SCSI_Write10_Cmd+0x56>
    {
      return;
    }

    if ((CBW.bmFlags & 0x80) == 0)
 800665c:	4b11      	ldr	r3, [pc, #68]	; (80066a4 <SCSI_Write10_Cmd+0x5c>)
 800665e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8006662:	2b00      	cmp	r3, #0
 8006664:	db08      	blt.n	8006678 <SCSI_Write10_Cmd+0x30>
    {
      Bot_State = BOT_DATA_OUT;
 8006666:	2301      	movs	r3, #1
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8006668:	2002      	movs	r0, #2
 800666a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
      return;
    }

    if ((CBW.bmFlags & 0x80) == 0)
    {
      Bot_State = BOT_DATA_OUT;
 800666e:	702b      	strb	r3, [r5, #0]
  }
  else if (Bot_State == BOT_DATA_OUT)
  {
    Write_MSD();
  }
}
 8006670:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    }

    if ((CBW.bmFlags & 0x80) == 0)
    {
      Bot_State = BOT_DATA_OUT;
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8006674:	f001 bd9b 	b.w	80081ae <SetEPRxStatus>
    }
    else
    {
      Bot_Abort(DIR_IN);
 8006678:	4620      	mov	r0, r4
 800667a:	f7ff fc5b 	bl	8005f34 <Bot_Abort>
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800667e:	2005      	movs	r0, #5
 8006680:	2124      	movs	r1, #36	; 0x24
 8006682:	f7ff ff69 	bl	8006558 <Set_Scsi_Sense_Data>
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8006686:	2001      	movs	r0, #1
 8006688:	4621      	mov	r1, r4
  }
  else if (Bot_State == BOT_DATA_OUT)
  {
    Write_MSD();
  }
}
 800668a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    }
    else
    {
      Bot_Abort(DIR_IN);
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 800668e:	f7ff bc6d 	b.w	8005f6c <Set_CSW>
    }
    return;
  }
  else if (Bot_State == BOT_DATA_OUT)
 8006692:	2c01      	cmp	r4, #1
 8006694:	d103      	bne.n	800669e <SCSI_Write10_Cmd+0x56>
  {
    Write_MSD();
  }
}
 8006696:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    }
    return;
  }
  else if (Bot_State == BOT_DATA_OUT)
  {
    Write_MSD();
 800669a:	f7ff bb91 	b.w	8005dc0 <Write_MSD>
 800669e:	bd70      	pop	{r4, r5, r6, pc}
 80066a0:	200003ac 	.word	0x200003ac
 80066a4:	200003b0 	.word	0x200003b0

080066a8 <SCSI_Read10_Cmd>:
/*******************************************************************************
* Function Name  : SCSI_Read10_Cmd
* Description    : SCSI Read10 Command routine.
*******************************************************************************/
void SCSI_Read10_Cmd(void)
{
 80066a8:	b510      	push	{r4, lr}

  if (Bot_State == BOT_IDLE)
 80066aa:	4c12      	ldr	r4, [pc, #72]	; (80066f4 <SCSI_Read10_Cmd+0x4c>)
 80066ac:	7823      	ldrb	r3, [r4, #0]
 80066ae:	b9cb      	cbnz	r3, 80066e4 <SCSI_Read10_Cmd+0x3c>
  {
    if (!(Address_Management_Test(SCSI_READ10)))/*address out of range*/
 80066b0:	2028      	movs	r0, #40	; 0x28
 80066b2:	f7ff fb39 	bl	8005d28 <Address_Management_Test>
 80066b6:	2800      	cmp	r0, #0
 80066b8:	d01a      	beq.n	80066f0 <SCSI_Read10_Cmd+0x48>
    {
      return;
    }

    if ((CBW.bmFlags & 0x80) != 0)
 80066ba:	4b0f      	ldr	r3, [pc, #60]	; (80066f8 <SCSI_Read10_Cmd+0x50>)
 80066bc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	da02      	bge.n	80066ca <SCSI_Read10_Cmd+0x22>
    {
      Bot_State = BOT_DATA_IN;
 80066c4:	2302      	movs	r3, #2
 80066c6:	7023      	strb	r3, [r4, #0]
 80066c8:	e00e      	b.n	80066e8 <SCSI_Read10_Cmd+0x40>
      Read_MSD();
    }
    else
    {
      Bot_Abort(BOTH_DIR);
 80066ca:	2002      	movs	r0, #2
 80066cc:	f7ff fc32 	bl	8005f34 <Bot_Abort>
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 80066d0:	2005      	movs	r0, #5
 80066d2:	2124      	movs	r1, #36	; 0x24
 80066d4:	f7ff ff40 	bl	8006558 <Set_Scsi_Sense_Data>
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 80066d8:	2001      	movs	r0, #1
 80066da:	4601      	mov	r1, r0
  }
  else if (Bot_State == BOT_DATA_IN)
  {
    Read_MSD();
  }
}
 80066dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    }
    else
    {
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 80066e0:	f7ff bc44 	b.w	8005f6c <Set_CSW>
    }
    return;
  }
  else if (Bot_State == BOT_DATA_IN)
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d103      	bne.n	80066f0 <SCSI_Read10_Cmd+0x48>
  {
    Read_MSD();
  }
}
 80066e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    }
    return;
  }
  else if (Bot_State == BOT_DATA_IN)
  {
    Read_MSD();
 80066ec:	f7ff bbb6 	b.w	8005e5c <Read_MSD>
 80066f0:	bd10      	pop	{r4, pc}
 80066f2:	bf00      	nop
 80066f4:	200003ac 	.word	0x200003ac
 80066f8:	200003b0 	.word	0x200003b0

080066fc <SCSI_RequestSense_Cmd>:
  }
  else
  {
    Request_Sense_data_Length = REQUEST_SENSE_DATA_LEN;
  }
  Transfer_Data_Request(Scsi_Sense_Data, Request_Sense_data_Length);
 80066fc:	4b03      	ldr	r3, [pc, #12]	; (800670c <SCSI_RequestSense_Cmd+0x10>)
 80066fe:	4804      	ldr	r0, [pc, #16]	; (8006710 <SCSI_RequestSense_Cmd+0x14>)
 8006700:	7cd9      	ldrb	r1, [r3, #19]
 8006702:	2912      	cmp	r1, #18
 8006704:	bf28      	it	cs
 8006706:	2112      	movcs	r1, #18
 8006708:	f7ff bc50 	b.w	8005fac <Transfer_Data_Request>
 800670c:	200003b0 	.word	0x200003b0
 8006710:	20000040 	.word	0x20000040

08006714 <SCSI_ModeSense10_Cmd>:
* Function Name  : SCSI_ModeSense10_Cmd
* Description    : SCSI ModeSense10 Command routine.
*******************************************************************************/
void SCSI_ModeSense10_Cmd(void)
{
  Transfer_Data_Request(Mode_Sense10_data, MODE_SENSE10_DATA_LEN);
 8006714:	4801      	ldr	r0, [pc, #4]	; (800671c <SCSI_ModeSense10_Cmd+0x8>)
 8006716:	2108      	movs	r1, #8
 8006718:	f7ff bc48 	b.w	8005fac <Transfer_Data_Request>
 800671c:	20000038 	.word	0x20000038

08006720 <SCSI_ModeSense6_Cmd>:
* Function Name  : SCSI_ModeSense6_Cmd
* Description    : SCSI ModeSense6 Command routine.
*******************************************************************************/
void SCSI_ModeSense6_Cmd (void)
{
  Transfer_Data_Request(Mode_Sense6_data, MODE_SENSE6_DATA_LEN);
 8006720:	4801      	ldr	r0, [pc, #4]	; (8006728 <SCSI_ModeSense6_Cmd+0x8>)
 8006722:	2104      	movs	r1, #4
 8006724:	f7ff bc42 	b.w	8005fac <Transfer_Data_Request>
 8006728:	20000034 	.word	0x20000034

0800672c <SCSI_ReadCapacity10_Cmd>:
/*******************************************************************************
* Function Name  : SCSI_ReadCapacity10_Cmd
* Description    : SCSI ReadCapacity10 Command routine.
*******************************************************************************/
void SCSI_ReadCapacity10_Cmd(void)
{
 800672c:	b510      	push	{r4, lr}
  if (!SD_Card_Check())
 800672e:	f7ff fbe1 	bl	8005ef4 <SD_Card_Check>
 8006732:	4604      	mov	r4, r0
 8006734:	b960      	cbnz	r0, 8006750 <SCSI_ReadCapacity10_Cmd+0x24>
  {
    Set_Scsi_Sense_Data(NOT_READY, MEDIUM_NOT_PRESENT);
 8006736:	3002      	adds	r0, #2
 8006738:	213a      	movs	r1, #58	; 0x3a
 800673a:	f7ff ff0d 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 800673e:	2001      	movs	r0, #1
 8006740:	4601      	mov	r1, r0
 8006742:	f7ff fc13 	bl	8005f6c <Set_CSW>
    Bot_Abort(DIR_IN);
 8006746:	4620      	mov	r0, r4
  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size >>  24);
  ReadCapacity10_Data[5] = (u8)(Mass_Block_Size >>  16);
  ReadCapacity10_Data[6] = (u8)(Mass_Block_Size >>  8);
  ReadCapacity10_Data[7] = (u8)(Mass_Block_Size);
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
}
 8006748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  if (!SD_Card_Check())
  {
    Set_Scsi_Sense_Data(NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 800674c:	f7ff bbf2 	b.w	8005f34 <Bot_Abort>
    return;
  }

  ReadCapacity10_Data[0] = (u8)((Mass_Block_Count - 1) >> 24);
 8006750:	4b0c      	ldr	r3, [pc, #48]	; (8006784 <SCSI_ReadCapacity10_Cmd+0x58>)
 8006752:	480d      	ldr	r0, [pc, #52]	; (8006788 <SCSI_ReadCapacity10_Cmd+0x5c>)
 8006754:	681b      	ldr	r3, [r3, #0]

  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size >>  24);
  ReadCapacity10_Data[5] = (u8)(Mass_Block_Size >>  16);
  ReadCapacity10_Data[6] = (u8)(Mass_Block_Size >>  8);
  ReadCapacity10_Data[7] = (u8)(Mass_Block_Size);
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
 8006756:	2108      	movs	r1, #8
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
    return;
  }

  ReadCapacity10_Data[0] = (u8)((Mass_Block_Count - 1) >> 24);
 8006758:	3b01      	subs	r3, #1
 800675a:	0e1a      	lsrs	r2, r3, #24
 800675c:	7002      	strb	r2, [r0, #0]
  ReadCapacity10_Data[1] = (u8)((Mass_Block_Count - 1) >> 16);
 800675e:	0c1a      	lsrs	r2, r3, #16
 8006760:	7042      	strb	r2, [r0, #1]
  ReadCapacity10_Data[2] = (u8)((Mass_Block_Count - 1) >>  8);
  ReadCapacity10_Data[3] = (u8)(Mass_Block_Count - 1);
 8006762:	70c3      	strb	r3, [r0, #3]
    return;
  }

  ReadCapacity10_Data[0] = (u8)((Mass_Block_Count - 1) >> 24);
  ReadCapacity10_Data[1] = (u8)((Mass_Block_Count - 1) >> 16);
  ReadCapacity10_Data[2] = (u8)((Mass_Block_Count - 1) >>  8);
 8006764:	0a1a      	lsrs	r2, r3, #8
  ReadCapacity10_Data[3] = (u8)(Mass_Block_Count - 1);

  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size >>  24);
 8006766:	4b09      	ldr	r3, [pc, #36]	; (800678c <SCSI_ReadCapacity10_Cmd+0x60>)
    return;
  }

  ReadCapacity10_Data[0] = (u8)((Mass_Block_Count - 1) >> 24);
  ReadCapacity10_Data[1] = (u8)((Mass_Block_Count - 1) >> 16);
  ReadCapacity10_Data[2] = (u8)((Mass_Block_Count - 1) >>  8);
 8006768:	7082      	strb	r2, [r0, #2]
  ReadCapacity10_Data[3] = (u8)(Mass_Block_Count - 1);

  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size >>  24);
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	0e1a      	lsrs	r2, r3, #24
 800676e:	7102      	strb	r2, [r0, #4]
  ReadCapacity10_Data[5] = (u8)(Mass_Block_Size >>  16);
 8006770:	0c1a      	lsrs	r2, r3, #16
 8006772:	7142      	strb	r2, [r0, #5]
  ReadCapacity10_Data[6] = (u8)(Mass_Block_Size >>  8);
 8006774:	0a1a      	lsrs	r2, r3, #8
 8006776:	7182      	strb	r2, [r0, #6]
  ReadCapacity10_Data[7] = (u8)(Mass_Block_Size);
 8006778:	71c3      	strb	r3, [r0, #7]
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
}
 800677a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  ReadCapacity10_Data[4] = (u8)(Mass_Block_Size >>  24);
  ReadCapacity10_Data[5] = (u8)(Mass_Block_Size >>  16);
  ReadCapacity10_Data[6] = (u8)(Mass_Block_Size >>  8);
  ReadCapacity10_Data[7] = (u8)(Mass_Block_Size);
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
 800677e:	f7ff bc15 	b.w	8005fac <Transfer_Data_Request>
 8006782:	bf00      	nop
 8006784:	20000160 	.word	0x20000160
 8006788:	20000394 	.word	0x20000394
 800678c:	2000015c 	.word	0x2000015c

08006790 <SCSI_ReadFormatCapacity_Cmd>:
/*******************************************************************************
* Function Name  : SCSI_ReadFormatCapacity_Cmd
* Description    : SCSI ReadFormatCapacity Command routine.
*******************************************************************************/
void SCSI_ReadFormatCapacity_Cmd(void)
{
 8006790:	b510      	push	{r4, lr}
  if (!SD_Card_Check())
 8006792:	f7ff fbaf 	bl	8005ef4 <SD_Card_Check>
 8006796:	4604      	mov	r4, r0
 8006798:	b960      	cbnz	r0, 80067b4 <SCSI_ReadFormatCapacity_Cmd+0x24>
  {
    Set_Scsi_Sense_Data(NOT_READY, MEDIUM_NOT_PRESENT);
 800679a:	3002      	adds	r0, #2
 800679c:	213a      	movs	r1, #58	; 0x3a
 800679e:	f7ff fedb 	bl	8006558 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 80067a2:	2001      	movs	r0, #1
 80067a4:	4601      	mov	r1, r0
 80067a6:	f7ff fbe1 	bl	8005f6c <Set_CSW>
    Bot_Abort(DIR_IN);
 80067aa:	4620      	mov	r0, r4

  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size >>  16);
  ReadFormatCapacity_Data[10] = (u8)(Mass_Block_Size >>  8);
  ReadFormatCapacity_Data[11] = (u8)(Mass_Block_Size);
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
}
 80067ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  if (!SD_Card_Check())
  {
    Set_Scsi_Sense_Data(NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 80067b0:	f7ff bbc0 	b.w	8005f34 <Bot_Abort>
    return;
  }

  ReadFormatCapacity_Data[4] = (u8)(Mass_Block_Count >> 24);
 80067b4:	4b0a      	ldr	r3, [pc, #40]	; (80067e0 <SCSI_ReadFormatCapacity_Cmd+0x50>)
 80067b6:	480b      	ldr	r0, [pc, #44]	; (80067e4 <SCSI_ReadFormatCapacity_Cmd+0x54>)
 80067b8:	681b      	ldr	r3, [r3, #0]
  ReadFormatCapacity_Data[7] = (u8)(Mass_Block_Count);

  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size >>  16);
  ReadFormatCapacity_Data[10] = (u8)(Mass_Block_Size >>  8);
  ReadFormatCapacity_Data[11] = (u8)(Mass_Block_Size);
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
 80067ba:	210c      	movs	r1, #12
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
    return;
  }

  ReadFormatCapacity_Data[4] = (u8)(Mass_Block_Count >> 24);
 80067bc:	0e1a      	lsrs	r2, r3, #24
 80067be:	7102      	strb	r2, [r0, #4]
  ReadFormatCapacity_Data[5] = (u8)(Mass_Block_Count >> 16);
 80067c0:	0c1a      	lsrs	r2, r3, #16
 80067c2:	7142      	strb	r2, [r0, #5]
  ReadFormatCapacity_Data[6] = (u8)(Mass_Block_Count >>  8);
  ReadFormatCapacity_Data[7] = (u8)(Mass_Block_Count);
 80067c4:	71c3      	strb	r3, [r0, #7]
    return;
  }

  ReadFormatCapacity_Data[4] = (u8)(Mass_Block_Count >> 24);
  ReadFormatCapacity_Data[5] = (u8)(Mass_Block_Count >> 16);
  ReadFormatCapacity_Data[6] = (u8)(Mass_Block_Count >>  8);
 80067c6:	0a1a      	lsrs	r2, r3, #8
  ReadFormatCapacity_Data[7] = (u8)(Mass_Block_Count);

  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size >>  16);
 80067c8:	4b07      	ldr	r3, [pc, #28]	; (80067e8 <SCSI_ReadFormatCapacity_Cmd+0x58>)
    return;
  }

  ReadFormatCapacity_Data[4] = (u8)(Mass_Block_Count >> 24);
  ReadFormatCapacity_Data[5] = (u8)(Mass_Block_Count >> 16);
  ReadFormatCapacity_Data[6] = (u8)(Mass_Block_Count >>  8);
 80067ca:	7182      	strb	r2, [r0, #6]
  ReadFormatCapacity_Data[7] = (u8)(Mass_Block_Count);

  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size >>  16);
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	0c1a      	lsrs	r2, r3, #16
 80067d0:	7242      	strb	r2, [r0, #9]
  ReadFormatCapacity_Data[10] = (u8)(Mass_Block_Size >>  8);
 80067d2:	0a1a      	lsrs	r2, r3, #8
 80067d4:	7282      	strb	r2, [r0, #10]
  ReadFormatCapacity_Data[11] = (u8)(Mass_Block_Size);
 80067d6:	72c3      	strb	r3, [r0, #11]
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
}
 80067d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ReadFormatCapacity_Data[7] = (u8)(Mass_Block_Count);

  ReadFormatCapacity_Data[9] = (u8)(Mass_Block_Size >>  16);
  ReadFormatCapacity_Data[10] = (u8)(Mass_Block_Size >>  8);
  ReadFormatCapacity_Data[11] = (u8)(Mass_Block_Size);
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
 80067dc:	f7ff bbe6 	b.w	8005fac <Transfer_Data_Request>
 80067e0:	20000160 	.word	0x20000160
 80067e4:	20000054 	.word	0x20000054
 80067e8:	2000015c 	.word	0x2000015c

080067ec <SCSI_Inquiry_Cmd>:
void SCSI_Inquiry_Cmd(void)
{
  u8* Inquiry_Data;
  u16 Inquiry_Data_Length;

  if (CBW.CB[1] & 0x01)/*Evpd is set*/
 80067ec:	4b07      	ldr	r3, [pc, #28]	; (800680c <SCSI_Inquiry_Cmd+0x20>)
 80067ee:	7c1a      	ldrb	r2, [r3, #16]
 80067f0:	f012 0f01 	tst.w	r2, #1
 80067f4:	d002      	beq.n	80067fc <SCSI_Inquiry_Cmd+0x10>
 80067f6:	2105      	movs	r1, #5
 80067f8:	4805      	ldr	r0, [pc, #20]	; (8006810 <SCSI_Inquiry_Cmd+0x24>)
 80067fa:	e004      	b.n	8006806 <SCSI_Inquiry_Cmd+0x1a>
    Inquiry_Data_Length = 5;
  }
  else
  {
    Inquiry_Data = Standard_Inquiry_Data;
    if (CBW.CB[4] <= STANDARD_INQUIRY_DATA_LEN)
 80067fc:	7cd9      	ldrb	r1, [r3, #19]
 80067fe:	4805      	ldr	r0, [pc, #20]	; (8006814 <SCSI_Inquiry_Cmd+0x28>)
 8006800:	2924      	cmp	r1, #36	; 0x24
 8006802:	bf28      	it	cs
 8006804:	2124      	movcs	r1, #36	; 0x24
      Inquiry_Data_Length = CBW.CB[4];
    else
      Inquiry_Data_Length = STANDARD_INQUIRY_DATA_LEN;
  }
  Transfer_Data_Request(Inquiry_Data, Inquiry_Data_Length);
 8006806:	f7ff bbd1 	b.w	8005fac <Transfer_Data_Request>
 800680a:	bf00      	nop
 800680c:	200003b0 	.word	0x200003b0
 8006810:	2000038c 	.word	0x2000038c
 8006814:	20000010 	.word	0x20000010

08006818 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8006818:	4b04      	ldr	r3, [pc, #16]	; (800682c <FLASH_SetLatency+0x14>)
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8006820:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	ea40 0202 	orr.w	r2, r0, r2
 8006828:	601a      	str	r2, [r3, #0]
}
 800682a:	4770      	bx	lr
 800682c:	40022000 	.word	0x40022000

08006830 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8006830:	4b04      	ldr	r3, [pc, #16]	; (8006844 <FLASH_HalfCycleAccessCmd+0x14>)
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	f022 0208 	bic.w	r2, r2, #8
 8006838:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	ea40 0202 	orr.w	r2, r0, r2
 8006840:	601a      	str	r2, [r3, #0]
}
 8006842:	4770      	bx	lr
 8006844:	40022000 	.word	0x40022000

08006848 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8006848:	4b04      	ldr	r3, [pc, #16]	; (800685c <FLASH_PrefetchBufferCmd+0x14>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	f022 0210 	bic.w	r2, r2, #16
 8006850:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	ea40 0202 	orr.w	r2, r0, r2
 8006858:	601a      	str	r2, [r3, #0]
}
 800685a:	4770      	bx	lr
 800685c:	40022000 	.word	0x40022000

08006860 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8006860:	4b02      	ldr	r3, [pc, #8]	; (800686c <FLASH_Unlock+0xc>)
 8006862:	4a03      	ldr	r2, [pc, #12]	; (8006870 <FLASH_Unlock+0x10>)
 8006864:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8006866:	4a03      	ldr	r2, [pc, #12]	; (8006874 <FLASH_Unlock+0x14>)
 8006868:	605a      	str	r2, [r3, #4]
}
 800686a:	4770      	bx	lr
 800686c:	40022000 	.word	0x40022000
 8006870:	45670123 	.word	0x45670123
 8006874:	cdef89ab 	.word	0xcdef89ab

08006878 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8006878:	4b02      	ldr	r3, [pc, #8]	; (8006884 <FLASH_Lock+0xc>)
 800687a:	691a      	ldr	r2, [r3, #16]
 800687c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006880:	611a      	str	r2, [r3, #16]
}
 8006882:	4770      	bx	lr
 8006884:	40022000 	.word	0x40022000

08006888 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8006888:	4b01      	ldr	r3, [pc, #4]	; (8006890 <FLASH_GetUserOptionByte+0x8>)
 800688a:	69d8      	ldr	r0, [r3, #28]
}
 800688c:	0880      	lsrs	r0, r0, #2
 800688e:	4770      	bx	lr
 8006890:	40022000 	.word	0x40022000

08006894 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8006894:	4b01      	ldr	r3, [pc, #4]	; (800689c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8006896:	6a18      	ldr	r0, [r3, #32]
}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	40022000 	.word	0x40022000

080068a0 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80068a0:	4b02      	ldr	r3, [pc, #8]	; (80068ac <FLASH_GetReadOutProtectionStatus+0xc>)
 80068a2:	69d8      	ldr	r0, [r3, #28]
 80068a4:	0840      	lsrs	r0, r0, #1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80068a6:	f000 0001 	and.w	r0, r0, #1
 80068aa:	4770      	bx	lr
 80068ac:	40022000 	.word	0x40022000

080068b0 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80068b0:	4b02      	ldr	r3, [pc, #8]	; (80068bc <FLASH_GetPrefetchBufferStatus+0xc>)
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	0940      	lsrs	r0, r0, #5
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80068b6:	f000 0001 	and.w	r0, r0, #1
 80068ba:	4770      	bx	lr
 80068bc:	40022000 	.word	0x40022000

080068c0 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80068c0:	b119      	cbz	r1, 80068ca <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80068c2:	4b05      	ldr	r3, [pc, #20]	; (80068d8 <FLASH_ITConfig+0x18>)
 80068c4:	691a      	ldr	r2, [r3, #16]
 80068c6:	4310      	orrs	r0, r2
 80068c8:	e003      	b.n	80068d2 <FLASH_ITConfig+0x12>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80068ca:	4b03      	ldr	r3, [pc, #12]	; (80068d8 <FLASH_ITConfig+0x18>)
 80068cc:	691a      	ldr	r2, [r3, #16]
 80068ce:	ea22 0000 	bic.w	r0, r2, r0
 80068d2:	6118      	str	r0, [r3, #16]
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	40022000 	.word	0x40022000

080068dc <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80068dc:	2801      	cmp	r0, #1
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80068de:	4b06      	ldr	r3, [pc, #24]	; (80068f8 <FLASH_GetFlagStatus+0x1c>)
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80068e0:	d103      	bne.n	80068ea <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80068e2:	69d8      	ldr	r0, [r3, #28]
 80068e4:	f000 0001 	and.w	r0, r0, #1
 80068e8:	4770      	bx	lr
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	4218      	tst	r0, r3
 80068ee:	bf0c      	ite	eq
 80068f0:	2000      	moveq	r0, #0
 80068f2:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	40022000 	.word	0x40022000

080068fc <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80068fc:	4b01      	ldr	r3, [pc, #4]	; (8006904 <FLASH_ClearFlag+0x8>)
 80068fe:	60d8      	str	r0, [r3, #12]
}
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	40022000 	.word	0x40022000

08006908 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8006908:	4b0a      	ldr	r3, [pc, #40]	; (8006934 <FLASH_GetStatus+0x2c>)
 800690a:	68da      	ldr	r2, [r3, #12]
 800690c:	f012 0f01 	tst.w	r2, #1
 8006910:	d001      	beq.n	8006916 <FLASH_GetStatus+0xe>
 8006912:	2001      	movs	r0, #1
 8006914:	4770      	bx	lr
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8006916:	68da      	ldr	r2, [r3, #12]
 8006918:	f012 0f04 	tst.w	r2, #4
 800691c:	d001      	beq.n	8006922 <FLASH_GetStatus+0x1a>
 800691e:	2002      	movs	r0, #2
 8006920:	4770      	bx	lr
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8006922:	68d8      	ldr	r0, [r3, #12]
 8006924:	f000 0010 	and.w	r0, r0, #16
 8006928:	2800      	cmp	r0, #0
 800692a:	bf14      	ite	ne
 800692c:	2003      	movne	r0, #3
 800692e:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	40022000 	.word	0x40022000

08006938 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG or FLASH_ERROR_WRP or FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8006938:	b513      	push	{r0, r1, r4, lr}
 800693a:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 800693c:	f7ff ffe4 	bl	8006908 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8006940:	e00c      	b.n	800695c <FLASH_WaitForLastOperation+0x24>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8006946:	33ff      	adds	r3, #255	; 0xff
 8006948:	e001      	b.n	800694e <FLASH_WaitForLastOperation+0x16>
 800694a:	9b01      	ldr	r3, [sp, #4]
 800694c:	3b01      	subs	r3, #1
 800694e:	9301      	str	r3, [sp, #4]
 8006950:	9b01      	ldr	r3, [sp, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1f9      	bne.n	800694a <FLASH_WaitForLastOperation+0x12>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8006956:	f7ff ffd7 	bl	8006908 <FLASH_GetStatus>
    Timeout--;
 800695a:	3c01      	subs	r4, #1
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800695c:	2801      	cmp	r0, #1
 800695e:	d102      	bne.n	8006966 <FLASH_WaitForLastOperation+0x2e>
 8006960:	2c00      	cmp	r4, #0
 8006962:	d1ee      	bne.n	8006942 <FLASH_WaitForLastOperation+0xa>
 8006964:	e000      	b.n	8006968 <FLASH_WaitForLastOperation+0x30>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 8006966:	b904      	cbnz	r4, 800696a <FLASH_WaitForLastOperation+0x32>
 8006968:	2005      	movs	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 800696a:	bd1c      	pop	{r2, r3, r4, pc}

0800696c <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG or FLASH_ERROR_WRP or FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800696c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800696e:	4e11      	ldr	r6, [pc, #68]	; (80069b4 <FLASH_UserOptionByteConfig+0x48>)
 8006970:	4b11      	ldr	r3, [pc, #68]	; (80069b8 <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG or FLASH_ERROR_WRP or FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8006972:	4604      	mov	r4, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8006974:	60b3      	str	r3, [r6, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8006976:	4b11      	ldr	r3, [pc, #68]	; (80069bc <FLASH_UserOptionByteConfig+0x50>)
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006978:	200f      	movs	r0, #15
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 800697a:	60b3      	str	r3, [r6, #8]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG or FLASH_ERROR_WRP or FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800697c:	460d      	mov	r5, r1
 800697e:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006980:	f7ff ffda 	bl	8006938 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006984:	2804      	cmp	r0, #4
 8006986:	d114      	bne.n	80069b2 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8006988:	6933      	ldr	r3, [r6, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800698a:	f044 04f8 	orr.w	r4, r4, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800698e:	f043 0310 	orr.w	r3, r3, #16
 8006992:	6133      	str	r3, [r6, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8006994:	4325      	orrs	r5, r4
 8006996:	4b0a      	ldr	r3, [pc, #40]	; (80069c0 <FLASH_UserOptionByteConfig+0x54>)
 8006998:	432f      	orrs	r7, r5
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800699a:	300b      	adds	r0, #11
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800699c:	805f      	strh	r7, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800699e:	f7ff ffcb 	bl	8006938 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80069a2:	2801      	cmp	r0, #1
 80069a4:	d005      	beq.n	80069b2 <FLASH_UserOptionByteConfig+0x46>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80069a6:	6932      	ldr	r2, [r6, #16]
 80069a8:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80069ac:	ea02 0303 	and.w	r3, r2, r3
 80069b0:	6133      	str	r3, [r6, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 80069b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069b4:	40022000 	.word	0x40022000
 80069b8:	45670123 	.word	0x45670123
 80069bc:	cdef89ab 	.word	0xcdef89ab
 80069c0:	1ffff800 	.word	0x1ffff800

080069c4 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG or FLASH_ERROR_WRP or FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 80069c8:	f640 70ff 	movw	r0, #4095	; 0xfff
 80069cc:	f7ff ffb4 	bl	8006938 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80069d0:	2804      	cmp	r0, #4
 80069d2:	d13b      	bne.n	8006a4c <FLASH_ReadOutProtection+0x88>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80069d4:	4c1e      	ldr	r4, [pc, #120]	; (8006a50 <FLASH_ReadOutProtection+0x8c>)
 80069d6:	4b1f      	ldr	r3, [pc, #124]	; (8006a54 <FLASH_ReadOutProtection+0x90>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80069d8:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80069dc:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80069de:	4b1e      	ldr	r3, [pc, #120]	; (8006a58 <FLASH_ReadOutProtection+0x94>)
 80069e0:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 80069e2:	6923      	ldr	r3, [r4, #16]
 80069e4:	f043 0320 	orr.w	r3, r3, #32
 80069e8:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80069ea:	6923      	ldr	r3, [r4, #16]
 80069ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069f0:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80069f2:	f7ff ffa1 	bl	8006938 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 80069f6:	2804      	cmp	r0, #4
 80069f8:	d120      	bne.n	8006a3c <FLASH_ReadOutProtection+0x78>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80069fa:	6922      	ldr	r2, [r4, #16]
 80069fc:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8006a00:	ea02 0303 	and.w	r3, r2, r3
 8006a04:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8006a06:	6923      	ldr	r3, [r4, #16]
 8006a08:	f043 0310 	orr.w	r3, r3, #16
 8006a0c:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 8006a0e:	b11d      	cbz	r5, 8006a18 <FLASH_ReadOutProtection+0x54>
      {
        OB->RDP = 0x00;
 8006a10:	4b12      	ldr	r3, [pc, #72]	; (8006a5c <FLASH_ReadOutProtection+0x98>)
 8006a12:	f04f 0200 	mov.w	r2, #0
 8006a16:	e002      	b.n	8006a1e <FLASH_ReadOutProtection+0x5a>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8006a18:	4b10      	ldr	r3, [pc, #64]	; (8006a5c <FLASH_ReadOutProtection+0x98>)
 8006a1a:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 8006a1e:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8006a20:	f640 70ff 	movw	r0, #4095	; 0xfff
 8006a24:	f7ff ff88 	bl	8006938 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8006a28:	2801      	cmp	r0, #1
 8006a2a:	d00f      	beq.n	8006a4c <FLASH_ReadOutProtection+0x88>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8006a2c:	4a08      	ldr	r2, [pc, #32]	; (8006a50 <FLASH_ReadOutProtection+0x8c>)
 8006a2e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8006a32:	6911      	ldr	r1, [r2, #16]
 8006a34:	ea01 0303 	and.w	r3, r1, r3
 8006a38:	6113      	str	r3, [r2, #16]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8006a3c:	2801      	cmp	r0, #1
 8006a3e:	d005      	beq.n	8006a4c <FLASH_ReadOutProtection+0x88>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8006a40:	6922      	ldr	r2, [r4, #16]
 8006a42:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8006a46:	ea02 0303 	and.w	r3, r2, r3
 8006a4a:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8006a4c:	bd38      	pop	{r3, r4, r5, pc}
 8006a4e:	bf00      	nop
 8006a50:	40022000 	.word	0x40022000
 8006a54:	45670123 	.word	0x45670123
 8006a58:	cdef89ab 	.word	0xcdef89ab
 8006a5c:	1ffff800 	.word	0x1ffff800

08006a60 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG or FLASH_ERROR_WRP or FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8006a60:	b510      	push	{r4, lr}
 8006a62:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006a64:	200f      	movs	r0, #15
 8006a66:	f7ff ff67 	bl	8006938 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006a6a:	2804      	cmp	r0, #4
 8006a6c:	d13e      	bne.n	8006aec <FLASH_EnableWriteProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006a6e:	4b20      	ldr	r3, [pc, #128]	; (8006af0 <FLASH_EnableWriteProtection+0x90>)
 8006a70:	4920      	ldr	r1, [pc, #128]	; (8006af4 <FLASH_EnableWriteProtection+0x94>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8006a72:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006a74:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8006a76:	4920      	ldr	r1, [pc, #128]	; (8006af8 <FLASH_EnableWriteProtection+0x98>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8006a78:	b2e2      	uxtb	r2, r4
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
 8006a7a:	6099      	str	r1, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8006a7c:	6919      	ldr	r1, [r3, #16]

    if(WRP0_Data != 0xFF)
 8006a7e:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8006a80:	f041 0110 	orr.w	r1, r1, #16
 8006a84:	6119      	str	r1, [r3, #16]

    if(WRP0_Data != 0xFF)
 8006a86:	d006      	beq.n	8006a96 <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8006a88:	4b1c      	ldr	r3, [pc, #112]	; (8006afc <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006a8a:	300b      	adds	r0, #11
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8006a8c:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006a8e:	f7ff ff53 	bl	8006938 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8006a92:	2804      	cmp	r0, #4
 8006a94:	d121      	bne.n	8006ada <FLASH_EnableWriteProtection+0x7a>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8006a96:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8006a9a:	0a1b      	lsrs	r3, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8006a9c:	2bff      	cmp	r3, #255	; 0xff
 8006a9e:	d006      	beq.n	8006aae <FLASH_EnableWriteProtection+0x4e>
    {
      OB->WRP1 = WRP1_Data;
 8006aa0:	4a16      	ldr	r2, [pc, #88]	; (8006afc <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006aa2:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8006aa4:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006aa6:	f7ff ff47 	bl	8006938 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8006aaa:	2804      	cmp	r0, #4
 8006aac:	d115      	bne.n	8006ada <FLASH_EnableWriteProtection+0x7a>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8006aae:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8006ab2:	0c1b      	lsrs	r3, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8006ab4:	2bff      	cmp	r3, #255	; 0xff
 8006ab6:	d006      	beq.n	8006ac6 <FLASH_EnableWriteProtection+0x66>
    {
      OB->WRP2 = WRP2_Data;
 8006ab8:	4a10      	ldr	r2, [pc, #64]	; (8006afc <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006aba:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8006abc:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006abe:	f7ff ff3b 	bl	8006938 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8006ac2:	2804      	cmp	r0, #4
 8006ac4:	d109      	bne.n	8006ada <FLASH_EnableWriteProtection+0x7a>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8006ac6:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8006ac8:	2cff      	cmp	r4, #255	; 0xff
 8006aca:	d101      	bne.n	8006ad0 <FLASH_EnableWriteProtection+0x70>
 8006acc:	2004      	movs	r0, #4
 8006ace:	e006      	b.n	8006ade <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP3 = WRP3_Data;
 8006ad0:	4b0a      	ldr	r3, [pc, #40]	; (8006afc <FLASH_EnableWriteProtection+0x9c>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006ad2:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8006ad4:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006ad6:	f7ff ff2f 	bl	8006938 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8006ada:	2801      	cmp	r0, #1
 8006adc:	d006      	beq.n	8006aec <FLASH_EnableWriteProtection+0x8c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8006ade:	4a04      	ldr	r2, [pc, #16]	; (8006af0 <FLASH_EnableWriteProtection+0x90>)
 8006ae0:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8006ae4:	6911      	ldr	r1, [r2, #16]
 8006ae6:	ea01 0303 	and.w	r3, r1, r3
 8006aea:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8006aec:	bd10      	pop	{r4, pc}
 8006aee:	bf00      	nop
 8006af0:	40022000 	.word	0x40022000
 8006af4:	45670123 	.word	0x45670123
 8006af8:	cdef89ab 	.word	0xcdef89ab
 8006afc:	1ffff800 	.word	0x1ffff800

08006b00 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8006b00:	b570      	push	{r4, r5, r6, lr}
 8006b02:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b04:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8006b06:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b08:	f7ff ff16 	bl	8006938 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8006b0c:	2804      	cmp	r0, #4
 8006b0e:	d114      	bne.n	8006b3a <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006b10:	4d0a      	ldr	r5, [pc, #40]	; (8006b3c <FLASH_ProgramOptionByteData+0x3c>)
 8006b12:	4b0b      	ldr	r3, [pc, #44]	; (8006b40 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b14:	300b      	adds	r0, #11
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006b16:	60ab      	str	r3, [r5, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8006b18:	4b0a      	ldr	r3, [pc, #40]	; (8006b44 <FLASH_ProgramOptionByteData+0x44>)
 8006b1a:	60ab      	str	r3, [r5, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8006b1c:	692b      	ldr	r3, [r5, #16]
 8006b1e:	f043 0310 	orr.w	r3, r3, #16
 8006b22:	612b      	str	r3, [r5, #16]
    *(vu16*)Address = Data;
 8006b24:	8026      	strh	r6, [r4, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b26:	f7ff ff07 	bl	8006938 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8006b2a:	2801      	cmp	r0, #1
 8006b2c:	d005      	beq.n	8006b3a <FLASH_ProgramOptionByteData+0x3a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8006b2e:	692a      	ldr	r2, [r5, #16]
 8006b30:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8006b34:	ea02 0303 	and.w	r3, r2, r3
 8006b38:	612b      	str	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8006b3a:	bd70      	pop	{r4, r5, r6, pc}
 8006b3c:	40022000 	.word	0x40022000
 8006b40:	45670123 	.word	0x45670123
 8006b44:	cdef89ab 	.word	0xcdef89ab

08006b48 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8006b48:	b570      	push	{r4, r5, r6, lr}
 8006b4a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b4c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8006b4e:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b50:	f7ff fef2 	bl	8006938 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006b54:	2804      	cmp	r0, #4
 8006b56:	d110      	bne.n	8006b7a <FLASH_ProgramHalfWord+0x32>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8006b58:	4d08      	ldr	r5, [pc, #32]	; (8006b7c <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b5a:	300b      	adds	r0, #11
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8006b5c:	692b      	ldr	r3, [r5, #16]
 8006b5e:	f043 0301 	orr.w	r3, r3, #1
 8006b62:	612b      	str	r3, [r5, #16]
  
    *(vu16*)Address = Data;
 8006b64:	8026      	strh	r6, [r4, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b66:	f7ff fee7 	bl	8006938 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8006b6a:	2801      	cmp	r0, #1
 8006b6c:	d005      	beq.n	8006b7a <FLASH_ProgramHalfWord+0x32>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8006b6e:	692a      	ldr	r2, [r5, #16]
 8006b70:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8006b74:	ea02 0303 	and.w	r3, r2, r3
 8006b78:	612b      	str	r3, [r5, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8006b7a:	bd70      	pop	{r4, r5, r6, pc}
 8006b7c:	40022000 	.word	0x40022000

08006b80 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8006b80:	b570      	push	{r4, r5, r6, lr}
 8006b82:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b84:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8006b86:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b88:	f7ff fed6 	bl	8006938 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006b8c:	2804      	cmp	r0, #4
 8006b8e:	d121      	bne.n	8006bd4 <FLASH_ProgramWord+0x54>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8006b90:	4d11      	ldr	r5, [pc, #68]	; (8006bd8 <FLASH_ProgramWord+0x58>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006b92:	300b      	adds	r0, #11
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8006b94:	692b      	ldr	r3, [r5, #16]
 8006b96:	f043 0301 	orr.w	r3, r3, #1
 8006b9a:	612b      	str	r3, [r5, #16]
  
    *(vu16*)Address = (u16)Data;
 8006b9c:	b2b3      	uxth	r3, r6
 8006b9e:	8023      	strh	r3, [r4, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006ba0:	f7ff feca 	bl	8006938 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8006ba4:	2804      	cmp	r0, #4
 8006ba6:	d10d      	bne.n	8006bc4 <FLASH_ProgramWord+0x44>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8006ba8:	0c36      	lsrs	r6, r6, #16
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006baa:	300b      	adds	r0, #11
 
    if(status == FLASH_COMPLETE)
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8006bac:	8066      	strh	r6, [r4, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006bae:	f7ff fec3 	bl	8006938 <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 8006bb2:	2801      	cmp	r0, #1
 8006bb4:	d00e      	beq.n	8006bd4 <FLASH_ProgramWord+0x54>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8006bb6:	692a      	ldr	r2, [r5, #16]
 8006bb8:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8006bbc:	ea02 0303 	and.w	r3, r2, r3
 8006bc0:	612b      	str	r3, [r5, #16]
 8006bc2:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8006bc4:	2801      	cmp	r0, #1
 8006bc6:	d005      	beq.n	8006bd4 <FLASH_ProgramWord+0x54>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8006bc8:	692a      	ldr	r2, [r5, #16]
 8006bca:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8006bce:	ea02 0303 	and.w	r3, r2, r3
 8006bd2:	612b      	str	r3, [r5, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8006bd4:	bd70      	pop	{r4, r5, r6, pc}
 8006bd6:	bf00      	nop
 8006bd8:	40022000 	.word	0x40022000

08006bdc <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8006bdc:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8006bde:	f640 70ff 	movw	r0, #4095	; 0xfff
 8006be2:	f7ff fea9 	bl	8006938 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8006be6:	2804      	cmp	r0, #4
 8006be8:	d134      	bne.n	8006c54 <FLASH_EraseOptionBytes+0x78>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006bea:	4c1b      	ldr	r4, [pc, #108]	; (8006c58 <FLASH_EraseOptionBytes+0x7c>)
 8006bec:	4b1b      	ldr	r3, [pc, #108]	; (8006c5c <FLASH_EraseOptionBytes+0x80>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006bee:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006bf2:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8006bf4:	4b1a      	ldr	r3, [pc, #104]	; (8006c60 <FLASH_EraseOptionBytes+0x84>)
 8006bf6:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8006bf8:	6923      	ldr	r3, [r4, #16]
 8006bfa:	f043 0320 	orr.w	r3, r3, #32
 8006bfe:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8006c00:	6923      	ldr	r3, [r4, #16]
 8006c02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c06:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006c08:	f7ff fe96 	bl	8006938 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8006c0c:	2804      	cmp	r0, #4
 8006c0e:	d119      	bne.n	8006c44 <FLASH_EraseOptionBytes+0x68>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8006c10:	6922      	ldr	r2, [r4, #16]
 8006c12:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8006c16:	ea02 0303 	and.w	r3, r2, r3
 8006c1a:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8006c1c:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8006c1e:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8006c22:	f043 0310 	orr.w	r3, r3, #16
 8006c26:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8006c28:	4b0e      	ldr	r3, [pc, #56]	; (8006c64 <FLASH_EraseOptionBytes+0x88>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006c2a:	300b      	adds	r0, #11
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8006c2c:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006c2e:	f7ff fe83 	bl	8006938 <FLASH_WaitForLastOperation>
 
      if(status != FLASH_BUSY)
 8006c32:	2801      	cmp	r0, #1
 8006c34:	d00e      	beq.n	8006c54 <FLASH_EraseOptionBytes+0x78>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8006c36:	6922      	ldr	r2, [r4, #16]
 8006c38:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8006c3c:	ea02 0303 	and.w	r3, r2, r3
 8006c40:	6123      	str	r3, [r4, #16]
 8006c42:	bd10      	pop	{r4, pc}
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8006c44:	2801      	cmp	r0, #1
 8006c46:	d005      	beq.n	8006c54 <FLASH_EraseOptionBytes+0x78>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8006c48:	6922      	ldr	r2, [r4, #16]
 8006c4a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8006c4e:	ea02 0303 	and.w	r3, r2, r3
 8006c52:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8006c54:	bd10      	pop	{r4, pc}
 8006c56:	bf00      	nop
 8006c58:	40022000 	.word	0x40022000
 8006c5c:	45670123 	.word	0x45670123
 8006c60:	cdef89ab 	.word	0xcdef89ab
 8006c64:	1ffff800 	.word	0x1ffff800

08006c68 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8006c68:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8006c6a:	f640 70ff 	movw	r0, #4095	; 0xfff
 8006c6e:	f7ff fe63 	bl	8006938 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006c72:	2804      	cmp	r0, #4
 8006c74:	d114      	bne.n	8006ca0 <FLASH_EraseAllPages+0x38>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8006c76:	4c0b      	ldr	r4, [pc, #44]	; (8006ca4 <FLASH_EraseAllPages+0x3c>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006c78:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8006c7c:	6923      	ldr	r3, [r4, #16]
 8006c7e:	f043 0304 	orr.w	r3, r3, #4
 8006c82:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8006c84:	6923      	ldr	r3, [r4, #16]
 8006c86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c8a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006c8c:	f7ff fe54 	bl	8006938 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8006c90:	2801      	cmp	r0, #1
 8006c92:	d005      	beq.n	8006ca0 <FLASH_EraseAllPages+0x38>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8006c94:	6922      	ldr	r2, [r4, #16]
 8006c96:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 8006c9a:	ea02 0303 	and.w	r3, r2, r3
 8006c9e:	6123      	str	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8006ca0:	bd10      	pop	{r4, pc}
 8006ca2:	bf00      	nop
 8006ca4:	40022000 	.word	0x40022000

08006ca8 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY=1, 
*                  FLASH_ERROR_PG=2, FLASH_ERROR_WRP=3, FLASH_COMPLETE=4, 
*                  FLASH_TIMEOUT=5.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8006ca8:	b538      	push	{r3, r4, r5, lr}
 8006caa:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8006cac:	f640 70ff 	movw	r0, #4095	; 0xfff
 8006cb0:	f7ff fe42 	bl	8006938 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006cb4:	2804      	cmp	r0, #4
 8006cb6:	d115      	bne.n	8006ce4 <FLASH_ErasePage+0x3c>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8006cb8:	4c0b      	ldr	r4, [pc, #44]	; (8006ce8 <FLASH_ErasePage+0x40>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006cba:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8006cbe:	6923      	ldr	r3, [r4, #16]
 8006cc0:	f043 0302 	orr.w	r3, r3, #2
 8006cc4:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8006cc6:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8006cc8:	6923      	ldr	r3, [r4, #16]
 8006cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cce:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006cd0:	f7ff fe32 	bl	8006938 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8006cd4:	2801      	cmp	r0, #1
 8006cd6:	d005      	beq.n	8006ce4 <FLASH_ErasePage+0x3c>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8006cd8:	6922      	ldr	r2, [r4, #16]
 8006cda:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8006cde:	ea02 0303 	and.w	r3, r2, r3
 8006ce2:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8006ce4:	bd38      	pop	{r3, r4, r5, pc}
 8006ce6:	bf00      	nop
 8006ce8:	40022000 	.word	0x40022000

08006cec <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8006cec:	4b0b      	ldr	r3, [pc, #44]	; (8006d1c <NVIC_DeInit+0x30>)
 8006cee:	f04f 31ff 	mov.w	r1, #4294967295
  NVIC->ICER[1] = 0x000007FF;
 8006cf2:	f240 72ff 	movw	r2, #2047	; 0x7ff
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8006cf6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x000007FF;
 8006cfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8006cfe:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x000007FF;
 8006d02:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
 8006d06:	2300      	movs	r3, #0
  
  for(index = 0; index < 0x0B; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8006d08:	f103 01c0 	add.w	r1, r3, #192	; 0xc0
 8006d0c:	4a03      	ldr	r2, [pc, #12]	; (8006d1c <NVIC_DeInit+0x30>)
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x000007FF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x000007FF;
  
  for(index = 0; index < 0x0B; index++)
 8006d0e:	3301      	adds	r3, #1
  {
     NVIC->IPR[index] = 0x00000000;
 8006d10:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x000007FF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x000007FF;
  
  for(index = 0; index < 0x0B; index++)
 8006d12:	2b0b      	cmp	r3, #11
  {
     NVIC->IPR[index] = 0x00000000;
 8006d14:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x000007FF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x000007FF;
  
  for(index = 0; index < 0x0B; index++)
 8006d18:	d1f6      	bne.n	8006d08 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8006d1a:	4770      	bx	lr
 8006d1c:	e000e100 	.word	0xe000e100

08006d20 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8006d20:	4b09      	ldr	r3, [pc, #36]	; (8006d48 <NVIC_SCBDeInit+0x28>)
 8006d22:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8006d26:	4909      	ldr	r1, [pc, #36]	; (8006d4c <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8006d28:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8006d2e:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8006d30:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8006d32:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8006d34:	619a      	str	r2, [r3, #24]
 8006d36:	61da      	str	r2, [r3, #28]
 8006d38:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8006d3a:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8006d3c:	3a01      	subs	r2, #1
 8006d3e:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8006d40:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8006d42:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	e000ed00 	.word	0xe000ed00
 8006d4c:	05fa0000 	.word	0x05fa0000

08006d50 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8006d50:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8006d54:	4b02      	ldr	r3, [pc, #8]	; (8006d60 <NVIC_PriorityGroupConfig+0x10>)
 8006d56:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 8006d5a:	60d8      	str	r0, [r3, #12]
}
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	e000ed00 	.word	0xe000ed00

08006d64 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitType* NVIC_InitStruct)
{
 8006d64:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8006d66:	78c2      	ldrb	r2, [r0, #3]
 8006d68:	7803      	ldrb	r3, [r0, #0]
 8006d6a:	b36a      	cbz	r2, 8006dc8 <NVIC_Init+0x64>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006d6c:	4a1c      	ldr	r2, [pc, #112]	; (8006de0 <NVIC_Init+0x7c>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006d6e:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006d70:	68d2      	ldr	r2, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8006d72:	7880      	ldrb	r0, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006d74:	43d2      	mvns	r2, r2
 8006d76:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8006d7a:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006d7c:	f1c2 0104 	rsb	r1, r2, #4
 8006d80:	fa14 f101 	lsls.w	r1, r4, r1
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8006d84:	240f      	movs	r4, #15
 8006d86:	40d4      	lsrs	r4, r2
 8006d88:	4004      	ands	r4, r0
 8006d8a:	430c      	orrs	r4, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8006d8c:	f003 0c03 	and.w	ip, r3, #3
 8006d90:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8006d94:	0124      	lsls	r4, r4, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8006d96:	20ff      	movs	r0, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8006d98:	fa04 f40c 	lsl.w	r4, r4, ip
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8006d9c:	fa00 f00c 	lsl.w	r0, r0, ip
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8006da0:	0899      	lsrs	r1, r3, #2
 8006da2:	4a10      	ldr	r2, [pc, #64]	; (8006de4 <NVIC_Init+0x80>)
 8006da4:	31c0      	adds	r1, #192	; 0xc0
 8006da6:	f852 5021 	ldr.w	r5, [r2, r1, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8006daa:	ea25 0c00 	bic.w	ip, r5, r0
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 8006dae:	ea04 0000 	and.w	r0, r4, r0
 8006db2:	ea40 000c 	orr.w	r0, r0, ip

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8006db6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8006dba:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8006dbc:	2001      	movs	r0, #1
 8006dbe:	f003 031f 	and.w	r3, r3, #31
 8006dc2:	fa10 f303 	lsls.w	r3, r0, r3
 8006dc6:	e007      	b.n	8006dd8 <NVIC_Init+0x74>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8006dc8:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f003 031f 	and.w	r3, r3, #31
 8006dd0:	fa12 f303 	lsls.w	r3, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8006dd4:	4a03      	ldr	r2, [pc, #12]	; (8006de4 <NVIC_Init+0x80>)
 8006dd6:	3120      	adds	r1, #32
 8006dd8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8006ddc:	bd30      	pop	{r4, r5, pc}
 8006dde:	bf00      	nop
 8006de0:	e000ed00 	.word	0xe000ed00
 8006de4:	e000e100 	.word	0xe000e100

08006de8 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitType* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8006de8:	2300      	movs	r3, #0
 8006dea:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8006dec:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8006dee:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8006df0:	70c3      	strb	r3, [r0, #3]
}
 8006df2:	4770      	bx	lr

08006df4 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8006df4:	4b03      	ldr	r3, [pc, #12]	; (8006e04 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 8006df6:	4804      	ldr	r0, [pc, #16]	; (8006e08 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	ea03 0000 	and.w	r0, r3, r0
}
 8006dfe:	0b00      	lsrs	r0, r0, #12
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	e000ed00 	.word	0xe000ed00
 8006e08:	003ff000 	.word	0x003ff000

08006e0c <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f000 031f 	and.w	r3, r0, #31
 8006e12:	fa12 f303 	lsls.w	r3, r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8006e16:	0940      	lsrs	r0, r0, #5
 8006e18:	4a04      	ldr	r2, [pc, #16]	; (8006e2c <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8006e1a:	3040      	adds	r0, #64	; 0x40
 8006e1c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006e20:	4018      	ands	r0, r3
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8006e22:	4298      	cmp	r0, r3
 8006e24:	bf14      	ite	ne
 8006e26:	2000      	movne	r0, #0
 8006e28:	2001      	moveq	r0, #1
 8006e2a:	4770      	bx	lr
 8006e2c:	e000e100 	.word	0xe000e100

08006e30 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(u32*)0xE000EF00 = (u32)NVIC_IRQChannel;
 8006e30:	4b01      	ldr	r3, [pc, #4]	; (8006e38 <NVIC_SetIRQChannelPendingBit+0x8>)
 8006e32:	6018      	str	r0, [r3, #0]
}
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop
 8006e38:	e000ef00 	.word	0xe000ef00

08006e3c <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8006e3c:	0942      	lsrs	r2, r0, #5
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f000 001f 	and.w	r0, r0, #31
 8006e44:	fa13 f000 	lsls.w	r0, r3, r0
 8006e48:	4b02      	ldr	r3, [pc, #8]	; (8006e54 <NVIC_ClearIRQChannelPendingBit+0x18>)
 8006e4a:	3260      	adds	r2, #96	; 0x60
 8006e4c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
}
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	e000e100 	.word	0xe000e100

08006e58 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8006e58:	4b02      	ldr	r3, [pc, #8]	; (8006e64 <NVIC_GetCurrentActiveHandler+0xc>)
 8006e5a:	6858      	ldr	r0, [r3, #4]
}
 8006e5c:	0580      	lsls	r0, r0, #22
 8006e5e:	0d80      	lsrs	r0, r0, #22
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	e000ed00 	.word	0xe000ed00

08006e68 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f000 031f 	and.w	r3, r0, #31
 8006e6e:	fa12 f303 	lsls.w	r3, r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8006e72:	0940      	lsrs	r0, r0, #5
 8006e74:	4a04      	ldr	r2, [pc, #16]	; (8006e88 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8006e76:	3080      	adds	r0, #128	; 0x80
 8006e78:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006e7c:	4018      	ands	r0, r3
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8006e7e:	4298      	cmp	r0, r3
 8006e80:	bf14      	ite	ne
 8006e82:	2000      	movne	r0, #0
 8006e84:	2001      	moveq	r0, #1
 8006e86:	4770      	bx	lr
 8006e88:	e000e100 	.word	0xe000e100

08006e8c <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8006e8c:	4b01      	ldr	r3, [pc, #4]	; (8006e94 <NVIC_GetCPUID+0x8>)
 8006e8e:	6818      	ldr	r0, [r3, #0]
}
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	e000ed00 	.word	0xe000ed00

08006e98 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8006e98:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8006e9c:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8006ea0:	4b01      	ldr	r3, [pc, #4]	; (8006ea8 <NVIC_SetVectorTable+0x10>)
 8006ea2:	4301      	orrs	r1, r0
 8006ea4:	6099      	str	r1, [r3, #8]
}
 8006ea6:	4770      	bx	lr
 8006ea8:	e000ed00 	.word	0xe000ed00

08006eac <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8006eac:	4a01      	ldr	r2, [pc, #4]	; (8006eb4 <NVIC_GenerateSystemReset+0x8>)
 8006eae:	4b02      	ldr	r3, [pc, #8]	; (8006eb8 <NVIC_GenerateSystemReset+0xc>)
 8006eb0:	60da      	str	r2, [r3, #12]
}
 8006eb2:	4770      	bx	lr
 8006eb4:	05fa0004 	.word	0x05fa0004
 8006eb8:	e000ed00 	.word	0xe000ed00

08006ebc <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8006ebc:	4a01      	ldr	r2, [pc, #4]	; (8006ec4 <NVIC_GenerateCoreReset+0x8>)
 8006ebe:	4b02      	ldr	r3, [pc, #8]	; (8006ec8 <NVIC_GenerateCoreReset+0xc>)
 8006ec0:	60da      	str	r2, [r3, #12]
}
 8006ec2:	4770      	bx	lr
 8006ec4:	05fa0001 	.word	0x05fa0001
 8006ec8:	e000ed00 	.word	0xe000ed00

08006ecc <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8006ecc:	b119      	cbz	r1, 8006ed6 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8006ece:	4b05      	ldr	r3, [pc, #20]	; (8006ee4 <NVIC_SystemLPConfig+0x18>)
 8006ed0:	691a      	ldr	r2, [r3, #16]
 8006ed2:	4310      	orrs	r0, r2
 8006ed4:	e003      	b.n	8006ede <NVIC_SystemLPConfig+0x12>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8006ed6:	4b03      	ldr	r3, [pc, #12]	; (8006ee4 <NVIC_SystemLPConfig+0x18>)
 8006ed8:	691a      	ldr	r2, [r3, #16]
 8006eda:	ea22 0000 	bic.w	r0, r2, r0
 8006ede:	6118      	str	r0, [r3, #16]
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	e000ed00 	.word	0xe000ed00

08006ee8 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8006ee8:	f000 001f 	and.w	r0, r0, #31
 8006eec:	2301      	movs	r3, #1
 8006eee:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 8006ef2:	b119      	cbz	r1, 8006efc <NVIC_SystemHandlerConfig+0x14>
  {
    SCB->SHCSR |= tmpreg;
 8006ef4:	4b04      	ldr	r3, [pc, #16]	; (8006f08 <NVIC_SystemHandlerConfig+0x20>)
 8006ef6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ef8:	4310      	orrs	r0, r2
 8006efa:	e003      	b.n	8006f04 <NVIC_SystemHandlerConfig+0x1c>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8006efc:	4b02      	ldr	r3, [pc, #8]	; (8006f08 <NVIC_SystemHandlerConfig+0x20>)
 8006efe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f00:	ea22 0000 	bic.w	r0, r2, r0
 8006f04:	6258      	str	r0, [r3, #36]	; 0x24
 8006f06:	4770      	bx	lr
 8006f08:	e000ed00 	.word	0xe000ed00

08006f0c <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006f0c:	4b14      	ldr	r3, [pc, #80]	; (8006f60 <NVIC_SystemHandlerPriorityConfig+0x54>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8006f0e:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006f10:	68dc      	ldr	r4, [r3, #12]
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8006f12:	25ff      	movs	r5, #255	; 0xff
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006f14:	ea6f 0c04 	mvn.w	ip, r4
 8006f18:	f40c 6ce0 	and.w	ip, ip, #1792	; 0x700
 8006f1c:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8006f20:	f1cc 0404 	rsb	r4, ip, #4
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8006f24:	fa25 fc0c 	lsr.w	ip, r5, ip
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8006f28:	40a1      	lsls	r1, r4
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8006f2a:	ea02 0c0c 	and.w	ip, r2, ip

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8006f2e:	f000 02c0 	and.w	r2, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8006f32:	0940      	lsrs	r0, r0, #5
 8006f34:	f000 0018 	and.w	r0, r0, #24
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8006f38:	4085      	lsls	r5, r0
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8006f3a:	ea4c 0101 	orr.w	r1, ip, r1

  tmppriority = tmppriority << 0x04;
 8006f3e:	0109      	lsls	r1, r1, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8006f40:	fa11 f000 	lsls.w	r0, r1, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8006f44:	0992      	lsrs	r2, r2, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8006f46:	3206      	adds	r2, #6
 8006f48:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8006f4c:	ea24 0505 	bic.w	r5, r4, r5
 8006f50:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8006f54:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8006f58:	4328      	orrs	r0, r5
 8006f5a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
}
 8006f5e:	bd30      	pop	{r4, r5, pc}
 8006f60:	e000ed00 	.word	0xe000ed00

08006f64 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8006f64:	0a83      	lsrs	r3, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8006f66:	2201      	movs	r2, #1
 8006f68:	f003 030f 	and.w	r3, r3, #15
 8006f6c:	fa12 f303 	lsls.w	r3, r2, r3

  tmp = SCB->SHCSR & tmppos;
 8006f70:	4a04      	ldr	r2, [pc, #16]	; (8006f84 <NVIC_GetSystemHandlerPendingBitStatus+0x20>)
 8006f72:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8006f74:	ea03 0000 	and.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006f78:	4298      	cmp	r0, r3
 8006f7a:	bf14      	ite	ne
 8006f7c:	2000      	movne	r0, #0
 8006f7e:	2001      	moveq	r0, #1
 8006f80:	4770      	bx	lr
 8006f82:	bf00      	nop
 8006f84:	e000ed00 	.word	0xe000ed00

08006f88 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8006f88:	f000 001f 	and.w	r0, r0, #31
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	fa11 f000 	lsls.w	r0, r1, r0
 8006f92:	4b03      	ldr	r3, [pc, #12]	; (8006fa0 <NVIC_SetSystemHandlerPendingBit+0x18>)
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	ea40 0202 	orr.w	r2, r0, r2
 8006f9a:	605a      	str	r2, [r3, #4]
}
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	e000ed00 	.word	0xe000ed00

08006fa4 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8006fa4:	f000 011f 	and.w	r1, r0, #31
 8006fa8:	3901      	subs	r1, #1
 8006faa:	2001      	movs	r0, #1
 8006fac:	fa10 f101 	lsls.w	r1, r0, r1
 8006fb0:	4b02      	ldr	r3, [pc, #8]	; (8006fbc <NVIC_ClearSystemHandlerPendingBit+0x18>)
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	ea41 0202 	orr.w	r2, r1, r2
 8006fb8:	605a      	str	r2, [r3, #4]
}
 8006fba:	4770      	bx	lr
 8006fbc:	e000ed00 	.word	0xe000ed00

08006fc0 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8006fc0:	0b83      	lsrs	r3, r0, #14
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f003 030f 	and.w	r3, r3, #15
 8006fc8:	fa12 f303 	lsls.w	r3, r2, r3

  tmp = SCB->SHCSR & tmppos;
 8006fcc:	4a04      	ldr	r2, [pc, #16]	; (8006fe0 <NVIC_GetSystemHandlerActiveBitStatus+0x20>)
 8006fce:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8006fd0:	ea03 0000 	and.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006fd4:	4298      	cmp	r0, r3
 8006fd6:	bf14      	ite	ne
 8006fd8:	2000      	movne	r0, #0
 8006fda:	2001      	moveq	r0, #1
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	e000ed00 	.word	0xe000ed00

08006fe4 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8006fe4:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8006fe6:	f013 0303 	ands.w	r3, r3, #3
 8006fea:	d102      	bne.n	8006ff2 <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	; (8007018 <NVIC_GetFaultHandlerSources+0x34>)
 8006fee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006ff0:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d10d      	bne.n	8007012 <NVIC_GetFaultHandlerSources+0x2e>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8006ff6:	4a08      	ldr	r2, [pc, #32]	; (8007018 <NVIC_GetFaultHandlerSources+0x34>)

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8006ff8:	0d03      	lsrs	r3, r0, #20
 8006ffa:	f003 0303 	and.w	r3, r3, #3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8006ffe:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8007000:	00da      	lsls	r2, r3, #3
 8007002:	40d0      	lsrs	r0, r2
    if (tmppos != 0x02)
 8007004:	2b02      	cmp	r3, #2
    {
      faultsources &= (u32)0x0F;
 8007006:	bf14      	ite	ne
 8007008:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 800700c:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8007010:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8007012:	4b01      	ldr	r3, [pc, #4]	; (8007018 <NVIC_GetFaultHandlerSources+0x34>)
 8007014:	6b18      	ldr	r0, [r3, #48]	; 0x30
  }
  return faultsources;
}
 8007016:	4770      	bx	lr
 8007018:	e000ed00 	.word	0xe000ed00

0800701c <NVIC_GetFaultAddress>:
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 800701c:	4b03      	ldr	r3, [pc, #12]	; (800702c <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 800701e:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8007022:	bf0c      	ite	eq
 8007024:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8007026:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop
 800702c:	e000ed00 	.word	0xe000ed00

08007030 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8007030:	f7fd bac1 	b.w	80045b6 <__GetBASEPRI>

08007034 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8007034:	0100      	lsls	r0, r0, #4
 8007036:	f7fd babb 	b.w	80045b0 <__BASEPRICONFIG>

0800703a <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 800703a:	f7fd bab7 	b.w	80045ac <__RESETFAULTMASK>

0800703e <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 800703e:	f7fd bab3 	b.w	80045a8 <__SETFAULTMASK>

08007042 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8007042:	f7fd baaf 	b.w	80045a4 <__RESETPRIMASK>

08007046 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8007046:	f7fd baab 	b.w	80045a0 <__SETPRIMASK>
 800704a:	bf00      	nop

0800704c <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800704c:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8007050:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8007052:	8802      	ldrh	r2, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8007054:	ea4c 0303 	orr.w	r3, ip, r3
 8007058:	f8b1 c004 	ldrh.w	ip, [r1, #4]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 800705c:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8007060:	ea43 030c 	orr.w	r3, r3, ip
 8007064:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8007068:	ea43 030c 	orr.w	r3, r3, ip
 800706c:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8007070:	ea43 030c 	orr.w	r3, r3, ip
 8007074:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8007078:	ea43 030c 	orr.w	r3, r3, ip
 800707c:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
 8007080:	ea43 030c 	orr.w	r3, r3, ip
 8007084:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8007088:	ea43 030c 	orr.w	r3, r3, ip
 800708c:	ea42 0303 	orr.w	r3, r2, r3
 8007090:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8007092:	8003      	strh	r3, [r0, #0]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8007094:	8a0b      	ldrh	r3, [r1, #16]
 8007096:	8203      	strh	r3, [r0, #16]
}
 8007098:	4770      	bx	lr

0800709a <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800709a:	2300      	movs	r3, #0
 800709c:	8003      	strh	r3, [r0, #0]

  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 800709e:	8043      	strh	r3, [r0, #2]

  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80070a0:	8083      	strh	r3, [r0, #4]

  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80070a2:	80c3      	strh	r3, [r0, #6]

  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80070a4:	8103      	strh	r3, [r0, #8]

  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80070a6:	8143      	strh	r3, [r0, #10]

  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80070a8:	8183      	strh	r3, [r0, #12]

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80070aa:	81c3      	strh	r3, [r0, #14]

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80070ac:	f04f 0307 	mov.w	r3, #7
 80070b0:	8203      	strh	r3, [r0, #16]
}
 80070b2:	4770      	bx	lr

080070b4 <SPI_Cmd>:
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80070b4:	b121      	cbz	r1, 80070c0 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80070b6:	8803      	ldrh	r3, [r0, #0]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070be:	e004      	b.n	80070ca <SPI_Cmd+0x16>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 80070c0:	8803      	ldrh	r3, [r0, #0]
 80070c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070c6:	041b      	lsls	r3, r3, #16
 80070c8:	0c1b      	lsrs	r3, r3, #16
 80070ca:	8003      	strh	r3, [r0, #0]
 80070cc:	4770      	bx	lr

080070ce <SPI_ITConfig>:
  assert_param(IS_SPI_CONFIG_IT(SPI_IT));

  /* Get the SPI IT index */
  itpos = SPI_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 80070ce:	0909      	lsrs	r1, r1, #4
 80070d0:	2301      	movs	r3, #1
 80070d2:	408b      	lsls	r3, r1
 80070d4:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 80070d6:	b11a      	cbz	r2, 80070e0 <SPI_ITConfig+0x12>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 80070d8:	8882      	ldrh	r2, [r0, #4]
 80070da:	b292      	uxth	r2, r2
 80070dc:	4313      	orrs	r3, r2
 80070de:	e003      	b.n	80070e8 <SPI_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (u16)~itmask;
 80070e0:	8882      	ldrh	r2, [r0, #4]
 80070e2:	b292      	uxth	r2, r2
 80070e4:	ea22 0303 	bic.w	r3, r2, r3
 80070e8:	8083      	strh	r3, [r0, #4]
 80070ea:	4770      	bx	lr

080070ec <SPI_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_DMA_REQ(SPI_DMAReq));

  if (NewState != DISABLE)
 80070ec:	b11a      	cbz	r2, 80070f6 <SPI_DMACmd+0xa>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_DMAReq;
 80070ee:	8883      	ldrh	r3, [r0, #4]
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	4319      	orrs	r1, r3
 80070f4:	e003      	b.n	80070fe <SPI_DMACmd+0x12>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (u16)~SPI_DMAReq;
 80070f6:	8883      	ldrh	r3, [r0, #4]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	ea23 0101 	bic.w	r1, r3, r1
 80070fe:	8081      	strh	r1, [r0, #4]
 8007100:	4770      	bx	lr

08007102 <SPI_SendData>:
* Return         : None
*******************************************************************************/
void SPI_SendData(SPI_TypeDef* SPIx, u16 Data)
{
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8007102:	8181      	strh	r1, [r0, #12]
}
 8007104:	4770      	bx	lr

08007106 <SPI_ReceiveData>:
* Return         : The value of the received data.
*******************************************************************************/
u16 SPI_ReceiveData(SPI_TypeDef* SPIx)
{
  /* Return the data in the DR register */
  return SPIx->DR;
 8007106:	8980      	ldrh	r0, [r0, #12]
}
 8007108:	b280      	uxth	r0, r0
 800710a:	4770      	bx	lr

0800710c <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, u16 SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 800710c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8007110:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8007112:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, u16 SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8007114:	d004      	beq.n	8007120 <SPI_NSSInternalSoftwareConfig+0x14>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8007116:	b29b      	uxth	r3, r3
 8007118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800711c:	8003      	strh	r3, [r0, #0]
 800711e:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8007120:	4019      	ands	r1, r3
 8007122:	8001      	strh	r1, [r0, #0]
 8007124:	4770      	bx	lr

08007126 <SPI_SSOutputCmd>:
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007126:	b121      	cbz	r1, 8007132 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8007128:	8883      	ldrh	r3, [r0, #4]
 800712a:	b29b      	uxth	r3, r3
 800712c:	f043 0304 	orr.w	r3, r3, #4
 8007130:	e004      	b.n	800713c <SPI_SSOutputCmd+0x16>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8007132:	8883      	ldrh	r3, [r0, #4]
 8007134:	f023 0304 	bic.w	r3, r3, #4
 8007138:	041b      	lsls	r3, r3, #16
 800713a:	0c1b      	lsrs	r3, r3, #16
 800713c:	8083      	strh	r3, [r0, #4]
 800713e:	4770      	bx	lr

08007140 <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 8007140:	8803      	ldrh	r3, [r0, #0]
 8007142:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007146:	041b      	lsls	r3, r3, #16
 8007148:	0c1b      	lsrs	r3, r3, #16
 800714a:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 800714c:	8803      	ldrh	r3, [r0, #0]
 800714e:	b29b      	uxth	r3, r3
 8007150:	ea41 0303 	orr.w	r3, r1, r3
 8007154:	8003      	strh	r3, [r0, #0]
}
 8007156:	4770      	bx	lr

08007158 <SPI_TransmitCRC>:
* Return         : None
*******************************************************************************/
void SPI_TransmitCRC(SPI_TypeDef* SPIx)
{
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8007158:	8803      	ldrh	r3, [r0, #0]
 800715a:	b29b      	uxth	r3, r3
 800715c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007160:	8003      	strh	r3, [r0, #0]
}
 8007162:	4770      	bx	lr

08007164 <SPI_CalculateCRC>:
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007164:	b121      	cbz	r1, 8007170 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8007166:	8803      	ldrh	r3, [r0, #0]
 8007168:	b29b      	uxth	r3, r3
 800716a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800716e:	e004      	b.n	800717a <SPI_CalculateCRC+0x16>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8007170:	8803      	ldrh	r3, [r0, #0]
 8007172:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007176:	041b      	lsls	r3, r3, #16
 8007178:	0c1b      	lsrs	r3, r3, #16
 800717a:	8003      	strh	r3, [r0, #0]
 800717c:	4770      	bx	lr

0800717e <SPI_GetCRC>:
  u16 crcreg = 0;

  /* Check the parameters */
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 800717e:	2901      	cmp	r1, #1
 8007180:	d002      	beq.n	8007188 <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8007182:	8b00      	ldrh	r0, [r0, #24]
 8007184:	b280      	uxth	r0, r0
 8007186:	4770      	bx	lr
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8007188:	8a80      	ldrh	r0, [r0, #20]
 800718a:	b280      	uxth	r0, r0
  }

  /* Return the selected CRC register */
  return crcreg;
}
 800718c:	4770      	bx	lr

0800718e <SPI_GetCRCPolynomial>:
* Return         : The CRC Polynomial register value.
*******************************************************************************/
u16 SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
{
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 800718e:	8a00      	ldrh	r0, [r0, #16]
}
 8007190:	b280      	uxth	r0, r0
 8007192:	4770      	bx	lr

08007194 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, u16 SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 8007194:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8007198:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, u16 SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 800719a:	d103      	bne.n	80071a4 <SPI_BiDirectionalLineConfig+0x10>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 800719c:	b29b      	uxth	r3, r3
 800719e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80071a2:	e003      	b.n	80071ac <SPI_BiDirectionalLineConfig+0x18>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80071a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071a8:	041b      	lsls	r3, r3, #16
 80071aa:	0c1b      	lsrs	r3, r3, #16
 80071ac:	8003      	strh	r3, [r0, #0]
 80071ae:	4770      	bx	lr

080071b0 <SPI_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_SPI_GET_FLAG(SPI_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_FLAG) != (u16)RESET)
 80071b0:	8903      	ldrh	r3, [r0, #8]
 80071b2:	4219      	tst	r1, r3
    /* SPI_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_FLAG status */
  return  bitstatus;
}
 80071b4:	bf0c      	ite	eq
 80071b6:	2000      	moveq	r0, #0
 80071b8:	2001      	movne	r0, #1
 80071ba:	4770      	bx	lr

080071bc <SPI_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_SPI_CLEAR_FLAG(SPI_FLAG));
    
  /* SPI_FLAG_MODF flag clear */
  if(SPI_FLAG == SPI_FLAG_MODF)
 80071bc:	2920      	cmp	r1, #32
 80071be:	d106      	bne.n	80071ce <SPI_ClearFlag+0x12>
  {
    /* Read SR register */
    (void)SPIx->SR;
 80071c0:	8903      	ldrh	r3, [r0, #8]
    /* Write on CR1 register */
    SPIx->CR1 |= CR1_SPE_Set; 
 80071c2:	8803      	ldrh	r3, [r0, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071ca:	8003      	strh	r3, [r0, #0]
 80071cc:	4770      	bx	lr
  }
  /* SPI_FLAG_OVR flag clear */
  else if(SPI_FLAG == SPI_FLAG_OVR)  
  {
    /* Read SR register */
    (void)SPIx->SR;
 80071ce:	8903      	ldrh	r3, [r0, #8]
    (void)SPIx->SR;
    /* Write on CR1 register */
    SPIx->CR1 |= CR1_SPE_Set; 
  }
  /* SPI_FLAG_OVR flag clear */
  else if(SPI_FLAG == SPI_FLAG_OVR)  
 80071d0:	2940      	cmp	r1, #64	; 0x40
    (void)SPIx->SR;
  }
  else /* SPI_FLAG_CRCERR flag clear */
  {
    /* Clear the selected SPI flag */
    SPIx->SR &= (u16)~SPI_FLAG;
 80071d2:	bf1e      	ittt	ne
 80071d4:	b29b      	uxthne	r3, r3
 80071d6:	ea23 0101 	bicne.w	r1, r3, r1
 80071da:	8101      	strhne	r1, [r0, #8]
 80071dc:	4770      	bx	lr

080071de <SPI_GetITStatus>:
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80071de:	2301      	movs	r3, #1
 80071e0:	f001 020f 	and.w	r2, r1, #15
 80071e4:	fa13 f202 	lsls.w	r2, r3, r2
  /* Get the SPI IT index */
  itmask = SPI_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80071e8:	f8b0 c004 	ldrh.w	ip, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80071ec:	8900      	ldrh	r0, [r0, #8]
  /* Get the SPI IT index */
  itmask = SPI_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80071ee:	fa1f fc8c 	uxth.w	ip, ip

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80071f2:	b280      	uxth	r0, r0
 80071f4:	4010      	ands	r0, r2
 80071f6:	d006      	beq.n	8007206 <SPI_GetITStatus+0x28>
  itpos = (u16)((u16)0x01 << (SPI_IT & (u8)0x0F));

  /* Get the SPI IT index */
  itmask = SPI_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
 80071f8:	0909      	lsrs	r1, r1, #4
 80071fa:	408b      	lsls	r3, r1
 80071fc:	ea1c 0f03 	tst.w	ip, r3
 8007200:	bf0c      	ite	eq
 8007202:	2000      	moveq	r0, #0
 8007204:	2001      	movne	r0, #1
    /* SPI_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_IT status */
  return bitstatus;
}
 8007206:	4770      	bx	lr

08007208 <SPI_ClearITPendingBit>:

  /* Check the parameters */
  assert_param(IS_SPI_CLEAR_IT(SPI_IT));

  /* SPI_IT_MODF pending bit clear */
  if(SPI_IT == SPI_IT_MODF)
 8007208:	2955      	cmp	r1, #85	; 0x55
 800720a:	d106      	bne.n	800721a <SPI_ClearITPendingBit+0x12>
  {
    /* Read SR register */
    (void)SPIx->SR;
 800720c:	8903      	ldrh	r3, [r0, #8]
    /* Write on CR1 register */
    SPIx->CR1 |= CR1_SPE_Set; 
 800720e:	8803      	ldrh	r3, [r0, #0]
 8007210:	b29b      	uxth	r3, r3
 8007212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007216:	8003      	strh	r3, [r0, #0]
 8007218:	4770      	bx	lr
  }
  else if(SPI_IT == SPI_IT_OVR)   /* SPI_IT_OVR pending bit clear */ 
 800721a:	2956      	cmp	r1, #86	; 0x56
  {
    /* Read SR register */
    (void)(SPIx->SR);
 800721c:	8903      	ldrh	r3, [r0, #8]
    /* Read SR register */
    (void)SPIx->SR;
    /* Write on CR1 register */
    SPIx->CR1 |= CR1_SPE_Set; 
  }
  else if(SPI_IT == SPI_IT_OVR)   /* SPI_IT_OVR pending bit clear */ 
 800721e:	d100      	bne.n	8007222 <SPI_ClearITPendingBit+0x1a>
 8007220:	4770      	bx	lr
  else   /* SPI_IT_CRCERR pending bit clear */
  {
    /* Get the SPI IT index */
    itpos = (u16)((u16)0x01 << (SPI_IT & (u8)0x0F));
    /* Clear the selected SPI interrupt pending bits */
    SPIx->SR &= (u16)~itpos;
 8007222:	f001 010f 	and.w	r1, r1, #15
 8007226:	2201      	movs	r2, #1
 8007228:	fa12 f101 	lsls.w	r1, r2, r1
 800722c:	b29b      	uxth	r3, r3
 800722e:	ea23 0101 	bic.w	r1, r3, r1
 8007232:	8101      	strh	r1, [r0, #8]
 8007234:	4770      	bx	lr

08007236 <SPI_DeInit>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_DeInit(SPI_TypeDef* SPIx)
{
  switch (*(u32*)&SPIx)
 8007236:	4b10      	ldr	r3, [pc, #64]	; (8007278 <SPI_DeInit+0x42>)
* Input          : - SPIx: where x can be 1 or 2 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_DeInit(SPI_TypeDef* SPIx)
{
 8007238:	b510      	push	{r4, lr}
  switch (*(u32*)&SPIx)
 800723a:	4298      	cmp	r0, r3
 800723c:	d00e      	beq.n	800725c <SPI_DeInit+0x26>
 800723e:	4b0f      	ldr	r3, [pc, #60]	; (800727c <SPI_DeInit+0x46>)
 8007240:	4298      	cmp	r0, r3
 8007242:	d117      	bne.n	8007274 <SPI_DeInit+0x3e>
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8007244:	2101      	movs	r1, #1
 8007246:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800724a:	f000 f969 	bl	8007520 <RCC_APB2PeriphResetCmd>
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 800724e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007252:	2100      	movs	r1, #0
      break;

    default:
      break;
  }
}
 8007254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8007258:	f000 b962 	b.w	8007520 <RCC_APB2PeriphResetCmd>
      break;

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 800725c:	2101      	movs	r1, #1
 800725e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007262:	f000 f96b 	bl	800753c <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8007266:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800726a:	2100      	movs	r1, #0
      break;

    default:
      break;
  }
}
 800726c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8007270:	f000 b964 	b.w	800753c <RCC_APB1PeriphResetCmd>
 8007274:	bd10      	pop	{r4, pc}
 8007276:	bf00      	nop
 8007278:	40003800 	.word	0x40003800
 800727c:	40013000 	.word	0x40013000

08007280 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Disable APB2 Peripheral Reset */
  RCC->APB2RSTR = 0x00000000;
 8007280:	4b10      	ldr	r3, [pc, #64]	; (80072c4 <RCC_DeInit+0x44>)
 8007282:	2200      	movs	r2, #0

  /* Disable APB1 Peripheral Reset */
  RCC->APB1RSTR = 0x00000000;

  /* FLITF and SRAM Clock ON */
  RCC->AHBENR = 0x00000014;
 8007284:	2114      	movs	r1, #20
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Disable APB2 Peripheral Reset */
  RCC->APB2RSTR = 0x00000000;
 8007286:	60da      	str	r2, [r3, #12]

  /* Disable APB1 Peripheral Reset */
  RCC->APB1RSTR = 0x00000000;
 8007288:	611a      	str	r2, [r3, #16]

  /* FLITF and SRAM Clock ON */
  RCC->AHBENR = 0x00000014;
 800728a:	6159      	str	r1, [r3, #20]

  /* Disable APB2 Peripheral Clock */
  RCC->APB2ENR = 0x00000000;
 800728c:	619a      	str	r2, [r3, #24]

  /* Disable APB1 Peripheral Clock */
  RCC->APB1ENR = 0x00000000;
 800728e:	61da      	str	r2, [r3, #28]

  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8007290:	6819      	ldr	r1, [r3, #0]
 8007292:	f041 0101 	orr.w	r1, r1, #1
 8007296:	6019      	str	r1, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits*/
  RCC->CFGR &= 0xF8FF0000;
 8007298:	6858      	ldr	r0, [r3, #4]
 800729a:	490b      	ldr	r1, [pc, #44]	; (80072c8 <RCC_DeInit+0x48>)
 800729c:	ea00 0101 	and.w	r1, r0, r1
 80072a0:	6059      	str	r1, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFF;
 80072a2:	6819      	ldr	r1, [r3, #0]
 80072a4:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80072a8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80072ac:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFF;
 80072ae:	6819      	ldr	r1, [r3, #0]
 80072b0:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80072b4:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFF;
 80072b6:	6859      	ldr	r1, [r3, #4]
 80072b8:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 80072bc:	6059      	str	r1, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80072be:	609a      	str	r2, [r3, #8]
}
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	40021000 	.word	0x40021000
 80072c8:	f8ff0000 	.word	0xf8ff0000

080072cc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80072cc:	4b0c      	ldr	r3, [pc, #48]	; (8007300 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80072ce:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80072d8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80072e0:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80072e2:	d003      	beq.n	80072ec <RCC_HSEConfig+0x20>
 80072e4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80072e8:	d109      	bne.n	80072fe <RCC_HSEConfig+0x32>
 80072ea:	e004      	b.n	80072f6 <RCC_HSEConfig+0x2a>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80072f2:	601a      	str	r2, [r3, #0]
      break;
 80072f4:	4770      	bx	lr
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	4770      	bx	lr
 8007300:	40021000 	.word	0x40021000

08007304 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8007304:	4b03      	ldr	r3, [pc, #12]	; (8007314 <RCC_AdjustHSICalibrationValue+0x10>)
 8007306:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[7:3] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8007308:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[7:3] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 800730c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8007310:	601a      	str	r2, [r3, #0]
}
 8007312:	4770      	bx	lr
 8007314:	40021000 	.word	0x40021000

08007318 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8007318:	4b01      	ldr	r3, [pc, #4]	; (8007320 <RCC_HSICmd+0x8>)
 800731a:	6018      	str	r0, [r3, #0]
}
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	42420000 	.word	0x42420000

08007324 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8007324:	4b04      	ldr	r3, [pc, #16]	; (8007338 <RCC_PLLConfig+0x14>)
 8007326:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[21:18] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8007328:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800732c:	ea40 0202 	orr.w	r2, r0, r2
 8007330:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8007332:	605a      	str	r2, [r3, #4]
}
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	40021000 	.word	0x40021000

0800733c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 800733c:	4b01      	ldr	r3, [pc, #4]	; (8007344 <RCC_PLLCmd+0x8>)
 800733e:	6018      	str	r0, [r3, #0]
}
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	42420060 	.word	0x42420060

08007348 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8007348:	4b03      	ldr	r3, [pc, #12]	; (8007358 <RCC_SYSCLKConfig+0x10>)
 800734a:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800734c:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8007350:	ea40 0202 	orr.w	r2, r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8007354:	605a      	str	r2, [r3, #4]
}
 8007356:	4770      	bx	lr
 8007358:	40021000 	.word	0x40021000

0800735c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 800735c:	4b02      	ldr	r3, [pc, #8]	; (8007368 <RCC_GetSYSCLKSource+0xc>)
 800735e:	6858      	ldr	r0, [r3, #4]
}
 8007360:	f000 000c 	and.w	r0, r0, #12
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	40021000 	.word	0x40021000

0800736c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800736c:	4b03      	ldr	r3, [pc, #12]	; (800737c <RCC_HCLKConfig+0x10>)
 800736e:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[7:4] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8007370:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[7:4] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8007374:	ea40 0202 	orr.w	r2, r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8007378:	605a      	str	r2, [r3, #4]
}
 800737a:	4770      	bx	lr
 800737c:	40021000 	.word	0x40021000

08007380 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_PCLK1));

  tmpreg = RCC->CFGR;
 8007380:	4b03      	ldr	r3, [pc, #12]	; (8007390 <RCC_PCLK1Config+0x10>)
 8007382:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[10:8] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8007384:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700

  /* Set PPRE1[10:8] bits according to RCC_PCLK1 value */
  tmpreg |= RCC_PCLK1;
 8007388:	ea40 0202 	orr.w	r2, r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800738c:	605a      	str	r2, [r3, #4]
}
 800738e:	4770      	bx	lr
 8007390:	40021000 	.word	0x40021000

08007394 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8007394:	4b03      	ldr	r3, [pc, #12]	; (80073a4 <RCC_PCLK2Config+0x10>)
 8007396:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[13:11] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8007398:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800

  /* Set PPRE2[13:11] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2 << 3;
 800739c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80073a0:	605a      	str	r2, [r3, #4]
}
 80073a2:	4770      	bx	lr
 80073a4:	40021000 	.word	0x40021000

080073a8 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80073a8:	b119      	cbz	r1, 80073b2 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) 0x40021009 |= RCC_IT;
 80073aa:	4b05      	ldr	r3, [pc, #20]	; (80073c0 <RCC_ITConfig+0x18>)
 80073ac:	781a      	ldrb	r2, [r3, #0]
 80073ae:	4310      	orrs	r0, r2
 80073b0:	e003      	b.n	80073ba <RCC_ITConfig+0x12>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) 0x40021009 &= ~(u32)RCC_IT;
 80073b2:	4b03      	ldr	r3, [pc, #12]	; (80073c0 <RCC_ITConfig+0x18>)
 80073b4:	781a      	ldrb	r2, [r3, #0]
 80073b6:	ea22 0000 	bic.w	r0, r2, r0
 80073ba:	7018      	strb	r0, [r3, #0]
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop
 80073c0:	40021009 	.word	0x40021009

080073c4 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80073c4:	4b01      	ldr	r3, [pc, #4]	; (80073cc <RCC_USBCLKConfig+0x8>)
 80073c6:	6018      	str	r0, [r3, #0]
}
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	424200d8 	.word	0x424200d8

080073d0 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_ADCCLK));

  tmpreg = RCC->CFGR;
 80073d0:	4b03      	ldr	r3, [pc, #12]	; (80073e0 <RCC_ADCCLKConfig+0x10>)
 80073d2:	685a      	ldr	r2, [r3, #4]

  /* Clear ADCPRE[15:14] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80073d4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000

  /* Set ADCPRE[15:14] bits according to RCC_ADCCLK value */
  tmpreg |= RCC_ADCCLK;
 80073d8:	ea40 0202 	orr.w	r2, r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80073dc:	605a      	str	r2, [r3, #4]
}
 80073de:	4770      	bx	lr
 80073e0:	40021000 	.word	0x40021000

080073e4 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_BASE = RCC_LSE_OFF;
 80073e4:	4b06      	ldr	r3, [pc, #24]	; (8007400 <RCC_LSEConfig+0x1c>)
 80073e6:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_BASE = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80073e8:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_BASE = RCC_LSE_OFF;
 80073ea:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_BASE = RCC_LSE_OFF;
 80073ec:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80073ee:	d002      	beq.n	80073f6 <RCC_LSEConfig+0x12>
 80073f0:	2804      	cmp	r0, #4
 80073f2:	d104      	bne.n	80073fe <RCC_LSEConfig+0x1a>
 80073f4:	e001      	b.n	80073fa <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_BASE = RCC_LSE_ON;
 80073f6:	7018      	strb	r0, [r3, #0]
      break;
 80073f8:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_BASE = RCC_LSE_Bypass | RCC_LSE_ON;
 80073fa:	2205      	movs	r2, #5
 80073fc:	701a      	strb	r2, [r3, #0]
 80073fe:	4770      	bx	lr
 8007400:	40021020 	.word	0x40021020

08007404 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8007404:	4b01      	ldr	r3, [pc, #4]	; (800740c <RCC_LSICmd+0x8>)
 8007406:	6018      	str	r0, [r3, #0]
}
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	42420480 	.word	0x42420480

08007410 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8007410:	4b02      	ldr	r3, [pc, #8]	; (800741c <RCC_RTCCLKConfig+0xc>)
 8007412:	6a1a      	ldr	r2, [r3, #32]
 8007414:	ea40 0202 	orr.w	r2, r0, r2
 8007418:	621a      	str	r2, [r3, #32]
}
 800741a:	4770      	bx	lr
 800741c:	40021000 	.word	0x40021000

08007420 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8007420:	4b01      	ldr	r3, [pc, #4]	; (8007428 <RCC_RTCCLKCmd+0x8>)
 8007422:	6018      	str	r0, [r3, #0]
}
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	4242043c 	.word	0x4242043c

0800742c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800742c:	4b23      	ldr	r3, [pc, #140]	; (80074bc <RCC_GetClocksFreq+0x90>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800742e:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8007430:	685a      	ldr	r2, [r3, #4]

  switch (tmp)
 8007432:	f002 020c 	and.w	r2, r2, #12
 8007436:	2a04      	cmp	r2, #4
 8007438:	d014      	beq.n	8007464 <RCC_GetClocksFreq+0x38>
 800743a:	2a08      	cmp	r2, #8
 800743c:	d112      	bne.n	8007464 <RCC_GetClocksFreq+0x38>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800743e:	685a      	ldr	r2, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8007440:	6859      	ldr	r1, [r3, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8007442:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
 8007446:	0c92      	lsrs	r2, r2, #18
 8007448:	3202      	adds	r2, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800744a:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 800744e:	d003      	beq.n	8007458 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007456:	d001      	beq.n	800745c <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8007458:	4b19      	ldr	r3, [pc, #100]	; (80074c0 <RCC_GetClocksFreq+0x94>)
 800745a:	e000      	b.n	800745e <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 800745c:	4b19      	ldr	r3, [pc, #100]	; (80074c4 <RCC_GetClocksFreq+0x98>)
 800745e:	435a      	muls	r2, r3
 8007460:	6002      	str	r2, [r0, #0]
 8007462:	e001      	b.n	8007468 <RCC_GetClocksFreq+0x3c>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8007464:	4b17      	ldr	r3, [pc, #92]	; (80074c4 <RCC_GetClocksFreq+0x98>)
 8007466:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8007468:	4a14      	ldr	r2, [pc, #80]	; (80074bc <RCC_GetClocksFreq+0x90>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800746a:	4b17      	ldr	r3, [pc, #92]	; (80074c8 <RCC_GetClocksFreq+0x9c>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800746c:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800746e:	6804      	ldr	r4, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8007470:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8007474:	0909      	lsrs	r1, r1, #4
 8007476:	5c59      	ldrb	r1, [r3, r1]
 8007478:	fa34 f101 	lsrs.w	r1, r4, r1
 800747c:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800747e:	6854      	ldr	r4, [r2, #4]
 8007480:	f404 6ce0 	and.w	ip, r4, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8007484:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8007488:	f813 400c 	ldrb.w	r4, [r3, ip]
 800748c:	fa31 f404 	lsrs.w	r4, r1, r4
 8007490:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8007492:	6854      	ldr	r4, [r2, #4]
 8007494:	f404 5c60 	and.w	ip, r4, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8007498:	ea4f 2cdc 	mov.w	ip, ip, lsr #11
 800749c:	f813 c00c 	ldrb.w	ip, [r3, ip]
 80074a0:	fa21 f10c 	lsr.w	r1, r1, ip
 80074a4:	60c1      	str	r1, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80074a6:	6852      	ldr	r2, [r2, #4]
 80074a8:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80074ac:	eb03 3392 	add.w	r3, r3, r2, lsr #14
 80074b0:	7c1b      	ldrb	r3, [r3, #16]
 80074b2:	fbb1 f1f3 	udiv	r1, r1, r3
 80074b6:	6101      	str	r1, [r0, #16]
}
 80074b8:	bd10      	pop	{r4, pc}
 80074ba:	bf00      	nop
 80074bc:	40021000 	.word	0x40021000
 80074c0:	003d0900 	.word	0x003d0900
 80074c4:	007a1200 	.word	0x007a1200
 80074c8:	08009360 	.word	0x08009360

080074cc <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80074cc:	b119      	cbz	r1, 80074d6 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80074ce:	4b05      	ldr	r3, [pc, #20]	; (80074e4 <RCC_AHBPeriphClockCmd+0x18>)
 80074d0:	695a      	ldr	r2, [r3, #20]
 80074d2:	4310      	orrs	r0, r2
 80074d4:	e003      	b.n	80074de <RCC_AHBPeriphClockCmd+0x12>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80074d6:	4b03      	ldr	r3, [pc, #12]	; (80074e4 <RCC_AHBPeriphClockCmd+0x18>)
 80074d8:	695a      	ldr	r2, [r3, #20]
 80074da:	ea22 0000 	bic.w	r0, r2, r0
 80074de:	6158      	str	r0, [r3, #20]
 80074e0:	4770      	bx	lr
 80074e2:	bf00      	nop
 80074e4:	40021000 	.word	0x40021000

080074e8 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80074e8:	b119      	cbz	r1, 80074f2 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80074ea:	4b05      	ldr	r3, [pc, #20]	; (8007500 <RCC_APB2PeriphClockCmd+0x18>)
 80074ec:	699a      	ldr	r2, [r3, #24]
 80074ee:	4310      	orrs	r0, r2
 80074f0:	e003      	b.n	80074fa <RCC_APB2PeriphClockCmd+0x12>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80074f2:	4b03      	ldr	r3, [pc, #12]	; (8007500 <RCC_APB2PeriphClockCmd+0x18>)
 80074f4:	699a      	ldr	r2, [r3, #24]
 80074f6:	ea22 0000 	bic.w	r0, r2, r0
 80074fa:	6198      	str	r0, [r3, #24]
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40021000 	.word	0x40021000

08007504 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007504:	b119      	cbz	r1, 800750e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8007506:	4b05      	ldr	r3, [pc, #20]	; (800751c <RCC_APB1PeriphClockCmd+0x18>)
 8007508:	69da      	ldr	r2, [r3, #28]
 800750a:	4310      	orrs	r0, r2
 800750c:	e003      	b.n	8007516 <RCC_APB1PeriphClockCmd+0x12>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800750e:	4b03      	ldr	r3, [pc, #12]	; (800751c <RCC_APB1PeriphClockCmd+0x18>)
 8007510:	69da      	ldr	r2, [r3, #28]
 8007512:	ea22 0000 	bic.w	r0, r2, r0
 8007516:	61d8      	str	r0, [r3, #28]
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	40021000 	.word	0x40021000

08007520 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007520:	b119      	cbz	r1, 800752a <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8007522:	4b05      	ldr	r3, [pc, #20]	; (8007538 <RCC_APB2PeriphResetCmd+0x18>)
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	4310      	orrs	r0, r2
 8007528:	e003      	b.n	8007532 <RCC_APB2PeriphResetCmd+0x12>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800752a:	4b03      	ldr	r3, [pc, #12]	; (8007538 <RCC_APB2PeriphResetCmd+0x18>)
 800752c:	68da      	ldr	r2, [r3, #12]
 800752e:	ea22 0000 	bic.w	r0, r2, r0
 8007532:	60d8      	str	r0, [r3, #12]
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	40021000 	.word	0x40021000

0800753c <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800753c:	b119      	cbz	r1, 8007546 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800753e:	4b05      	ldr	r3, [pc, #20]	; (8007554 <RCC_APB1PeriphResetCmd+0x18>)
 8007540:	691a      	ldr	r2, [r3, #16]
 8007542:	4310      	orrs	r0, r2
 8007544:	e003      	b.n	800754e <RCC_APB1PeriphResetCmd+0x12>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8007546:	4b03      	ldr	r3, [pc, #12]	; (8007554 <RCC_APB1PeriphResetCmd+0x18>)
 8007548:	691a      	ldr	r2, [r3, #16]
 800754a:	ea22 0000 	bic.w	r0, r2, r0
 800754e:	6118      	str	r0, [r3, #16]
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	40021000 	.word	0x40021000

08007558 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8007558:	4b01      	ldr	r3, [pc, #4]	; (8007560 <RCC_BackupResetCmd+0x8>)
 800755a:	6018      	str	r0, [r3, #0]
}
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	42420440 	.word	0x42420440

08007564 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8007564:	4b01      	ldr	r3, [pc, #4]	; (800756c <RCC_ClockSecuritySystemCmd+0x8>)
 8007566:	6018      	str	r0, [r3, #0]
}
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	4242004c 	.word	0x4242004c

08007570 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[26:24] bits to select the MCO source */
  *(vu8 *) 0x40021007 = RCC_MCO;
 8007570:	4b01      	ldr	r3, [pc, #4]	; (8007578 <RCC_MCOConfig+0x8>)
 8007572:	7018      	strb	r0, [r3, #0]
}
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	40021007 	.word	0x40021007

0800757c <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800757c:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800757e:	2b01      	cmp	r3, #1
 8007580:	d102      	bne.n	8007588 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8007582:	4b07      	ldr	r3, [pc, #28]	; (80075a0 <RCC_GetFlagStatus+0x24>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	e004      	b.n	8007592 <RCC_GetFlagStatus+0x16>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8007588:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 800758a:	4b05      	ldr	r3, [pc, #20]	; (80075a0 <RCC_GetFlagStatus+0x24>)
 800758c:	bf0c      	ite	eq
 800758e:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8007590:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 8007592:	f000 001f 	and.w	r0, r0, #31
 8007596:	fa33 f000 	lsrs.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 800759a:	f000 0001 	and.w	r0, r0, #1
 800759e:	4770      	bx	lr
 80075a0:	40021000 	.word	0x40021000

080075a4 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80075a4:	b508      	push	{r3, lr}
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80075a6:	2031      	movs	r0, #49	; 0x31
 80075a8:	f7ff ffe8 	bl	800757c <RCC_GetFlagStatus>
 80075ac:	4b08      	ldr	r3, [pc, #32]	; (80075d0 <RCC_WaitForHSEStartUp+0x2c>)
 80075ae:	7018      	strb	r0, [r3, #0]
    StartUpCounter++;  
 80075b0:	685a      	ldr	r2, [r3, #4]
 80075b2:	3201      	adds	r2, #1
 80075b4:	605a      	str	r2, [r3, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80075b6:	781a      	ldrb	r2, [r3, #0]
 80075b8:	b912      	cbnz	r2, 80075c0 <RCC_WaitForHSEStartUp+0x1c>
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	2bff      	cmp	r3, #255	; 0xff
 80075be:	d1f2      	bne.n	80075a6 <RCC_WaitForHSEStartUp+0x2>


  if(RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80075c0:	2031      	movs	r0, #49	; 0x31
 80075c2:	f7ff ffdb 	bl	800757c <RCC_GetFlagStatus>
  }
  else
  {
    return ERROR;
  }  
}
 80075c6:	3800      	subs	r0, #0
 80075c8:	bf18      	it	ne
 80075ca:	2001      	movne	r0, #1
 80075cc:	bd08      	pop	{r3, pc}
 80075ce:	bf00      	nop
 80075d0:	20000420 	.word	0x20000420

080075d4 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80075d4:	4b02      	ldr	r3, [pc, #8]	; (80075e0 <RCC_ClearFlag+0xc>)
 80075d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075d8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80075dc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80075de:	4770      	bx	lr
 80075e0:	40021000 	.word	0x40021000

080075e4 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80075e4:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <RCC_GetITStatus+0x10>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80075ea:	bf0c      	ite	eq
 80075ec:	2000      	moveq	r0, #0
 80075ee:	2001      	movne	r0, #1
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	40021000 	.word	0x40021000

080075f8 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) 0x4002100A = RCC_IT;
 80075f8:	4b01      	ldr	r3, [pc, #4]	; (8007600 <RCC_ClearITPendingBit+0x8>)
 80075fa:	7018      	strb	r0, [r3, #0]
}
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	4002100a 	.word	0x4002100a

08007604 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 8007604:	b510      	push	{r4, lr}
 8007606:	4c07      	ldr	r4, [pc, #28]	; (8007624 <Standard_GetConfiguration+0x20>)
  if (Length == 0)
 8007608:	b920      	cbnz	r0, 8007614 <Standard_GetConfiguration+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 800760a:	6822      	ldr	r2, [r4, #0]
 800760c:	f04f 0101 	mov.w	r1, #1
 8007610:	8211      	strh	r1, [r2, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8007612:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8007614:	4b04      	ldr	r3, [pc, #16]	; (8007628 <Standard_GetConfiguration+0x24>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 800761c:	6820      	ldr	r0, [r4, #0]
 800761e:	300a      	adds	r0, #10
}
 8007620:	bd10      	pop	{r4, pc}
 8007622:	bf00      	nop
 8007624:	2000042c 	.word	0x2000042c
 8007628:	20000450 	.word	0x20000450

0800762c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 800762c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 800762e:	4b0a      	ldr	r3, [pc, #40]	; (8007658 <Standard_SetConfiguration+0x2c>)
 8007630:	490a      	ldr	r1, [pc, #40]	; (800765c <Standard_SetConfiguration+0x30>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	7849      	ldrb	r1, [r1, #1]
 8007636:	78da      	ldrb	r2, [r3, #3]
 8007638:	4291      	cmp	r1, r2
 800763a:	d30a      	bcc.n	8007652 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 800763c:	7899      	ldrb	r1, [r3, #2]
 800763e:	b941      	cbnz	r1, 8007652 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8007640:	889c      	ldrh	r4, [r3, #4]
 8007642:	b934      	cbnz	r4, 8007652 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8007644:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8007646:	4b06      	ldr	r3, [pc, #24]	; (8007660 <Standard_SetConfiguration+0x34>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	4798      	blx	r3
 800764e:	4620      	mov	r0, r4
    return USB_SUCCESS;
 8007650:	bd10      	pop	{r4, pc}
 8007652:	2002      	movs	r0, #2
  }
  else
  {
    return USB_UNSUPPORT;
  }
}
 8007654:	bd10      	pop	{r4, pc}
 8007656:	bf00      	nop
 8007658:	2000042c 	.word	0x2000042c
 800765c:	20000100 	.word	0x20000100
 8007660:	20000450 	.word	0x20000450

08007664 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8007664:	b510      	push	{r4, lr}
 8007666:	4c07      	ldr	r4, [pc, #28]	; (8007684 <Standard_GetInterface+0x20>)
  if (Length == 0)
 8007668:	b920      	cbnz	r0, 8007674 <Standard_GetInterface+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 800766a:	6822      	ldr	r2, [r4, #0]
 800766c:	f04f 0101 	mov.w	r1, #1
 8007670:	8211      	strh	r1, [r2, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8007672:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8007674:	4b04      	ldr	r3, [pc, #16]	; (8007688 <Standard_GetInterface+0x24>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 800767c:	6820      	ldr	r0, [r4, #0]
 800767e:	300c      	adds	r0, #12
}
 8007680:	bd10      	pop	{r4, pc}
 8007682:	bf00      	nop
 8007684:	2000042c 	.word	0x2000042c
 8007688:	20000450 	.word	0x20000450

0800768c <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 800768c:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 800768e:	4c0e      	ldr	r4, [pc, #56]	; (80076c8 <Standard_SetInterface+0x3c>)
 8007690:	4b0e      	ldr	r3, [pc, #56]	; (80076cc <Standard_SetInterface+0x40>)
 8007692:	6822      	ldr	r2, [r4, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	7950      	ldrb	r0, [r2, #5]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	78d1      	ldrb	r1, [r2, #3]
 800769c:	4798      	blx	r3

  if (pInformation->Current_Configuration != 0)
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	7a9a      	ldrb	r2, [r3, #10]
 80076a2:	b17a      	cbz	r2, 80076c4 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 80076a4:	b970      	cbnz	r0, 80076c4 <Standard_SetInterface+0x38>
 80076a6:	791a      	ldrb	r2, [r3, #4]
 80076a8:	b962      	cbnz	r2, 80076c4 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 80076aa:	789d      	ldrb	r5, [r3, #2]
 80076ac:	b955      	cbnz	r5, 80076c4 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 80076ae:	4b08      	ldr	r3, [pc, #32]	; (80076d0 <Standard_SetInterface+0x44>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 80076b6:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 80076b8:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 80076ba:	795a      	ldrb	r2, [r3, #5]
 80076bc:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 80076be:	78da      	ldrb	r2, [r3, #3]
 80076c0:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
 80076c4:	2002      	movs	r0, #2
    }

  }

  return USB_UNSUPPORT;
}
 80076c6:	bd38      	pop	{r3, r4, r5, pc}
 80076c8:	2000042c 	.word	0x2000042c
 80076cc:	2000044c 	.word	0x2000044c
 80076d0:	20000450 	.word	0x20000450

080076d4 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 80076d4:	b508      	push	{r3, lr}
  if (Length == 0)
 80076d6:	4602      	mov	r2, r0
 80076d8:	4b24      	ldr	r3, [pc, #144]	; (800776c <Standard_GetStatus+0x98>)
 80076da:	b920      	cbnz	r0, 80076e6 <Standard_GetStatus+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f04f 0102 	mov.w	r1, #2
 80076e2:	8219      	strh	r1, [r3, #16]
    return 0;
 80076e4:	e03f      	b.n	8007766 <Standard_GetStatus+0x92>
  }

  StatusInfo.w = 0;
 80076e6:	4a22      	ldr	r2, [pc, #136]	; (8007770 <Standard_GetStatus+0x9c>)
 80076e8:	f04f 0100 	mov.w	r1, #0
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80076ec:	681b      	ldr	r3, [r3, #0]
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  StatusInfo.w = 0;
 80076ee:	8011      	strh	r1, [r2, #0]
  /* Reset Status Information */

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80076f0:	7819      	ldrb	r1, [r3, #0]
 80076f2:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 80076f6:	d112      	bne.n	800771e <Standard_GetStatus+0x4a>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 80076f8:	7a5b      	ldrb	r3, [r3, #9]
 80076fa:	f013 0f20 	tst.w	r3, #32
 80076fe:	d003      	beq.n	8007708 <Standard_GetStatus+0x34>
    {
      SetBit(StatusInfo0, 1);
 8007700:	7811      	ldrb	r1, [r2, #0]
 8007702:	f041 0102 	orr.w	r1, r1, #2
 8007706:	7011      	strb	r1, [r2, #0]
    }

    /* Self-powered */
    if (ValBit(Feature, 6))
 8007708:	f013 0f40 	tst.w	r3, #64	; 0x40
 800770c:	4b18      	ldr	r3, [pc, #96]	; (8007770 <Standard_GetStatus+0x9c>)
    {
      SetBit(StatusInfo0, 0);
 800770e:	781a      	ldrb	r2, [r3, #0]
 8007710:	bf14      	ite	ne
 8007712:	f042 0201 	orrne.w	r2, r2, #1
    }
    else /* Bus-powered */
    {
      ClrBit(StatusInfo0, 0);
 8007716:	f022 0201 	biceq.w	r2, r2, #1
 800771a:	701a      	strb	r2, [r3, #0]
 800771c:	e01e      	b.n	800775c <Standard_GetStatus+0x88>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800771e:	2901      	cmp	r1, #1
 8007720:	d021      	beq.n	8007766 <Standard_GetStatus+0x92>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007722:	2902      	cmp	r1, #2
 8007724:	d001      	beq.n	800772a <Standard_GetStatus+0x56>
 8007726:	2200      	movs	r2, #0
 8007728:	e01d      	b.n	8007766 <Standard_GetStatus+0x92>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 800772a:	7959      	ldrb	r1, [r3, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 800772c:	f001 030f 	and.w	r3, r1, #15
 8007730:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007732:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007736:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 800773a:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 800773e:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8007740:	d003      	beq.n	800774a <Standard_GetStatus+0x76>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8007742:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007746:	2b10      	cmp	r3, #16
 8007748:	e003      	b.n	8007752 <Standard_GetStatus+0x7e>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 800774a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800774e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007752:	d103      	bne.n	800775c <Standard_GetStatus+0x88>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 8007754:	7813      	ldrb	r3, [r2, #0]
 8007756:	f043 0301 	orr.w	r3, r3, #1
 800775a:	7013      	strb	r3, [r2, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 800775c:	4b05      	ldr	r3, [pc, #20]	; (8007774 <Standard_GetStatus+0xa0>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	4798      	blx	r3
 8007764:	4a02      	ldr	r2, [pc, #8]	; (8007770 <Standard_GetStatus+0x9c>)
  return (u8 *)&StatusInfo;
}
 8007766:	4610      	mov	r0, r2
 8007768:	bd08      	pop	{r3, pc}
 800776a:	bf00      	nop
 800776c:	2000042c 	.word	0x2000042c
 8007770:	20000428 	.word	0x20000428
 8007774:	20000450 	.word	0x20000450

08007778 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8007778:	b510      	push	{r4, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32   Status;

  wIndex0 = pInformation->USBwIndex0;
 800777a:	4b1d      	ldr	r3, [pc, #116]	; (80077f0 <Standard_SetEndPointFeature+0x78>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 800777c:	4c1d      	ldr	r4, [pc, #116]	; (80077f4 <Standard_SetEndPointFeature+0x7c>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32   Status;

  wIndex0 = pInformation->USBwIndex0;
 800777e:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8007780:	f894 c000 	ldrb.w	ip, [r4]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32   Status;

  wIndex0 = pInformation->USBwIndex0;
 8007784:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8007786:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 800778a:	0093      	lsls	r3, r2, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 800778c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007790:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007794:	681b      	ldr	r3, [r3, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8007796:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 800779a:	bf14      	ite	ne
 800779c:	f003 0330 	andne.w	r3, r3, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 80077a0:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 80077a4:	4562      	cmp	r2, ip
 80077a6:	d221      	bcs.n	80077ec <Standard_SetEndPointFeature+0x74>
      || pInformation->USBwValue != 0 || Status == 0
 80077a8:	8844      	ldrh	r4, [r0, #2]
 80077aa:	b9fc      	cbnz	r4, 80077ec <Standard_SetEndPointFeature+0x74>
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 80077ac:	b1f3      	cbz	r3, 80077ec <Standard_SetEndPointFeature+0x74>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
 80077ae:	7a83      	ldrb	r3, [r0, #10]
 80077b0:	b1e3      	cbz	r3, 80077ec <Standard_SetEndPointFeature+0x74>
 80077b2:	0093      	lsls	r3, r2, #2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80077b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 80077b8:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80077bc:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80077c0:	6819      	ldr	r1, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 80077c2:	d006      	beq.n	80077d2 <Standard_SetEndPointFeature+0x5a>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 80077c4:	f648 72bf 	movw	r2, #36799	; 0x8fbf
 80077c8:	ea01 0202 	and.w	r2, r1, r2
 80077cc:	f082 0210 	eor.w	r2, r2, #16
 80077d0:	e005      	b.n	80077de <Standard_SetEndPointFeature+0x66>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 80077d2:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 80077d6:	ea01 0202 	and.w	r2, r1, r2
 80077da:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
 80077de:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 80077e0:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <Standard_SetEndPointFeature+0x80>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	4798      	blx	r3
 80077e8:	2000      	movs	r0, #0
  return USB_SUCCESS;
 80077ea:	bd10      	pop	{r4, pc}
 80077ec:	2002      	movs	r0, #2
}
 80077ee:	bd10      	pop	{r4, pc}
 80077f0:	2000042c 	.word	0x2000042c
 80077f4:	20000100 	.word	0x20000100
 80077f8:	20000450 	.word	0x20000450

080077fc <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 80077fc:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 80077fe:	4b06      	ldr	r3, [pc, #24]	; (8007818 <Standard_SetDeviceFeature+0x1c>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	7a5a      	ldrb	r2, [r3, #9]
 8007804:	f042 0220 	orr.w	r2, r2, #32
 8007808:	725a      	strb	r2, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 800780a:	4b04      	ldr	r3, [pc, #16]	; (800781c <Standard_SetDeviceFeature+0x20>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	69db      	ldr	r3, [r3, #28]
 8007810:	4798      	blx	r3
  return USB_SUCCESS;
}
 8007812:	2000      	movs	r0, #0
 8007814:	bd08      	pop	{r3, pc}
 8007816:	bf00      	nop
 8007818:	2000042c 	.word	0x2000042c
 800781c:	20000450 	.word	0x20000450

08007820 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8007820:	4b05      	ldr	r3, [pc, #20]	; (8007838 <Standard_GetDescriptorData+0x18>)
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 8007826:	b918      	cbnz	r0, 8007830 <Standard_GetDescriptorData+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8007828:	8889      	ldrh	r1, [r1, #4]
 800782a:	1acb      	subs	r3, r1, r3
 800782c:	8213      	strh	r3, [r2, #16]
    return 0;
 800782e:	4770      	bx	lr
  }

  return pDesc->Descriptor + wOffset;
 8007830:	6808      	ldr	r0, [r1, #0]
 8007832:	1818      	adds	r0, r3, r0
}
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	2000042c 	.word	0x2000042c

0800783c <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 800783c:	b530      	push	{r4, r5, lr}
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800783e:	4b0e      	ldr	r3, [pc, #56]	; (8007878 <SetDeviceAddress+0x3c>)
 8007840:	781c      	ldrb	r4, [r3, #0]
 8007842:	2300      	movs	r3, #0

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007844:	e010      	b.n	8007868 <SetDeviceAddress+0x2c>
 8007846:	fa5f fc83 	uxtb.w	ip, r3
  {
    _SetEPAddress((u8)i, (u8)i);
 800784a:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800784e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007852:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8007856:	6815      	ldr	r5, [r2, #0]
 8007858:	f648 718f 	movw	r1, #36751	; 0x8f8f
 800785c:	ea05 0101 	and.w	r1, r5, r1
 8007860:	ea41 010c 	orr.w	r1, r1, ip
 8007864:	6011      	str	r1, [r2, #0]
{
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8007866:	3301      	adds	r3, #1
 8007868:	42a3      	cmp	r3, r4
 800786a:	d3ec      	bcc.n	8007846 <SetDeviceAddress+0xa>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 800786c:	4b03      	ldr	r3, [pc, #12]	; (800787c <SetDeviceAddress+0x40>)
 800786e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8007872:	6018      	str	r0, [r3, #0]
}
 8007874:	bd30      	pop	{r4, r5, pc}
 8007876:	bf00      	nop
 8007878:	20000100 	.word	0x20000100
 800787c:	40005c4c 	.word	0x40005c4c

08007880 <NOP_Process>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8007880:	4770      	bx	lr

08007882 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8007882:	b508      	push	{r3, lr}
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8007884:	4b0b      	ldr	r3, [pc, #44]	; (80078b4 <Post0_Process+0x32>)
 8007886:	2000      	movs	r0, #0
 8007888:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 800788c:	f000 fe28 	bl	80084e0 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8007890:	4b09      	ldr	r3, [pc, #36]	; (80078b8 <Post0_Process+0x36>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	7a18      	ldrb	r0, [r3, #8]
 8007896:	2808      	cmp	r0, #8
 8007898:	d107      	bne.n	80078aa <Post0_Process+0x28>
  {
    vSetEPRxStatus(EP_RX_STALL);
 800789a:	4b08      	ldr	r3, [pc, #32]	; (80078bc <Post0_Process+0x3a>)
 800789c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80078a0:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 80078a2:	4b07      	ldr	r3, [pc, #28]	; (80078c0 <Post0_Process+0x3e>)
 80078a4:	f04f 0210 	mov.w	r2, #16
 80078a8:	801a      	strh	r2, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 80078aa:	2809      	cmp	r0, #9
 80078ac:	bf14      	ite	ne
 80078ae:	2000      	movne	r0, #0
 80078b0:	2001      	moveq	r0, #1
 80078b2:	bd08      	pop	{r3, pc}
 80078b4:	200000d0 	.word	0x200000d0
 80078b8:	2000042c 	.word	0x2000042c
 80078bc:	2000045c 	.word	0x2000045c
 80078c0:	2000045e 	.word	0x2000045e

080078c4 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 80078c4:	b570      	push	{r4, r5, r6, lr}
  u32 ControlState = pInformation->ControlState;
 80078c6:	4b2d      	ldr	r3, [pc, #180]	; (800797c <Out0_Process+0xb8>)
 80078c8:	681c      	ldr	r4, [r3, #0]
 80078ca:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80078cc:	2b03      	cmp	r3, #3
 80078ce:	d001      	beq.n	80078d4 <Out0_Process+0x10>
 80078d0:	2b05      	cmp	r3, #5
 80078d2:	d146      	bne.n	8007962 <Out0_Process+0x9e>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 80078d4:	69a3      	ldr	r3, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 80078d6:	8a22      	ldrh	r2, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 80078d8:	b1ab      	cbz	r3, 8007906 <Out0_Process+0x42>
 80078da:	b1a2      	cbz	r2, 8007906 <Out0_Process+0x42>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 80078dc:	8aa5      	ldrh	r5, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80078de:	4295      	cmp	r5, r2
 80078e0:	bf28      	it	cs
 80078e2:	4615      	movcs	r5, r2
 80078e4:	4628      	mov	r0, r5
 80078e6:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 80078e8:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80078ea:	4606      	mov	r6, r0
    pEPinfo->Usb_rLength -= Length;
 80078ec:	1b5b      	subs	r3, r3, r5
 80078ee:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80078f0:	8a63      	ldrh	r3, [r4, #18]

    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80078f2:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 80078f4:	18eb      	adds	r3, r5, r3
 80078f6:	8263      	strh	r3, [r4, #18]

    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80078f8:	f000 fdc2 	bl	8008480 <GetEPRxAddr>
 80078fc:	462a      	mov	r2, r5
 80078fe:	4601      	mov	r1, r0
 8007900:	4630      	mov	r0, r6
 8007902:	f000 fbcc 	bl	800809e <PMAToUserBufferCopy>
  }

  if (pEPinfo->Usb_rLength != 0)
 8007906:	8a23      	ldrh	r3, [r4, #16]
 8007908:	b15b      	cbz	r3, 8007922 <Out0_Process+0x5e>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800790a:	4b1d      	ldr	r3, [pc, #116]	; (8007980 <Out0_Process+0xbc>)
 800790c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8007910:	2000      	movs	r0, #0
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8007912:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8007914:	4601      	mov	r1, r0
 8007916:	f000 fdc1 	bl	800849c <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 800791a:	4b1a      	ldr	r3, [pc, #104]	; (8007984 <Out0_Process+0xc0>)
 800791c:	f04f 0230 	mov.w	r2, #48	; 0x30
 8007920:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8007922:	8a23      	ldrh	r3, [r4, #16]
 8007924:	8aa2      	ldrh	r2, [r4, #20]
 8007926:	429a      	cmp	r2, r3
 8007928:	d803      	bhi.n	8007932 <Out0_Process+0x6e>
  {
    pInformation->ControlState = OUT_DATA;
 800792a:	4b14      	ldr	r3, [pc, #80]	; (800797c <Out0_Process+0xb8>)
 800792c:	2203      	movs	r2, #3
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	e003      	b.n	800793a <Out0_Process+0x76>
 8007932:	4a12      	ldr	r2, [pc, #72]	; (800797c <Out0_Process+0xb8>)
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8007934:	b11b      	cbz	r3, 800793e <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8007936:	6813      	ldr	r3, [r2, #0]
 8007938:	2205      	movs	r2, #5
 800793a:	721a      	strb	r2, [r3, #8]
 800793c:	e00d      	b.n	800795a <Out0_Process+0x96>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 800793e:	6812      	ldr	r2, [r2, #0]
 8007940:	2106      	movs	r1, #6
 8007942:	7211      	strb	r1, [r2, #8]
      USB_StatusIn();
 8007944:	4a10      	ldr	r2, [pc, #64]	; (8007988 <Out0_Process+0xc4>)
 8007946:	6811      	ldr	r1, [r2, #0]
 8007948:	4a10      	ldr	r2, [pc, #64]	; (800798c <Out0_Process+0xc8>)
 800794a:	b289      	uxth	r1, r1
 800794c:	188a      	adds	r2, r1, r2
 800794e:	0052      	lsls	r2, r2, #1
 8007950:	6013      	str	r3, [r2, #0]
 8007952:	4b0c      	ldr	r3, [pc, #48]	; (8007984 <Out0_Process+0xc0>)
 8007954:	f04f 0230 	mov.w	r2, #48	; 0x30
 8007958:	801a      	strh	r2, [r3, #0]
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 800795a:	4b08      	ldr	r3, [pc, #32]	; (800797c <Out0_Process+0xb8>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	7a1b      	ldrb	r3, [r3, #8]
*******************************************************************************/
u8 Out0_Process(void)
{
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8007960:	e006      	b.n	8007970 <Out0_Process+0xac>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8007962:	2b07      	cmp	r3, #7
 8007964:	d103      	bne.n	800796e <Out0_Process+0xaa>
  {
    (*pProperty->Process_Status_OUT)();
 8007966:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <Out0_Process+0xcc>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	4798      	blx	r3
 800796e:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007970:	4a02      	ldr	r2, [pc, #8]	; (800797c <Out0_Process+0xb8>)
 8007972:	6812      	ldr	r2, [r2, #0]
 8007974:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007976:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 800797a:	e782      	b.n	8007882 <Post0_Process>
 800797c:	2000042c 	.word	0x2000042c
 8007980:	2000045c 	.word	0x2000045c
 8007984:	2000045e 	.word	0x2000045e
 8007988:	40005c50 	.word	0x40005c50
 800798c:	20003002 	.word	0x20003002
 8007990:	2000044c 	.word	0x2000044c

08007994 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8007994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8007996:	4b1b      	ldr	r3, [pc, #108]	; (8007a04 <DataStageIn+0x70>)
 8007998:	681c      	ldr	r4, [r3, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 800799a:	8a23      	ldrh	r3, [r4, #16]
  u32 ControlState = pInformation->ControlState;
 800799c:	7a22      	ldrb	r2, [r4, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 800799e:	b93b      	cbnz	r3, 80079b0 <DataStageIn+0x1c>
 80079a0:	2a04      	cmp	r2, #4
 80079a2:	d105      	bne.n	80079b0 <DataStageIn+0x1c>
  {
    /* no more data to send so STALL the TX Status*/
    ControlState = WAIT_STATUS_OUT;
    vSetEPTxStatus(EP_TX_STALL);
 80079a4:	4b18      	ldr	r3, [pc, #96]	; (8007a08 <DataStageIn+0x74>)
 80079a6:	f04f 0210 	mov.w	r2, #16
 80079aa:	801a      	strh	r2, [r3, #0]
 80079ac:	2607      	movs	r6, #7
    goto Expect_Status_Out;
 80079ae:	e025      	b.n	80079fc <DataStageIn+0x68>
  }

  Length = pEPinfo->PacketSize;
 80079b0:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 80079b2:	42ab      	cmp	r3, r5
 80079b4:	bf94      	ite	ls
 80079b6:	2604      	movls	r6, #4
 80079b8:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 80079ba:	429d      	cmp	r5, r3
 80079bc:	bf28      	it	cs
 80079be:	461d      	movcs	r5, r3
 80079c0:	4628      	mov	r0, r5
 80079c2:	69a3      	ldr	r3, [r4, #24]
 80079c4:	4798      	blx	r3
 80079c6:	4607      	mov	r7, r0

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 80079c8:	2000      	movs	r0, #0
 80079ca:	f000 fd4b 	bl	8008464 <GetEPTxAddr>
 80079ce:	462a      	mov	r2, r5
 80079d0:	4601      	mov	r1, r0
 80079d2:	4638      	mov	r0, r7
 80079d4:	f000 fb4c 	bl	8008070 <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 80079d8:	4629      	mov	r1, r5
 80079da:	2000      	movs	r0, #0
 80079dc:	f000 fd5e 	bl	800849c <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 80079e0:	8a23      	ldrh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 80079e2:	f04f 0230 	mov.w	r2, #48	; 0x30

  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 80079e6:	1b5b      	subs	r3, r3, r5
 80079e8:	8223      	strh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 80079ea:	8a63      	ldrh	r3, [r4, #18]
 80079ec:	18ed      	adds	r5, r5, r3
  vSetEPTxStatus(EP_TX_VALID);
 80079ee:	4b06      	ldr	r3, [pc, #24]	; (8007a08 <DataStageIn+0x74>)
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 80079f0:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 80079f2:	801a      	strh	r2, [r3, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 80079f4:	4b05      	ldr	r3, [pc, #20]	; (8007a0c <DataStageIn+0x78>)
 80079f6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80079fa:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 80079fc:	4b01      	ldr	r3, [pc, #4]	; (8007a04 <DataStageIn+0x70>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	721e      	strb	r6, [r3, #8]
}
 8007a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a04:	2000042c 	.word	0x2000042c
 8007a08:	2000045e 	.word	0x2000045e
 8007a0c:	2000045c 	.word	0x2000045c

08007a10 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 8007a10:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 8007a12:	4b14      	ldr	r3, [pc, #80]	; (8007a64 <In0_Process+0x54>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8007a18:	2a02      	cmp	r2, #2
 8007a1a:	d001      	beq.n	8007a20 <In0_Process+0x10>
 8007a1c:	2a04      	cmp	r2, #4
 8007a1e:	d105      	bne.n	8007a2c <In0_Process+0x1c>
  {
    DataStageIn();
 8007a20:	f7ff ffb8 	bl	8007994 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8007a24:	4b0f      	ldr	r3, [pc, #60]	; (8007a64 <In0_Process+0x54>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	7a1b      	ldrb	r3, [r3, #8]
*******************************************************************************/
u8 In0_Process(void)
{
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8007a2a:	e014      	b.n	8007a56 <In0_Process+0x46>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 8007a2c:	2a06      	cmp	r2, #6
 8007a2e:	d111      	bne.n	8007a54 <In0_Process+0x44>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8007a30:	785a      	ldrb	r2, [r3, #1]
 8007a32:	2a05      	cmp	r2, #5
 8007a34:	d10a      	bne.n	8007a4c <In0_Process+0x3c>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8007a36:	781a      	ldrb	r2, [r3, #0]
 8007a38:	f012 0f7f 	tst.w	r2, #127	; 0x7f
 8007a3c:	d106      	bne.n	8007a4c <In0_Process+0x3c>
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8007a3e:	78d8      	ldrb	r0, [r3, #3]
 8007a40:	f7ff fefc 	bl	800783c <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8007a44:	4b08      	ldr	r3, [pc, #32]	; (8007a68 <In0_Process+0x58>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8007a4c:	4b07      	ldr	r3, [pc, #28]	; (8007a6c <In0_Process+0x5c>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	4798      	blx	r3
 8007a54:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8007a56:	4a03      	ldr	r2, [pc, #12]	; (8007a64 <In0_Process+0x54>)
 8007a58:	6812      	ldr	r2, [r2, #0]
 8007a5a:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8007a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8007a60:	e70f      	b.n	8007882 <Post0_Process>
 8007a62:	bf00      	nop
 8007a64:	2000042c 	.word	0x2000042c
 8007a68:	20000450 	.word	0x20000450
 8007a6c:	2000044c 	.word	0x2000044c

08007a70 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8007a70:	b510      	push	{r4, lr}
  u32     Type_Rec = Type_Recipient;
 8007a72:	4b30      	ldr	r3, [pc, #192]	; (8007b34 <Standard_ClearFeature+0xc4>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007a78:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8007a7c:	d104      	bne.n	8007a88 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8007a7e:	7a5a      	ldrb	r2, [r3, #9]
 8007a80:	f022 0220 	bic.w	r2, r2, #32
 8007a84:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8007a86:	bd10      	pop	{r4, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007a88:	2802      	cmp	r0, #2
 8007a8a:	d151      	bne.n	8007b30 <Standard_ClearFeature+0xc0>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8007a8c:	885a      	ldrh	r2, [r3, #2]
 8007a8e:	2a00      	cmp	r2, #0
 8007a90:	d14e      	bne.n	8007b30 <Standard_ClearFeature+0xc0>
        || (pInformation->USBwIndex1 != 0))
 8007a92:	791a      	ldrb	r2, [r3, #4]
 8007a94:	2a00      	cmp	r2, #0
 8007a96:	d14b      	bne.n	8007b30 <Standard_ClearFeature+0xc0>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8007a98:	795a      	ldrb	r2, [r3, #5]
    rEP = wIndex0 & ~0x80;
 8007a9a:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 8007a9e:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007aa0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8007aa4:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
 8007aa8:	6821      	ldr	r1, [r4, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007aaa:	4c23      	ldr	r4, [pc, #140]	; (8007b38 <Standard_ClearFeature+0xc8>)
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8007aac:	f012 0f80 	tst.w	r2, #128	; 0x80
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007ab0:	f894 c000 	ldrb.w	ip, [r4]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8007ab4:	bf14      	ite	ne
 8007ab6:	f001 0130 	andne.w	r1, r1, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8007aba:	f401 5140 	andeq.w	r1, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8007abe:	4560      	cmp	r0, ip
 8007ac0:	d236      	bcs.n	8007b30 <Standard_ClearFeature+0xc0>
 8007ac2:	2900      	cmp	r1, #0
 8007ac4:	d034      	beq.n	8007b30 <Standard_ClearFeature+0xc0>
        || (pInformation->Current_Configuration == 0))
 8007ac6:	7a9b      	ldrb	r3, [r3, #10]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d031      	beq.n	8007b30 <Standard_ClearFeature+0xc0>
 8007acc:	0084      	lsls	r4, r0, #2


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8007ace:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8007ad2:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8007ad6:	f012 0f80 	tst.w	r2, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8007ada:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8007adc:	d00c      	beq.n	8007af8 <Standard_ClearFeature+0x88>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8007ade:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007ae2:	2b10      	cmp	r3, #16
 8007ae4:	d11e      	bne.n	8007b24 <Standard_ClearFeature+0xb4>
      {
        ClearDTOG_TX(Related_Endpoint);
 8007ae6:	b2c4      	uxtb	r4, r0
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f000 fc6e 	bl	80083ca <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8007aee:	4620      	mov	r0, r4
 8007af0:	2130      	movs	r1, #48	; 0x30
 8007af2:	f000 fb46 	bl	8008182 <SetEPTxStatus>
 8007af6:	e015      	b.n	8007b24 <Standard_ClearFeature+0xb4>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8007af8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b00:	d110      	bne.n	8007b24 <Standard_ClearFeature+0xb4>
      {
        if (Related_Endpoint == ENDP0)
 8007b02:	b928      	cbnz	r0, 8007b10 <Standard_ClearFeature+0xa0>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8007b04:	4b0d      	ldr	r3, [pc, #52]	; (8007b3c <Standard_ClearFeature+0xcc>)
 8007b06:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8007b0a:	f000 fce9 	bl	80084e0 <SetEPRxCount>
 8007b0e:	e001      	b.n	8007b14 <Standard_ClearFeature+0xa4>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 8007b10:	f000 fc49 	bl	80083a6 <ClearDTOG_RX>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8007b14:	6822      	ldr	r2, [r4, #0]
 8007b16:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8007b1a:	ea02 0303 	and.w	r3, r2, r3
 8007b1e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8007b22:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8007b24:	4b06      	ldr	r3, [pc, #24]	; (8007b40 <Standard_ClearFeature+0xd0>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	4798      	blx	r3
 8007b2c:	2000      	movs	r0, #0
    return USB_SUCCESS;
 8007b2e:	bd10      	pop	{r4, pc}
 8007b30:	2002      	movs	r0, #2
  }

  return USB_UNSUPPORT;
}
 8007b32:	bd10      	pop	{r4, pc}
 8007b34:	2000042c 	.word	0x2000042c
 8007b38:	20000100 	.word	0x20000100
 8007b3c:	200000d0 	.word	0x200000d0
 8007b40:	20000450 	.word	0x20000450

08007b44 <Setup0_Process>:
  {
    u8* b;
    u16* w;
  } pBuf;

  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007b44:	4b8c      	ldr	r3, [pc, #560]	; (8007d78 <Setup0_Process+0x234>)
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8007b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    u8* b;
    u16* w;
  } pBuf;

  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007b4a:	681a      	ldr	r2, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8007b4c:	4e8b      	ldr	r6, [pc, #556]	; (8007d7c <Setup0_Process+0x238>)
  {
    u8* b;
    u16* w;
  } pBuf;

  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007b4e:	4b8c      	ldr	r3, [pc, #560]	; (8007d80 <Setup0_Process+0x23c>)
 8007b50:	b292      	uxth	r2, r2
 8007b52:	18d3      	adds	r3, r2, r3

  if (pInformation->ControlState != PAUSE)
 8007b54:	6835      	ldr	r5, [r6, #0]
  {
    u8* b;
    u16* w;
  } pBuf;

  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007b56:	005b      	lsls	r3, r3, #1
 8007b58:	681f      	ldr	r7, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8007b5a:	7a2b      	ldrb	r3, [r5, #8]
 8007b5c:	2b09      	cmp	r3, #9
 8007b5e:	d01a      	beq.n	8007b96 <Setup0_Process+0x52>
  {
    u8* b;
    u16* w;
  } pBuf;

  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8007b60:	b2bf      	uxth	r7, r7
 8007b62:	f107 5700 	add.w	r7, r7, #536870912	; 0x20000000
 8007b66:	f507 5740 	add.w	r7, r7, #12288	; 0x3000
 8007b6a:	007f      	lsls	r7, r7, #1

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8007b6c:	463c      	mov	r4, r7
 8007b6e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b72:	702b      	strb	r3, [r5, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8007b74:	787b      	ldrb	r3, [r7, #1]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8007b76:	370a      	adds	r7, #10
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8007b78:	706b      	strb	r3, [r5, #1]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8007b7a:	f8b4 0003 	ldrh.w	r0, [r4, #3]
 8007b7e:	f000 fe64 	bl	800884a <ByteSwap>
 8007b82:	8068      	strh	r0, [r5, #2]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8007b84:	f8b4 0007 	ldrh.w	r0, [r4, #7]
 8007b88:	6835      	ldr	r5, [r6, #0]
 8007b8a:	f000 fe5e 	bl	800884a <ByteSwap>
 8007b8e:	80a8      	strh	r0, [r5, #4]
    pBuf.w++;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8007b90:	6833      	ldr	r3, [r6, #0]
 8007b92:	887f      	ldrh	r7, [r7, #2]
 8007b94:	80df      	strh	r7, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8007b96:	4c79      	ldr	r4, [pc, #484]	; (8007d7c <Setup0_Process+0x238>)
 8007b98:	2301      	movs	r3, #1
 8007b9a:	6822      	ldr	r2, [r4, #0]
 8007b9c:	7213      	strb	r3, [r2, #8]
  if (pInformation->USBwLength == 0)
 8007b9e:	88d3      	ldrh	r3, [r2, #6]
 8007ba0:	7855      	ldrb	r5, [r2, #1]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d162      	bne.n	8007c6c <Setup0_Process+0x128>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007ba6:	7813      	ldrb	r3, [r2, #0]
 8007ba8:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8007bac:	d12e      	bne.n	8007c0c <Setup0_Process+0xc8>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8007bae:	2d09      	cmp	r5, #9
 8007bb0:	d102      	bne.n	8007bb8 <Setup0_Process+0x74>
    {
      Result = Standard_SetConfiguration();
 8007bb2:	f7ff fd3b 	bl	800762c <Standard_SetConfiguration>
 8007bb6:	e03b      	b.n	8007c30 <Setup0_Process+0xec>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8007bb8:	2d05      	cmp	r5, #5
 8007bba:	d10d      	bne.n	8007bd8 <Setup0_Process+0x94>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8007bbc:	f992 3003 	ldrsb.w	r3, [r2, #3]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	db4e      	blt.n	8007c62 <Setup0_Process+0x11e>
 8007bc4:	7893      	ldrb	r3, [r2, #2]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d14b      	bne.n	8007c62 <Setup0_Process+0x11e>
 8007bca:	8893      	ldrh	r3, [r2, #4]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d148      	bne.n	8007c62 <Setup0_Process+0x11e>
 8007bd0:	7a93      	ldrb	r3, [r2, #10]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d037      	beq.n	8007c46 <Setup0_Process+0x102>
 8007bd6:	e044      	b.n	8007c62 <Setup0_Process+0x11e>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8007bd8:	2d03      	cmp	r5, #3
 8007bda:	d10b      	bne.n	8007bf4 <Setup0_Process+0xb0>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8007bdc:	78d3      	ldrb	r3, [r2, #3]
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d127      	bne.n	8007c32 <Setup0_Process+0xee>
 8007be2:	8893      	ldrh	r3, [r2, #4]
 8007be4:	bb2b      	cbnz	r3, 8007c32 <Setup0_Process+0xee>
 8007be6:	7a53      	ldrb	r3, [r2, #9]
 8007be8:	f013 0f20 	tst.w	r3, #32
 8007bec:	d021      	beq.n	8007c32 <Setup0_Process+0xee>
          && (pInformation->USBwIndex == 0)
          && (ValBit(pInformation->Current_Feature, 5)))
      {
        Result = Standard_SetDeviceFeature();
 8007bee:	f7ff fe05 	bl	80077fc <Standard_SetDeviceFeature>
 8007bf2:	e01d      	b.n	8007c30 <Setup0_Process+0xec>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8007bf4:	2d01      	cmp	r5, #1
 8007bf6:	d11c      	bne.n	8007c32 <Setup0_Process+0xee>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8007bf8:	78d3      	ldrb	r3, [r2, #3]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d119      	bne.n	8007c32 <Setup0_Process+0xee>
 8007bfe:	8893      	ldrh	r3, [r2, #4]
 8007c00:	b9bb      	cbnz	r3, 8007c32 <Setup0_Process+0xee>
 8007c02:	7a53      	ldrb	r3, [r2, #9]
 8007c04:	f013 0f20 	tst.w	r3, #32
 8007c08:	d013      	beq.n	8007c32 <Setup0_Process+0xee>
 8007c0a:	e00a      	b.n	8007c22 <Setup0_Process+0xde>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d104      	bne.n	8007c1a <Setup0_Process+0xd6>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8007c10:	2d0b      	cmp	r5, #11
 8007c12:	d10e      	bne.n	8007c32 <Setup0_Process+0xee>
    {
      Result = Standard_SetInterface();
 8007c14:	f7ff fd3a 	bl	800768c <Standard_SetInterface>
 8007c18:	e00a      	b.n	8007c30 <Setup0_Process+0xec>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d109      	bne.n	8007c32 <Setup0_Process+0xee>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8007c1e:	2d01      	cmp	r5, #1
 8007c20:	d102      	bne.n	8007c28 <Setup0_Process+0xe4>
    {
      Result = Standard_ClearFeature();
 8007c22:	f7ff ff25 	bl	8007a70 <Standard_ClearFeature>
 8007c26:	e003      	b.n	8007c30 <Setup0_Process+0xec>
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8007c28:	2d03      	cmp	r5, #3
 8007c2a:	d102      	bne.n	8007c32 <Setup0_Process+0xee>
    {
      Result = Standard_SetEndPointFeature();
 8007c2c:	f7ff fda4 	bl	8007778 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8007c30:	b148      	cbz	r0, 8007c46 <Setup0_Process+0x102>
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8007c32:	4b54      	ldr	r3, [pc, #336]	; (8007d84 <Setup0_Process+0x240>)
 8007c34:	4628      	mov	r0, r5
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007c3c:	2803      	cmp	r0, #3
 8007c3e:	d101      	bne.n	8007c44 <Setup0_Process+0x100>
 8007c40:	2309      	movs	r3, #9
 8007c42:	e00f      	b.n	8007c64 <Setup0_Process+0x120>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8007c44:	b968      	cbnz	r0, 8007c62 <Setup0_Process+0x11e>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8007c46:	4b4c      	ldr	r3, [pc, #304]	; (8007d78 <Setup0_Process+0x234>)
 8007c48:	f04f 0130 	mov.w	r1, #48	; 0x30
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	4b4e      	ldr	r3, [pc, #312]	; (8007d88 <Setup0_Process+0x244>)
 8007c50:	b292      	uxth	r2, r2
 8007c52:	18d3      	adds	r3, r2, r3
 8007c54:	005b      	lsls	r3, r3, #1
 8007c56:	2200      	movs	r2, #0
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	4b4c      	ldr	r3, [pc, #304]	; (8007d8c <Setup0_Process+0x248>)
 8007c5c:	8019      	strh	r1, [r3, #0]
 8007c5e:	2306      	movs	r3, #6
 8007c60:	e000      	b.n	8007c64 <Setup0_Process+0x120>
 8007c62:	2308      	movs	r3, #8

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8007c64:	4a45      	ldr	r2, [pc, #276]	; (8007d7c <Setup0_Process+0x238>)
 8007c66:	6812      	ldr	r2, [r2, #0]
 8007c68:	7213      	strb	r3, [r2, #8]
 8007c6a:	e0c9      	b.n	8007e00 <Setup0_Process+0x2bc>


  CopyRoutine = NULL;
  wOffset = 0;

  if (Request_No == GET_DESCRIPTOR)
 8007c6c:	2d06      	cmp	r5, #6
 8007c6e:	d118      	bne.n	8007ca2 <Setup0_Process+0x15e>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007c70:	7813      	ldrb	r3, [r2, #0]
 8007c72:	f013 0f7f 	tst.w	r3, #127	; 0x7f
 8007c76:	f040 8093 	bne.w	8007da0 <Setup0_Process+0x25c>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8007c7a:	7893      	ldrb	r3, [r2, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d103      	bne.n	8007c88 <Setup0_Process+0x144>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8007c80:	4b40      	ldr	r3, [pc, #256]	; (8007d84 <Setup0_Process+0x240>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	69db      	ldr	r3, [r3, #28]
 8007c86:	e06c      	b.n	8007d62 <Setup0_Process+0x21e>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d103      	bne.n	8007c94 <Setup0_Process+0x150>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8007c8c:	4b3d      	ldr	r3, [pc, #244]	; (8007d84 <Setup0_Process+0x240>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6a1b      	ldr	r3, [r3, #32]
 8007c92:	e066      	b.n	8007d62 <Setup0_Process+0x21e>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8007c94:	2b03      	cmp	r3, #3
 8007c96:	f040 8083 	bne.w	8007da0 <Setup0_Process+0x25c>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8007c9a:	4b3a      	ldr	r3, [pc, #232]	; (8007d84 <Setup0_Process+0x240>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	e05f      	b.n	8007d62 <Setup0_Process+0x21e>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8007ca2:	2d00      	cmp	r5, #0
 8007ca4:	d13b      	bne.n	8007d1e <Setup0_Process+0x1da>
 8007ca6:	8851      	ldrh	r1, [r2, #2]
 8007ca8:	2900      	cmp	r1, #0
 8007caa:	d179      	bne.n	8007da0 <Setup0_Process+0x25c>
 8007cac:	6853      	ldr	r3, [r2, #4]
 8007cae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007cb6:	d173      	bne.n	8007da0 <Setup0_Process+0x25c>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007cb8:	7813      	ldrb	r3, [r2, #0]
 8007cba:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8007cbe:	d103      	bne.n	8007cc8 <Setup0_Process+0x184>
 8007cc0:	8893      	ldrh	r3, [r2, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d16c      	bne.n	8007da0 <Setup0_Process+0x25c>
 8007cc6:	e028      	b.n	8007d1a <Setup0_Process+0x1d6>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d10b      	bne.n	8007ce4 <Setup0_Process+0x1a0>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8007ccc:	4b2d      	ldr	r3, [pc, #180]	; (8007d84 <Setup0_Process+0x240>)
 8007cce:	7950      	ldrb	r0, [r2, #5]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	699b      	ldr	r3, [r3, #24]
 8007cd4:	4798      	blx	r3
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d162      	bne.n	8007da0 <Setup0_Process+0x25c>
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	7a9b      	ldrb	r3, [r3, #10]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d05e      	beq.n	8007da0 <Setup0_Process+0x25c>
 8007ce2:	e01a      	b.n	8007d1a <Setup0_Process+0x1d6>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d15b      	bne.n	8007da0 <Setup0_Process+0x25c>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8007ce8:	7953      	ldrb	r3, [r2, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8007cea:	4829      	ldr	r0, [pc, #164]	; (8007d90 <Setup0_Process+0x24c>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8007cec:	f003 010f 	and.w	r1, r3, #15
 8007cf0:	008a      	lsls	r2, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007cf2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007cf6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8007cfa:	6812      	ldr	r2, [r2, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8007cfc:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8007cfe:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007d02:	bf14      	ite	ne
 8007d04:	f002 0230 	andne.w	r2, r2, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007d08:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8007d0c:	4281      	cmp	r1, r0
 8007d0e:	d247      	bcs.n	8007da0 <Setup0_Process+0x25c>
 8007d10:	f013 0f70 	tst.w	r3, #112	; 0x70
 8007d14:	d144      	bne.n	8007da0 <Setup0_Process+0x25c>
 8007d16:	2a00      	cmp	r2, #0
 8007d18:	d042      	beq.n	8007da0 <Setup0_Process+0x25c>
 8007d1a:	4b1e      	ldr	r3, [pc, #120]	; (8007d94 <Setup0_Process+0x250>)
 8007d1c:	e022      	b.n	8007d64 <Setup0_Process+0x220>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8007d1e:	2d08      	cmp	r5, #8
 8007d20:	d105      	bne.n	8007d2e <Setup0_Process+0x1ea>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007d22:	7813      	ldrb	r3, [r2, #0]
 8007d24:	f013 0f7f 	tst.w	r3, #127	; 0x7f
 8007d28:	d13a      	bne.n	8007da0 <Setup0_Process+0x25c>
 8007d2a:	4b1b      	ldr	r3, [pc, #108]	; (8007d98 <Setup0_Process+0x254>)
 8007d2c:	e01a      	b.n	8007d64 <Setup0_Process+0x220>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8007d2e:	2d0a      	cmp	r5, #10
 8007d30:	d136      	bne.n	8007da0 <Setup0_Process+0x25c>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007d32:	7813      	ldrb	r3, [r2, #0]
 8007d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d131      	bne.n	8007da0 <Setup0_Process+0x25c>
 8007d3c:	7a93      	ldrb	r3, [r2, #10]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d02e      	beq.n	8007da0 <Setup0_Process+0x25c>
 8007d42:	8851      	ldrh	r1, [r2, #2]
 8007d44:	bb61      	cbnz	r1, 8007da0 <Setup0_Process+0x25c>
 8007d46:	6853      	ldr	r3, [r2, #4]
 8007d48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d50:	d126      	bne.n	8007da0 <Setup0_Process+0x25c>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8007d52:	4b0c      	ldr	r3, [pc, #48]	; (8007d84 <Setup0_Process+0x240>)
 8007d54:	7950      	ldrb	r0, [r2, #5]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	4798      	blx	r3
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007d5c:	bb00      	cbnz	r0, 8007da0 <Setup0_Process+0x25c>
 8007d5e:	4b0f      	ldr	r3, [pc, #60]	; (8007d9c <Setup0_Process+0x258>)
 8007d60:	e000      	b.n	8007d64 <Setup0_Process+0x220>
    }

  }


  if (CopyRoutine)
 8007d62:	b1eb      	cbz	r3, 8007da0 <Setup0_Process+0x25c>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8007d64:	4a05      	ldr	r2, [pc, #20]	; (8007d7c <Setup0_Process+0x238>)
 8007d66:	f04f 0100 	mov.w	r1, #0
 8007d6a:	6812      	ldr	r2, [r2, #0]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8007d6c:	2000      	movs	r0, #0
  }


  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8007d6e:	8251      	strh	r1, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8007d70:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8007d72:	4798      	blx	r3
 8007d74:	2000      	movs	r0, #0
 8007d76:	e01e      	b.n	8007db6 <Setup0_Process+0x272>
 8007d78:	40005c50 	.word	0x40005c50
 8007d7c:	2000042c 	.word	0x2000042c
 8007d80:	20003004 	.word	0x20003004
 8007d84:	2000044c 	.word	0x2000044c
 8007d88:	20003002 	.word	0x20003002
 8007d8c:	2000045e 	.word	0x2000045e
 8007d90:	20000100 	.word	0x20000100
 8007d94:	080076d5 	.word	0x080076d5
 8007d98:	08007605 	.word	0x08007605
 8007d9c:	08007665 	.word	0x08007665
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8007da0:	4b19      	ldr	r3, [pc, #100]	; (8007e08 <Setup0_Process+0x2c4>)
 8007da2:	4c1a      	ldr	r4, [pc, #104]	; (8007e0c <Setup0_Process+0x2c8>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	6822      	ldr	r2, [r4, #0]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	7850      	ldrb	r0, [r2, #1]
 8007dac:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007dae:	2803      	cmp	r0, #3
 8007db0:	d101      	bne.n	8007db6 <Setup0_Process+0x272>
    {
      pInformation->ControlState = PAUSE;
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	e006      	b.n	8007dc4 <Setup0_Process+0x280>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8007db6:	4b15      	ldr	r3, [pc, #84]	; (8007e0c <Setup0_Process+0x2c8>)
 8007db8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	8a1a      	ldrh	r2, [r3, #16]
 8007dc0:	428a      	cmp	r2, r1
 8007dc2:	d101      	bne.n	8007dc8 <Setup0_Process+0x284>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8007dc4:	2209      	movs	r2, #9
 8007dc6:	e003      	b.n	8007dd0 <Setup0_Process+0x28c>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8007dc8:	2802      	cmp	r0, #2
 8007dca:	d000      	beq.n	8007dce <Setup0_Process+0x28a>
 8007dcc:	b912      	cbnz	r2, 8007dd4 <Setup0_Process+0x290>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8007dce:	2208      	movs	r2, #8
 8007dd0:	721a      	strb	r2, [r3, #8]
 8007dd2:	e015      	b.n	8007e00 <Setup0_Process+0x2bc>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8007dd4:	f993 1000 	ldrsb.w	r1, [r3]
 8007dd8:	2900      	cmp	r1, #0
 8007dda:	da0b      	bge.n	8007df4 <Setup0_Process+0x2b0>
  {
    /* Device ==> Host */
    u32 wLength = pInformation->USBwLength;
 8007ddc:	88d9      	ldrh	r1, [r3, #6]

    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8007dde:	428a      	cmp	r2, r1
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8007de0:	4a09      	ldr	r2, [pc, #36]	; (8007e08 <Setup0_Process+0x2c4>)
    u32 wLength = pInformation->USBwLength;

    /* Restrict the data length to be the one host asks */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8007de2:	bf88      	it	hi
 8007de4:	8219      	strhhi	r1, [r3, #16]
    }

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8007de6:	6812      	ldr	r2, [r2, #0]
 8007de8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8007dec:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 8007dee:	f7ff fdd1 	bl	8007994 <DataStageIn>
 8007df2:	e005      	b.n	8007e00 <Setup0_Process+0x2bc>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8007df4:	2203      	movs	r2, #3
 8007df6:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID);/* enable for next data reception */
 8007df8:	4b05      	ldr	r3, [pc, #20]	; (8007e10 <Setup0_Process+0x2cc>)
 8007dfa:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8007dfe:	801a      	strh	r2, [r3, #0]
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
}
 8007e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007e04:	e53d      	b.n	8007882 <Post0_Process>
 8007e06:	bf00      	nop
 8007e08:	2000044c 	.word	0x2000044c
 8007e0c:	2000042c 	.word	0x2000042c
 8007e10:	2000045c 	.word	0x2000045c

08007e14 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 8007e14:	b508      	push	{r3, lr}
  pInformation = &Device_Info;
 8007e16:	4b06      	ldr	r3, [pc, #24]	; (8007e30 <USB_Init+0x1c>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8007e18:	4906      	ldr	r1, [pc, #24]	; (8007e34 <USB_Init+0x20>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8007e1a:	1d1a      	adds	r2, r3, #4
 8007e1c:	601a      	str	r2, [r3, #0]
  pInformation->ControlState = 2;
 8007e1e:	2202      	movs	r2, #2
 8007e20:	731a      	strb	r2, [r3, #12]
  pProperty = &Device_Property;
 8007e22:	4a05      	ldr	r2, [pc, #20]	; (8007e38 <USB_Init+0x24>)
  pUser_Standard_Requests = &User_Standard_Requests;
 8007e24:	6259      	str	r1, [r3, #36]	; 0x24
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 8007e26:	621a      	str	r2, [r3, #32]
  pUser_Standard_Requests = &User_Standard_Requests;
  /* Initialize devices one by one */
  pProperty->Init();
 8007e28:	6813      	ldr	r3, [r2, #0]
 8007e2a:	4798      	blx	r3
}
 8007e2c:	bd08      	pop	{r3, pc}
 8007e2e:	bf00      	nop
 8007e30:	2000042c 	.word	0x2000042c
 8007e34:	20000104 	.word	0x20000104
 8007e38:	200000d0 	.word	0x200000d0

08007e3c <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 8007e3c:	b510      	push	{r4, lr}
  u32 wEPVal;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007e3e:	e033      	b.n	8007ea8 <CTR_HP+0x6c>
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
 8007e40:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8007e44:	6011      	str	r1, [r2, #0]
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8007e46:	881b      	ldrh	r3, [r3, #0]
 8007e48:	4a1c      	ldr	r2, [pc, #112]	; (8007ebc <CTR_HP+0x80>)
 8007e4a:	f003 030f 	and.w	r3, r3, #15
 8007e4e:	7013      	strb	r3, [r2, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e56:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007e5a:	681c      	ldr	r4, [r3, #0]
 8007e5c:	b2a4      	uxth	r4, r4
    if ((wEPVal & EP_CTR_RX) != 0)
 8007e5e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007e62:	d00b      	beq.n	8007e7c <CTR_HP+0x40>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8007e64:	6818      	ldr	r0, [r3, #0]
 8007e66:	f640 718f 	movw	r1, #3983	; 0xf8f
 8007e6a:	ea00 0101 	and.w	r1, r0, r1
 8007e6e:	6019      	str	r1, [r3, #0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8007e70:	7812      	ldrb	r2, [r2, #0]
 8007e72:	4b13      	ldr	r3, [pc, #76]	; (8007ec0 <CTR_HP+0x84>)
 8007e74:	3a01      	subs	r2, #1
 8007e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e7a:	4798      	blx	r3

    } /* if((wEPVal & EP_CTR_RX) */
    if ((wEPVal & EP_CTR_TX) != 0)
 8007e7c:	f014 0f80 	tst.w	r4, #128	; 0x80
 8007e80:	d012      	beq.n	8007ea8 <CTR_HP+0x6c>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007e82:	490e      	ldr	r1, [pc, #56]	; (8007ebc <CTR_HP+0x80>)
 8007e84:	f648 720f 	movw	r2, #36623	; 0x8f0f
 8007e88:	780b      	ldrb	r3, [r1, #0]
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e90:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007e94:	6818      	ldr	r0, [r3, #0]
 8007e96:	ea00 0202 	and.w	r2, r0, r2
 8007e9a:	601a      	str	r2, [r3, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007e9c:	780a      	ldrb	r2, [r1, #0]
 8007e9e:	4b09      	ldr	r3, [pc, #36]	; (8007ec4 <CTR_HP+0x88>)
 8007ea0:	3a01      	subs	r2, #1
 8007ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea6:	4798      	blx	r3
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007ea8:	4a07      	ldr	r2, [pc, #28]	; (8007ec8 <CTR_HP+0x8c>)
 8007eaa:	4b08      	ldr	r3, [pc, #32]	; (8007ecc <CTR_HP+0x90>)
 8007eac:	6811      	ldr	r1, [r2, #0]
 8007eae:	b289      	uxth	r1, r1
 8007eb0:	8019      	strh	r1, [r3, #0]
 8007eb2:	8819      	ldrh	r1, [r3, #0]
 8007eb4:	b209      	sxth	r1, r1
 8007eb6:	2900      	cmp	r1, #0
 8007eb8:	dbc2      	blt.n	8007e40 <CTR_HP+0x4>


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
 8007eba:	bd10      	pop	{r4, pc}
 8007ebc:	20000454 	.word	0x20000454
 8007ec0:	2000007c 	.word	0x2000007c
 8007ec4:	20000060 	.word	0x20000060
 8007ec8:	40005c44 	.word	0x40005c44
 8007ecc:	20000414 	.word	0x20000414

08007ed0 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8007ed0:	b538      	push	{r3, r4, r5, lr}
  u32 wEPVal;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007ed2:	e0b4      	b.n	800803e <CTR_LP+0x16e>
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
 8007ed4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8007ed8:	6019      	str	r1, [r3, #0]
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8007eda:	8813      	ldrh	r3, [r2, #0]
 8007edc:	495d      	ldr	r1, [pc, #372]	; (8008054 <CTR_LP+0x184>)
 8007ede:	f003 030f 	and.w	r3, r3, #15
 8007ee2:	700b      	strb	r3, [r1, #0]
    if (EPindex == 0)
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d17e      	bne.n	8007fe6 <CTR_LP+0x116>
      /* calling related service routine */
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      SaveRState = _GetEPRxStatus(ENDP0);
 8007ee8:	4c5b      	ldr	r4, [pc, #364]	; (8008058 <CTR_LP+0x188>)
 8007eea:	4b5c      	ldr	r3, [pc, #368]	; (800805c <CTR_LP+0x18c>)
 8007eec:	6821      	ldr	r1, [r4, #0]
 8007eee:	f401 5140 	and.w	r1, r1, #12288	; 0x3000
 8007ef2:	8019      	strh	r1, [r3, #0]
      SaveTState = _GetEPTxStatus(ENDP0);
 8007ef4:	6821      	ldr	r1, [r4, #0]
 8007ef6:	f001 0130 	and.w	r1, r1, #48	; 0x30
 8007efa:	8059      	strh	r1, [r3, #2]
      _SetEPRxStatus(ENDP0, EP_RX_NAK);
 8007efc:	6821      	ldr	r1, [r4, #0]
 8007efe:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8007f02:	ea01 0303 	and.w	r3, r1, r3
 8007f06:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007f0a:	6023      	str	r3, [r4, #0]
      _SetEPTxStatus(ENDP0, EP_TX_NAK);
 8007f0c:	6821      	ldr	r1, [r4, #0]
 8007f0e:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8007f12:	ea01 0303 	and.w	r3, r1, r3
 8007f16:	f083 0320 	eor.w	r3, r3, #32
 8007f1a:	6023      	str	r3, [r4, #0]


      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8007f1c:	8813      	ldrh	r3, [r2, #0]
 8007f1e:	f013 0f10 	tst.w	r3, #16
 8007f22:	d112      	bne.n	8007f4a <CTR_LP+0x7a>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 8007f24:	6822      	ldr	r2, [r4, #0]
 8007f26:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8007f2a:	ea02 0303 	and.w	r3, r2, r3
 8007f2e:	6023      	str	r3, [r4, #0]
        In0_Process();
 8007f30:	f7ff fd6e 	bl	8007a10 <In0_Process>

        /* check if SETUP arrived during IN processing */
        wEPVal = _GetENDPOINT(ENDP0);
 8007f34:	6823      	ldr	r3, [r4, #0]
        if ((wEPVal & (EP_CTR_RX | EP_SETUP)) != 0)
 8007f36:	f413 4f08 	tst.w	r3, #34816	; 0x8800
 8007f3a:	d02c      	beq.n	8007f96 <CTR_LP+0xc6>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8007f3c:	6822      	ldr	r2, [r4, #0]
 8007f3e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007f42:	ea02 0303 	and.w	r3, r2, r3
 8007f46:	6023      	str	r3, [r4, #0]
 8007f48:	e016      	b.n	8007f78 <CTR_LP+0xa8>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8007f4a:	6825      	ldr	r5, [r4, #0]
 8007f4c:	b2ad      	uxth	r5, r5
        if ((wEPVal & EP_CTR_TX) != 0)
 8007f4e:	f015 0f80 	tst.w	r5, #128	; 0x80
 8007f52:	d007      	beq.n	8007f64 <CTR_LP+0x94>
        {
          _ClearEP_CTR_TX(ENDP0);
 8007f54:	6822      	ldr	r2, [r4, #0]
 8007f56:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8007f5a:	ea02 0303 	and.w	r3, r2, r3
 8007f5e:	6023      	str	r3, [r4, #0]
          In0_Process();
 8007f60:	f7ff fd56 	bl	8007a10 <In0_Process>
        }
        if ((wEPVal &EP_SETUP) != 0)
 8007f64:	f415 6f00 	tst.w	r5, #2048	; 0x800
 8007f68:	d009      	beq.n	8007f7e <CTR_LP+0xae>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8007f6a:	4a3b      	ldr	r2, [pc, #236]	; (8008058 <CTR_LP+0x188>)
 8007f6c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007f70:	6811      	ldr	r1, [r2, #0]
 8007f72:	ea01 0303 	and.w	r3, r1, r3
 8007f76:	6013      	str	r3, [r2, #0]
          Setup0_Process();
 8007f78:	f7ff fde4 	bl	8007b44 <Setup0_Process>
 8007f7c:	e00b      	b.n	8007f96 <CTR_LP+0xc6>
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 8007f7e:	f415 4f00 	tst.w	r5, #32768	; 0x8000
 8007f82:	d008      	beq.n	8007f96 <CTR_LP+0xc6>
        {
          _ClearEP_CTR_RX(ENDP0);
 8007f84:	4a34      	ldr	r2, [pc, #208]	; (8008058 <CTR_LP+0x188>)
 8007f86:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007f8a:	6811      	ldr	r1, [r2, #0]
 8007f8c:	ea01 0303 	and.w	r3, r1, r3
 8007f90:	6013      	str	r3, [r2, #0]
          Out0_Process();
 8007f92:	f7ff fc97 	bl	80078c4 <Out0_Process>
        }

      }

      /* before terminate set Tx & Rx status */
      _SetEPRxStatus(ENDP0, SaveRState);
 8007f96:	4b30      	ldr	r3, [pc, #192]	; (8008058 <CTR_LP+0x188>)
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8007f9e:	ea02 0303 	and.w	r3, r2, r3
 8007fa2:	4a2e      	ldr	r2, [pc, #184]	; (800805c <CTR_LP+0x18c>)
 8007fa4:	8812      	ldrh	r2, [r2, #0]
 8007fa6:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8007faa:	bf18      	it	ne
 8007fac:	f483 5380 	eorne.w	r3, r3, #4096	; 0x1000
 8007fb0:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8007fb4:	4a28      	ldr	r2, [pc, #160]	; (8008058 <CTR_LP+0x188>)
 8007fb6:	bf18      	it	ne
 8007fb8:	f483 5300 	eorne.w	r3, r3, #8192	; 0x2000
 8007fbc:	6013      	str	r3, [r2, #0]
      _SetEPTxStatus(ENDP0, SaveTState);
 8007fbe:	6812      	ldr	r2, [r2, #0]
 8007fc0:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8007fc4:	ea02 0303 	and.w	r3, r2, r3
 8007fc8:	4a24      	ldr	r2, [pc, #144]	; (800805c <CTR_LP+0x18c>)
 8007fca:	8852      	ldrh	r2, [r2, #2]
 8007fcc:	f012 0f10 	tst.w	r2, #16
 8007fd0:	bf18      	it	ne
 8007fd2:	f083 0310 	eorne.w	r3, r3, #16
 8007fd6:	f012 0f20 	tst.w	r2, #32
 8007fda:	4a1f      	ldr	r2, [pc, #124]	; (8008058 <CTR_LP+0x188>)
 8007fdc:	bf18      	it	ne
 8007fde:	f083 0320 	eorne.w	r3, r3, #32
 8007fe2:	6013      	str	r3, [r2, #0]
 8007fe4:	e02b      	b.n	800803e <CTR_LP+0x16e>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007fec:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007ff0:	681c      	ldr	r4, [r3, #0]
 8007ff2:	b2a4      	uxth	r4, r4
      if ((wEPVal & EP_CTR_RX) != 0)
 8007ff4:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007ff8:	d00b      	beq.n	8008012 <CTR_LP+0x142>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8007ffa:	6818      	ldr	r0, [r3, #0]
 8007ffc:	f640 728f 	movw	r2, #3983	; 0xf8f
 8008000:	ea00 0202 	and.w	r2, r0, r2
 8008004:	601a      	str	r2, [r3, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8008006:	780a      	ldrb	r2, [r1, #0]
 8008008:	4b15      	ldr	r3, [pc, #84]	; (8008060 <CTR_LP+0x190>)
 800800a:	3a01      	subs	r2, #1
 800800c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008010:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8008012:	f014 0f80 	tst.w	r4, #128	; 0x80
 8008016:	d012      	beq.n	800803e <CTR_LP+0x16e>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8008018:	490e      	ldr	r1, [pc, #56]	; (8008054 <CTR_LP+0x184>)
 800801a:	f648 720f 	movw	r2, #36623	; 0x8f0f
 800801e:	780b      	ldrb	r3, [r1, #0]
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008026:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 800802a:	6818      	ldr	r0, [r3, #0]
 800802c:	ea00 0202 	and.w	r2, r0, r2
 8008030:	601a      	str	r2, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8008032:	780a      	ldrb	r2, [r1, #0]
 8008034:	4b0b      	ldr	r3, [pc, #44]	; (8008064 <CTR_LP+0x194>)
 8008036:	3a01      	subs	r2, #1
 8008038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800803c:	4798      	blx	r3
*******************************************************************************/
void CTR_LP(void)
{
  u32 wEPVal;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800803e:	4b0a      	ldr	r3, [pc, #40]	; (8008068 <CTR_LP+0x198>)
 8008040:	4a0a      	ldr	r2, [pc, #40]	; (800806c <CTR_LP+0x19c>)
 8008042:	6819      	ldr	r1, [r3, #0]
 8008044:	b289      	uxth	r1, r1
 8008046:	8011      	strh	r1, [r2, #0]
 8008048:	8811      	ldrh	r1, [r2, #0]
 800804a:	b209      	sxth	r1, r1
 800804c:	2900      	cmp	r1, #0
 800804e:	f6ff af41 	blt.w	8007ed4 <CTR_LP+0x4>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8008052:	bd38      	pop	{r3, r4, r5, pc}
 8008054:	20000454 	.word	0x20000454
 8008058:	40005c00 	.word	0x40005c00
 800805c:	2000045c 	.word	0x2000045c
 8008060:	2000007c 	.word	0x2000007c
 8008064:	20000060 	.word	0x20000060
 8008068:	40005c44 	.word	0x40005c44
 800806c:	20000414 	.word	0x20000414

08008070 <UserToPMABufferCopy>:
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8008070:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8008074:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8008076:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800807a:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800807c:	0049      	lsls	r1, r1, #1
 800807e:	0852      	lsrs	r2, r2, #1
 8008080:	2300      	movs	r3, #0
  for (i = n; i != 0; i--)
 8008082:	e009      	b.n	8008098 <UserToPMABufferCopy+0x28>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 8008084:	18c4      	adds	r4, r0, r3
 8008086:	f810 c003 	ldrb.w	ip, [r0, r3]
 800808a:	7864      	ldrb	r4, [r4, #1]
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 800808c:	3a01      	subs	r2, #1
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 800808e:	ea4c 2c04 	orr.w	ip, ip, r4, lsl #8
 8008092:	f821 c013 	strh.w	ip, [r1, r3, lsl #1]
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8008096:	3302      	adds	r3, #2
 8008098:	2a00      	cmp	r2, #0
 800809a:	d1f3      	bne.n	8008084 <UserToPMABufferCopy+0x14>
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 800809c:	bd10      	pop	{r4, pc}

0800809e <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 800809e:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80080a2:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80080a4:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
 80080a8:	0049      	lsls	r1, r1, #1
 80080aa:	0852      	lsrs	r2, r2, #1
 80080ac:	2300      	movs	r3, #0
  for (i = n; i != 0; i--)
 80080ae:	e005      	b.n	80080bc <PMAToUserBufferCopy+0x1e>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 80080b0:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 80080b4:	3a01      	subs	r2, #1
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 80080b6:	f820 c003 	strh.w	ip, [r0, r3]
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 80080ba:	3302      	adds	r3, #2
 80080bc:	2a00      	cmp	r2, #0
 80080be:	d1f7      	bne.n	80080b0 <PMAToUserBufferCopy+0x12>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 80080c0:	4770      	bx	lr
	...

080080c4 <SetCNTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(u16 wRegValue)
{
  _SetCNTR(wRegValue);
 80080c4:	4b01      	ldr	r3, [pc, #4]	; (80080cc <SetCNTR+0x8>)
 80080c6:	6018      	str	r0, [r3, #0]
}
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	40005c40 	.word	0x40005c40

080080d0 <GetCNTR>:
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
u16 GetCNTR(void)
{
  return(_GetCNTR());
 80080d0:	4b01      	ldr	r3, [pc, #4]	; (80080d8 <GetCNTR+0x8>)
 80080d2:	6818      	ldr	r0, [r3, #0]
}
 80080d4:	b280      	uxth	r0, r0
 80080d6:	4770      	bx	lr
 80080d8:	40005c40 	.word	0x40005c40

080080dc <SetISTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(u16 wRegValue)
{
  _SetISTR(wRegValue);
 80080dc:	4b01      	ldr	r3, [pc, #4]	; (80080e4 <SetISTR+0x8>)
 80080de:	6018      	str	r0, [r3, #0]
}
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	40005c44 	.word	0x40005c44

080080e8 <GetISTR>:
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
u16 GetISTR(void)
{
  return(_GetISTR());
 80080e8:	4b01      	ldr	r3, [pc, #4]	; (80080f0 <GetISTR+0x8>)
 80080ea:	6818      	ldr	r0, [r3, #0]
}
 80080ec:	b280      	uxth	r0, r0
 80080ee:	4770      	bx	lr
 80080f0:	40005c44 	.word	0x40005c44

080080f4 <GetFNR>:
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
u16 GetFNR(void)
{
  return(_GetFNR());
 80080f4:	4b01      	ldr	r3, [pc, #4]	; (80080fc <GetFNR+0x8>)
 80080f6:	6818      	ldr	r0, [r3, #0]
}
 80080f8:	b280      	uxth	r0, r0
 80080fa:	4770      	bx	lr
 80080fc:	40005c48 	.word	0x40005c48

08008100 <SetDADDR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(u16 wRegValue)
{
  _SetDADDR(wRegValue);
 8008100:	4b01      	ldr	r3, [pc, #4]	; (8008108 <SetDADDR+0x8>)
 8008102:	6018      	str	r0, [r3, #0]
}
 8008104:	4770      	bx	lr
 8008106:	bf00      	nop
 8008108:	40005c4c 	.word	0x40005c4c

0800810c <GetDADDR>:
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
u16 GetDADDR(void)
{
  return(_GetDADDR());
 800810c:	4b01      	ldr	r3, [pc, #4]	; (8008114 <GetDADDR+0x8>)
 800810e:	6818      	ldr	r0, [r3, #0]
}
 8008110:	b280      	uxth	r0, r0
 8008112:	4770      	bx	lr
 8008114:	40005c4c 	.word	0x40005c4c

08008118 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 8008118:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800811c:	4a02      	ldr	r2, [pc, #8]	; (8008128 <SetBTABLE+0x10>)
 800811e:	ea00 0303 	and.w	r3, r0, r3
 8008122:	6013      	str	r3, [r2, #0]
}
 8008124:	4770      	bx	lr
 8008126:	bf00      	nop
 8008128:	40005c50 	.word	0x40005c50

0800812c <GetBTABLE>:
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
u16 GetBTABLE(void)
{
  return(_GetBTABLE());
 800812c:	4b01      	ldr	r3, [pc, #4]	; (8008134 <GetBTABLE+0x8>)
 800812e:	6818      	ldr	r0, [r3, #0]
}
 8008130:	b280      	uxth	r0, r0
 8008132:	4770      	bx	lr
 8008134:	40005c50 	.word	0x40005c50

08008138 <SetENDPOINT>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(u8 bEpNum, u16 wRegValue)
{
  _SetENDPOINT(bEpNum, wRegValue);
 8008138:	0080      	lsls	r0, r0, #2
 800813a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800813e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008142:	6001      	str	r1, [r0, #0]
}
 8008144:	4770      	bx	lr

08008146 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
u16 GetENDPOINT(u8 bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8008146:	0080      	lsls	r0, r0, #2
 8008148:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800814c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008150:	6800      	ldr	r0, [r0, #0]
}
 8008152:	b280      	uxth	r0, r0
 8008154:	4770      	bx	lr

08008156 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 8008156:	0080      	lsls	r0, r0, #2
 8008158:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800815c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008160:	6802      	ldr	r2, [r0, #0]
 8008162:	f648 138f 	movw	r3, #35215	; 0x898f
 8008166:	ea02 0303 	and.w	r3, r2, r3
 800816a:	430b      	orrs	r3, r1
 800816c:	6003      	str	r3, [r0, #0]
}
 800816e:	4770      	bx	lr

08008170 <GetEPType>:
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
u16 GetEPType(u8 bEpNum)
{
  return(_GetEPType(bEpNum));
 8008170:	0080      	lsls	r0, r0, #2
 8008172:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008176:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800817a:	6800      	ldr	r0, [r0, #0]
}
 800817c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8008180:	4770      	bx	lr

08008182 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8008182:	0080      	lsls	r0, r0, #2
 8008184:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008188:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800818c:	6802      	ldr	r2, [r0, #0]
 800818e:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8008192:	ea02 0303 	and.w	r3, r2, r3
 8008196:	f011 0f10 	tst.w	r1, #16
 800819a:	bf18      	it	ne
 800819c:	f083 0310 	eorne.w	r3, r3, #16
 80081a0:	f011 0f20 	tst.w	r1, #32
 80081a4:	bf18      	it	ne
 80081a6:	f083 0320 	eorne.w	r3, r3, #32
 80081aa:	6003      	str	r3, [r0, #0]
}
 80081ac:	4770      	bx	lr

080081ae <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80081ae:	0080      	lsls	r0, r0, #2
 80081b0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80081b4:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80081b8:	6802      	ldr	r2, [r0, #0]
 80081ba:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 80081be:	ea02 0303 	and.w	r3, r2, r3
 80081c2:	f411 5f80 	tst.w	r1, #4096	; 0x1000
 80081c6:	bf18      	it	ne
 80081c8:	f483 5380 	eorne.w	r3, r3, #4096	; 0x1000
 80081cc:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 80081d0:	bf18      	it	ne
 80081d2:	f483 5300 	eorne.w	r3, r3, #8192	; 0x2000
 80081d6:	6003      	str	r3, [r0, #0]
}
 80081d8:	4770      	bx	lr

080081da <SetDouBleBuffEPStall>:
*                  bDir: Endpoint direction.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDouBleBuffEPStall(u8 bEpNum, u8 bDir)
{
 80081da:	b538      	push	{r3, r4, r5, lr}
 80081dc:	460d      	mov	r5, r1
 80081de:	4604      	mov	r4, r0
  u16 Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
 80081e0:	f7ff ffb1 	bl	8008146 <GetENDPOINT>
  if (bDir == EP_DBUF_OUT)
 80081e4:	2d01      	cmp	r5, #1
 80081e6:	d108      	bne.n	80081fa <SetDouBleBuffEPStall+0x20>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
 80081e8:	00a4      	lsls	r4, r4, #2
 80081ea:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80081ee:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
 80081f2:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 80081f6:	6020      	str	r0, [r4, #0]
 80081f8:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (bDir == EP_DBUF_IN)
 80081fa:	2d02      	cmp	r5, #2
 80081fc:	d107      	bne.n	800820e <SetDouBleBuffEPStall+0x34>
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
 80081fe:	00a4      	lsls	r4, r4, #2
 8008200:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8008204:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
 8008208:	f020 0010 	bic.w	r0, r0, #16
 800820c:	6020      	str	r0, [r4, #0]
 800820e:	bd38      	pop	{r3, r4, r5, pc}

08008210 <GetEPTxStatus>:
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
u16 GetEPTxStatus(u8 bEpNum)
{
  return(_GetEPTxStatus(bEpNum));
 8008210:	0080      	lsls	r0, r0, #2
 8008212:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008216:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800821a:	6800      	ldr	r0, [r0, #0]
}
 800821c:	f000 0030 	and.w	r0, r0, #48	; 0x30
 8008220:	4770      	bx	lr

08008222 <GetEPRxStatus>:
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
u16 GetEPRxStatus(u8 bEpNum)
{
  return(_GetEPRxStatus(bEpNum));
 8008222:	0080      	lsls	r0, r0, #2
 8008224:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008228:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800822c:	6800      	ldr	r0, [r0, #0]
}
 800822e:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
 8008232:	4770      	bx	lr

08008234 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8008234:	0080      	lsls	r0, r0, #2
 8008236:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800823a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800823e:	6802      	ldr	r2, [r0, #0]
 8008240:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8008244:	ea02 0303 	and.w	r3, r2, r3
 8008248:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800824c:	6003      	str	r3, [r0, #0]
}
 800824e:	4770      	bx	lr

08008250 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8008250:	0080      	lsls	r0, r0, #2
 8008252:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008256:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800825a:	6802      	ldr	r2, [r0, #0]
 800825c:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8008260:	ea02 0303 	and.w	r3, r2, r3
 8008264:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8008268:	6003      	str	r3, [r0, #0]
}
 800826a:	4770      	bx	lr

0800826c <SetEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(u8 bEpNum)
{
  _SetEP_KIND(bEpNum);
 800826c:	0080      	lsls	r0, r0, #2
 800826e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008272:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008276:	6802      	ldr	r2, [r0, #0]
 8008278:	f648 638f 	movw	r3, #36495	; 0x8e8f
 800827c:	ea02 0303 	and.w	r3, r2, r3
 8008280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008284:	6003      	str	r3, [r0, #0]
}
 8008286:	4770      	bx	lr

08008288 <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8008288:	0080      	lsls	r0, r0, #2
 800828a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800828e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008292:	6802      	ldr	r2, [r0, #0]
 8008294:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8008298:	ea02 0303 	and.w	r3, r2, r3
 800829c:	6003      	str	r3, [r0, #0]
}
 800829e:	4770      	bx	lr

080082a0 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80082a0:	0080      	lsls	r0, r0, #2
 80082a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082a6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082aa:	6802      	ldr	r2, [r0, #0]
 80082ac:	f648 638f 	movw	r3, #36495	; 0x8e8f
 80082b0:	ea02 0303 	and.w	r3, r2, r3
 80082b4:	6003      	str	r3, [r0, #0]
}
 80082b6:	4770      	bx	lr

080082b8 <Set_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(u8 bEpNum)
{
  _SetEP_KIND(bEpNum);
 80082b8:	0080      	lsls	r0, r0, #2
 80082ba:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082be:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082c2:	6802      	ldr	r2, [r0, #0]
 80082c4:	f648 638f 	movw	r3, #36495	; 0x8e8f
 80082c8:	ea02 0303 	and.w	r3, r2, r3
 80082cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082d0:	6003      	str	r3, [r0, #0]
}
 80082d2:	4770      	bx	lr

080082d4 <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(u8 bEpNum)
{
  _SetEP_KIND(bEpNum);
 80082d4:	0080      	lsls	r0, r0, #2
 80082d6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082da:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082de:	6802      	ldr	r2, [r0, #0]
 80082e0:	f648 638f 	movw	r3, #36495	; 0x8e8f
 80082e4:	ea02 0303 	and.w	r3, r2, r3
 80082e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082ec:	6003      	str	r3, [r0, #0]
}
 80082ee:	4770      	bx	lr

080082f0 <ClearEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80082f0:	0080      	lsls	r0, r0, #2
 80082f2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80082f6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80082fa:	6802      	ldr	r2, [r0, #0]
 80082fc:	f648 638f 	movw	r3, #36495	; 0x8e8f
 8008300:	ea02 0303 	and.w	r3, r2, r3
 8008304:	6003      	str	r3, [r0, #0]
}
 8008306:	4770      	bx	lr

08008308 <GetTxStallStatus>:
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
u16 GetTxStallStatus(u8 bEpNum)
{
  return(_GetTxStallStatus(bEpNum));
 8008308:	0080      	lsls	r0, r0, #2
 800830a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800830e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008312:	6800      	ldr	r0, [r0, #0]
 8008314:	f000 0030 	and.w	r0, r0, #48	; 0x30
}
 8008318:	2810      	cmp	r0, #16
 800831a:	bf14      	ite	ne
 800831c:	2000      	movne	r0, #0
 800831e:	2001      	moveq	r0, #1
 8008320:	4770      	bx	lr

08008322 <GetRxStallStatus>:
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
u16 GetRxStallStatus(u8 bEpNum)
{
  return(_GetRxStallStatus(bEpNum));
 8008322:	0080      	lsls	r0, r0, #2
 8008324:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008328:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800832c:	6800      	ldr	r0, [r0, #0]
 800832e:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
}
 8008332:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8008336:	bf14      	ite	ne
 8008338:	2000      	movne	r0, #0
 800833a:	2001      	moveq	r0, #1
 800833c:	4770      	bx	lr

0800833e <ClearEP_CTR_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(u8 bEpNum)
{
  _ClearEP_CTR_RX(bEpNum);
 800833e:	0080      	lsls	r0, r0, #2
 8008340:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008344:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008348:	6802      	ldr	r2, [r0, #0]
 800834a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800834e:	ea02 0303 	and.w	r3, r2, r3
 8008352:	6003      	str	r3, [r0, #0]
}
 8008354:	4770      	bx	lr

08008356 <ClearEP_CTR_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(u8 bEpNum)
{
  _ClearEP_CTR_TX(bEpNum);
 8008356:	0080      	lsls	r0, r0, #2
 8008358:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800835c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008360:	6802      	ldr	r2, [r0, #0]
 8008362:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8008366:	ea02 0303 	and.w	r3, r2, r3
 800836a:	6003      	str	r3, [r0, #0]
}
 800836c:	4770      	bx	lr

0800836e <ToggleDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(u8 bEpNum)
{
  _ToggleDTOG_RX(bEpNum);
 800836e:	0080      	lsls	r0, r0, #2
 8008370:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008374:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008378:	6802      	ldr	r2, [r0, #0]
 800837a:	f648 738f 	movw	r3, #36751	; 0x8f8f
 800837e:	ea02 0303 	and.w	r3, r2, r3
 8008382:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008386:	6003      	str	r3, [r0, #0]
}
 8008388:	4770      	bx	lr

0800838a <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(u8 bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 800838a:	0080      	lsls	r0, r0, #2
 800838c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8008390:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008394:	6802      	ldr	r2, [r0, #0]
 8008396:	f648 738f 	movw	r3, #36751	; 0x8f8f
 800839a:	ea02 0303 	and.w	r3, r2, r3
 800839e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083a2:	6003      	str	r3, [r0, #0]
}
 80083a4:	4770      	bx	lr

080083a6 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80083a6:	0080      	lsls	r0, r0, #2
 80083a8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80083ac:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80083b0:	6803      	ldr	r3, [r0, #0]
 80083b2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80083b6:	d007      	beq.n	80083c8 <ClearDTOG_RX+0x22>
 80083b8:	6802      	ldr	r2, [r0, #0]
 80083ba:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80083be:	ea02 0303 	and.w	r3, r2, r3
 80083c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80083c6:	6003      	str	r3, [r0, #0]
 80083c8:	4770      	bx	lr

080083ca <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80083ca:	0080      	lsls	r0, r0, #2
 80083cc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80083d0:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80083d4:	6803      	ldr	r3, [r0, #0]
 80083d6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80083da:	d007      	beq.n	80083ec <ClearDTOG_TX+0x22>
 80083dc:	6802      	ldr	r2, [r0, #0]
 80083de:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80083e2:	ea02 0303 	and.w	r3, r2, r3
 80083e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083ea:	6003      	str	r3, [r0, #0]
 80083ec:	4770      	bx	lr

080083ee <SetEPAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(u8 bEpNum, u8 bAddr)
{
  _SetEPAddress(bEpNum, bAddr);
 80083ee:	0080      	lsls	r0, r0, #2
 80083f0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80083f4:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80083f8:	6802      	ldr	r2, [r0, #0]
 80083fa:	f648 738f 	movw	r3, #36751	; 0x8f8f
 80083fe:	ea02 0303 	and.w	r3, r2, r3
 8008402:	430b      	orrs	r3, r1
 8008404:	6003      	str	r3, [r0, #0]
}
 8008406:	4770      	bx	lr

08008408 <GetEPAddress>:
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
u8 GetEPAddress(u8 bEpNum)
{
  return(_GetEPAddress(bEpNum));
 8008408:	0080      	lsls	r0, r0, #2
 800840a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800840e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008412:	6800      	ldr	r0, [r0, #0]
}
 8008414:	f000 000f 	and.w	r0, r0, #15
 8008418:	4770      	bx	lr

0800841a <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 800841a:	4b08      	ldr	r3, [pc, #32]	; (800843c <SetEPTxAddr+0x22>)
 800841c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	ea01 0202 	and.w	r2, r1, r2
 8008426:	b29b      	uxth	r3, r3
 8008428:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800842c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8008430:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8008434:	005b      	lsls	r3, r3, #1
 8008436:	601a      	str	r2, [r3, #0]
}
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	40005c50 	.word	0x40005c50

08008440 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8008440:	4b06      	ldr	r3, [pc, #24]	; (800845c <SetEPRxAddr+0x1c>)
 8008442:	4a07      	ldr	r2, [pc, #28]	; (8008460 <SetEPRxAddr+0x20>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	b29b      	uxth	r3, r3
 8008448:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800844c:	189a      	adds	r2, r3, r2
 800844e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8008452:	0052      	lsls	r2, r2, #1
 8008454:	ea01 0303 	and.w	r3, r1, r3
 8008458:	6013      	str	r3, [r2, #0]
}
 800845a:	4770      	bx	lr
 800845c:	40005c50 	.word	0x40005c50
 8008460:	20003004 	.word	0x20003004

08008464 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8008464:	4b05      	ldr	r3, [pc, #20]	; (800847c <GetEPTxAddr+0x18>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	b29b      	uxth	r3, r3
 800846a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800846e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8008472:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8008476:	005b      	lsls	r3, r3, #1
}
 8008478:	8818      	ldrh	r0, [r3, #0]
 800847a:	4770      	bx	lr
 800847c:	40005c50 	.word	0x40005c50

08008480 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8008480:	4b04      	ldr	r3, [pc, #16]	; (8008494 <GetEPRxAddr+0x14>)
 8008482:	4a05      	ldr	r2, [pc, #20]	; (8008498 <GetEPRxAddr+0x18>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	b29b      	uxth	r3, r3
 8008488:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800848c:	189a      	adds	r2, r3, r2
 800848e:	0052      	lsls	r2, r2, #1
}
 8008490:	8810      	ldrh	r0, [r2, #0]
 8008492:	4770      	bx	lr
 8008494:	40005c50 	.word	0x40005c50
 8008498:	20003004 	.word	0x20003004

0800849c <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 800849c:	4b04      	ldr	r3, [pc, #16]	; (80084b0 <SetEPTxCount+0x14>)
 800849e:	4a05      	ldr	r2, [pc, #20]	; (80084b4 <SetEPTxCount+0x18>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80084a8:	189a      	adds	r2, r3, r2
 80084aa:	0052      	lsls	r2, r2, #1
 80084ac:	6011      	str	r1, [r2, #0]
}
 80084ae:	4770      	bx	lr
 80084b0:	40005c50 	.word	0x40005c50
 80084b4:	20003002 	.word	0x20003002

080084b8 <SetEPCountRxReg>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(u32 *pdwReg, u16 wCount)
{
  _SetEPCountRxReg(dwReg, wCount);
 80084b8:	293e      	cmp	r1, #62	; 0x3e
 80084ba:	d909      	bls.n	80084d0 <SetEPCountRxReg+0x18>
 80084bc:	094b      	lsrs	r3, r1, #5
 80084be:	f011 0f1f 	tst.w	r1, #31
 80084c2:	d101      	bne.n	80084c8 <SetEPCountRxReg+0x10>
 80084c4:	3b01      	subs	r3, #1
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	029b      	lsls	r3, r3, #10
 80084ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084ce:	e005      	b.n	80084dc <SetEPCountRxReg+0x24>
 80084d0:	084b      	lsrs	r3, r1, #1
 80084d2:	f011 0f01 	tst.w	r1, #1
 80084d6:	bf18      	it	ne
 80084d8:	3301      	addne	r3, #1
 80084da:	029b      	lsls	r3, r3, #10
 80084dc:	6003      	str	r3, [r0, #0]
 80084de:	4770      	bx	lr

080084e0 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80084e0:	4b0d      	ldr	r3, [pc, #52]	; (8008518 <SetEPRxCount+0x38>)
 80084e2:	681a      	ldr	r2, [r3, #0]
 80084e4:	4b0d      	ldr	r3, [pc, #52]	; (800851c <SetEPRxCount+0x3c>)
 80084e6:	b292      	uxth	r2, r2
 80084e8:	18d3      	adds	r3, r2, r3
 80084ea:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80084ee:	005b      	lsls	r3, r3, #1
 80084f0:	293e      	cmp	r1, #62	; 0x3e
 80084f2:	d909      	bls.n	8008508 <SetEPRxCount+0x28>
 80084f4:	094a      	lsrs	r2, r1, #5
 80084f6:	f011 0f1f 	tst.w	r1, #31
 80084fa:	d101      	bne.n	8008500 <SetEPRxCount+0x20>
 80084fc:	3a01      	subs	r2, #1
 80084fe:	b292      	uxth	r2, r2
 8008500:	0292      	lsls	r2, r2, #10
 8008502:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008506:	e005      	b.n	8008514 <SetEPRxCount+0x34>
 8008508:	084a      	lsrs	r2, r1, #1
 800850a:	f011 0f01 	tst.w	r1, #1
 800850e:	bf18      	it	ne
 8008510:	3201      	addne	r2, #1
 8008512:	0292      	lsls	r2, r2, #10
 8008514:	601a      	str	r2, [r3, #0]
 8008516:	4770      	bx	lr
 8008518:	40005c50 	.word	0x40005c50
 800851c:	20003006 	.word	0x20003006

08008520 <GetEPTxCount>:
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
u16 GetEPTxCount(u8 bEpNum)
{
  return(_GetEPTxCount(bEpNum));
 8008520:	4b05      	ldr	r3, [pc, #20]	; (8008538 <GetEPTxCount+0x18>)
 8008522:	4a06      	ldr	r2, [pc, #24]	; (800853c <GetEPTxCount+0x1c>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	b29b      	uxth	r3, r3
 8008528:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800852c:	189a      	adds	r2, r3, r2
 800852e:	0052      	lsls	r2, r2, #1
 8008530:	6810      	ldr	r0, [r2, #0]
}
 8008532:	0580      	lsls	r0, r0, #22
 8008534:	0d80      	lsrs	r0, r0, #22
 8008536:	4770      	bx	lr
 8008538:	40005c50 	.word	0x40005c50
 800853c:	20003002 	.word	0x20003002

08008540 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8008540:	4b05      	ldr	r3, [pc, #20]	; (8008558 <GetEPRxCount+0x18>)
 8008542:	4a06      	ldr	r2, [pc, #24]	; (800855c <GetEPRxCount+0x1c>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	b29b      	uxth	r3, r3
 8008548:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800854c:	189a      	adds	r2, r3, r2
 800854e:	0052      	lsls	r2, r2, #1
 8008550:	6810      	ldr	r0, [r2, #0]
}
 8008552:	0580      	lsls	r0, r0, #22
 8008554:	0d80      	lsrs	r0, r0, #22
 8008556:	4770      	bx	lr
 8008558:	40005c50 	.word	0x40005c50
 800855c:	20003006 	.word	0x20003006

08008560 <SetEPDblBuffAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(u8 bEpNum, u16 wBuf0Addr, u16 wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008560:	4b0d      	ldr	r3, [pc, #52]	; (8008598 <SetEPDblBuffAddr+0x38>)
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(u8 bEpNum, u16 wBuf0Addr, u16 wBuf1Addr)
{
 8008562:	b530      	push	{r4, r5, lr}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8008564:	681c      	ldr	r4, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	00c0      	lsls	r0, r0, #3
 800856a:	b2a4      	uxth	r4, r4
 800856c:	1904      	adds	r4, r0, r4
 800856e:	b29b      	uxth	r3, r3
 8008570:	18c0      	adds	r0, r0, r3
 8008572:	f104 5400 	add.w	r4, r4, #536870912	; 0x20000000
 8008576:	4b09      	ldr	r3, [pc, #36]	; (800859c <SetEPDblBuffAddr+0x3c>)
 8008578:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
 800857c:	0065      	lsls	r5, r4, #1
 800857e:	18c3      	adds	r3, r0, r3
 8008580:	f64f 74fe 	movw	r4, #65534	; 0xfffe
 8008584:	ea01 0404 	and.w	r4, r1, r4
 8008588:	0059      	lsls	r1, r3, #1
 800858a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800858e:	ea02 0303 	and.w	r3, r2, r3
 8008592:	602c      	str	r4, [r5, #0]
 8008594:	600b      	str	r3, [r1, #0]
}
 8008596:	bd30      	pop	{r4, r5, pc}
 8008598:	40005c50 	.word	0x40005c50
 800859c:	20003004 	.word	0x20003004

080085a0 <SetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(u8 bEpNum, u16 wBuf0Addr)
{
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
 80085a0:	4b07      	ldr	r3, [pc, #28]	; (80085c0 <SetEPDblBuf0Addr+0x20>)
 80085a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	ea01 0202 	and.w	r2, r1, r2
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80085b2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80085b6:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80085ba:	005b      	lsls	r3, r3, #1
 80085bc:	601a      	str	r2, [r3, #0]
}
 80085be:	4770      	bx	lr
 80085c0:	40005c50 	.word	0x40005c50

080085c4 <SetEPDblBuf1Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(u8 bEpNum, u16 wBuf1Addr)
{
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
 80085c4:	4b06      	ldr	r3, [pc, #24]	; (80085e0 <SetEPDblBuf1Addr+0x1c>)
 80085c6:	4a07      	ldr	r2, [pc, #28]	; (80085e4 <SetEPDblBuf1Addr+0x20>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80085d0:	189a      	adds	r2, r3, r2
 80085d2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80085d6:	0052      	lsls	r2, r2, #1
 80085d8:	ea01 0303 	and.w	r3, r1, r3
 80085dc:	6013      	str	r3, [r2, #0]
}
 80085de:	4770      	bx	lr
 80085e0:	40005c50 	.word	0x40005c50
 80085e4:	20003004 	.word	0x20003004

080085e8 <GetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
u16 GetEPDblBuf0Addr(u8 bEpNum)
{
  return(_GetEPDblBuf0Addr(bEpNum));
 80085e8:	4b05      	ldr	r3, [pc, #20]	; (8008600 <GetEPDblBuf0Addr+0x18>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80085f2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80085f6:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80085fa:	005b      	lsls	r3, r3, #1
}
 80085fc:	8818      	ldrh	r0, [r3, #0]
 80085fe:	4770      	bx	lr
 8008600:	40005c50 	.word	0x40005c50

08008604 <GetEPDblBuf1Addr>:
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
u16 GetEPDblBuf1Addr(u8 bEpNum)
{
  return(_GetEPDblBuf1Addr(bEpNum));
 8008604:	4b04      	ldr	r3, [pc, #16]	; (8008618 <GetEPDblBuf1Addr+0x14>)
 8008606:	4a05      	ldr	r2, [pc, #20]	; (800861c <GetEPDblBuf1Addr+0x18>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	b29b      	uxth	r3, r3
 800860c:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8008610:	189a      	adds	r2, r3, r2
 8008612:	0052      	lsls	r2, r2, #1
}
 8008614:	8810      	ldrh	r0, [r2, #0]
 8008616:	4770      	bx	lr
 8008618:	40005c50 	.word	0x40005c50
 800861c:	20003004 	.word	0x20003004

08008620 <SetEPDblBuffCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8008620:	2901      	cmp	r1, #1
 8008622:	d124      	bne.n	800866e <SetEPDblBuffCount+0x4e>
 8008624:	4b25      	ldr	r3, [pc, #148]	; (80086bc <SetEPDblBuffCount+0x9c>)
 8008626:	4926      	ldr	r1, [pc, #152]	; (80086c0 <SetEPDblBuffCount+0xa0>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	00c0      	lsls	r0, r0, #3
 800862c:	b29b      	uxth	r3, r3
 800862e:	1859      	adds	r1, r3, r1
 8008630:	1809      	adds	r1, r1, r0
 8008632:	004b      	lsls	r3, r1, #1
 8008634:	2a3e      	cmp	r2, #62	; 0x3e
 8008636:	d909      	bls.n	800864c <SetEPDblBuffCount+0x2c>
 8008638:	0951      	lsrs	r1, r2, #5
 800863a:	f012 0f1f 	tst.w	r2, #31
 800863e:	d101      	bne.n	8008644 <SetEPDblBuffCount+0x24>
 8008640:	3901      	subs	r1, #1
 8008642:	b289      	uxth	r1, r1
 8008644:	0289      	lsls	r1, r1, #10
 8008646:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800864a:	e005      	b.n	8008658 <SetEPDblBuffCount+0x38>
 800864c:	0851      	lsrs	r1, r2, #1
 800864e:	f012 0f01 	tst.w	r2, #1
 8008652:	bf18      	it	ne
 8008654:	3101      	addne	r1, #1
 8008656:	0289      	lsls	r1, r1, #10
 8008658:	6019      	str	r1, [r3, #0]
 800865a:	4b18      	ldr	r3, [pc, #96]	; (80086bc <SetEPDblBuffCount+0x9c>)
 800865c:	6819      	ldr	r1, [r3, #0]
 800865e:	4b19      	ldr	r3, [pc, #100]	; (80086c4 <SetEPDblBuffCount+0xa4>)
 8008660:	b289      	uxth	r1, r1
 8008662:	18cb      	adds	r3, r1, r3
 8008664:	1818      	adds	r0, r3, r0
 8008666:	0040      	lsls	r0, r0, #1
 8008668:	2a3e      	cmp	r2, #62	; 0x3e
 800866a:	d91f      	bls.n	80086ac <SetEPDblBuffCount+0x8c>
 800866c:	e013      	b.n	8008696 <SetEPDblBuffCount+0x76>
 800866e:	2902      	cmp	r1, #2
 8008670:	d123      	bne.n	80086ba <SetEPDblBuffCount+0x9a>
 8008672:	4912      	ldr	r1, [pc, #72]	; (80086bc <SetEPDblBuffCount+0x9c>)
 8008674:	00c0      	lsls	r0, r0, #3
 8008676:	680b      	ldr	r3, [r1, #0]
 8008678:	fa1f fc83 	uxth.w	ip, r3
 800867c:	4b10      	ldr	r3, [pc, #64]	; (80086c0 <SetEPDblBuffCount+0xa0>)
 800867e:	4484      	add	ip, r0
 8008680:	4463      	add	r3, ip
 8008682:	005b      	lsls	r3, r3, #1
 8008684:	601a      	str	r2, [r3, #0]
 8008686:	680b      	ldr	r3, [r1, #0]
 8008688:	b29b      	uxth	r3, r3
 800868a:	18c0      	adds	r0, r0, r3
 800868c:	4b0d      	ldr	r3, [pc, #52]	; (80086c4 <SetEPDblBuffCount+0xa4>)
 800868e:	18c3      	adds	r3, r0, r3
 8008690:	005b      	lsls	r3, r3, #1
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	4770      	bx	lr
 8008696:	0953      	lsrs	r3, r2, #5
 8008698:	f012 0f1f 	tst.w	r2, #31
 800869c:	d101      	bne.n	80086a2 <SetEPDblBuffCount+0x82>
 800869e:	3b01      	subs	r3, #1
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	029b      	lsls	r3, r3, #10
 80086a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086a8:	6003      	str	r3, [r0, #0]
 80086aa:	4770      	bx	lr
 80086ac:	0853      	lsrs	r3, r2, #1
 80086ae:	f012 0f01 	tst.w	r2, #1
 80086b2:	bf18      	it	ne
 80086b4:	3301      	addne	r3, #1
 80086b6:	029b      	lsls	r3, r3, #10
 80086b8:	6003      	str	r3, [r0, #0]
 80086ba:	4770      	bx	lr
 80086bc:	40005c50 	.word	0x40005c50
 80086c0:	20003002 	.word	0x20003002
 80086c4:	20003006 	.word	0x20003006

080086c8 <SetEPDblBuf0Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
 80086c8:	2901      	cmp	r1, #1
 80086ca:	d11b      	bne.n	8008704 <SetEPDblBuf0Count+0x3c>
 80086cc:	4b13      	ldr	r3, [pc, #76]	; (800871c <SetEPDblBuf0Count+0x54>)
 80086ce:	6819      	ldr	r1, [r3, #0]
 80086d0:	4b13      	ldr	r3, [pc, #76]	; (8008720 <SetEPDblBuf0Count+0x58>)
 80086d2:	b289      	uxth	r1, r1
 80086d4:	18cb      	adds	r3, r1, r3
 80086d6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80086da:	0040      	lsls	r0, r0, #1
 80086dc:	2a3e      	cmp	r2, #62	; 0x3e
 80086de:	d909      	bls.n	80086f4 <SetEPDblBuf0Count+0x2c>
 80086e0:	0953      	lsrs	r3, r2, #5
 80086e2:	f012 0f1f 	tst.w	r2, #31
 80086e6:	d101      	bne.n	80086ec <SetEPDblBuf0Count+0x24>
 80086e8:	3b01      	subs	r3, #1
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	029b      	lsls	r3, r3, #10
 80086ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086f2:	e005      	b.n	8008700 <SetEPDblBuf0Count+0x38>
 80086f4:	0853      	lsrs	r3, r2, #1
 80086f6:	f012 0f01 	tst.w	r2, #1
 80086fa:	bf18      	it	ne
 80086fc:	3301      	addne	r3, #1
 80086fe:	029b      	lsls	r3, r3, #10
 8008700:	6003      	str	r3, [r0, #0]
 8008702:	4770      	bx	lr
 8008704:	2902      	cmp	r1, #2
 8008706:	d108      	bne.n	800871a <SetEPDblBuf0Count+0x52>
 8008708:	4b04      	ldr	r3, [pc, #16]	; (800871c <SetEPDblBuf0Count+0x54>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	b29b      	uxth	r3, r3
 800870e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8008712:	4b03      	ldr	r3, [pc, #12]	; (8008720 <SetEPDblBuf0Count+0x58>)
 8008714:	18c3      	adds	r3, r0, r3
 8008716:	005b      	lsls	r3, r3, #1
 8008718:	601a      	str	r2, [r3, #0]
 800871a:	4770      	bx	lr
 800871c:	40005c50 	.word	0x40005c50
 8008720:	20003002 	.word	0x20003002

08008724 <SetEPDblBuf1Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
 8008724:	2901      	cmp	r1, #1
 8008726:	d11b      	bne.n	8008760 <SetEPDblBuf1Count+0x3c>
 8008728:	4b13      	ldr	r3, [pc, #76]	; (8008778 <SetEPDblBuf1Count+0x54>)
 800872a:	6819      	ldr	r1, [r3, #0]
 800872c:	4b13      	ldr	r3, [pc, #76]	; (800877c <SetEPDblBuf1Count+0x58>)
 800872e:	b289      	uxth	r1, r1
 8008730:	18cb      	adds	r3, r1, r3
 8008732:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8008736:	0040      	lsls	r0, r0, #1
 8008738:	2a3e      	cmp	r2, #62	; 0x3e
 800873a:	d909      	bls.n	8008750 <SetEPDblBuf1Count+0x2c>
 800873c:	0953      	lsrs	r3, r2, #5
 800873e:	f012 0f1f 	tst.w	r2, #31
 8008742:	d101      	bne.n	8008748 <SetEPDblBuf1Count+0x24>
 8008744:	3b01      	subs	r3, #1
 8008746:	b29b      	uxth	r3, r3
 8008748:	029b      	lsls	r3, r3, #10
 800874a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800874e:	e005      	b.n	800875c <SetEPDblBuf1Count+0x38>
 8008750:	0853      	lsrs	r3, r2, #1
 8008752:	f012 0f01 	tst.w	r2, #1
 8008756:	bf18      	it	ne
 8008758:	3301      	addne	r3, #1
 800875a:	029b      	lsls	r3, r3, #10
 800875c:	6003      	str	r3, [r0, #0]
 800875e:	4770      	bx	lr
 8008760:	2902      	cmp	r1, #2
 8008762:	d108      	bne.n	8008776 <SetEPDblBuf1Count+0x52>
 8008764:	4b04      	ldr	r3, [pc, #16]	; (8008778 <SetEPDblBuf1Count+0x54>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	b29b      	uxth	r3, r3
 800876a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800876e:	4b03      	ldr	r3, [pc, #12]	; (800877c <SetEPDblBuf1Count+0x58>)
 8008770:	18c3      	adds	r3, r0, r3
 8008772:	005b      	lsls	r3, r3, #1
 8008774:	601a      	str	r2, [r3, #0]
 8008776:	4770      	bx	lr
 8008778:	40005c50 	.word	0x40005c50
 800877c:	20003006 	.word	0x20003006

08008780 <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
u16 GetEPDblBuf0Count(u8 bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 8008780:	4b05      	ldr	r3, [pc, #20]	; (8008798 <GetEPDblBuf0Count+0x18>)
 8008782:	4a06      	ldr	r2, [pc, #24]	; (800879c <GetEPDblBuf0Count+0x1c>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	b29b      	uxth	r3, r3
 8008788:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800878c:	189a      	adds	r2, r3, r2
 800878e:	0052      	lsls	r2, r2, #1
 8008790:	6810      	ldr	r0, [r2, #0]
}
 8008792:	0580      	lsls	r0, r0, #22
 8008794:	0d80      	lsrs	r0, r0, #22
 8008796:	4770      	bx	lr
 8008798:	40005c50 	.word	0x40005c50
 800879c:	20003002 	.word	0x20003002

080087a0 <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
u16 GetEPDblBuf1Count(u8 bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 80087a0:	4b05      	ldr	r3, [pc, #20]	; (80087b8 <GetEPDblBuf1Count+0x18>)
 80087a2:	4a06      	ldr	r2, [pc, #24]	; (80087bc <GetEPDblBuf1Count+0x1c>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80087ac:	189a      	adds	r2, r3, r2
 80087ae:	0052      	lsls	r2, r2, #1
 80087b0:	6810      	ldr	r0, [r2, #0]
}
 80087b2:	0580      	lsls	r0, r0, #22
 80087b4:	0d80      	lsrs	r0, r0, #22
 80087b6:	4770      	bx	lr
 80087b8:	40005c50 	.word	0x40005c50
 80087bc:	20003006 	.word	0x20003006

080087c0 <GetEPDblBufDir>:
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(u8 bEpNum)
{
  if ((u16)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
 80087c0:	4b0d      	ldr	r3, [pc, #52]	; (80087f8 <GetEPDblBufDir+0x38>)
 80087c2:	00c0      	lsls	r0, r0, #3
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	490d      	ldr	r1, [pc, #52]	; (80087fc <GetEPDblBufDir+0x3c>)
 80087c8:	b292      	uxth	r2, r2
 80087ca:	1882      	adds	r2, r0, r2
 80087cc:	1851      	adds	r1, r2, r1
 80087ce:	0049      	lsls	r1, r1, #1
 80087d0:	880a      	ldrh	r2, [r1, #0]
 80087d2:	f412 4f7c 	tst.w	r2, #64512	; 0xfc00
 80087d6:	d001      	beq.n	80087dc <GetEPDblBufDir+0x1c>
 80087d8:	2001      	movs	r0, #1
 80087da:	4770      	bx	lr
    return(EP_DBUF_OUT);
  else if (((u16)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	b29b      	uxth	r3, r3
 80087e0:	18c0      	adds	r0, r0, r3
 80087e2:	4b07      	ldr	r3, [pc, #28]	; (8008800 <GetEPDblBufDir+0x40>)
 80087e4:	18c3      	adds	r3, r0, r3
 80087e6:	005b      	lsls	r3, r3, #1
 80087e8:	8818      	ldrh	r0, [r3, #0]
 80087ea:	0580      	lsls	r0, r0, #22
 80087ec:	0d80      	lsrs	r0, r0, #22
 80087ee:	2800      	cmp	r0, #0
 80087f0:	bf14      	ite	ne
 80087f2:	2002      	movne	r0, #2
 80087f4:	2000      	moveq	r0, #0
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
}
 80087f6:	4770      	bx	lr
 80087f8:	40005c50 	.word	0x40005c50
 80087fc:	20003006 	.word	0x20003006
 8008800:	20003002 	.word	0x20003002

08008804 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(u8 bEpNum, u8 bDir)
{
  if (bDir == EP_DBUF_OUT)
 8008804:	2901      	cmp	r1, #1
 8008806:	d10d      	bne.n	8008824 <FreeUserBuffer+0x20>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 8008808:	0080      	lsls	r0, r0, #2
 800880a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800880e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008812:	6802      	ldr	r2, [r0, #0]
 8008814:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008818:	ea02 0303 	and.w	r3, r2, r3
 800881c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008820:	6003      	str	r3, [r0, #0]
 8008822:	4770      	bx	lr
  }
  else if (bDir == EP_DBUF_IN)
 8008824:	2902      	cmp	r1, #2
 8008826:	d10c      	bne.n	8008842 <FreeUserBuffer+0x3e>
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 8008828:	0080      	lsls	r0, r0, #2
 800882a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800882e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8008832:	6802      	ldr	r2, [r0, #0]
 8008834:	f648 738f 	movw	r3, #36751	; 0x8f8f
 8008838:	ea02 0303 	and.w	r3, r2, r3
 800883c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008840:	6003      	str	r3, [r0, #0]
 8008842:	4770      	bx	lr

08008844 <ToWord>:
u16 ToWord(u8 bh, u8 bl)
{
  u16 wRet;
  wRet = (u16)bl | ((u16)bh << 8);
  return(wRet);
}
 8008844:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 8008848:	4770      	bx	lr

0800884a <ByteSwap>:
* Input          : wSwW: word to Swap.
* Output         : None.
* Return         : resulted word.
*******************************************************************************/
u16 ByteSwap(u16 wSwW)
{
 800884a:	b2c3      	uxtb	r3, r0
 800884c:	0a00      	lsrs	r0, r0, #8
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 800884e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008852:	4770      	bx	lr

08008854 <memcpy>:
 8008854:	2a03      	cmp	r2, #3
 8008856:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800885a:	d80b      	bhi.n	8008874 <memcpy+0x20>
 800885c:	b13a      	cbz	r2, 800886e <memcpy+0x1a>
 800885e:	2300      	movs	r3, #0
 8008860:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008864:	f800 c003 	strb.w	ip, [r0, r3]
 8008868:	3301      	adds	r3, #1
 800886a:	4293      	cmp	r3, r2
 800886c:	d1f8      	bne.n	8008860 <memcpy+0xc>
 800886e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8008872:	4770      	bx	lr
 8008874:	1882      	adds	r2, r0, r2
 8008876:	460c      	mov	r4, r1
 8008878:	4603      	mov	r3, r0
 800887a:	e003      	b.n	8008884 <memcpy+0x30>
 800887c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8008880:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008884:	f003 0603 	and.w	r6, r3, #3
 8008888:	4619      	mov	r1, r3
 800888a:	46a4      	mov	ip, r4
 800888c:	3301      	adds	r3, #1
 800888e:	3401      	adds	r4, #1
 8008890:	2e00      	cmp	r6, #0
 8008892:	d1f3      	bne.n	800887c <memcpy+0x28>
 8008894:	f01c 0403 	ands.w	r4, ip, #3
 8008898:	4663      	mov	r3, ip
 800889a:	bf08      	it	eq
 800889c:	ebc1 0c02 	rsbeq	ip, r1, r2
 80088a0:	d068      	beq.n	8008974 <memcpy+0x120>
 80088a2:	4265      	negs	r5, r4
 80088a4:	f1c4 0a04 	rsb	sl, r4, #4
 80088a8:	eb0c 0705 	add.w	r7, ip, r5
 80088ac:	4633      	mov	r3, r6
 80088ae:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 80088b2:	f85c 6005 	ldr.w	r6, [ip, r5]
 80088b6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80088ba:	1a55      	subs	r5, r2, r1
 80088bc:	e008      	b.n	80088d0 <memcpy+0x7c>
 80088be:	f857 4f04 	ldr.w	r4, [r7, #4]!
 80088c2:	4626      	mov	r6, r4
 80088c4:	fa04 f40a 	lsl.w	r4, r4, sl
 80088c8:	ea49 0404 	orr.w	r4, r9, r4
 80088cc:	50cc      	str	r4, [r1, r3]
 80088ce:	3304      	adds	r3, #4
 80088d0:	185c      	adds	r4, r3, r1
 80088d2:	2d03      	cmp	r5, #3
 80088d4:	fa26 f908 	lsr.w	r9, r6, r8
 80088d8:	f1a5 0504 	sub.w	r5, r5, #4
 80088dc:	eb0c 0603 	add.w	r6, ip, r3
 80088e0:	dced      	bgt.n	80088be <memcpy+0x6a>
 80088e2:	2300      	movs	r3, #0
 80088e4:	e002      	b.n	80088ec <memcpy+0x98>
 80088e6:	5cf1      	ldrb	r1, [r6, r3]
 80088e8:	54e1      	strb	r1, [r4, r3]
 80088ea:	3301      	adds	r3, #1
 80088ec:	1919      	adds	r1, r3, r4
 80088ee:	4291      	cmp	r1, r2
 80088f0:	d3f9      	bcc.n	80088e6 <memcpy+0x92>
 80088f2:	e7bc      	b.n	800886e <memcpy+0x1a>
 80088f4:	f853 4c40 	ldr.w	r4, [r3, #-64]
 80088f8:	f841 4c40 	str.w	r4, [r1, #-64]
 80088fc:	f853 4c3c 	ldr.w	r4, [r3, #-60]
 8008900:	f841 4c3c 	str.w	r4, [r1, #-60]
 8008904:	f853 4c38 	ldr.w	r4, [r3, #-56]
 8008908:	f841 4c38 	str.w	r4, [r1, #-56]
 800890c:	f853 4c34 	ldr.w	r4, [r3, #-52]
 8008910:	f841 4c34 	str.w	r4, [r1, #-52]
 8008914:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8008918:	f841 4c30 	str.w	r4, [r1, #-48]
 800891c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
 8008920:	f841 4c2c 	str.w	r4, [r1, #-44]
 8008924:	f853 4c28 	ldr.w	r4, [r3, #-40]
 8008928:	f841 4c28 	str.w	r4, [r1, #-40]
 800892c:	f853 4c24 	ldr.w	r4, [r3, #-36]
 8008930:	f841 4c24 	str.w	r4, [r1, #-36]
 8008934:	f853 4c20 	ldr.w	r4, [r3, #-32]
 8008938:	f841 4c20 	str.w	r4, [r1, #-32]
 800893c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
 8008940:	f841 4c1c 	str.w	r4, [r1, #-28]
 8008944:	f853 4c18 	ldr.w	r4, [r3, #-24]
 8008948:	f841 4c18 	str.w	r4, [r1, #-24]
 800894c:	f853 4c14 	ldr.w	r4, [r3, #-20]
 8008950:	f841 4c14 	str.w	r4, [r1, #-20]
 8008954:	f853 4c10 	ldr.w	r4, [r3, #-16]
 8008958:	f841 4c10 	str.w	r4, [r1, #-16]
 800895c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 8008960:	f841 4c0c 	str.w	r4, [r1, #-12]
 8008964:	f853 4c08 	ldr.w	r4, [r3, #-8]
 8008968:	f841 4c08 	str.w	r4, [r1, #-8]
 800896c:	f853 4c04 	ldr.w	r4, [r3, #-4]
 8008970:	f841 4c04 	str.w	r4, [r1, #-4]
 8008974:	461c      	mov	r4, r3
 8008976:	460d      	mov	r5, r1
 8008978:	3340      	adds	r3, #64	; 0x40
 800897a:	3140      	adds	r1, #64	; 0x40
 800897c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
 8008980:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
 8008984:	dcb6      	bgt.n	80088f4 <memcpy+0xa0>
 8008986:	4621      	mov	r1, r4
 8008988:	462b      	mov	r3, r5
 800898a:	1b54      	subs	r4, r2, r5
 800898c:	e00f      	b.n	80089ae <memcpy+0x15a>
 800898e:	f851 5c10 	ldr.w	r5, [r1, #-16]
 8008992:	f843 5c10 	str.w	r5, [r3, #-16]
 8008996:	f851 5c0c 	ldr.w	r5, [r1, #-12]
 800899a:	f843 5c0c 	str.w	r5, [r3, #-12]
 800899e:	f851 5c08 	ldr.w	r5, [r1, #-8]
 80089a2:	f843 5c08 	str.w	r5, [r3, #-8]
 80089a6:	f851 5c04 	ldr.w	r5, [r1, #-4]
 80089aa:	f843 5c04 	str.w	r5, [r3, #-4]
 80089ae:	2c0f      	cmp	r4, #15
 80089b0:	460d      	mov	r5, r1
 80089b2:	469c      	mov	ip, r3
 80089b4:	f101 0110 	add.w	r1, r1, #16
 80089b8:	f103 0310 	add.w	r3, r3, #16
 80089bc:	f1a4 0410 	sub.w	r4, r4, #16
 80089c0:	dce5      	bgt.n	800898e <memcpy+0x13a>
 80089c2:	ebcc 0102 	rsb	r1, ip, r2
 80089c6:	2300      	movs	r3, #0
 80089c8:	e003      	b.n	80089d2 <memcpy+0x17e>
 80089ca:	58ec      	ldr	r4, [r5, r3]
 80089cc:	f84c 4003 	str.w	r4, [ip, r3]
 80089d0:	3304      	adds	r3, #4
 80089d2:	195e      	adds	r6, r3, r5
 80089d4:	2903      	cmp	r1, #3
 80089d6:	eb03 040c 	add.w	r4, r3, ip
 80089da:	f1a1 0104 	sub.w	r1, r1, #4
 80089de:	dcf4      	bgt.n	80089ca <memcpy+0x176>
 80089e0:	e77f      	b.n	80088e2 <memcpy+0x8e>
 80089e2:	bf00      	nop

080089e4 <strcpy>:
 80089e4:	ea80 0201 	eor.w	r2, r0, r1
 80089e8:	4684      	mov	ip, r0
 80089ea:	f012 0f03 	tst.w	r2, #3
 80089ee:	d14f      	bne.n	8008a90 <strcpy+0xac>
 80089f0:	f011 0f03 	tst.w	r1, #3
 80089f4:	d132      	bne.n	8008a5c <strcpy+0x78>
 80089f6:	f84d 4d04 	str.w	r4, [sp, #-4]!
 80089fa:	f011 0f04 	tst.w	r1, #4
 80089fe:	f851 3b04 	ldr.w	r3, [r1], #4
 8008a02:	d00b      	beq.n	8008a1c <strcpy+0x38>
 8008a04:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8008a08:	439a      	bics	r2, r3
 8008a0a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008a0e:	bf04      	itt	eq
 8008a10:	f84c 3b04 	streq.w	r3, [ip], #4
 8008a14:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008a18:	d116      	bne.n	8008a48 <strcpy+0x64>
 8008a1a:	bf00      	nop
 8008a1c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008a20:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8008a24:	439a      	bics	r2, r3
 8008a26:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008a2a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8008a2e:	d10b      	bne.n	8008a48 <strcpy+0x64>
 8008a30:	f84c 3b04 	str.w	r3, [ip], #4
 8008a34:	43a2      	bics	r2, r4
 8008a36:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008a3a:	bf04      	itt	eq
 8008a3c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008a40:	f84c 4b04 	streq.w	r4, [ip], #4
 8008a44:	d0ea      	beq.n	8008a1c <strcpy+0x38>
 8008a46:	4623      	mov	r3, r4
 8008a48:	f80c 3b01 	strb.w	r3, [ip], #1
 8008a4c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008a50:	ea4f 2333 	mov.w	r3, r3, ror #8
 8008a54:	d1f8      	bne.n	8008a48 <strcpy+0x64>
 8008a56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a5a:	4770      	bx	lr
 8008a5c:	f011 0f01 	tst.w	r1, #1
 8008a60:	d006      	beq.n	8008a70 <strcpy+0x8c>
 8008a62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a66:	f80c 2b01 	strb.w	r2, [ip], #1
 8008a6a:	2a00      	cmp	r2, #0
 8008a6c:	bf08      	it	eq
 8008a6e:	4770      	bxeq	lr
 8008a70:	f011 0f02 	tst.w	r1, #2
 8008a74:	d0bf      	beq.n	80089f6 <strcpy+0x12>
 8008a76:	f831 2b02 	ldrh.w	r2, [r1], #2
 8008a7a:	f012 0fff 	tst.w	r2, #255	; 0xff
 8008a7e:	bf16      	itet	ne
 8008a80:	f82c 2b02 	strhne.w	r2, [ip], #2
 8008a84:	f88c 2000 	strbeq.w	r2, [ip]
 8008a88:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8008a8c:	d1b3      	bne.n	80089f6 <strcpy+0x12>
 8008a8e:	4770      	bx	lr
 8008a90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a94:	f80c 2b01 	strb.w	r2, [ip], #1
 8008a98:	2a00      	cmp	r2, #0
 8008a9a:	d1f9      	bne.n	8008a90 <strcpy+0xac>
 8008a9c:	4770      	bx	lr
 8008a9e:	bf00      	nop

08008aa0 <Reset_Handler>:
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	e003      	b.n	8008aac <LoopCopyDataInit>

08008aa4 <CopyDataInit>:
 8008aa4:	4b09      	ldr	r3, [pc, #36]	; (8008acc <LoopFillZerobss+0xc>)
 8008aa6:	585b      	ldr	r3, [r3, r1]
 8008aa8:	5043      	str	r3, [r0, r1]
 8008aaa:	3104      	adds	r1, #4

08008aac <LoopCopyDataInit>:
 8008aac:	4808      	ldr	r0, [pc, #32]	; (8008ad0 <LoopFillZerobss+0x10>)
 8008aae:	4b09      	ldr	r3, [pc, #36]	; (8008ad4 <LoopFillZerobss+0x14>)
 8008ab0:	1842      	adds	r2, r0, r1
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d3f6      	bcc.n	8008aa4 <CopyDataInit>
 8008ab6:	4a08      	ldr	r2, [pc, #32]	; (8008ad8 <LoopFillZerobss+0x18>)
 8008ab8:	e002      	b.n	8008ac0 <LoopFillZerobss>

08008aba <FillZerobss>:
 8008aba:	2300      	movs	r3, #0
 8008abc:	f842 3b04 	str.w	r3, [r2], #4

08008ac0 <LoopFillZerobss>:
 8008ac0:	4b06      	ldr	r3, [pc, #24]	; (8008adc <LoopFillZerobss+0x1c>)
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d3f9      	bcc.n	8008aba <FillZerobss>
 8008ac6:	f7fb fe99 	bl	80047fc <main>
 8008aca:	4770      	bx	lr
 8008acc:	080094a0 	.word	0x080094a0
 8008ad0:	20000000 	.word	0x20000000
 8008ad4:	2000012c 	.word	0x2000012c
 8008ad8:	2000012c 	.word	0x2000012c
 8008adc:	20000460 	.word	0x20000460

08008ae0 <Default_Handler>:
 8008ae0:	e7fe      	b.n	8008ae0 <Default_Handler>
	...

08008ae4 <msgufe>:
 8008ae4:	9374 0800                                   t...

08008ae8 <msgbfe>:
 8008ae8:	938a 0800                                   ....

08008aec <msgmme>:
 8008aec:	939e 0800                                   ....

08008af0 <msghfe>:
 8008af0:	93ba 0800                                   ....

08008af4 <msg_id>:
 8008af4:	93f8 0800                                   ....

08008af8 <msg_devel>:
 8008af8:	9414 0800                                   ....

08008afc <msg_team>:
 8008afc:	942f 0800                                   /...

08008b00 <msg_libver>:
 8008b00:	9447 0800                                   G...

08008b04 <small_trelfoil_bits>:
 8008b04:	0000 0000 e0c0 f8f0 f0fc 00e0 0000 0000     ................
 8008b14:	0000 0000 e080 f8f8 f0f0 c0e0 0080 0000     ................
 8008b24:	fce0 fffe ffff ffff ffff 7fff 103c c080     ............<...
 8008b34:	c0c0 1e88 ff7f ffff ffff ffff feff f0fc     ................
 8008b44:	0101 0101 0101 0101 0101 0001 c000 f3f1     ................
 8008b54:	f3e3 e0f1 00c0 0000 0000 0000 0000 0000     ................
	...
 8008b6c:	3000 7c38 7f7f ffff ffff ffff 7f7f 1c3e     .08|..........>.
 8008b7c:	0008 0000 0000 0000                         ........

08008b84 <msg_noapp>:
 8008b84:	9466 0800                                   f...

08008b88 <__APP_VECTORS>:
 8008b88:	c000 0800                                   ....

08008b8c <Fout_PSC>:
	...
 8008bac:	0001 0000 0001 0000 0003 0000 000f 0000     ................
 8008bbc:	003f 0000 003f 0000 007f 0000 007f 0000     ?...?...........

08008bcc <Fout_ARR>:
 8008bcc:	0047 0000 008f 0000 0167 0000 02cf 0000     G.......g.......
 8008bdc:	059f 0000 0e0f 0000 1c1f 0000 383f 0000     ............?8..
 8008bec:	464f 0000 8c9f 0000 464f 0000 57e3 0000     OF......OF...W..
 8008bfc:	2bf1 0000 57e3 0000 6ddc 0000 dbb9 0000     .+...W...m......

08008c0c <Scan_PSC>:
 8008c0c:	000b 000b 000b 000b 000b 000f 000f 000f     ................
 8008c1c:	000f 000f 000f 001f 003f 003f 007f 00ff     ........?.?.....
 8008c2c:	00ff 00ff 01ff 01ff 01ff 03ff               ............

08008c38 <Scan_ARR>:
 8008c38:	0006 0006 0006 0006 0006 0008 0011 0023     ..............#.
 8008c48:	0059 00b3 0167 01c1 01c1 0383 0464 0464     Y...g.......d.d.
 8008c58:	08c9 15f8 15f8 2bf1 6ddc 6ddc               .......+.m.m

08008c64 <Y_POSm>:
 8008c64:	0014 002a 0068 00cf 0037 008a 0113 0035     ..*.h...7.....5.
 8008c74:	0084 0109 002a 0069 00d4 0039 008e 011c     ....*.i...9.....
 8008c84:	003b 0092 0126 0000                         ;...&...

08008c8c <Y_POSn>:
 8008c8c:	0371 031f 0236 00b4 02ee 01b7 ffb5 02f6     q...6...........
 8008c9c:	01cd ffdb 031f 0233 00a1 02e7 01a8 ff93     ......3.........
 8008cac:	02df 0199 ff6e 03bc                         ....n...

08008cb4 <Char_Dot>:
 8008cb4:	fff8 7ff0 3fe0 1fc0 0f80 0700 0200 0000     .....?..........
 8008cc4:	7ff0 7ff0 0000 0000 0000 7ff0 7ff0 0000     ................
 8008cd4:	0000 0000 0000 e000 1000 0800 0800 0800     ................
 8008ce4:	0c30 0c60 00c0 0180 0300 0630 0c30 0000     0.`.......0.0...
 8008cf4:	0800 0800 1000 e000 0000 0000 0000 0000     ................
 8008d04:	2010 2010 2010 2010 2010 2010 3ff0 0000     . . . . . . .?..
 8008d14:	0000 0000 0fc0 1fe0 3030 2010 0000 0000     ........00. ....
 8008d24:	0000 0000 2010 3030 1fe0 0fc0 0000 0000     ..... 00........
 8008d34:	0000 18c0 0d80 0700 0700 0d80 18c0 0000     ................
 8008d44:	0000 0100 0100 07c0 07c0 0100 0100 0000     ................
 8008d54:	0000 0000 0000 fffc 0000 0000 0000 0000     ................
 8008d64:	0000 0100 0100 0100 0100 0100 0100 0000     ................
 8008d74:	0000 0000 0000 0030 0030 0000 0000 0000     ......0.0.......
 8008d84:	0030 0060 00c0 0180 0300 0600 0c00 0000     0.`.............
 8008d94:	1fe0 3ff0 2090 2310 2410 3ff0 1fe0 0000     ...?. .#.$.?....
 8008da4:	0000 0810 1810 3ff0 3ff0 0010 0010 0000     .......?.?......
 8008db4:	1070 30f0 2190 2310 2610 3830 1830 0000     p..0.!.#.&080...
 8008dc4:	1020 3030 2210 2210 2210 3ff0 1de0 0000      .00.".".".?....
 8008dd4:	0300 0700 0d00 1910 3ff0 3ff0 0110 0000     .........?.?....
 8008de4:	3e20 3e30 2210 2210 2310 23f0 21e0 0000      >0>.".".#.#.!..
 8008df4:	0fe0 1ff0 3210 2210 2210 03f0 01e0 0000     .....2."."......
 8008e04:	3000 3000 20f0 21f0 2300 3e00 3c00 0000     .0.0. .!.#.>.<..
 8008e14:	1de0 3ff0 2210 2210 2210 3ff0 1de0 0000     ...?.".".".?....
 8008e24:	1c00 3e10 2210 2210 2230 3fe0 1fc0 0000     ...>."."0".?....
 8008e34:	0000 0000 0000 0c60 0c60 0000 0000 0000     ......`.`.......
 8008e44:	0040 0040 0040 0040 0040 0040 0040 0040     @.@.@.@.@.@.@.@.
 8008e54:	0000 0100 0380 06c0 0c60 1830 1010 0000     ........`.0.....
 8008e64:	0240 0240 0240 0240 0240 0240 0240 0000     @.@.@.@.@.@.@...
 8008e74:	0000 1010 1830 0c60 06c0 0380 0100 0000     ....0.`.........
 8008e84:	1800 3800 2000 23b0 27b0 3c00 1800 0000     ...8. .#.'.<....
 8008e94:	0fc0 1020 2790 2490 27d0 1050 0f80 0000     .. ..'.$.'P.....
 8008ea4:	07f0 0ff0 1900 3100 1900 0ff0 07f0 0000     .......1........
 8008eb4:	2010 3ff0 3ff0 2210 2210 3ff0 1de0 0000     . .?.?.".".?....
 8008ec4:	0fc0 1fe0 3030 2010 2010 3030 1860 0000     ....00. . 00`...
 8008ed4:	2010 3ff0 3ff0 2010 3030 1fe0 0fc0 0000     . .?.?. 00......
 8008ee4:	2010 3ff0 3ff0 2210 2710 3030 3870 0000     . .?.?.".'00p8..
 8008ef4:	2010 3ff0 3ff0 2210 2700 3000 3800 0000     . .?.?.".'.0.8..
 8008f04:	0fc0 1fe0 3030 2110 2110 31e0 19f0 0000     ....00.!.!.1....
 8008f14:	3ff0 3ff0 0200 0200 0200 3ff0 3ff0 0000     .?.?.......?.?..
 8008f24:	0000 0000 2010 3ff0 3ff0 2010 0000 0000     ..... .?.?. ....
 8008f34:	00e0 00f0 0010 2010 3ff0 3fe0 2000 0000     ....... .?.?. ..
 8008f44:	2010 3ff0 3ff0 0300 0f00 3cf0 3070 0000     . .?.?.....<p0..
 8008f54:	2010 3ff0 3ff0 2010 0010 0030 0030 0000     . .?.?. ..0.0...
 8008f64:	3ff0 3ff0 1c00 0e00 1c00 3ff0 3ff0 0000     .?.?.......?.?..
 8008f74:	3ff0 3ff0 1c00 0e00 0700 3ff0 3ff0 0000     .?.?.......?.?..
 8008f84:	0fc0 1fe0 3030 2010 3030 1fe0 0fc0 0000     ....00. 00......
 8008f94:	2010 3ff0 3ff0 2210 2200 3e00 1c00 0000     . .?.?.".".>....
 8008fa4:	1fe0 3ff0 2010 2070 2030 3ff8 1fe8 0000     ...?. p 0 .?....
 8008fb4:	2010 3ff0 3ff0 2200 2300 3ff0 1cf0 0000     . .?.?.".#.?....
 8008fc4:	1860 3c70 2610 2210 2310 39f0 18e0 0000     `.p<.&.".#.9....
 8008fd4:	0000 3800 3010 3ff0 3ff0 3010 3800 0000     ...8.0.?.?.0.8..
 8008fe4:	3fe0 3ff0 0010 0010 0010 3ff0 3fe0 0000     .?.?.......?.?..
 8008ff4:	3f80 3fc0 0060 0030 0060 3fc0 3f80 0000     .?.?`.0.`..?.?..
 8009004:	3fc0 3ff0 0070 01c0 0070 3ff0 3fc0 0000     .?.?p...p..?.?..
 8009014:	3030 3cf0 0fc0 0300 0fc0 3cf0 3030 0000     00.<.......<00..
 8009024:	0000 3c00 3e10 03f0 03f0 3e10 3c00 0000     ...<.>.....>.<..
 8009034:	3870 30f0 2190 2310 2610 3c30 3870 0000     p8.0.!.#.&0<p8..
 8009044:	0010 0030 0050 0190 0310 0c10 3ff0 0000     ..0.P........?..
 8009054:	0800 0800 0800 0800 0800 0800 0800 0800     ................
 8009064:	0000 0000 0000 fc7c 0280 0280 0100 0100     ......|.........
 8009074:	0200 0400 0c00 1ff0 3ff0 0c00 0400 0200     .........?......
 8009084:	0100 0080 00c0 3fe0 3ff0 00c0 0080 0100     .......?.?......
 8009094:	2010 2010 2010 2010 2010 2010 2010 2010     . . . . . . . . 
 80090a4:	00e0 05f0 0510 0510 07e0 03f0 0010 0000     ................
 80090b4:	2010 3ff0 3fe0 0210 0210 03f0 01e0 0000     . .?.?..........
 80090c4:	03e0 07f0 0410 0410 0410 0630 0220 0000     ..........0. ...
 80090d4:	01e0 03f0 0610 2410 3ff0 3ff0 0010 0000     .......$.?.?....
 80090e4:	03e0 07f0 0510 0510 0510 0730 0320 0000     ..........0. ...
 80090f4:	0000 0210 1ff0 3ff0 2210 3000 1800 0000     .......?.".0....
 8009104:	03c8 07ec 0424 0424 03fc 07f8 0400 0000     ....$.$.........
 8009114:	2010 3ff0 3ff0 0220 0400 07f0 03f0 0000     . .?.? .........
 8009124:	0000 0000 0410 37f0 37f0 0010 0000 0000     .......7.7......
 8009134:	0000 0018 001c 0404 37fc 37f8 0400 0000     .........7.7....
 8009144:	2010 3ff0 3ff0 2180 03c0 0670 0430 0000     . .?.?.!..p.0...
 8009154:	0000 0000 2010 3ff0 3ff0 0010 0000 0000     ..... .?.?......
 8009164:	07f0 07f0 0600 03f0 0600 07f0 07f0 0000     ................
 8009174:	0400 07f0 03f0 0400 0400 07f0 03f0 0000     ................
 8009184:	03e0 07f0 0410 0410 0410 07f0 03e0 0000     ................
 8009194:	0404 07fc 03fc 0444 0440 07c0 0380 0000     ......D.@.......
 80091a4:	0380 07c0 0440 0444 07fc 03fc 0404 0000     ....@.D.........
 80091b4:	0410 07f0 03f0 0610 0400 0600 0300 0000     ................
 80091c4:	0000 0220 0730 0590 0490 06f0 0260 0000     .. .0.......`...
 80091d4:	0400 0400 1fe0 3ff0 0410 0430 0020 0000     .......?..0. ...
 80091e4:	07e0 07f0 0010 0010 07e0 07f0 0010 0000     ................
 80091f4:	0000 07c0 07e0 0030 0030 07e0 07c0 0000     ......0.0.......
 8009204:	07e0 07f0 0030 00e0 0030 07f0 07e0 0000     ....0...0.......
 8009214:	0410 0630 03e0 01c0 03e0 0630 0410 0000     ..0.......0.....
 8009224:	0780 07c4 0044 0044 0044 07f8 07f0 0000     ....D.D.D.......
 8009234:	0630 0670 04d0 0590 0710 0630 0430 0000     0.p.......0.0...
 8009244:	0780 0480 3cf0 2010 2fd0 2fd0 2fd0 2fd0     .....<. ././././
 8009254:	2fd0 2fd0 2fd0 2fd0 2fd0 2fd0 2fd0 2fd0     ././././././././
 8009264:	2fd0 2fd0 2fd0 2fd0 2fd0 2010 3ff0 0000     ./././././. .?..
 8009274:	0780 0480 3cf0 2010 2010 2010 2010 2010     .....<. . . . . 
	...

080092a4 <msgt>:
 80092a4:	9493 0800                                   ....

080092a8 <msgf>:
 80092a8:	9499 0800                                   ....

080092ac <MASS_DeviceDescriptor>:
 80092ac:	0112 0200 0000 4000 0483 5720 0100 0201     .......@.. W....
 80092bc:	0103 0000                                   ....

080092c0 <MASS_ConfigDescriptor>:
 80092c0:	0209 0020 0101 8000 0932 0004 0200 0608     .. .....2.......
 80092d0:	0450 0507 0281 0040 0700 0205 4002 0000     P.....@......@..

080092e0 <MASS_StringLangID>:
 80092e0:	0304 0409                                   ....

080092e4 <MASS_StringVendor>:
 80092e4:	0326 0053 0054 004d 0069 0063 0072 006f     &.S.T.M.i.c.r.o.
 80092f4:	0065 006c 0065 0063 0074 0072 006f 006e     e.l.e.c.t.r.o.n.
 8009304:	0069 0063 0073 0000                         i.c.s...

0800930c <MASS_StringProduct>:
 800930c:	0326 0053 0054 004d 0033 0032 0020 004d     &.S.T.M.3.2. .M.
 800931c:	0061 0073 0073 0020 0053 0074 006f 0072     a.s.s. .S.t.o.r.
 800932c:	0061 0067 0065 0000                         a.g.e...

08009334 <MASS_StringSerial>:
 8009334:	031a 0030 0030 0030 0030 0030 0030 0030     ..0.0.0.0.0.0.0.
 8009344:	0030 0030 0030 0030 0031 0000               0.0.0.0.1...

08009350 <MASS_StringInterface>:
 8009350:	0310 0053 0054 0020 004d 0061 0073 0073     ..S.T. .M.a.s.s.

08009360 <APBAHBPrescTable>:
 8009360:	0000 0000 0201 0403 0201 0403 0706 0908     ................

08009370 <ADCPrescTable>:
 8009370:	0402 0806 7355 6761 2065 6146 6c75 2074     ....Usage Fault 
 8009380:	7845 6563 7470 6f69 006e 7542 2073 6146     Exception.Bus Fa
 8009390:	6c75 2074 7845 6563 7470 6f69 006e 654d     ult Exception.Me
 80093a0:	6f6d 7972 4d20 6e61 6761 6d65 6e65 2074     mory Management 
 80093b0:	7845 6563 7470 6f69 006e 6148 6472 4620     Exception.Hard F
 80093c0:	7561 746c 4520 6378 7065 6974 6e6f 4400     ault Exception.D
 80093d0:	7369 6f63 6e6e 6365 2074 5355 2042 6562     isconnect USB be
 80093e0:	6f66 6572 7400 7275 696e 676e 6f20 206e     fore.turning on 
 80093f0:	6564 6976 6563 002e 2020 2020 6147 6d6d     device..    Gamm
 8009400:	2061 7247 7061 6568 2072 6556 7372 6f69     a Grapher Versio
 8009410:	206e 0032 2020 2020 4d20 6c75 6974 6863     n 2.     Multich
 8009420:	6e61 656e 206c 6e41 6c61 7a79 7265 2000     annel Analyzer. 
 8009430:	2020 2020 2020 4220 2079 6854 2065 4347            By The GC
 8009440:	2045 6554 6d61 2000 4c20 4249 5220 7665     E Team.  LIB Rev
 8009450:	7369 6f69 206e 2e30 3131 2820 3032 3231     ision 0.11 (2012
 8009460:	392f 372f 0029 7245 6f72 3a72 4e20 206f     /9/7).Error: No 
 8009470:	7061 6c70 6369 7461 6f69 206e 6f66 6e75     application foun
 8009480:	0064 3130 3332 3534 3736 3938 4241 4443     d.0123456789ABCD
 8009490:	4645 5400 5552 2045 4600 4c41 4553 0000     EF.TRUE .FALSE..
