<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Projects - Aamir Irfan Portfolio</title>
  <!-- Prism.js CSS for syntax highlighting -->
  <link href="https://cdn.jsdelivr.net/npm/prismjs/themes/prism-tomorrow.css" rel="stylesheet" />
  <style>
    body {
      margin: 0;
      font-family: 'Segoe UI', sans-serif;
      background-color: #0d0d0d;
      color: white;
      text-align: justify;
    }
    header {
      background-color: #1a1a1a;
      padding: 2rem;
      text-align: center;
      border-bottom: 2px solid red;
    }
    header h1 {
      margin: 0;
      font-size: 2.5rem;
    }
    nav a {
      color: red;
      margin: 0 1rem;
      text-decoration: none;
    }
    nav a:hover {
      text-decoration: underline;
    }
    .container {
      padding: 2rem;
      max-width: 1000px;
      margin: auto;
    }
    .nav-bar {
      display: flex;
      gap: 1rem;
      background: #1a1a1a;
      padding: 0.5rem;
      margin-bottom: 1rem;
      overflow-x: auto;
    }
    .nav-bar button {
      background: none;
      color: red;
      border: 1px solid red;
      padding: 0.5rem 1rem;
      cursor: pointer;
      white-space: nowrap;
    }
    .nav-bar button.active {
      background: red;
      color: white;
    }
    .project-detail {
      background-color: #1a1a1a;
      padding: 1.5rem;
      border-left: 4px solid red;
    }
    /* --- Gallery layout --- */
    .project-media {
      display: grid;
      grid-template-columns: repeat(auto-fit, minmax(300px, 1fr)); /* repeat(2, 1fr);exactly 2 columns *//*repeat(auto-fit, minmax(300px, 1fr));*/
      gap: 1rem;
      margin-top: 1rem;
    }
    .project-media img,
    .project-media video,
    .project-media iframe {
      width: 100%;
      border: 2px solid red;
      border-radius: 6px;
    }
    .download {
      display: inline-block;
      margin: 0.5rem 0.5rem 0 0;
      padding: 0.5rem 1rem;
      background: red;
      color: white;
      text-decoration: none;
      border-radius: 3px;
    }
    .links {
      margin-top: 1rem;
    }
    .links a {
      display: inline-block;
      margin-right: 1rem;
      color: red;
      text-decoration: none;
      border: 1px solid red;
      padding: 0.3rem 0.6rem;
      border-radius: 3px;
      transition: background-color 0.3s;
    }
    .links a:hover {
      background-color: red;
      color: white;
    }
    pre[class*="language-"] {
      margin-top: 1rem;
      border-radius: 4px;
      font-size: 0.9rem;
    }

    .responsive-video {
      position: relative;
      width: 100%;
      padding-top: 56.25%; /* 16:9 aspect ratio (9/16 = 0.5625) */
    }

    .responsive-video iframe {
      position: absolute;
      top: 0;
      left: 0;
      width: 100%;
      height: 100%;
      border: 2px solid red;
      border-radius: 6px;
    }

  </style>
</head>
<body>

<header>
  <h1>Hey, I am Aamir Irfan ðŸ‘‹</h1>
  <nav>
    <a href="index.html">Home</a>
    <a href="projects.html" style="text-decoration: underline;">Projects (Explorative View)</a>
  </nav>
</header>

<div class="container">
  <div class="nav-bar" id="category-nav"></div>
  <div class="nav-bar" id="project-nav"></div>

  <div class="project-detail" id="project-detail">
    <h2>Select a project</h2>
    <p>Click on a project above to see details here.</p>
  </div>
</div>

<!-- Prism.js -->
<script src="https://cdn.jsdelivr.net/npm/prismjs/prism.js"></script>
<script src="https://cdn.jsdelivr.net/npm/prismjs/components/prism-javascript.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/prismjs/components/prism-python.min.js"></script>

<script>
  const projectsData = {
    "Full-Stack": [
      {
        id: "Inventory_Management_Application",
        name: "Inventory Management Application",
        summary: [
          "<u><b>Building Process</b></u>",
          "The building process of the full-stack web app was done by first installing all the software and dependencies required to build the project. The best way to achieve this will be to follow the documentation of the project on my GitHub repository <a href=https://github.com/Aamir-Ir/Inventory-Management-Application/blob/main/README.md>(READ.ME)</a>.",
          "The <u><b>database</b></u> was designed for a company to host on the clientâ€™s local server which required data to be backed up everyday. This allows for the system to save their database on a daily basis, how I achieved this was by using <b>SQL Server Express</b> to create an instance which could be saved. I could connect to that instance with <b>Microsoft SQL Server Management Studio (SSMS)</b>. I also connected to this database instance with VS Code by using an API along with a library named <b>pyodbc</b> which allows applications to access data for database management systems.",
          "The <u><b>backend</b></u> was built with <b>Python</b> with a <b>Flask</b> micro-webservice for handling all logic, database management, and server side operations.",
          "The <u><b>frontend</b></u> was built with <b>HTML</b>, <b>CSS</b>, and <b>JavaScript</b> for UI/UX.",
          "The <u><b>Security</b></u> in this project was very important as inventory tracking had to be accurate and not be tampered with as this would cause delays. How I did this was by making sure that the administrator would create an account for every user and the passwords were creating with a hashing algorithm so it would be impossible to decode the password to access the site. Next there were 3 privileges on the server (Admin, Manager, & employee) the manager and employee had enough access to the tables so that they would not damage the data set as they could only alter fields in tables or at most a column each change was tracked so we would know who did what. The backend could not be used to add or delete tables all of that was done through SSMS which is where major changes were made. Finally if something did go wrong we could revert to a previous save or the administrator could try to fix it.",
          "<u><b>Project Impact</b></u>",
          "This project was created for a company named Reena Enterprises Limited (Total Health Centre), this project is used to store all the inventory information inside of Total Health Centre this allows them to create orders and keep track of inventory virtually. <b>This eliminated 2 hours of counting time</b> for the inventory daily also it streamlined workflows as tickets could be made faster with accuracy allowing for products to be made faster as the team always knew they had raw materials in stock. The system also reduced errors in inventory tracking and overall boosted the performance of the team and led to more sales.",
          "<u><b>Key Skills:</b></u> Python | JavaScript | HTML | CSS | Flask | SQL | Visual Studio Code | Microsoft SQL Server Managment Studio | SQL Server Express | Git | API | Developing Secure Code."
        ],
        images: [],
        videos: ["https://drive.google.com/file/d/1JFzMwJuoGDxpm8znIGZQ-JlgwjU3Fz4d/preview"],
        downloads: [],
        links: [
          { label: "GitHub Repository", url: "https://github.com/Aamir-Ir/Inventory-Management-Application" }
        ],
        code: null
      },
      {
        id: "User_Management_Application",
        name: "User Management Application",
        summary: [
          "<u><b>Building Process</b></u>",
          "The building process of the full-stack web app was done by first installing all the software and dependencies required to build the project. The best way to achieve this will be to follow the documentation of the project on my GitHub repository <a href=https://github.com/Aamir-Ir/Inventory-Management-Application/blob/main/README.md>(READ.ME)</a>.",
          "The <u><b>database</b></u> was designed for a company to host on the clientâ€™s local server which required data to be backed up everyday. This allows for the system to save their database on a daily basis, how I achieved this was by using <b>SQL Server Express</b> to create an instance which could be saved. I could connect to that instance with <b>Microsoft SQL Server Management Studio (SSMS)</b>. I also connected to this database instance with VS Code by using an API along with a library named <b>pyodbc</b> which allows applications to access data for database management systems.",
          "The <u><b>backend</b></u> was built with Python with a Flask micro-webservice for handling all logic, database management, and server side operations.",
          "The <u><b>frontend</b></u> was built with <b>HTML</b>, <b>CSS</b>, and <b>JavaScript</b> for UI/UX.",
          "The <u><b>Security</b></u> in this project was very important as this held all the information on employees and their company devices. How I did this was by making sure that the administrator would create an account for every new user and the passwords were creating with a hashing algorithm so it would be impossible to decode the password to access the site. All changes was tracked so we would know who did what. The backend could not be used to add or delete tables all of that was done through SSMS which is where major changes were made. Finally if something did go wrong we could revert to a previous save or the administrator could try to fix it.",
          "<u><b>Project Impact</b></u>",
          "This project was created for the IT team that works at Reena Enterprises Limited (Total Health Centre), this project is used to store all the devices and systems under the company network along with all the software the devices use. It is mainly used to track over 75 employees by tracking what software are required for their tasks, and helping track the companies resources.",
          "<u><b>Key Skills:</b></u> Python | JavaScript | HTML | CSS | Flask | SQL | Visual Studio Code | Microsoft SQL Server Managment Studio | SQL Server Express | Git | API | Developing Secure Code."
        ],
        images: ["assets/User_Man_Login.png", "assets/User_Man_Hope_Page.png", "assets/User_Man_Add_System.png", "assets/User_Man_Change_Pass.png", "assets/User_Man_Manage_System_Access.png", "assets/User_Man_Remove_System_Access.png"],
        videos: [],
        downloads: [],
        links: [
          { label: "GitHub Repository", url: "https://github.com/Aamir-Ir/User_Management_Application" }
        ],
        code: null
      },
      {
        id: "Molecule_Viz_App",
        name: "Molecule Visualization Application",
        summary: [
          "<u><b>Building Process</b></u>",
          "Utilized <b>C</b> and <b>Python</b> to develop a backend program that parsed chemical compounds from molecular data and stored the information in a SQL database using the SQLite library, resulting in a streamlined process of creating molecules based on SDF files and establishing structural connections within the database.",
          "The <u><b>database</b></u> was created using <b>SQLite3</b> library in Python.",
          "The <u><b>backend</b></u> was built with <b>Python</b> & <b>C</b> for handling all logic, database management, and server side operations.",
          "The <u><b>frontend</b></u> was built with <b>HTML</b>, <b>CSS</b>, and <b>JavaScript</b> for UI/UX.",
          "The <u><b>Security</b></u> of the design ensures that there is limited possiblity for a malicious hacker to perform SQL and HTML injections.",
          "<u><b>Project Impact</b></u>",
          "This project was created to execute a comprehensive <b>Waterfall Software Development Life Cycle</b> by meticulously understanding the system requirements, designing the architecture, coding functionalities, integrating components, and thoroughly testing the system to ensure it met all specifications.",
          "<u><b>Key Skills:</b></u> C | Python | JavaScript | HTML | CSS | SQLite | Visual Studio Code | Git."
        ],
        images: ["assets/mol_1.png", "assets/mol_3.png", "assets/mol_2.png", "assets/mol_4.png", "assets/mol_5.png", "assets/mol_6.png"],
        videos: [],
        downloads: [],
        links: [
          { label: "GitHub Repository", url: "https://github.com/Aamir-Ir/Molecule-Visualization-Application" }
        ],
        code: null
      },
      {
        id: "Portfolio_App",
        name: "Personal Portfolio Website",
        summary: [
          "<u><b>Building Process</b></u>",
          "The building process of the full-stack web app was done mainly by writing front-end code and placing all assets and downloadable material in correct folders in the GitHub Repository. Visual Studio Code editor was used and Git was used for version control.",
          "The <u><b>database</b></u> is the GitHub Respository as it holds all the information required mainly pictures and forms.",
          "The <u><b>backend</b></u> is handled by GitHub.",
          "The <u><b>frontend</b></u> was built with HTML, CSS, and JavaScript for UI/UX.",
          "<u><b>Project Impact</b></u>",
          "This project will showcase all my projects and detail them. The viewer should understand each projects building process, community impact, and key skills.",
          "<u><b>Key Skills:</b></u> JavaScript | HTML | CSS | Visual Studio Code | Git."
        ],
        images: [],
        videos: [],
        downloads: [],
        links: [
          { label: "GitHub Repository", url: "https://github.com/Aamir-Ir/Aamir-Ir.github.io" }
        ],
        code: null
      }
    ],
    "Embedded": [
      {
        id: "RISC_V",
        name: "RISC-V Interpreter",
        summary: [
          "<u><b>Building Process</b></u>",
          "This project implements a custom RISC-V 32-bit instruction set simulator in Python. The interpreter models 32 registers, a program counter (PC), simulated memory, and instruction execution logic. Labels and control flow features such as branching and jumping are also supported. The program was coded in Python using Visual Studio Code, the code as test cases that will be read from text files containing RISC-V code. See GitHub for all files <a href=https://github.com/Aamir-Ir/RISC-V_Interpreter>(GIT REPO)</a>.",
          "The build process involved designing the interpreter structure, mapping each instruction to its corresponding method, handling labels during parsing, and simulating memory operations. Extensive debugging was carried out with test assembly programs to validate correctness against expected RISC-V behavior.",
          "<u><b>Project Impact</b></u>",
          "The project has educational impact as it demonstrates how computer architecture concepts such as registers, memory, load/store operations, branching, and cycle counting are implemented at a fundamental level. It can serve as a teaching tool for those learning RISC-V or computer organization.",
          "<u><b>Key Skills:</b></u> Python | Simulation & Emulation of Instruction Sets | Debugging Parsers | Software Architecture for Interpreters | Understanding of RISC-V ISA | Low-Level System Design | Visual Studio Code | Git."
        ],
        images: [],
        videos: [],
        downloads: ["downloads/riscv-interpreter.zip"],
        links: [{ label: "GitHub Repository", url: "https://github.com/Aamir-Ir/RISC-V_Interpreter"}],
        code: `# README: Look for README (cntrl + F) to find execution instructions. 

class RISC_V_Interpreter:

    ''''
        Intial Constructor Method Used to define the basic instances of the object. 

        ->  RISC_V_Interpreter
            
            1) RISC-V 32 Bit ISA with 32 Registers.
            2) Memory Simulation to showcase how the load/store instructions are handled.
            3) PC used to keep track of the sequential flow of the program along with help with Jump type instructions.
            4) Instruction count used to count the number of instructions. (Since it is a Single Cycle Processor the Cycle Count = Instructions Count and CPI = 1 = IPC).
            5) Recently Added: Labels are stored if a program contains labels in the input. Used mainly for jump instruction programs. 
    '''

    def __init__(self):
        self.registers = {i: 0 for i in range(32)}      # Each Register Declared and Initialized to 0. (All 32 of them).
        self.memory = {}                                # Simulated memory by the end will showcase what was stored in memory by sw instructions and if something is not there it will be removed by lw. This is what happens in RIPES I will mention this int he report.
        self.pc = 0                                     # Program Counter
        self.instrCount = 0                             # Instruction Counter.
        self.labels = {}                                # File Parsing will set this variable.
        
        # All possible instructions that can be dealt with by the RISC_V_Interpreter are stored in a dictionary format with appropriate instance calls to invoke them when parsing.

        self.instructions = {
            "ADD": self.ADD,                            # Addition Instruction.
            "SUB": self.SUB,                            # Subtraction Instruction.
            "LI": self.LI,                              # Load Immediate Instruction.
            "LW": self.LW,                              # Load Word Instruction.
            "SW": self.SW,                              # Store Word Instruction.
            "BEQ": self.BEQ,                            # Branch If Equal Instruction.
            "JAL": self.JAL,                            # Jump And Link Register Instruction.
            "J": self.J                                 # Jump Instruction to a specfic label.
        }

    # Addition Method. RD = R1 + R2.

    def ADD(self, RD, R1, R2):
        self.registers[RD] = self.registers[R1] + self.registers[R2]
    
    # Subtraction Method. RD = R1 - R2.

    def SUB(self, RD, R1, R2):
        self.registers[RD] = self.registers[R1] - self.registers[R2]
    
    # Load Immediate Method. RD = IMM.

    def LI(self, RD, IMM):
        self.registers[RD] = IMM

    # Load Word Method. RD = Base Register (Rbase) + OFFSET.

    def LW(self, RD, Rbase, OFFSET):
        address = self.registers[Rbase] + OFFSET
        self.registers[RD] = self.memory.get(address, 0)
    
    # Store Word Method. In Memory at Base Register (Rbase) + OFFSET store R1.

    def SW(self, R1, Rbase, OFFSET):
        address = self.registers[Rbase] + OFFSET
        self.memory[address] = self.registers[R1]

    # Branch If Equal. IF R1 = R2 Branch.
    
    def BEQ(self, R1, R2, OFFSET):
        if self.registers[R1] == self.registers[R2]:
            print("BEQ condition met (would branch to PC +", OFFSET, ") but executing sequentially.")
            # For this simulation we do not change self.pc.
    
    # Jump And Link Register.

    def JAL(self, *args):

        # Modified to accept either one operand (label only) or two operands (RD and OFFSET)
        
        # Case 1: If a label is given.

        if len(args) == 1:
            OFFSET = args[0]
            RD = 1  # Default link register (RA) if not specified.

        # Case 2: If Two operands are given RD and OFFSET.

        elif len(args) == 2:
            RD, OFFSET = args
        
        # Case 3: Something went wrong in the file input the form must be wrong.

        else:
            raise ValueError("Invalid number of operands for JAL")
        
        # Store return address

        self.registers[RD] = self.pc + 1
        
        # Jump by OFFSET.

        self.pc += OFFSET  
    
    # Jump Instruction.

    def J(self, OFFSET):

        # Case 1: Reset

        if OFFSET == 0:
            
            # Stop the execution by forcing PC to be beyond the program length. I believe this will always work especially since j is at the end of a function.

            self.pc = 10**9

        # Case 2: Continue.

        else:

            # Adjust PC (subtract 1 because execute_program will add 1).

            self.pc += OFFSET - 1

    # Execute the Program Method used to run the RISC_V_Interpreter.

    def execute_program(self, program_code):

        # While the Program Counter has instructions to run keep reading. 

        while self.pc < len(program_code):
            self.instrCount += 1                                                # Reads a line + 1 to the Instruction Count.
            instruction = program_code[self.pc].split()                         # Split the instruction and place into the program code list, while holding the current instruction.
            opcode = instruction[0].upper()                                     # Convert opcode to uppercase for robustness.
            
            # Process operands: try converting to integers; if it fails it then becomes a label as it is not compatible with an integer type.
            
            operands = []

            # Read the instruction.

            for token in instruction[1:]:
            
                # Base Case: We have registers in the instrucitons. 

                try:
                    operand = int(token)

                # Label Case: We have a label as no integers were detected.

                except ValueError:

                    # The OPCODES preceding a label.

                    if opcode in ["BEQ", "JAL", "J"]:
                        operand = self.labels[token] - self.pc

                    # Only OPCODES labels.

                    else:
                        operand = self.labels[token]

                operands.append(operand)
            
            if opcode in self.instructions:
                self.instructions[opcode](*operands)
            
            # Always move to next instruction for sequential execution

            self.pc += 1 

        # Dump final register values that are 0 to make it easy to read.

        print("\nFinal Register State (Only Included Non-Zero Registers):")
        
        for reg, value in self.registers.items():
            if value != 0:
                print(f"R{reg}: {value}")

        # Printing out the state of the memory.

        print("\nMemory State:")
        print(self.memory)

        # Printing out the Execution Metrics.
        #  
        print("\nExecution Metrics:")
        print(f"- Total Instructions Executed: {self.instrCount}")
        print(f"- Total Cycles Used: {self.instrCount}")
        print("- CPI = IPC = 1 (Single Cycle Processor).\n")

# Load Program from the file input. On command terminal type: "filename.txt" (Do not forget the .txt extention)

filename = input("Enter the filename: ")

program_code = []       # Used to store each instruction.
labels = {}             # Used to store labels and mapping them to specific instructions.
current_index = 0

# Expected flow of program.

try:
    
    # Read filename.

    with open(filename, "r") as file:
        textfile_lines = file.readlines()
        
        # Ignore the first line (variable assignment) if needed.
    
        for line in textfile_lines[1:]:
            line = line.strip().strip('",')             #  Remove quotes in the instructions.
            if not line or line == "]":                 #  Remove Brackets in the instructions.
                continue

            line = line.replace(",", "")                # Remove commas from the line.
            
            # If the line is a label (ends with ':'), record its position.

            if line.endswith(":"):
                label_name = line[:-1]
                labels[label_name] = current_index
            else:
                program_code.append(line)
                current_index += 1

    # Print out the summary of what was parsed from the file.
    print("\nSummary of Parsed File (Including Instructions + Labels):")
    print("Parsed Program List:", program_code)
    print("Labels:", labels)

# Errors that are not part of the expected flow of the program.

except FileNotFoundError:
    print(f"Error: The file '{filename}' was not found.")
    exit()
except Exception as e:
    print(f"An error occurred: {e}")
    exit()

# Main of the program think of this as the starting point from the POV of the compiler and run the program.

class_interpreter = RISC_V_Interpreter()              # Declare and intialize the RISC_V_Interpreter.
class_interpreter.labels = labels                     # Send the labels to the interpreter after reading the file.
class_interpreter.execute_program(program_code)       # Actually Execute the code noe.

# README: You have to input a text file with its name: "filename.txt" to run the program. I tested the testcases given on courselink with this method. `
      },
      {
        id: "Full_CPU",
        name: "Full CPU Final",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "Full_CPU_2",
        name: "Full CPU (Pt 2)",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "Full_CPU_1",
        name: "Full CPU (Pt 1)",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "Reg_Mem",
        name: "Register/Memory",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "SIMD_CPU",
        name: "SIMD CPU",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "ALU_7Segs",
        name: "ALU",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "7Seg",
        name: "6-Bit Adder",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: ``
      },
      {
        id: "ALU_2",
        name: "ALU_2",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: `#include <DHT.h>

#define DHTPIN 2
#define DHTTYPE DHT22

DHT dht(DHTPIN, DHTTYPE);

void setup() {
  Serial.begin(9600);
  dht.begin();
}

void loop() {
  float h = dht.readHumidity();
  float t = dht.readTemperature();
  Serial.print("Humidity: ");
  Serial.print(h);
  Serial.print("%  Temperature: ");
  Serial.print(t);
  Serial.println("Â°C");
  delay(2000);
}`
      },
      {
        id: "Sequential",
        name: "Sequential Circuit",
        summary: [
          "Temperature and humidity sensor with cloud upload.",
          "The device logs data locally and pushes to the cloud periodically."
        ],
        images: ["assets/iot-sensor.jpg"],
        videos: [],
        downloads: ["assets/iot-sensor-firmware.zip", "assets/schematics.pdf"],
        links: [],
        code: `#include <DHT.h>

#define DHTPIN 2
#define DHTTYPE DHT22

DHT dht(DHTPIN, DHTTYPE);

void setup() {
  Serial.begin(9600);
  dht.begin();
}

void loop() {
  float h = dht.readHumidity();
  float t = dht.readTemperature();
  Serial.print("Humidity: ");
  Serial.print(h);
  Serial.print("%  Temperature: ");
  Serial.print(t);
  Serial.println("Â°C");
  delay(2000);
}`
      },
      {
        id: "FA",
        name: "4 Bit Adder",
        summary: [
          "<u><b>Building Process</b></u>",
          "This project involved designing a hierarchical <b>4-bit Full Adder/Subtractor</b> in <b>VHDL</b>, composed of <b>Half Adders</b>, <b>Full Adders</b>, and a <b>4-bit Adder-Subtractor</b> module. The output was connected to a <b>7-Segment Display Decoder</b> for real-time visualization of results. The design was developed in <b>Xilinx ISE</b>, verified with detailed <b>test benches</b>, and simulated to validate both addition and subtraction operations before being deployed on an <b>FPGA board</b>.",
          "<u><b>Project Impact</b></u>",
          "This project reinforced a strong understanding of <b>hierarchical digital design</b> and <b>modular architecture</b> in VHDL. It provided hands-on experience in combining arithmetic logic with display interfacing, testing through simulation, and validating hardware behavior on an FPGA. The structured, bottom-up design process improved debugging, verification, and hardware mapping skills essential in digital systems engineering.",
          "<u><b>Key Skills:</b></u> VHDL | Hierarchical Design | Xilinx ISE | FPGA | Full Adder & Subtractor Circuits | 7-Segment Display | Modular Design | Test Bench Development | Hardware Simulation & Verification."
        ],
        images: ["assets/DS_L5_6.png", "assets/DS_L5_5.png", "assets/DS_L5_4.png", "assets/DS_L5_3.png", "assets/DS_L5_2.png", "assets/DS_L5_1.png"],
        videos: [],
        downloads: ["downloads/DS_L5.zip"],
        links: [{ label: "GitHub Repository", url: "https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Full%20Adder_Subtractor%20(4%20Bit)"}],
        code: `-- VHDL SOURCE CODE FILE FOR TOP MOST MODULE (HIERARCHICAL DESIGN) (DS_L5):
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity SevenSegmentDecoder is
    Port ( Operand_7SD : in  std_logic;
			  Input_7SD : inout std_logic_vector(3 downto 0);
			  A_7SD : in  std_logic_vector(3 downto 0);
			  B_7SD: in std_logic_vector(3 downto 0);
			  Output_7SD: out std_logic_vector(6 downto 0);
	        Segment_7SD: out std_logic_vector(3 downto 0));
end SevenSegmentDecoder;

architecture Structural of SevenSegmentDecoder is

	component FourBitAdderSubtractor is
		Port ( Operand_FBAS : in  STD_LOGIC;
           A_FBAS : in  STD_LOGIC_VECTOR(3 downto 0);
           B_FBAS : in  STD_LOGIC_VECTOR(3 downto 0);
           Sum_FBAS : out  STD_LOGIC_VECTOR(3 downto 0);
           CarryOut_FBAS : out  STD_LOGIC;
           Overflow_FBAS : out  STD_LOGIC);
	end component FourBitAdderSubtractor;

	signal CarryOut_7SD: std_logic;
	signal Overflow_7SD: std_logic;

begin

	FBAS : FourBitAdderSubtractor
		port map(Operand_7SD, A_7SD, B_7SD, Input_7SD, CarryOut_7SD, Overflow_7SD);

	Segment_7SD<= "0111";

	Output_7SD <= 
		"0000001" WHEN (Input_7SD = "0000") ELSE
		"1001111" WHEN (Input_7SD = "0001") ELSE
		"0010010" WHEN (Input_7SD = "0010") ELSE
		"0000110" WHEN (Input_7SD = "0011") ELSE
		"1001100" WHEN (Input_7SD = "0100") ELSE
		"0100100" WHEN (Input_7SD = "0101") ELSE
		"0100000" WHEN (Input_7SD = "0110") ELSE
		"0001111" WHEN (Input_7SD = "0111") ELSE
		"0000000" WHEN (Input_7SD = "1000") ELSE
		"0000100" WHEN (Input_7SD = "1001") ELSE
		"0001000" WHEN (Input_7SD = "1010") ELSE
		"1100000" WHEN (Input_7SD = "1011") ELSE
		"0110001" WHEN (Input_7SD = "1100") ELSE
		"1000010" WHEN (Input_7SD = "1101") ELSE
		"0110000" WHEN (Input_7SD = "1110") ELSE
		"0111000" WHEN (Input_7SD = "1111");

end Structural;       

-- VHDL SOURCE CODE FILE FOR FOUR BIT ADDER SUBTRACTOR:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FourBitAdderSubtractor is
    Port ( Operand_FBAS : in  STD_LOGIC;
           A_FBAS : in  STD_LOGIC_VECTOR(3 downto 0);
           B_FBAS : in  STD_LOGIC_VECTOR(3 downto 0);
           Sum_FBAS : out  STD_LOGIC_VECTOR(3 downto 0);
           CarryOut_FBAS : out  STD_LOGIC;
           Overflow_FBAS : out  STD_LOGIC);
end FourBitAdderSubtractor;

architecture Structural of FourBitAdderSubtractor is
	component FullAdder is
	Port ( A_Full : in  STD_LOGIC;
           B_Full : in  STD_LOGIC;
           CarryIn_Full : in  STD_LOGIC;
           CarryOut_Full : out  STD_LOGIC;
           Sum_Full : out  STD_LOGIC);	  
		  
	end component FullAdder;
	
	signal Carry1_FBAS, Carry2_FBAS, Carry3_FBAS, Carry4_FBAS : std_logic;
	signal TMP: std_logic_vector(3 downto 0);

begin
	TMP(0)<= Operand_FBAS xor B_FBAS(0);
	TMP(1)<= Operand_FBAS xor B_FBAS(1);
	TMP(2)<= Operand_FBAS xor B_FBAS(2);
	TMP(3)<= Operand_FBAS xor B_FBAS(3);
	
	FullAdder_0:FullAdder 
		port map(A_FBAS(0),TMP(0),Operand_FBAS,Carry1_FBAS, Sum_FBAS(0)); --- Sum_FBAS(0)
	
	FullAdder_1:FullAdder 
		port map(A_FBAS(1),TMP(1),Carry1_FBAS,Carry2_FBAS, Sum_FBAS(1)); --- Sum_FBAS(1)
	
	FullAdder_2:FullAdder 
		port map(A_FBAS(2),TMP(2),Carry2_FBAS,Carry3_FBAS, Sum_FBAS(2));-- - Sum_FBAS(2)
	
	FullAdder_3:FullAdder 
		port map(A_FBAS(3),TMP(3),Carry3_FBAS,Carry4_FBAS, Sum_FBAS(3));-- - Sum_FBAS(3)
	
	Overflow_FBAS <= Carry3_FBAS XOR Carry4_FBAS ;
	CarryOut_FBAS <= Carry4_FBAS;
	
end Structural;

-- VHDL SOURCE CODE FILE FOR FULL ADDERS:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity FullAdder is
    Port ( A_Full : in  STD_LOGIC;
           B_Full : in  STD_LOGIC;
           CarryIn_Full : in  STD_LOGIC;
           CarryOut_Full : out  STD_LOGIC;
           Sum_Full : out  STD_LOGIC);
end FullAdder;

architecture Structural of FullAdder is
	signal M : STD_LOGIC;
	signal N : STD_LOGIC;
	signal P : STD_LOGIC;
	component HalfAdder is 
		Port ( A_Half : in  STD_LOGIC;
           B_Half : in  STD_LOGIC;
           Sum_Half : out  STD_LOGIC;
           CarryOut_Half : out  STD_LOGIC);
	end component HalfAdder;
begin
	ha1 : HalfAdder 
		port map (A_Half=>A_Full, B_Half=>B_Full , Sum_Half=> M, CarryOut_Half=>N);
					
	ha2 : HalfAdder 
		port map (A_Half=>M, B_Half=>CarryIn_Full , Sum_Half=> Sum_Full, CarryOut_Half=>P);
	CarryOut_Full<= P or N;
end Structural;

-- VHDL SOURCE CODE FILE FOR HALF ADDERS:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity HalfAdder is
    Port ( A_Half : in  STD_LOGIC;
           B_Half : in  STD_LOGIC;
           Sum_Half : out  STD_LOGIC;
           CarryOut_Half : out  STD_LOGIC);
end HalfAdder;

architecture Dataflow of HalfAdder is

begin

	Sum_Half <= A_Half xor B_Half;
	CarryOut_Half <= A_Half and B_Half;

end Dataflow;

-- VHDL TEST BENCH CODE FOR FOUR BIT ADDER SUBTRACTOR:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY FourBitAdderSubtractor_TB IS
END FourBitAdderSubtractor_TB;
 
ARCHITECTURE behavior OF FourBitAdderSubtractor_TB IS
    COMPONENT FourBitAdderSubtractor
    PORT(
         Operand_FBAS : IN  std_logic;
         A_FBAS : IN  std_logic_vector(3 downto 0);
         B_FBAS : IN  std_logic_vector(3 downto 0);
         Sum_FBAS : OUT  std_logic_vector(3 downto 0);
         CarryOut_FBAS : OUT  std_logic;
         Overflow_FBAS : OUT  std_logic
        );
    END COMPONENT;
    
   --Inputs
   signal Operand_FBAS : std_logic := '0';
   signal A_FBAS : std_logic_vector(3 downto 0) := (others => '0');
   signal B_FBAS : std_logic_vector(3 downto 0) := (others => '0');
 	--Outputs
   signal Sum_FBAS : std_logic_vector(3 downto 0);
   signal CarryOut_FBAS : std_logic;
   signal Overflow_FBAS : std_logic;
 
   constant period : time := 10 ns;
 
BEGIN
   uut: FourBitAdderSubtractor PORT MAP (
          Operand_FBAS => Operand_FBAS,
          A_FBAS => A_FBAS,
          B_FBAS => B_FBAS,
          Sum_FBAS => Sum_FBAS,
          CarryOut_FBAS => CarryOut_FBAS,
          Overflow_FBAS => Overflow_FBAS
        );


   -- Stimulus process
   stim_proc: process
   begin		
	

 A_7SD <= "0000"; B_7SD <= "0101"; -- 0 + 5 => 05 (0 0101)
 WAIT FOR 100 ns;
 A_7SD <= "0001"; B_7SD <= "0111"; -- 1 + 7 => 08 (0 1000)
 WAIT FOR 100 ns;
 A_7SD <= "0010"; B_7SD <= "1001"; -- 2 + 9 => 0B (0 1011)
 WAIT FOR 100 ns;
 A_7SD <= "0011"; B_7SD <= "1011"; -- 3 + B => 0E (0 1110)
 WAIT FOR 100 ns;
 A_7SD <= "0100"; B_7SD <= "1101"; -- 4 + D => 11 (1 0001)
 WAIT FOR 100 ns;
 A_7SD <= "0101"; B_7SD <= "1111"; -- 5 + F => 14 (1 0100)
 WAIT FOR 100 ns;
 A_7SD <= "0110"; B_7SD <= "0001"; -- 6 + 1 => 07 (0 0111)
 WAIT FOR 100 ns;
 A_7SD <= "0111"; B_7SD <= "0011"; -- 7 + 3 => 0A (0 1010)
 WAIT FOR 100 ns;
 A_7SD <= "1000"; B_7SD <= "0101"; -- 8 + 5 => 0D (0 1101)
 WAIT FOR 100 ns;
 A_7SD <= "1001"; B_7SD <= "0111"; -- 9 + 7 => 10 (1 0000)



      wait;
   end process;

END;

-- VHDL TEST BENCH CODE FOR 7 SEGMENT DISPLAY:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY SevenSegmentDecoder_TB IS
END SevenSegmentDecoder_TB;
 
ARCHITECTURE behavior OF SevenSegmentDecoder_TB IS 
 
    COMPONENT SevenSegmentDecoder
    PORT(
         Operand_7SD : IN  std_logic;
         Input_7SD : INOUT  std_logic_vector(3 downto 0);
         A_7SD : IN  std_logic_vector(3 downto 0);
         B_7SD : IN  std_logic_vector(3 downto 0);
         Output_7SD : OUT  std_logic_vector(6 downto 0);
         Segment_7SD : OUT  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal Operand_7SD : std_logic := '0';
   signal A_7SD : std_logic_vector(3 downto 0) := (others => '0');
   signal B_7SD : std_logic_vector(3 downto 0) := (others => '0');

	--BiDirs
   signal Input_7SD : std_logic_vector(3 downto 0);

 	--Outputs
   signal Output_7SD : std_logic_vector(6 downto 0);
   signal Segment_7SD : std_logic_vector(3 downto 0);
 
   constant period : time := 20 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: SevenSegmentDecoder PORT MAP (
          Operand_7SD => Operand_7SD,
          Input_7SD => Input_7SD,
          A_7SD => A_7SD,
          B_7SD => B_7SD,
          Output_7SD => Output_7SD,
          Segment_7SD => Segment_7SD
        );

   -- Stimulus process
   stim_proc: process
   begin		
       
		 --addition
		 A_7SD <= "0000"; B_7SD <= "0101"; -- 0 + 5 => 05 (0 0101)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0101")report "error on case" severity error;
		 A_7SD <= "0001"; B_7SD <= "0111"; -- 1 + 7 => 08 (0 1000)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1000")report "error on case" severity error;
		 A_7SD <= "0010"; B_7SD <= "1001"; -- 2 + 9 => 0B (0 1011)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1011")report "error on case" severity error;
		 A_7SD <= "0011"; B_7SD <= "1011"; -- 3 + B => 0E (0 1110)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1110")report "error on case" severity error;
		 A_7SD <= "0100"; B_7SD <= "1101"; -- 4 + D => 11 (1 0001)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0001")report "error on case" severity error;
		 A_7SD <= "0101"; B_7SD <= "1111"; -- 5 + F => 14 (1 0100)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0100")report "error on case" severity error;
		 A_7SD <= "0110"; B_7SD <= "0001"; -- 6 + 1 => 07 (0 0111)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0111")report "error on case" severity error;
		 A_7SD <= "0111"; B_7SD <= "0011"; -- 7 + 3 => 0A (0 1010)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1010")report "error on case" severity error;
		 A_7SD <= "1000"; B_7SD <= "0101"; -- 8 + 5 => 0D (0 1101)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1101")report "error on case" severity error;
		 A_7SD <= "1001"; B_7SD <= "0111"; -- 9 + 7 => 10 (1 0000)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0000")report "error on case" severity error;
		 
		
		 --subtraction
		 Operand_7SD <= '1';
		 
		 A_7SD <= "0000"; B_7SD <= "0101"; -- 0 - 5 => -5 (0 0101)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1011")report "error on case" severity error;
		 A_7SD <= "0001"; B_7SD <= "0111"; -- 1 - 7 => -6 (0 1000)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1010")report "error on case" severity error;
		 A_7SD <= "0010"; B_7SD <= "1001"; -- 2 - 9 => -7 (0 1011)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "1001")report "error on case" severity error;
		 A_7SD <= "0110"; B_7SD <= "0001"; -- 6 - 1 => 5 (0 0111)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0101")report "error on case" severity error;
		 A_7SD <= "0111"; B_7SD <= "0011"; -- 7 - 3 => 4 (0 1010)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0100")report "error on case" severity error;
		 A_7SD <= "1000"; B_7SD <= "0101"; -- 8 - 5 => 3 (0 1101)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0011")report "error on case" severity error;
		 A_7SD <= "1001"; B_7SD <= "0111"; -- 9 - 7 => 2 (1 0000)
		 WAIT FOR 100 ns;
		 assert(Input_7SD = "0010")report "error on case" severity error;

      wait;
   end process;

END;
`
      },
      {
        id: "7Seg_1",
        name: "7-Segement ISE",
        summary: [
          "<u><b>Building Process</b></u>",
          "Developed a 7-Segment Display system in <b>Xilinx ISE</b> by designing the logic with a <b>VHDL source file</b>, creating a truth table, and coding the entity and architecture. A <b>test bench</b> was implemented to simulate and verify output waveforms, ensuring correct behavior for inputs 0â€“F. Finally, the design was deployed on an <b>FPGA</b>, mapping switches to inputs and LEDs to the display outputs.",
          
          "<u><b>Project Impact</b></u>",
          "This project provided hands-on experience in digital circuit design, verification, and FPGA deployment. It strengthened the ability to translate boolean logic into hardware, apply simulation-based validation, and debug designs effectively. The work reinforced both theoretical knowledge of digital logic and practical skills in hardware implementation.",
          
          "<u><b>Key Skills:</b></u> Xilinx ISE | FPGA | VHDL | Truth Tables | Boolean Logic | Test Benches | Waveform Simulation | Hardware Debugging"
        ],
        images: ["assets/DS_L4_3.png", "assets/DS_L4_4.png", "assets/DS_L4_5.png", "assets/DS_L4_6.png", "assets/DS_L4_7.png", "assets/DS_L4_8.png"],
        videos: [],
        downloads: ["downloads/DS_L4.zip"],
        links: [{ label: "GitHub Repository", url: "https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Seven%20Segment%20Display"}],
        code: `-- VHDL SOURCE CODE FILE FOR COMPARATOR CIRCUIT (DS_L4):
----------------------------------------------------------------------------------
-- Design Name: 7-Segment Display
-- Target Devices: NEXYS 3
-- Description: Displays numbers 0-9 and letters AbCdEF on LED light
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test is
    Port (  INPUT: in  std_logic_vector (3 downto 0);
				LEDTARGET: out  std_logic_vector (3 downto 0);
            OUTPUT: out std_logic_vector (6 downto 0));
end test;
architecture Behavioral of test is
begin
LEDTARGET<= "0111";
--output for binary inputs for numbers 0-15, output corresponds to each led on the 
--7-segment display, input corresponds to last four switches on board
OUTPUT <= 
	"0000001" WHEN (INPUT = "0000") ELSE
	"1001111" WHEN (INPUT = "0001") ELSE
	"0010010" WHEN (INPUT = "0010") ELSE
	"0000110" WHEN (INPUT = "0011") ELSE
	"1001100" WHEN (INPUT = "0100") ELSE
	"0100100" WHEN (INPUT = "0101") ELSE
	"0100000" WHEN (INPUT = "0110") ELSE
	"0001111" WHEN (INPUT = "0111") ELSE
	"0000000" WHEN (INPUT = "1000") ELSE
	"0000100" WHEN (INPUT = "1001") ELSE
	"0001000" WHEN (INPUT = "1010") ELSE
	"1100000" WHEN (INPUT = "1011") ELSE
	"0110001" WHEN (INPUT = "1100") ELSE
	"1000010" WHEN (INPUT = "1101") ELSE
	"0110000" WHEN (INPUT = "1110") ELSE
	"0111000" WHEN (INPUT = "1111");
end Behavioral;

-- VHDL TEST BENCH CODE:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
ENTITY lab4_TB IS
END lab4_TB;
 
ARCHITECTURE behavior OF lab4_TB IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT test
    PORT(
         INPUT : IN  std_logic_vector(3 downto 0);
         LEDTARGET : OUT  std_logic_vector(3 downto 0);
         OUTPUT : OUT  std_logic_vector(6 downto 0)
        );
    END COMPONENT;

   --Inputs
   signal INPUT : std_logic_vector(3 downto 0);
   signal LEDTARGET : std_logic_vector(3 downto 0);

 	--Outputs
   signal OUTPUT : std_logic_vector(6 downto 0);
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 constant period : time := 20 ns;
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: test PORT MAP (
          INPUT => INPUT,
          LEDTARGET => LEDTARGET,
          OUTPUT => OUTPUT
        );
 
	

   -- Stimulus process
   stim_proc: process
	
   begin	

		INPUT <= "0000";
		wait for period;
		assert(OUTPUT = "0000001")report "ERROR on case 0000" severity error;
		
		
		INPUT <= "0001";
		wait for period;
		assert(OUTPUT = "1001111")report "ERROR on case 0001" severity error;
		
		
		INPUT <= "0010";
		wait for period;
		assert(OUTPUT = "0010010")report "ERROR on case 0010" severity error;
		
		INPUT <= "0011";
		wait for period;
		assert(OUTPUT = "0000110")report "ERROR on case 0011" severity error;
		
		INPUT <= "0100";
		wait for period;
		assert(OUTPUT = "1001100")report "ERROR on case 0100" severity error;
		
		INPUT <= "0101";
		wait for period;
		assert(OUTPUT = "0100100")report "ERROR on case 0101" severity error;
		
		INPUT <= "0110";
		wait for period;
		assert(OUTPUT = "0100000")report "ERROR on case 0110" severity error;
		
		INPUT <= "0111";
		wait for period;
		assert(OUTPUT = "0001111")report "ERROR on case 0111" severity error;

		
		INPUT <= "1000";
		wait for period;
		assert(OUTPUT = "0000000")report "ERROR on case 1000" severity error;
		
		INPUT <= "1001";
		wait for period;
		assert(OUTPUT = "0000100")report "ERROR on case 1001" severity error;
		
		INPUT <= "1010";
		wait for period;
		assert(OUTPUT = "0001000")report "ERROR on case 1010" severity error;
		
		INPUT <= "1011";
		wait for period;
		assert(OUTPUT = "1100000")report "ERROR on case 1011" severity error;
		
		INPUT <= "1100";
		wait for period;
		assert(OUTPUT = "0110001")report "ERROR on case 1100" severity error;
		
		INPUT <= "1101";
		wait for period;
		assert(OUTPUT = "1000010")report "ERROR on case 1101" severity error;
		
		INPUT <= "1110";
		wait for period;
		assert(OUTPUT = "0110000")report "ERROR on case 1110" severity error;
		
		INPUT <= "1111";
		wait for period;
		assert(OUTPUT = "0111000")report "ERROR on case 1111" severity error;

      wait;
   end process;

END;`
      },
      {
        id: "comparator",
        name: "Comparator Circuit",
        summary: [
          "<u><b>Building Process</b></u>",
          "The Comparator Circuit project involved understanding the logic behind the comparison, creating a truth table and boolean function, and then implementing the circuit. The design was created using a <b>VHDL Source File</b> to define the entity and code the architecture in <b>Xilinx ISE</b>. Afterwards, a <b>test bench</b> was written to simulate the circuit and generate a <b>waveform</b>. Finally, the program was deployed on a <b>FPGA</b>, mapping switches to inputs and LEDs to outputs.",
          "<u><b>Project Impact</b></u>",
          "This project strengthened practical knowledge of digital logic design and FPGA implementation. It provided hands-on experience translating boolean functions into working hardware, validating designs via simulation, and deploying them on an FPGA. It also enhanced problem-solving, debugging, and verification skills essential for hardware design.",
          "<u><b>Key Skills:</b></u> Xilinx ISE | FPGA | Truth Tables | Boolean Functions | Schematic Capture | Test Bench Code | Waveform Simulation."
        ],
        images: ["assets/DS_L3_1.png", "assets/DS_L3_2.png", "assets/DS_L3_6.png", "assets/DS_L3_3.png", "assets/DS_L3_5.png", "assets/DS_L3_4.png", "assets/DS_L3_7.png", "assets/DS_L3_8.png"],
        videos: [],
        downloads: ["downloads/DS_L3.zip"],
        links: [{ label: "GitHub Repository", url: "https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Comparator%20Combinational%20Circuit"}],
        code: `-- VHDL SOURCE CODE FILE FOR COMPARATOR CIRCUIT (DS_L3):
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity comparator_VHDL is
    Port ( A1 : in  STD_LOGIC;
           A0 : in  STD_LOGIC;
           B1 : in  STD_LOGIC;
           B0 : in  STD_LOGIC;
           GT : out  STD_LOGIC;
           EQ : out  STD_LOGIC;
           LT : out  STD_LOGIC);
end comparator_VHDL;

architecture Behavioral of comparator_VHDL is

begin
GT<=((A1 and not B1) or (A0 and not B1 and not B0) or (A1 and A0 and not B0));
EQ<=((not A1 and not A0 and not B1 and not B0) or (not A1 and A0 and not B1 and B0) or(A1 and not A0 and B1 and not B0) or(A1 and A0 and B1 and B0) );
LT<=((B1 and not A1) or (B0 and not A1 and not A0) or (B1 and B0 and not A0));

end Behavioral;

-- VHDL TEST BENCH CODE:

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
ENTITY comparator_TB IS
END comparator_TB;
 
ARCHITECTURE behavior OF comparator_TB IS 
 
    COMPONENT comparator_VHDL
    PORT(
         A1 : IN  std_logic;
         A0 : IN  std_logic;
         B1 : IN  std_logic;
         B0 : IN  std_logic;
         GT : OUT  std_logic;
         EQ : OUT  std_logic;
         LT : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal A1 : std_logic := '0';
   signal A0 : std_logic := '0';
   signal B1 : std_logic := '0';
   signal B0 : std_logic := '0';

 	--Outputs
   signal GT : std_logic;
   signal EQ : std_logic;
   signal LT : std_logic;
 
   
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: comparator_VHDL PORT MAP (
          A1 => A1,
          A0 => A0,
          B1 => B1,
          B0 => B0,
          GT => GT,
          EQ => EQ,
          LT => LT
        );

   -- Stimulus process
   stim_proc: process
		constant period: time := 20 ns;
   begin		
		A1 <= '0';
		A0 <= '0';
		B1 <= '0';
		B0 <= '0';
		wait for period;
		assert (LT = '0') report "ERROR on case 0000" severity error;
		assert (EQ = '1') report "ERROR on case 0000" severity error;
		assert (GT = '0') report "ERROR on case 0000" severity error;
		
		A1 <= '0';
		A0 <= '0';
		B1 <= '0';
		B0 <= '1';
		wait for period;
		assert (LT = '1') report "ERROR on case 0001" severity error;
		assert (EQ = '0') report "ERROR on case 0001" severity error;
		assert (GT = '0') report "ERROR on case 0001" severity error;
		
		A1 <= '0';
		A0 <= '0';
		B1 <= '1';
		B0 <= '0';
		wait for period;
		assert (LT = '1') report "ERROR on case 0010" severity error;
		assert (EQ = '0') report "ERROR on case 0010" severity error;
		assert (GT = '0') report "ERROR on case 0010" severity error;
		
		A1 <= '0';
		A0 <= '0';
		B1 <= '1';
		B0 <= '1';
		wait for period;
		assert (LT = '1') report "ERROR on case 0011" severity error;
		assert (EQ = '0') report "ERROR on case 0011" severity error;
		assert (GT = '0') report "ERROR on case 0011" severity error;
		
		A1 <= '0';
		A0 <= '1';
		B1 <= '0';
		B0 <= '0';
		wait for period;
		assert (LT = '0') report "ERROR on case 0100" severity error;
		assert (EQ = '0') report "ERROR on case 0100" severity error;
		assert (GT = '1') report "ERROR on case 0100" severity error;
		
		A1 <= '0';
		A0 <= '1';
		B1 <= '0';
		B0 <= '1';
		wait for period;
		assert (LT = '0') report "ERROR on case 0101" severity error;
		assert (EQ = '1') report "ERROR on case 0101" severity error;
		assert (GT = '0') report "ERROR on case 0101" severity error;
		
		A1 <= '0';
		A0 <= '1';
		B1 <= '1';
		B0 <= '0';
		wait for period;
		assert (LT = '1') report "ERROR on case 0110" severity error;
		assert (EQ = '0') report "ERROR on case 0110" severity error;
		assert (GT = '0') report "ERROR on case 0110" severity error;
		
		A1 <= '0';
		A0 <= '1';
		B1 <= '1';
		B0 <= '1';
		wait for period;
		assert (LT = '1') report "ERROR on case 0111" severity error;
		assert (EQ = '0') report "ERROR on case 0111" severity error;
		assert (GT = '0') report "ERROR on case 0111" severity error;
		
		A1 <= '1';
		A0 <= '0';
		B1 <= '0';
		B0 <= '0';
		wait for period;
		assert (LT = '0') report "ERROR on case 1000" severity error;
		assert (EQ = '0') report "ERROR on case 1000" severity error;
		assert (GT = '1') report "ERROR on case 1000" severity error;
		
		A1 <= '1';
		A0 <= '0';
		B1 <= '0';
		B0 <= '1';
		wait for period;
		assert (LT = '0') report "ERROR on case 1001" severity error;
		assert (EQ = '0') report "ERROR on case 1001" severity error;
		assert (GT = '1') report "ERROR on case 1001" severity error;
		
		A1 <= '1';
		A0 <= '0';
		B1 <= '1';
		B0 <= '0';
		wait for period;
		assert (LT = '0') report "ERROR on case 1010" severity error;
		assert (EQ = '1') report "ERROR on case 1010" severity error;
		assert (GT = '0') report "ERROR on case 1010" severity error;
		
		A1 <= '1';
		A0 <= '0';
		B1 <= '1';
		B0 <= '1';
		wait for period;
		assert (LT = '1') report "ERROR on case 1011" severity error;
		assert (EQ = '0') report "ERROR on case 1011" severity error;
		assert (GT = '0') report "ERROR on case 1011" severity error;
		
		A1 <= '1';
		A0 <= '1';
		B1 <= '0';
		B0 <= '0';
		wait for period;
		assert (LT = '0') report "ERROR on case 1100" severity error;
		assert (EQ = '0') report "ERROR on case 1100" severity error;
		assert (GT = '1') report "ERROR on case 1100" severity error;
		
		A1 <= '1';
		A0 <= '1';
		B1 <= '0';
		B0 <= '1';
		wait for period;
		assert (LT = '0') report "ERROR on case 1101" severity error;
		assert (EQ = '0') report "ERROR on case 1101" severity error;
		assert (GT = '1') report "ERROR on case 1101" severity error;
		
		A1 <= '1';
		A0 <= '1';
		B1 <= '1';
		B0 <= '0';
		wait for period;
		assert (LT = '0') report "ERROR on case 1110" severity error;
		assert (EQ = '0') report "ERROR on case 1110" severity error;
		assert (GT = '1') report "ERROR on case 1110" severity error;
		
		A1 <= '1';
		A0 <= '1';
		B1 <= '1';
		B0 <= '1';
		wait for period;
		assert (LT = '0') report "ERROR on case 1111" severity error;
		assert (EQ = '1') report "ERROR on case 1111" severity error;
		assert (GT = '0') report "ERROR on case 1111" severity error;
		
      WAIT;
   end process;

END;

-- UCF FILE:
NET A1 LOC=T5; //(leftmost slide switch on NEXYS 3 board)
NET A0 LOC=V8; //(second slide switch on NEXYS 3 board)
NET B1 LOC=U8; //(third slide switch on NEXYS 3 board)
NET B0 LOC=N8; //(fourth slide switch on NEXYS 3 board)
NET GT LOC=T11; //(leftmost LED  on NEXYS 3 board)
NET EQ LOC=R11; // (second LED  on NEXYS 3 board)
NET LT LOC=N11; //(third LED  on NEXYS 3 board)
`
      },
      {
        id: "Combo",
        name: "Combinational Circuit",
        summary: [
          "<u><b>Building Process</b></u>",
          "The Combinational Circuit project involved understanding the given circuit, creating its truth table and boolean function, and then implementing the circuit. The design was created using the <b>Schematic Capture</b> tool in <b>Xilinx ISE</b>. Afterwards, a <b>test bench</b> was written to simulate the circuit and generate a <b>waveform</b>. Finally, the program was deployed on a <b>FPGA</b>, mapping switches to inputs and LEDs to outputs.",
          "<u><b>Project Impact</b></u>",
          "This project strengthened practical knowledge of digital logic design and FPGA implementation. It provided hands-on experience translating boolean functions into working hardware, validating designs via simulation, and deploying them on an FPGA. It also enhanced problem-solving, debugging, and verification skills essential for hardware design.",
          "<u><b>Key Skills:</b></u> Xilinx ISE | FPGA | Truth Tables | Boolean Functions | Schematic Capture | Test Bench Code | Waveform Simulation."
        ],
        images: ["assets/DS_L2_1.png", "assets/DS_L2_5.png", "assets/DS_L2_3.png", "assets/DS_L2_2.png", "assets/DS_L2_4.png"],
        videos: [],
        downloads: ["downloads/DS_L2.zip"],
        links: [{ label: "GitHub Repository", url: "https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Simple%20Combinational%20Circuit"}],
        code: `-- VHDL TEST BENCH CODE (DS_L2)
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;

ENTITY TripGenie_TripGenie_sch_tb IS
END TripGenie_TripGenie_sch_tb;

ARCHITECTURE behavioral OF TripGenie_TripGenie_sch_tb IS 

   COMPONENT TripGenie
   PORT( MtPilot	:	IN	STD_LOGIC; 
          SilverCity	:	IN	STD_LOGIC; 
          Hooterville	:	IN	STD_LOGIC; 
          Mayberry	:	IN	STD_LOGIC; 
          HWY1	:	OUT	STD_LOGIC; 
          HWY2	:	OUT	STD_LOGIC; 
          HWY3	:	OUT	STD_LOGIC; 
          HWY4	:	OUT	STD_LOGIC; 
          HWY5	:	OUT	STD_LOGIC; 
          HWY6	:	OUT	STD_LOGIC);
   END COMPONENT;

   SIGNAL MtPilot	:	STD_LOGIC;
   SIGNAL SilverCity	:	STD_LOGIC;
   SIGNAL Hooterville	:	STD_LOGIC;
   SIGNAL Mayberry	:	STD_LOGIC;
   SIGNAL HWY1	:	STD_LOGIC;
   SIGNAL HWY2	:	STD_LOGIC;
   SIGNAL HWY3	:	STD_LOGIC;
   SIGNAL HWY4	:	STD_LOGIC;
   SIGNAL HWY5	:	STD_LOGIC;
   SIGNAL HWY6	:	STD_LOGIC;

BEGIN

   UUT: TripGenie PORT MAP(
		MtPilot => MtPilot, 
		SilverCity => SilverCity, 
		Hooterville => Hooterville, 
		Mayberry => Mayberry, 
		HWY1 => HWY1, 
		HWY2 => HWY2, 
		HWY3 => HWY3, 
		HWY4 => HWY4, 
		HWY5 => HWY5, 
		HWY6 => HWY6
   );

-- *** Test Bench - User Defined Section ***
   tb : PROCESS
	constant period: time := 20 ns;
   BEGIN
	
	Mayberry<= '0';
	MtPilot<= '0';
	SilverCity<= '0';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY1='0') and(HWY1='0') and(HWY1='0'))
	report "test failed for input combination 0000" severity error;
	
	Mayberry<= '0';
	MtPilot<= '0';
	SilverCity<= '0';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 0001" severity error;
	
	Mayberry<= '0';
	MtPilot<= '0';
	SilverCity<= '1';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 0010" severity error;
	
	Mayberry<= '0';
	MtPilot<= '0';
	SilverCity<= '1';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='1') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 0011" severity error;
	
	Mayberry<= '0';
	MtPilot<= '1';
	SilverCity<= '0';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 0100" severity error;
	
	Mayberry<= '0';
	MtPilot<= '1';
	SilverCity<= '0';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='1') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 0101" severity error;
	
	Mayberry<= '0';
	MtPilot<= '1';
	SilverCity<= '1';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='1'))
	report "test failed for input combination 0110" severity error;
	
	Mayberry<= '0';
	MtPilot<= '1';
	SilverCity<= '1';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 0111" severity error;
	
	Mayberry<= '1';
	MtPilot<= '0';
	SilverCity<= '0';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1000" severity error;
	
	Mayberry<= '1';
	MtPilot<= '0';
	SilverCity<= '0';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='1') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1001" severity error;
	
	Mayberry<= '1';
	MtPilot<= '0';
	SilverCity<= '1';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='1') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1010" severity error;
	
	Mayberry<= '1';
	MtPilot<= '0';
	SilverCity<= '1';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1011" severity error;
	
	Mayberry<= '1';
	MtPilot<= '1';
	SilverCity<= '0';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='1') and(HWY6='0'))
	report "test failed for input combination 1100" severity error;
	
	Mayberry<= '1';
	MtPilot<= '1';
	SilverCity<= '0';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1101" severity error;
	
	Mayberry<= '1';
	MtPilot<= '1';
	SilverCity<= '1';
	Hooterville<= '0';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1110" severity error;
	
	Mayberry<= '1';
	MtPilot<= '1';
	SilverCity<= '1';
	Hooterville<= '1';
	wait for period;
	assert((HWY1='0') and(HWY2='0') and(HWY3='0') and(HWY4='0') and(HWY5='0') and(HWY6='0'))
	report "test failed for input combination 1111" severity error;
	
	
	
      WAIT; -- will wait forever
   END PROCESS;
-- *** End Test Bench - User Defined Section ***

END;
`
      },
      {
        id: "Simple",
        name: "Simple Circuit",
        summary: [
          "<u><b>Building Process</b></u>",
          "The building process of the Simple Curcuit consisted of understanding the circuit presented and based on that creating a truth table, boolean function, and a circuit. Once that was done the circuit was designed using the <b>Schematic Capture</b> tool in <b>Xilinx ISE</b> after this a <b>test bench</b> was created to simulate the design and showcase a <b>waveform</b>. Finally the program was run on a <b>FPGA</b> and the switches were mapped to the input and the LEDs to the output.",
          "<u><b>Project Impact</b></u>",
          "This project strengthened practical understanding of digital logic design and FPGA implementation. It enabled hands-on experience with translating boolean functions into working hardware, validating designs through simulation, and deploying circuits on an FPGA. The project also enhanced problem-solving, debugging, and verification skills crucial for hardware design.",
          "<u><b>Key Skills:</b></u> Xilinx ISE | FPGA | Truth Tables | Boolean Functions | Schematic Captur | Test Bench Code | Waveform Simulation."
        ],
        images: ["assets/DS_L1_1.png", "assets/DS_L1_2.png", "assets/DS_L1_3.png", "assets/DS_L1_4.png"],
        videos: [],
        downloads: ["downloads/DS_L1.zip"],
        links: [{ label: "GitHub Repository", url: "https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Simple%20AND%20Gate"}],
        code: `-- VHDL TEST BENCH CODE (DS_L1)
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
ENTITY SimpleLogic_SimpleLogic_sch_tb IS
END SimpleLogic_SimpleLogic_sch_tb;
ARCHITECTURE behavioral OF SimpleLogic_SimpleLogic_sch_tb IS 

   COMPONENT SimpleLogic
   PORT( A	:	IN	STD_LOGIC; 
          B	:	IN	STD_LOGIC; 
			 C	:	IN	STD_LOGIC;
          F	:	OUT	STD_LOGIC);
   END COMPONENT;

   SIGNAL A	:	STD_LOGIC;
   SIGNAL B	:	STD_LOGIC;
	SIGNAL C	:	STD_LOGIC;
   SIGNAL F	:	STD_LOGIC;

BEGIN

   UUT: SimpleLogic PORT MAP(
		A => A, 
		B => B, 
		C => C,
		F => F
   );

-- *** Test Bench - User Defined Section ***
   tb : PROCESS
	constant period: time:= 20ns;
   BEGIN
      
		A <= '0';
		B <= '0';
		C <= '0';
		wait for period;
		assert (F = '1')
		report "test failed for input combination 000" severity error;
		
		A <= '0';
		B <= '0';
		C <= '1';
		wait for period;
		assert (F = '1')
		report "test failed for input combination 001" severity error;
		
		A <= '0';
		B <= '1';
		C <= '0';
		wait for period;
		assert (F = '1')
		report "test failed for input combination 010" severity error;      	

		A <= '0';
		B <= '1';
		C <= '1';
		wait for period;
		assert (F = '0')
		report "test failed for input combination 011" severity error;
		
		A <= '1';
		B <= '0';
		C <= '0';
		wait for period;
		assert (F = '1')
		report "test failed for input combination 100" severity error;
		
		A <= '1';
		B <= '0';
		C <= '1';
		wait for period;
		assert (F = '0')
		report "test failed for input combination 101" severity error;
		
		A <= '1';
		B <= '1';
		C <= '0';
		wait for period;
		assert (F = '0')
		report "test failed for input combination 110" severity error;
		
		A <= '1';
		B <= '1';
		C <= '1';
		wait for period;
		assert (F = '0')
		report "test failed for input combination 111" severity error;
		
				
		WAIT; -- will wait forever
   END PROCESS;
-- *** End Test Bench - User Defined Section ***

END;`
      }
    ],
    "Other": [
      {
        id: "gameprototype",
        name: "Game Prototype",
        summary: [
          "2D multiplayer game demo built with HTML5 Canvas.",
          "Supports real-time movement and collision detection."
        ],
        images: ["assets/game-screenshot1.png", "assets/game-screenshot2.png"],
        videos: ["assets/game-demo.mp4", "assets/game-demo2.mp4"],
        downloads: [],
        links: [
          { label: "YouTube Video", url: "https://youtu.be/yourgamevideo" }
        ],
        code: null
      }
    ]
  };

  const categoryNav = document.getElementById('category-nav');
  const projectNav = document.getElementById('project-nav');
  const projectDetail = document.getElementById('project-detail');

  let activeCategoryBtn = null;
  let activeProjectBtn = null;

  function clearActive(buttons) {
    buttons.forEach(btn => btn.classList.remove('active'));
  }

  function renderCategories() {
    Object.keys(projectsData).forEach((category) => {
      const btn = document.createElement('button');
      btn.textContent = category;
      btn.onclick = () => selectCategory(category, btn);
      categoryNav.appendChild(btn);
    });
  }

  function renderProjects(category) {
    projectNav.innerHTML = '';
    projectsData[category].forEach((project) => {
      const btn = document.createElement('button');
      btn.textContent = project.name;
      btn.onclick = () => selectProject(project, btn);
      btn.dataset.projectId = project.id;
      projectNav.appendChild(btn);
    });
  }

  function selectCategory(category, btn) {
    if (activeCategoryBtn) activeCategoryBtn.classList.remove('active');
    btn.classList.add('active');
    activeCategoryBtn = btn;
    renderProjects(category);
  }

  function selectProject(project, btn) {
    if (activeProjectBtn) activeProjectBtn.classList.remove('active');
    btn.classList.add('active');
    activeProjectBtn = btn;

    projectDetail.innerHTML = `
      <h2>${project.name}</h2>
      ${project.summary.map(p => `<p>${p}</p>`).join("")}
      <div class="project-media">
        ${project.videos.map(video => {
          if (video.includes("drive.google.com")) {
            return `<div class="responsive-video"><iframe src="${video}" allow="autoplay" allowfullscreen></iframe></div>`;
          } else {
            return `<video controls src="${video}"></video>`;
          }
        }).join("")}
        ${project.images.map(img => `<img src="${img}" alt="${project.name} Image">`).join("")}
      </div>
      ${project.links.length > 0 ? `<div class="links">${project.links.map(link => `<a href="${link.url}" target="_blank" rel="noopener">${link.label}</a>`).join('')}</div>` : ''}
      ${project.downloads.length > 0 ? project.downloads.map(file => `<a href="${file}" class="download" download>Download</a>`).join('') : ''}
      ${project.code ? `<pre class="language-javascript"><code>${escapeHtml(project.code)}</code></pre>` : ''}
    `;

    if (project.code) Prism.highlightAll();
  }

  function escapeHtml(text) {
    return text.replace(/&/g, "&amp;")
               .replace(/</g, "&lt;")
               .replace(/>/g, "&gt;")
               .replace(/"/g, "&quot;")
               .replace(/'/g, "&#039;");
  }

  function selectById(projectId) {
    for (const category in projectsData) {
      const project = projectsData[category].find(p => p.id === projectId);
      if (project) {
        const categoryButtons = categoryNav.querySelectorAll('button');
        categoryButtons.forEach(btn => {
          if (btn.textContent === category) selectCategory(category, btn);
        });

        setTimeout(() => {
          const projectButtons = projectNav.querySelectorAll('button');
          projectButtons.forEach(btn => {
            if (btn.dataset.projectId === projectId) selectProject(project, btn);
          });
        }, 10);

        return true;
      }
    }
    return false;
  }

  document.addEventListener('DOMContentLoaded', () => {
    renderCategories();

    const hash = window.location.hash.slice(1); // .toLowerCase()
    if (hash && !selectById(hash)) {
      const firstCategory = Object.keys(projectsData)[0];
      selectCategory(firstCategory, categoryNav.querySelector('button'));
      const firstProjectBtn = projectNav.querySelector('button');
      selectProject(projectsData[firstCategory][0], firstProjectBtn);
    } else if (!hash) {
      const firstCategory = Object.keys(projectsData)[0];
      selectCategory(firstCategory, categoryNav.querySelector('button'));
      const firstProjectBtn = projectNav.querySelector('button');
      selectProject(projectsData[firstCategory][0], firstProjectBtn);
    }
  });
</script>

</body>
</html>
