# Neural_Network_Accelerator
This project on Digital System Design using Verilog is part of the assignment for the Hardware I course of the Electrical and Computer Engineering department of the Aristotle University of Thessaloniki
