
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.modules.common.cpu.spectre_v2 &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../../../../_static/classic.css" />
    
    <script data-url_root="../../../../../" id="documentation_options" src="../../../../../_static/documentation_options.js"></script>
    <script src="../../../../../_static/jquery.js"></script>
    <script src="../../../../../_static/underscore.js"></script>
    <script src="../../../../../_static/doctools.js"></script>
    
    <link rel="shortcut icon" href="../../../../../_static/chipsec_favicon.jpg"/>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.common.cpu.spectre_v2</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.modules.common.cpu.spectre_v2</h1><div class="highlight"><pre>
<span></span><span class="c1"># CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1"># Copyright (c) 2018, Eclypsium, Inc.</span>
<span class="c1"># Copyright (c) 2019-2021, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1"># This program is free software; you can redistribute it and/or</span>
<span class="c1"># modify it under the terms of the GNU General Public License</span>
<span class="c1"># as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1"># This program is distributed in the hope that it will be useful,</span>
<span class="c1"># but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1"># MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1"># GNU General Public License for more details.</span>
<span class="c1">#</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">The module checks if system includes hardware mitigations for Speculative Execution Side Channel.</span>
<span class="sd">Specifically, it verifies that the system supports CPU mitigations for</span>
<span class="sd">Branch Target Injection vulnerability a.k.a. Spectre Variant 2 (CVE-2017-5715)</span>

<span class="sd">The module checks if the following hardware mitigations are supported by the CPU</span>
<span class="sd">and enabled by the OS/software:</span>

<span class="sd">1. Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Predictor Barrier (IBPB):</span>
<span class="sd">   CPUID.(EAX=7H,ECX=0):EDX[26] == 1</span>

<span class="sd">2. Single Thread Indirect Branch Predictors (STIBP):</span>
<span class="sd">   CPUID.(EAX=7H,ECX=0):EDX[27] == 1</span>
<span class="sd">   IA32_SPEC_CTRL[STIBP] == 1</span>

<span class="sd">3. Enhanced IBRS:</span>
<span class="sd">   CPUID.(EAX=7H,ECX=0):EDX[29] == 1</span>
<span class="sd">   IA32_ARCH_CAPABILITIES[IBRS_ALL] == 1</span>
<span class="sd">   IA32_SPEC_CTRL[IBRS] == 1</span>

<span class="sd">4. @TODO: Mitigation for Rogue Data Cache Load (RDCL):</span>
<span class="sd">   CPUID.(EAX=7H,ECX=0):EDX[29] == 1</span>
<span class="sd">   IA32_ARCH_CAPABILITIES[RDCL_NO] == 1</span>

<span class="sd">In addition to checking if CPU supports and OS enables all mitigations, we need to check</span>
<span class="sd">that relevant MSR bits are set consistently on all logical processors (CPU threads).</span>


<span class="sd">The module returns the following results:</span>

<span class="sd">FAILED:</span>
<span class="sd">    IBRS/IBPB is not supported</span>

<span class="sd">WARNING:</span>
<span class="sd">    IBRS/IBPB is supported</span>

<span class="sd">    Enhanced IBRS is not supported</span>

<span class="sd">WARNING:</span>
<span class="sd">    IBRS/IBPB is supported</span>

<span class="sd">    Enhanced IBRS is supported</span>

<span class="sd">    Enhanced IBRS is not enabled by the OS</span>

<span class="sd">WARNING:</span>
<span class="sd">    IBRS/IBPB is supported</span>

<span class="sd">    STIBP is not supported or not enabled by the OS</span>

<span class="sd">PASSED:</span>
<span class="sd">    IBRS/IBPB is supported</span>

<span class="sd">    Enhanced IBRS is supported</span>

<span class="sd">    Enhanced IBRS is enabled by the OS</span>

<span class="sd">    STIBP is supported</span>


<span class="sd">Notes:</span>

<span class="sd">- The module returns WARNING when CPU doesn&#39;t support enhanced IBRS</span>
<span class="sd">  Even though OS/software may use basic IBRS by setting IA32_SPEC_CTRL[IBRS] when necessary,</span>
<span class="sd">  we have no way to verify this</span>

<span class="sd">- The module returns WARNING when CPU supports enhanced IBRS but OS doesn&#39;t set IA32_SPEC_CTRL[IBRS]</span>
<span class="sd">  Under enhanced IBRS, OS can set IA32_SPEC_CTRL[IBRS] once to take advantage of IBRS protection</span>

<span class="sd">- The module returns WARNING when CPU doesn&#39;t support STIBP or OS doesn&#39;t enable it</span>
<span class="sd">  Per Speculative Execution Side Channel Mitigations:</span>
<span class="sd">  &quot;enabling IBRS prevents software operating on one logical processor from controlling</span>
<span class="sd">  the predicted targets of indirect branches executed on another logical processor.</span>
<span class="sd">  For that reason, it is not necessary to enable STIBP when IBRS is enabled&quot;</span>

<span class="sd">- OS/software may implement &quot;retpoline&quot; mitigation for Spectre variant 2</span>
<span class="sd">  instead of using CPU hardware IBRS/IBPB</span>

<span class="sd">@TODO: we should verify CPUID.07H:EDX on all logical CPUs as well</span>
<span class="sd">because it may differ if ucode update wasn&#39;t loaded on all CPU cores</span>


<span class="sd">Hardware registers used:</span>

<span class="sd">- CPUID.(EAX=7H,ECX=0):EDX[26]     - enumerates support for IBRS and IBPB</span>
<span class="sd">- CPUID.(EAX=7H,ECX=0):EDX[27]     - enumerates support for STIBP</span>
<span class="sd">- CPUID.(EAX=7H,ECX=0):EDX[29]     - enumerates support for the IA32_ARCH_CAPABILITIES MSR</span>
<span class="sd">- IA32_ARCH_CAPABILITIES[IBRS_ALL] - enumerates support for enhanced IBRS</span>
<span class="sd">- IA32_ARCH_CAPABILITIES[RCDL_NO]  - enumerates support RCDL mitigation</span>
<span class="sd">- IA32_SPEC_CTRL[IBRS]             - enable control for enhanced IBRS by the software/OS</span>
<span class="sd">- IA32_SPEC_CTRL[STIBP]            - enable control for STIBP by the software/OS</span>


<span class="sd">References:</span>

<span class="sd">- Reading privileged memory with a side-channel by Jann Horn, Google Project Zero:</span>
<span class="sd">  https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html</span>

<span class="sd">- Spectre:</span>
<span class="sd">  https://spectreattack.com/spectre.pdf</span>

<span class="sd">- Meltdown:</span>
<span class="sd">  https://meltdownattack.com/meltdown.pdf</span>

<span class="sd">- Speculative Execution Side Channel Mitigations:</span>
<span class="sd">  https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf</span>

<span class="sd">- Retpoline: a software construct for preventing branch-target-injection:</span>
<span class="sd">  https://support.google.com/faqs/answer/7625886</span>

<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">chipsec.module_common</span> <span class="kn">import</span> <span class="n">BaseModule</span><span class="p">,</span> <span class="n">MTAG_CPU</span><span class="p">,</span> <span class="n">MTAG_HWCONFIG</span><span class="p">,</span> <span class="n">MTAG_SMM</span><span class="p">,</span> <span class="n">ModuleResult</span>
<span class="kn">from</span> <span class="nn">chipsec.exceptions</span> <span class="kn">import</span> <span class="n">HWAccessViolationError</span><span class="p">,</span> <span class="n">UnimplementedAPIError</span>
<span class="kn">from</span> <span class="nn">chipsec.defines</span> <span class="kn">import</span> <span class="n">BIT26</span><span class="p">,</span> <span class="n">BIT27</span><span class="p">,</span> <span class="n">BIT29</span>
<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">List</span>

<span class="n">TAGS</span> <span class="o">=</span> <span class="p">[</span><span class="n">MTAG_CPU</span><span class="p">,</span> <span class="n">MTAG_HWCONFIG</span><span class="p">,</span> <span class="n">MTAG_SMM</span><span class="p">]</span>


<div class="viewcode-block" id="spectre_v2"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.common.cpu.spectre_v2.html#chipsec.modules.common.cpu.spectre_v2.spectre_v2">[docs]</a><span class="k">class</span> <span class="nc">spectre_v2</span><span class="p">(</span><span class="n">BaseModule</span><span class="p">):</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">BaseModule</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="p">(</span><span class="mh">0xceea2c8</span><span class="p">,</span> <span class="s1">&#39;https://chipsec.github.io/modules/chipsec.modules.common.cpu.spectre_v2.html&#39;</span><span class="p">)</span>

<div class="viewcode-block" id="spectre_v2.is_supported"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.common.cpu.spectre_v2.html#chipsec.modules.common.cpu.spectre_v2.spectre_v2.is_supported">[docs]</a>    <span class="k">def</span> <span class="nf">is_supported</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">is_register_defined</span><span class="p">(</span><span class="s1">&#39;IA32_ARCH_CAPABILITIES&#39;</span><span class="p">):</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">is_register_defined</span><span class="p">(</span><span class="s1">&#39;IA32_SPEC_CTRL&#39;</span><span class="p">):</span>
                <span class="k">return</span> <span class="kc">True</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_important</span><span class="p">(</span><span class="s1">&#39;IA32_SPEC_CTRL register not defined for platform.  Skipping module.&#39;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_important</span><span class="p">(</span><span class="s1">&#39;IA32_ARCH_CAPABILITIES register not defined for platform.  Skipping module.&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">setStatusBit</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">status</span><span class="o">.</span><span class="n">NOT_APPLICABLE</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">res</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">getReturnCode</span><span class="p">(</span><span class="n">ModuleResult</span><span class="o">.</span><span class="n">NOTAPPLICABLE</span><span class="p">)</span>
        <span class="k">return</span> <span class="kc">False</span></div>

<div class="viewcode-block" id="spectre_v2.check_spectre_mitigations"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.common.cpu.spectre_v2.html#chipsec.modules.common.cpu.spectre_v2.spectre_v2.check_spectre_mitigations">[docs]</a>    <span class="k">def</span> <span class="nf">check_spectre_mitigations</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
        <span class="k">try</span><span class="p">:</span>
            <span class="n">cpu_thread_count</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()</span>
        <span class="k">except</span><span class="p">:</span>
            <span class="n">cpu_thread_count</span> <span class="o">=</span> <span class="mi">1</span>

        <span class="c1">#</span>
        <span class="c1"># Read CPUID Leaf 07H</span>
        <span class="c1">#</span>
        <span class="p">(</span><span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">r_edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">cpu</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span><span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">)</span>
        <span class="n">ibrs_ibpb_supported</span> <span class="o">=</span> <span class="p">(</span><span class="n">r_edx</span> <span class="o">&amp;</span> <span class="n">BIT26</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span>
        <span class="n">stibp_supported</span> <span class="o">=</span> <span class="p">(</span><span class="n">r_edx</span> <span class="o">&amp;</span> <span class="n">BIT27</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span>
        <span class="n">arch_cap_supported</span> <span class="o">=</span> <span class="p">(</span><span class="n">r_edx</span> <span class="o">&amp;</span> <span class="n">BIT29</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[*] CPUID.7H:EDX[26] = </span><span class="si">{</span><span class="n">ibrs_ibpb_supported</span><span class="si">:</span><span class="s2">d</span><span class="si">}</span><span class="s2"> Indirect Branch Restricted Speculation (IBRS) &amp; Predictor Barrier (IBPB)&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[*] CPUID.7H:EDX[27] = </span><span class="si">{</span><span class="n">stibp_supported</span><span class="si">:</span><span class="s2">d</span><span class="si">}</span><span class="s2"> Single Thread Indirect Branch Predictors (STIBP)&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[*] CPUID.7H:EDX[29] = </span><span class="si">{</span><span class="n">arch_cap_supported</span><span class="si">:</span><span class="s2">d</span><span class="si">}</span><span class="s2"> IA32_ARCH_CAPABILITIES&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="n">ibrs_ibpb_supported</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span><span class="s2">&quot;CPU supports IBRS and IBPB&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span><span class="s2">&quot;CPU doesn&#39;t support IBRS and IBPB&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="n">stibp_supported</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span><span class="s2">&quot;CPU supports STIBP&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span><span class="s2">&quot;CPU doesn&#39;t support STIBP&quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="n">arch_cap_supported</span><span class="p">:</span>
            <span class="n">ibrs_enh_supported</span> <span class="o">=</span> <span class="kc">True</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;[*] Checking enhanced IBRS support in IA32_ARCH_CAPABILITIES...&quot;</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">cpu_thread_count</span><span class="p">):</span>
                <span class="n">arch_cap_msr</span> <span class="o">=</span> <span class="mi">0</span>
                <span class="k">try</span><span class="p">:</span>
                    <span class="n">arch_cap_msr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="s1">&#39;IA32_ARCH_CAPABILITIES&#39;</span><span class="p">,</span> <span class="n">tid</span><span class="p">)</span>
                <span class="k">except</span> <span class="n">HWAccessViolationError</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_error</span><span class="p">(</span><span class="s2">&quot;Couldn&#39;t read IA32_ARCH_CAPABILITIES&quot;</span><span class="p">)</span>
                    <span class="n">ibrs_enh_supported</span> <span class="o">=</span> <span class="kc">False</span>
                    <span class="k">break</span>

                <span class="n">ibrs_all</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="s1">&#39;IA32_ARCH_CAPABILITIES&#39;</span><span class="p">,</span> <span class="n">arch_cap_msr</span><span class="p">,</span> <span class="s1">&#39;IBRS_ALL&#39;</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[*]   cpu</span><span class="si">{</span><span class="n">tid</span><span class="si">:</span><span class="s2">d</span><span class="si">}</span><span class="s2">: IBRS_ALL = </span><span class="si">{</span><span class="n">ibrs_all</span><span class="si">:</span><span class="s2">x</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                <span class="k">if</span> <span class="mi">0</span> <span class="o">==</span> <span class="n">ibrs_all</span><span class="p">:</span>
                    <span class="n">ibrs_enh_supported</span> <span class="o">=</span> <span class="kc">False</span>
                    <span class="k">break</span>

            <span class="k">if</span> <span class="n">ibrs_enh_supported</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span><span class="s2">&quot;CPU supports enhanced IBRS (on all logical CPU)&quot;</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span><span class="s2">&quot;CPU doesn&#39;t support enhanced IBRS&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">ibrs_enh_supported</span> <span class="o">=</span> <span class="kc">False</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span><span class="s2">&quot;CPU doesn&#39;t support enhanced IBRS&quot;</span><span class="p">)</span>

        <span class="n">ibrs_enabled</span> <span class="o">=</span> <span class="kc">True</span>
        <span class="n">stibp_enabled_count</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">if</span> <span class="n">ibrs_enh_supported</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;[*] Checking if OS is using Enhanced IBRS...&quot;</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">cpu_thread_count</span><span class="p">):</span>
                <span class="n">spec_ctrl_msr</span> <span class="o">=</span> <span class="mi">0</span>
                <span class="k">try</span><span class="p">:</span>
                    <span class="n">spec_ctrl_msr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="s1">&#39;IA32_SPEC_CTRL&#39;</span><span class="p">,</span> <span class="n">tid</span><span class="p">)</span>
                <span class="k">except</span> <span class="n">HWAccessViolationError</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_error</span><span class="p">(</span><span class="s2">&quot;Couldn&#39;t read IA32_SPEC_CTRL&quot;</span><span class="p">)</span>
                    <span class="n">ibrs_enabled</span> <span class="o">=</span> <span class="kc">False</span>
                    <span class="k">break</span>

                <span class="n">ibrs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="s1">&#39;IA32_SPEC_CTRL&#39;</span><span class="p">,</span> <span class="n">spec_ctrl_msr</span><span class="p">,</span> <span class="s1">&#39;IBRS&#39;</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[*]   cpu</span><span class="si">{</span><span class="n">tid</span><span class="si">:</span><span class="s2">d</span><span class="si">}</span><span class="s2">: IA32_SPEC_CTRL[IBRS] = </span><span class="si">{</span><span class="n">ibrs</span><span class="si">:</span><span class="s2">x</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                <span class="k">if</span> <span class="mi">0</span> <span class="o">==</span> <span class="n">ibrs</span><span class="p">:</span>
                    <span class="n">ibrs_enabled</span> <span class="o">=</span> <span class="kc">False</span>

                <span class="c1"># ok to access STIBP bit even if STIBP is not supported</span>
                <span class="n">stibp</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="s1">&#39;IA32_SPEC_CTRL&#39;</span><span class="p">,</span> <span class="n">spec_ctrl_msr</span><span class="p">,</span> <span class="s1">&#39;STIBP&#39;</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[*]   cpu</span><span class="si">{</span><span class="n">tid</span><span class="si">:</span><span class="s2">d</span><span class="si">}</span><span class="s2">: IA32_SPEC_CTRL[STIBP] = </span><span class="si">{</span><span class="n">stibp</span><span class="si">:</span><span class="s2">x</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                <span class="k">if</span> <span class="mi">1</span> <span class="o">==</span> <span class="n">stibp</span><span class="p">:</span>
                    <span class="n">stibp_enabled_count</span> <span class="o">+=</span> <span class="mi">1</span>

            <span class="k">if</span> <span class="n">ibrs_enabled</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span><span class="s2">&quot;OS enabled Enhanced IBRS (on all logical processors)&quot;</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span><span class="s2">&quot;OS doesn&#39;t seem to use Enhanced IBRS&quot;</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">stibp_enabled_count</span> <span class="o">==</span> <span class="n">cpu_thread_count</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span><span class="s2">&quot;OS enabled STIBP (on all logical processors)&quot;</span><span class="p">)</span>
            <span class="k">elif</span> <span class="n">stibp_enabled_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_good</span><span class="p">(</span><span class="s2">&quot;OS selectively enabling STIBP&quot;</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_information</span><span class="p">(</span><span class="s2">&quot;Unable to determine if the OS uses STIBP&quot;</span><span class="p">)</span>

        <span class="c1">#</span>
        <span class="c1"># Combining results of all checks into final decision</span>
        <span class="c1">#</span>
        <span class="c1"># FAILED : IBRS/IBPB is not supported</span>
        <span class="c1"># WARNING: IBRS/IBPB is supported</span>
        <span class="c1">#          enhanced IBRS is not supported</span>
        <span class="c1"># WARNING: IBRS/IBPB is supported</span>
        <span class="c1">#          enhanced IBRS is supported</span>
        <span class="c1">#          enhanced IBRS is not enabled by the OS</span>
        <span class="c1"># WARNING: IBRS/IBPB is supported</span>
        <span class="c1">#          STIBP is not supported</span>
        <span class="c1"># PASSED : IBRS/IBPB is supported</span>
        <span class="c1">#          enhanced IBRS is supported</span>
        <span class="c1">#          enhanced IBRS is enabled by the OS</span>
        <span class="c1">#          STIBP is supported</span>
        <span class="c1">#</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">ibrs_ibpb_supported</span><span class="p">:</span>
            <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">FAILED</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">setStatusBit</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">status</span><span class="o">.</span><span class="n">MITIGATION</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_failed</span><span class="p">(</span><span class="s2">&quot;CPU mitigation (IBRS) is missing&quot;</span><span class="p">)</span>
        <span class="k">elif</span> <span class="ow">not</span> <span class="n">ibrs_enh_supported</span><span class="p">:</span>
            <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">WARNING</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">setStatusBit</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">status</span><span class="o">.</span><span class="n">PROTECTION</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_warning</span><span class="p">(</span><span class="s2">&quot;CPU supports mitigation (IBRS) but doesn&#39;t support enhanced IBRS&quot;</span><span class="p">)</span>
        <span class="k">elif</span> <span class="n">ibrs_enh_supported</span> <span class="ow">and</span> <span class="p">(</span><span class="ow">not</span> <span class="n">ibrs_enabled</span><span class="p">):</span>
            <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">WARNING</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">setStatusBit</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">status</span><span class="o">.</span><span class="n">MITIGATION</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_warning</span><span class="p">(</span><span class="s2">&quot;CPU supports mitigation (enhanced IBRS) but OS is not using it&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">stibp_supported</span><span class="p">:</span>
                <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">WARNING</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">setStatusBit</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">status</span><span class="o">.</span><span class="n">MITIGATION</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_warning</span><span class="p">(</span><span class="s2">&quot;CPU supports mitigation (enhanced IBRS) but STIBP is not supported&quot;</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">PASSED</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_passed</span><span class="p">(</span><span class="s2">&quot;CPU and OS support hardware mitigations&quot;</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_important</span><span class="p">(</span><span class="s2">&quot;OS may be using software based mitigation (eg. retpoline)&quot;</span><span class="p">)</span>
        <span class="k">try</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">retpoline_enabled</span><span class="p">():</span>
                <span class="n">res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="o">.</span><span class="n">PASSED</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_passed</span><span class="p">(</span><span class="s2">&quot;Retpoline is enabled by the OS&quot;</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_bad</span><span class="p">(</span><span class="s2">&quot;Retpoline is NOT enabled by the OS&quot;</span><span class="p">)</span>
        <span class="k">except</span> <span class="n">UnimplementedAPIError</span> <span class="k">as</span> <span class="n">e</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_warning</span><span class="p">(</span><span class="nb">str</span><span class="p">(</span><span class="n">e</span><span class="p">))</span>
        <span class="k">except</span> <span class="ne">NotImplementedError</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_warning</span><span class="p">(</span><span class="s2">&quot;Retpoline check not implemented in current environment&quot;</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">res</span></div>

<div class="viewcode-block" id="spectre_v2.run"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.common.cpu.spectre_v2.html#chipsec.modules.common.cpu.spectre_v2.spectre_v2.run">[docs]</a>    <span class="k">def</span> <span class="nf">run</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">module_argv</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">])</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">start_test</span><span class="p">(</span><span class="s2">&quot;Checks for Branch Target Injection / Spectre v2 (CVE-2017-5715)&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">res</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">check_spectre_mitigations</span><span class="p">()</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">getReturnCode</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">res</span><span class="p">)</span></div></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../../../index.html">
              <img class="logo" src="../../../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<h3><a href="../../../../../index.html">Table of Contents</a></h3>
<p class="caption" role="heading"><span class="caption-text">Start here</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../start/Contact.html">Contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../start/Download.html">Download CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Installation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/InstallLinux.html">Linux Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/InstallWinDAL.html">DAL Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/InstallWindows.html">Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/USBwithUEFIShell.html">Building a Bootable USB drive with UEFI Shell (x64)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Using CHIPSEC</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../usage/Interpreting-Results.html">Interpreting results</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../usage/Running-Chipsec.html">Running CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Architecture and Modules</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Architecture-Overview.html">Architecture Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Configuration-Files.html">Configuration Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Developing.html">Writing Your Own Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/OS-Helpers-and-Drivers.html">OS Helpers and Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Platform-Detection.html">Methods for Platform Detection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Sample-Module-Code.html">Sample module code template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Vulnerabilities-and-CHIPSEC-Modules.html">CHIPSEC Modules</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Contribution Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html">Python Version</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#python-coding-style-guide">Python Coding Style Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#f-strings">f-Strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#type-hints">Type Hints</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#underscores-in-numeric-literals">Underscores in Numeric Literals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#walrus-operator">Walrus Operator (:=)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#deprecate-distutils-module-support">Deprecate distutils module support</a></li>
</ul>

<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.common.cpu.spectre_v2</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Feb 29, 2024.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 4.4.0.
    </div>
  </body>
</html>