{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@68:78@HdlIdDef", "\n  wire [DW:0] dac_dds_data_s;\n\n  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n  // PN15 x^15 + x^14 + 1\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@69:79", "  wire [DW:0] dac_dds_data_s;\n\n  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n  // PN15 x^15 + x^14 + 1\n  assign pn15 = pn15_full_state[15+:DW+1] ^ pn15_full_state[14+:DW+1];\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@66:76", "\n  // internal signals\n\n  wire [DW:0] dac_dds_data_s;\n\n  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@64:74", "  reg [DW:0] dac_pn7_data = 'd0;\n  reg [DW:0] dac_pn15_data = 'd0;\n\n  // internal signals\n\n  wire [DW:0] dac_dds_data_s;\n\n  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@67:77", "  // internal signals\n\n  wire [DW:0] dac_dds_data_s;\n\n  wire [DW:0] pn15;\n  wire [DW+15:0] pn15_full_state;\n  wire [DW:0] dac_pn15_data_s;\n  wire [DW:0] pn7;\n  wire [DW+7:0] pn7_full_state;\n  wire [DW:0] dac_pn7_data_s;\n\n"]], "Diff Content": {"Delete": [], "Add": [[73, "  wire [DW:0] pn15_reset;\n"]]}}