INFO: Applying HLS Y2K22 patch v1.2 for IP revision
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'dellc' on host 'huong' (Windows NT_amd64 version 6.2) on Thu Apr 10 16:50:39 +0700 2025
            in directory 'C:/HOC_TAP/System_C/decoder_2to4'
@I [HLS-10] Opening project 'C:/HOC_TAP/System_C/decoder_2to4/decoder_2to4'.
@I [HLS-10] Adding design file 'decoder_2to4.cpp' to the project
@I [HLS-10] Adding test bench file 'decoder_2to4_tb.cpp' to the project
@I [HLS-10] Opening solution 'C:/HOC_TAP/System_C/decoder_2to4/decoder_2to4/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'decoder_2to4.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 61.414 seconds; current memory usage: 93.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [SCA-201] Elaborating SystemC module 'decoder_2to4'.
@I [SCA-201] Performing SystemC synthesis linting.
@I [SCA-201] Analyzing ports and processes.
@I [SCA-201] Process 'decoder_2to4::do_decode' has no reset block.
@I [SCA-201] Module 'decoder_2to4' has no clock port, it is a combinational module.
@I [HLS-10] Synthesizing SystemC module [ decoder_2to4 ]
@I [HLS-10] Found SystemC process: 'decoder_2to4_do_decode' 
@I [HLS-10] Synthesizing 'decoder_2to4_do_decode' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'decoder_2to4_do_decode' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.058 seconds; current memory usage: 93.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'decoder_2to4_do_decode' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.042 seconds; current memory usage: 93.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'decoder_2to4_do_decode' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'decoder_2to4_do_decode'.
@I [HLS-111] Elapsed time: 0.042 seconds; current memory usage: 94 MB.
@I [HLS-10] Synthesizing 'decoder_2to4' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'decoder_2to4' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.128 seconds; current memory usage: 93.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'decoder_2to4' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.027 seconds; current memory usage: 93.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'decoder_2to4' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'decoder_2to4/din' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'decoder_2to4/dout' to 'ap_vld'.
@I [RTGEN-100] Finished creating RTL model for 'decoder_2to4'.
@I [HLS-111] Elapsed time: 0.033 seconds; current memory usage: 93.9 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'decoder_2to4'.
@I [WVHDL-304] Generating RTL VHDL for 'decoder_2to4'.
@I [WVLOG-307] Generating RTL Verilog for 'decoder_2to4'.
@I [HLS-112] Total elapsed time: 62.198 seconds; peak memory usage: 94 MB.
