abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 1605623108
maxLevel = 1
G1555 is replaced by [100748] with inverter with estimated error 0
error = 0
area = 1212
delay = 21.9
#gates = 520
output circuit appNtk/c2670_1_0_1212_21.9.blif
time = 3214708 us
--------------- round 2 ---------------
seed = 3735707756
maxLevel = 1
G150 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_2_0_1082_21.9.blif
time = 10219636 us
--------------- round 3 ---------------
seed = 2848355951
maxLevel = 1
G1218 is replaced by [99400] with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_3_0_1070_21.9.blif
time = 16641888 us
--------------- round 4 ---------------
seed = 1748180000
maxLevel = 1
[99635] is replaced by one with estimated error 0
error = 0
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_4_0_1067_21.9.blif
time = 22962454 us
--------------- round 5 ---------------
seed = 1210669593
maxLevel = 1
[101864] is replaced by G286 with estimated error 1e-05
error = 1e-05
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_5_1e-05_1063_21.9.blif
time = 29289871 us
--------------- round 6 ---------------
seed = 3741299653
maxLevel = 1
[101860] is replaced by G303 with estimated error 1e-05
error = 1e-05
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_6_1e-05_1059_21.9.blif
time = 35558342 us
--------------- round 7 ---------------
seed = 2587695520
maxLevel = 1
[101439] is replaced by [99661] with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_7_0_1057_21.9.blif
time = 41828620 us
--------------- round 8 ---------------
seed = 3986764272
maxLevel = 1
[100726] is replaced by [100848] with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_8_0_1055_21.9.blif
time = 48087747 us
--------------- round 9 ---------------
seed = 3648133607
maxLevel = 1
[101370] is replaced by [99648] with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_9_0_1053_21.9.blif
time = 54327316 us
--------------- round 10 ---------------
seed = 831710244
maxLevel = 1
[101719] is replaced by [101711] with estimated error 1e-05
error = 1e-05
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_10_1e-05_1051_21.9.blif
time = 60530547 us
--------------- round 11 ---------------
seed = 2322494252
maxLevel = 1
G311 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_11_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 66710378 us
--------------- round 12 ---------------
seed = 654714236
maxLevel = 1
[99642] is replaced by [101651] with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 72888441 us
--------------- round 13 ---------------
seed = 1699130373
maxLevel = 1
[101357] is replaced by [99431] with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_13_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 79072513 us
--------------- round 14 ---------------
seed = 940939235
maxLevel = 1
[99652] is replaced by [101808] with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 85259405 us
--------------- round 15 ---------------
seed = 175180879
maxLevel = 1
[101383] is replaced by [99442] with inverter with estimated error 2e-05
error = 2e-05
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_15_2e-05_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 91399085 us
--------------- round 16 ---------------
seed = 2240871277
maxLevel = 1
[101888] is replaced by [99408] with estimated error 0.00137
error = 0.00137
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_16_0.00137_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 97483706 us
--------------- round 17 ---------------
seed = 197143896
maxLevel = 1
[101052] is replaced by one with estimated error 0.0043
error = 0.0043
area = 1036
delay = 21.9
#gates = 458
output circuit appNtk/c2670_17_0.0043_1036_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 103561631 us
--------------- round 18 ---------------
seed = 586405732
maxLevel = 1
G1947 is replaced by [99446] with estimated error 0.00434
error = 0.00434
area = 1033
delay = 21.9
#gates = 457
output circuit appNtk/c2670_18_0.00434_1033_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 109575364 us
--------------- round 19 ---------------
seed = 105160755
maxLevel = 1
[101220] is replaced by one with estimated error 0.00741
error = 0.00741
area = 1026
delay = 21.9
#gates = 454
output circuit appNtk/c2670_19_0.00741_1026_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 115633889 us
--------------- round 20 ---------------
seed = 1587711349
maxLevel = 1
exceed error bound
