Textbook example of a single cycle RISC-V core. Supports RV32I instruction set, without CSR register and SYSTEM functions.
