#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf510b0 .scope module, "testALU" "testALU" 2 4;
 .timescale -9 -12;
v0x1201d20_0 .var/s "a", 31 0;
v0x1201e30_0 .var/s "b", 31 0;
v0x1201f00_0 .net "carryout", 0 0, L_0x133ff10;  1 drivers
v0x1202000_0 .var "command", 2 0;
v0x12020d0_0 .net "overflow", 0 0, L_0x1349900;  1 drivers
v0x1202170_0 .net/s "result", 31 0, L_0x134e4a0;  1 drivers
v0x1202260_0 .net "zero", 0 0, L_0x1348e30;  1 drivers
S_0xf2fc10 .scope module, "dut" "ALU" 2 13, 3 2 0, S_0xf510b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x133ec80/d .functor OR 1, L_0x1341030, L_0x133fe70, C4<0>, C4<0>;
L_0x133ec80 .delay 1 (30000,30000,30000) L_0x133ec80/d;
L_0x133ff10/d .functor OR 1, L_0x133ff80, L_0x1340020, C4<0>, C4<0>;
L_0x133ff10 .delay 1 (30000,30000,30000) L_0x133ff10/d;
L_0x1349140/d .functor XOR 1, L_0x1349200, L_0x133ff10, C4<0>, C4<0>;
L_0x1349140 .delay 1 (30000,30000,30000) L_0x1349140/d;
L_0x13410d0/d .functor XNOR 1, L_0x1341340, L_0x1341230, C4<0>, C4<0>;
L_0x13410d0 .delay 1 (20000,20000,20000) L_0x13410d0/d;
L_0x1349360/d .functor NOT 1, L_0x13410d0, C4<0>, C4<0>, C4<0>;
L_0x1349360 .delay 1 (10000,10000,10000) L_0x1349360/d;
L_0x1349f00/d .functor OR 1, L_0x134a010, L_0x1349700, C4<0>, C4<0>;
L_0x1349f00 .delay 1 (30000,30000,30000) L_0x1349f00/d;
L_0x13497f0/d .functor AND 1, L_0x1349140, L_0x1349c60, C4<1>, C4<1>;
L_0x13497f0 .delay 1 (30000,30000,30000) L_0x13497f0/d;
L_0x1349900/d .functor AND 1, L_0x13497f0, L_0x1349f00, C4<1>, C4<1>;
L_0x1349900 .delay 1 (30000,30000,30000) L_0x1349900/d;
L_0x134a5d0/d .functor XOR 1, L_0x133ff10, L_0x1349360, C4<0>, C4<0>;
L_0x134a5d0 .delay 1 (30000,30000,30000) L_0x134a5d0/d;
L_0x134a170/d .functor AND 1, L_0x134a5d0, L_0x134a2d0, C4<1>, C4<1>;
L_0x134a170 .delay 1 (30000,30000,30000) L_0x134a170/d;
v0x11fe570_0 .net *"_s106", 0 0, L_0x1265030;  1 drivers
v0x11fe650_0 .net *"_s117", 0 0, L_0x126ec80;  1 drivers
v0x11fe730_0 .net *"_s128", 0 0, L_0x12788b0;  1 drivers
v0x11fe7f0_0 .net *"_s139", 0 0, L_0x12824c0;  1 drivers
v0x11fe8d0_0 .net *"_s150", 0 0, L_0x128c0d0;  1 drivers
v0x11fea00_0 .net *"_s161", 0 0, L_0x1295c20;  1 drivers
v0x11feae0_0 .net *"_s172", 0 0, L_0x129faf0;  1 drivers
v0x11febc0_0 .net *"_s18", 0 0, L_0x1215c80;  1 drivers
v0x11feca0_0 .net *"_s183", 0 0, L_0x12a9870;  1 drivers
v0x11fee10_0 .net *"_s194", 0 0, L_0x12b36d0;  1 drivers
v0x11feef0_0 .net *"_s205", 0 0, L_0x12bd3b0;  1 drivers
v0x11fefd0_0 .net *"_s216", 0 0, L_0x12c6fb0;  1 drivers
v0x11ff0b0_0 .net *"_s227", 0 0, L_0x12d0c90;  1 drivers
v0x11ff190_0 .net *"_s238", 0 0, L_0x123cc10;  1 drivers
v0x11ff270_0 .net *"_s249", 0 0, L_0x12e65b0;  1 drivers
v0x11ff350_0 .net *"_s260", 0 0, L_0x12f01d0;  1 drivers
v0x11ff430_0 .net *"_s271", 0 0, L_0x12f9e00;  1 drivers
v0x11ff5e0_0 .net *"_s282", 0 0, L_0x1303a60;  1 drivers
v0x11ff680_0 .net *"_s29", 0 0, L_0x121f720;  1 drivers
v0x11ff760_0 .net *"_s293", 0 0, L_0x130d6b0;  1 drivers
v0x11ff840_0 .net *"_s304", 0 0, L_0x1317200;  1 drivers
v0x11ff920_0 .net *"_s315", 0 0, L_0x1320f40;  1 drivers
v0x11ffa00_0 .net *"_s326", 0 0, L_0x132ac10;  1 drivers
v0x11ffae0_0 .net *"_s337", 0 0, L_0x1334840;  1 drivers
v0x11ffbc0_0 .net *"_s350", 0 0, L_0x1338910;  1 drivers
v0x11ffca0_0 .net *"_s352", 0 0, L_0x133ec80;  1 drivers
v0x11ffd80_0 .net *"_s356", 0 0, L_0x1341030;  1 drivers
v0x11ffe60_0 .net *"_s358", 0 0, L_0x133fe70;  1 drivers
v0x11fff40_0 .net *"_s360", 0 0, L_0x133ff80;  1 drivers
v0x1200020_0 .net *"_s362", 0 0, L_0x1340020;  1 drivers
v0x1200100_0 .net *"_s364", 0 0, L_0x1349200;  1 drivers
v0x12001e0_0 .net *"_s366", 0 0, L_0x1341340;  1 drivers
v0x12002c0_0 .net *"_s368", 0 0, L_0x1341230;  1 drivers
v0x11ff510_0 .net *"_s372", 0 0, L_0x134a010;  1 drivers
v0x1200590_0 .net *"_s374", 0 0, L_0x1349700;  1 drivers
v0x1200670_0 .net *"_s375", 0 0, L_0x134a170;  1 drivers
v0x1200750_0 .net *"_s379", 0 0, L_0x134a2d0;  1 drivers
v0x1200830_0 .net *"_s40", 0 0, L_0x1229660;  1 drivers
v0x1200910_0 .net *"_s51", 0 0, L_0x12293d0;  1 drivers
v0x12009f0_0 .net *"_s62", 0 0, L_0x123dbe0;  1 drivers
v0x1200ad0_0 .net *"_s73", 0 0, L_0x12478d0;  1 drivers
v0x1200bb0_0 .net *"_s84", 0 0, L_0x1251650;  1 drivers
v0x1200c90_0 .net *"_s95", 0 0, L_0x125b320;  1 drivers
v0x1200d70_0 .net "addOrSub", 0 0, L_0x1349f00;  1 drivers
v0x1200e30_0 .net "carryinbus", 32 0, L_0x133ebe0;  1 drivers
v0x1200f10_0 .net "carryout", 0 0, L_0x133ff10;  alias, 1 drivers
v0x1200fd0_0 .net "command", 2 0, v0x1202000_0;  1 drivers
v0x12010b0_0 .var "commandslice", 7 0;
v0x1201170_0 .net "mixedSigns", 0 0, L_0x1349360;  1 drivers
v0x1201210_0 .net "operandA", 31 0, v0x1201d20_0;  1 drivers
v0x12012d0_0 .net "operandB", 31 0, v0x1201e30_0;  1 drivers
v0x12013b0_0 .net "overFlowPossible", 0 0, L_0x1349c60;  1 drivers
v0x1201480_0 .net "overflow", 0 0, L_0x1349900;  alias, 1 drivers
v0x1201520_0 .net "overflowPre", 0 0, L_0x13497f0;  1 drivers
v0x12015e0_0 .net "overrideBus", 31 0, L_0x134a800;  1 drivers
v0x12016d0_0 .net "possibleOverflow", 0 0, L_0x1349140;  1 drivers
v0x1201770_0 .net "result", 31 0, L_0x134e4a0;  alias, 1 drivers
v0x1201860_0 .net "resultBus", 31 0, L_0x133e830;  1 drivers
v0x1201930_0 .net "sameSigns", 0 0, L_0x13410d0;  1 drivers
v0x1201a00_0 .net "sltPre", 0 0, L_0x134a5d0;  1 drivers
v0x1201aa0_0 .net "zero", 0 0, L_0x1348e30;  alias, 1 drivers
v0x1201b70_0 .net "zerobus", 31 0, L_0x1295d80;  1 drivers
E_0xfc9f50 .event edge, v0x1200fd0_0;
L_0x120bed0 .part v0x1201d20_0, 0, 1;
L_0x120c030 .part v0x1201e30_0, 0, 1;
L_0x120c120 .part L_0x133ebe0, 0, 1;
L_0x12159e0 .part v0x1201d20_0, 1, 1;
L_0x1215b40 .part v0x1201e30_0, 1, 1;
L_0x1215be0 .part L_0x133ebe0, 1, 1;
L_0x121f680 .part v0x1201d20_0, 2, 1;
L_0x121f870 .part v0x1201e30_0, 2, 1;
L_0x121f9a0 .part L_0x133ebe0, 2, 1;
L_0x1229330 .part v0x1201d20_0, 3, 1;
L_0x1229490 .part v0x1201e30_0, 3, 1;
L_0x1229530 .part L_0x133ebe0, 3, 1;
L_0x1232f10 .part v0x1201d20_0, 4, 1;
L_0x1233070 .part v0x1201e30_0, 4, 1;
L_0x1233110 .part L_0x133ebe0, 4, 1;
L_0x123db40 .part v0x1201d20_0, 5, 1;
L_0x123dd30 .part v0x1201e30_0, 5, 1;
L_0x123ddd0 .part L_0x133ebe0, 5, 1;
L_0x1247830 .part v0x1201d20_0, 6, 1;
L_0x1247aa0 .part v0x1201e30_0, 6, 1;
L_0x123de70 .part L_0x133ebe0, 6, 1;
L_0x12515b0 .part v0x1201d20_0, 7, 1;
L_0x1247c50 .part v0x1201e30_0, 7, 1;
L_0x12517d0 .part L_0x133ebe0, 7, 1;
L_0x125b280 .part v0x1201d20_0, 8, 1;
L_0x125b3e0 .part v0x1201e30_0, 8, 1;
L_0x1251980 .part L_0x133ebe0, 8, 1;
L_0x1264f90 .part v0x1201d20_0, 9, 1;
L_0x125b480 .part v0x1201e30_0, 9, 1;
L_0x12651e0 .part L_0x133ebe0, 9, 1;
L_0x126ebe0 .part v0x1201d20_0, 10, 1;
L_0x126ed40 .part v0x1201e30_0, 10, 1;
L_0x1265280 .part L_0x133ebe0, 10, 1;
L_0x1278810 .part v0x1201d20_0, 11, 1;
L_0x126ede0 .part v0x1201e30_0, 11, 1;
L_0x1278a90 .part L_0x133ebe0, 11, 1;
L_0x1282420 .part v0x1201d20_0, 12, 1;
L_0x1282580 .part v0x1201e30_0, 12, 1;
L_0x1278b30 .part L_0x133ebe0, 12, 1;
L_0x128c030 .part v0x1201d20_0, 13, 1;
L_0x1282620 .part v0x1201e30_0, 13, 1;
L_0x12826c0 .part L_0x133ebe0, 13, 1;
L_0x1295b80 .part v0x1201d20_0, 14, 1;
L_0x1247990 .part v0x1201e30_0, 14, 1;
L_0x1247b40 .part L_0x133ebe0, 14, 1;
L_0x129fa50 .part v0x1201d20_0, 15, 1;
L_0x1296100 .part v0x1201e30_0, 15, 1;
L_0x12961a0 .part L_0x133ebe0, 15, 1;
L_0x12a97d0 .part v0x1201d20_0, 16, 1;
L_0x12a9930 .part v0x1201e30_0, 16, 1;
L_0x129ff40 .part L_0x133ebe0, 16, 1;
L_0x12b3630 .part v0x1201d20_0, 17, 1;
L_0x12a99d0 .part v0x1201e30_0, 17, 1;
L_0x12a9a70 .part L_0x133ebe0, 17, 1;
L_0x12bd310 .part v0x1201d20_0, 18, 1;
L_0x12bd470 .part v0x1201e30_0, 18, 1;
L_0x12b3790 .part L_0x133ebe0, 18, 1;
L_0x12c6f10 .part v0x1201d20_0, 19, 1;
L_0x12bd510 .part v0x1201e30_0, 19, 1;
L_0x12bd5b0 .part L_0x133ebe0, 19, 1;
L_0x12d0bf0 .part v0x1201d20_0, 20, 1;
L_0x12d0d50 .part v0x1201e30_0, 20, 1;
L_0x12c7070 .part L_0x133ebe0, 20, 1;
L_0x123cb70 .part v0x1201d20_0, 21, 1;
L_0x123ccd0 .part v0x1201e30_0, 21, 1;
L_0x123cd70 .part L_0x133ebe0, 21, 1;
L_0x12e6510 .part v0x1201d20_0, 22, 1;
L_0x12e6670 .part v0x1201e30_0, 22, 1;
L_0x12dca20 .part L_0x133ebe0, 22, 1;
L_0x12f0130 .part v0x1201d20_0, 23, 1;
L_0x12e6710 .part v0x1201e30_0, 23, 1;
L_0x12e67b0 .part L_0x133ebe0, 23, 1;
L_0x12f9d60 .part v0x1201d20_0, 24, 1;
L_0x12f9ec0 .part v0x1201e30_0, 24, 1;
L_0x12f0290 .part L_0x133ebe0, 24, 1;
L_0x13039c0 .part v0x1201d20_0, 25, 1;
L_0x12f9f60 .part v0x1201e30_0, 25, 1;
L_0x12fa000 .part L_0x133ebe0, 25, 1;
L_0x130d610 .part v0x1201d20_0, 26, 1;
L_0x130d770 .part v0x1201e30_0, 26, 1;
L_0x1303b20 .part L_0x133ebe0, 26, 1;
L_0x1317160 .part v0x1201d20_0, 27, 1;
L_0x130d810 .part v0x1201e30_0, 27, 1;
L_0x130d8b0 .part L_0x133ebe0, 27, 1;
L_0x1320ea0 .part v0x1201d20_0, 28, 1;
L_0x1321000 .part v0x1201e30_0, 28, 1;
L_0x13172c0 .part L_0x133ebe0, 28, 1;
L_0x132ab70 .part v0x1201d20_0, 29, 1;
L_0x13210a0 .part v0x1201e30_0, 29, 1;
L_0x1321140 .part L_0x133ebe0, 29, 1;
L_0x13347a0 .part v0x1201d20_0, 30, 1;
L_0x1295ce0 .part v0x1201e30_0, 30, 1;
L_0x132acd0 .part L_0x133ebe0, 30, 1;
LS_0x133e830_0_0 .concat8 [ 1 1 1 1], L_0x1208030, L_0x1211a70, L_0x121b7e0, L_0x1225490;
LS_0x133e830_0_4 .concat8 [ 1 1 1 1], L_0x122f0e0, L_0x1238d60, L_0x1243990, L_0x124d710;
LS_0x133e830_0_8 .concat8 [ 1 1 1 1], L_0x12573e0, L_0x12610f0, L_0x126ad40, L_0x1274890;
LS_0x133e830_0_12 .concat8 [ 1 1 1 1], L_0x127e580, L_0x1288190, L_0x1291da0, L_0x129bbb0;
LS_0x133e830_0_16 .concat8 [ 1 1 1 1], L_0x12a5900, L_0x12af760, L_0x12b93e0, L_0x12c3070;
LS_0x133e830_0_20 .concat8 [ 1 1 1 1], L_0x12cccc0, L_0x12d6850, L_0x12e25b0, L_0x12ec290;
LS_0x133e830_0_24 .concat8 [ 1 1 1 1], L_0x12f5ea0, L_0x12ffa90, L_0x13096e0, L_0x13133a0;
LS_0x133e830_0_28 .concat8 [ 1 1 1 1], L_0x131cf70, L_0x1326c10, L_0x1330900, L_0x133a990;
LS_0x133e830_1_0 .concat8 [ 4 4 4 4], LS_0x133e830_0_0, LS_0x133e830_0_4, LS_0x133e830_0_8, LS_0x133e830_0_12;
LS_0x133e830_1_4 .concat8 [ 4 4 4 4], LS_0x133e830_0_16, LS_0x133e830_0_20, LS_0x133e830_0_24, LS_0x133e830_0_28;
L_0x133e830 .concat8 [ 16 16 0 0], LS_0x133e830_1_0, LS_0x133e830_1_4;
LS_0x1295d80_0_0 .concat8 [ 1 1 1 1], L_0x120bdd0, L_0x12158e0, L_0x121f580, L_0x1229230;
LS_0x1295d80_0_4 .concat8 [ 1 1 1 1], L_0x1232e10, L_0x123da40, L_0x1247730, L_0x12514b0;
LS_0x1295d80_0_8 .concat8 [ 1 1 1 1], L_0x125b180, L_0x1264e90, L_0x126eae0, L_0x1278710;
LS_0x1295d80_0_12 .concat8 [ 1 1 1 1], L_0x1282320, L_0x128bf30, L_0x1295a80, L_0x129f950;
LS_0x1295d80_0_16 .concat8 [ 1 1 1 1], L_0x12a96d0, L_0x12b3530, L_0x12bd210, L_0x12c6e10;
LS_0x1295d80_0_20 .concat8 [ 1 1 1 1], L_0x12d0af0, L_0x123ca70, L_0x12e6410, L_0x12f0030;
LS_0x1295d80_0_24 .concat8 [ 1 1 1 1], L_0x12f9c60, L_0x13038c0, L_0x130d510, L_0x1317060;
LS_0x1295d80_0_28 .concat8 [ 1 1 1 1], L_0x1320da0, L_0x132aa70, L_0x13346a0, L_0x133e730;
LS_0x1295d80_1_0 .concat8 [ 4 4 4 4], LS_0x1295d80_0_0, LS_0x1295d80_0_4, LS_0x1295d80_0_8, LS_0x1295d80_0_12;
LS_0x1295d80_1_4 .concat8 [ 4 4 4 4], LS_0x1295d80_0_16, LS_0x1295d80_0_20, LS_0x1295d80_0_24, LS_0x1295d80_0_28;
L_0x1295d80 .concat8 [ 16 16 0 0], LS_0x1295d80_1_0, LS_0x1295d80_1_4;
L_0x133f6b0 .part v0x1201d20_0, 31, 1;
L_0x133eaa0 .part v0x1201e30_0, 31, 1;
L_0x133eb40 .part L_0x133ebe0, 31, 1;
LS_0x133ebe0_0_0 .concat8 [ 1 1 1 1], L_0x133ec80, L_0x120ba70, L_0x1215580, L_0x121f220;
LS_0x133ebe0_0_4 .concat8 [ 1 1 1 1], L_0x1228ed0, L_0x1232ab0, L_0x123d6e0, L_0x12473d0;
LS_0x133ebe0_0_8 .concat8 [ 1 1 1 1], L_0x1251150, L_0x125ae20, L_0x1264b30, L_0x126e780;
LS_0x133ebe0_0_12 .concat8 [ 1 1 1 1], L_0x12783b0, L_0x1281fc0, L_0x128bbd0, L_0x1295720;
LS_0x133ebe0_0_16 .concat8 [ 1 1 1 1], L_0x129f5f0, L_0x12a9370, L_0x12b31d0, L_0x12bceb0;
LS_0x133ebe0_0_20 .concat8 [ 1 1 1 1], L_0x12c6ab0, L_0x12d0790, L_0x123c710, L_0x12e60b0;
LS_0x133ebe0_0_24 .concat8 [ 1 1 1 1], L_0x12efcd0, L_0x12f9900, L_0x1303560, L_0x130d1b0;
LS_0x133ebe0_0_28 .concat8 [ 1 1 1 1], L_0x1316d00, L_0x1320a40, L_0x132a710, L_0x1334340;
LS_0x133ebe0_0_32 .concat8 [ 1 0 0 0], L_0x133e3d0;
LS_0x133ebe0_1_0 .concat8 [ 4 4 4 4], LS_0x133ebe0_0_0, LS_0x133ebe0_0_4, LS_0x133ebe0_0_8, LS_0x133ebe0_0_12;
LS_0x133ebe0_1_4 .concat8 [ 4 4 4 4], LS_0x133ebe0_0_16, LS_0x133ebe0_0_20, LS_0x133ebe0_0_24, LS_0x133ebe0_0_28;
LS_0x133ebe0_1_8 .concat8 [ 1 0 0 0], LS_0x133ebe0_0_32;
L_0x133ebe0 .concat8 [ 16 16 1 0], LS_0x133ebe0_1_0, LS_0x133ebe0_1_4, LS_0x133ebe0_1_8;
L_0x1341030 .part v0x12010b0_0, 1, 1;
L_0x133fe70 .part v0x12010b0_0, 1, 1;
L_0x133ff80 .part L_0x133ebe0, 32, 1;
L_0x1340020 .part L_0x133ebe0, 32, 1;
L_0x1349200 .part L_0x134e4a0, 31, 1;
L_0x1341340 .part v0x1201d20_0, 31, 1;
L_0x1341230 .part v0x1201e30_0, 31, 1;
L_0x1349e60 .part v0x12010b0_0, 0, 1;
L_0x134a010 .part v0x12010b0_0, 0, 1;
L_0x1349700 .part v0x12010b0_0, 1, 1;
LS_0x134a800_0_0 .concat8 [ 1 1 1 1], L_0x134a170, L_0x1215c80, L_0x121f720, L_0x1229660;
LS_0x134a800_0_4 .concat8 [ 1 1 1 1], L_0x12293d0, L_0x123dbe0, L_0x12478d0, L_0x1251650;
LS_0x134a800_0_8 .concat8 [ 1 1 1 1], L_0x125b320, L_0x1265030, L_0x126ec80, L_0x12788b0;
LS_0x134a800_0_12 .concat8 [ 1 1 1 1], L_0x12824c0, L_0x128c0d0, L_0x1295c20, L_0x129faf0;
LS_0x134a800_0_16 .concat8 [ 1 1 1 1], L_0x12a9870, L_0x12b36d0, L_0x12bd3b0, L_0x12c6fb0;
LS_0x134a800_0_20 .concat8 [ 1 1 1 1], L_0x12d0c90, L_0x123cc10, L_0x12e65b0, L_0x12f01d0;
LS_0x134a800_0_24 .concat8 [ 1 1 1 1], L_0x12f9e00, L_0x1303a60, L_0x130d6b0, L_0x1317200;
LS_0x134a800_0_28 .concat8 [ 1 1 1 1], L_0x1320f40, L_0x132ac10, L_0x1334840, L_0x1338910;
LS_0x134a800_1_0 .concat8 [ 4 4 4 4], LS_0x134a800_0_0, LS_0x134a800_0_4, LS_0x134a800_0_8, LS_0x134a800_0_12;
LS_0x134a800_1_4 .concat8 [ 4 4 4 4], LS_0x134a800_0_16, LS_0x134a800_0_20, LS_0x134a800_0_24, LS_0x134a800_0_28;
L_0x134a800 .concat8 [ 16 16 0 0], LS_0x134a800_1_0, LS_0x134a800_1_4;
L_0x134a2d0 .part v0x12010b0_0, 3, 1;
S_0xf0e870 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0xfcf020 .param/l "i" 0 3 41, +C4<00>;
S_0xeed4d0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0xf0e870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1202350/d .functor NOT 1, L_0x120bed0, C4<0>, C4<0>, C4<0>;
L_0x1202350 .delay 1 (10000,10000,10000) L_0x1202350/d;
L_0x1202460/d .functor NOT 1, L_0x120c030, C4<0>, C4<0>, C4<0>;
L_0x1202460 .delay 1 (10000,10000,10000) L_0x1202460/d;
L_0x12036a0/d .functor XOR 1, L_0x120bed0, L_0x120c030, C4<0>, C4<0>;
L_0x12036a0 .delay 1 (30000,30000,30000) L_0x12036a0/d;
L_0x2b0ab3d05018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1203df0/d .functor OR 1, L_0x2b0ab3d05018, L_0x2b0ab3d05060, C4<0>, C4<0>;
L_0x1203df0 .delay 1 (30000,30000,30000) L_0x1203df0/d;
L_0x1203ff0/d .functor AND 1, L_0x120bed0, L_0x120c030, C4<1>, C4<1>;
L_0x1203ff0 .delay 1 (30000,30000,30000) L_0x1203ff0/d;
L_0x12040b0/d .functor NAND 1, L_0x120bed0, L_0x120c030, C4<1>, C4<1>;
L_0x12040b0 .delay 1 (20000,20000,20000) L_0x12040b0/d;
L_0x1204210/d .functor XOR 1, L_0x120bed0, L_0x120c030, C4<0>, C4<0>;
L_0x1204210 .delay 1 (20000,20000,20000) L_0x1204210/d;
L_0x12046c0/d .functor OR 1, L_0x120bed0, L_0x120c030, C4<0>, C4<0>;
L_0x12046c0 .delay 1 (30000,30000,30000) L_0x12046c0/d;
L_0x120bdd0/d .functor NOT 1, L_0x1208030, C4<0>, C4<0>, C4<0>;
L_0x120bdd0 .delay 1 (10000,10000,10000) L_0x120bdd0/d;
v0xc655e0_0 .net "A", 0 0, L_0x120bed0;  1 drivers
v0xc65680_0 .net "A_", 0 0, L_0x1202350;  1 drivers
v0xc74f90_0 .net "B", 0 0, L_0x120c030;  1 drivers
v0xc75030_0 .net "B_", 0 0, L_0x1202460;  1 drivers
v0xc74c00_0 .net *"_s12", 0 0, L_0x1203df0;  1 drivers
v0xc71f50_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05018;  1 drivers
v0xc71ff0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05060;  1 drivers
v0xc36e40_0 .net *"_s18", 0 0, L_0x1203ff0;  1 drivers
v0xc397b0_0 .net *"_s20", 0 0, L_0x12040b0;  1 drivers
v0xc47270_0 .net *"_s22", 0 0, L_0x1204210;  1 drivers
v0xc46e30_0 .net *"_s24", 0 0, L_0x12046c0;  1 drivers
o0x2b0ab3ca5328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xc44140_0 name=_s30
o0x2b0ab3ca5358 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0xc53b50_0 name=_s32
v0xc537c0_0 .net *"_s8", 0 0, L_0x12036a0;  1 drivers
v0xc50b10_0 .net "carryin", 0 0, L_0x120c120;  1 drivers
v0xc50bb0_0 .net "carryout", 0 0, L_0x120ba70;  1 drivers
v0xc15a10_0 .net "carryouts", 7 0, L_0x1352170;  1 drivers
v0xc15ab0_0 .net "command", 7 0, v0x12010b0_0;  1 drivers
v0xc25950_0 .net "result", 0 0, L_0x1208030;  1 drivers
v0xc259f0_0 .net "results", 7 0, L_0x1204490;  1 drivers
v0xc22c60_0 .net "zero", 0 0, L_0x120bdd0;  1 drivers
LS_0x1204490_0_0 .concat8 [ 1 1 1 1], L_0x12029a0, L_0x1203130, L_0x12036a0, L_0x1203df0;
LS_0x1204490_0_4 .concat8 [ 1 1 1 1], L_0x1203ff0, L_0x12040b0, L_0x1204210, L_0x12046c0;
L_0x1204490 .concat8 [ 4 4 0 0], LS_0x1204490_0_0, LS_0x1204490_0_4;
LS_0x1352170_0_0 .concat [ 1 1 1 1], L_0x1202cc0, L_0x1203540, o0x2b0ab3ca5328, L_0x1203c40;
LS_0x1352170_0_4 .concat [ 4 0 0 0], o0x2b0ab3ca5358;
L_0x1352170 .concat [ 4 4 0 0], LS_0x1352170_0_0, LS_0x1352170_0_4;
S_0xecc120 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0xeed4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1202cc0/d .functor OR 1, L_0x1202750, L_0x1202b30, C4<0>, C4<0>;
L_0x1202cc0 .delay 1 (30000,30000,30000) L_0x1202cc0/d;
v0xf70aa0_0 .net "a", 0 0, L_0x120bed0;  alias, 1 drivers
v0xf70b60_0 .net "b", 0 0, L_0x120c030;  alias, 1 drivers
v0xf6ddb0_0 .net "c1", 0 0, L_0x1202750;  1 drivers
v0xf345c0_0 .net "c2", 0 0, L_0x1202b30;  1 drivers
v0xf33050_0 .net "carryin", 0 0, L_0x120c120;  alias, 1 drivers
v0xf42e40_0 .net "carryout", 0 0, L_0x1202cc0;  1 drivers
v0xf42ee0_0 .net "s1", 0 0, L_0x1202650;  1 drivers
v0xf4fb30_0 .net "sum", 0 0, L_0x12029a0;  1 drivers
S_0xeaad90 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xecc120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1202650/d .functor XOR 1, L_0x120bed0, L_0x120c030, C4<0>, C4<0>;
L_0x1202650 .delay 1 (30000,30000,30000) L_0x1202650/d;
L_0x1202750/d .functor AND 1, L_0x120bed0, L_0x120c030, C4<1>, C4<1>;
L_0x1202750 .delay 1 (30000,30000,30000) L_0x1202750/d;
v0x90cb20_0 .net "a", 0 0, L_0x120bed0;  alias, 1 drivers
v0xf91fc0_0 .net "b", 0 0, L_0x120c030;  alias, 1 drivers
v0xf8f170_0 .net "carryout", 0 0, L_0x1202750;  alias, 1 drivers
v0xf55940_0 .net "sum", 0 0, L_0x1202650;  alias, 1 drivers
S_0xe899e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xecc120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12029a0/d .functor XOR 1, L_0x1202650, L_0x120c120, C4<0>, C4<0>;
L_0x12029a0 .delay 1 (30000,30000,30000) L_0x12029a0/d;
L_0x1202b30/d .functor AND 1, L_0x1202650, L_0x120c120, C4<1>, C4<1>;
L_0x1202b30 .delay 1 (30000,30000,30000) L_0x1202b30/d;
v0xf64600_0 .net "a", 0 0, L_0x1202650;  alias, 1 drivers
v0xf641c0_0 .net "b", 0 0, L_0x120c120;  alias, 1 drivers
v0xf64260_0 .net "carryout", 0 0, L_0x1202b30;  alias, 1 drivers
v0xf70ee0_0 .net "sum", 0 0, L_0x12029a0;  alias, 1 drivers
S_0xd5e8d0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0xeed4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xe24c40_0 .net "ands", 7 0, L_0x1209a70;  1 drivers
v0xe24800_0 .net "in", 7 0, L_0x1352170;  alias, 1 drivers
v0xe248c0_0 .net "out", 0 0, L_0x120ba70;  alias, 1 drivers
v0xdf72b0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xfc0f60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xd5e8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xee8f30_0 .net "A", 7 0, L_0x1352170;  alias, 1 drivers
v0xebe530_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xebe1a0_0 .net *"_s0", 0 0, L_0x1208390;  1 drivers
v0xebe260_0 .net *"_s12", 0 0, L_0x1208d00;  1 drivers
v0xebb4f0_0 .net *"_s16", 0 0, L_0x1209060;  1 drivers
v0xecacb0_0 .net *"_s20", 0 0, L_0x1209370;  1 drivers
v0xeca870_0 .net *"_s24", 0 0, L_0x1209760;  1 drivers
v0xec7b80_0 .net *"_s28", 0 0, L_0x12096f0;  1 drivers
v0xe9d1b0_0 .net *"_s4", 0 0, L_0x12086a0;  1 drivers
v0xe9ce20_0 .net *"_s8", 0 0, L_0x12089f0;  1 drivers
v0xe9a170_0 .net "out", 7 0, L_0x1209a70;  alias, 1 drivers
L_0x1208450 .part L_0x1352170, 0, 1;
L_0x12085b0 .part v0x12010b0_0, 0, 1;
L_0x1208760 .part L_0x1352170, 1, 1;
L_0x1208950 .part v0x12010b0_0, 1, 1;
L_0x1208ab0 .part L_0x1352170, 2, 1;
L_0x1208c10 .part v0x12010b0_0, 2, 1;
L_0x1208dc0 .part L_0x1352170, 3, 1;
L_0x1208f20 .part v0x12010b0_0, 3, 1;
L_0x1209120 .part L_0x1352170, 4, 1;
L_0x1209280 .part v0x12010b0_0, 4, 1;
L_0x12093e0 .part L_0x1352170, 5, 1;
L_0x1209650 .part v0x12010b0_0, 5, 1;
L_0x1209820 .part L_0x1352170, 6, 1;
L_0x1209980 .part v0x12010b0_0, 6, 1;
LS_0x1209a70_0_0 .concat8 [ 1 1 1 1], L_0x1208390, L_0x12086a0, L_0x12089f0, L_0x1208d00;
LS_0x1209a70_0_4 .concat8 [ 1 1 1 1], L_0x1209060, L_0x1209370, L_0x1209760, L_0x12096f0;
L_0x1209a70 .concat8 [ 4 4 0 0], LS_0x1209a70_0_0, LS_0x1209a70_0_4;
L_0x1209e30 .part L_0x1352170, 7, 1;
L_0x120a020 .part v0x12010b0_0, 7, 1;
S_0xf97d50 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xf4f7d0 .param/l "i" 0 4 54, +C4<00>;
L_0x1208390/d .functor AND 1, L_0x1208450, L_0x12085b0, C4<1>, C4<1>;
L_0x1208390 .delay 1 (30000,30000,30000) L_0x1208390/d;
v0xf13220_0 .net *"_s0", 0 0, L_0x1208450;  1 drivers
v0xf11c20_0 .net *"_s1", 0 0, L_0x12085b0;  1 drivers
S_0xf967b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xf21ab0 .param/l "i" 0 4 54, +C4<01>;
L_0x12086a0/d .functor AND 1, L_0x1208760, L_0x1208950, C4<1>, C4<1>;
L_0x12086a0 .delay 1 (30000,30000,30000) L_0x12086a0/d;
v0xf21b50_0 .net *"_s0", 0 0, L_0x1208760;  1 drivers
v0xf1ef40_0 .net *"_s1", 0 0, L_0x1208950;  1 drivers
S_0xf769d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xf2e7a0 .param/l "i" 0 4 54, +C4<010>;
L_0x12089f0/d .functor AND 1, L_0x1208ab0, L_0x1208c10, C4<1>, C4<1>;
L_0x12089f0 .delay 1 (30000,30000,30000) L_0x12089f0/d;
v0xf2e840_0 .net *"_s0", 0 0, L_0x1208ab0;  1 drivers
v0xf2e360_0 .net *"_s1", 0 0, L_0x1208c10;  1 drivers
S_0xf75430 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xef1df0 .param/l "i" 0 4 54, +C4<011>;
L_0x1208d00/d .functor AND 1, L_0x1208dc0, L_0x1208f20, C4<1>, C4<1>;
L_0x1208d00 .delay 1 (30000,30000,30000) L_0x1208d00/d;
v0xef1eb0_0 .net *"_s0", 0 0, L_0x1208dc0;  1 drivers
v0xef08c0_0 .net *"_s1", 0 0, L_0x1208f20;  1 drivers
S_0xf55630 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xefdc40 .param/l "i" 0 4 54, +C4<0100>;
L_0x1209060/d .functor AND 1, L_0x1209120, L_0x1209280, C4<1>, C4<1>;
L_0x1209060 .delay 1 (30000,30000,30000) L_0x1209060/d;
v0xf0d400_0 .net *"_s0", 0 0, L_0x1209120;  1 drivers
v0xf0cfc0_0 .net *"_s1", 0 0, L_0x1209280;  1 drivers
S_0xf54090 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xf0d500 .param/l "i" 0 4 54, +C4<0101>;
L_0x1209370/d .functor AND 1, L_0x12093e0, L_0x1209650, C4<1>, C4<1>;
L_0x1209370 .delay 1 (30000,30000,30000) L_0x1209370/d;
v0xed0aa0_0 .net *"_s0", 0 0, L_0x12093e0;  1 drivers
v0xed0740_0 .net *"_s1", 0 0, L_0x1209650;  1 drivers
S_0xf342b0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xedf860 .param/l "i" 0 4 54, +C4<0110>;
L_0x1209760/d .functor AND 1, L_0x1209820, L_0x1209980, C4<1>, C4<1>;
L_0x1209760 .delay 1 (30000,30000,30000) L_0x1209760/d;
v0xedf4b0_0 .net *"_s0", 0 0, L_0x1209820;  1 drivers
v0xedc800_0 .net *"_s1", 0 0, L_0x1209980;  1 drivers
S_0xf32d10 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xfc0f60;
 .timescale -9 -12;
P_0xedf940 .param/l "i" 0 4 54, +C4<0111>;
L_0x12096f0/d .functor AND 1, L_0x1209e30, L_0x120a020, C4<1>, C4<1>;
L_0x12096f0 .delay 1 (30000,30000,30000) L_0x12096f0/d;
v0xeec060_0 .net *"_s0", 0 0, L_0x1209e30;  1 drivers
v0xeebc20_0 .net *"_s1", 0 0, L_0x120a020;  1 drivers
S_0xf12e80 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xd5e8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x120ba70/d .functor OR 1, L_0x120bb30, L_0x120bce0, C4<0>, C4<0>;
L_0x120ba70 .delay 1 (30000,30000,30000) L_0x120ba70/d;
v0xe42e00_0 .net *"_s10", 0 0, L_0x120bb30;  1 drivers
v0xe185d0_0 .net *"_s12", 0 0, L_0x120bce0;  1 drivers
v0xe18240_0 .net "in", 7 0, L_0x1209a70;  alias, 1 drivers
v0xe182e0_0 .net "ors", 1 0, L_0x120b890;  1 drivers
v0xe15590_0 .net "out", 0 0, L_0x120ba70;  alias, 1 drivers
L_0x120ac60 .part L_0x1209a70, 0, 4;
L_0x120b890 .concat8 [ 1 1 0 0], L_0x120a950, L_0x120b580;
L_0x120b9d0 .part L_0x1209a70, 4, 4;
L_0x120bb30 .part L_0x120b890, 0, 1;
L_0x120bce0 .part L_0x120b890, 1, 1;
S_0xf118e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xf12e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x120a110/d .functor OR 1, L_0x120a1d0, L_0x120a330, C4<0>, C4<0>;
L_0x120a110 .delay 1 (30000,30000,30000) L_0x120a110/d;
L_0x120a560/d .functor OR 1, L_0x120a670, L_0x120a7d0, C4<0>, C4<0>;
L_0x120a560 .delay 1 (30000,30000,30000) L_0x120a560/d;
L_0x120a950/d .functor OR 1, L_0x120a9c0, L_0x120ab70, C4<0>, C4<0>;
L_0x120a950 .delay 1 (30000,30000,30000) L_0x120a950/d;
v0xea9920_0 .net *"_s0", 0 0, L_0x120a110;  1 drivers
v0xea94e0_0 .net *"_s10", 0 0, L_0x120a670;  1 drivers
v0xea67f0_0 .net *"_s12", 0 0, L_0x120a7d0;  1 drivers
v0xea68b0_0 .net *"_s14", 0 0, L_0x120a9c0;  1 drivers
v0xe7be80_0 .net *"_s16", 0 0, L_0x120ab70;  1 drivers
v0xe7baf0_0 .net *"_s3", 0 0, L_0x120a1d0;  1 drivers
v0xe78e40_0 .net *"_s5", 0 0, L_0x120a330;  1 drivers
v0xe88570_0 .net *"_s6", 0 0, L_0x120a560;  1 drivers
v0xe88130_0 .net "in", 3 0, L_0x120ac60;  1 drivers
v0xe85440_0 .net "ors", 1 0, L_0x120a470;  1 drivers
v0xe5ab40_0 .net "out", 0 0, L_0x120a950;  1 drivers
L_0x120a1d0 .part L_0x120ac60, 0, 1;
L_0x120a330 .part L_0x120ac60, 1, 1;
L_0x120a470 .concat8 [ 1 1 0 0], L_0x120a110, L_0x120a560;
L_0x120a670 .part L_0x120ac60, 2, 1;
L_0x120a7d0 .part L_0x120ac60, 3, 1;
L_0x120a9c0 .part L_0x120a470, 0, 1;
L_0x120ab70 .part L_0x120a470, 1, 1;
S_0xef1ae0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xf12e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x120ad90/d .functor OR 1, L_0x120ae00, L_0x120af60, C4<0>, C4<0>;
L_0x120ad90 .delay 1 (30000,30000,30000) L_0x120ad90/d;
L_0x120b190/d .functor OR 1, L_0x120b2a0, L_0x120b400, C4<0>, C4<0>;
L_0x120b190 .delay 1 (30000,30000,30000) L_0x120b190/d;
L_0x120b580/d .functor OR 1, L_0x120b5f0, L_0x120b7a0, C4<0>, C4<0>;
L_0x120b580 .delay 1 (30000,30000,30000) L_0x120b580/d;
v0xe5a7b0_0 .net *"_s0", 0 0, L_0x120ad90;  1 drivers
v0xe57b00_0 .net *"_s10", 0 0, L_0x120b2a0;  1 drivers
v0xe67240_0 .net *"_s12", 0 0, L_0x120b400;  1 drivers
v0xe67300_0 .net *"_s14", 0 0, L_0x120b5f0;  1 drivers
v0xe66e00_0 .net *"_s16", 0 0, L_0x120b7a0;  1 drivers
v0xe64110_0 .net *"_s3", 0 0, L_0x120ae00;  1 drivers
v0xe39850_0 .net *"_s5", 0 0, L_0x120af60;  1 drivers
v0xe394c0_0 .net *"_s6", 0 0, L_0x120b190;  1 drivers
v0xe36810_0 .net "in", 3 0, L_0x120b9d0;  1 drivers
v0xe45f30_0 .net "ors", 1 0, L_0x120b0a0;  1 drivers
v0xe45af0_0 .net "out", 0 0, L_0x120b580;  1 drivers
L_0x120ae00 .part L_0x120b9d0, 0, 1;
L_0x120af60 .part L_0x120b9d0, 1, 1;
L_0x120b0a0 .concat8 [ 1 1 0 0], L_0x120ad90, L_0x120b190;
L_0x120b2a0 .part L_0x120b9d0, 2, 1;
L_0x120b400 .part L_0x120b9d0, 3, 1;
L_0x120b5f0 .part L_0x120b0a0, 0, 1;
L_0x120b7a0 .part L_0x120b0a0, 1, 1;
S_0xef0540 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0xeed4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xcd5a00_0 .net "ands", 7 0, L_0x1206030;  1 drivers
v0xc9ab10_0 .net "in", 7 0, L_0x1204490;  alias, 1 drivers
v0xc9abd0_0 .net "out", 0 0, L_0x1208030;  alias, 1 drivers
v0xcaaf00_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xf00ae0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xef0540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xd908a0_0 .net "A", 7 0, L_0x1204490;  alias, 1 drivers
v0xd9fac0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xd9cf50_0 .net *"_s0", 0 0, L_0x1204820;  1 drivers
v0xd9d010_0 .net *"_s12", 0 0, L_0x12051e0;  1 drivers
v0xd72590_0 .net *"_s16", 0 0, L_0x1205540;  1 drivers
v0xd72200_0 .net *"_s20", 0 0, L_0x1205970;  1 drivers
v0xd6f550_0 .net *"_s24", 0 0, L_0x1205ca0;  1 drivers
v0xd7bc00_0 .net *"_s28", 0 0, L_0x1205c30;  1 drivers
v0xd51170_0 .net *"_s4", 0 0, L_0x1204bc0;  1 drivers
v0xd50de0_0 .net *"_s8", 0 0, L_0x1204ed0;  1 drivers
v0xd4e130_0 .net "out", 7 0, L_0x1206030;  alias, 1 drivers
L_0x1204930 .part L_0x1204490, 0, 1;
L_0x1204b20 .part v0x12010b0_0, 0, 1;
L_0x1204c80 .part L_0x1204490, 1, 1;
L_0x1204de0 .part v0x12010b0_0, 1, 1;
L_0x1204f90 .part L_0x1204490, 2, 1;
L_0x12050f0 .part v0x12010b0_0, 2, 1;
L_0x12052a0 .part L_0x1204490, 3, 1;
L_0x1205400 .part v0x12010b0_0, 3, 1;
L_0x1205600 .part L_0x1204490, 4, 1;
L_0x1205870 .part v0x12010b0_0, 4, 1;
L_0x12059e0 .part L_0x1204490, 5, 1;
L_0x1205b40 .part v0x12010b0_0, 5, 1;
L_0x1205d60 .part L_0x1204490, 6, 1;
L_0x1205ec0 .part v0x12010b0_0, 6, 1;
LS_0x1206030_0_0 .concat8 [ 1 1 1 1], L_0x1204820, L_0x1204bc0, L_0x1204ed0, L_0x12051e0;
LS_0x1206030_0_4 .concat8 [ 1 1 1 1], L_0x1205540, L_0x1205970, L_0x1205ca0, L_0x1205c30;
L_0x1206030 .concat8 [ 4 4 0 0], LS_0x1206030_0_0, LS_0x1206030_0_4;
L_0x12063f0 .part L_0x1204490, 7, 1;
L_0x12065e0 .part v0x12010b0_0, 7, 1;
S_0xddf4b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xe9cf00 .param/l "i" 0 4 54, +C4<00>;
L_0x1204820/d .functor AND 1, L_0x1204930, L_0x1204b20, C4<1>, C4<1>;
L_0x1204820 .delay 1 (30000,30000,30000) L_0x1204820/d;
v0xdf6f20_0 .net *"_s0", 0 0, L_0x1204930;  1 drivers
v0xdf4270_0 .net *"_s1", 0 0, L_0x1204b20;  1 drivers
S_0xdbe150 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xdf4370 .param/l "i" 0 4 54, +C4<01>;
L_0x1204bc0/d .functor AND 1, L_0x1204c80, L_0x1204de0, C4<1>, C4<1>;
L_0x1204bc0 .delay 1 (30000,30000,30000) L_0x1204bc0/d;
v0xe03970_0 .net *"_s0", 0 0, L_0x1204c80;  1 drivers
v0xe03530_0 .net *"_s1", 0 0, L_0x1204de0;  1 drivers
S_0xd7eaf0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xe78f20 .param/l "i" 0 4 54, +C4<010>;
L_0x1204ed0/d .functor AND 1, L_0x1204f90, L_0x12050f0, C4<1>, C4<1>;
L_0x1204ed0 .delay 1 (30000,30000,30000) L_0x1204ed0/d;
v0xe00840_0 .net *"_s0", 0 0, L_0x1204f90;  1 drivers
v0xe00900_0 .net *"_s1", 0 0, L_0x12050f0;  1 drivers
S_0xd5d330 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xe57be0 .param/l "i" 0 4 54, +C4<011>;
L_0x12051e0/d .functor AND 1, L_0x12052a0, L_0x1205400, C4<1>, C4<1>;
L_0x12051e0 .delay 1 (30000,30000,30000) L_0x12051e0/d;
v0xdd5f80_0 .net *"_s0", 0 0, L_0x12052a0;  1 drivers
v0xdd5bf0_0 .net *"_s1", 0 0, L_0x1205400;  1 drivers
S_0xc9a7d0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xe395a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1205540/d .functor AND 1, L_0x1205600, L_0x1205870, C4<1>, C4<1>;
L_0x1205540 .delay 1 (30000,30000,30000) L_0x1205540/d;
v0xdd2f40_0 .net *"_s0", 0 0, L_0x1205600;  1 drivers
v0xde21b0_0 .net *"_s1", 0 0, L_0x1205870;  1 drivers
S_0xc7a9b0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xe42ee0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1205970/d .functor AND 1, L_0x12059e0, L_0x1205b40, C4<1>, C4<1>;
L_0x1205970 .delay 1 (30000,30000,30000) L_0x1205970/d;
v0xdb4c40_0 .net *"_s0", 0 0, L_0x12059e0;  1 drivers
v0xdb48b0_0 .net *"_s1", 0 0, L_0x1205b40;  1 drivers
S_0xc79410 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xe03a50 .param/l "i" 0 4 54, +C4<0110>;
L_0x1205ca0/d .functor AND 1, L_0x1205d60, L_0x1205ec0, C4<1>, C4<1>;
L_0x1205ca0 .delay 1 (30000,30000,30000) L_0x1205ca0/d;
v0xdb1c00_0 .net *"_s0", 0 0, L_0x1205d60;  1 drivers
v0xdc0e50_0 .net *"_s1", 0 0, L_0x1205ec0;  1 drivers
S_0xc59570 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xf00ae0;
 .timescale -9 -12;
P_0xdd3020 .param/l "i" 0 4 54, +C4<0111>;
L_0x1205c30/d .functor AND 1, L_0x12063f0, L_0x12065e0, C4<1>, C4<1>;
L_0x1205c30 .delay 1 (30000,30000,30000) L_0x1205c30/d;
v0xd938e0_0 .net *"_s0", 0 0, L_0x12063f0;  1 drivers
v0xd93550_0 .net *"_s1", 0 0, L_0x12065e0;  1 drivers
S_0xc57fd0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xef0540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1208030/d .functor OR 1, L_0x12080f0, L_0x12082a0, C4<0>, C4<0>;
L_0x1208030 .delay 1 (30000,30000,30000) L_0x1208030/d;
v0xccbe80_0 .net *"_s10", 0 0, L_0x12080f0;  1 drivers
v0xcc9190_0 .net *"_s12", 0 0, L_0x12082a0;  1 drivers
v0xcd8a40_0 .net "in", 7 0, L_0x1206030;  alias, 1 drivers
v0xcd8ae0_0 .net "ors", 1 0, L_0x1207e50;  1 drivers
v0xcd86b0_0 .net "out", 0 0, L_0x1208030;  alias, 1 drivers
L_0x1207220 .part L_0x1206030, 0, 4;
L_0x1207e50 .concat8 [ 1 1 0 0], L_0x1206f10, L_0x1207b40;
L_0x1207f90 .part L_0x1206030, 4, 4;
L_0x12080f0 .part L_0x1207e50, 0, 1;
L_0x12082a0 .part L_0x1207e50, 1, 1;
S_0xc380a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xc57fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12066d0/d .functor OR 1, L_0x1206790, L_0x12068f0, C4<0>, C4<0>;
L_0x12066d0 .delay 1 (30000,30000,30000) L_0x12066d0/d;
L_0x1206b20/d .functor OR 1, L_0x1206c30, L_0x1206d90, C4<0>, C4<0>;
L_0x1206b20 .delay 1 (30000,30000,30000) L_0x1206b20/d;
L_0x1206f10/d .functor OR 1, L_0x1206f80, L_0x1207130, C4<0>, C4<0>;
L_0x1206f10 .delay 1 (30000,30000,30000) L_0x1206f10/d;
v0xd5a7e0_0 .net *"_s0", 0 0, L_0x12066d0;  1 drivers
v0xd2fde0_0 .net *"_s10", 0 0, L_0x1206c30;  1 drivers
v0xd2fa50_0 .net *"_s12", 0 0, L_0x1206d90;  1 drivers
v0xd2fb10_0 .net *"_s14", 0 0, L_0x1206f80;  1 drivers
v0xd2cc20_0 .net *"_s16", 0 0, L_0x1207130;  1 drivers
v0xd3c490_0 .net *"_s3", 0 0, L_0x1206790;  1 drivers
v0xd3c100_0 .net *"_s5", 0 0, L_0x12068f0;  1 drivers
v0xd39450_0 .net *"_s6", 0 0, L_0x1206b20;  1 drivers
v0xd1ce50_0 .net "in", 3 0, L_0x1207220;  1 drivers
v0xd0eab0_0 .net "ors", 1 0, L_0x1206a30;  1 drivers
v0xd0e720_0 .net "out", 0 0, L_0x1206f10;  1 drivers
L_0x1206790 .part L_0x1207220, 0, 1;
L_0x12068f0 .part L_0x1207220, 1, 1;
L_0x1206a30 .concat8 [ 1 1 0 0], L_0x12066d0, L_0x1206b20;
L_0x1206c30 .part L_0x1207220, 2, 1;
L_0x1206d90 .part L_0x1207220, 3, 1;
L_0x1206f80 .part L_0x1206a30, 0, 1;
L_0x1207130 .part L_0x1206a30, 1, 1;
S_0xc36b00 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xc57fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1207350/d .functor OR 1, L_0x12073c0, L_0x1207520, C4<0>, C4<0>;
L_0x1207350 .delay 1 (30000,30000,30000) L_0x1207350/d;
L_0x1207750/d .functor OR 1, L_0x1207860, L_0x12079c0, C4<0>, C4<0>;
L_0x1207750 .delay 1 (30000,30000,30000) L_0x1207750/d;
L_0x1207b40/d .functor OR 1, L_0x1207bb0, L_0x1207d60, C4<0>, C4<0>;
L_0x1207b40 .delay 1 (30000,30000,30000) L_0x1207b40/d;
v0xd0b8a0_0 .net *"_s0", 0 0, L_0x1207350;  1 drivers
v0xd1b160_0 .net *"_s10", 0 0, L_0x1207860;  1 drivers
v0xd1add0_0 .net *"_s12", 0 0, L_0x12079c0;  1 drivers
v0xd1ae90_0 .net *"_s14", 0 0, L_0x1207bb0;  1 drivers
v0xd18120_0 .net *"_s16", 0 0, L_0x1207d60;  1 drivers
v0xced720_0 .net *"_s3", 0 0, L_0x12073c0;  1 drivers
v0xced390_0 .net *"_s5", 0 0, L_0x1207520;  1 drivers
v0xcea520_0 .net *"_s6", 0 0, L_0x1207750;  1 drivers
v0xcf9dd0_0 .net "in", 3 0, L_0x1207f90;  1 drivers
v0xcf9a40_0 .net "ors", 1 0, L_0x1207660;  1 drivers
v0xcf6d90_0 .net "out", 0 0, L_0x1207b40;  1 drivers
L_0x12073c0 .part L_0x1207f90, 0, 1;
L_0x1207520 .part L_0x1207f90, 1, 1;
L_0x1207660 .concat8 [ 1 1 0 0], L_0x1207350, L_0x1207750;
L_0x1207860 .part L_0x1207f90, 2, 1;
L_0x12079c0 .part L_0x1207f90, 3, 1;
L_0x1207bb0 .part L_0x1207660, 0, 1;
L_0x1207d60 .part L_0x1207660, 1, 1;
S_0xc16c70 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0xeed4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1203800/d .functor XNOR 1, L_0x120bed0, L_0x120c030, C4<0>, C4<0>;
L_0x1203800 .delay 1 (20000,20000,20000) L_0x1203800/d;
L_0x1203a70/d .functor AND 1, L_0x120bed0, L_0x1202460, C4<1>, C4<1>;
L_0x1203a70 .delay 1 (30000,30000,30000) L_0x1203a70/d;
L_0x1203ae0/d .functor AND 1, L_0x1203800, L_0x120c120, C4<1>, C4<1>;
L_0x1203ae0 .delay 1 (30000,30000,30000) L_0x1203ae0/d;
L_0x1203c40/d .functor OR 1, L_0x1203ae0, L_0x1203a70, C4<0>, C4<0>;
L_0x1203c40 .delay 1 (30000,30000,30000) L_0x1203c40/d;
v0xcaab60_0 .net "a", 0 0, L_0x120bed0;  alias, 1 drivers
v0xca7dd0_0 .net "a_", 0 0, L_0x1202350;  alias, 1 drivers
v0xca7e70_0 .net "b", 0 0, L_0x120c030;  alias, 1 drivers
v0xcb76f0_0 .net "b_", 0 0, L_0x1202460;  alias, 1 drivers
v0xcb7790_0 .net "carryin", 0 0, L_0x120c120;  alias, 1 drivers
v0xcb7360_0 .net "eq", 0 0, L_0x1203800;  1 drivers
v0xcb7400_0 .net "lt", 0 0, L_0x1203a70;  1 drivers
v0xcb46b0_0 .net "out", 0 0, L_0x1203c40;  1 drivers
v0xcb4750_0 .net "w0", 0 0, L_0x1203ae0;  1 drivers
S_0xc156d0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0xeed4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1203540/d .functor OR 1, L_0x1202f80, L_0x1203430, C4<0>, C4<0>;
L_0x1203540 .delay 1 (30000,30000,30000) L_0x1203540/d;
v0xc95fc0_0 .net "a", 0 0, L_0x120bed0;  alias, 1 drivers
v0xc93310_0 .net "b", 0 0, L_0x1202460;  alias, 1 drivers
v0xc933d0_0 .net "c1", 0 0, L_0x1202f80;  1 drivers
v0xc59880_0 .net "c2", 0 0, L_0x1203430;  1 drivers
v0xc59920_0 .net "carryin", 0 0, L_0x120c120;  alias, 1 drivers
v0xc687a0_0 .net "carryout", 0 0, L_0x1203540;  1 drivers
v0xc682d0_0 .net "s1", 0 0, L_0x1202e20;  1 drivers
v0xc68370_0 .net "sum", 0 0, L_0x1203130;  1 drivers
S_0xbf57f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xc156d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1202e20/d .functor XOR 1, L_0x120bed0, L_0x1202460, C4<0>, C4<0>;
L_0x1202e20 .delay 1 (30000,30000,30000) L_0x1202e20/d;
L_0x1202f80/d .functor AND 1, L_0x120bed0, L_0x1202460, C4<1>, C4<1>;
L_0x1202f80 .delay 1 (30000,30000,30000) L_0x1202f80/d;
v0xc89b30_0 .net "a", 0 0, L_0x120bed0;  alias, 1 drivers
v0xc89bf0_0 .net "b", 0 0, L_0x1202460;  alias, 1 drivers
v0xc896f0_0 .net "carryout", 0 0, L_0x1202f80;  alias, 1 drivers
v0xc89790_0 .net "sum", 0 0, L_0x1202e20;  alias, 1 drivers
S_0xbf4250 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xc156d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1203130/d .functor XOR 1, L_0x1202e20, L_0x120c120, C4<0>, C4<0>;
L_0x1203130 .delay 1 (30000,30000,30000) L_0x1203130/d;
L_0x1203430/d .functor AND 1, L_0x1202e20, L_0x120c120, C4<1>, C4<1>;
L_0x1203430 .delay 1 (30000,30000,30000) L_0x1203430/d;
v0xc86a00_0 .net "a", 0 0, L_0x1202e20;  alias, 1 drivers
v0xc86ac0_0 .net "b", 0 0, L_0x120c120;  alias, 1 drivers
v0xc96350_0 .net "carryout", 0 0, L_0x1203430;  alias, 1 drivers
v0xc963f0_0 .net "sum", 0 0, L_0x1203130;  alias, 1 drivers
S_0xbd4310 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0xced470 .param/l "i" 0 3 41, +C4<01>;
S_0xbd2d70 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0xbd4310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x120c1c0/d .functor NOT 1, L_0x12159e0, C4<0>, C4<0>, C4<0>;
L_0x120c1c0 .delay 1 (10000,10000,10000) L_0x120c1c0/d;
L_0x120c2d0/d .functor NOT 1, L_0x1215b40, C4<0>, C4<0>, C4<0>;
L_0x120c2d0 .delay 1 (10000,10000,10000) L_0x120c2d0/d;
L_0x120d320/d .functor XOR 1, L_0x12159e0, L_0x1215b40, C4<0>, C4<0>;
L_0x120d320 .delay 1 (30000,30000,30000) L_0x120d320/d;
L_0x2b0ab3d050a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d050f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x120d9d0/d .functor OR 1, L_0x2b0ab3d050a8, L_0x2b0ab3d050f0, C4<0>, C4<0>;
L_0x120d9d0 .delay 1 (30000,30000,30000) L_0x120d9d0/d;
L_0x120dbd0/d .functor AND 1, L_0x12159e0, L_0x1215b40, C4<1>, C4<1>;
L_0x120dbd0 .delay 1 (30000,30000,30000) L_0x120dbd0/d;
L_0x120dc90/d .functor NAND 1, L_0x12159e0, L_0x1215b40, C4<1>, C4<1>;
L_0x120dc90 .delay 1 (20000,20000,20000) L_0x120dc90/d;
L_0x120ddf0/d .functor XOR 1, L_0x12159e0, L_0x1215b40, C4<0>, C4<0>;
L_0x120ddf0 .delay 1 (20000,20000,20000) L_0x120ddf0/d;
L_0x120e2a0/d .functor OR 1, L_0x12159e0, L_0x1215b40, C4<0>, C4<0>;
L_0x120e2a0 .delay 1 (30000,30000,30000) L_0x120e2a0/d;
L_0x12158e0/d .functor NOT 1, L_0x1211a70, C4<0>, C4<0>, C4<0>;
L_0x12158e0 .delay 1 (10000,10000,10000) L_0x12158e0/d;
v0xcc9750_0 .net "A", 0 0, L_0x12159e0;  1 drivers
v0xcb97d0_0 .net "A_", 0 0, L_0x120c1c0;  1 drivers
v0xcb9890_0 .net "B", 0 0, L_0x1215b40;  1 drivers
v0xcb9450_0 .net "B_", 0 0, L_0x120c2d0;  1 drivers
v0xcb94f0_0 .net *"_s12", 0 0, L_0x120d9d0;  1 drivers
v0xca82f0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d050a8;  1 drivers
v0xca83b0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d050f0;  1 drivers
v0xc98430_0 .net *"_s18", 0 0, L_0x120dbd0;  1 drivers
v0xc98510_0 .net *"_s20", 0 0, L_0x120dc90;  1 drivers
v0xc98160_0 .net *"_s22", 0 0, L_0x120ddf0;  1 drivers
v0xc86f20_0 .net *"_s24", 0 0, L_0x120e2a0;  1 drivers
o0x2b0ab3ca7818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xc87000_0 name=_s30
o0x2b0ab3ca7848 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0xc77070_0 name=_s32
v0xc77130_0 .net *"_s8", 0 0, L_0x120d320;  1 drivers
v0xc76cf0_0 .net "carryin", 0 0, L_0x1215be0;  1 drivers
v0xc76d90_0 .net "carryout", 0 0, L_0x1215580;  1 drivers
v0xc65b00_0 .net "carryouts", 7 0, L_0x13530f0;  1 drivers
v0xc65ba0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xc558b0_0 .net "result", 0 0, L_0x1211a70;  1 drivers
v0xc559a0_0 .net "results", 7 0, L_0x120e070;  1 drivers
v0xc44660_0 .net "zero", 0 0, L_0x12158e0;  1 drivers
LS_0x120e070_0_0 .concat8 [ 1 1 1 1], L_0x120c7f0, L_0x120ce20, L_0x120d320, L_0x120d9d0;
LS_0x120e070_0_4 .concat8 [ 1 1 1 1], L_0x120dbd0, L_0x120dc90, L_0x120ddf0, L_0x120e2a0;
L_0x120e070 .concat8 [ 4 4 0 0], LS_0x120e070_0_0, LS_0x120e070_0_4;
LS_0x13530f0_0_0 .concat [ 1 1 1 1], L_0x120caa0, L_0x120d1c0, o0x2b0ab3ca7818, L_0x120d820;
LS_0x13530f0_0_4 .concat [ 4 0 0 0], o0x2b0ab3ca7848;
L_0x13530f0 .concat [ 4 4 0 0], LS_0x13530f0_0_0, LS_0x13530f0_0_4;
S_0xbb2ed0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0xbd2d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x120caa0/d .functor OR 1, L_0x120c580, L_0x120c940, C4<0>, C4<0>;
L_0x120caa0 .delay 1 (30000,30000,30000) L_0x120caa0/d;
v0xc017e0_0 .net "a", 0 0, L_0x12159e0;  alias, 1 drivers
v0xc01880_0 .net "b", 0 0, L_0x1215b40;  alias, 1 drivers
v0xc11250_0 .net "c1", 0 0, L_0x120c580;  1 drivers
v0xc10ec0_0 .net "c2", 0 0, L_0x120c940;  1 drivers
v0xc0e210_0 .net "carryin", 0 0, L_0x1215be0;  alias, 1 drivers
v0xc0e2b0_0 .net "carryout", 0 0, L_0x120caa0;  1 drivers
v0xbd30b0_0 .net "s1", 0 0, L_0x120c4c0;  1 drivers
v0xbe34b0_0 .net "sum", 0 0, L_0x120c7f0;  1 drivers
S_0xbb1930 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xbb2ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x120c4c0/d .functor XOR 1, L_0x12159e0, L_0x1215b40, C4<0>, C4<0>;
L_0x120c4c0 .delay 1 (30000,30000,30000) L_0x120c4c0/d;
L_0x120c580/d .functor AND 1, L_0x12159e0, L_0x1215b40, C4<1>, C4<1>;
L_0x120c580 .delay 1 (30000,30000,30000) L_0x120c580/d;
v0xc322f0_0 .net "a", 0 0, L_0x12159e0;  alias, 1 drivers
v0xc2f640_0 .net "b", 0 0, L_0x1215b40;  alias, 1 drivers
v0xc2f700_0 .net "carryout", 0 0, L_0x120c580;  alias, 1 drivers
v0xbf4590_0 .net "sum", 0 0, L_0x120c4c0;  alias, 1 drivers
S_0xb92720 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xbb2ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x120c7f0/d .functor XOR 1, L_0x120c4c0, L_0x1215be0, C4<0>, C4<0>;
L_0x120c7f0 .delay 1 (30000,30000,30000) L_0x120c7f0/d;
L_0x120c940/d .functor AND 1, L_0x120c4c0, L_0x1215be0, C4<1>, C4<1>;
L_0x120c940 .delay 1 (30000,30000,30000) L_0x120c940/d;
v0xc04910_0 .net "a", 0 0, L_0x120c4c0;  alias, 1 drivers
v0xc049d0_0 .net "b", 0 0, L_0x1215be0;  alias, 1 drivers
v0xc044d0_0 .net "carryout", 0 0, L_0x120c940;  alias, 1 drivers
v0xc04570_0 .net "sum", 0 0, L_0x120c7f0;  alias, 1 drivers
S_0xb91180 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0xbd2d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xdc2d00_0 .net "ands", 7 0, L_0x1213580;  1 drivers
v0xda20b0_0 .net "in", 7 0, L_0x13530f0;  alias, 1 drivers
v0xda2170_0 .net "out", 0 0, L_0x1215580;  alias, 1 drivers
v0xda1d20_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xf543d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xb91180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xbaae90_0 .net "A", 7 0, L_0x13530f0;  alias, 1 drivers
v0xda0ea0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xda0f60_0 .net *"_s0", 0 0, L_0x1211dd0;  1 drivers
v0xccc350_0 .net *"_s12", 0 0, L_0x1212790;  1 drivers
v0xd7fb00_0 .net *"_s16", 0 0, L_0x1212af0;  1 drivers
v0xecc6f0_0 .net *"_s20", 0 0, L_0x1212e00;  1 drivers
v0xecc7d0_0 .net *"_s24", 0 0, L_0x12131f0;  1 drivers
v0xeabaa0_0 .net *"_s28", 0 0, L_0x1213180;  1 drivers
v0xeabb80_0 .net *"_s4", 0 0, L_0x12120e0;  1 drivers
v0xeab710_0 .net *"_s8", 0 0, L_0x1212480;  1 drivers
v0xeab7f0_0 .net "out", 7 0, L_0x1213580;  alias, 1 drivers
L_0x1211e90 .part L_0x13530f0, 0, 1;
L_0x1211ff0 .part v0x12010b0_0, 0, 1;
L_0x12121a0 .part L_0x13530f0, 1, 1;
L_0x1212390 .part v0x12010b0_0, 1, 1;
L_0x1212540 .part L_0x13530f0, 2, 1;
L_0x12126a0 .part v0x12010b0_0, 2, 1;
L_0x1212850 .part L_0x13530f0, 3, 1;
L_0x12129b0 .part v0x12010b0_0, 3, 1;
L_0x1212bb0 .part L_0x13530f0, 4, 1;
L_0x1212d10 .part v0x12010b0_0, 4, 1;
L_0x1212e70 .part L_0x13530f0, 5, 1;
L_0x12130e0 .part v0x12010b0_0, 5, 1;
L_0x12132b0 .part L_0x13530f0, 6, 1;
L_0x1213410 .part v0x12010b0_0, 6, 1;
LS_0x1213580_0_0 .concat8 [ 1 1 1 1], L_0x1211dd0, L_0x12120e0, L_0x1212480, L_0x1212790;
LS_0x1213580_0_4 .concat8 [ 1 1 1 1], L_0x1212af0, L_0x1212e00, L_0x12131f0, L_0x1213180;
L_0x1213580 .concat8 [ 4 4 0 0], LS_0x1213580_0_0, LS_0x1213580_0_4;
L_0x1213940 .part L_0x13530f0, 7, 1;
L_0x1213b30 .part v0x12010b0_0, 7, 1;
S_0xf0f580 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xc538a0 .param/l "i" 0 4 54, +C4<00>;
L_0x1211dd0/d .functor AND 1, L_0x1211e90, L_0x1211ff0, C4<1>, C4<1>;
L_0x1211dd0 .delay 1 (30000,30000,30000) L_0x1211dd0/d;
v0xbe3070_0 .net *"_s0", 0 0, L_0x1211e90;  1 drivers
v0xbe0380_0 .net *"_s1", 0 0, L_0x1211ff0;  1 drivers
S_0xf0f1f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbe0460 .param/l "i" 0 4 54, +C4<01>;
L_0x12120e0/d .functor AND 1, L_0x12121a0, L_0x1212390, C4<1>, C4<1>;
L_0x12120e0 .delay 1 (30000,30000,30000) L_0x12120e0/d;
v0xbefdd0_0 .net *"_s0", 0 0, L_0x12121a0;  1 drivers
v0xbefa40_0 .net *"_s1", 0 0, L_0x1212390;  1 drivers
S_0xf0ee40 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbefb20 .param/l "i" 0 4 54, +C4<010>;
L_0x1212480/d .functor AND 1, L_0x1212540, L_0x12126a0, C4<1>, C4<1>;
L_0x1212480 .delay 1 (30000,30000,30000) L_0x1212480/d;
v0xbecde0_0 .net *"_s0", 0 0, L_0x1212540;  1 drivers
v0xbb1c70_0 .net *"_s1", 0 0, L_0x12126a0;  1 drivers
S_0xeee1e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbb45e0 .param/l "i" 0 4 54, +C4<011>;
L_0x1212790/d .functor AND 1, L_0x1212850, L_0x12129b0, C4<1>, C4<1>;
L_0x1212790 .delay 1 (30000,30000,30000) L_0x1212790/d;
v0xbc2020_0 .net *"_s0", 0 0, L_0x1212850;  1 drivers
v0xbc1be0_0 .net *"_s1", 0 0, L_0x12129b0;  1 drivers
S_0xeede50 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbc1cc0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1212af0/d .functor AND 1, L_0x1212bb0, L_0x1212d10, C4<1>, C4<1>;
L_0x1212af0 .delay 1 (30000,30000,30000) L_0x1212af0/d;
v0xbbef80_0 .net *"_s0", 0 0, L_0x1212bb0;  1 drivers
v0xbce970_0 .net *"_s1", 0 0, L_0x1212d10;  1 drivers
S_0xeedaa0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbce5e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1212e00/d .functor AND 1, L_0x1212e70, L_0x12130e0, C4<1>, C4<1>;
L_0x1212e00 .delay 1 (30000,30000,30000) L_0x1212e00/d;
v0xbcb930_0 .net *"_s0", 0 0, L_0x1212e70;  1 drivers
v0xb914c0_0 .net *"_s1", 0 0, L_0x12130e0;  1 drivers
S_0xecce30 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbcba10 .param/l "i" 0 4 54, +C4<0110>;
L_0x12131f0/d .functor AND 1, L_0x12132b0, L_0x1213410, C4<1>, C4<1>;
L_0x12131f0 .delay 1 (30000,30000,30000) L_0x12131f0/d;
v0xba16e0_0 .net *"_s0", 0 0, L_0x12132b0;  1 drivers
v0xba12a0_0 .net *"_s1", 0 0, L_0x1213410;  1 drivers
S_0xeccaa0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xf543d0;
 .timescale -9 -12;
P_0xbae050 .param/l "i" 0 4 54, +C4<0111>;
L_0x1213180/d .functor AND 1, L_0x1213940, L_0x1213b30, C4<1>, C4<1>;
L_0x1213180 .delay 1 (30000,30000,30000) L_0x1213180/d;
v0xbae110_0 .net *"_s0", 0 0, L_0x1213940;  1 drivers
v0xbadcc0_0 .net *"_s1", 0 0, L_0x1213b30;  1 drivers
S_0xe8a6f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xb91180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1215580/d .functor OR 1, L_0x1215640, L_0x12157f0, C4<0>, C4<0>;
L_0x1215580 .delay 1 (30000,30000,30000) L_0x1215580/d;
v0xde40a0_0 .net *"_s10", 0 0, L_0x1215640;  1 drivers
v0xdc3440_0 .net *"_s12", 0 0, L_0x12157f0;  1 drivers
v0xdc3520_0 .net "in", 7 0, L_0x1213580;  alias, 1 drivers
v0xdc30b0_0 .net "ors", 1 0, L_0x12153a0;  1 drivers
v0xdc3170_0 .net "out", 0 0, L_0x1215580;  alias, 1 drivers
L_0x1214770 .part L_0x1213580, 0, 4;
L_0x12153a0 .concat8 [ 1 1 0 0], L_0x1214460, L_0x1215090;
L_0x12154e0 .part L_0x1213580, 4, 4;
L_0x1215640 .part L_0x12153a0, 0, 1;
L_0x12157f0 .part L_0x12153a0, 1, 1;
S_0xe8a360 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xe8a6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1213c20/d .functor OR 1, L_0x1213ce0, L_0x1213e40, C4<0>, C4<0>;
L_0x1213c20 .delay 1 (30000,30000,30000) L_0x1213c20/d;
L_0x1214070/d .functor OR 1, L_0x1214180, L_0x12142e0, C4<0>, C4<0>;
L_0x1214070 .delay 1 (30000,30000,30000) L_0x1214070/d;
L_0x1214460/d .functor OR 1, L_0x12144d0, L_0x1214680, C4<0>, C4<0>;
L_0x1214460 .delay 1 (30000,30000,30000) L_0x1214460/d;
v0xe89fb0_0 .net *"_s0", 0 0, L_0x1213c20;  1 drivers
v0xe693c0_0 .net *"_s10", 0 0, L_0x1214180;  1 drivers
v0xe694a0_0 .net *"_s12", 0 0, L_0x12142e0;  1 drivers
v0xe69030_0 .net *"_s14", 0 0, L_0x12144d0;  1 drivers
v0xe690f0_0 .net *"_s16", 0 0, L_0x1214680;  1 drivers
v0xe68c80_0 .net *"_s3", 0 0, L_0x1213ce0;  1 drivers
v0xe68d40_0 .net *"_s5", 0 0, L_0x1213e40;  1 drivers
v0xe480d0_0 .net *"_s6", 0 0, L_0x1214070;  1 drivers
v0xe47d20_0 .net "in", 3 0, L_0x1214770;  1 drivers
v0xe47e00_0 .net "ors", 1 0, L_0x1213f80;  1 drivers
v0xe479b0_0 .net "out", 0 0, L_0x1214460;  1 drivers
L_0x1213ce0 .part L_0x1214770, 0, 1;
L_0x1213e40 .part L_0x1214770, 1, 1;
L_0x1213f80 .concat8 [ 1 1 0 0], L_0x1213c20, L_0x1214070;
L_0x1214180 .part L_0x1214770, 2, 1;
L_0x12142e0 .part L_0x1214770, 3, 1;
L_0x12144d0 .part L_0x1213f80, 0, 1;
L_0x1214680 .part L_0x1213f80, 1, 1;
S_0xe26dc0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xe8a6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12148a0/d .functor OR 1, L_0x1214910, L_0x1214a70, C4<0>, C4<0>;
L_0x12148a0 .delay 1 (30000,30000,30000) L_0x12148a0/d;
L_0x1214ca0/d .functor OR 1, L_0x1214db0, L_0x1214f10, C4<0>, C4<0>;
L_0x1214ca0 .delay 1 (30000,30000,30000) L_0x1214ca0/d;
L_0x1215090/d .functor OR 1, L_0x1215100, L_0x12152b0, C4<0>, C4<0>;
L_0x1215090 .delay 1 (30000,30000,30000) L_0x1215090/d;
v0xe26a70_0 .net *"_s0", 0 0, L_0x12148a0;  1 drivers
v0xe26680_0 .net *"_s10", 0 0, L_0x1214db0;  1 drivers
v0xe26760_0 .net *"_s12", 0 0, L_0x1214f10;  1 drivers
v0xe05af0_0 .net *"_s14", 0 0, L_0x1215100;  1 drivers
v0xe05bd0_0 .net *"_s16", 0 0, L_0x12152b0;  1 drivers
v0xe057a0_0 .net *"_s3", 0 0, L_0x1214910;  1 drivers
v0xe053b0_0 .net *"_s5", 0 0, L_0x1214a70;  1 drivers
v0xe05490_0 .net *"_s6", 0 0, L_0x1214ca0;  1 drivers
v0xde47a0_0 .net "in", 3 0, L_0x12154e0;  1 drivers
v0xde4410_0 .net "ors", 1 0, L_0x1214bb0;  1 drivers
v0xde44f0_0 .net "out", 0 0, L_0x1215090;  1 drivers
L_0x1214910 .part L_0x12154e0, 0, 1;
L_0x1214a70 .part L_0x12154e0, 1, 1;
L_0x1214bb0 .concat8 [ 1 1 0 0], L_0x12148a0, L_0x1214ca0;
L_0x1214db0 .part L_0x12154e0, 2, 1;
L_0x1214f10 .part L_0x12154e0, 3, 1;
L_0x1215100 .part L_0x1214bb0, 0, 1;
L_0x12152b0 .part L_0x1214bb0, 1, 1;
S_0xda1970 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0xbd2d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xe00d60_0 .net "ands", 7 0, L_0x120fb80;  1 drivers
v0xdc6ed0_0 .net "in", 7 0, L_0x120e070;  alias, 1 drivers
v0xdc6f90_0 .net "out", 0 0, L_0x1211a70;  alias, 1 drivers
v0xde2570_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xd80d10 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xda1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xf73190_0 .net "A", 7 0, L_0x120e070;  alias, 1 drivers
v0xf72d70_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xf619f0_0 .net *"_s0", 0 0, L_0x120e400;  1 drivers
v0xf61ab0_0 .net *"_s12", 0 0, L_0x120ee10;  1 drivers
v0xf6e2d0_0 .net *"_s16", 0 0, L_0x120f170;  1 drivers
v0xf51cf0_0 .net *"_s20", 0 0, L_0x120f540;  1 drivers
v0xf51dd0_0 .net *"_s24", 0 0, L_0x120f870;  1 drivers
v0xf51970_0 .net *"_s28", 0 0, L_0x120f800;  1 drivers
v0xf51a50_0 .net *"_s4", 0 0, L_0x120e7f0;  1 drivers
v0xf432c0_0 .net *"_s8", 0 0, L_0x120eb00;  1 drivers
v0xf40670_0 .net "out", 7 0, L_0x120fb80;  alias, 1 drivers
L_0x120e510 .part L_0x120e070, 0, 1;
L_0x120e700 .part v0x12010b0_0, 0, 1;
L_0x120e8b0 .part L_0x120e070, 1, 1;
L_0x120ea10 .part v0x12010b0_0, 1, 1;
L_0x120ebc0 .part L_0x120e070, 2, 1;
L_0x120ed20 .part v0x12010b0_0, 2, 1;
L_0x120eed0 .part L_0x120e070, 3, 1;
L_0x120f030 .part v0x12010b0_0, 3, 1;
L_0x120f230 .part L_0x120e070, 4, 1;
L_0x120f4a0 .part v0x12010b0_0, 4, 1;
L_0x120f5b0 .part L_0x120e070, 5, 1;
L_0x120f710 .part v0x12010b0_0, 5, 1;
L_0x120f930 .part L_0x120e070, 6, 1;
L_0x120fa90 .part v0x12010b0_0, 6, 1;
LS_0x120fb80_0_0 .concat8 [ 1 1 1 1], L_0x120e400, L_0x120e7f0, L_0x120eb00, L_0x120ee10;
LS_0x120fb80_0_4 .concat8 [ 1 1 1 1], L_0x120f170, L_0x120f540, L_0x120f870, L_0x120f800;
L_0x120fb80 .concat8 [ 4 4 0 0], LS_0x120fb80_0_0, LS_0x120fb80_0_4;
L_0x120ff40 .part L_0x120e070, 7, 1;
L_0x1210130 .part v0x12010b0_0, 7, 1;
S_0xd805d0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xd5f930 .param/l "i" 0 4 54, +C4<00>;
L_0x120e400/d .functor AND 1, L_0x120e510, L_0x120e700, C4<1>, C4<1>;
L_0x120e400 .delay 1 (30000,30000,30000) L_0x120e400/d;
v0xd5fa10_0 .net *"_s0", 0 0, L_0x120e510;  1 drivers
v0xd5f5a0_0 .net *"_s1", 0 0, L_0x120e700;  1 drivers
S_0xd5f1f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xd5f6b0 .param/l "i" 0 4 54, +C4<01>;
L_0x120e7f0/d .functor AND 1, L_0x120e8b0, L_0x120ea10, C4<1>, C4<1>;
L_0x120e7f0 .delay 1 (30000,30000,30000) L_0x120e7f0/d;
v0xd3e5d0_0 .net *"_s0", 0 0, L_0x120e8b0;  1 drivers
v0xd3e1d0_0 .net *"_s1", 0 0, L_0x120ea10;  1 drivers
S_0xd3de20 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xd1d190 .param/l "i" 0 4 54, +C4<010>;
L_0x120eb00/d .functor AND 1, L_0x120ebc0, L_0x120ed20, C4<1>, C4<1>;
L_0x120eb00 .delay 1 (30000,30000,30000) L_0x120eb00/d;
v0xd1d250_0 .net *"_s0", 0 0, L_0x120ebc0;  1 drivers
v0xc58310_0 .net *"_s1", 0 0, L_0x120ed20;  1 drivers
S_0xfd2680 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xc58440 .param/l "i" 0 4 54, +C4<011>;
L_0x120ee10/d .functor AND 1, L_0x120eed0, L_0x120f030, C4<1>, C4<1>;
L_0x120ee10 .delay 1 (30000,30000,30000) L_0x120ee10/d;
v0xbf0d40_0 .net *"_s0", 0 0, L_0x120eed0;  1 drivers
v0xfcf810_0 .net *"_s1", 0 0, L_0x120f030;  1 drivers
S_0xfc1490 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xfcf940 .param/l "i" 0 4 54, +C4<0100>;
L_0x120f170/d .functor AND 1, L_0x120f230, L_0x120f4a0, C4<1>, C4<1>;
L_0x120f170 .delay 1 (30000,30000,30000) L_0x120f170/d;
v0xfc7f40_0 .net *"_s0", 0 0, L_0x120f230;  1 drivers
v0xfcac20_0 .net *"_s1", 0 0, L_0x120f4a0;  1 drivers
S_0xfc41d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xfcad00 .param/l "i" 0 4 54, +C4<0101>;
L_0x120f540/d .functor AND 1, L_0x120f5b0, L_0x120f710, C4<1>, C4<1>;
L_0x120f540 .delay 1 (30000,30000,30000) L_0x120f540/d;
v0xfa4180_0 .net *"_s0", 0 0, L_0x120f5b0;  1 drivers
v0xfa4240_0 .net *"_s1", 0 0, L_0x120f710;  1 drivers
S_0xfb0a60 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xf94480 .param/l "i" 0 4 54, +C4<0110>;
L_0x120f870/d .functor AND 1, L_0x120f930, L_0x120fa90, C4<1>, C4<1>;
L_0x120f870 .delay 1 (30000,30000,30000) L_0x120f870/d;
v0xf94090_0 .net *"_s0", 0 0, L_0x120f930;  1 drivers
v0xf94170_0 .net *"_s1", 0 0, L_0x120fa90;  1 drivers
S_0xf82db0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xd80d10;
 .timescale -9 -12;
P_0xf8f6b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x120f800/d .functor AND 1, L_0x120ff40, L_0x1210130, C4<1>, C4<1>;
L_0x120f800 .delay 1 (30000,30000,30000) L_0x120f800/d;
v0xf8f770_0 .net *"_s0", 0 0, L_0x120ff40;  1 drivers
v0xf730b0_0 .net *"_s1", 0 0, L_0x1210130;  1 drivers
S_0xf4cf20 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xda1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1211a70/d .functor OR 1, L_0x1211b30, L_0x1211ce0, C4<0>, C4<0>;
L_0x1211a70 .delay 1 (30000,30000,30000) L_0x1211a70/d;
v0xe09580_0 .net *"_s10", 0 0, L_0x1211b30;  1 drivers
v0xe09660_0 .net *"_s12", 0 0, L_0x1211ce0;  1 drivers
v0xe22030_0 .net "in", 7 0, L_0x120fb80;  alias, 1 drivers
v0xe220d0_0 .net "ors", 1 0, L_0x1211890;  1 drivers
v0xde8230_0 .net "out", 0 0, L_0x1211a70;  alias, 1 drivers
L_0x1210d70 .part L_0x120fb80, 0, 4;
L_0x1211890 .concat8 [ 1 1 0 0], L_0x1210a60, L_0x1211580;
L_0x12119d0 .part L_0x120fb80, 4, 4;
L_0x1211b30 .part L_0x1211890, 0, 1;
L_0x1211ce0 .part L_0x1211890, 1, 1;
S_0xf30970 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xf4cf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1210220/d .functor OR 1, L_0x12102e0, L_0x1210440, C4<0>, C4<0>;
L_0x1210220 .delay 1 (30000,30000,30000) L_0x1210220/d;
L_0x1210670/d .functor OR 1, L_0x1210780, L_0x12108e0, C4<0>, C4<0>;
L_0x1210670 .delay 1 (30000,30000,30000) L_0x1210670/d;
L_0x1210a60/d .functor OR 1, L_0x1210ad0, L_0x1210c80, C4<0>, C4<0>;
L_0x1210a60 .delay 1 (30000,30000,30000) L_0x1210a60/d;
v0xf305f0_0 .net *"_s0", 0 0, L_0x1210220;  1 drivers
v0xf306f0_0 .net *"_s10", 0 0, L_0x1210780;  1 drivers
v0xf21e80_0 .net *"_s12", 0 0, L_0x12108e0;  1 drivers
v0xf21f40_0 .net *"_s14", 0 0, L_0x1210ad0;  1 drivers
v0xf2bb90_0 .net *"_s16", 0 0, L_0x1210c80;  1 drivers
v0xf0a7f0_0 .net *"_s3", 0 0, L_0x12102e0;  1 drivers
v0xf0a8d0_0 .net *"_s5", 0 0, L_0x1210440;  1 drivers
v0xee9450_0 .net *"_s6", 0 0, L_0x1210670;  1 drivers
v0xee9530_0 .net "in", 3 0, L_0x1210d70;  1 drivers
v0xeaf5e0_0 .net "ors", 1 0, L_0x1210580;  1 drivers
v0xec80a0_0 .net "out", 0 0, L_0x1210a60;  1 drivers
L_0x12102e0 .part L_0x1210d70, 0, 1;
L_0x1210440 .part L_0x1210d70, 1, 1;
L_0x1210580 .concat8 [ 1 1 0 0], L_0x1210220, L_0x1210670;
L_0x1210780 .part L_0x1210d70, 2, 1;
L_0x12108e0 .part L_0x1210d70, 3, 1;
L_0x1210ad0 .part L_0x1210580, 0, 1;
L_0x1210c80 .part L_0x1210580, 1, 1;
S_0xe8e180 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xf4cf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1210ea0/d .functor OR 1, L_0x1210f10, L_0x1210fb0, C4<0>, C4<0>;
L_0x1210ea0 .delay 1 (30000,30000,30000) L_0x1210ea0/d;
L_0x1211190/d .functor OR 1, L_0x12112a0, L_0x1211400, C4<0>, C4<0>;
L_0x1211190 .delay 1 (30000,30000,30000) L_0x1211190/d;
L_0x1211580/d .functor OR 1, L_0x12115f0, L_0x12117a0, C4<0>, C4<0>;
L_0x1211580 .delay 1 (30000,30000,30000) L_0x1211580/d;
v0xea6d10_0 .net *"_s0", 0 0, L_0x1210ea0;  1 drivers
v0xea6df0_0 .net *"_s10", 0 0, L_0x12112a0;  1 drivers
v0xe6ce50_0 .net *"_s12", 0 0, L_0x1211400;  1 drivers
v0xe6cf10_0 .net *"_s14", 0 0, L_0x12115f0;  1 drivers
v0xe85960_0 .net *"_s16", 0 0, L_0x12117a0;  1 drivers
v0xe4bb40_0 .net *"_s3", 0 0, L_0x1210f10;  1 drivers
v0xe4bc20_0 .net *"_s5", 0 0, L_0x1210fb0;  1 drivers
v0xe64630_0 .net *"_s6", 0 0, L_0x1211190;  1 drivers
v0xe64710_0 .net "in", 3 0, L_0x12119d0;  1 drivers
v0xe2a900_0 .net "ors", 1 0, L_0x12110a0;  1 drivers
v0xe43320_0 .net "out", 0 0, L_0x1211580;  1 drivers
L_0x1210f10 .part L_0x12119d0, 0, 1;
L_0x1210fb0 .part L_0x12119d0, 1, 1;
L_0x12110a0 .concat8 [ 1 1 0 0], L_0x1210ea0, L_0x1211190;
L_0x12112a0 .part L_0x12119d0, 2, 1;
L_0x1211400 .part L_0x12119d0, 3, 1;
L_0x12115f0 .part L_0x12110a0, 0, 1;
L_0x12117a0 .part L_0x12110a0, 1, 1;
S_0xda5b40 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0xbd2d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x120d3e0/d .functor XNOR 1, L_0x12159e0, L_0x1215b40, C4<0>, C4<0>;
L_0x120d3e0 .delay 1 (20000,20000,20000) L_0x120d3e0/d;
L_0x120d650/d .functor AND 1, L_0x12159e0, L_0x120c2d0, C4<1>, C4<1>;
L_0x120d650 .delay 1 (30000,30000,30000) L_0x120d650/d;
L_0x120d6c0/d .functor AND 1, L_0x120d3e0, L_0x1215be0, C4<1>, C4<1>;
L_0x120d6c0 .delay 1 (30000,30000,30000) L_0x120d6c0/d;
L_0x120d820/d .functor OR 1, L_0x120d6c0, L_0x120d650, C4<0>, C4<0>;
L_0x120d820 .delay 1 (30000,30000,30000) L_0x120d820/d;
v0xdc1210_0 .net "a", 0 0, L_0x12159e0;  alias, 1 drivers
v0xdc1300_0 .net "a_", 0 0, L_0x120c1c0;  alias, 1 drivers
v0xdbe680_0 .net "b", 0 0, L_0x1215b40;  alias, 1 drivers
v0xdbe770_0 .net "b_", 0 0, L_0x120c2d0;  alias, 1 drivers
v0xd847a0_0 .net "carryin", 0 0, L_0x1215be0;  alias, 1 drivers
v0xd9fe90_0 .net "eq", 0 0, L_0x120d3e0;  1 drivers
v0xd9ff50_0 .net "lt", 0 0, L_0x120d650;  1 drivers
v0xd633c0_0 .net "out", 0 0, L_0x120d820;  1 drivers
v0xd63480_0 .net "w0", 0 0, L_0x120d6c0;  1 drivers
S_0xd41ff0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0xbd2d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x120d1c0/d .functor OR 1, L_0x120ccc0, L_0xcdac10, C4<0>, C4<0>;
L_0x120d1c0 .delay 1 (30000,30000,30000) L_0x120d1c0/d;
v0xcde530_0 .net "a", 0 0, L_0x12159e0;  alias, 1 drivers
v0xcde5f0_0 .net "b", 0 0, L_0x120c2d0;  alias, 1 drivers
v0xceaa40_0 .net "c1", 0 0, L_0x120ccc0;  1 drivers
v0xceaae0_0 .net "c2", 0 0, L_0xcdac10;  1 drivers
v0xcdab20_0 .net "carryin", 0 0, L_0x1215be0;  alias, 1 drivers
v0xcda7a0_0 .net "carryout", 0 0, L_0x120d1c0;  1 drivers
v0xcda840_0 .net "s1", 0 0, L_0x120cc00;  1 drivers
v0xcc96b0_0 .net "sum", 0 0, L_0x120ce20;  1 drivers
S_0xd5d700 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xd41ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x120cc00/d .functor XOR 1, L_0x12159e0, L_0x120c2d0, C4<0>, C4<0>;
L_0x120cc00 .delay 1 (30000,30000,30000) L_0x120cc00/d;
L_0x120ccc0/d .functor AND 1, L_0x12159e0, L_0x120c2d0, C4<1>, C4<1>;
L_0x120ccc0 .delay 1 (30000,30000,30000) L_0x120ccc0/d;
v0xd20c20_0 .net "a", 0 0, L_0x12159e0;  alias, 1 drivers
v0xd20cc0_0 .net "b", 0 0, L_0x120c2d0;  alias, 1 drivers
v0xd1cb20_0 .net "carryout", 0 0, L_0x120ccc0;  alias, 1 drivers
v0xd1cbc0_0 .net "sum", 0 0, L_0x120cc00;  alias, 1 drivers
S_0xcff8c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xd41ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x120ce20/d .functor XOR 1, L_0x120cc00, L_0x1215be0, C4<0>, C4<0>;
L_0x120ce20 .delay 1 (30000,30000,30000) L_0x120ce20/d;
L_0xcdac10/d .functor AND 1, L_0x120cc00, L_0x1215be0, C4<1>, C4<1>;
L_0xcdac10 .delay 1 (30000,30000,30000) L_0xcdac10/d;
v0xd0be30_0 .net "a", 0 0, L_0x120cc00;  alias, 1 drivers
v0xcfbeb0_0 .net "b", 0 0, L_0x1215be0;  alias, 1 drivers
v0xcfbf50_0 .net "carryout", 0 0, L_0xcdac10;  alias, 1 drivers
v0xcfbb30_0 .net "sum", 0 0, L_0x120ce20;  alias, 1 drivers
S_0xc34760 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0xbd4310;
 .timescale -9 -12;
L_0x2b0ab3d05138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1215c80/d .functor OR 1, L_0x2b0ab3d05138, L_0x2b0ab3d05180, C4<0>, C4<0>;
L_0x1215c80 .delay 1 (30000,30000,30000) L_0x1215c80/d;
v0xc343e0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05138;  1 drivers
v0xc344a0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05180;  1 drivers
S_0xc23180 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0xcfbc70 .param/l "i" 0 3 41, +C4<010>;
S_0xc13330 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0xc23180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1215ea0/d .functor NOT 1, L_0x121f680, C4<0>, C4<0>, C4<0>;
L_0x1215ea0 .delay 1 (10000,10000,10000) L_0x1215ea0/d;
L_0x1215fb0/d .functor NOT 1, L_0x121f870, C4<0>, C4<0>, C4<0>;
L_0x1215fb0 .delay 1 (10000,10000,10000) L_0x1215fb0/d;
L_0x1216ef0/d .functor XOR 1, L_0x121f680, L_0x121f870, C4<0>, C4<0>;
L_0x1216ef0 .delay 1 (30000,30000,30000) L_0x1216ef0/d;
L_0x2b0ab3d051c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12175a0/d .functor OR 1, L_0x2b0ab3d051c8, L_0x2b0ab3d05210, C4<0>, C4<0>;
L_0x12175a0 .delay 1 (30000,30000,30000) L_0x12175a0/d;
L_0x12177a0/d .functor AND 1, L_0x121f680, L_0x121f870, C4<1>, C4<1>;
L_0x12177a0 .delay 1 (30000,30000,30000) L_0x12177a0/d;
L_0x1217860/d .functor NAND 1, L_0x121f680, L_0x121f870, C4<1>, C4<1>;
L_0x1217860 .delay 1 (20000,20000,20000) L_0x1217860/d;
L_0x12179c0/d .functor XOR 1, L_0x121f680, L_0x121f870, C4<0>, C4<0>;
L_0x12179c0 .delay 1 (20000,20000,20000) L_0x12179c0/d;
L_0x1217e70/d .functor OR 1, L_0x121f680, L_0x121f870, C4<0>, C4<0>;
L_0x1217e70 .delay 1 (30000,30000,30000) L_0x1217e70/d;
L_0x121f580/d .functor NOT 1, L_0x121b7e0, C4<0>, C4<0>, C4<0>;
L_0x121f580 .delay 1 (10000,10000,10000) L_0x121f580/d;
v0xff4a60_0 .net "A", 0 0, L_0x121f680;  1 drivers
v0xff4b20_0 .net "A_", 0 0, L_0x1215ea0;  1 drivers
v0xff4be0_0 .net "B", 0 0, L_0x121f870;  1 drivers
v0xff4cb0_0 .net "B_", 0 0, L_0x1215fb0;  1 drivers
v0xff4d50_0 .net *"_s12", 0 0, L_0x12175a0;  1 drivers
v0xff4e40_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d051c8;  1 drivers
v0xff4f00_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05210;  1 drivers
v0xff4fe0_0 .net *"_s18", 0 0, L_0x12177a0;  1 drivers
v0xff50c0_0 .net *"_s20", 0 0, L_0x1217860;  1 drivers
v0xff5230_0 .net *"_s22", 0 0, L_0x12179c0;  1 drivers
v0xff5310_0 .net *"_s24", 0 0, L_0x1217e70;  1 drivers
o0x2b0ab3ca9d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xff53f0_0 name=_s30
o0x2b0ab3ca9d98 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0xff54d0_0 name=_s32
v0xff55b0_0 .net *"_s8", 0 0, L_0x1216ef0;  1 drivers
v0xff5690_0 .net "carryin", 0 0, L_0x121f9a0;  1 drivers
v0xff5730_0 .net "carryout", 0 0, L_0x121f220;  1 drivers
v0xff57d0_0 .net "carryouts", 7 0, L_0x1353280;  1 drivers
v0xff5980_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xff5a20_0 .net "result", 0 0, L_0x121b7e0;  1 drivers
v0xff5b10_0 .net "results", 7 0, L_0x1217c40;  1 drivers
v0xff5c20_0 .net "zero", 0 0, L_0x121f580;  1 drivers
LS_0x1217c40_0_0 .concat8 [ 1 1 1 1], L_0x1216410, L_0x1216a40, L_0x1216ef0, L_0x12175a0;
LS_0x1217c40_0_4 .concat8 [ 1 1 1 1], L_0x12177a0, L_0x1217860, L_0x12179c0, L_0x1217e70;
L_0x1217c40 .concat8 [ 4 4 0 0], LS_0x1217c40_0_0, LS_0x1217c40_0_4;
LS_0x1353280_0_0 .concat [ 1 1 1 1], L_0x12166c0, L_0x1216d90, o0x2b0ab3ca9d68, L_0x12173f0;
LS_0x1353280_0_4 .concat [ 4 0 0 0], o0x2b0ab3ca9d98;
L_0x1353280 .concat [ 4 4 0 0], LS_0x1353280_0_0, LS_0x1353280_0_4;
S_0xc01d00 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0xc13330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12166c0/d .functor OR 1, L_0x12161a0, L_0x1216560, C4<0>, C4<0>;
L_0x12166c0 .delay 1 (30000,30000,30000) L_0x12166c0/d;
v0xb9ead0_0 .net "a", 0 0, L_0x121f680;  alias, 1 drivers
v0xb9eb90_0 .net "b", 0 0, L_0x121f870;  alias, 1 drivers
v0xcdcfd0_0 .net "c1", 0 0, L_0x12161a0;  1 drivers
v0xcdd0d0_0 .net "c2", 0 0, L_0x1216560;  1 drivers
v0xf93560_0 .net "carryin", 0 0, L_0x121f9a0;  alias, 1 drivers
v0xf93650_0 .net "carryout", 0 0, L_0x12166c0;  1 drivers
v0xf721e0_0 .net "s1", 0 0, L_0x1213500;  1 drivers
v0xf722d0_0 .net "sum", 0 0, L_0x1216410;  1 drivers
S_0xbf1eb0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xc01d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1213500/d .functor XOR 1, L_0x121f680, L_0x121f870, C4<0>, C4<0>;
L_0x1213500 .delay 1 (30000,30000,30000) L_0x1213500/d;
L_0x12161a0/d .functor AND 1, L_0x121f680, L_0x121f870, C4<1>, C4<1>;
L_0x12161a0 .delay 1 (30000,30000,30000) L_0x12161a0/d;
v0xbf1bf0_0 .net "a", 0 0, L_0x121f680;  alias, 1 drivers
v0xbe08a0_0 .net "b", 0 0, L_0x121f870;  alias, 1 drivers
v0xbe0960_0 .net "carryout", 0 0, L_0x12161a0;  alias, 1 drivers
v0xbd0a50_0 .net "sum", 0 0, L_0x1213500;  alias, 1 drivers
S_0xbd06d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xc01d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1216410/d .functor XOR 1, L_0x1213500, L_0x121f9a0, C4<0>, C4<0>;
L_0x1216410 .delay 1 (30000,30000,30000) L_0x1216410/d;
L_0x1216560/d .functor AND 1, L_0x1213500, L_0x121f9a0, C4<1>, C4<1>;
L_0x1216560 .delay 1 (30000,30000,30000) L_0x1216560/d;
v0xbbf480_0 .net "a", 0 0, L_0x1213500;  alias, 1 drivers
v0xbb0220_0 .net "b", 0 0, L_0x121f9a0;  alias, 1 drivers
v0xbb02c0_0 .net "carryout", 0 0, L_0x1216560;  alias, 1 drivers
v0xbafe70_0 .net "sum", 0 0, L_0x1216410;  alias, 1 drivers
S_0xb84020 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0xc13330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xcdfa30_0 .net "ands", 7 0, L_0x121d220;  1 drivers
v0xcdfaf0_0 .net "in", 7 0, L_0x1353280;  alias, 1 drivers
v0xcbe660_0 .net "out", 0 0, L_0x121f220;  alias, 1 drivers
v0xcbe700_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xb79a00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xb84020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xa807e0_0 .net "A", 7 0, L_0x1353280;  alias, 1 drivers
v0xa760e0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xa761c0_0 .net *"_s0", 0 0, L_0x121bb40;  1 drivers
v0xa6bb10_0 .net *"_s12", 0 0, L_0x121c4b0;  1 drivers
v0xa6bbf0_0 .net *"_s16", 0 0, L_0x121c810;  1 drivers
v0xa61580_0 .net *"_s20", 0 0, L_0x121cb20;  1 drivers
v0xa56ed0_0 .net *"_s24", 0 0, L_0x121cf10;  1 drivers
v0xa56fb0_0 .net *"_s28", 0 0, L_0x121cea0;  1 drivers
v0xa4c8b0_0 .net *"_s4", 0 0, L_0x121be50;  1 drivers
v0xa42290_0 .net *"_s8", 0 0, L_0x121c1a0;  1 drivers
v0xa42370_0 .net "out", 7 0, L_0x121d220;  alias, 1 drivers
L_0x121bc00 .part L_0x1353280, 0, 1;
L_0x121bd60 .part v0x12010b0_0, 0, 1;
L_0x121bf10 .part L_0x1353280, 1, 1;
L_0x121c100 .part v0x12010b0_0, 1, 1;
L_0x121c260 .part L_0x1353280, 2, 1;
L_0x121c3c0 .part v0x12010b0_0, 2, 1;
L_0x121c570 .part L_0x1353280, 3, 1;
L_0x121c6d0 .part v0x12010b0_0, 3, 1;
L_0x121c8d0 .part L_0x1353280, 4, 1;
L_0x121ca30 .part v0x12010b0_0, 4, 1;
L_0x121cb90 .part L_0x1353280, 5, 1;
L_0x121ce00 .part v0x12010b0_0, 5, 1;
L_0x121cfd0 .part L_0x1353280, 6, 1;
L_0x121d130 .part v0x12010b0_0, 6, 1;
LS_0x121d220_0_0 .concat8 [ 1 1 1 1], L_0x121bb40, L_0x121be50, L_0x121c1a0, L_0x121c4b0;
LS_0x121d220_0_4 .concat8 [ 1 1 1 1], L_0x121c810, L_0x121cb20, L_0x121cf10, L_0x121cea0;
L_0x121d220 .concat8 [ 4 4 0 0], LS_0x121d220_0_0, LS_0x121d220_0_4;
L_0x121d5e0 .part L_0x1353280, 7, 1;
L_0x121d7d0 .part v0x12010b0_0, 7, 1;
S_0xb64dc0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xb6f510 .param/l "i" 0 4 54, +C4<00>;
L_0x121bb40/d .functor AND 1, L_0x121bc00, L_0x121bd60, C4<1>, C4<1>;
L_0x121bb40 .delay 1 (30000,30000,30000) L_0x121bb40/d;
v0xb5a830_0 .net *"_s0", 0 0, L_0x121bc00;  1 drivers
v0xb50180_0 .net *"_s1", 0 0, L_0x121bd60;  1 drivers
S_0xb45b60 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xb3b540 .param/l "i" 0 4 54, +C4<01>;
L_0x121be50/d .functor AND 1, L_0x121bf10, L_0x121c100, C4<1>, C4<1>;
L_0x121be50 .delay 1 (30000,30000,30000) L_0x121be50/d;
v0xb3b600_0 .net *"_s0", 0 0, L_0x121bf10;  1 drivers
v0xb30f20_0 .net *"_s1", 0 0, L_0x121c100;  1 drivers
S_0xb26900 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xb31070 .param/l "i" 0 4 54, +C4<010>;
L_0x121c1a0/d .functor AND 1, L_0x121c260, L_0x121c3c0, C4<1>, C4<1>;
L_0x121c1a0 .delay 1 (30000,30000,30000) L_0x121c1a0/d;
v0xb1c350_0 .net *"_s0", 0 0, L_0x121c260;  1 drivers
v0xb11cc0_0 .net *"_s1", 0 0, L_0x121c3c0;  1 drivers
S_0xb076a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xb11da0 .param/l "i" 0 4 54, +C4<011>;
L_0x121c4b0/d .functor AND 1, L_0x121c570, L_0x121c6d0, C4<1>, C4<1>;
L_0x121c4b0 .delay 1 (30000,30000,30000) L_0x121c4b0/d;
v0xafd080_0 .net *"_s0", 0 0, L_0x121c570;  1 drivers
v0xafd180_0 .net *"_s1", 0 0, L_0x121c6d0;  1 drivers
S_0xaf2a60 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xae8500 .param/l "i" 0 4 54, +C4<0100>;
L_0x121c810/d .functor AND 1, L_0x121c8d0, L_0x121ca30, C4<1>, C4<1>;
L_0x121c810 .delay 1 (30000,30000,30000) L_0x121c810/d;
v0xadde20_0 .net *"_s0", 0 0, L_0x121c8d0;  1 drivers
v0xaddf00_0 .net *"_s1", 0 0, L_0x121ca30;  1 drivers
S_0xad3800 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xac9250 .param/l "i" 0 4 54, +C4<0101>;
L_0x121cb20/d .functor AND 1, L_0x121cb90, L_0x121ce00, C4<1>, C4<1>;
L_0x121cb20 .delay 1 (30000,30000,30000) L_0x121cb20/d;
v0xabebc0_0 .net *"_s0", 0 0, L_0x121cb90;  1 drivers
v0xabeca0_0 .net *"_s1", 0 0, L_0x121ce00;  1 drivers
S_0xab45a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xaa9f80 .param/l "i" 0 4 54, +C4<0110>;
L_0x121cf10/d .functor AND 1, L_0x121cfd0, L_0x121d130, C4<1>, C4<1>;
L_0x121cf10 .delay 1 (30000,30000,30000) L_0x121cf10/d;
v0xaaa040_0 .net *"_s0", 0 0, L_0x121cfd0;  1 drivers
v0xa9f960_0 .net *"_s1", 0 0, L_0x121d130;  1 drivers
S_0xa95340 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xb79a00;
 .timescale -9 -12;
P_0xa9fab0 .param/l "i" 0 4 54, +C4<0111>;
L_0x121cea0/d .functor AND 1, L_0x121d5e0, L_0x121d7d0, C4<1>, C4<1>;
L_0x121cea0 .delay 1 (30000,30000,30000) L_0x121cea0/d;
v0xa8adb0_0 .net *"_s0", 0 0, L_0x121d5e0;  1 drivers
v0xa80700_0 .net *"_s1", 0 0, L_0x121d7d0;  1 drivers
S_0xc9be60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xb84020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x121f220/d .functor OR 1, L_0x121f2e0, L_0x121f490, C4<0>, C4<0>;
L_0x121f220 .delay 1 (30000,30000,30000) L_0x121f220/d;
v0xbf1890_0 .net *"_s10", 0 0, L_0x121f2e0;  1 drivers
v0xbd0330_0 .net *"_s12", 0 0, L_0x121f490;  1 drivers
v0xbd0410_0 .net "in", 7 0, L_0x121d220;  alias, 1 drivers
v0xbafaa0_0 .net "ors", 1 0, L_0x121f040;  1 drivers
v0xbafb60_0 .net "out", 0 0, L_0x121f220;  alias, 1 drivers
L_0x121e410 .part L_0x121d220, 0, 4;
L_0x121f040 .concat8 [ 1 1 0 0], L_0x121e100, L_0x121ed30;
L_0x121f180 .part L_0x121d220, 4, 4;
L_0x121f2e0 .part L_0x121f040, 0, 1;
L_0x121f490 .part L_0x121f040, 1, 1;
S_0xbf6f00 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xc9be60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x121d8c0/d .functor OR 1, L_0x121d980, L_0x121dae0, C4<0>, C4<0>;
L_0x121d8c0 .delay 1 (30000,30000,30000) L_0x121d8c0/d;
L_0x121dd10/d .functor OR 1, L_0x121de20, L_0x121df80, C4<0>, C4<0>;
L_0x121dd10 .delay 1 (30000,30000,30000) L_0x121dd10/d;
L_0x121e100/d .functor OR 1, L_0x121e170, L_0x121e320, C4<0>, C4<0>;
L_0x121e100 .delay 1 (30000,30000,30000) L_0x121e100/d;
v0xbcf8e0_0 .net *"_s0", 0 0, L_0x121d8c0;  1 drivers
v0xf93cf0_0 .net *"_s10", 0 0, L_0x121de20;  1 drivers
v0xf93dd0_0 .net *"_s12", 0 0, L_0x121df80;  1 drivers
v0xf72970_0 .net *"_s14", 0 0, L_0x121e170;  1 drivers
v0xf72a50_0 .net *"_s16", 0 0, L_0x121e320;  1 drivers
v0xf515d0_0 .net *"_s3", 0 0, L_0x121d980;  1 drivers
v0xf51690_0 .net *"_s5", 0 0, L_0x121dae0;  1 drivers
v0xf30250_0 .net *"_s6", 0 0, L_0x121dd10;  1 drivers
v0xf30330_0 .net "in", 3 0, L_0x121e410;  1 drivers
v0xcfb860_0 .net "ors", 1 0, L_0x121dc20;  1 drivers
v0xcda400_0 .net "out", 0 0, L_0x121e100;  1 drivers
L_0x121d980 .part L_0x121e410, 0, 1;
L_0x121dae0 .part L_0x121e410, 1, 1;
L_0x121dc20 .concat8 [ 1 1 0 0], L_0x121d8c0, L_0x121dd10;
L_0x121de20 .part L_0x121e410, 2, 1;
L_0x121df80 .part L_0x121e410, 3, 1;
L_0x121e170 .part L_0x121dc20, 0, 1;
L_0x121e320 .part L_0x121dc20, 1, 1;
S_0xcb90b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xc9be60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x121e540/d .functor OR 1, L_0x121e5b0, L_0x121e710, C4<0>, C4<0>;
L_0x121e540 .delay 1 (30000,30000,30000) L_0x121e540/d;
L_0x121e940/d .functor OR 1, L_0x121ea50, L_0x121ebb0, C4<0>, C4<0>;
L_0x121e940 .delay 1 (30000,30000,30000) L_0x121e940/d;
L_0x121ed30/d .functor OR 1, L_0x121eda0, L_0x121ef50, C4<0>, C4<0>;
L_0x121ed30 .delay 1 (30000,30000,30000) L_0x121ed30/d;
v0xcda520_0 .net *"_s0", 0 0, L_0x121e540;  1 drivers
v0xc97d10_0 .net *"_s10", 0 0, L_0x121ea50;  1 drivers
v0xc97df0_0 .net *"_s12", 0 0, L_0x121ebb0;  1 drivers
v0xc76950_0 .net *"_s14", 0 0, L_0x121eda0;  1 drivers
v0xc76a30_0 .net *"_s16", 0 0, L_0x121ef50;  1 drivers
v0xc55510_0 .net *"_s3", 0 0, L_0x121e5b0;  1 drivers
v0xc555f0_0 .net *"_s5", 0 0, L_0x121e710;  1 drivers
v0xc34040_0 .net *"_s6", 0 0, L_0x121e940;  1 drivers
v0xc34120_0 .net "in", 3 0, L_0x121f180;  1 drivers
v0xc12ce0_0 .net "ors", 1 0, L_0x121e850;  1 drivers
v0xbf1790_0 .net "out", 0 0, L_0x121ed30;  1 drivers
L_0x121e5b0 .part L_0x121f180, 0, 1;
L_0x121e710 .part L_0x121f180, 1, 1;
L_0x121e850 .concat8 [ 1 1 0 0], L_0x121e540, L_0x121e940;
L_0x121ea50 .part L_0x121f180, 2, 1;
L_0x121ebb0 .part L_0x121f180, 3, 1;
L_0x121eda0 .part L_0x121e850, 0, 1;
L_0x121ef50 .part L_0x121e850, 1, 1;
S_0xde3b20 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0xc13330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xff28b0_0 .net "ands", 7 0, L_0x12197e0;  1 drivers
v0xff2950_0 .net "in", 7 0, L_0x1217c40;  alias, 1 drivers
v0xff29f0_0 .net "out", 0 0, L_0x121b7e0;  alias, 1 drivers
v0xff2a90_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xdc27c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xde3b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xf56e40_0 .net "A", 7 0, L_0x1217c40;  alias, 1 drivers
v0xf359c0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xf35a80_0 .net *"_s0", 0 0, L_0x1217fd0;  1 drivers
v0xf14590_0 .net *"_s12", 0 0, L_0x1218990;  1 drivers
v0xf14670_0 .net *"_s16", 0 0, L_0x1218cf0;  1 drivers
v0xef31f0_0 .net *"_s20", 0 0, L_0x1219120;  1 drivers
v0xef32d0_0 .net *"_s24", 0 0, L_0x1219450;  1 drivers
v0xed1ea0_0 .net *"_s28", 0 0, L_0x12193e0;  1 drivers
v0xed1f80_0 .net *"_s4", 0 0, L_0x1218370;  1 drivers
v0xc7ad90_0 .net *"_s8", 0 0, L_0x1218680;  1 drivers
v0xc5ac80_0 .net "out", 7 0, L_0x12197e0;  alias, 1 drivers
L_0x12180e0 .part L_0x1217c40, 0, 1;
L_0x12182d0 .part v0x12010b0_0, 0, 1;
L_0x1218430 .part L_0x1217c40, 1, 1;
L_0x1218590 .part v0x12010b0_0, 1, 1;
L_0x1218740 .part L_0x1217c40, 2, 1;
L_0x12188a0 .part v0x12010b0_0, 2, 1;
L_0x1218a50 .part L_0x1217c40, 3, 1;
L_0x1218bb0 .part v0x12010b0_0, 3, 1;
L_0x1218db0 .part L_0x1217c40, 4, 1;
L_0x1219020 .part v0x12010b0_0, 4, 1;
L_0x1219190 .part L_0x1217c40, 5, 1;
L_0x12192f0 .part v0x12010b0_0, 5, 1;
L_0x1219510 .part L_0x1217c40, 6, 1;
L_0x1219670 .part v0x12010b0_0, 6, 1;
LS_0x12197e0_0_0 .concat8 [ 1 1 1 1], L_0x1217fd0, L_0x1218370, L_0x1218680, L_0x1218990;
LS_0x12197e0_0_4 .concat8 [ 1 1 1 1], L_0x1218cf0, L_0x1219120, L_0x1219450, L_0x12193e0;
L_0x12197e0 .concat8 [ 4 4 0 0], LS_0x12197e0_0_0, LS_0x12197e0_0_4;
L_0x1219ba0 .part L_0x1217c40, 7, 1;
L_0x1219d90 .part v0x12010b0_0, 7, 1;
S_0xeadfd0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xdc2940 .param/l "i" 0 4 54, +C4<00>;
L_0x1217fd0/d .functor AND 1, L_0x12180e0, L_0x12182d0, C4<1>, C4<1>;
L_0x1217fd0 .delay 1 (30000,30000,30000) L_0x1217fd0/d;
v0xe8cc90_0 .net *"_s0", 0 0, L_0x12180e0;  1 drivers
v0xe8cd70_0 .net *"_s1", 0 0, L_0x12182d0;  1 drivers
S_0xe6b910 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xe4a650 .param/l "i" 0 4 54, +C4<01>;
L_0x1218370/d .functor AND 1, L_0x1218430, L_0x1218590, C4<1>, C4<1>;
L_0x1218370 .delay 1 (30000,30000,30000) L_0x1218370/d;
v0xe4a710_0 .net *"_s0", 0 0, L_0x1218430;  1 drivers
v0xe292f0_0 .net *"_s1", 0 0, L_0x1218590;  1 drivers
S_0xe08020 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xe293d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1218680/d .functor AND 1, L_0x1218740, L_0x12188a0, C4<1>, C4<1>;
L_0x1218680 .delay 1 (30000,30000,30000) L_0x1218680/d;
v0xde6cd0_0 .net *"_s0", 0 0, L_0x1218740;  1 drivers
v0xde6db0_0 .net *"_s1", 0 0, L_0x12188a0;  1 drivers
S_0xdc5970 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xe29470 .param/l "i" 0 4 54, +C4<011>;
L_0x1218990/d .functor AND 1, L_0x1218a50, L_0x1218bb0, C4<1>, C4<1>;
L_0x1218990 .delay 1 (30000,30000,30000) L_0x1218990/d;
v0xda4630_0 .net *"_s0", 0 0, L_0x1218a50;  1 drivers
v0xda4710_0 .net *"_s1", 0 0, L_0x1218bb0;  1 drivers
S_0xd83240 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xd61ed0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1218cf0/d .functor AND 1, L_0x1218db0, L_0x1219020, C4<1>, C4<1>;
L_0x1218cf0 .delay 1 (30000,30000,30000) L_0x1218cf0/d;
v0xd61f90_0 .net *"_s0", 0 0, L_0x1218db0;  1 drivers
v0xd40ab0_0 .net *"_s1", 0 0, L_0x1219020;  1 drivers
S_0xd1f6c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xd40bb0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1219120/d .functor AND 1, L_0x1219190, L_0x12192f0, C4<1>, C4<1>;
L_0x1219120 .delay 1 (30000,30000,30000) L_0x1219120/d;
v0xcfe360_0 .net *"_s0", 0 0, L_0x1219190;  1 drivers
v0xcfe420_0 .net *"_s1", 0 0, L_0x12192f0;  1 drivers
S_0xcbd1a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xf98060 .param/l "i" 0 4 54, +C4<0110>;
L_0x1219450/d .functor AND 1, L_0x1219510, L_0x1219670, C4<1>, C4<1>;
L_0x1219450 .delay 1 (30000,30000,30000) L_0x1219450/d;
v0xf98120_0 .net *"_s0", 0 0, L_0x1219510;  1 drivers
v0xf96af0_0 .net *"_s1", 0 0, L_0x1219670;  1 drivers
S_0xf99460 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xdc27c0;
 .timescale -9 -12;
P_0xf99600 .param/l "i" 0 4 54, +C4<0111>;
L_0x12193e0/d .functor AND 1, L_0x1219ba0, L_0x1219d90, C4<1>, C4<1>;
L_0x12193e0 .delay 1 (30000,30000,30000) L_0x12193e0/d;
v0xf96c20_0 .net *"_s0", 0 0, L_0x1219ba0;  1 drivers
v0xf56d60_0 .net *"_s1", 0 0, L_0x1219d90;  1 drivers
S_0xc383b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xde3b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x121b7e0/d .functor OR 1, L_0x121b8a0, L_0x121ba50, C4<0>, C4<0>;
L_0x121b7e0 .delay 1 (30000,30000,30000) L_0x121b7e0/d;
v0xff2590_0 .net *"_s10", 0 0, L_0x121b8a0;  1 drivers
v0xff2630_0 .net *"_s12", 0 0, L_0x121ba50;  1 drivers
v0xff26d0_0 .net "in", 7 0, L_0x12197e0;  alias, 1 drivers
v0xff2770_0 .net "ors", 1 0, L_0x121b600;  1 drivers
v0xff2810_0 .net "out", 0 0, L_0x121b7e0;  alias, 1 drivers
L_0x121a9d0 .part L_0x12197e0, 0, 4;
L_0x121b600 .concat8 [ 1 1 0 0], L_0x121a6c0, L_0x121b2f0;
L_0x121b740 .part L_0x12197e0, 4, 4;
L_0x121b8a0 .part L_0x121b600, 0, 1;
L_0x121ba50 .part L_0x121b600, 1, 1;
S_0xc16f80 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xc383b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1219e80/d .functor OR 1, L_0x1219f40, L_0x121a0a0, C4<0>, C4<0>;
L_0x1219e80 .delay 1 (30000,30000,30000) L_0x1219e80/d;
L_0x121a2d0/d .functor OR 1, L_0x121a3e0, L_0x121a540, C4<0>, C4<0>;
L_0x121a2d0 .delay 1 (30000,30000,30000) L_0x121a2d0/d;
L_0x121a6c0/d .functor OR 1, L_0x121a730, L_0x121a8e0, C4<0>, C4<0>;
L_0x121a6c0 .delay 1 (30000,30000,30000) L_0x121a6c0/d;
v0xc5ade0_0 .net *"_s0", 0 0, L_0x1219e80;  1 drivers
v0xc18380_0 .net *"_s10", 0 0, L_0x121a3e0;  1 drivers
v0xc18460_0 .net *"_s12", 0 0, L_0x121a540;  1 drivers
v0xbf5b00_0 .net *"_s14", 0 0, L_0x121a730;  1 drivers
v0xbf5be0_0 .net *"_s16", 0 0, L_0x121a8e0;  1 drivers
v0xbd4620_0 .net *"_s3", 0 0, L_0x1219f40;  1 drivers
v0xbd4700_0 .net *"_s5", 0 0, L_0x121a0a0;  1 drivers
v0xbd5a20_0 .net *"_s6", 0 0, L_0x121a2d0;  1 drivers
v0xbd5b00_0 .net "in", 3 0, L_0x121a9d0;  1 drivers
v0xbb32b0_0 .net "ors", 1 0, L_0x121a1e0;  1 drivers
v0xb92a30_0 .net "out", 0 0, L_0x121a6c0;  1 drivers
L_0x1219f40 .part L_0x121a9d0, 0, 1;
L_0x121a0a0 .part L_0x121a9d0, 1, 1;
L_0x121a1e0 .concat8 [ 1 1 0 0], L_0x1219e80, L_0x121a2d0;
L_0x121a3e0 .part L_0x121a9d0, 2, 1;
L_0x121a540 .part L_0x121a9d0, 3, 1;
L_0x121a730 .part L_0x121a1e0, 0, 1;
L_0x121a8e0 .part L_0x121a1e0, 1, 1;
S_0xb93e30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xc383b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x121ab00/d .functor OR 1, L_0x121ab70, L_0x121acd0, C4<0>, C4<0>;
L_0x121ab00 .delay 1 (30000,30000,30000) L_0x121ab00/d;
L_0x121af00/d .functor OR 1, L_0x121b010, L_0x121b170, C4<0>, C4<0>;
L_0x121af00 .delay 1 (30000,30000,30000) L_0x121af00/d;
L_0x121b2f0/d .functor OR 1, L_0x121b360, L_0x121b510, C4<0>, C4<0>;
L_0x121b2f0 .delay 1 (30000,30000,30000) L_0x121b2f0/d;
v0xb92b50_0 .net *"_s0", 0 0, L_0x121ab00;  1 drivers
v0xcbbad0_0 .net *"_s10", 0 0, L_0x121b010;  1 drivers
v0xcbbb90_0 .net *"_s12", 0 0, L_0x121b170;  1 drivers
v0xcbbc50_0 .net *"_s14", 0 0, L_0x121b360;  1 drivers
v0xfb7440_0 .net *"_s16", 0 0, L_0x121b510;  1 drivers
v0xfb7570_0 .net *"_s3", 0 0, L_0x121ab70;  1 drivers
v0xfb4600_0 .net *"_s5", 0 0, L_0x121acd0;  1 drivers
v0xfb46e0_0 .net *"_s6", 0 0, L_0x121af00;  1 drivers
v0xfb47c0_0 .net "in", 3 0, L_0x121b740;  1 drivers
v0xfb5500_0 .net "ors", 1 0, L_0x121ae10;  1 drivers
v0xfb55e0_0 .net "out", 0 0, L_0x121b2f0;  1 drivers
L_0x121ab70 .part L_0x121b740, 0, 1;
L_0x121acd0 .part L_0x121b740, 1, 1;
L_0x121ae10 .concat8 [ 1 1 0 0], L_0x121ab00, L_0x121af00;
L_0x121b010 .part L_0x121b740, 2, 1;
L_0x121b170 .part L_0x121b740, 3, 1;
L_0x121b360 .part L_0x121ae10, 0, 1;
L_0x121b510 .part L_0x121ae10, 1, 1;
S_0xff2b30 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0xc13330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1216fb0/d .functor XNOR 1, L_0x121f680, L_0x121f870, C4<0>, C4<0>;
L_0x1216fb0 .delay 1 (20000,20000,20000) L_0x1216fb0/d;
L_0x1217220/d .functor AND 1, L_0x121f680, L_0x1215fb0, C4<1>, C4<1>;
L_0x1217220 .delay 1 (30000,30000,30000) L_0x1217220/d;
L_0x1217290/d .functor AND 1, L_0x1216fb0, L_0x121f9a0, C4<1>, C4<1>;
L_0x1217290 .delay 1 (30000,30000,30000) L_0x1217290/d;
L_0x12173f0/d .functor OR 1, L_0x1217290, L_0x1217220, C4<0>, C4<0>;
L_0x12173f0 .delay 1 (30000,30000,30000) L_0x12173f0/d;
v0xff2d50_0 .net "a", 0 0, L_0x121f680;  alias, 1 drivers
v0xff2df0_0 .net "a_", 0 0, L_0x1215ea0;  alias, 1 drivers
v0xff2eb0_0 .net "b", 0 0, L_0x121f870;  alias, 1 drivers
v0xff2fa0_0 .net "b_", 0 0, L_0x1215fb0;  alias, 1 drivers
v0xff3040_0 .net "carryin", 0 0, L_0x121f9a0;  alias, 1 drivers
v0xff3180_0 .net "eq", 0 0, L_0x1216fb0;  1 drivers
v0xff3240_0 .net "lt", 0 0, L_0x1217220;  1 drivers
v0xff3300_0 .net "out", 0 0, L_0x12173f0;  1 drivers
v0xff33c0_0 .net "w0", 0 0, L_0x1217290;  1 drivers
S_0xff35d0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0xc13330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1216d90/d .functor OR 1, L_0x12168e0, L_0xff47d0, C4<0>, C4<0>;
L_0x1216d90 .delay 1 (30000,30000,30000) L_0x1216d90/d;
v0xff4360_0 .net "a", 0 0, L_0x121f680;  alias, 1 drivers
v0xff44b0_0 .net "b", 0 0, L_0x1215fb0;  alias, 1 drivers
v0xff4570_0 .net "c1", 0 0, L_0x12168e0;  1 drivers
v0xff4610_0 .net "c2", 0 0, L_0xff47d0;  1 drivers
v0xff46e0_0 .net "carryin", 0 0, L_0x121f9a0;  alias, 1 drivers
v0xff4860_0 .net "carryout", 0 0, L_0x1216d90;  1 drivers
v0xff4900_0 .net "s1", 0 0, L_0x1216820;  1 drivers
v0xff49a0_0 .net "sum", 0 0, L_0x1216a40;  1 drivers
S_0xff3820 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xff35d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1216820/d .functor XOR 1, L_0x121f680, L_0x1215fb0, C4<0>, C4<0>;
L_0x1216820 .delay 1 (30000,30000,30000) L_0x1216820/d;
L_0x12168e0/d .functor AND 1, L_0x121f680, L_0x1215fb0, C4<1>, C4<1>;
L_0x12168e0 .delay 1 (30000,30000,30000) L_0x12168e0/d;
v0xff3a80_0 .net "a", 0 0, L_0x121f680;  alias, 1 drivers
v0xff3b40_0 .net "b", 0 0, L_0x1215fb0;  alias, 1 drivers
v0xff3c00_0 .net "carryout", 0 0, L_0x12168e0;  alias, 1 drivers
v0xff3ca0_0 .net "sum", 0 0, L_0x1216820;  alias, 1 drivers
S_0xff3da0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xff35d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1216a40/d .functor XOR 1, L_0x1216820, L_0x121f9a0, C4<0>, C4<0>;
L_0x1216a40 .delay 1 (30000,30000,30000) L_0x1216a40/d;
L_0xff47d0/d .functor AND 1, L_0x1216820, L_0x121f9a0, C4<1>, C4<1>;
L_0xff47d0 .delay 1 (30000,30000,30000) L_0xff47d0/d;
v0xff4000_0 .net "a", 0 0, L_0x1216820;  alias, 1 drivers
v0xff40a0_0 .net "b", 0 0, L_0x121f9a0;  alias, 1 drivers
v0xff4140_0 .net "carryout", 0 0, L_0xff47d0;  alias, 1 drivers
v0xff4210_0 .net "sum", 0 0, L_0x1216a40;  alias, 1 drivers
S_0xff5dc0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0xc23180;
 .timescale -9 -12;
L_0x2b0ab3d05258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d052a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x121f720/d .functor OR 1, L_0x2b0ab3d05258, L_0x2b0ab3d052a0, C4<0>, C4<0>;
L_0x121f720 .delay 1 (30000,30000,30000) L_0x121f720/d;
v0xff5fb0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05258;  1 drivers
v0xff6090_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d052a0;  1 drivers
S_0xff6170 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0xff6380 .param/l "i" 0 3 41, +C4<011>;
S_0xff6440 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0xff6170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x121fba0/d .functor NOT 1, L_0x1229330, C4<0>, C4<0>, C4<0>;
L_0x121fba0 .delay 1 (10000,10000,10000) L_0x121fba0/d;
L_0x121fcb0/d .functor NOT 1, L_0x1229490, C4<0>, C4<0>, C4<0>;
L_0x121fcb0 .delay 1 (10000,10000,10000) L_0x121fcb0/d;
L_0x1220ba0/d .functor XOR 1, L_0x1229330, L_0x1229490, C4<0>, C4<0>;
L_0x1220ba0 .delay 1 (30000,30000,30000) L_0x1220ba0/d;
L_0x2b0ab3d052e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1221250/d .functor OR 1, L_0x2b0ab3d052e8, L_0x2b0ab3d05330, C4<0>, C4<0>;
L_0x1221250 .delay 1 (30000,30000,30000) L_0x1221250/d;
L_0x1221450/d .functor AND 1, L_0x1229330, L_0x1229490, C4<1>, C4<1>;
L_0x1221450 .delay 1 (30000,30000,30000) L_0x1221450/d;
L_0x1221510/d .functor NAND 1, L_0x1229330, L_0x1229490, C4<1>, C4<1>;
L_0x1221510 .delay 1 (20000,20000,20000) L_0x1221510/d;
L_0x1221670/d .functor XOR 1, L_0x1229330, L_0x1229490, C4<0>, C4<0>;
L_0x1221670 .delay 1 (20000,20000,20000) L_0x1221670/d;
L_0x1221b20/d .functor OR 1, L_0x1229330, L_0x1229490, C4<0>, C4<0>;
L_0x1221b20 .delay 1 (30000,30000,30000) L_0x1221b20/d;
L_0x1229230/d .functor NOT 1, L_0x1225490, C4<0>, C4<0>, C4<0>;
L_0x1229230 .delay 1 (10000,10000,10000) L_0x1229230/d;
v0x1004c10_0 .net "A", 0 0, L_0x1229330;  1 drivers
v0x1004cd0_0 .net "A_", 0 0, L_0x121fba0;  1 drivers
v0x1004d90_0 .net "B", 0 0, L_0x1229490;  1 drivers
v0x1004e60_0 .net "B_", 0 0, L_0x121fcb0;  1 drivers
v0x1004f00_0 .net *"_s12", 0 0, L_0x1221250;  1 drivers
v0x1004ff0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d052e8;  1 drivers
v0x10050b0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05330;  1 drivers
v0x1005190_0 .net *"_s18", 0 0, L_0x1221450;  1 drivers
v0x1005270_0 .net *"_s20", 0 0, L_0x1221510;  1 drivers
v0x10053e0_0 .net *"_s22", 0 0, L_0x1221670;  1 drivers
v0x10054c0_0 .net *"_s24", 0 0, L_0x1221b20;  1 drivers
o0x2b0ab3cac2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10055a0_0 name=_s30
o0x2b0ab3cac2e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1005680_0 name=_s32
v0x1005760_0 .net *"_s8", 0 0, L_0x1220ba0;  1 drivers
v0x1005840_0 .net "carryin", 0 0, L_0x1229530;  1 drivers
v0x10058e0_0 .net "carryout", 0 0, L_0x1228ed0;  1 drivers
v0x1005980_0 .net "carryouts", 7 0, L_0x1353410;  1 drivers
v0x1005b30_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1005bd0_0 .net "result", 0 0, L_0x1225490;  1 drivers
v0x1005cc0_0 .net "results", 7 0, L_0x12218f0;  1 drivers
v0x1005dd0_0 .net "zero", 0 0, L_0x1229230;  1 drivers
LS_0x12218f0_0_0 .concat8 [ 1 1 1 1], L_0x1220070, L_0x12206f0, L_0x1220ba0, L_0x1221250;
LS_0x12218f0_0_4 .concat8 [ 1 1 1 1], L_0x1221450, L_0x1221510, L_0x1221670, L_0x1221b20;
L_0x12218f0 .concat8 [ 4 4 0 0], LS_0x12218f0_0_0, LS_0x12218f0_0_4;
LS_0x1353410_0_0 .concat [ 1 1 1 1], L_0x1220370, L_0x1220a40, o0x2b0ab3cac2b8, L_0x12210a0;
LS_0x1353410_0_4 .concat [ 4 0 0 0], o0x2b0ab3cac2e8;
L_0x1353410 .concat [ 4 4 0 0], LS_0x1353410_0_0, LS_0x1353410_0_4;
S_0xff66c0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0xff6440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1220370/d .functor OR 1, L_0x121fea0, L_0x1220260, C4<0>, C4<0>;
L_0x1220370 .delay 1 (30000,30000,30000) L_0x1220370/d;
v0xff74f0_0 .net "a", 0 0, L_0x1229330;  alias, 1 drivers
v0xff75b0_0 .net "b", 0 0, L_0x1229490;  alias, 1 drivers
v0xff7680_0 .net "c1", 0 0, L_0x121fea0;  1 drivers
v0xff7780_0 .net "c2", 0 0, L_0x1220260;  1 drivers
v0xff7850_0 .net "carryin", 0 0, L_0x1229530;  alias, 1 drivers
v0xff7940_0 .net "carryout", 0 0, L_0x1220370;  1 drivers
v0xff79e0_0 .net "s1", 0 0, L_0x1219760;  1 drivers
v0xff7ad0_0 .net "sum", 0 0, L_0x1220070;  1 drivers
S_0xff6930 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0xff66c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1219760/d .functor XOR 1, L_0x1229330, L_0x1229490, C4<0>, C4<0>;
L_0x1219760 .delay 1 (30000,30000,30000) L_0x1219760/d;
L_0x121fea0/d .functor AND 1, L_0x1229330, L_0x1229490, C4<1>, C4<1>;
L_0x121fea0 .delay 1 (30000,30000,30000) L_0x121fea0/d;
v0xff6b90_0 .net "a", 0 0, L_0x1229330;  alias, 1 drivers
v0xff6c70_0 .net "b", 0 0, L_0x1229490;  alias, 1 drivers
v0xff6d30_0 .net "carryout", 0 0, L_0x121fea0;  alias, 1 drivers
v0xff6dd0_0 .net "sum", 0 0, L_0x1219760;  alias, 1 drivers
S_0xff6f10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0xff66c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1220070/d .functor XOR 1, L_0x1219760, L_0x1229530, C4<0>, C4<0>;
L_0x1220070 .delay 1 (30000,30000,30000) L_0x1220070/d;
L_0x1220260/d .functor AND 1, L_0x1219760, L_0x1229530, C4<1>, C4<1>;
L_0x1220260 .delay 1 (30000,30000,30000) L_0x1220260/d;
v0xff7170_0 .net "a", 0 0, L_0x1219760;  alias, 1 drivers
v0xff7210_0 .net "b", 0 0, L_0x1229530;  alias, 1 drivers
v0xff72b0_0 .net "carryout", 0 0, L_0x1220260;  alias, 1 drivers
v0xff7380_0 .net "sum", 0 0, L_0x1220070;  alias, 1 drivers
S_0xff7ba0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0xff6440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0xffcf90_0 .net "ands", 7 0, L_0x1226ed0;  1 drivers
v0xffd0a0_0 .net "in", 7 0, L_0x1353410;  alias, 1 drivers
v0xffd160_0 .net "out", 0 0, L_0x1228ed0;  alias, 1 drivers
v0xffd230_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xff7dc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xff7ba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xffa4f0_0 .net "A", 7 0, L_0x1353410;  alias, 1 drivers
v0xffa5f0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xffa6b0_0 .net *"_s0", 0 0, L_0x12257f0;  1 drivers
v0xffa770_0 .net *"_s12", 0 0, L_0x1226160;  1 drivers
v0xffa850_0 .net *"_s16", 0 0, L_0x12264c0;  1 drivers
v0xffa980_0 .net *"_s20", 0 0, L_0x12267d0;  1 drivers
v0xffaa60_0 .net *"_s24", 0 0, L_0x1226bc0;  1 drivers
v0xffab40_0 .net *"_s28", 0 0, L_0x1226b50;  1 drivers
v0xffac20_0 .net *"_s4", 0 0, L_0x1225b00;  1 drivers
v0xffad90_0 .net *"_s8", 0 0, L_0x1225e50;  1 drivers
v0xffae70_0 .net "out", 7 0, L_0x1226ed0;  alias, 1 drivers
L_0x12258b0 .part L_0x1353410, 0, 1;
L_0x1225a10 .part v0x12010b0_0, 0, 1;
L_0x1225bc0 .part L_0x1353410, 1, 1;
L_0x1225db0 .part v0x12010b0_0, 1, 1;
L_0x1225f10 .part L_0x1353410, 2, 1;
L_0x1226070 .part v0x12010b0_0, 2, 1;
L_0x1226220 .part L_0x1353410, 3, 1;
L_0x1226380 .part v0x12010b0_0, 3, 1;
L_0x1226580 .part L_0x1353410, 4, 1;
L_0x12266e0 .part v0x12010b0_0, 4, 1;
L_0x1226840 .part L_0x1353410, 5, 1;
L_0x1226ab0 .part v0x12010b0_0, 5, 1;
L_0x1226c80 .part L_0x1353410, 6, 1;
L_0x1226de0 .part v0x12010b0_0, 6, 1;
LS_0x1226ed0_0_0 .concat8 [ 1 1 1 1], L_0x12257f0, L_0x1225b00, L_0x1225e50, L_0x1226160;
LS_0x1226ed0_0_4 .concat8 [ 1 1 1 1], L_0x12264c0, L_0x12267d0, L_0x1226bc0, L_0x1226b50;
L_0x1226ed0 .concat8 [ 4 4 0 0], LS_0x1226ed0_0_0, LS_0x1226ed0_0_4;
L_0x1227290 .part L_0x1353410, 7, 1;
L_0x1227480 .part v0x12010b0_0, 7, 1;
S_0xff8020 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff8230 .param/l "i" 0 4 54, +C4<00>;
L_0x12257f0/d .functor AND 1, L_0x12258b0, L_0x1225a10, C4<1>, C4<1>;
L_0x12257f0 .delay 1 (30000,30000,30000) L_0x12257f0/d;
v0xff8310_0 .net *"_s0", 0 0, L_0x12258b0;  1 drivers
v0xff83f0_0 .net *"_s1", 0 0, L_0x1225a10;  1 drivers
S_0xff84d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff86e0 .param/l "i" 0 4 54, +C4<01>;
L_0x1225b00/d .functor AND 1, L_0x1225bc0, L_0x1225db0, C4<1>, C4<1>;
L_0x1225b00 .delay 1 (30000,30000,30000) L_0x1225b00/d;
v0xff87a0_0 .net *"_s0", 0 0, L_0x1225bc0;  1 drivers
v0xff8880_0 .net *"_s1", 0 0, L_0x1225db0;  1 drivers
S_0xff8960 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff8b70 .param/l "i" 0 4 54, +C4<010>;
L_0x1225e50/d .functor AND 1, L_0x1225f10, L_0x1226070, C4<1>, C4<1>;
L_0x1225e50 .delay 1 (30000,30000,30000) L_0x1225e50/d;
v0xff8c10_0 .net *"_s0", 0 0, L_0x1225f10;  1 drivers
v0xff8cf0_0 .net *"_s1", 0 0, L_0x1226070;  1 drivers
S_0xff8dd0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff8fe0 .param/l "i" 0 4 54, +C4<011>;
L_0x1226160/d .functor AND 1, L_0x1226220, L_0x1226380, C4<1>, C4<1>;
L_0x1226160 .delay 1 (30000,30000,30000) L_0x1226160/d;
v0xff90a0_0 .net *"_s0", 0 0, L_0x1226220;  1 drivers
v0xff9180_0 .net *"_s1", 0 0, L_0x1226380;  1 drivers
S_0xff9260 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff94c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12264c0/d .functor AND 1, L_0x1226580, L_0x12266e0, C4<1>, C4<1>;
L_0x12264c0 .delay 1 (30000,30000,30000) L_0x12264c0/d;
v0xff9580_0 .net *"_s0", 0 0, L_0x1226580;  1 drivers
v0xff9660_0 .net *"_s1", 0 0, L_0x12266e0;  1 drivers
S_0xff9740 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff9950 .param/l "i" 0 4 54, +C4<0101>;
L_0x12267d0/d .functor AND 1, L_0x1226840, L_0x1226ab0, C4<1>, C4<1>;
L_0x12267d0 .delay 1 (30000,30000,30000) L_0x12267d0/d;
v0xff9a10_0 .net *"_s0", 0 0, L_0x1226840;  1 drivers
v0xff9af0_0 .net *"_s1", 0 0, L_0x1226ab0;  1 drivers
S_0xff9bd0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xff9de0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1226bc0/d .functor AND 1, L_0x1226c80, L_0x1226de0, C4<1>, C4<1>;
L_0x1226bc0 .delay 1 (30000,30000,30000) L_0x1226bc0/d;
v0xff9ea0_0 .net *"_s0", 0 0, L_0x1226c80;  1 drivers
v0xff9f80_0 .net *"_s1", 0 0, L_0x1226de0;  1 drivers
S_0xffa060 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xff7dc0;
 .timescale -9 -12;
P_0xffa270 .param/l "i" 0 4 54, +C4<0111>;
L_0x1226b50/d .functor AND 1, L_0x1227290, L_0x1227480, C4<1>, C4<1>;
L_0x1226b50 .delay 1 (30000,30000,30000) L_0x1226b50/d;
v0xffa330_0 .net *"_s0", 0 0, L_0x1227290;  1 drivers
v0xffa410_0 .net *"_s1", 0 0, L_0x1227480;  1 drivers
S_0xffafd0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xff7ba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1228ed0/d .functor OR 1, L_0x1228f90, L_0x1229140, C4<0>, C4<0>;
L_0x1228ed0 .delay 1 (30000,30000,30000) L_0x1228ed0/d;
v0xffcb20_0 .net *"_s10", 0 0, L_0x1228f90;  1 drivers
v0xffcc00_0 .net *"_s12", 0 0, L_0x1229140;  1 drivers
v0xffcce0_0 .net "in", 7 0, L_0x1226ed0;  alias, 1 drivers
v0xffcdb0_0 .net "ors", 1 0, L_0x1228cf0;  1 drivers
v0xffce70_0 .net "out", 0 0, L_0x1228ed0;  alias, 1 drivers
L_0x12280c0 .part L_0x1226ed0, 0, 4;
L_0x1228cf0 .concat8 [ 1 1 0 0], L_0x1227db0, L_0x12289e0;
L_0x1228e30 .part L_0x1226ed0, 4, 4;
L_0x1228f90 .part L_0x1228cf0, 0, 1;
L_0x1229140 .part L_0x1228cf0, 1, 1;
S_0xffb190 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0xffafd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1227570/d .functor OR 1, L_0x1227630, L_0x1227790, C4<0>, C4<0>;
L_0x1227570 .delay 1 (30000,30000,30000) L_0x1227570/d;
L_0x12279c0/d .functor OR 1, L_0x1227ad0, L_0x1227c30, C4<0>, C4<0>;
L_0x12279c0 .delay 1 (30000,30000,30000) L_0x12279c0/d;
L_0x1227db0/d .functor OR 1, L_0x1227e20, L_0x1227fd0, C4<0>, C4<0>;
L_0x1227db0 .delay 1 (30000,30000,30000) L_0x1227db0/d;
v0xffb3e0_0 .net *"_s0", 0 0, L_0x1227570;  1 drivers
v0xffb4e0_0 .net *"_s10", 0 0, L_0x1227ad0;  1 drivers
v0xffb5c0_0 .net *"_s12", 0 0, L_0x1227c30;  1 drivers
v0xffb680_0 .net *"_s14", 0 0, L_0x1227e20;  1 drivers
v0xffb760_0 .net *"_s16", 0 0, L_0x1227fd0;  1 drivers
v0xffb890_0 .net *"_s3", 0 0, L_0x1227630;  1 drivers
v0xffb970_0 .net *"_s5", 0 0, L_0x1227790;  1 drivers
v0xffba50_0 .net *"_s6", 0 0, L_0x12279c0;  1 drivers
v0xffbb30_0 .net "in", 3 0, L_0x12280c0;  1 drivers
v0xffbca0_0 .net "ors", 1 0, L_0x12278d0;  1 drivers
v0xffbd80_0 .net "out", 0 0, L_0x1227db0;  1 drivers
L_0x1227630 .part L_0x12280c0, 0, 1;
L_0x1227790 .part L_0x12280c0, 1, 1;
L_0x12278d0 .concat8 [ 1 1 0 0], L_0x1227570, L_0x12279c0;
L_0x1227ad0 .part L_0x12280c0, 2, 1;
L_0x1227c30 .part L_0x12280c0, 3, 1;
L_0x1227e20 .part L_0x12278d0, 0, 1;
L_0x1227fd0 .part L_0x12278d0, 1, 1;
S_0xffbea0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0xffafd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12281f0/d .functor OR 1, L_0x1228260, L_0x12283c0, C4<0>, C4<0>;
L_0x12281f0 .delay 1 (30000,30000,30000) L_0x12281f0/d;
L_0x12285f0/d .functor OR 1, L_0x1228700, L_0x1228860, C4<0>, C4<0>;
L_0x12285f0 .delay 1 (30000,30000,30000) L_0x12285f0/d;
L_0x12289e0/d .functor OR 1, L_0x1228a50, L_0x1228c00, C4<0>, C4<0>;
L_0x12289e0 .delay 1 (30000,30000,30000) L_0x12289e0/d;
v0xffc060_0 .net *"_s0", 0 0, L_0x12281f0;  1 drivers
v0xffc160_0 .net *"_s10", 0 0, L_0x1228700;  1 drivers
v0xffc240_0 .net *"_s12", 0 0, L_0x1228860;  1 drivers
v0xffc300_0 .net *"_s14", 0 0, L_0x1228a50;  1 drivers
v0xffc3e0_0 .net *"_s16", 0 0, L_0x1228c00;  1 drivers
v0xffc510_0 .net *"_s3", 0 0, L_0x1228260;  1 drivers
v0xffc5f0_0 .net *"_s5", 0 0, L_0x12283c0;  1 drivers
v0xffc6d0_0 .net *"_s6", 0 0, L_0x12285f0;  1 drivers
v0xffc7b0_0 .net "in", 3 0, L_0x1228e30;  1 drivers
v0xffc920_0 .net "ors", 1 0, L_0x1228500;  1 drivers
v0xffca00_0 .net "out", 0 0, L_0x12289e0;  1 drivers
L_0x1228260 .part L_0x1228e30, 0, 1;
L_0x12283c0 .part L_0x1228e30, 1, 1;
L_0x1228500 .concat8 [ 1 1 0 0], L_0x12281f0, L_0x12285f0;
L_0x1228700 .part L_0x1228e30, 2, 1;
L_0x1228860 .part L_0x1228e30, 3, 1;
L_0x1228a50 .part L_0x1228500, 0, 1;
L_0x1228c00 .part L_0x1228500, 1, 1;
S_0xffd4e0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0xff6440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10027e0_0 .net "ands", 7 0, L_0x1223490;  1 drivers
v0x10028f0_0 .net "in", 7 0, L_0x12218f0;  alias, 1 drivers
v0x10029b0_0 .net "out", 0 0, L_0x1225490;  alias, 1 drivers
v0x1002a80_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0xffd660 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0xffd4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0xfffda0_0 .net "A", 7 0, L_0x12218f0;  alias, 1 drivers
v0xfffea0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xffff60_0 .net *"_s0", 0 0, L_0x1221c80;  1 drivers
v0x1000020_0 .net *"_s12", 0 0, L_0x1222640;  1 drivers
v0x1000100_0 .net *"_s16", 0 0, L_0x12229a0;  1 drivers
v0x1000230_0 .net *"_s20", 0 0, L_0x1222dd0;  1 drivers
v0x1000310_0 .net *"_s24", 0 0, L_0x1223100;  1 drivers
v0x10003f0_0 .net *"_s28", 0 0, L_0x1223090;  1 drivers
v0x10004d0_0 .net *"_s4", 0 0, L_0x1222020;  1 drivers
v0x1000640_0 .net *"_s8", 0 0, L_0x1222330;  1 drivers
v0x1000720_0 .net "out", 7 0, L_0x1223490;  alias, 1 drivers
L_0x1221d90 .part L_0x12218f0, 0, 1;
L_0x1221f80 .part v0x12010b0_0, 0, 1;
L_0x12220e0 .part L_0x12218f0, 1, 1;
L_0x1222240 .part v0x12010b0_0, 1, 1;
L_0x12223f0 .part L_0x12218f0, 2, 1;
L_0x1222550 .part v0x12010b0_0, 2, 1;
L_0x1222700 .part L_0x12218f0, 3, 1;
L_0x1222860 .part v0x12010b0_0, 3, 1;
L_0x1222a60 .part L_0x12218f0, 4, 1;
L_0x1222cd0 .part v0x12010b0_0, 4, 1;
L_0x1222e40 .part L_0x12218f0, 5, 1;
L_0x1222fa0 .part v0x12010b0_0, 5, 1;
L_0x12231c0 .part L_0x12218f0, 6, 1;
L_0x1223320 .part v0x12010b0_0, 6, 1;
LS_0x1223490_0_0 .concat8 [ 1 1 1 1], L_0x1221c80, L_0x1222020, L_0x1222330, L_0x1222640;
LS_0x1223490_0_4 .concat8 [ 1 1 1 1], L_0x12229a0, L_0x1222dd0, L_0x1223100, L_0x1223090;
L_0x1223490 .concat8 [ 4 4 0 0], LS_0x1223490_0_0, LS_0x1223490_0_4;
L_0x1223850 .part L_0x12218f0, 7, 1;
L_0x1223a40 .part v0x12010b0_0, 7, 1;
S_0xffd8a0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xffdab0 .param/l "i" 0 4 54, +C4<00>;
L_0x1221c80/d .functor AND 1, L_0x1221d90, L_0x1221f80, C4<1>, C4<1>;
L_0x1221c80 .delay 1 (30000,30000,30000) L_0x1221c80/d;
v0xffdb90_0 .net *"_s0", 0 0, L_0x1221d90;  1 drivers
v0xffdc70_0 .net *"_s1", 0 0, L_0x1221f80;  1 drivers
S_0xffdd50 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xffdf60 .param/l "i" 0 4 54, +C4<01>;
L_0x1222020/d .functor AND 1, L_0x12220e0, L_0x1222240, C4<1>, C4<1>;
L_0x1222020 .delay 1 (30000,30000,30000) L_0x1222020/d;
v0xffe020_0 .net *"_s0", 0 0, L_0x12220e0;  1 drivers
v0xffe100_0 .net *"_s1", 0 0, L_0x1222240;  1 drivers
S_0xffe1e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xffe420 .param/l "i" 0 4 54, +C4<010>;
L_0x1222330/d .functor AND 1, L_0x12223f0, L_0x1222550, C4<1>, C4<1>;
L_0x1222330 .delay 1 (30000,30000,30000) L_0x1222330/d;
v0xffe4c0_0 .net *"_s0", 0 0, L_0x12223f0;  1 drivers
v0xffe5a0_0 .net *"_s1", 0 0, L_0x1222550;  1 drivers
S_0xffe680 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xffe890 .param/l "i" 0 4 54, +C4<011>;
L_0x1222640/d .functor AND 1, L_0x1222700, L_0x1222860, C4<1>, C4<1>;
L_0x1222640 .delay 1 (30000,30000,30000) L_0x1222640/d;
v0xffe950_0 .net *"_s0", 0 0, L_0x1222700;  1 drivers
v0xffea30_0 .net *"_s1", 0 0, L_0x1222860;  1 drivers
S_0xffeb10 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xffed70 .param/l "i" 0 4 54, +C4<0100>;
L_0x12229a0/d .functor AND 1, L_0x1222a60, L_0x1222cd0, C4<1>, C4<1>;
L_0x12229a0 .delay 1 (30000,30000,30000) L_0x12229a0/d;
v0xffee30_0 .net *"_s0", 0 0, L_0x1222a60;  1 drivers
v0xffef10_0 .net *"_s1", 0 0, L_0x1222cd0;  1 drivers
S_0xffeff0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xfff200 .param/l "i" 0 4 54, +C4<0101>;
L_0x1222dd0/d .functor AND 1, L_0x1222e40, L_0x1222fa0, C4<1>, C4<1>;
L_0x1222dd0 .delay 1 (30000,30000,30000) L_0x1222dd0/d;
v0xfff2c0_0 .net *"_s0", 0 0, L_0x1222e40;  1 drivers
v0xfff3a0_0 .net *"_s1", 0 0, L_0x1222fa0;  1 drivers
S_0xfff480 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xfff690 .param/l "i" 0 4 54, +C4<0110>;
L_0x1223100/d .functor AND 1, L_0x12231c0, L_0x1223320, C4<1>, C4<1>;
L_0x1223100 .delay 1 (30000,30000,30000) L_0x1223100/d;
v0xfff750_0 .net *"_s0", 0 0, L_0x12231c0;  1 drivers
v0xfff830_0 .net *"_s1", 0 0, L_0x1223320;  1 drivers
S_0xfff910 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0xffd660;
 .timescale -9 -12;
P_0xfffb20 .param/l "i" 0 4 54, +C4<0111>;
L_0x1223090/d .functor AND 1, L_0x1223850, L_0x1223a40, C4<1>, C4<1>;
L_0x1223090 .delay 1 (30000,30000,30000) L_0x1223090/d;
v0xfffbe0_0 .net *"_s0", 0 0, L_0x1223850;  1 drivers
v0xfffcc0_0 .net *"_s1", 0 0, L_0x1223a40;  1 drivers
S_0x1000880 .scope module, "ors" "or8" 4 72, 4 16 0, S_0xffd4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1225490/d .functor OR 1, L_0x1225550, L_0x1225700, C4<0>, C4<0>;
L_0x1225490 .delay 1 (30000,30000,30000) L_0x1225490/d;
v0x1002370_0 .net *"_s10", 0 0, L_0x1225550;  1 drivers
v0x1002450_0 .net *"_s12", 0 0, L_0x1225700;  1 drivers
v0x1002530_0 .net "in", 7 0, L_0x1223490;  alias, 1 drivers
v0x1002600_0 .net "ors", 1 0, L_0x12252b0;  1 drivers
v0x10026c0_0 .net "out", 0 0, L_0x1225490;  alias, 1 drivers
L_0x1224680 .part L_0x1223490, 0, 4;
L_0x12252b0 .concat8 [ 1 1 0 0], L_0x1224370, L_0x1224fa0;
L_0x12253f0 .part L_0x1223490, 4, 4;
L_0x1225550 .part L_0x12252b0, 0, 1;
L_0x1225700 .part L_0x12252b0, 1, 1;
S_0x1000a40 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1000880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1223b30/d .functor OR 1, L_0x1223bf0, L_0x1223d50, C4<0>, C4<0>;
L_0x1223b30 .delay 1 (30000,30000,30000) L_0x1223b30/d;
L_0x1223f80/d .functor OR 1, L_0x1224090, L_0x12241f0, C4<0>, C4<0>;
L_0x1223f80 .delay 1 (30000,30000,30000) L_0x1223f80/d;
L_0x1224370/d .functor OR 1, L_0x12243e0, L_0x1224590, C4<0>, C4<0>;
L_0x1224370 .delay 1 (30000,30000,30000) L_0x1224370/d;
v0x1000c90_0 .net *"_s0", 0 0, L_0x1223b30;  1 drivers
v0x1000d90_0 .net *"_s10", 0 0, L_0x1224090;  1 drivers
v0x1000e70_0 .net *"_s12", 0 0, L_0x12241f0;  1 drivers
v0x1000f30_0 .net *"_s14", 0 0, L_0x12243e0;  1 drivers
v0x1000ff0_0 .net *"_s16", 0 0, L_0x1224590;  1 drivers
v0x10010e0_0 .net *"_s3", 0 0, L_0x1223bf0;  1 drivers
v0x10011c0_0 .net *"_s5", 0 0, L_0x1223d50;  1 drivers
v0x10012a0_0 .net *"_s6", 0 0, L_0x1223f80;  1 drivers
v0x1001380_0 .net "in", 3 0, L_0x1224680;  1 drivers
v0x10014f0_0 .net "ors", 1 0, L_0x1223e90;  1 drivers
v0x10015d0_0 .net "out", 0 0, L_0x1224370;  1 drivers
L_0x1223bf0 .part L_0x1224680, 0, 1;
L_0x1223d50 .part L_0x1224680, 1, 1;
L_0x1223e90 .concat8 [ 1 1 0 0], L_0x1223b30, L_0x1223f80;
L_0x1224090 .part L_0x1224680, 2, 1;
L_0x12241f0 .part L_0x1224680, 3, 1;
L_0x12243e0 .part L_0x1223e90, 0, 1;
L_0x1224590 .part L_0x1223e90, 1, 1;
S_0x10016f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1000880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12247b0/d .functor OR 1, L_0x1224820, L_0x1224980, C4<0>, C4<0>;
L_0x12247b0 .delay 1 (30000,30000,30000) L_0x12247b0/d;
L_0x1224bb0/d .functor OR 1, L_0x1224cc0, L_0x1224e20, C4<0>, C4<0>;
L_0x1224bb0 .delay 1 (30000,30000,30000) L_0x1224bb0/d;
L_0x1224fa0/d .functor OR 1, L_0x1225010, L_0x12251c0, C4<0>, C4<0>;
L_0x1224fa0 .delay 1 (30000,30000,30000) L_0x1224fa0/d;
v0x10018b0_0 .net *"_s0", 0 0, L_0x12247b0;  1 drivers
v0x10019b0_0 .net *"_s10", 0 0, L_0x1224cc0;  1 drivers
v0x1001a90_0 .net *"_s12", 0 0, L_0x1224e20;  1 drivers
v0x1001b50_0 .net *"_s14", 0 0, L_0x1225010;  1 drivers
v0x1001c30_0 .net *"_s16", 0 0, L_0x12251c0;  1 drivers
v0x1001d60_0 .net *"_s3", 0 0, L_0x1224820;  1 drivers
v0x1001e40_0 .net *"_s5", 0 0, L_0x1224980;  1 drivers
v0x1001f20_0 .net *"_s6", 0 0, L_0x1224bb0;  1 drivers
v0x1002000_0 .net "in", 3 0, L_0x12253f0;  1 drivers
v0x1002170_0 .net "ors", 1 0, L_0x1224ac0;  1 drivers
v0x1002250_0 .net "out", 0 0, L_0x1224fa0;  1 drivers
L_0x1224820 .part L_0x12253f0, 0, 1;
L_0x1224980 .part L_0x12253f0, 1, 1;
L_0x1224ac0 .concat8 [ 1 1 0 0], L_0x12247b0, L_0x1224bb0;
L_0x1224cc0 .part L_0x12253f0, 2, 1;
L_0x1224e20 .part L_0x12253f0, 3, 1;
L_0x1225010 .part L_0x1224ac0, 0, 1;
L_0x12251c0 .part L_0x1224ac0, 1, 1;
S_0x1002b60 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0xff6440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1220c60/d .functor XNOR 1, L_0x1229330, L_0x1229490, C4<0>, C4<0>;
L_0x1220c60 .delay 1 (20000,20000,20000) L_0x1220c60/d;
L_0x1220ed0/d .functor AND 1, L_0x1229330, L_0x121fcb0, C4<1>, C4<1>;
L_0x1220ed0 .delay 1 (30000,30000,30000) L_0x1220ed0/d;
L_0x1220f40/d .functor AND 1, L_0x1220c60, L_0x1229530, C4<1>, C4<1>;
L_0x1220f40 .delay 1 (30000,30000,30000) L_0x1220f40/d;
L_0x12210a0/d .functor OR 1, L_0x1220f40, L_0x1220ed0, C4<0>, C4<0>;
L_0x12210a0 .delay 1 (30000,30000,30000) L_0x12210a0/d;
v0x1002e10_0 .net "a", 0 0, L_0x1229330;  alias, 1 drivers
v0x1002f00_0 .net "a_", 0 0, L_0x121fba0;  alias, 1 drivers
v0x1002fc0_0 .net "b", 0 0, L_0x1229490;  alias, 1 drivers
v0x10030b0_0 .net "b_", 0 0, L_0x121fcb0;  alias, 1 drivers
v0x1003150_0 .net "carryin", 0 0, L_0x1229530;  alias, 1 drivers
v0x1003290_0 .net "eq", 0 0, L_0x1220c60;  1 drivers
v0x1003350_0 .net "lt", 0 0, L_0x1220ed0;  1 drivers
v0x1003410_0 .net "out", 0 0, L_0x12210a0;  1 drivers
v0x10034d0_0 .net "w0", 0 0, L_0x1220f40;  1 drivers
S_0x1003720 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0xff6440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1220a40/d .functor OR 1, L_0x1220590, L_0x1004980, C4<0>, C4<0>;
L_0x1220a40 .delay 1 (30000,30000,30000) L_0x1220a40/d;
v0x1004510_0 .net "a", 0 0, L_0x1229330;  alias, 1 drivers
v0x1004660_0 .net "b", 0 0, L_0x121fcb0;  alias, 1 drivers
v0x1004720_0 .net "c1", 0 0, L_0x1220590;  1 drivers
v0x10047c0_0 .net "c2", 0 0, L_0x1004980;  1 drivers
v0x1004890_0 .net "carryin", 0 0, L_0x1229530;  alias, 1 drivers
v0x1004a10_0 .net "carryout", 0 0, L_0x1220a40;  1 drivers
v0x1004ab0_0 .net "s1", 0 0, L_0x12204d0;  1 drivers
v0x1004b50_0 .net "sum", 0 0, L_0x12206f0;  1 drivers
S_0x1003970 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1003720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12204d0/d .functor XOR 1, L_0x1229330, L_0x121fcb0, C4<0>, C4<0>;
L_0x12204d0 .delay 1 (30000,30000,30000) L_0x12204d0/d;
L_0x1220590/d .functor AND 1, L_0x1229330, L_0x121fcb0, C4<1>, C4<1>;
L_0x1220590 .delay 1 (30000,30000,30000) L_0x1220590/d;
v0x1003bd0_0 .net "a", 0 0, L_0x1229330;  alias, 1 drivers
v0x1003c90_0 .net "b", 0 0, L_0x121fcb0;  alias, 1 drivers
v0x1003d50_0 .net "carryout", 0 0, L_0x1220590;  alias, 1 drivers
v0x1003df0_0 .net "sum", 0 0, L_0x12204d0;  alias, 1 drivers
S_0x1003f20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1003720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12206f0/d .functor XOR 1, L_0x12204d0, L_0x1229530, C4<0>, C4<0>;
L_0x12206f0 .delay 1 (30000,30000,30000) L_0x12206f0/d;
L_0x1004980/d .functor AND 1, L_0x12204d0, L_0x1229530, C4<1>, C4<1>;
L_0x1004980 .delay 1 (30000,30000,30000) L_0x1004980/d;
v0x1004180_0 .net "a", 0 0, L_0x12204d0;  alias, 1 drivers
v0x1004250_0 .net "b", 0 0, L_0x1229530;  alias, 1 drivers
v0x10042f0_0 .net "carryout", 0 0, L_0x1004980;  alias, 1 drivers
v0x10043c0_0 .net "sum", 0 0, L_0x12206f0;  alias, 1 drivers
S_0x1005f70 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0xff6170;
 .timescale -9 -12;
L_0x2b0ab3d05378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d053c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1229660/d .functor OR 1, L_0x2b0ab3d05378, L_0x2b0ab3d053c0, C4<0>, C4<0>;
L_0x1229660 .delay 1 (30000,30000,30000) L_0x1229660/d;
v0x1006160_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05378;  1 drivers
v0x1006240_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d053c0;  1 drivers
S_0x1006320 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1006580 .param/l "i" 0 3 41, +C4<0100>;
S_0x1006640 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1006320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1229770/d .functor NOT 1, L_0x1232f10, C4<0>, C4<0>, C4<0>;
L_0x1229770 .delay 1 (10000,10000,10000) L_0x1229770/d;
L_0x1229880/d .functor NOT 1, L_0x1233070, C4<0>, C4<0>, C4<0>;
L_0x1229880 .delay 1 (10000,10000,10000) L_0x1229880/d;
L_0x122a8d0/d .functor XOR 1, L_0x1232f10, L_0x1233070, C4<0>, C4<0>;
L_0x122a8d0 .delay 1 (30000,30000,30000) L_0x122a8d0/d;
L_0x2b0ab3d05408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122af80/d .functor OR 1, L_0x2b0ab3d05408, L_0x2b0ab3d05450, C4<0>, C4<0>;
L_0x122af80 .delay 1 (30000,30000,30000) L_0x122af80/d;
L_0x122b180/d .functor AND 1, L_0x1232f10, L_0x1233070, C4<1>, C4<1>;
L_0x122b180 .delay 1 (30000,30000,30000) L_0x122b180/d;
L_0x122b240/d .functor NAND 1, L_0x1232f10, L_0x1233070, C4<1>, C4<1>;
L_0x122b240 .delay 1 (20000,20000,20000) L_0x122b240/d;
L_0x122b3a0/d .functor XOR 1, L_0x1232f10, L_0x1233070, C4<0>, C4<0>;
L_0x122b3a0 .delay 1 (20000,20000,20000) L_0x122b3a0/d;
L_0x122b850/d .functor OR 1, L_0x1232f10, L_0x1233070, C4<0>, C4<0>;
L_0x122b850 .delay 1 (30000,30000,30000) L_0x122b850/d;
L_0x1232e10/d .functor NOT 1, L_0x122f0e0, C4<0>, C4<0>, C4<0>;
L_0x1232e10 .delay 1 (10000,10000,10000) L_0x1232e10/d;
v0x1014d40_0 .net "A", 0 0, L_0x1232f10;  1 drivers
v0x1014e00_0 .net "A_", 0 0, L_0x1229770;  1 drivers
v0x1014ec0_0 .net "B", 0 0, L_0x1233070;  1 drivers
v0x1014f90_0 .net "B_", 0 0, L_0x1229880;  1 drivers
v0x1015030_0 .net *"_s12", 0 0, L_0x122af80;  1 drivers
v0x1015120_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05408;  1 drivers
v0x10151e0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05450;  1 drivers
v0x10152c0_0 .net *"_s18", 0 0, L_0x122b180;  1 drivers
v0x10153a0_0 .net *"_s20", 0 0, L_0x122b240;  1 drivers
v0x1015510_0 .net *"_s22", 0 0, L_0x122b3a0;  1 drivers
v0x10155f0_0 .net *"_s24", 0 0, L_0x122b850;  1 drivers
o0x2b0ab3cae808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10156d0_0 name=_s30
o0x2b0ab3cae838 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10157b0_0 name=_s32
v0x1015890_0 .net *"_s8", 0 0, L_0x122a8d0;  1 drivers
v0x1015970_0 .net "carryin", 0 0, L_0x1233110;  1 drivers
v0x1015a10_0 .net "carryout", 0 0, L_0x1232ab0;  1 drivers
v0x1015ab0_0 .net "carryouts", 7 0, L_0x13535a0;  1 drivers
v0x1015c60_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1015d00_0 .net "result", 0 0, L_0x122f0e0;  1 drivers
v0x1015df0_0 .net "results", 7 0, L_0x122b620;  1 drivers
v0x1015f00_0 .net "zero", 0 0, L_0x1232e10;  1 drivers
LS_0x122b620_0_0 .concat8 [ 1 1 1 1], L_0x1229da0, L_0x122a3d0, L_0x122a8d0, L_0x122af80;
LS_0x122b620_0_4 .concat8 [ 1 1 1 1], L_0x122b180, L_0x122b240, L_0x122b3a0, L_0x122b850;
L_0x122b620 .concat8 [ 4 4 0 0], LS_0x122b620_0_0, LS_0x122b620_0_4;
LS_0x13535a0_0_0 .concat [ 1 1 1 1], L_0x122a050, L_0x122a770, o0x2b0ab3cae808, L_0x122add0;
LS_0x13535a0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cae838;
L_0x13535a0 .concat [ 4 4 0 0], LS_0x13535a0_0_0, LS_0x13535a0_0_4;
S_0x10068c0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1006640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x122a050/d .functor OR 1, L_0x1229b30, L_0x1229ef0, C4<0>, C4<0>;
L_0x122a050 .delay 1 (30000,30000,30000) L_0x122a050/d;
v0x10076c0_0 .net "a", 0 0, L_0x1232f10;  alias, 1 drivers
v0x1007780_0 .net "b", 0 0, L_0x1233070;  alias, 1 drivers
v0x1007850_0 .net "c1", 0 0, L_0x1229b30;  1 drivers
v0x1007950_0 .net "c2", 0 0, L_0x1229ef0;  1 drivers
v0x1007a20_0 .net "carryin", 0 0, L_0x1233110;  alias, 1 drivers
v0x1007b10_0 .net "carryout", 0 0, L_0x122a050;  1 drivers
v0x1007bb0_0 .net "s1", 0 0, L_0x1229a70;  1 drivers
v0x1007ca0_0 .net "sum", 0 0, L_0x1229da0;  1 drivers
S_0x1006b30 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10068c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1229a70/d .functor XOR 1, L_0x1232f10, L_0x1233070, C4<0>, C4<0>;
L_0x1229a70 .delay 1 (30000,30000,30000) L_0x1229a70/d;
L_0x1229b30/d .functor AND 1, L_0x1232f10, L_0x1233070, C4<1>, C4<1>;
L_0x1229b30 .delay 1 (30000,30000,30000) L_0x1229b30/d;
v0x1006d90_0 .net "a", 0 0, L_0x1232f10;  alias, 1 drivers
v0x1006e70_0 .net "b", 0 0, L_0x1233070;  alias, 1 drivers
v0x1006f30_0 .net "carryout", 0 0, L_0x1229b30;  alias, 1 drivers
v0x1006fd0_0 .net "sum", 0 0, L_0x1229a70;  alias, 1 drivers
S_0x1007110 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10068c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1229da0/d .functor XOR 1, L_0x1229a70, L_0x1233110, C4<0>, C4<0>;
L_0x1229da0 .delay 1 (30000,30000,30000) L_0x1229da0/d;
L_0x1229ef0/d .functor AND 1, L_0x1229a70, L_0x1233110, C4<1>, C4<1>;
L_0x1229ef0 .delay 1 (30000,30000,30000) L_0x1229ef0/d;
v0x1007370_0 .net "a", 0 0, L_0x1229a70;  alias, 1 drivers
v0x1007410_0 .net "b", 0 0, L_0x1233110;  alias, 1 drivers
v0x10074b0_0 .net "carryout", 0 0, L_0x1229ef0;  alias, 1 drivers
v0x1007550_0 .net "sum", 0 0, L_0x1229da0;  alias, 1 drivers
S_0x1007d70 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1006640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x100d160_0 .net "ands", 7 0, L_0x1230b20;  1 drivers
v0x100d270_0 .net "in", 7 0, L_0x13535a0;  alias, 1 drivers
v0x100d330_0 .net "out", 0 0, L_0x1232ab0;  alias, 1 drivers
v0x100d400_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1007f90 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1007d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x100a6c0_0 .net "A", 7 0, L_0x13535a0;  alias, 1 drivers
v0x100a7c0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x100a880_0 .net *"_s0", 0 0, L_0x122f440;  1 drivers
v0x100a940_0 .net *"_s12", 0 0, L_0x122fdb0;  1 drivers
v0x100aa20_0 .net *"_s16", 0 0, L_0x1230110;  1 drivers
v0x100ab50_0 .net *"_s20", 0 0, L_0x1230420;  1 drivers
v0x100ac30_0 .net *"_s24", 0 0, L_0x1230810;  1 drivers
v0x100ad10_0 .net *"_s28", 0 0, L_0x12307a0;  1 drivers
v0x100adf0_0 .net *"_s4", 0 0, L_0x122f750;  1 drivers
v0x100af60_0 .net *"_s8", 0 0, L_0x122faa0;  1 drivers
v0x100b040_0 .net "out", 7 0, L_0x1230b20;  alias, 1 drivers
L_0x122f500 .part L_0x13535a0, 0, 1;
L_0x122f660 .part v0x12010b0_0, 0, 1;
L_0x122f810 .part L_0x13535a0, 1, 1;
L_0x122fa00 .part v0x12010b0_0, 1, 1;
L_0x122fb60 .part L_0x13535a0, 2, 1;
L_0x122fcc0 .part v0x12010b0_0, 2, 1;
L_0x122fe70 .part L_0x13535a0, 3, 1;
L_0x122ffd0 .part v0x12010b0_0, 3, 1;
L_0x12301d0 .part L_0x13535a0, 4, 1;
L_0x1230330 .part v0x12010b0_0, 4, 1;
L_0x1230490 .part L_0x13535a0, 5, 1;
L_0x1230700 .part v0x12010b0_0, 5, 1;
L_0x12308d0 .part L_0x13535a0, 6, 1;
L_0x1230a30 .part v0x12010b0_0, 6, 1;
LS_0x1230b20_0_0 .concat8 [ 1 1 1 1], L_0x122f440, L_0x122f750, L_0x122faa0, L_0x122fdb0;
LS_0x1230b20_0_4 .concat8 [ 1 1 1 1], L_0x1230110, L_0x1230420, L_0x1230810, L_0x12307a0;
L_0x1230b20 .concat8 [ 4 4 0 0], LS_0x1230b20_0_0, LS_0x1230b20_0_4;
L_0x1230ee0 .part L_0x13535a0, 7, 1;
L_0x1231060 .part v0x12010b0_0, 7, 1;
S_0x10081f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x1008400 .param/l "i" 0 4 54, +C4<00>;
L_0x122f440/d .functor AND 1, L_0x122f500, L_0x122f660, C4<1>, C4<1>;
L_0x122f440 .delay 1 (30000,30000,30000) L_0x122f440/d;
v0x10084e0_0 .net *"_s0", 0 0, L_0x122f500;  1 drivers
v0x10085c0_0 .net *"_s1", 0 0, L_0x122f660;  1 drivers
S_0x10086a0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x10088b0 .param/l "i" 0 4 54, +C4<01>;
L_0x122f750/d .functor AND 1, L_0x122f810, L_0x122fa00, C4<1>, C4<1>;
L_0x122f750 .delay 1 (30000,30000,30000) L_0x122f750/d;
v0x1008970_0 .net *"_s0", 0 0, L_0x122f810;  1 drivers
v0x1008a50_0 .net *"_s1", 0 0, L_0x122fa00;  1 drivers
S_0x1008b30 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x1008d40 .param/l "i" 0 4 54, +C4<010>;
L_0x122faa0/d .functor AND 1, L_0x122fb60, L_0x122fcc0, C4<1>, C4<1>;
L_0x122faa0 .delay 1 (30000,30000,30000) L_0x122faa0/d;
v0x1008de0_0 .net *"_s0", 0 0, L_0x122fb60;  1 drivers
v0x1008ec0_0 .net *"_s1", 0 0, L_0x122fcc0;  1 drivers
S_0x1008fa0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x10091b0 .param/l "i" 0 4 54, +C4<011>;
L_0x122fdb0/d .functor AND 1, L_0x122fe70, L_0x122ffd0, C4<1>, C4<1>;
L_0x122fdb0 .delay 1 (30000,30000,30000) L_0x122fdb0/d;
v0x1009270_0 .net *"_s0", 0 0, L_0x122fe70;  1 drivers
v0x1009350_0 .net *"_s1", 0 0, L_0x122ffd0;  1 drivers
S_0x1009430 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x1009690 .param/l "i" 0 4 54, +C4<0100>;
L_0x1230110/d .functor AND 1, L_0x12301d0, L_0x1230330, C4<1>, C4<1>;
L_0x1230110 .delay 1 (30000,30000,30000) L_0x1230110/d;
v0x1009750_0 .net *"_s0", 0 0, L_0x12301d0;  1 drivers
v0x1009830_0 .net *"_s1", 0 0, L_0x1230330;  1 drivers
S_0x1009910 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x1009b20 .param/l "i" 0 4 54, +C4<0101>;
L_0x1230420/d .functor AND 1, L_0x1230490, L_0x1230700, C4<1>, C4<1>;
L_0x1230420 .delay 1 (30000,30000,30000) L_0x1230420/d;
v0x1009be0_0 .net *"_s0", 0 0, L_0x1230490;  1 drivers
v0x1009cc0_0 .net *"_s1", 0 0, L_0x1230700;  1 drivers
S_0x1009da0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x1009fb0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1230810/d .functor AND 1, L_0x12308d0, L_0x1230a30, C4<1>, C4<1>;
L_0x1230810 .delay 1 (30000,30000,30000) L_0x1230810/d;
v0x100a070_0 .net *"_s0", 0 0, L_0x12308d0;  1 drivers
v0x100a150_0 .net *"_s1", 0 0, L_0x1230a30;  1 drivers
S_0x100a230 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1007f90;
 .timescale -9 -12;
P_0x100a440 .param/l "i" 0 4 54, +C4<0111>;
L_0x12307a0/d .functor AND 1, L_0x1230ee0, L_0x1231060, C4<1>, C4<1>;
L_0x12307a0 .delay 1 (30000,30000,30000) L_0x12307a0/d;
v0x100a500_0 .net *"_s0", 0 0, L_0x1230ee0;  1 drivers
v0x100a5e0_0 .net *"_s1", 0 0, L_0x1231060;  1 drivers
S_0x100b1a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1007d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1232ab0/d .functor OR 1, L_0x1232b70, L_0x1232d20, C4<0>, C4<0>;
L_0x1232ab0 .delay 1 (30000,30000,30000) L_0x1232ab0/d;
v0x100ccf0_0 .net *"_s10", 0 0, L_0x1232b70;  1 drivers
v0x100cdd0_0 .net *"_s12", 0 0, L_0x1232d20;  1 drivers
v0x100ceb0_0 .net "in", 7 0, L_0x1230b20;  alias, 1 drivers
v0x100cf80_0 .net "ors", 1 0, L_0x12328d0;  1 drivers
v0x100d040_0 .net "out", 0 0, L_0x1232ab0;  alias, 1 drivers
L_0x1231ca0 .part L_0x1230b20, 0, 4;
L_0x12328d0 .concat8 [ 1 1 0 0], L_0x1231990, L_0x12325c0;
L_0x1232a10 .part L_0x1230b20, 4, 4;
L_0x1232b70 .part L_0x12328d0, 0, 1;
L_0x1232d20 .part L_0x12328d0, 1, 1;
S_0x100b360 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x100b1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1231150/d .functor OR 1, L_0x1231210, L_0x1231370, C4<0>, C4<0>;
L_0x1231150 .delay 1 (30000,30000,30000) L_0x1231150/d;
L_0x12315a0/d .functor OR 1, L_0x12316b0, L_0x1231810, C4<0>, C4<0>;
L_0x12315a0 .delay 1 (30000,30000,30000) L_0x12315a0/d;
L_0x1231990/d .functor OR 1, L_0x1231a00, L_0x1231bb0, C4<0>, C4<0>;
L_0x1231990 .delay 1 (30000,30000,30000) L_0x1231990/d;
v0x100b5b0_0 .net *"_s0", 0 0, L_0x1231150;  1 drivers
v0x100b6b0_0 .net *"_s10", 0 0, L_0x12316b0;  1 drivers
v0x100b790_0 .net *"_s12", 0 0, L_0x1231810;  1 drivers
v0x100b850_0 .net *"_s14", 0 0, L_0x1231a00;  1 drivers
v0x100b930_0 .net *"_s16", 0 0, L_0x1231bb0;  1 drivers
v0x100ba60_0 .net *"_s3", 0 0, L_0x1231210;  1 drivers
v0x100bb40_0 .net *"_s5", 0 0, L_0x1231370;  1 drivers
v0x100bc20_0 .net *"_s6", 0 0, L_0x12315a0;  1 drivers
v0x100bd00_0 .net "in", 3 0, L_0x1231ca0;  1 drivers
v0x100be70_0 .net "ors", 1 0, L_0x12314b0;  1 drivers
v0x100bf50_0 .net "out", 0 0, L_0x1231990;  1 drivers
L_0x1231210 .part L_0x1231ca0, 0, 1;
L_0x1231370 .part L_0x1231ca0, 1, 1;
L_0x12314b0 .concat8 [ 1 1 0 0], L_0x1231150, L_0x12315a0;
L_0x12316b0 .part L_0x1231ca0, 2, 1;
L_0x1231810 .part L_0x1231ca0, 3, 1;
L_0x1231a00 .part L_0x12314b0, 0, 1;
L_0x1231bb0 .part L_0x12314b0, 1, 1;
S_0x100c070 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x100b1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1231dd0/d .functor OR 1, L_0x1231e40, L_0x1231fa0, C4<0>, C4<0>;
L_0x1231dd0 .delay 1 (30000,30000,30000) L_0x1231dd0/d;
L_0x12321d0/d .functor OR 1, L_0x12322e0, L_0x1232440, C4<0>, C4<0>;
L_0x12321d0 .delay 1 (30000,30000,30000) L_0x12321d0/d;
L_0x12325c0/d .functor OR 1, L_0x1232630, L_0x12327e0, C4<0>, C4<0>;
L_0x12325c0 .delay 1 (30000,30000,30000) L_0x12325c0/d;
v0x100c230_0 .net *"_s0", 0 0, L_0x1231dd0;  1 drivers
v0x100c330_0 .net *"_s10", 0 0, L_0x12322e0;  1 drivers
v0x100c410_0 .net *"_s12", 0 0, L_0x1232440;  1 drivers
v0x100c4d0_0 .net *"_s14", 0 0, L_0x1232630;  1 drivers
v0x100c5b0_0 .net *"_s16", 0 0, L_0x12327e0;  1 drivers
v0x100c6e0_0 .net *"_s3", 0 0, L_0x1231e40;  1 drivers
v0x100c7c0_0 .net *"_s5", 0 0, L_0x1231fa0;  1 drivers
v0x100c8a0_0 .net *"_s6", 0 0, L_0x12321d0;  1 drivers
v0x100c980_0 .net "in", 3 0, L_0x1232a10;  1 drivers
v0x100caf0_0 .net "ors", 1 0, L_0x12320e0;  1 drivers
v0x100cbd0_0 .net "out", 0 0, L_0x12325c0;  1 drivers
L_0x1231e40 .part L_0x1232a10, 0, 1;
L_0x1231fa0 .part L_0x1232a10, 1, 1;
L_0x12320e0 .concat8 [ 1 1 0 0], L_0x1231dd0, L_0x12321d0;
L_0x12322e0 .part L_0x1232a10, 2, 1;
L_0x1232440 .part L_0x1232a10, 3, 1;
L_0x1232630 .part L_0x12320e0, 0, 1;
L_0x12327e0 .part L_0x12320e0, 1, 1;
S_0x100d4e0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1006640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1012910_0 .net "ands", 7 0, L_0x122d0e0;  1 drivers
v0x1012a20_0 .net "in", 7 0, L_0x122b620;  alias, 1 drivers
v0x1012ae0_0 .net "out", 0 0, L_0x122f0e0;  alias, 1 drivers
v0x1012bb0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x100d730 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x100d4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x100fe70_0 .net "A", 7 0, L_0x122b620;  alias, 1 drivers
v0x100ff70_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1010030_0 .net *"_s0", 0 0, L_0x122b9b0;  1 drivers
v0x10100f0_0 .net *"_s12", 0 0, L_0x122c370;  1 drivers
v0x10101d0_0 .net *"_s16", 0 0, L_0x122c6d0;  1 drivers
v0x1010300_0 .net *"_s20", 0 0, L_0x122caa0;  1 drivers
v0x10103e0_0 .net *"_s24", 0 0, L_0x122cdd0;  1 drivers
v0x10104c0_0 .net *"_s28", 0 0, L_0x122cd60;  1 drivers
v0x10105a0_0 .net *"_s4", 0 0, L_0x122bd50;  1 drivers
v0x1010710_0 .net *"_s8", 0 0, L_0x122c060;  1 drivers
v0x10107f0_0 .net "out", 7 0, L_0x122d0e0;  alias, 1 drivers
L_0x122bac0 .part L_0x122b620, 0, 1;
L_0x122bcb0 .part v0x12010b0_0, 0, 1;
L_0x122be10 .part L_0x122b620, 1, 1;
L_0x122bf70 .part v0x12010b0_0, 1, 1;
L_0x122c120 .part L_0x122b620, 2, 1;
L_0x122c280 .part v0x12010b0_0, 2, 1;
L_0x122c430 .part L_0x122b620, 3, 1;
L_0x122c590 .part v0x12010b0_0, 3, 1;
L_0x122c790 .part L_0x122b620, 4, 1;
L_0x122ca00 .part v0x12010b0_0, 4, 1;
L_0x122cb10 .part L_0x122b620, 5, 1;
L_0x122cc70 .part v0x12010b0_0, 5, 1;
L_0x122ce90 .part L_0x122b620, 6, 1;
L_0x122cff0 .part v0x12010b0_0, 6, 1;
LS_0x122d0e0_0_0 .concat8 [ 1 1 1 1], L_0x122b9b0, L_0x122bd50, L_0x122c060, L_0x122c370;
LS_0x122d0e0_0_4 .concat8 [ 1 1 1 1], L_0x122c6d0, L_0x122caa0, L_0x122cdd0, L_0x122cd60;
L_0x122d0e0 .concat8 [ 4 4 0 0], LS_0x122d0e0_0_0, LS_0x122d0e0_0_4;
L_0x122d4a0 .part L_0x122b620, 7, 1;
L_0x122d690 .part v0x12010b0_0, 7, 1;
S_0x100d970 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100db80 .param/l "i" 0 4 54, +C4<00>;
L_0x122b9b0/d .functor AND 1, L_0x122bac0, L_0x122bcb0, C4<1>, C4<1>;
L_0x122b9b0 .delay 1 (30000,30000,30000) L_0x122b9b0/d;
v0x100dc60_0 .net *"_s0", 0 0, L_0x122bac0;  1 drivers
v0x100dd40_0 .net *"_s1", 0 0, L_0x122bcb0;  1 drivers
S_0x100de20 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100e030 .param/l "i" 0 4 54, +C4<01>;
L_0x122bd50/d .functor AND 1, L_0x122be10, L_0x122bf70, C4<1>, C4<1>;
L_0x122bd50 .delay 1 (30000,30000,30000) L_0x122bd50/d;
v0x100e0f0_0 .net *"_s0", 0 0, L_0x122be10;  1 drivers
v0x100e1d0_0 .net *"_s1", 0 0, L_0x122bf70;  1 drivers
S_0x100e2b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100e4f0 .param/l "i" 0 4 54, +C4<010>;
L_0x122c060/d .functor AND 1, L_0x122c120, L_0x122c280, C4<1>, C4<1>;
L_0x122c060 .delay 1 (30000,30000,30000) L_0x122c060/d;
v0x100e590_0 .net *"_s0", 0 0, L_0x122c120;  1 drivers
v0x100e670_0 .net *"_s1", 0 0, L_0x122c280;  1 drivers
S_0x100e750 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100e960 .param/l "i" 0 4 54, +C4<011>;
L_0x122c370/d .functor AND 1, L_0x122c430, L_0x122c590, C4<1>, C4<1>;
L_0x122c370 .delay 1 (30000,30000,30000) L_0x122c370/d;
v0x100ea20_0 .net *"_s0", 0 0, L_0x122c430;  1 drivers
v0x100eb00_0 .net *"_s1", 0 0, L_0x122c590;  1 drivers
S_0x100ebe0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100ee40 .param/l "i" 0 4 54, +C4<0100>;
L_0x122c6d0/d .functor AND 1, L_0x122c790, L_0x122ca00, C4<1>, C4<1>;
L_0x122c6d0 .delay 1 (30000,30000,30000) L_0x122c6d0/d;
v0x100ef00_0 .net *"_s0", 0 0, L_0x122c790;  1 drivers
v0x100efe0_0 .net *"_s1", 0 0, L_0x122ca00;  1 drivers
S_0x100f0c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100f2d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x122caa0/d .functor AND 1, L_0x122cb10, L_0x122cc70, C4<1>, C4<1>;
L_0x122caa0 .delay 1 (30000,30000,30000) L_0x122caa0/d;
v0x100f390_0 .net *"_s0", 0 0, L_0x122cb10;  1 drivers
v0x100f470_0 .net *"_s1", 0 0, L_0x122cc70;  1 drivers
S_0x100f550 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100f760 .param/l "i" 0 4 54, +C4<0110>;
L_0x122cdd0/d .functor AND 1, L_0x122ce90, L_0x122cff0, C4<1>, C4<1>;
L_0x122cdd0 .delay 1 (30000,30000,30000) L_0x122cdd0/d;
v0x100f820_0 .net *"_s0", 0 0, L_0x122ce90;  1 drivers
v0x100f900_0 .net *"_s1", 0 0, L_0x122cff0;  1 drivers
S_0x100f9e0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x100d730;
 .timescale -9 -12;
P_0x100fbf0 .param/l "i" 0 4 54, +C4<0111>;
L_0x122cd60/d .functor AND 1, L_0x122d4a0, L_0x122d690, C4<1>, C4<1>;
L_0x122cd60 .delay 1 (30000,30000,30000) L_0x122cd60/d;
v0x100fcb0_0 .net *"_s0", 0 0, L_0x122d4a0;  1 drivers
v0x100fd90_0 .net *"_s1", 0 0, L_0x122d690;  1 drivers
S_0x1010950 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x100d4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x122f0e0/d .functor OR 1, L_0x122f1a0, L_0x122f350, C4<0>, C4<0>;
L_0x122f0e0 .delay 1 (30000,30000,30000) L_0x122f0e0/d;
v0x10124a0_0 .net *"_s10", 0 0, L_0x122f1a0;  1 drivers
v0x1012580_0 .net *"_s12", 0 0, L_0x122f350;  1 drivers
v0x1012660_0 .net "in", 7 0, L_0x122d0e0;  alias, 1 drivers
v0x1012730_0 .net "ors", 1 0, L_0x122ef00;  1 drivers
v0x10127f0_0 .net "out", 0 0, L_0x122f0e0;  alias, 1 drivers
L_0x122e2d0 .part L_0x122d0e0, 0, 4;
L_0x122ef00 .concat8 [ 1 1 0 0], L_0x122dfc0, L_0x122ebf0;
L_0x122f040 .part L_0x122d0e0, 4, 4;
L_0x122f1a0 .part L_0x122ef00, 0, 1;
L_0x122f350 .part L_0x122ef00, 1, 1;
S_0x1010b10 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1010950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x122d780/d .functor OR 1, L_0x122d840, L_0x122d9a0, C4<0>, C4<0>;
L_0x122d780 .delay 1 (30000,30000,30000) L_0x122d780/d;
L_0x122dbd0/d .functor OR 1, L_0x122dce0, L_0x122de40, C4<0>, C4<0>;
L_0x122dbd0 .delay 1 (30000,30000,30000) L_0x122dbd0/d;
L_0x122dfc0/d .functor OR 1, L_0x122e030, L_0x122e1e0, C4<0>, C4<0>;
L_0x122dfc0 .delay 1 (30000,30000,30000) L_0x122dfc0/d;
v0x1010d60_0 .net *"_s0", 0 0, L_0x122d780;  1 drivers
v0x1010e60_0 .net *"_s10", 0 0, L_0x122dce0;  1 drivers
v0x1010f40_0 .net *"_s12", 0 0, L_0x122de40;  1 drivers
v0x1011000_0 .net *"_s14", 0 0, L_0x122e030;  1 drivers
v0x10110e0_0 .net *"_s16", 0 0, L_0x122e1e0;  1 drivers
v0x1011210_0 .net *"_s3", 0 0, L_0x122d840;  1 drivers
v0x10112f0_0 .net *"_s5", 0 0, L_0x122d9a0;  1 drivers
v0x10113d0_0 .net *"_s6", 0 0, L_0x122dbd0;  1 drivers
v0x10114b0_0 .net "in", 3 0, L_0x122e2d0;  1 drivers
v0x1011620_0 .net "ors", 1 0, L_0x122dae0;  1 drivers
v0x1011700_0 .net "out", 0 0, L_0x122dfc0;  1 drivers
L_0x122d840 .part L_0x122e2d0, 0, 1;
L_0x122d9a0 .part L_0x122e2d0, 1, 1;
L_0x122dae0 .concat8 [ 1 1 0 0], L_0x122d780, L_0x122dbd0;
L_0x122dce0 .part L_0x122e2d0, 2, 1;
L_0x122de40 .part L_0x122e2d0, 3, 1;
L_0x122e030 .part L_0x122dae0, 0, 1;
L_0x122e1e0 .part L_0x122dae0, 1, 1;
S_0x1011820 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1010950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x122e400/d .functor OR 1, L_0x122e470, L_0x122e5d0, C4<0>, C4<0>;
L_0x122e400 .delay 1 (30000,30000,30000) L_0x122e400/d;
L_0x122e800/d .functor OR 1, L_0x122e910, L_0x122ea70, C4<0>, C4<0>;
L_0x122e800 .delay 1 (30000,30000,30000) L_0x122e800/d;
L_0x122ebf0/d .functor OR 1, L_0x122ec60, L_0x122ee10, C4<0>, C4<0>;
L_0x122ebf0 .delay 1 (30000,30000,30000) L_0x122ebf0/d;
v0x10119e0_0 .net *"_s0", 0 0, L_0x122e400;  1 drivers
v0x1011ae0_0 .net *"_s10", 0 0, L_0x122e910;  1 drivers
v0x1011bc0_0 .net *"_s12", 0 0, L_0x122ea70;  1 drivers
v0x1011c80_0 .net *"_s14", 0 0, L_0x122ec60;  1 drivers
v0x1011d60_0 .net *"_s16", 0 0, L_0x122ee10;  1 drivers
v0x1011e90_0 .net *"_s3", 0 0, L_0x122e470;  1 drivers
v0x1011f70_0 .net *"_s5", 0 0, L_0x122e5d0;  1 drivers
v0x1012050_0 .net *"_s6", 0 0, L_0x122e800;  1 drivers
v0x1012130_0 .net "in", 3 0, L_0x122f040;  1 drivers
v0x10122a0_0 .net "ors", 1 0, L_0x122e710;  1 drivers
v0x1012380_0 .net "out", 0 0, L_0x122ebf0;  1 drivers
L_0x122e470 .part L_0x122f040, 0, 1;
L_0x122e5d0 .part L_0x122f040, 1, 1;
L_0x122e710 .concat8 [ 1 1 0 0], L_0x122e400, L_0x122e800;
L_0x122e910 .part L_0x122f040, 2, 1;
L_0x122ea70 .part L_0x122f040, 3, 1;
L_0x122ec60 .part L_0x122e710, 0, 1;
L_0x122ee10 .part L_0x122e710, 1, 1;
S_0x1012c90 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1006640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x122a990/d .functor XNOR 1, L_0x1232f10, L_0x1233070, C4<0>, C4<0>;
L_0x122a990 .delay 1 (20000,20000,20000) L_0x122a990/d;
L_0x122ac00/d .functor AND 1, L_0x1232f10, L_0x1229880, C4<1>, C4<1>;
L_0x122ac00 .delay 1 (30000,30000,30000) L_0x122ac00/d;
L_0x122ac70/d .functor AND 1, L_0x122a990, L_0x1233110, C4<1>, C4<1>;
L_0x122ac70 .delay 1 (30000,30000,30000) L_0x122ac70/d;
L_0x122add0/d .functor OR 1, L_0x122ac70, L_0x122ac00, C4<0>, C4<0>;
L_0x122add0 .delay 1 (30000,30000,30000) L_0x122add0/d;
v0x1012f40_0 .net "a", 0 0, L_0x1232f10;  alias, 1 drivers
v0x1013030_0 .net "a_", 0 0, L_0x1229770;  alias, 1 drivers
v0x10130f0_0 .net "b", 0 0, L_0x1233070;  alias, 1 drivers
v0x10131e0_0 .net "b_", 0 0, L_0x1229880;  alias, 1 drivers
v0x1013280_0 .net "carryin", 0 0, L_0x1233110;  alias, 1 drivers
v0x10133c0_0 .net "eq", 0 0, L_0x122a990;  1 drivers
v0x1013480_0 .net "lt", 0 0, L_0x122ac00;  1 drivers
v0x1013540_0 .net "out", 0 0, L_0x122add0;  1 drivers
v0x1013600_0 .net "w0", 0 0, L_0x122ac70;  1 drivers
S_0x1013850 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1006640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x122a770/d .functor OR 1, L_0x122a270, L_0x1014ab0, C4<0>, C4<0>;
L_0x122a770 .delay 1 (30000,30000,30000) L_0x122a770/d;
v0x1014640_0 .net "a", 0 0, L_0x1232f10;  alias, 1 drivers
v0x1014790_0 .net "b", 0 0, L_0x1229880;  alias, 1 drivers
v0x1014850_0 .net "c1", 0 0, L_0x122a270;  1 drivers
v0x10148f0_0 .net "c2", 0 0, L_0x1014ab0;  1 drivers
v0x10149c0_0 .net "carryin", 0 0, L_0x1233110;  alias, 1 drivers
v0x1014b40_0 .net "carryout", 0 0, L_0x122a770;  1 drivers
v0x1014be0_0 .net "s1", 0 0, L_0x122a1b0;  1 drivers
v0x1014c80_0 .net "sum", 0 0, L_0x122a3d0;  1 drivers
S_0x1013aa0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1013850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x122a1b0/d .functor XOR 1, L_0x1232f10, L_0x1229880, C4<0>, C4<0>;
L_0x122a1b0 .delay 1 (30000,30000,30000) L_0x122a1b0/d;
L_0x122a270/d .functor AND 1, L_0x1232f10, L_0x1229880, C4<1>, C4<1>;
L_0x122a270 .delay 1 (30000,30000,30000) L_0x122a270/d;
v0x1013d00_0 .net "a", 0 0, L_0x1232f10;  alias, 1 drivers
v0x1013dc0_0 .net "b", 0 0, L_0x1229880;  alias, 1 drivers
v0x1013e80_0 .net "carryout", 0 0, L_0x122a270;  alias, 1 drivers
v0x1013f20_0 .net "sum", 0 0, L_0x122a1b0;  alias, 1 drivers
S_0x1014050 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1013850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x122a3d0/d .functor XOR 1, L_0x122a1b0, L_0x1233110, C4<0>, C4<0>;
L_0x122a3d0 .delay 1 (30000,30000,30000) L_0x122a3d0/d;
L_0x1014ab0/d .functor AND 1, L_0x122a1b0, L_0x1233110, C4<1>, C4<1>;
L_0x1014ab0 .delay 1 (30000,30000,30000) L_0x1014ab0/d;
v0x10142b0_0 .net "a", 0 0, L_0x122a1b0;  alias, 1 drivers
v0x1014380_0 .net "b", 0 0, L_0x1233110;  alias, 1 drivers
v0x1014420_0 .net "carryout", 0 0, L_0x1014ab0;  alias, 1 drivers
v0x10144f0_0 .net "sum", 0 0, L_0x122a3d0;  alias, 1 drivers
S_0x10160a0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1006320;
 .timescale -9 -12;
L_0x2b0ab3d05498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d054e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12293d0/d .functor OR 1, L_0x2b0ab3d05498, L_0x2b0ab3d054e0, C4<0>, C4<0>;
L_0x12293d0 .delay 1 (30000,30000,30000) L_0x12293d0/d;
v0x1016290_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05498;  1 drivers
v0x1016370_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d054e0;  1 drivers
S_0x1016450 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1016660 .param/l "i" 0 3 41, +C4<0101>;
S_0x1016720 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1016450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1233200/d .functor NOT 1, L_0x123db40, C4<0>, C4<0>, C4<0>;
L_0x1233200 .delay 1 (10000,10000,10000) L_0x1233200/d;
L_0x1233470/d .functor NOT 1, L_0x123dd30, C4<0>, C4<0>, C4<0>;
L_0x1233470 .delay 1 (10000,10000,10000) L_0x1233470/d;
L_0x1234470/d .functor XOR 1, L_0x123db40, L_0x123dd30, C4<0>, C4<0>;
L_0x1234470 .delay 1 (30000,30000,30000) L_0x1234470/d;
L_0x2b0ab3d05528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1234b20/d .functor OR 1, L_0x2b0ab3d05528, L_0x2b0ab3d05570, C4<0>, C4<0>;
L_0x1234b20 .delay 1 (30000,30000,30000) L_0x1234b20/d;
L_0x1234d20/d .functor AND 1, L_0x123db40, L_0x123dd30, C4<1>, C4<1>;
L_0x1234d20 .delay 1 (30000,30000,30000) L_0x1234d20/d;
L_0x1234de0/d .functor NAND 1, L_0x123db40, L_0x123dd30, C4<1>, C4<1>;
L_0x1234de0 .delay 1 (20000,20000,20000) L_0x1234de0/d;
L_0x1234f40/d .functor XOR 1, L_0x123db40, L_0x123dd30, C4<0>, C4<0>;
L_0x1234f40 .delay 1 (20000,20000,20000) L_0x1234f40/d;
L_0x12353f0/d .functor OR 1, L_0x123db40, L_0x123dd30, C4<0>, C4<0>;
L_0x12353f0 .delay 1 (30000,30000,30000) L_0x12353f0/d;
L_0x123da40/d .functor NOT 1, L_0x1238d60, C4<0>, C4<0>, C4<0>;
L_0x123da40 .delay 1 (10000,10000,10000) L_0x123da40/d;
v0x1024e60_0 .net "A", 0 0, L_0x123db40;  1 drivers
v0x1024f20_0 .net "A_", 0 0, L_0x1233200;  1 drivers
v0x1024fe0_0 .net "B", 0 0, L_0x123dd30;  1 drivers
v0x10250b0_0 .net "B_", 0 0, L_0x1233470;  1 drivers
v0x1025150_0 .net *"_s12", 0 0, L_0x1234b20;  1 drivers
v0x1025240_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05528;  1 drivers
v0x1025300_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05570;  1 drivers
v0x10253e0_0 .net *"_s18", 0 0, L_0x1234d20;  1 drivers
v0x10254c0_0 .net *"_s20", 0 0, L_0x1234de0;  1 drivers
v0x1025630_0 .net *"_s22", 0 0, L_0x1234f40;  1 drivers
v0x1025710_0 .net *"_s24", 0 0, L_0x12353f0;  1 drivers
o0x2b0ab3cb0d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10257f0_0 name=_s30
o0x2b0ab3cb0d88 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10258d0_0 name=_s32
v0x10259b0_0 .net *"_s8", 0 0, L_0x1234470;  1 drivers
v0x1025a90_0 .net "carryin", 0 0, L_0x123ddd0;  1 drivers
v0x1025b30_0 .net "carryout", 0 0, L_0x123d6e0;  1 drivers
v0x1025bd0_0 .net "carryouts", 7 0, L_0x1353730;  1 drivers
v0x1025d80_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1025e20_0 .net "result", 0 0, L_0x1238d60;  1 drivers
v0x1025f10_0 .net "results", 7 0, L_0x12351c0;  1 drivers
v0x1026020_0 .net "zero", 0 0, L_0x123da40;  1 drivers
LS_0x12351c0_0_0 .concat8 [ 1 1 1 1], L_0x1233990, L_0x1233fc0, L_0x1234470, L_0x1234b20;
LS_0x12351c0_0_4 .concat8 [ 1 1 1 1], L_0x1234d20, L_0x1234de0, L_0x1234f40, L_0x12353f0;
L_0x12351c0 .concat8 [ 4 4 0 0], LS_0x12351c0_0_0, LS_0x12351c0_0_4;
LS_0x1353730_0_0 .concat [ 1 1 1 1], L_0x1233c40, L_0x1234310, o0x2b0ab3cb0d58, L_0x1234970;
LS_0x1353730_0_4 .concat [ 4 0 0 0], o0x2b0ab3cb0d88;
L_0x1353730 .concat [ 4 4 0 0], LS_0x1353730_0_0, LS_0x1353730_0_4;
S_0x10169a0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1016720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1233c40/d .functor OR 1, L_0x1233720, L_0x1233ae0, C4<0>, C4<0>;
L_0x1233c40 .delay 1 (30000,30000,30000) L_0x1233c40/d;
v0x10177d0_0 .net "a", 0 0, L_0x123db40;  alias, 1 drivers
v0x1017890_0 .net "b", 0 0, L_0x123dd30;  alias, 1 drivers
v0x1017960_0 .net "c1", 0 0, L_0x1233720;  1 drivers
v0x1017a60_0 .net "c2", 0 0, L_0x1233ae0;  1 drivers
v0x1017b30_0 .net "carryin", 0 0, L_0x123ddd0;  alias, 1 drivers
v0x1017c20_0 .net "carryout", 0 0, L_0x1233c40;  1 drivers
v0x1017cc0_0 .net "s1", 0 0, L_0x1233660;  1 drivers
v0x1017db0_0 .net "sum", 0 0, L_0x1233990;  1 drivers
S_0x1016c10 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10169a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1233660/d .functor XOR 1, L_0x123db40, L_0x123dd30, C4<0>, C4<0>;
L_0x1233660 .delay 1 (30000,30000,30000) L_0x1233660/d;
L_0x1233720/d .functor AND 1, L_0x123db40, L_0x123dd30, C4<1>, C4<1>;
L_0x1233720 .delay 1 (30000,30000,30000) L_0x1233720/d;
v0x1016e70_0 .net "a", 0 0, L_0x123db40;  alias, 1 drivers
v0x1016f50_0 .net "b", 0 0, L_0x123dd30;  alias, 1 drivers
v0x1017010_0 .net "carryout", 0 0, L_0x1233720;  alias, 1 drivers
v0x10170b0_0 .net "sum", 0 0, L_0x1233660;  alias, 1 drivers
S_0x10171f0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10169a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1233990/d .functor XOR 1, L_0x1233660, L_0x123ddd0, C4<0>, C4<0>;
L_0x1233990 .delay 1 (30000,30000,30000) L_0x1233990/d;
L_0x1233ae0/d .functor AND 1, L_0x1233660, L_0x123ddd0, C4<1>, C4<1>;
L_0x1233ae0 .delay 1 (30000,30000,30000) L_0x1233ae0/d;
v0x1017450_0 .net "a", 0 0, L_0x1233660;  alias, 1 drivers
v0x10174f0_0 .net "b", 0 0, L_0x123ddd0;  alias, 1 drivers
v0x1017590_0 .net "carryout", 0 0, L_0x1233ae0;  alias, 1 drivers
v0x1017660_0 .net "sum", 0 0, L_0x1233990;  alias, 1 drivers
S_0x1017e80 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1016720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x101d270_0 .net "ands", 7 0, L_0x123a7a0;  1 drivers
v0x101d380_0 .net "in", 7 0, L_0x1353730;  alias, 1 drivers
v0x101d440_0 .net "out", 0 0, L_0x123d6e0;  alias, 1 drivers
v0x101d510_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10180a0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1017e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x101a7d0_0 .net "A", 7 0, L_0x1353730;  alias, 1 drivers
v0x101a8d0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x101a990_0 .net *"_s0", 0 0, L_0x12390c0;  1 drivers
v0x101aa50_0 .net *"_s12", 0 0, L_0x1239a30;  1 drivers
v0x101ab30_0 .net *"_s16", 0 0, L_0x1239d90;  1 drivers
v0x101ac60_0 .net *"_s20", 0 0, L_0x123a0a0;  1 drivers
v0x101ad40_0 .net *"_s24", 0 0, L_0x123a490;  1 drivers
v0x101ae20_0 .net *"_s28", 0 0, L_0x123a420;  1 drivers
v0x101af00_0 .net *"_s4", 0 0, L_0x12393d0;  1 drivers
v0x101b070_0 .net *"_s8", 0 0, L_0x1239720;  1 drivers
v0x101b150_0 .net "out", 7 0, L_0x123a7a0;  alias, 1 drivers
L_0x1239180 .part L_0x1353730, 0, 1;
L_0x12392e0 .part v0x12010b0_0, 0, 1;
L_0x1239490 .part L_0x1353730, 1, 1;
L_0x1239680 .part v0x12010b0_0, 1, 1;
L_0x12397e0 .part L_0x1353730, 2, 1;
L_0x1239940 .part v0x12010b0_0, 2, 1;
L_0x1239af0 .part L_0x1353730, 3, 1;
L_0x1239c50 .part v0x12010b0_0, 3, 1;
L_0x1239e50 .part L_0x1353730, 4, 1;
L_0x1239fb0 .part v0x12010b0_0, 4, 1;
L_0x123a110 .part L_0x1353730, 5, 1;
L_0x123a380 .part v0x12010b0_0, 5, 1;
L_0x123a550 .part L_0x1353730, 6, 1;
L_0x123a6b0 .part v0x12010b0_0, 6, 1;
LS_0x123a7a0_0_0 .concat8 [ 1 1 1 1], L_0x12390c0, L_0x12393d0, L_0x1239720, L_0x1239a30;
LS_0x123a7a0_0_4 .concat8 [ 1 1 1 1], L_0x1239d90, L_0x123a0a0, L_0x123a490, L_0x123a420;
L_0x123a7a0 .concat8 [ 4 4 0 0], LS_0x123a7a0_0_0, LS_0x123a7a0_0_4;
L_0x123ab60 .part L_0x1353730, 7, 1;
L_0x123ad50 .part v0x12010b0_0, 7, 1;
S_0x1018300 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x1018510 .param/l "i" 0 4 54, +C4<00>;
L_0x12390c0/d .functor AND 1, L_0x1239180, L_0x12392e0, C4<1>, C4<1>;
L_0x12390c0 .delay 1 (30000,30000,30000) L_0x12390c0/d;
v0x10185f0_0 .net *"_s0", 0 0, L_0x1239180;  1 drivers
v0x10186d0_0 .net *"_s1", 0 0, L_0x12392e0;  1 drivers
S_0x10187b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x10189c0 .param/l "i" 0 4 54, +C4<01>;
L_0x12393d0/d .functor AND 1, L_0x1239490, L_0x1239680, C4<1>, C4<1>;
L_0x12393d0 .delay 1 (30000,30000,30000) L_0x12393d0/d;
v0x1018a80_0 .net *"_s0", 0 0, L_0x1239490;  1 drivers
v0x1018b60_0 .net *"_s1", 0 0, L_0x1239680;  1 drivers
S_0x1018c40 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x1018e50 .param/l "i" 0 4 54, +C4<010>;
L_0x1239720/d .functor AND 1, L_0x12397e0, L_0x1239940, C4<1>, C4<1>;
L_0x1239720 .delay 1 (30000,30000,30000) L_0x1239720/d;
v0x1018ef0_0 .net *"_s0", 0 0, L_0x12397e0;  1 drivers
v0x1018fd0_0 .net *"_s1", 0 0, L_0x1239940;  1 drivers
S_0x10190b0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x10192c0 .param/l "i" 0 4 54, +C4<011>;
L_0x1239a30/d .functor AND 1, L_0x1239af0, L_0x1239c50, C4<1>, C4<1>;
L_0x1239a30 .delay 1 (30000,30000,30000) L_0x1239a30/d;
v0x1019380_0 .net *"_s0", 0 0, L_0x1239af0;  1 drivers
v0x1019460_0 .net *"_s1", 0 0, L_0x1239c50;  1 drivers
S_0x1019540 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x10197a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1239d90/d .functor AND 1, L_0x1239e50, L_0x1239fb0, C4<1>, C4<1>;
L_0x1239d90 .delay 1 (30000,30000,30000) L_0x1239d90/d;
v0x1019860_0 .net *"_s0", 0 0, L_0x1239e50;  1 drivers
v0x1019940_0 .net *"_s1", 0 0, L_0x1239fb0;  1 drivers
S_0x1019a20 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x1019c30 .param/l "i" 0 4 54, +C4<0101>;
L_0x123a0a0/d .functor AND 1, L_0x123a110, L_0x123a380, C4<1>, C4<1>;
L_0x123a0a0 .delay 1 (30000,30000,30000) L_0x123a0a0/d;
v0x1019cf0_0 .net *"_s0", 0 0, L_0x123a110;  1 drivers
v0x1019dd0_0 .net *"_s1", 0 0, L_0x123a380;  1 drivers
S_0x1019eb0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x101a0c0 .param/l "i" 0 4 54, +C4<0110>;
L_0x123a490/d .functor AND 1, L_0x123a550, L_0x123a6b0, C4<1>, C4<1>;
L_0x123a490 .delay 1 (30000,30000,30000) L_0x123a490/d;
v0x101a180_0 .net *"_s0", 0 0, L_0x123a550;  1 drivers
v0x101a260_0 .net *"_s1", 0 0, L_0x123a6b0;  1 drivers
S_0x101a340 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10180a0;
 .timescale -9 -12;
P_0x101a550 .param/l "i" 0 4 54, +C4<0111>;
L_0x123a420/d .functor AND 1, L_0x123ab60, L_0x123ad50, C4<1>, C4<1>;
L_0x123a420 .delay 1 (30000,30000,30000) L_0x123a420/d;
v0x101a610_0 .net *"_s0", 0 0, L_0x123ab60;  1 drivers
v0x101a6f0_0 .net *"_s1", 0 0, L_0x123ad50;  1 drivers
S_0x101b2b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1017e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x123d6e0/d .functor OR 1, L_0x123d7a0, L_0x123d950, C4<0>, C4<0>;
L_0x123d6e0 .delay 1 (30000,30000,30000) L_0x123d6e0/d;
v0x101ce00_0 .net *"_s10", 0 0, L_0x123d7a0;  1 drivers
v0x101cee0_0 .net *"_s12", 0 0, L_0x123d950;  1 drivers
v0x101cfc0_0 .net "in", 7 0, L_0x123a7a0;  alias, 1 drivers
v0x101d090_0 .net "ors", 1 0, L_0x123d500;  1 drivers
v0x101d150_0 .net "out", 0 0, L_0x123d6e0;  alias, 1 drivers
L_0x1185460 .part L_0x123a7a0, 0, 4;
L_0x123d500 .concat8 [ 1 1 0 0], L_0x1185150, L_0x123d1f0;
L_0x123d640 .part L_0x123a7a0, 4, 4;
L_0x123d7a0 .part L_0x123d500, 0, 1;
L_0x123d950 .part L_0x123d500, 1, 1;
S_0x101b470 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x101b2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1236ce0/d .functor OR 1, L_0x11849d0, L_0x1184b30, C4<0>, C4<0>;
L_0x1236ce0 .delay 1 (30000,30000,30000) L_0x1236ce0/d;
L_0x1184d60/d .functor OR 1, L_0x1184e70, L_0x1184fd0, C4<0>, C4<0>;
L_0x1184d60 .delay 1 (30000,30000,30000) L_0x1184d60/d;
L_0x1185150/d .functor OR 1, L_0x11851c0, L_0x1185370, C4<0>, C4<0>;
L_0x1185150 .delay 1 (30000,30000,30000) L_0x1185150/d;
v0x101b6c0_0 .net *"_s0", 0 0, L_0x1236ce0;  1 drivers
v0x101b7c0_0 .net *"_s10", 0 0, L_0x1184e70;  1 drivers
v0x101b8a0_0 .net *"_s12", 0 0, L_0x1184fd0;  1 drivers
v0x101b960_0 .net *"_s14", 0 0, L_0x11851c0;  1 drivers
v0x101ba40_0 .net *"_s16", 0 0, L_0x1185370;  1 drivers
v0x101bb70_0 .net *"_s3", 0 0, L_0x11849d0;  1 drivers
v0x101bc50_0 .net *"_s5", 0 0, L_0x1184b30;  1 drivers
v0x101bd30_0 .net *"_s6", 0 0, L_0x1184d60;  1 drivers
v0x101be10_0 .net "in", 3 0, L_0x1185460;  1 drivers
v0x101bf80_0 .net "ors", 1 0, L_0x1184c70;  1 drivers
v0x101c060_0 .net "out", 0 0, L_0x1185150;  1 drivers
L_0x11849d0 .part L_0x1185460, 0, 1;
L_0x1184b30 .part L_0x1185460, 1, 1;
L_0x1184c70 .concat8 [ 1 1 0 0], L_0x1236ce0, L_0x1184d60;
L_0x1184e70 .part L_0x1185460, 2, 1;
L_0x1184fd0 .part L_0x1185460, 3, 1;
L_0x11851c0 .part L_0x1184c70, 0, 1;
L_0x1185370 .part L_0x1184c70, 1, 1;
S_0x101c180 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x101b2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1185590/d .functor OR 1, L_0x1185600, L_0x1185760, C4<0>, C4<0>;
L_0x1185590 .delay 1 (30000,30000,30000) L_0x1185590/d;
L_0x123ce50/d .functor OR 1, L_0x123cf10, L_0x123d070, C4<0>, C4<0>;
L_0x123ce50 .delay 1 (30000,30000,30000) L_0x123ce50/d;
L_0x123d1f0/d .functor OR 1, L_0x123d260, L_0x123d410, C4<0>, C4<0>;
L_0x123d1f0 .delay 1 (30000,30000,30000) L_0x123d1f0/d;
v0x101c340_0 .net *"_s0", 0 0, L_0x1185590;  1 drivers
v0x101c440_0 .net *"_s10", 0 0, L_0x123cf10;  1 drivers
v0x101c520_0 .net *"_s12", 0 0, L_0x123d070;  1 drivers
v0x101c5e0_0 .net *"_s14", 0 0, L_0x123d260;  1 drivers
v0x101c6c0_0 .net *"_s16", 0 0, L_0x123d410;  1 drivers
v0x101c7f0_0 .net *"_s3", 0 0, L_0x1185600;  1 drivers
v0x101c8d0_0 .net *"_s5", 0 0, L_0x1185760;  1 drivers
v0x101c9b0_0 .net *"_s6", 0 0, L_0x123ce50;  1 drivers
v0x101ca90_0 .net "in", 3 0, L_0x123d640;  1 drivers
v0x101cc00_0 .net "ors", 1 0, L_0x11858a0;  1 drivers
v0x101cce0_0 .net "out", 0 0, L_0x123d1f0;  1 drivers
L_0x1185600 .part L_0x123d640, 0, 1;
L_0x1185760 .part L_0x123d640, 1, 1;
L_0x11858a0 .concat8 [ 1 1 0 0], L_0x1185590, L_0x123ce50;
L_0x123cf10 .part L_0x123d640, 2, 1;
L_0x123d070 .part L_0x123d640, 3, 1;
L_0x123d260 .part L_0x11858a0, 0, 1;
L_0x123d410 .part L_0x11858a0, 1, 1;
S_0x101d5f0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1016720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1022a30_0 .net "ands", 7 0, L_0x1236d60;  1 drivers
v0x1022b40_0 .net "in", 7 0, L_0x12351c0;  alias, 1 drivers
v0x1022c00_0 .net "out", 0 0, L_0x1238d60;  alias, 1 drivers
v0x1022cd0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x101d840 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x101d5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x101ff80_0 .net "A", 7 0, L_0x12351c0;  alias, 1 drivers
v0x1020080_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1020140_0 .net *"_s0", 0 0, L_0x1235550;  1 drivers
v0x1020200_0 .net *"_s12", 0 0, L_0x1235f10;  1 drivers
v0x10202e0_0 .net *"_s16", 0 0, L_0x1236270;  1 drivers
v0x1020410_0 .net *"_s20", 0 0, L_0x12366a0;  1 drivers
v0x10204f0_0 .net *"_s24", 0 0, L_0x12369d0;  1 drivers
v0x10205d0_0 .net *"_s28", 0 0, L_0x1236960;  1 drivers
v0x10206b0_0 .net *"_s4", 0 0, L_0x12358f0;  1 drivers
v0x1020820_0 .net *"_s8", 0 0, L_0x1235c00;  1 drivers
v0x1020900_0 .net "out", 7 0, L_0x1236d60;  alias, 1 drivers
L_0x1235660 .part L_0x12351c0, 0, 1;
L_0x1235850 .part v0x12010b0_0, 0, 1;
L_0x12359b0 .part L_0x12351c0, 1, 1;
L_0x1235b10 .part v0x12010b0_0, 1, 1;
L_0x1235cc0 .part L_0x12351c0, 2, 1;
L_0x1235e20 .part v0x12010b0_0, 2, 1;
L_0x1235fd0 .part L_0x12351c0, 3, 1;
L_0x1236130 .part v0x12010b0_0, 3, 1;
L_0x1236330 .part L_0x12351c0, 4, 1;
L_0x12365a0 .part v0x12010b0_0, 4, 1;
L_0x1236710 .part L_0x12351c0, 5, 1;
L_0x1236870 .part v0x12010b0_0, 5, 1;
L_0x1236a90 .part L_0x12351c0, 6, 1;
L_0x1236bf0 .part v0x12010b0_0, 6, 1;
LS_0x1236d60_0_0 .concat8 [ 1 1 1 1], L_0x1235550, L_0x12358f0, L_0x1235c00, L_0x1235f10;
LS_0x1236d60_0_4 .concat8 [ 1 1 1 1], L_0x1236270, L_0x12366a0, L_0x12369d0, L_0x1236960;
L_0x1236d60 .concat8 [ 4 4 0 0], LS_0x1236d60_0_0, LS_0x1236d60_0_4;
L_0x1237120 .part L_0x12351c0, 7, 1;
L_0x1237310 .part v0x12010b0_0, 7, 1;
S_0x101da80 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101dc90 .param/l "i" 0 4 54, +C4<00>;
L_0x1235550/d .functor AND 1, L_0x1235660, L_0x1235850, C4<1>, C4<1>;
L_0x1235550 .delay 1 (30000,30000,30000) L_0x1235550/d;
v0x101dd70_0 .net *"_s0", 0 0, L_0x1235660;  1 drivers
v0x101de50_0 .net *"_s1", 0 0, L_0x1235850;  1 drivers
S_0x101df30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101e140 .param/l "i" 0 4 54, +C4<01>;
L_0x12358f0/d .functor AND 1, L_0x12359b0, L_0x1235b10, C4<1>, C4<1>;
L_0x12358f0 .delay 1 (30000,30000,30000) L_0x12358f0/d;
v0x101e200_0 .net *"_s0", 0 0, L_0x12359b0;  1 drivers
v0x101e2e0_0 .net *"_s1", 0 0, L_0x1235b10;  1 drivers
S_0x101e3c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101e600 .param/l "i" 0 4 54, +C4<010>;
L_0x1235c00/d .functor AND 1, L_0x1235cc0, L_0x1235e20, C4<1>, C4<1>;
L_0x1235c00 .delay 1 (30000,30000,30000) L_0x1235c00/d;
v0x101e6a0_0 .net *"_s0", 0 0, L_0x1235cc0;  1 drivers
v0x101e780_0 .net *"_s1", 0 0, L_0x1235e20;  1 drivers
S_0x101e860 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101ea70 .param/l "i" 0 4 54, +C4<011>;
L_0x1235f10/d .functor AND 1, L_0x1235fd0, L_0x1236130, C4<1>, C4<1>;
L_0x1235f10 .delay 1 (30000,30000,30000) L_0x1235f10/d;
v0x101eb30_0 .net *"_s0", 0 0, L_0x1235fd0;  1 drivers
v0x101ec10_0 .net *"_s1", 0 0, L_0x1236130;  1 drivers
S_0x101ecf0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101ef50 .param/l "i" 0 4 54, +C4<0100>;
L_0x1236270/d .functor AND 1, L_0x1236330, L_0x12365a0, C4<1>, C4<1>;
L_0x1236270 .delay 1 (30000,30000,30000) L_0x1236270/d;
v0x101f010_0 .net *"_s0", 0 0, L_0x1236330;  1 drivers
v0x101f0f0_0 .net *"_s1", 0 0, L_0x12365a0;  1 drivers
S_0x101f1d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101f3e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x12366a0/d .functor AND 1, L_0x1236710, L_0x1236870, C4<1>, C4<1>;
L_0x12366a0 .delay 1 (30000,30000,30000) L_0x12366a0/d;
v0x101f4a0_0 .net *"_s0", 0 0, L_0x1236710;  1 drivers
v0x101f580_0 .net *"_s1", 0 0, L_0x1236870;  1 drivers
S_0x101f660 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101f870 .param/l "i" 0 4 54, +C4<0110>;
L_0x12369d0/d .functor AND 1, L_0x1236a90, L_0x1236bf0, C4<1>, C4<1>;
L_0x12369d0 .delay 1 (30000,30000,30000) L_0x12369d0/d;
v0x101f930_0 .net *"_s0", 0 0, L_0x1236a90;  1 drivers
v0x101fa10_0 .net *"_s1", 0 0, L_0x1236bf0;  1 drivers
S_0x101faf0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x101d840;
 .timescale -9 -12;
P_0x101fd00 .param/l "i" 0 4 54, +C4<0111>;
L_0x1236960/d .functor AND 1, L_0x1237120, L_0x1237310, C4<1>, C4<1>;
L_0x1236960 .delay 1 (30000,30000,30000) L_0x1236960/d;
v0x101fdc0_0 .net *"_s0", 0 0, L_0x1237120;  1 drivers
v0x101fea0_0 .net *"_s1", 0 0, L_0x1237310;  1 drivers
S_0x1020a60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x101d5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1238d60/d .functor OR 1, L_0x1238e20, L_0x1238fd0, C4<0>, C4<0>;
L_0x1238d60 .delay 1 (30000,30000,30000) L_0x1238d60/d;
v0x1022590_0 .net *"_s10", 0 0, L_0x1238e20;  1 drivers
v0x1022670_0 .net *"_s12", 0 0, L_0x1238fd0;  1 drivers
v0x1022750_0 .net "in", 7 0, L_0x1236d60;  alias, 1 drivers
v0x1022850_0 .net "ors", 1 0, L_0x1238b80;  1 drivers
v0x1022910_0 .net "out", 0 0, L_0x1238d60;  alias, 1 drivers
L_0x1237f50 .part L_0x1236d60, 0, 4;
L_0x1238b80 .concat8 [ 1 1 0 0], L_0x1237c40, L_0x1238870;
L_0x1238cc0 .part L_0x1236d60, 4, 4;
L_0x1238e20 .part L_0x1238b80, 0, 1;
L_0x1238fd0 .part L_0x1238b80, 1, 1;
S_0x1020c20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1020a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1237400/d .functor OR 1, L_0x12374c0, L_0x1237620, C4<0>, C4<0>;
L_0x1237400 .delay 1 (30000,30000,30000) L_0x1237400/d;
L_0x1237850/d .functor OR 1, L_0x1237960, L_0x1237ac0, C4<0>, C4<0>;
L_0x1237850 .delay 1 (30000,30000,30000) L_0x1237850/d;
L_0x1237c40/d .functor OR 1, L_0x1237cb0, L_0x1237e60, C4<0>, C4<0>;
L_0x1237c40 .delay 1 (30000,30000,30000) L_0x1237c40/d;
v0x1020e70_0 .net *"_s0", 0 0, L_0x1237400;  1 drivers
v0x1020f70_0 .net *"_s10", 0 0, L_0x1237960;  1 drivers
v0x1021050_0 .net *"_s12", 0 0, L_0x1237ac0;  1 drivers
v0x1021110_0 .net *"_s14", 0 0, L_0x1237cb0;  1 drivers
v0x10211f0_0 .net *"_s16", 0 0, L_0x1237e60;  1 drivers
v0x1021320_0 .net *"_s3", 0 0, L_0x12374c0;  1 drivers
v0x1021400_0 .net *"_s5", 0 0, L_0x1237620;  1 drivers
v0x10214e0_0 .net *"_s6", 0 0, L_0x1237850;  1 drivers
v0x10215c0_0 .net "in", 3 0, L_0x1237f50;  1 drivers
v0x1021730_0 .net "ors", 1 0, L_0x1237760;  1 drivers
v0x1021810_0 .net "out", 0 0, L_0x1237c40;  1 drivers
L_0x12374c0 .part L_0x1237f50, 0, 1;
L_0x1237620 .part L_0x1237f50, 1, 1;
L_0x1237760 .concat8 [ 1 1 0 0], L_0x1237400, L_0x1237850;
L_0x1237960 .part L_0x1237f50, 2, 1;
L_0x1237ac0 .part L_0x1237f50, 3, 1;
L_0x1237cb0 .part L_0x1237760, 0, 1;
L_0x1237e60 .part L_0x1237760, 1, 1;
S_0x1021930 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1020a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1238080/d .functor OR 1, L_0x12380f0, L_0x1238250, C4<0>, C4<0>;
L_0x1238080 .delay 1 (30000,30000,30000) L_0x1238080/d;
L_0x1238480/d .functor OR 1, L_0x1238590, L_0x12386f0, C4<0>, C4<0>;
L_0x1238480 .delay 1 (30000,30000,30000) L_0x1238480/d;
L_0x1238870/d .functor OR 1, L_0x12388e0, L_0x1238a90, C4<0>, C4<0>;
L_0x1238870 .delay 1 (30000,30000,30000) L_0x1238870/d;
v0x1021af0_0 .net *"_s0", 0 0, L_0x1238080;  1 drivers
v0x1021bf0_0 .net *"_s10", 0 0, L_0x1238590;  1 drivers
v0x1021cd0_0 .net *"_s12", 0 0, L_0x12386f0;  1 drivers
v0x1021d90_0 .net *"_s14", 0 0, L_0x12388e0;  1 drivers
v0x1021e70_0 .net *"_s16", 0 0, L_0x1238a90;  1 drivers
v0x1021fa0_0 .net *"_s3", 0 0, L_0x12380f0;  1 drivers
v0x1022060_0 .net *"_s5", 0 0, L_0x1238250;  1 drivers
v0x1022140_0 .net *"_s6", 0 0, L_0x1238480;  1 drivers
v0x1022220_0 .net "in", 3 0, L_0x1238cc0;  1 drivers
v0x1022390_0 .net "ors", 1 0, L_0x1238390;  1 drivers
v0x1022470_0 .net "out", 0 0, L_0x1238870;  1 drivers
L_0x12380f0 .part L_0x1238cc0, 0, 1;
L_0x1238250 .part L_0x1238cc0, 1, 1;
L_0x1238390 .concat8 [ 1 1 0 0], L_0x1238080, L_0x1238480;
L_0x1238590 .part L_0x1238cc0, 2, 1;
L_0x12386f0 .part L_0x1238cc0, 3, 1;
L_0x12388e0 .part L_0x1238390, 0, 1;
L_0x1238a90 .part L_0x1238390, 1, 1;
S_0x1022db0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1016720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1234530/d .functor XNOR 1, L_0x123db40, L_0x123dd30, C4<0>, C4<0>;
L_0x1234530 .delay 1 (20000,20000,20000) L_0x1234530/d;
L_0x12347a0/d .functor AND 1, L_0x123db40, L_0x1233470, C4<1>, C4<1>;
L_0x12347a0 .delay 1 (30000,30000,30000) L_0x12347a0/d;
L_0x1234810/d .functor AND 1, L_0x1234530, L_0x123ddd0, C4<1>, C4<1>;
L_0x1234810 .delay 1 (30000,30000,30000) L_0x1234810/d;
L_0x1234970/d .functor OR 1, L_0x1234810, L_0x12347a0, C4<0>, C4<0>;
L_0x1234970 .delay 1 (30000,30000,30000) L_0x1234970/d;
v0x1023060_0 .net "a", 0 0, L_0x123db40;  alias, 1 drivers
v0x1023150_0 .net "a_", 0 0, L_0x1233200;  alias, 1 drivers
v0x1023210_0 .net "b", 0 0, L_0x123dd30;  alias, 1 drivers
v0x1023300_0 .net "b_", 0 0, L_0x1233470;  alias, 1 drivers
v0x10233a0_0 .net "carryin", 0 0, L_0x123ddd0;  alias, 1 drivers
v0x10234e0_0 .net "eq", 0 0, L_0x1234530;  1 drivers
v0x10235a0_0 .net "lt", 0 0, L_0x12347a0;  1 drivers
v0x1023660_0 .net "out", 0 0, L_0x1234970;  1 drivers
v0x1023720_0 .net "w0", 0 0, L_0x1234810;  1 drivers
S_0x1023970 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1016720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1234310/d .functor OR 1, L_0x1233e60, L_0x1024bd0, C4<0>, C4<0>;
L_0x1234310 .delay 1 (30000,30000,30000) L_0x1234310/d;
v0x1024760_0 .net "a", 0 0, L_0x123db40;  alias, 1 drivers
v0x10248b0_0 .net "b", 0 0, L_0x1233470;  alias, 1 drivers
v0x1024970_0 .net "c1", 0 0, L_0x1233e60;  1 drivers
v0x1024a10_0 .net "c2", 0 0, L_0x1024bd0;  1 drivers
v0x1024ae0_0 .net "carryin", 0 0, L_0x123ddd0;  alias, 1 drivers
v0x1024c60_0 .net "carryout", 0 0, L_0x1234310;  1 drivers
v0x1024d00_0 .net "s1", 0 0, L_0x1233da0;  1 drivers
v0x1024da0_0 .net "sum", 0 0, L_0x1233fc0;  1 drivers
S_0x1023bc0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1023970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1233da0/d .functor XOR 1, L_0x123db40, L_0x1233470, C4<0>, C4<0>;
L_0x1233da0 .delay 1 (30000,30000,30000) L_0x1233da0/d;
L_0x1233e60/d .functor AND 1, L_0x123db40, L_0x1233470, C4<1>, C4<1>;
L_0x1233e60 .delay 1 (30000,30000,30000) L_0x1233e60/d;
v0x1023e20_0 .net "a", 0 0, L_0x123db40;  alias, 1 drivers
v0x1023ee0_0 .net "b", 0 0, L_0x1233470;  alias, 1 drivers
v0x1023fa0_0 .net "carryout", 0 0, L_0x1233e60;  alias, 1 drivers
v0x1024040_0 .net "sum", 0 0, L_0x1233da0;  alias, 1 drivers
S_0x1024170 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1023970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1233fc0/d .functor XOR 1, L_0x1233da0, L_0x123ddd0, C4<0>, C4<0>;
L_0x1233fc0 .delay 1 (30000,30000,30000) L_0x1233fc0/d;
L_0x1024bd0/d .functor AND 1, L_0x1233da0, L_0x123ddd0, C4<1>, C4<1>;
L_0x1024bd0 .delay 1 (30000,30000,30000) L_0x1024bd0/d;
v0x10243d0_0 .net "a", 0 0, L_0x1233da0;  alias, 1 drivers
v0x10244a0_0 .net "b", 0 0, L_0x123ddd0;  alias, 1 drivers
v0x1024540_0 .net "carryout", 0 0, L_0x1024bd0;  alias, 1 drivers
v0x1024610_0 .net "sum", 0 0, L_0x1233fc0;  alias, 1 drivers
S_0x10261c0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1016450;
 .timescale -9 -12;
L_0x2b0ab3d055b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x123dbe0/d .functor OR 1, L_0x2b0ab3d055b8, L_0x2b0ab3d05600, C4<0>, C4<0>;
L_0x123dbe0 .delay 1 (30000,30000,30000) L_0x123dbe0/d;
v0x10263b0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d055b8;  1 drivers
v0x1026490_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05600;  1 drivers
S_0x1026570 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1026780 .param/l "i" 0 3 41, +C4<0110>;
S_0x1026840 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1026570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x123dfb0/d .functor NOT 1, L_0x1247830, C4<0>, C4<0>, C4<0>;
L_0x123dfb0 .delay 1 (10000,10000,10000) L_0x123dfb0/d;
L_0x123e110/d .functor NOT 1, L_0x1247aa0, C4<0>, C4<0>, C4<0>;
L_0x123e110 .delay 1 (10000,10000,10000) L_0x123e110/d;
L_0x123f0a0/d .functor XOR 1, L_0x1247830, L_0x1247aa0, C4<0>, C4<0>;
L_0x123f0a0 .delay 1 (30000,30000,30000) L_0x123f0a0/d;
L_0x2b0ab3d05648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x123f750/d .functor OR 1, L_0x2b0ab3d05648, L_0x2b0ab3d05690, C4<0>, C4<0>;
L_0x123f750 .delay 1 (30000,30000,30000) L_0x123f750/d;
L_0x123f950/d .functor AND 1, L_0x1247830, L_0x1247aa0, C4<1>, C4<1>;
L_0x123f950 .delay 1 (30000,30000,30000) L_0x123f950/d;
L_0x123fa10/d .functor NAND 1, L_0x1247830, L_0x1247aa0, C4<1>, C4<1>;
L_0x123fa10 .delay 1 (20000,20000,20000) L_0x123fa10/d;
L_0x123fb70/d .functor XOR 1, L_0x1247830, L_0x1247aa0, C4<0>, C4<0>;
L_0x123fb70 .delay 1 (20000,20000,20000) L_0x123fb70/d;
L_0x1240020/d .functor OR 1, L_0x1247830, L_0x1247aa0, C4<0>, C4<0>;
L_0x1240020 .delay 1 (30000,30000,30000) L_0x1240020/d;
L_0x1247730/d .functor NOT 1, L_0x1243990, C4<0>, C4<0>, C4<0>;
L_0x1247730 .delay 1 (10000,10000,10000) L_0x1247730/d;
v0x1035170_0 .net "A", 0 0, L_0x1247830;  1 drivers
v0x1035230_0 .net "A_", 0 0, L_0x123dfb0;  1 drivers
v0x10352f0_0 .net "B", 0 0, L_0x1247aa0;  1 drivers
v0x10353c0_0 .net "B_", 0 0, L_0x123e110;  1 drivers
v0x1035460_0 .net *"_s12", 0 0, L_0x123f750;  1 drivers
v0x1035550_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05648;  1 drivers
v0x1035610_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05690;  1 drivers
v0x10356f0_0 .net *"_s18", 0 0, L_0x123f950;  1 drivers
v0x10357d0_0 .net *"_s20", 0 0, L_0x123fa10;  1 drivers
v0x1035940_0 .net *"_s22", 0 0, L_0x123fb70;  1 drivers
v0x1035a20_0 .net *"_s24", 0 0, L_0x1240020;  1 drivers
o0x2b0ab3cb32a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1035b00_0 name=_s30
o0x2b0ab3cb32d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1035be0_0 name=_s32
v0x1035cc0_0 .net *"_s8", 0 0, L_0x123f0a0;  1 drivers
v0x1035da0_0 .net "carryin", 0 0, L_0x123de70;  1 drivers
v0x1035e40_0 .net "carryout", 0 0, L_0x12473d0;  1 drivers
v0x1035ee0_0 .net "carryouts", 7 0, L_0x13538c0;  1 drivers
v0x1036090_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1036130_0 .net "result", 0 0, L_0x1243990;  1 drivers
v0x1036220_0 .net "results", 7 0, L_0x123fdf0;  1 drivers
v0x1036330_0 .net "zero", 0 0, L_0x1247730;  1 drivers
LS_0x123fdf0_0_0 .concat8 [ 1 1 1 1], L_0x123e5c0, L_0x123ebf0, L_0x123f0a0, L_0x123f750;
LS_0x123fdf0_0_4 .concat8 [ 1 1 1 1], L_0x123f950, L_0x123fa10, L_0x123fb70, L_0x1240020;
L_0x123fdf0 .concat8 [ 4 4 0 0], LS_0x123fdf0_0_0, LS_0x123fdf0_0_4;
LS_0x13538c0_0_0 .concat [ 1 1 1 1], L_0x123e870, L_0x123ef40, o0x2b0ab3cb32a8, L_0x123f5a0;
LS_0x13538c0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cb32d8;
L_0x13538c0 .concat [ 4 4 0 0], LS_0x13538c0_0_0, LS_0x13538c0_0_4;
S_0x1026ac0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1026840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x123e870/d .functor OR 1, L_0x123e350, L_0x123e710, C4<0>, C4<0>;
L_0x123e870 .delay 1 (30000,30000,30000) L_0x123e870/d;
v0x10278f0_0 .net "a", 0 0, L_0x1247830;  alias, 1 drivers
v0x10279b0_0 .net "b", 0 0, L_0x1247aa0;  alias, 1 drivers
v0x1027a80_0 .net "c1", 0 0, L_0x123e350;  1 drivers
v0x1027b80_0 .net "c2", 0 0, L_0x123e710;  1 drivers
v0x1027c50_0 .net "carryin", 0 0, L_0x123de70;  alias, 1 drivers
v0x1027d40_0 .net "carryout", 0 0, L_0x123e870;  1 drivers
v0x1027de0_0 .net "s1", 0 0, L_0x1223410;  1 drivers
v0x1027ed0_0 .net "sum", 0 0, L_0x123e5c0;  1 drivers
S_0x1026d30 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1026ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1223410/d .functor XOR 1, L_0x1247830, L_0x1247aa0, C4<0>, C4<0>;
L_0x1223410 .delay 1 (30000,30000,30000) L_0x1223410/d;
L_0x123e350/d .functor AND 1, L_0x1247830, L_0x1247aa0, C4<1>, C4<1>;
L_0x123e350 .delay 1 (30000,30000,30000) L_0x123e350/d;
v0x1026f90_0 .net "a", 0 0, L_0x1247830;  alias, 1 drivers
v0x1027070_0 .net "b", 0 0, L_0x1247aa0;  alias, 1 drivers
v0x1027130_0 .net "carryout", 0 0, L_0x123e350;  alias, 1 drivers
v0x10271d0_0 .net "sum", 0 0, L_0x1223410;  alias, 1 drivers
S_0x1027310 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1026ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x123e5c0/d .functor XOR 1, L_0x1223410, L_0x123de70, C4<0>, C4<0>;
L_0x123e5c0 .delay 1 (30000,30000,30000) L_0x123e5c0/d;
L_0x123e710/d .functor AND 1, L_0x1223410, L_0x123de70, C4<1>, C4<1>;
L_0x123e710 .delay 1 (30000,30000,30000) L_0x123e710/d;
v0x1027570_0 .net "a", 0 0, L_0x1223410;  alias, 1 drivers
v0x1027610_0 .net "b", 0 0, L_0x123de70;  alias, 1 drivers
v0x10276b0_0 .net "carryout", 0 0, L_0x123e710;  alias, 1 drivers
v0x1027780_0 .net "sum", 0 0, L_0x123e5c0;  alias, 1 drivers
S_0x1027fa0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1026840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x102d390_0 .net "ands", 7 0, L_0x12453d0;  1 drivers
v0x102d4a0_0 .net "in", 7 0, L_0x13538c0;  alias, 1 drivers
v0x102d560_0 .net "out", 0 0, L_0x12473d0;  alias, 1 drivers
v0x102d630_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10281c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1027fa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x102a8f0_0 .net "A", 7 0, L_0x13538c0;  alias, 1 drivers
v0x102a9f0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x102aab0_0 .net *"_s0", 0 0, L_0x1243cf0;  1 drivers
v0x102ab70_0 .net *"_s12", 0 0, L_0x1244660;  1 drivers
v0x102ac50_0 .net *"_s16", 0 0, L_0x12449c0;  1 drivers
v0x102ad80_0 .net *"_s20", 0 0, L_0x1244cd0;  1 drivers
v0x102ae60_0 .net *"_s24", 0 0, L_0x12450c0;  1 drivers
v0x102af40_0 .net *"_s28", 0 0, L_0x1245050;  1 drivers
v0x102b020_0 .net *"_s4", 0 0, L_0x1244000;  1 drivers
v0x102b190_0 .net *"_s8", 0 0, L_0x1244350;  1 drivers
v0x102b270_0 .net "out", 7 0, L_0x12453d0;  alias, 1 drivers
L_0x1243db0 .part L_0x13538c0, 0, 1;
L_0x1243f10 .part v0x12010b0_0, 0, 1;
L_0x12440c0 .part L_0x13538c0, 1, 1;
L_0x12442b0 .part v0x12010b0_0, 1, 1;
L_0x1244410 .part L_0x13538c0, 2, 1;
L_0x1244570 .part v0x12010b0_0, 2, 1;
L_0x1244720 .part L_0x13538c0, 3, 1;
L_0x1244880 .part v0x12010b0_0, 3, 1;
L_0x1244a80 .part L_0x13538c0, 4, 1;
L_0x1244be0 .part v0x12010b0_0, 4, 1;
L_0x1244d40 .part L_0x13538c0, 5, 1;
L_0x1244fb0 .part v0x12010b0_0, 5, 1;
L_0x1245180 .part L_0x13538c0, 6, 1;
L_0x12452e0 .part v0x12010b0_0, 6, 1;
LS_0x12453d0_0_0 .concat8 [ 1 1 1 1], L_0x1243cf0, L_0x1244000, L_0x1244350, L_0x1244660;
LS_0x12453d0_0_4 .concat8 [ 1 1 1 1], L_0x12449c0, L_0x1244cd0, L_0x12450c0, L_0x1245050;
L_0x12453d0 .concat8 [ 4 4 0 0], LS_0x12453d0_0_0, LS_0x12453d0_0_4;
L_0x1245790 .part L_0x13538c0, 7, 1;
L_0x1245980 .part v0x12010b0_0, 7, 1;
S_0x1028420 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x1028630 .param/l "i" 0 4 54, +C4<00>;
L_0x1243cf0/d .functor AND 1, L_0x1243db0, L_0x1243f10, C4<1>, C4<1>;
L_0x1243cf0 .delay 1 (30000,30000,30000) L_0x1243cf0/d;
v0x1028710_0 .net *"_s0", 0 0, L_0x1243db0;  1 drivers
v0x10287f0_0 .net *"_s1", 0 0, L_0x1243f10;  1 drivers
S_0x10288d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x1028ae0 .param/l "i" 0 4 54, +C4<01>;
L_0x1244000/d .functor AND 1, L_0x12440c0, L_0x12442b0, C4<1>, C4<1>;
L_0x1244000 .delay 1 (30000,30000,30000) L_0x1244000/d;
v0x1028ba0_0 .net *"_s0", 0 0, L_0x12440c0;  1 drivers
v0x1028c80_0 .net *"_s1", 0 0, L_0x12442b0;  1 drivers
S_0x1028d60 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x1028f70 .param/l "i" 0 4 54, +C4<010>;
L_0x1244350/d .functor AND 1, L_0x1244410, L_0x1244570, C4<1>, C4<1>;
L_0x1244350 .delay 1 (30000,30000,30000) L_0x1244350/d;
v0x1029010_0 .net *"_s0", 0 0, L_0x1244410;  1 drivers
v0x10290f0_0 .net *"_s1", 0 0, L_0x1244570;  1 drivers
S_0x10291d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x10293e0 .param/l "i" 0 4 54, +C4<011>;
L_0x1244660/d .functor AND 1, L_0x1244720, L_0x1244880, C4<1>, C4<1>;
L_0x1244660 .delay 1 (30000,30000,30000) L_0x1244660/d;
v0x10294a0_0 .net *"_s0", 0 0, L_0x1244720;  1 drivers
v0x1029580_0 .net *"_s1", 0 0, L_0x1244880;  1 drivers
S_0x1029660 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x10298c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12449c0/d .functor AND 1, L_0x1244a80, L_0x1244be0, C4<1>, C4<1>;
L_0x12449c0 .delay 1 (30000,30000,30000) L_0x12449c0/d;
v0x1029980_0 .net *"_s0", 0 0, L_0x1244a80;  1 drivers
v0x1029a60_0 .net *"_s1", 0 0, L_0x1244be0;  1 drivers
S_0x1029b40 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x1029d50 .param/l "i" 0 4 54, +C4<0101>;
L_0x1244cd0/d .functor AND 1, L_0x1244d40, L_0x1244fb0, C4<1>, C4<1>;
L_0x1244cd0 .delay 1 (30000,30000,30000) L_0x1244cd0/d;
v0x1029e10_0 .net *"_s0", 0 0, L_0x1244d40;  1 drivers
v0x1029ef0_0 .net *"_s1", 0 0, L_0x1244fb0;  1 drivers
S_0x1029fd0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x102a1e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12450c0/d .functor AND 1, L_0x1245180, L_0x12452e0, C4<1>, C4<1>;
L_0x12450c0 .delay 1 (30000,30000,30000) L_0x12450c0/d;
v0x102a2a0_0 .net *"_s0", 0 0, L_0x1245180;  1 drivers
v0x102a380_0 .net *"_s1", 0 0, L_0x12452e0;  1 drivers
S_0x102a460 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10281c0;
 .timescale -9 -12;
P_0x102a670 .param/l "i" 0 4 54, +C4<0111>;
L_0x1245050/d .functor AND 1, L_0x1245790, L_0x1245980, C4<1>, C4<1>;
L_0x1245050 .delay 1 (30000,30000,30000) L_0x1245050/d;
v0x102a730_0 .net *"_s0", 0 0, L_0x1245790;  1 drivers
v0x102a810_0 .net *"_s1", 0 0, L_0x1245980;  1 drivers
S_0x102b3d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1027fa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12473d0/d .functor OR 1, L_0x1247490, L_0x1247640, C4<0>, C4<0>;
L_0x12473d0 .delay 1 (30000,30000,30000) L_0x12473d0/d;
v0x102cf20_0 .net *"_s10", 0 0, L_0x1247490;  1 drivers
v0x102d000_0 .net *"_s12", 0 0, L_0x1247640;  1 drivers
v0x102d0e0_0 .net "in", 7 0, L_0x12453d0;  alias, 1 drivers
v0x102d1b0_0 .net "ors", 1 0, L_0x12471f0;  1 drivers
v0x102d270_0 .net "out", 0 0, L_0x12473d0;  alias, 1 drivers
L_0x12465c0 .part L_0x12453d0, 0, 4;
L_0x12471f0 .concat8 [ 1 1 0 0], L_0x12462b0, L_0x1246ee0;
L_0x1247330 .part L_0x12453d0, 4, 4;
L_0x1247490 .part L_0x12471f0, 0, 1;
L_0x1247640 .part L_0x12471f0, 1, 1;
S_0x102b590 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x102b3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1245a70/d .functor OR 1, L_0x1245b30, L_0x1245c90, C4<0>, C4<0>;
L_0x1245a70 .delay 1 (30000,30000,30000) L_0x1245a70/d;
L_0x1245ec0/d .functor OR 1, L_0x1245fd0, L_0x1246130, C4<0>, C4<0>;
L_0x1245ec0 .delay 1 (30000,30000,30000) L_0x1245ec0/d;
L_0x12462b0/d .functor OR 1, L_0x1246320, L_0x12464d0, C4<0>, C4<0>;
L_0x12462b0 .delay 1 (30000,30000,30000) L_0x12462b0/d;
v0x102b7e0_0 .net *"_s0", 0 0, L_0x1245a70;  1 drivers
v0x102b8e0_0 .net *"_s10", 0 0, L_0x1245fd0;  1 drivers
v0x102b9c0_0 .net *"_s12", 0 0, L_0x1246130;  1 drivers
v0x102ba80_0 .net *"_s14", 0 0, L_0x1246320;  1 drivers
v0x102bb60_0 .net *"_s16", 0 0, L_0x12464d0;  1 drivers
v0x102bc90_0 .net *"_s3", 0 0, L_0x1245b30;  1 drivers
v0x102bd70_0 .net *"_s5", 0 0, L_0x1245c90;  1 drivers
v0x102be50_0 .net *"_s6", 0 0, L_0x1245ec0;  1 drivers
v0x102bf30_0 .net "in", 3 0, L_0x12465c0;  1 drivers
v0x102c0a0_0 .net "ors", 1 0, L_0x1245dd0;  1 drivers
v0x102c180_0 .net "out", 0 0, L_0x12462b0;  1 drivers
L_0x1245b30 .part L_0x12465c0, 0, 1;
L_0x1245c90 .part L_0x12465c0, 1, 1;
L_0x1245dd0 .concat8 [ 1 1 0 0], L_0x1245a70, L_0x1245ec0;
L_0x1245fd0 .part L_0x12465c0, 2, 1;
L_0x1246130 .part L_0x12465c0, 3, 1;
L_0x1246320 .part L_0x1245dd0, 0, 1;
L_0x12464d0 .part L_0x1245dd0, 1, 1;
S_0x102c2a0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x102b3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12466f0/d .functor OR 1, L_0x1246760, L_0x12468c0, C4<0>, C4<0>;
L_0x12466f0 .delay 1 (30000,30000,30000) L_0x12466f0/d;
L_0x1246af0/d .functor OR 1, L_0x1246c00, L_0x1246d60, C4<0>, C4<0>;
L_0x1246af0 .delay 1 (30000,30000,30000) L_0x1246af0/d;
L_0x1246ee0/d .functor OR 1, L_0x1246f50, L_0x1247100, C4<0>, C4<0>;
L_0x1246ee0 .delay 1 (30000,30000,30000) L_0x1246ee0/d;
v0x102c460_0 .net *"_s0", 0 0, L_0x12466f0;  1 drivers
v0x102c560_0 .net *"_s10", 0 0, L_0x1246c00;  1 drivers
v0x102c640_0 .net *"_s12", 0 0, L_0x1246d60;  1 drivers
v0x102c700_0 .net *"_s14", 0 0, L_0x1246f50;  1 drivers
v0x102c7e0_0 .net *"_s16", 0 0, L_0x1247100;  1 drivers
v0x102c910_0 .net *"_s3", 0 0, L_0x1246760;  1 drivers
v0x102c9f0_0 .net *"_s5", 0 0, L_0x12468c0;  1 drivers
v0x102cad0_0 .net *"_s6", 0 0, L_0x1246af0;  1 drivers
v0x102cbb0_0 .net "in", 3 0, L_0x1247330;  1 drivers
v0x102cd20_0 .net "ors", 1 0, L_0x1246a00;  1 drivers
v0x102ce00_0 .net "out", 0 0, L_0x1246ee0;  1 drivers
L_0x1246760 .part L_0x1247330, 0, 1;
L_0x12468c0 .part L_0x1247330, 1, 1;
L_0x1246a00 .concat8 [ 1 1 0 0], L_0x12466f0, L_0x1246af0;
L_0x1246c00 .part L_0x1247330, 2, 1;
L_0x1246d60 .part L_0x1247330, 3, 1;
L_0x1246f50 .part L_0x1246a00, 0, 1;
L_0x1247100 .part L_0x1246a00, 1, 1;
S_0x102d710 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1026840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1032d40_0 .net "ands", 7 0, L_0x1241990;  1 drivers
v0x1032e50_0 .net "in", 7 0, L_0x123fdf0;  alias, 1 drivers
v0x1032f10_0 .net "out", 0 0, L_0x1243990;  alias, 1 drivers
v0x1032fe0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x102d960 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x102d710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10300a0_0 .net "A", 7 0, L_0x123fdf0;  alias, 1 drivers
v0x10301a0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0xffd2d0_0 .net *"_s0", 0 0, L_0x1240180;  1 drivers
v0xffd390_0 .net *"_s12", 0 0, L_0x1240b40;  1 drivers
v0x1030670_0 .net *"_s16", 0 0, L_0x1240ea0;  1 drivers
v0x1030730_0 .net *"_s20", 0 0, L_0x12412d0;  1 drivers
v0x1030810_0 .net *"_s24", 0 0, L_0x1241600;  1 drivers
v0x10308f0_0 .net *"_s28", 0 0, L_0x1241590;  1 drivers
v0x10309d0_0 .net *"_s4", 0 0, L_0x1240520;  1 drivers
v0x1030b40_0 .net *"_s8", 0 0, L_0x1240830;  1 drivers
v0x1030c20_0 .net "out", 7 0, L_0x1241990;  alias, 1 drivers
L_0x1240290 .part L_0x123fdf0, 0, 1;
L_0x1240480 .part v0x12010b0_0, 0, 1;
L_0x12405e0 .part L_0x123fdf0, 1, 1;
L_0x1240740 .part v0x12010b0_0, 1, 1;
L_0x12408f0 .part L_0x123fdf0, 2, 1;
L_0x1240a50 .part v0x12010b0_0, 2, 1;
L_0x1240c00 .part L_0x123fdf0, 3, 1;
L_0x1240d60 .part v0x12010b0_0, 3, 1;
L_0x1240f60 .part L_0x123fdf0, 4, 1;
L_0x12411d0 .part v0x12010b0_0, 4, 1;
L_0x1241340 .part L_0x123fdf0, 5, 1;
L_0x12414a0 .part v0x12010b0_0, 5, 1;
L_0x12416c0 .part L_0x123fdf0, 6, 1;
L_0x1241820 .part v0x12010b0_0, 6, 1;
LS_0x1241990_0_0 .concat8 [ 1 1 1 1], L_0x1240180, L_0x1240520, L_0x1240830, L_0x1240b40;
LS_0x1241990_0_4 .concat8 [ 1 1 1 1], L_0x1240ea0, L_0x12412d0, L_0x1241600, L_0x1241590;
L_0x1241990 .concat8 [ 4 4 0 0], LS_0x1241990_0_0, LS_0x1241990_0_4;
L_0x1241d50 .part L_0x123fdf0, 7, 1;
L_0x1241f40 .part v0x12010b0_0, 7, 1;
S_0x102dba0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102ddb0 .param/l "i" 0 4 54, +C4<00>;
L_0x1240180/d .functor AND 1, L_0x1240290, L_0x1240480, C4<1>, C4<1>;
L_0x1240180 .delay 1 (30000,30000,30000) L_0x1240180/d;
v0x102de90_0 .net *"_s0", 0 0, L_0x1240290;  1 drivers
v0x102df70_0 .net *"_s1", 0 0, L_0x1240480;  1 drivers
S_0x102e050 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102e260 .param/l "i" 0 4 54, +C4<01>;
L_0x1240520/d .functor AND 1, L_0x12405e0, L_0x1240740, C4<1>, C4<1>;
L_0x1240520 .delay 1 (30000,30000,30000) L_0x1240520/d;
v0x102e320_0 .net *"_s0", 0 0, L_0x12405e0;  1 drivers
v0x102e400_0 .net *"_s1", 0 0, L_0x1240740;  1 drivers
S_0x102e4e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102e720 .param/l "i" 0 4 54, +C4<010>;
L_0x1240830/d .functor AND 1, L_0x12408f0, L_0x1240a50, C4<1>, C4<1>;
L_0x1240830 .delay 1 (30000,30000,30000) L_0x1240830/d;
v0x102e7c0_0 .net *"_s0", 0 0, L_0x12408f0;  1 drivers
v0x102e8a0_0 .net *"_s1", 0 0, L_0x1240a50;  1 drivers
S_0x102e980 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102eb90 .param/l "i" 0 4 54, +C4<011>;
L_0x1240b40/d .functor AND 1, L_0x1240c00, L_0x1240d60, C4<1>, C4<1>;
L_0x1240b40 .delay 1 (30000,30000,30000) L_0x1240b40/d;
v0x102ec50_0 .net *"_s0", 0 0, L_0x1240c00;  1 drivers
v0x102ed30_0 .net *"_s1", 0 0, L_0x1240d60;  1 drivers
S_0x102ee10 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102f070 .param/l "i" 0 4 54, +C4<0100>;
L_0x1240ea0/d .functor AND 1, L_0x1240f60, L_0x12411d0, C4<1>, C4<1>;
L_0x1240ea0 .delay 1 (30000,30000,30000) L_0x1240ea0/d;
v0x102f130_0 .net *"_s0", 0 0, L_0x1240f60;  1 drivers
v0x102f210_0 .net *"_s1", 0 0, L_0x12411d0;  1 drivers
S_0x102f2f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102f500 .param/l "i" 0 4 54, +C4<0101>;
L_0x12412d0/d .functor AND 1, L_0x1241340, L_0x12414a0, C4<1>, C4<1>;
L_0x12412d0 .delay 1 (30000,30000,30000) L_0x12412d0/d;
v0x102f5c0_0 .net *"_s0", 0 0, L_0x1241340;  1 drivers
v0x102f6a0_0 .net *"_s1", 0 0, L_0x12414a0;  1 drivers
S_0x102f780 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102f990 .param/l "i" 0 4 54, +C4<0110>;
L_0x1241600/d .functor AND 1, L_0x12416c0, L_0x1241820, C4<1>, C4<1>;
L_0x1241600 .delay 1 (30000,30000,30000) L_0x1241600/d;
v0x102fa50_0 .net *"_s0", 0 0, L_0x12416c0;  1 drivers
v0x102fb30_0 .net *"_s1", 0 0, L_0x1241820;  1 drivers
S_0x102fc10 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x102d960;
 .timescale -9 -12;
P_0x102fe20 .param/l "i" 0 4 54, +C4<0111>;
L_0x1241590/d .functor AND 1, L_0x1241d50, L_0x1241f40, C4<1>, C4<1>;
L_0x1241590 .delay 1 (30000,30000,30000) L_0x1241590/d;
v0x102fee0_0 .net *"_s0", 0 0, L_0x1241d50;  1 drivers
v0x102ffc0_0 .net *"_s1", 0 0, L_0x1241f40;  1 drivers
S_0x1030d80 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x102d710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1243990/d .functor OR 1, L_0x1243a50, L_0x1243c00, C4<0>, C4<0>;
L_0x1243990 .delay 1 (30000,30000,30000) L_0x1243990/d;
v0x10328d0_0 .net *"_s10", 0 0, L_0x1243a50;  1 drivers
v0x10329b0_0 .net *"_s12", 0 0, L_0x1243c00;  1 drivers
v0x1032a90_0 .net "in", 7 0, L_0x1241990;  alias, 1 drivers
v0x1032b60_0 .net "ors", 1 0, L_0x12437b0;  1 drivers
v0x1032c20_0 .net "out", 0 0, L_0x1243990;  alias, 1 drivers
L_0x1242b80 .part L_0x1241990, 0, 4;
L_0x12437b0 .concat8 [ 1 1 0 0], L_0x1242870, L_0x12434a0;
L_0x12438f0 .part L_0x1241990, 4, 4;
L_0x1243a50 .part L_0x12437b0, 0, 1;
L_0x1243c00 .part L_0x12437b0, 1, 1;
S_0x1030f40 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1030d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1242030/d .functor OR 1, L_0x12420f0, L_0x1242250, C4<0>, C4<0>;
L_0x1242030 .delay 1 (30000,30000,30000) L_0x1242030/d;
L_0x1242480/d .functor OR 1, L_0x1242590, L_0x12426f0, C4<0>, C4<0>;
L_0x1242480 .delay 1 (30000,30000,30000) L_0x1242480/d;
L_0x1242870/d .functor OR 1, L_0x12428e0, L_0x1242a90, C4<0>, C4<0>;
L_0x1242870 .delay 1 (30000,30000,30000) L_0x1242870/d;
v0x1031190_0 .net *"_s0", 0 0, L_0x1242030;  1 drivers
v0x1031290_0 .net *"_s10", 0 0, L_0x1242590;  1 drivers
v0x1031370_0 .net *"_s12", 0 0, L_0x12426f0;  1 drivers
v0x1031430_0 .net *"_s14", 0 0, L_0x12428e0;  1 drivers
v0x1031510_0 .net *"_s16", 0 0, L_0x1242a90;  1 drivers
v0x1031640_0 .net *"_s3", 0 0, L_0x12420f0;  1 drivers
v0x1031720_0 .net *"_s5", 0 0, L_0x1242250;  1 drivers
v0x1031800_0 .net *"_s6", 0 0, L_0x1242480;  1 drivers
v0x10318e0_0 .net "in", 3 0, L_0x1242b80;  1 drivers
v0x1031a50_0 .net "ors", 1 0, L_0x1242390;  1 drivers
v0x1031b30_0 .net "out", 0 0, L_0x1242870;  1 drivers
L_0x12420f0 .part L_0x1242b80, 0, 1;
L_0x1242250 .part L_0x1242b80, 1, 1;
L_0x1242390 .concat8 [ 1 1 0 0], L_0x1242030, L_0x1242480;
L_0x1242590 .part L_0x1242b80, 2, 1;
L_0x12426f0 .part L_0x1242b80, 3, 1;
L_0x12428e0 .part L_0x1242390, 0, 1;
L_0x1242a90 .part L_0x1242390, 1, 1;
S_0x1031c50 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1030d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1242cb0/d .functor OR 1, L_0x1242d20, L_0x1242e80, C4<0>, C4<0>;
L_0x1242cb0 .delay 1 (30000,30000,30000) L_0x1242cb0/d;
L_0x12430b0/d .functor OR 1, L_0x12431c0, L_0x1243320, C4<0>, C4<0>;
L_0x12430b0 .delay 1 (30000,30000,30000) L_0x12430b0/d;
L_0x12434a0/d .functor OR 1, L_0x1243510, L_0x12436c0, C4<0>, C4<0>;
L_0x12434a0 .delay 1 (30000,30000,30000) L_0x12434a0/d;
v0x1031e10_0 .net *"_s0", 0 0, L_0x1242cb0;  1 drivers
v0x1031f10_0 .net *"_s10", 0 0, L_0x12431c0;  1 drivers
v0x1031ff0_0 .net *"_s12", 0 0, L_0x1243320;  1 drivers
v0x10320b0_0 .net *"_s14", 0 0, L_0x1243510;  1 drivers
v0x1032190_0 .net *"_s16", 0 0, L_0x12436c0;  1 drivers
v0x10322c0_0 .net *"_s3", 0 0, L_0x1242d20;  1 drivers
v0x10323a0_0 .net *"_s5", 0 0, L_0x1242e80;  1 drivers
v0x1032480_0 .net *"_s6", 0 0, L_0x12430b0;  1 drivers
v0x1032560_0 .net "in", 3 0, L_0x12438f0;  1 drivers
v0x10326d0_0 .net "ors", 1 0, L_0x1242fc0;  1 drivers
v0x10327b0_0 .net "out", 0 0, L_0x12434a0;  1 drivers
L_0x1242d20 .part L_0x12438f0, 0, 1;
L_0x1242e80 .part L_0x12438f0, 1, 1;
L_0x1242fc0 .concat8 [ 1 1 0 0], L_0x1242cb0, L_0x12430b0;
L_0x12431c0 .part L_0x12438f0, 2, 1;
L_0x1243320 .part L_0x12438f0, 3, 1;
L_0x1243510 .part L_0x1242fc0, 0, 1;
L_0x12436c0 .part L_0x1242fc0, 1, 1;
S_0x10330c0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1026840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x123f160/d .functor XNOR 1, L_0x1247830, L_0x1247aa0, C4<0>, C4<0>;
L_0x123f160 .delay 1 (20000,20000,20000) L_0x123f160/d;
L_0x123f3d0/d .functor AND 1, L_0x1247830, L_0x123e110, C4<1>, C4<1>;
L_0x123f3d0 .delay 1 (30000,30000,30000) L_0x123f3d0/d;
L_0x123f440/d .functor AND 1, L_0x123f160, L_0x123de70, C4<1>, C4<1>;
L_0x123f440 .delay 1 (30000,30000,30000) L_0x123f440/d;
L_0x123f5a0/d .functor OR 1, L_0x123f440, L_0x123f3d0, C4<0>, C4<0>;
L_0x123f5a0 .delay 1 (30000,30000,30000) L_0x123f5a0/d;
v0x1033370_0 .net "a", 0 0, L_0x1247830;  alias, 1 drivers
v0x1033460_0 .net "a_", 0 0, L_0x123dfb0;  alias, 1 drivers
v0x1033520_0 .net "b", 0 0, L_0x1247aa0;  alias, 1 drivers
v0x1033610_0 .net "b_", 0 0, L_0x123e110;  alias, 1 drivers
v0x10336b0_0 .net "carryin", 0 0, L_0x123de70;  alias, 1 drivers
v0x10337f0_0 .net "eq", 0 0, L_0x123f160;  1 drivers
v0x10338b0_0 .net "lt", 0 0, L_0x123f3d0;  1 drivers
v0x1033970_0 .net "out", 0 0, L_0x123f5a0;  1 drivers
v0x1033a30_0 .net "w0", 0 0, L_0x123f440;  1 drivers
S_0x1033c80 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1026840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x123ef40/d .functor OR 1, L_0x123ea90, L_0x1034ee0, C4<0>, C4<0>;
L_0x123ef40 .delay 1 (30000,30000,30000) L_0x123ef40/d;
v0x1034a70_0 .net "a", 0 0, L_0x1247830;  alias, 1 drivers
v0x1034bc0_0 .net "b", 0 0, L_0x123e110;  alias, 1 drivers
v0x1034c80_0 .net "c1", 0 0, L_0x123ea90;  1 drivers
v0x1034d20_0 .net "c2", 0 0, L_0x1034ee0;  1 drivers
v0x1034df0_0 .net "carryin", 0 0, L_0x123de70;  alias, 1 drivers
v0x1034f70_0 .net "carryout", 0 0, L_0x123ef40;  1 drivers
v0x1035010_0 .net "s1", 0 0, L_0x123e9d0;  1 drivers
v0x10350b0_0 .net "sum", 0 0, L_0x123ebf0;  1 drivers
S_0x1033ed0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1033c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x123e9d0/d .functor XOR 1, L_0x1247830, L_0x123e110, C4<0>, C4<0>;
L_0x123e9d0 .delay 1 (30000,30000,30000) L_0x123e9d0/d;
L_0x123ea90/d .functor AND 1, L_0x1247830, L_0x123e110, C4<1>, C4<1>;
L_0x123ea90 .delay 1 (30000,30000,30000) L_0x123ea90/d;
v0x1034130_0 .net "a", 0 0, L_0x1247830;  alias, 1 drivers
v0x10341f0_0 .net "b", 0 0, L_0x123e110;  alias, 1 drivers
v0x10342b0_0 .net "carryout", 0 0, L_0x123ea90;  alias, 1 drivers
v0x1034350_0 .net "sum", 0 0, L_0x123e9d0;  alias, 1 drivers
S_0x1034480 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1033c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x123ebf0/d .functor XOR 1, L_0x123e9d0, L_0x123de70, C4<0>, C4<0>;
L_0x123ebf0 .delay 1 (30000,30000,30000) L_0x123ebf0/d;
L_0x1034ee0/d .functor AND 1, L_0x123e9d0, L_0x123de70, C4<1>, C4<1>;
L_0x1034ee0 .delay 1 (30000,30000,30000) L_0x1034ee0/d;
v0x10346e0_0 .net "a", 0 0, L_0x123e9d0;  alias, 1 drivers
v0x10347b0_0 .net "b", 0 0, L_0x123de70;  alias, 1 drivers
v0x1034850_0 .net "carryout", 0 0, L_0x1034ee0;  alias, 1 drivers
v0x1034920_0 .net "sum", 0 0, L_0x123ebf0;  alias, 1 drivers
S_0x10364d0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1026570;
 .timescale -9 -12;
L_0x2b0ab3d056d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12478d0/d .functor OR 1, L_0x2b0ab3d056d8, L_0x2b0ab3d05720, C4<0>, C4<0>;
L_0x12478d0 .delay 1 (30000,30000,30000) L_0x12478d0/d;
v0x10366c0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d056d8;  1 drivers
v0x10367a0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05720;  1 drivers
S_0x1036880 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1036a90 .param/l "i" 0 3 41, +C4<0111>;
S_0x1036b50 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1036880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1247da0/d .functor NOT 1, L_0x12515b0, C4<0>, C4<0>, C4<0>;
L_0x1247da0 .delay 1 (10000,10000,10000) L_0x1247da0/d;
L_0x1247eb0/d .functor NOT 1, L_0x1247c50, C4<0>, C4<0>, C4<0>;
L_0x1247eb0 .delay 1 (10000,10000,10000) L_0x1247eb0/d;
L_0x1248f00/d .functor XOR 1, L_0x12515b0, L_0x1247c50, C4<0>, C4<0>;
L_0x1248f00 .delay 1 (30000,30000,30000) L_0x1248f00/d;
L_0x2b0ab3d05768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d057b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12495b0/d .functor OR 1, L_0x2b0ab3d05768, L_0x2b0ab3d057b0, C4<0>, C4<0>;
L_0x12495b0 .delay 1 (30000,30000,30000) L_0x12495b0/d;
L_0x12497b0/d .functor AND 1, L_0x12515b0, L_0x1247c50, C4<1>, C4<1>;
L_0x12497b0 .delay 1 (30000,30000,30000) L_0x12497b0/d;
L_0x1249870/d .functor NAND 1, L_0x12515b0, L_0x1247c50, C4<1>, C4<1>;
L_0x1249870 .delay 1 (20000,20000,20000) L_0x1249870/d;
L_0x12499d0/d .functor XOR 1, L_0x12515b0, L_0x1247c50, C4<0>, C4<0>;
L_0x12499d0 .delay 1 (20000,20000,20000) L_0x12499d0/d;
L_0x1249e80/d .functor OR 1, L_0x12515b0, L_0x1247c50, C4<0>, C4<0>;
L_0x1249e80 .delay 1 (30000,30000,30000) L_0x1249e80/d;
L_0x12514b0/d .functor NOT 1, L_0x124d710, C4<0>, C4<0>, C4<0>;
L_0x12514b0 .delay 1 (10000,10000,10000) L_0x12514b0/d;
v0x1045280_0 .net "A", 0 0, L_0x12515b0;  1 drivers
v0x1045340_0 .net "A_", 0 0, L_0x1247da0;  1 drivers
v0x1045400_0 .net "B", 0 0, L_0x1247c50;  1 drivers
v0x10454d0_0 .net "B_", 0 0, L_0x1247eb0;  1 drivers
v0x1045570_0 .net *"_s12", 0 0, L_0x12495b0;  1 drivers
v0x1045660_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05768;  1 drivers
v0x1045720_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d057b0;  1 drivers
v0x1045800_0 .net *"_s18", 0 0, L_0x12497b0;  1 drivers
v0x10458e0_0 .net *"_s20", 0 0, L_0x1249870;  1 drivers
v0x1045a50_0 .net *"_s22", 0 0, L_0x12499d0;  1 drivers
v0x1045b30_0 .net *"_s24", 0 0, L_0x1249e80;  1 drivers
o0x2b0ab3cb57f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1045c10_0 name=_s30
o0x2b0ab3cb5828 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1045cf0_0 name=_s32
v0x1045dd0_0 .net *"_s8", 0 0, L_0x1248f00;  1 drivers
v0x1045eb0_0 .net "carryin", 0 0, L_0x12517d0;  1 drivers
v0x1045f50_0 .net "carryout", 0 0, L_0x1251150;  1 drivers
v0x1045ff0_0 .net "carryouts", 7 0, L_0x1353a50;  1 drivers
v0x10461a0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1046240_0 .net "result", 0 0, L_0x124d710;  1 drivers
v0x1046330_0 .net "results", 7 0, L_0x1249c50;  1 drivers
v0x1046440_0 .net "zero", 0 0, L_0x12514b0;  1 drivers
LS_0x1249c50_0_0 .concat8 [ 1 1 1 1], L_0x12483d0, L_0x1248a00, L_0x1248f00, L_0x12495b0;
LS_0x1249c50_0_4 .concat8 [ 1 1 1 1], L_0x12497b0, L_0x1249870, L_0x12499d0, L_0x1249e80;
L_0x1249c50 .concat8 [ 4 4 0 0], LS_0x1249c50_0_0, LS_0x1249c50_0_4;
LS_0x1353a50_0_0 .concat [ 1 1 1 1], L_0x1248680, L_0x1248da0, o0x2b0ab3cb57f8, L_0x1249400;
LS_0x1353a50_0_4 .concat [ 4 0 0 0], o0x2b0ab3cb5828;
L_0x1353a50 .concat [ 4 4 0 0], LS_0x1353a50_0_0, LS_0x1353a50_0_4;
S_0x1036dd0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1036b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1248680/d .functor OR 1, L_0x1248160, L_0x1248520, C4<0>, C4<0>;
L_0x1248680 .delay 1 (30000,30000,30000) L_0x1248680/d;
v0x1037c00_0 .net "a", 0 0, L_0x12515b0;  alias, 1 drivers
v0x1037cc0_0 .net "b", 0 0, L_0x1247c50;  alias, 1 drivers
v0x1037d90_0 .net "c1", 0 0, L_0x1248160;  1 drivers
v0x1037e90_0 .net "c2", 0 0, L_0x1248520;  1 drivers
v0x1037f60_0 .net "carryin", 0 0, L_0x12517d0;  alias, 1 drivers
v0x1038050_0 .net "carryout", 0 0, L_0x1248680;  1 drivers
v0x10380f0_0 .net "s1", 0 0, L_0x12480a0;  1 drivers
v0x10381e0_0 .net "sum", 0 0, L_0x12483d0;  1 drivers
S_0x1037040 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1036dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12480a0/d .functor XOR 1, L_0x12515b0, L_0x1247c50, C4<0>, C4<0>;
L_0x12480a0 .delay 1 (30000,30000,30000) L_0x12480a0/d;
L_0x1248160/d .functor AND 1, L_0x12515b0, L_0x1247c50, C4<1>, C4<1>;
L_0x1248160 .delay 1 (30000,30000,30000) L_0x1248160/d;
v0x10372a0_0 .net "a", 0 0, L_0x12515b0;  alias, 1 drivers
v0x1037380_0 .net "b", 0 0, L_0x1247c50;  alias, 1 drivers
v0x1037440_0 .net "carryout", 0 0, L_0x1248160;  alias, 1 drivers
v0x10374e0_0 .net "sum", 0 0, L_0x12480a0;  alias, 1 drivers
S_0x1037620 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1036dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12483d0/d .functor XOR 1, L_0x12480a0, L_0x12517d0, C4<0>, C4<0>;
L_0x12483d0 .delay 1 (30000,30000,30000) L_0x12483d0/d;
L_0x1248520/d .functor AND 1, L_0x12480a0, L_0x12517d0, C4<1>, C4<1>;
L_0x1248520 .delay 1 (30000,30000,30000) L_0x1248520/d;
v0x1037880_0 .net "a", 0 0, L_0x12480a0;  alias, 1 drivers
v0x1037920_0 .net "b", 0 0, L_0x12517d0;  alias, 1 drivers
v0x10379c0_0 .net "carryout", 0 0, L_0x1248520;  alias, 1 drivers
v0x1037a90_0 .net "sum", 0 0, L_0x12483d0;  alias, 1 drivers
S_0x10382b0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1036b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x103d6a0_0 .net "ands", 7 0, L_0x124f150;  1 drivers
v0x103d7b0_0 .net "in", 7 0, L_0x1353a50;  alias, 1 drivers
v0x103d870_0 .net "out", 0 0, L_0x1251150;  alias, 1 drivers
v0x103d940_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10384d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10382b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x103ac00_0 .net "A", 7 0, L_0x1353a50;  alias, 1 drivers
v0x103ad00_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x103adc0_0 .net *"_s0", 0 0, L_0x124da70;  1 drivers
v0x103ae80_0 .net *"_s12", 0 0, L_0x124e3e0;  1 drivers
v0x103af60_0 .net *"_s16", 0 0, L_0x124e740;  1 drivers
v0x103b090_0 .net *"_s20", 0 0, L_0x124ea50;  1 drivers
v0x103b170_0 .net *"_s24", 0 0, L_0x124ee40;  1 drivers
v0x103b250_0 .net *"_s28", 0 0, L_0x124edd0;  1 drivers
v0x103b330_0 .net *"_s4", 0 0, L_0x124dd80;  1 drivers
v0x103b4a0_0 .net *"_s8", 0 0, L_0x124e0d0;  1 drivers
v0x103b580_0 .net "out", 7 0, L_0x124f150;  alias, 1 drivers
L_0x124db30 .part L_0x1353a50, 0, 1;
L_0x124dc90 .part v0x12010b0_0, 0, 1;
L_0x124de40 .part L_0x1353a50, 1, 1;
L_0x124e030 .part v0x12010b0_0, 1, 1;
L_0x124e190 .part L_0x1353a50, 2, 1;
L_0x124e2f0 .part v0x12010b0_0, 2, 1;
L_0x124e4a0 .part L_0x1353a50, 3, 1;
L_0x124e600 .part v0x12010b0_0, 3, 1;
L_0x124e800 .part L_0x1353a50, 4, 1;
L_0x124e960 .part v0x12010b0_0, 4, 1;
L_0x124eac0 .part L_0x1353a50, 5, 1;
L_0x124ed30 .part v0x12010b0_0, 5, 1;
L_0x124ef00 .part L_0x1353a50, 6, 1;
L_0x124f060 .part v0x12010b0_0, 6, 1;
LS_0x124f150_0_0 .concat8 [ 1 1 1 1], L_0x124da70, L_0x124dd80, L_0x124e0d0, L_0x124e3e0;
LS_0x124f150_0_4 .concat8 [ 1 1 1 1], L_0x124e740, L_0x124ea50, L_0x124ee40, L_0x124edd0;
L_0x124f150 .concat8 [ 4 4 0 0], LS_0x124f150_0_0, LS_0x124f150_0_4;
L_0x124f510 .part L_0x1353a50, 7, 1;
L_0x124f700 .part v0x12010b0_0, 7, 1;
S_0x1038730 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x1038940 .param/l "i" 0 4 54, +C4<00>;
L_0x124da70/d .functor AND 1, L_0x124db30, L_0x124dc90, C4<1>, C4<1>;
L_0x124da70 .delay 1 (30000,30000,30000) L_0x124da70/d;
v0x1038a20_0 .net *"_s0", 0 0, L_0x124db30;  1 drivers
v0x1038b00_0 .net *"_s1", 0 0, L_0x124dc90;  1 drivers
S_0x1038be0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x1038df0 .param/l "i" 0 4 54, +C4<01>;
L_0x124dd80/d .functor AND 1, L_0x124de40, L_0x124e030, C4<1>, C4<1>;
L_0x124dd80 .delay 1 (30000,30000,30000) L_0x124dd80/d;
v0x1038eb0_0 .net *"_s0", 0 0, L_0x124de40;  1 drivers
v0x1038f90_0 .net *"_s1", 0 0, L_0x124e030;  1 drivers
S_0x1039070 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x1039280 .param/l "i" 0 4 54, +C4<010>;
L_0x124e0d0/d .functor AND 1, L_0x124e190, L_0x124e2f0, C4<1>, C4<1>;
L_0x124e0d0 .delay 1 (30000,30000,30000) L_0x124e0d0/d;
v0x1039320_0 .net *"_s0", 0 0, L_0x124e190;  1 drivers
v0x1039400_0 .net *"_s1", 0 0, L_0x124e2f0;  1 drivers
S_0x10394e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x10396f0 .param/l "i" 0 4 54, +C4<011>;
L_0x124e3e0/d .functor AND 1, L_0x124e4a0, L_0x124e600, C4<1>, C4<1>;
L_0x124e3e0 .delay 1 (30000,30000,30000) L_0x124e3e0/d;
v0x10397b0_0 .net *"_s0", 0 0, L_0x124e4a0;  1 drivers
v0x1039890_0 .net *"_s1", 0 0, L_0x124e600;  1 drivers
S_0x1039970 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x1039bd0 .param/l "i" 0 4 54, +C4<0100>;
L_0x124e740/d .functor AND 1, L_0x124e800, L_0x124e960, C4<1>, C4<1>;
L_0x124e740 .delay 1 (30000,30000,30000) L_0x124e740/d;
v0x1039c90_0 .net *"_s0", 0 0, L_0x124e800;  1 drivers
v0x1039d70_0 .net *"_s1", 0 0, L_0x124e960;  1 drivers
S_0x1039e50 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x103a060 .param/l "i" 0 4 54, +C4<0101>;
L_0x124ea50/d .functor AND 1, L_0x124eac0, L_0x124ed30, C4<1>, C4<1>;
L_0x124ea50 .delay 1 (30000,30000,30000) L_0x124ea50/d;
v0x103a120_0 .net *"_s0", 0 0, L_0x124eac0;  1 drivers
v0x103a200_0 .net *"_s1", 0 0, L_0x124ed30;  1 drivers
S_0x103a2e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x103a4f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x124ee40/d .functor AND 1, L_0x124ef00, L_0x124f060, C4<1>, C4<1>;
L_0x124ee40 .delay 1 (30000,30000,30000) L_0x124ee40/d;
v0x103a5b0_0 .net *"_s0", 0 0, L_0x124ef00;  1 drivers
v0x103a690_0 .net *"_s1", 0 0, L_0x124f060;  1 drivers
S_0x103a770 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10384d0;
 .timescale -9 -12;
P_0x103a980 .param/l "i" 0 4 54, +C4<0111>;
L_0x124edd0/d .functor AND 1, L_0x124f510, L_0x124f700, C4<1>, C4<1>;
L_0x124edd0 .delay 1 (30000,30000,30000) L_0x124edd0/d;
v0x103aa40_0 .net *"_s0", 0 0, L_0x124f510;  1 drivers
v0x103ab20_0 .net *"_s1", 0 0, L_0x124f700;  1 drivers
S_0x103b6e0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10382b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1251150/d .functor OR 1, L_0x1251210, L_0x12513c0, C4<0>, C4<0>;
L_0x1251150 .delay 1 (30000,30000,30000) L_0x1251150/d;
v0x103d230_0 .net *"_s10", 0 0, L_0x1251210;  1 drivers
v0x103d310_0 .net *"_s12", 0 0, L_0x12513c0;  1 drivers
v0x103d3f0_0 .net "in", 7 0, L_0x124f150;  alias, 1 drivers
v0x103d4c0_0 .net "ors", 1 0, L_0x1250f70;  1 drivers
v0x103d580_0 .net "out", 0 0, L_0x1251150;  alias, 1 drivers
L_0x1250340 .part L_0x124f150, 0, 4;
L_0x1250f70 .concat8 [ 1 1 0 0], L_0x1250030, L_0x1250c60;
L_0x12510b0 .part L_0x124f150, 4, 4;
L_0x1251210 .part L_0x1250f70, 0, 1;
L_0x12513c0 .part L_0x1250f70, 1, 1;
S_0x103b8a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x103b6e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x124f7f0/d .functor OR 1, L_0x124f8b0, L_0x124fa10, C4<0>, C4<0>;
L_0x124f7f0 .delay 1 (30000,30000,30000) L_0x124f7f0/d;
L_0x124fc40/d .functor OR 1, L_0x124fd50, L_0x124feb0, C4<0>, C4<0>;
L_0x124fc40 .delay 1 (30000,30000,30000) L_0x124fc40/d;
L_0x1250030/d .functor OR 1, L_0x12500a0, L_0x1250250, C4<0>, C4<0>;
L_0x1250030 .delay 1 (30000,30000,30000) L_0x1250030/d;
v0x103baf0_0 .net *"_s0", 0 0, L_0x124f7f0;  1 drivers
v0x103bbf0_0 .net *"_s10", 0 0, L_0x124fd50;  1 drivers
v0x103bcd0_0 .net *"_s12", 0 0, L_0x124feb0;  1 drivers
v0x103bd90_0 .net *"_s14", 0 0, L_0x12500a0;  1 drivers
v0x103be70_0 .net *"_s16", 0 0, L_0x1250250;  1 drivers
v0x103bfa0_0 .net *"_s3", 0 0, L_0x124f8b0;  1 drivers
v0x103c080_0 .net *"_s5", 0 0, L_0x124fa10;  1 drivers
v0x103c160_0 .net *"_s6", 0 0, L_0x124fc40;  1 drivers
v0x103c240_0 .net "in", 3 0, L_0x1250340;  1 drivers
v0x103c3b0_0 .net "ors", 1 0, L_0x124fb50;  1 drivers
v0x103c490_0 .net "out", 0 0, L_0x1250030;  1 drivers
L_0x124f8b0 .part L_0x1250340, 0, 1;
L_0x124fa10 .part L_0x1250340, 1, 1;
L_0x124fb50 .concat8 [ 1 1 0 0], L_0x124f7f0, L_0x124fc40;
L_0x124fd50 .part L_0x1250340, 2, 1;
L_0x124feb0 .part L_0x1250340, 3, 1;
L_0x12500a0 .part L_0x124fb50, 0, 1;
L_0x1250250 .part L_0x124fb50, 1, 1;
S_0x103c5b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x103b6e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1250470/d .functor OR 1, L_0x12504e0, L_0x1250640, C4<0>, C4<0>;
L_0x1250470 .delay 1 (30000,30000,30000) L_0x1250470/d;
L_0x1250870/d .functor OR 1, L_0x1250980, L_0x1250ae0, C4<0>, C4<0>;
L_0x1250870 .delay 1 (30000,30000,30000) L_0x1250870/d;
L_0x1250c60/d .functor OR 1, L_0x1250cd0, L_0x1250e80, C4<0>, C4<0>;
L_0x1250c60 .delay 1 (30000,30000,30000) L_0x1250c60/d;
v0x103c770_0 .net *"_s0", 0 0, L_0x1250470;  1 drivers
v0x103c870_0 .net *"_s10", 0 0, L_0x1250980;  1 drivers
v0x103c950_0 .net *"_s12", 0 0, L_0x1250ae0;  1 drivers
v0x103ca10_0 .net *"_s14", 0 0, L_0x1250cd0;  1 drivers
v0x103caf0_0 .net *"_s16", 0 0, L_0x1250e80;  1 drivers
v0x103cc20_0 .net *"_s3", 0 0, L_0x12504e0;  1 drivers
v0x103cd00_0 .net *"_s5", 0 0, L_0x1250640;  1 drivers
v0x103cde0_0 .net *"_s6", 0 0, L_0x1250870;  1 drivers
v0x103cec0_0 .net "in", 3 0, L_0x12510b0;  1 drivers
v0x103d030_0 .net "ors", 1 0, L_0x1250780;  1 drivers
v0x103d110_0 .net "out", 0 0, L_0x1250c60;  1 drivers
L_0x12504e0 .part L_0x12510b0, 0, 1;
L_0x1250640 .part L_0x12510b0, 1, 1;
L_0x1250780 .concat8 [ 1 1 0 0], L_0x1250470, L_0x1250870;
L_0x1250980 .part L_0x12510b0, 2, 1;
L_0x1250ae0 .part L_0x12510b0, 3, 1;
L_0x1250cd0 .part L_0x1250780, 0, 1;
L_0x1250e80 .part L_0x1250780, 1, 1;
S_0x103da20 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1036b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1042e50_0 .net "ands", 7 0, L_0x124b710;  1 drivers
v0x1042f60_0 .net "in", 7 0, L_0x1249c50;  alias, 1 drivers
v0x1043000_0 .net "out", 0 0, L_0x124d710;  alias, 1 drivers
v0x10430d0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x103dc70 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x103da20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10403b0_0 .net "A", 7 0, L_0x1249c50;  alias, 1 drivers
v0x10404b0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1040570_0 .net *"_s0", 0 0, L_0x1249fe0;  1 drivers
v0x1040630_0 .net *"_s12", 0 0, L_0x124a9a0;  1 drivers
v0x1040710_0 .net *"_s16", 0 0, L_0x124ad00;  1 drivers
v0x1040840_0 .net *"_s20", 0 0, L_0x124b0d0;  1 drivers
v0x1040920_0 .net *"_s24", 0 0, L_0x124b400;  1 drivers
v0x1040a00_0 .net *"_s28", 0 0, L_0x124b390;  1 drivers
v0x1040ae0_0 .net *"_s4", 0 0, L_0x124a380;  1 drivers
v0x1040c50_0 .net *"_s8", 0 0, L_0x124a690;  1 drivers
v0x1040d30_0 .net "out", 7 0, L_0x124b710;  alias, 1 drivers
L_0x124a0f0 .part L_0x1249c50, 0, 1;
L_0x124a2e0 .part v0x12010b0_0, 0, 1;
L_0x124a440 .part L_0x1249c50, 1, 1;
L_0x124a5a0 .part v0x12010b0_0, 1, 1;
L_0x124a750 .part L_0x1249c50, 2, 1;
L_0x124a8b0 .part v0x12010b0_0, 2, 1;
L_0x124aa60 .part L_0x1249c50, 3, 1;
L_0x124abc0 .part v0x12010b0_0, 3, 1;
L_0x124adc0 .part L_0x1249c50, 4, 1;
L_0x124b030 .part v0x12010b0_0, 4, 1;
L_0x124b140 .part L_0x1249c50, 5, 1;
L_0x124b2a0 .part v0x12010b0_0, 5, 1;
L_0x124b4c0 .part L_0x1249c50, 6, 1;
L_0x124b620 .part v0x12010b0_0, 6, 1;
LS_0x124b710_0_0 .concat8 [ 1 1 1 1], L_0x1249fe0, L_0x124a380, L_0x124a690, L_0x124a9a0;
LS_0x124b710_0_4 .concat8 [ 1 1 1 1], L_0x124ad00, L_0x124b0d0, L_0x124b400, L_0x124b390;
L_0x124b710 .concat8 [ 4 4 0 0], LS_0x124b710_0_0, LS_0x124b710_0_4;
L_0x124bad0 .part L_0x1249c50, 7, 1;
L_0x124bcc0 .part v0x12010b0_0, 7, 1;
S_0x103deb0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103e0c0 .param/l "i" 0 4 54, +C4<00>;
L_0x1249fe0/d .functor AND 1, L_0x124a0f0, L_0x124a2e0, C4<1>, C4<1>;
L_0x1249fe0 .delay 1 (30000,30000,30000) L_0x1249fe0/d;
v0x103e1a0_0 .net *"_s0", 0 0, L_0x124a0f0;  1 drivers
v0x103e280_0 .net *"_s1", 0 0, L_0x124a2e0;  1 drivers
S_0x103e360 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103e570 .param/l "i" 0 4 54, +C4<01>;
L_0x124a380/d .functor AND 1, L_0x124a440, L_0x124a5a0, C4<1>, C4<1>;
L_0x124a380 .delay 1 (30000,30000,30000) L_0x124a380/d;
v0x103e630_0 .net *"_s0", 0 0, L_0x124a440;  1 drivers
v0x103e710_0 .net *"_s1", 0 0, L_0x124a5a0;  1 drivers
S_0x103e7f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103ea30 .param/l "i" 0 4 54, +C4<010>;
L_0x124a690/d .functor AND 1, L_0x124a750, L_0x124a8b0, C4<1>, C4<1>;
L_0x124a690 .delay 1 (30000,30000,30000) L_0x124a690/d;
v0x103ead0_0 .net *"_s0", 0 0, L_0x124a750;  1 drivers
v0x103ebb0_0 .net *"_s1", 0 0, L_0x124a8b0;  1 drivers
S_0x103ec90 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103eea0 .param/l "i" 0 4 54, +C4<011>;
L_0x124a9a0/d .functor AND 1, L_0x124aa60, L_0x124abc0, C4<1>, C4<1>;
L_0x124a9a0 .delay 1 (30000,30000,30000) L_0x124a9a0/d;
v0x103ef60_0 .net *"_s0", 0 0, L_0x124aa60;  1 drivers
v0x103f040_0 .net *"_s1", 0 0, L_0x124abc0;  1 drivers
S_0x103f120 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103f380 .param/l "i" 0 4 54, +C4<0100>;
L_0x124ad00/d .functor AND 1, L_0x124adc0, L_0x124b030, C4<1>, C4<1>;
L_0x124ad00 .delay 1 (30000,30000,30000) L_0x124ad00/d;
v0x103f440_0 .net *"_s0", 0 0, L_0x124adc0;  1 drivers
v0x103f520_0 .net *"_s1", 0 0, L_0x124b030;  1 drivers
S_0x103f600 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103f810 .param/l "i" 0 4 54, +C4<0101>;
L_0x124b0d0/d .functor AND 1, L_0x124b140, L_0x124b2a0, C4<1>, C4<1>;
L_0x124b0d0 .delay 1 (30000,30000,30000) L_0x124b0d0/d;
v0x103f8d0_0 .net *"_s0", 0 0, L_0x124b140;  1 drivers
v0x103f9b0_0 .net *"_s1", 0 0, L_0x124b2a0;  1 drivers
S_0x103fa90 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x103fca0 .param/l "i" 0 4 54, +C4<0110>;
L_0x124b400/d .functor AND 1, L_0x124b4c0, L_0x124b620, C4<1>, C4<1>;
L_0x124b400 .delay 1 (30000,30000,30000) L_0x124b400/d;
v0x103fd60_0 .net *"_s0", 0 0, L_0x124b4c0;  1 drivers
v0x103fe40_0 .net *"_s1", 0 0, L_0x124b620;  1 drivers
S_0x103ff20 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x103dc70;
 .timescale -9 -12;
P_0x1040130 .param/l "i" 0 4 54, +C4<0111>;
L_0x124b390/d .functor AND 1, L_0x124bad0, L_0x124bcc0, C4<1>, C4<1>;
L_0x124b390 .delay 1 (30000,30000,30000) L_0x124b390/d;
v0x10401f0_0 .net *"_s0", 0 0, L_0x124bad0;  1 drivers
v0x10402d0_0 .net *"_s1", 0 0, L_0x124bcc0;  1 drivers
S_0x1040e90 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x103da20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x124d710/d .functor OR 1, L_0x124d7d0, L_0x124d980, C4<0>, C4<0>;
L_0x124d710 .delay 1 (30000,30000,30000) L_0x124d710/d;
v0x10429e0_0 .net *"_s10", 0 0, L_0x124d7d0;  1 drivers
v0x1042ac0_0 .net *"_s12", 0 0, L_0x124d980;  1 drivers
v0x1042ba0_0 .net "in", 7 0, L_0x124b710;  alias, 1 drivers
v0x1042c70_0 .net "ors", 1 0, L_0x124d530;  1 drivers
v0x1042d30_0 .net "out", 0 0, L_0x124d710;  alias, 1 drivers
L_0x124c900 .part L_0x124b710, 0, 4;
L_0x124d530 .concat8 [ 1 1 0 0], L_0x124c5f0, L_0x124d220;
L_0x124d670 .part L_0x124b710, 4, 4;
L_0x124d7d0 .part L_0x124d530, 0, 1;
L_0x124d980 .part L_0x124d530, 1, 1;
S_0x1041050 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1040e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x124bdb0/d .functor OR 1, L_0x124be70, L_0x124bfd0, C4<0>, C4<0>;
L_0x124bdb0 .delay 1 (30000,30000,30000) L_0x124bdb0/d;
L_0x124c200/d .functor OR 1, L_0x124c310, L_0x124c470, C4<0>, C4<0>;
L_0x124c200 .delay 1 (30000,30000,30000) L_0x124c200/d;
L_0x124c5f0/d .functor OR 1, L_0x124c660, L_0x124c810, C4<0>, C4<0>;
L_0x124c5f0 .delay 1 (30000,30000,30000) L_0x124c5f0/d;
v0x10412a0_0 .net *"_s0", 0 0, L_0x124bdb0;  1 drivers
v0x10413a0_0 .net *"_s10", 0 0, L_0x124c310;  1 drivers
v0x1041480_0 .net *"_s12", 0 0, L_0x124c470;  1 drivers
v0x1041540_0 .net *"_s14", 0 0, L_0x124c660;  1 drivers
v0x1041620_0 .net *"_s16", 0 0, L_0x124c810;  1 drivers
v0x1041750_0 .net *"_s3", 0 0, L_0x124be70;  1 drivers
v0x1041830_0 .net *"_s5", 0 0, L_0x124bfd0;  1 drivers
v0x1041910_0 .net *"_s6", 0 0, L_0x124c200;  1 drivers
v0x10419f0_0 .net "in", 3 0, L_0x124c900;  1 drivers
v0x1041b60_0 .net "ors", 1 0, L_0x124c110;  1 drivers
v0x1041c40_0 .net "out", 0 0, L_0x124c5f0;  1 drivers
L_0x124be70 .part L_0x124c900, 0, 1;
L_0x124bfd0 .part L_0x124c900, 1, 1;
L_0x124c110 .concat8 [ 1 1 0 0], L_0x124bdb0, L_0x124c200;
L_0x124c310 .part L_0x124c900, 2, 1;
L_0x124c470 .part L_0x124c900, 3, 1;
L_0x124c660 .part L_0x124c110, 0, 1;
L_0x124c810 .part L_0x124c110, 1, 1;
S_0x1041d60 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1040e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x124ca30/d .functor OR 1, L_0x124caa0, L_0x124cc00, C4<0>, C4<0>;
L_0x124ca30 .delay 1 (30000,30000,30000) L_0x124ca30/d;
L_0x124ce30/d .functor OR 1, L_0x124cf40, L_0x124d0a0, C4<0>, C4<0>;
L_0x124ce30 .delay 1 (30000,30000,30000) L_0x124ce30/d;
L_0x124d220/d .functor OR 1, L_0x124d290, L_0x124d440, C4<0>, C4<0>;
L_0x124d220 .delay 1 (30000,30000,30000) L_0x124d220/d;
v0x1041f20_0 .net *"_s0", 0 0, L_0x124ca30;  1 drivers
v0x1042020_0 .net *"_s10", 0 0, L_0x124cf40;  1 drivers
v0x1042100_0 .net *"_s12", 0 0, L_0x124d0a0;  1 drivers
v0x10421c0_0 .net *"_s14", 0 0, L_0x124d290;  1 drivers
v0x10422a0_0 .net *"_s16", 0 0, L_0x124d440;  1 drivers
v0x10423d0_0 .net *"_s3", 0 0, L_0x124caa0;  1 drivers
v0x10424b0_0 .net *"_s5", 0 0, L_0x124cc00;  1 drivers
v0x1042590_0 .net *"_s6", 0 0, L_0x124ce30;  1 drivers
v0x1042670_0 .net "in", 3 0, L_0x124d670;  1 drivers
v0x10427e0_0 .net "ors", 1 0, L_0x124cd40;  1 drivers
v0x10428c0_0 .net "out", 0 0, L_0x124d220;  1 drivers
L_0x124caa0 .part L_0x124d670, 0, 1;
L_0x124cc00 .part L_0x124d670, 1, 1;
L_0x124cd40 .concat8 [ 1 1 0 0], L_0x124ca30, L_0x124ce30;
L_0x124cf40 .part L_0x124d670, 2, 1;
L_0x124d0a0 .part L_0x124d670, 3, 1;
L_0x124d290 .part L_0x124cd40, 0, 1;
L_0x124d440 .part L_0x124cd40, 1, 1;
S_0x10431d0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1036b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1248fc0/d .functor XNOR 1, L_0x12515b0, L_0x1247c50, C4<0>, C4<0>;
L_0x1248fc0 .delay 1 (20000,20000,20000) L_0x1248fc0/d;
L_0x1249230/d .functor AND 1, L_0x12515b0, L_0x1247eb0, C4<1>, C4<1>;
L_0x1249230 .delay 1 (30000,30000,30000) L_0x1249230/d;
L_0x12492a0/d .functor AND 1, L_0x1248fc0, L_0x12517d0, C4<1>, C4<1>;
L_0x12492a0 .delay 1 (30000,30000,30000) L_0x12492a0/d;
L_0x1249400/d .functor OR 1, L_0x12492a0, L_0x1249230, C4<0>, C4<0>;
L_0x1249400 .delay 1 (30000,30000,30000) L_0x1249400/d;
v0x1043480_0 .net "a", 0 0, L_0x12515b0;  alias, 1 drivers
v0x1043570_0 .net "a_", 0 0, L_0x1247da0;  alias, 1 drivers
v0x1043630_0 .net "b", 0 0, L_0x1247c50;  alias, 1 drivers
v0x1043720_0 .net "b_", 0 0, L_0x1247eb0;  alias, 1 drivers
v0x10437c0_0 .net "carryin", 0 0, L_0x12517d0;  alias, 1 drivers
v0x1043900_0 .net "eq", 0 0, L_0x1248fc0;  1 drivers
v0x10439c0_0 .net "lt", 0 0, L_0x1249230;  1 drivers
v0x1043a80_0 .net "out", 0 0, L_0x1249400;  1 drivers
v0x1043b40_0 .net "w0", 0 0, L_0x12492a0;  1 drivers
S_0x1043d90 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1036b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1248da0/d .functor OR 1, L_0x12488a0, L_0x1044ff0, C4<0>, C4<0>;
L_0x1248da0 .delay 1 (30000,30000,30000) L_0x1248da0/d;
v0x1044b80_0 .net "a", 0 0, L_0x12515b0;  alias, 1 drivers
v0x1044cd0_0 .net "b", 0 0, L_0x1247eb0;  alias, 1 drivers
v0x1044d90_0 .net "c1", 0 0, L_0x12488a0;  1 drivers
v0x1044e30_0 .net "c2", 0 0, L_0x1044ff0;  1 drivers
v0x1044f00_0 .net "carryin", 0 0, L_0x12517d0;  alias, 1 drivers
v0x1045080_0 .net "carryout", 0 0, L_0x1248da0;  1 drivers
v0x1045120_0 .net "s1", 0 0, L_0x12487e0;  1 drivers
v0x10451c0_0 .net "sum", 0 0, L_0x1248a00;  1 drivers
S_0x1043fe0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1043d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12487e0/d .functor XOR 1, L_0x12515b0, L_0x1247eb0, C4<0>, C4<0>;
L_0x12487e0 .delay 1 (30000,30000,30000) L_0x12487e0/d;
L_0x12488a0/d .functor AND 1, L_0x12515b0, L_0x1247eb0, C4<1>, C4<1>;
L_0x12488a0 .delay 1 (30000,30000,30000) L_0x12488a0/d;
v0x1044240_0 .net "a", 0 0, L_0x12515b0;  alias, 1 drivers
v0x1044300_0 .net "b", 0 0, L_0x1247eb0;  alias, 1 drivers
v0x10443c0_0 .net "carryout", 0 0, L_0x12488a0;  alias, 1 drivers
v0x1044460_0 .net "sum", 0 0, L_0x12487e0;  alias, 1 drivers
S_0x1044590 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1043d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1248a00/d .functor XOR 1, L_0x12487e0, L_0x12517d0, C4<0>, C4<0>;
L_0x1248a00 .delay 1 (30000,30000,30000) L_0x1248a00/d;
L_0x1044ff0/d .functor AND 1, L_0x12487e0, L_0x12517d0, C4<1>, C4<1>;
L_0x1044ff0 .delay 1 (30000,30000,30000) L_0x1044ff0/d;
v0x10447f0_0 .net "a", 0 0, L_0x12487e0;  alias, 1 drivers
v0x10448c0_0 .net "b", 0 0, L_0x12517d0;  alias, 1 drivers
v0x1044960_0 .net "carryout", 0 0, L_0x1044ff0;  alias, 1 drivers
v0x1044a30_0 .net "sum", 0 0, L_0x1248a00;  alias, 1 drivers
S_0x10465e0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1036880;
 .timescale -9 -12;
L_0x2b0ab3d057f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1251650/d .functor OR 1, L_0x2b0ab3d057f8, L_0x2b0ab3d05840, C4<0>, C4<0>;
L_0x1251650 .delay 1 (30000,30000,30000) L_0x1251650/d;
v0x10467d0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d057f8;  1 drivers
v0x10468b0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05840;  1 drivers
S_0x1046990 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1006530 .param/l "i" 0 3 41, +C4<01000>;
S_0x1046ca0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1046990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1251aa0/d .functor NOT 1, L_0x125b280, C4<0>, C4<0>, C4<0>;
L_0x1251aa0 .delay 1 (10000,10000,10000) L_0x1251aa0/d;
L_0x1251bb0/d .functor NOT 1, L_0x125b3e0, C4<0>, C4<0>, C4<0>;
L_0x1251bb0 .delay 1 (10000,10000,10000) L_0x1251bb0/d;
L_0x1252af0/d .functor XOR 1, L_0x125b280, L_0x125b3e0, C4<0>, C4<0>;
L_0x1252af0 .delay 1 (30000,30000,30000) L_0x1252af0/d;
L_0x2b0ab3d05888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d058d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12531a0/d .functor OR 1, L_0x2b0ab3d05888, L_0x2b0ab3d058d0, C4<0>, C4<0>;
L_0x12531a0 .delay 1 (30000,30000,30000) L_0x12531a0/d;
L_0x12533a0/d .functor AND 1, L_0x125b280, L_0x125b3e0, C4<1>, C4<1>;
L_0x12533a0 .delay 1 (30000,30000,30000) L_0x12533a0/d;
L_0x1253460/d .functor NAND 1, L_0x125b280, L_0x125b3e0, C4<1>, C4<1>;
L_0x1253460 .delay 1 (20000,20000,20000) L_0x1253460/d;
L_0x12535c0/d .functor XOR 1, L_0x125b280, L_0x125b3e0, C4<0>, C4<0>;
L_0x12535c0 .delay 1 (20000,20000,20000) L_0x12535c0/d;
L_0x1253a70/d .functor OR 1, L_0x125b280, L_0x125b3e0, C4<0>, C4<0>;
L_0x1253a70 .delay 1 (30000,30000,30000) L_0x1253a70/d;
L_0x125b180/d .functor NOT 1, L_0x12573e0, C4<0>, C4<0>, C4<0>;
L_0x125b180 .delay 1 (10000,10000,10000) L_0x125b180/d;
v0x10553d0_0 .net "A", 0 0, L_0x125b280;  1 drivers
v0x1055490_0 .net "A_", 0 0, L_0x1251aa0;  1 drivers
v0x1055550_0 .net "B", 0 0, L_0x125b3e0;  1 drivers
v0x1055620_0 .net "B_", 0 0, L_0x1251bb0;  1 drivers
v0x10556c0_0 .net *"_s12", 0 0, L_0x12531a0;  1 drivers
v0x10557b0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05888;  1 drivers
v0x1055870_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d058d0;  1 drivers
v0x1055950_0 .net *"_s18", 0 0, L_0x12533a0;  1 drivers
v0x1055a30_0 .net *"_s20", 0 0, L_0x1253460;  1 drivers
v0x1055ba0_0 .net *"_s22", 0 0, L_0x12535c0;  1 drivers
v0x1055c80_0 .net *"_s24", 0 0, L_0x1253a70;  1 drivers
o0x2b0ab3cb7d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1055d60_0 name=_s30
o0x2b0ab3cb7d78 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1055e40_0 name=_s32
v0x1055f20_0 .net *"_s8", 0 0, L_0x1252af0;  1 drivers
v0x1056000_0 .net "carryin", 0 0, L_0x1251980;  1 drivers
v0x10560a0_0 .net "carryout", 0 0, L_0x125ae20;  1 drivers
v0x1056140_0 .net "carryouts", 7 0, L_0x1353be0;  1 drivers
v0x10562f0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1056390_0 .net "result", 0 0, L_0x12573e0;  1 drivers
v0x1056480_0 .net "results", 7 0, L_0x1253840;  1 drivers
v0x1056590_0 .net "zero", 0 0, L_0x125b180;  1 drivers
LS_0x1253840_0_0 .concat8 [ 1 1 1 1], L_0x1241910, L_0x1252640, L_0x1252af0, L_0x12531a0;
LS_0x1253840_0_4 .concat8 [ 1 1 1 1], L_0x12533a0, L_0x1253460, L_0x12535c0, L_0x1253a70;
L_0x1253840 .concat8 [ 4 4 0 0], LS_0x1253840_0_0, LS_0x1253840_0_4;
LS_0x1353be0_0_0 .concat [ 1 1 1 1], L_0x12522c0, L_0x1252990, o0x2b0ab3cb7d48, L_0x1252ff0;
LS_0x1353be0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cb7d78;
L_0x1353be0 .concat [ 4 4 0 0], LS_0x1353be0_0_0, LS_0x1353be0_0_4;
S_0x1046f20 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1046ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12522c0/d .functor OR 1, L_0x1251e60, L_0x1252160, C4<0>, C4<0>;
L_0x12522c0 .delay 1 (30000,30000,30000) L_0x12522c0/d;
v0x1047d50_0 .net "a", 0 0, L_0x125b280;  alias, 1 drivers
v0x1047e10_0 .net "b", 0 0, L_0x125b3e0;  alias, 1 drivers
v0x1047ee0_0 .net "c1", 0 0, L_0x1251e60;  1 drivers
v0x1047fe0_0 .net "c2", 0 0, L_0x1252160;  1 drivers
v0x10480b0_0 .net "carryin", 0 0, L_0x1251980;  alias, 1 drivers
v0x10481a0_0 .net "carryout", 0 0, L_0x12522c0;  1 drivers
v0x1048240_0 .net "s1", 0 0, L_0x1251da0;  1 drivers
v0x1048330_0 .net "sum", 0 0, L_0x1241910;  1 drivers
S_0x1047190 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1046f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1251da0/d .functor XOR 1, L_0x125b280, L_0x125b3e0, C4<0>, C4<0>;
L_0x1251da0 .delay 1 (30000,30000,30000) L_0x1251da0/d;
L_0x1251e60/d .functor AND 1, L_0x125b280, L_0x125b3e0, C4<1>, C4<1>;
L_0x1251e60 .delay 1 (30000,30000,30000) L_0x1251e60/d;
v0x10473f0_0 .net "a", 0 0, L_0x125b280;  alias, 1 drivers
v0x10474d0_0 .net "b", 0 0, L_0x125b3e0;  alias, 1 drivers
v0x1047590_0 .net "carryout", 0 0, L_0x1251e60;  alias, 1 drivers
v0x1047630_0 .net "sum", 0 0, L_0x1251da0;  alias, 1 drivers
S_0x1047770 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1046f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1241910/d .functor XOR 1, L_0x1251da0, L_0x1251980, C4<0>, C4<0>;
L_0x1241910 .delay 1 (30000,30000,30000) L_0x1241910/d;
L_0x1252160/d .functor AND 1, L_0x1251da0, L_0x1251980, C4<1>, C4<1>;
L_0x1252160 .delay 1 (30000,30000,30000) L_0x1252160/d;
v0x10479d0_0 .net "a", 0 0, L_0x1251da0;  alias, 1 drivers
v0x1047a70_0 .net "b", 0 0, L_0x1251980;  alias, 1 drivers
v0x1047b10_0 .net "carryout", 0 0, L_0x1252160;  alias, 1 drivers
v0x1047be0_0 .net "sum", 0 0, L_0x1241910;  alias, 1 drivers
S_0x1048400 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1046ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x104d7f0_0 .net "ands", 7 0, L_0x1258e20;  1 drivers
v0x104d900_0 .net "in", 7 0, L_0x1353be0;  alias, 1 drivers
v0x104d9c0_0 .net "out", 0 0, L_0x125ae20;  alias, 1 drivers
v0x104da90_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1048620 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1048400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x104ad50_0 .net "A", 7 0, L_0x1353be0;  alias, 1 drivers
v0x104ae50_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x104af10_0 .net *"_s0", 0 0, L_0x1257740;  1 drivers
v0x104afd0_0 .net *"_s12", 0 0, L_0x12580b0;  1 drivers
v0x104b0b0_0 .net *"_s16", 0 0, L_0x1258410;  1 drivers
v0x104b1e0_0 .net *"_s20", 0 0, L_0x1258720;  1 drivers
v0x104b2c0_0 .net *"_s24", 0 0, L_0x1258b10;  1 drivers
v0x104b3a0_0 .net *"_s28", 0 0, L_0x1258aa0;  1 drivers
v0x104b480_0 .net *"_s4", 0 0, L_0x1257a50;  1 drivers
v0x104b5f0_0 .net *"_s8", 0 0, L_0x1257da0;  1 drivers
v0x104b6d0_0 .net "out", 7 0, L_0x1258e20;  alias, 1 drivers
L_0x1257800 .part L_0x1353be0, 0, 1;
L_0x1257960 .part v0x12010b0_0, 0, 1;
L_0x1257b10 .part L_0x1353be0, 1, 1;
L_0x1257d00 .part v0x12010b0_0, 1, 1;
L_0x1257e60 .part L_0x1353be0, 2, 1;
L_0x1257fc0 .part v0x12010b0_0, 2, 1;
L_0x1258170 .part L_0x1353be0, 3, 1;
L_0x12582d0 .part v0x12010b0_0, 3, 1;
L_0x12584d0 .part L_0x1353be0, 4, 1;
L_0x1258630 .part v0x12010b0_0, 4, 1;
L_0x1258790 .part L_0x1353be0, 5, 1;
L_0x1258a00 .part v0x12010b0_0, 5, 1;
L_0x1258bd0 .part L_0x1353be0, 6, 1;
L_0x1258d30 .part v0x12010b0_0, 6, 1;
LS_0x1258e20_0_0 .concat8 [ 1 1 1 1], L_0x1257740, L_0x1257a50, L_0x1257da0, L_0x12580b0;
LS_0x1258e20_0_4 .concat8 [ 1 1 1 1], L_0x1258410, L_0x1258720, L_0x1258b10, L_0x1258aa0;
L_0x1258e20 .concat8 [ 4 4 0 0], LS_0x1258e20_0_0, LS_0x1258e20_0_4;
L_0x12591e0 .part L_0x1353be0, 7, 1;
L_0x12593d0 .part v0x12010b0_0, 7, 1;
S_0x1048880 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x1048a90 .param/l "i" 0 4 54, +C4<00>;
L_0x1257740/d .functor AND 1, L_0x1257800, L_0x1257960, C4<1>, C4<1>;
L_0x1257740 .delay 1 (30000,30000,30000) L_0x1257740/d;
v0x1048b70_0 .net *"_s0", 0 0, L_0x1257800;  1 drivers
v0x1048c50_0 .net *"_s1", 0 0, L_0x1257960;  1 drivers
S_0x1048d30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x1048f40 .param/l "i" 0 4 54, +C4<01>;
L_0x1257a50/d .functor AND 1, L_0x1257b10, L_0x1257d00, C4<1>, C4<1>;
L_0x1257a50 .delay 1 (30000,30000,30000) L_0x1257a50/d;
v0x1049000_0 .net *"_s0", 0 0, L_0x1257b10;  1 drivers
v0x10490e0_0 .net *"_s1", 0 0, L_0x1257d00;  1 drivers
S_0x10491c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x10493d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1257da0/d .functor AND 1, L_0x1257e60, L_0x1257fc0, C4<1>, C4<1>;
L_0x1257da0 .delay 1 (30000,30000,30000) L_0x1257da0/d;
v0x1049470_0 .net *"_s0", 0 0, L_0x1257e60;  1 drivers
v0x1049550_0 .net *"_s1", 0 0, L_0x1257fc0;  1 drivers
S_0x1049630 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x1049840 .param/l "i" 0 4 54, +C4<011>;
L_0x12580b0/d .functor AND 1, L_0x1258170, L_0x12582d0, C4<1>, C4<1>;
L_0x12580b0 .delay 1 (30000,30000,30000) L_0x12580b0/d;
v0x1049900_0 .net *"_s0", 0 0, L_0x1258170;  1 drivers
v0x10499e0_0 .net *"_s1", 0 0, L_0x12582d0;  1 drivers
S_0x1049ac0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x1049d20 .param/l "i" 0 4 54, +C4<0100>;
L_0x1258410/d .functor AND 1, L_0x12584d0, L_0x1258630, C4<1>, C4<1>;
L_0x1258410 .delay 1 (30000,30000,30000) L_0x1258410/d;
v0x1049de0_0 .net *"_s0", 0 0, L_0x12584d0;  1 drivers
v0x1049ec0_0 .net *"_s1", 0 0, L_0x1258630;  1 drivers
S_0x1049fa0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x104a1b0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1258720/d .functor AND 1, L_0x1258790, L_0x1258a00, C4<1>, C4<1>;
L_0x1258720 .delay 1 (30000,30000,30000) L_0x1258720/d;
v0x104a270_0 .net *"_s0", 0 0, L_0x1258790;  1 drivers
v0x104a350_0 .net *"_s1", 0 0, L_0x1258a00;  1 drivers
S_0x104a430 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x104a640 .param/l "i" 0 4 54, +C4<0110>;
L_0x1258b10/d .functor AND 1, L_0x1258bd0, L_0x1258d30, C4<1>, C4<1>;
L_0x1258b10 .delay 1 (30000,30000,30000) L_0x1258b10/d;
v0x104a700_0 .net *"_s0", 0 0, L_0x1258bd0;  1 drivers
v0x104a7e0_0 .net *"_s1", 0 0, L_0x1258d30;  1 drivers
S_0x104a8c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1048620;
 .timescale -9 -12;
P_0x104aad0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1258aa0/d .functor AND 1, L_0x12591e0, L_0x12593d0, C4<1>, C4<1>;
L_0x1258aa0 .delay 1 (30000,30000,30000) L_0x1258aa0/d;
v0x104ab90_0 .net *"_s0", 0 0, L_0x12591e0;  1 drivers
v0x104ac70_0 .net *"_s1", 0 0, L_0x12593d0;  1 drivers
S_0x104b830 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1048400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x125ae20/d .functor OR 1, L_0x125aee0, L_0x125b090, C4<0>, C4<0>;
L_0x125ae20 .delay 1 (30000,30000,30000) L_0x125ae20/d;
v0x104d380_0 .net *"_s10", 0 0, L_0x125aee0;  1 drivers
v0x104d460_0 .net *"_s12", 0 0, L_0x125b090;  1 drivers
v0x104d540_0 .net "in", 7 0, L_0x1258e20;  alias, 1 drivers
v0x104d610_0 .net "ors", 1 0, L_0x125ac40;  1 drivers
v0x104d6d0_0 .net "out", 0 0, L_0x125ae20;  alias, 1 drivers
L_0x125a010 .part L_0x1258e20, 0, 4;
L_0x125ac40 .concat8 [ 1 1 0 0], L_0x1259d00, L_0x125a930;
L_0x125ad80 .part L_0x1258e20, 4, 4;
L_0x125aee0 .part L_0x125ac40, 0, 1;
L_0x125b090 .part L_0x125ac40, 1, 1;
S_0x104b9f0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x104b830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12594c0/d .functor OR 1, L_0x1259580, L_0x12596e0, C4<0>, C4<0>;
L_0x12594c0 .delay 1 (30000,30000,30000) L_0x12594c0/d;
L_0x1259910/d .functor OR 1, L_0x1259a20, L_0x1259b80, C4<0>, C4<0>;
L_0x1259910 .delay 1 (30000,30000,30000) L_0x1259910/d;
L_0x1259d00/d .functor OR 1, L_0x1259d70, L_0x1259f20, C4<0>, C4<0>;
L_0x1259d00 .delay 1 (30000,30000,30000) L_0x1259d00/d;
v0x104bc40_0 .net *"_s0", 0 0, L_0x12594c0;  1 drivers
v0x104bd40_0 .net *"_s10", 0 0, L_0x1259a20;  1 drivers
v0x104be20_0 .net *"_s12", 0 0, L_0x1259b80;  1 drivers
v0x104bee0_0 .net *"_s14", 0 0, L_0x1259d70;  1 drivers
v0x104bfc0_0 .net *"_s16", 0 0, L_0x1259f20;  1 drivers
v0x104c0f0_0 .net *"_s3", 0 0, L_0x1259580;  1 drivers
v0x104c1d0_0 .net *"_s5", 0 0, L_0x12596e0;  1 drivers
v0x104c2b0_0 .net *"_s6", 0 0, L_0x1259910;  1 drivers
v0x104c390_0 .net "in", 3 0, L_0x125a010;  1 drivers
v0x104c500_0 .net "ors", 1 0, L_0x1259820;  1 drivers
v0x104c5e0_0 .net "out", 0 0, L_0x1259d00;  1 drivers
L_0x1259580 .part L_0x125a010, 0, 1;
L_0x12596e0 .part L_0x125a010, 1, 1;
L_0x1259820 .concat8 [ 1 1 0 0], L_0x12594c0, L_0x1259910;
L_0x1259a20 .part L_0x125a010, 2, 1;
L_0x1259b80 .part L_0x125a010, 3, 1;
L_0x1259d70 .part L_0x1259820, 0, 1;
L_0x1259f20 .part L_0x1259820, 1, 1;
S_0x104c700 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x104b830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x125a140/d .functor OR 1, L_0x125a1b0, L_0x125a310, C4<0>, C4<0>;
L_0x125a140 .delay 1 (30000,30000,30000) L_0x125a140/d;
L_0x125a540/d .functor OR 1, L_0x125a650, L_0x125a7b0, C4<0>, C4<0>;
L_0x125a540 .delay 1 (30000,30000,30000) L_0x125a540/d;
L_0x125a930/d .functor OR 1, L_0x125a9a0, L_0x125ab50, C4<0>, C4<0>;
L_0x125a930 .delay 1 (30000,30000,30000) L_0x125a930/d;
v0x104c8c0_0 .net *"_s0", 0 0, L_0x125a140;  1 drivers
v0x104c9c0_0 .net *"_s10", 0 0, L_0x125a650;  1 drivers
v0x104caa0_0 .net *"_s12", 0 0, L_0x125a7b0;  1 drivers
v0x104cb60_0 .net *"_s14", 0 0, L_0x125a9a0;  1 drivers
v0x104cc40_0 .net *"_s16", 0 0, L_0x125ab50;  1 drivers
v0x104cd70_0 .net *"_s3", 0 0, L_0x125a1b0;  1 drivers
v0x104ce50_0 .net *"_s5", 0 0, L_0x125a310;  1 drivers
v0x104cf30_0 .net *"_s6", 0 0, L_0x125a540;  1 drivers
v0x104d010_0 .net "in", 3 0, L_0x125ad80;  1 drivers
v0x104d180_0 .net "ors", 1 0, L_0x125a450;  1 drivers
v0x104d260_0 .net "out", 0 0, L_0x125a930;  1 drivers
L_0x125a1b0 .part L_0x125ad80, 0, 1;
L_0x125a310 .part L_0x125ad80, 1, 1;
L_0x125a450 .concat8 [ 1 1 0 0], L_0x125a140, L_0x125a540;
L_0x125a650 .part L_0x125ad80, 2, 1;
L_0x125a7b0 .part L_0x125ad80, 3, 1;
L_0x125a9a0 .part L_0x125a450, 0, 1;
L_0x125ab50 .part L_0x125a450, 1, 1;
S_0x104db70 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1046ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1052fa0_0 .net "ands", 7 0, L_0x12553e0;  1 drivers
v0x10530b0_0 .net "in", 7 0, L_0x1253840;  alias, 1 drivers
v0x1053170_0 .net "out", 0 0, L_0x12573e0;  alias, 1 drivers
v0x1053240_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x104ddc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x104db70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1050500_0 .net "A", 7 0, L_0x1253840;  alias, 1 drivers
v0x1050600_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10506c0_0 .net *"_s0", 0 0, L_0x1253bd0;  1 drivers
v0x1050780_0 .net *"_s12", 0 0, L_0x1254590;  1 drivers
v0x1050860_0 .net *"_s16", 0 0, L_0x12548f0;  1 drivers
v0x1050990_0 .net *"_s20", 0 0, L_0x1254d20;  1 drivers
v0x1050a70_0 .net *"_s24", 0 0, L_0x1255050;  1 drivers
v0x1050b50_0 .net *"_s28", 0 0, L_0x1254fe0;  1 drivers
v0x1050c30_0 .net *"_s4", 0 0, L_0x1253f70;  1 drivers
v0x1050da0_0 .net *"_s8", 0 0, L_0x1254280;  1 drivers
v0x1050e80_0 .net "out", 7 0, L_0x12553e0;  alias, 1 drivers
L_0x1253ce0 .part L_0x1253840, 0, 1;
L_0x1253ed0 .part v0x12010b0_0, 0, 1;
L_0x1254030 .part L_0x1253840, 1, 1;
L_0x1254190 .part v0x12010b0_0, 1, 1;
L_0x1254340 .part L_0x1253840, 2, 1;
L_0x12544a0 .part v0x12010b0_0, 2, 1;
L_0x1254650 .part L_0x1253840, 3, 1;
L_0x12547b0 .part v0x12010b0_0, 3, 1;
L_0x12549b0 .part L_0x1253840, 4, 1;
L_0x1254c20 .part v0x12010b0_0, 4, 1;
L_0x1254d90 .part L_0x1253840, 5, 1;
L_0x1254ef0 .part v0x12010b0_0, 5, 1;
L_0x1255110 .part L_0x1253840, 6, 1;
L_0x1255270 .part v0x12010b0_0, 6, 1;
LS_0x12553e0_0_0 .concat8 [ 1 1 1 1], L_0x1253bd0, L_0x1253f70, L_0x1254280, L_0x1254590;
LS_0x12553e0_0_4 .concat8 [ 1 1 1 1], L_0x12548f0, L_0x1254d20, L_0x1255050, L_0x1254fe0;
L_0x12553e0 .concat8 [ 4 4 0 0], LS_0x12553e0_0_0, LS_0x12553e0_0_4;
L_0x12557a0 .part L_0x1253840, 7, 1;
L_0x1255990 .part v0x12010b0_0, 7, 1;
S_0x104e000 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104e210 .param/l "i" 0 4 54, +C4<00>;
L_0x1253bd0/d .functor AND 1, L_0x1253ce0, L_0x1253ed0, C4<1>, C4<1>;
L_0x1253bd0 .delay 1 (30000,30000,30000) L_0x1253bd0/d;
v0x104e2f0_0 .net *"_s0", 0 0, L_0x1253ce0;  1 drivers
v0x104e3d0_0 .net *"_s1", 0 0, L_0x1253ed0;  1 drivers
S_0x104e4b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104e6c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1253f70/d .functor AND 1, L_0x1254030, L_0x1254190, C4<1>, C4<1>;
L_0x1253f70 .delay 1 (30000,30000,30000) L_0x1253f70/d;
v0x104e780_0 .net *"_s0", 0 0, L_0x1254030;  1 drivers
v0x104e860_0 .net *"_s1", 0 0, L_0x1254190;  1 drivers
S_0x104e940 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104eb80 .param/l "i" 0 4 54, +C4<010>;
L_0x1254280/d .functor AND 1, L_0x1254340, L_0x12544a0, C4<1>, C4<1>;
L_0x1254280 .delay 1 (30000,30000,30000) L_0x1254280/d;
v0x104ec20_0 .net *"_s0", 0 0, L_0x1254340;  1 drivers
v0x104ed00_0 .net *"_s1", 0 0, L_0x12544a0;  1 drivers
S_0x104ede0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104eff0 .param/l "i" 0 4 54, +C4<011>;
L_0x1254590/d .functor AND 1, L_0x1254650, L_0x12547b0, C4<1>, C4<1>;
L_0x1254590 .delay 1 (30000,30000,30000) L_0x1254590/d;
v0x104f0b0_0 .net *"_s0", 0 0, L_0x1254650;  1 drivers
v0x104f190_0 .net *"_s1", 0 0, L_0x12547b0;  1 drivers
S_0x104f270 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104f4d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12548f0/d .functor AND 1, L_0x12549b0, L_0x1254c20, C4<1>, C4<1>;
L_0x12548f0 .delay 1 (30000,30000,30000) L_0x12548f0/d;
v0x104f590_0 .net *"_s0", 0 0, L_0x12549b0;  1 drivers
v0x104f670_0 .net *"_s1", 0 0, L_0x1254c20;  1 drivers
S_0x104f750 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104f960 .param/l "i" 0 4 54, +C4<0101>;
L_0x1254d20/d .functor AND 1, L_0x1254d90, L_0x1254ef0, C4<1>, C4<1>;
L_0x1254d20 .delay 1 (30000,30000,30000) L_0x1254d20/d;
v0x104fa20_0 .net *"_s0", 0 0, L_0x1254d90;  1 drivers
v0x104fb00_0 .net *"_s1", 0 0, L_0x1254ef0;  1 drivers
S_0x104fbe0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x104fdf0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1255050/d .functor AND 1, L_0x1255110, L_0x1255270, C4<1>, C4<1>;
L_0x1255050 .delay 1 (30000,30000,30000) L_0x1255050/d;
v0x104feb0_0 .net *"_s0", 0 0, L_0x1255110;  1 drivers
v0x104ff90_0 .net *"_s1", 0 0, L_0x1255270;  1 drivers
S_0x1050070 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x104ddc0;
 .timescale -9 -12;
P_0x1050280 .param/l "i" 0 4 54, +C4<0111>;
L_0x1254fe0/d .functor AND 1, L_0x12557a0, L_0x1255990, C4<1>, C4<1>;
L_0x1254fe0 .delay 1 (30000,30000,30000) L_0x1254fe0/d;
v0x1050340_0 .net *"_s0", 0 0, L_0x12557a0;  1 drivers
v0x1050420_0 .net *"_s1", 0 0, L_0x1255990;  1 drivers
S_0x1050fe0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x104db70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12573e0/d .functor OR 1, L_0x12574a0, L_0x1257650, C4<0>, C4<0>;
L_0x12573e0 .delay 1 (30000,30000,30000) L_0x12573e0/d;
v0x1052b30_0 .net *"_s10", 0 0, L_0x12574a0;  1 drivers
v0x1052c10_0 .net *"_s12", 0 0, L_0x1257650;  1 drivers
v0x1052cf0_0 .net "in", 7 0, L_0x12553e0;  alias, 1 drivers
v0x1052dc0_0 .net "ors", 1 0, L_0x1257200;  1 drivers
v0x1052e80_0 .net "out", 0 0, L_0x12573e0;  alias, 1 drivers
L_0x12565d0 .part L_0x12553e0, 0, 4;
L_0x1257200 .concat8 [ 1 1 0 0], L_0x12562c0, L_0x1256ef0;
L_0x1257340 .part L_0x12553e0, 4, 4;
L_0x12574a0 .part L_0x1257200, 0, 1;
L_0x1257650 .part L_0x1257200, 1, 1;
S_0x10511a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1050fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1255a80/d .functor OR 1, L_0x1255b40, L_0x1255ca0, C4<0>, C4<0>;
L_0x1255a80 .delay 1 (30000,30000,30000) L_0x1255a80/d;
L_0x1255ed0/d .functor OR 1, L_0x1255fe0, L_0x1256140, C4<0>, C4<0>;
L_0x1255ed0 .delay 1 (30000,30000,30000) L_0x1255ed0/d;
L_0x12562c0/d .functor OR 1, L_0x1256330, L_0x12564e0, C4<0>, C4<0>;
L_0x12562c0 .delay 1 (30000,30000,30000) L_0x12562c0/d;
v0x10513f0_0 .net *"_s0", 0 0, L_0x1255a80;  1 drivers
v0x10514f0_0 .net *"_s10", 0 0, L_0x1255fe0;  1 drivers
v0x10515d0_0 .net *"_s12", 0 0, L_0x1256140;  1 drivers
v0x1051690_0 .net *"_s14", 0 0, L_0x1256330;  1 drivers
v0x1051770_0 .net *"_s16", 0 0, L_0x12564e0;  1 drivers
v0x10518a0_0 .net *"_s3", 0 0, L_0x1255b40;  1 drivers
v0x1051980_0 .net *"_s5", 0 0, L_0x1255ca0;  1 drivers
v0x1051a60_0 .net *"_s6", 0 0, L_0x1255ed0;  1 drivers
v0x1051b40_0 .net "in", 3 0, L_0x12565d0;  1 drivers
v0x1051cb0_0 .net "ors", 1 0, L_0x1255de0;  1 drivers
v0x1051d90_0 .net "out", 0 0, L_0x12562c0;  1 drivers
L_0x1255b40 .part L_0x12565d0, 0, 1;
L_0x1255ca0 .part L_0x12565d0, 1, 1;
L_0x1255de0 .concat8 [ 1 1 0 0], L_0x1255a80, L_0x1255ed0;
L_0x1255fe0 .part L_0x12565d0, 2, 1;
L_0x1256140 .part L_0x12565d0, 3, 1;
L_0x1256330 .part L_0x1255de0, 0, 1;
L_0x12564e0 .part L_0x1255de0, 1, 1;
S_0x1051eb0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1050fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1256700/d .functor OR 1, L_0x1256770, L_0x12568d0, C4<0>, C4<0>;
L_0x1256700 .delay 1 (30000,30000,30000) L_0x1256700/d;
L_0x1256b00/d .functor OR 1, L_0x1256c10, L_0x1256d70, C4<0>, C4<0>;
L_0x1256b00 .delay 1 (30000,30000,30000) L_0x1256b00/d;
L_0x1256ef0/d .functor OR 1, L_0x1256f60, L_0x1257110, C4<0>, C4<0>;
L_0x1256ef0 .delay 1 (30000,30000,30000) L_0x1256ef0/d;
v0x1052070_0 .net *"_s0", 0 0, L_0x1256700;  1 drivers
v0x1052170_0 .net *"_s10", 0 0, L_0x1256c10;  1 drivers
v0x1052250_0 .net *"_s12", 0 0, L_0x1256d70;  1 drivers
v0x1052310_0 .net *"_s14", 0 0, L_0x1256f60;  1 drivers
v0x10523f0_0 .net *"_s16", 0 0, L_0x1257110;  1 drivers
v0x1052520_0 .net *"_s3", 0 0, L_0x1256770;  1 drivers
v0x1052600_0 .net *"_s5", 0 0, L_0x12568d0;  1 drivers
v0x10526e0_0 .net *"_s6", 0 0, L_0x1256b00;  1 drivers
v0x10527c0_0 .net "in", 3 0, L_0x1257340;  1 drivers
v0x1052930_0 .net "ors", 1 0, L_0x1256a10;  1 drivers
v0x1052a10_0 .net "out", 0 0, L_0x1256ef0;  1 drivers
L_0x1256770 .part L_0x1257340, 0, 1;
L_0x12568d0 .part L_0x1257340, 1, 1;
L_0x1256a10 .concat8 [ 1 1 0 0], L_0x1256700, L_0x1256b00;
L_0x1256c10 .part L_0x1257340, 2, 1;
L_0x1256d70 .part L_0x1257340, 3, 1;
L_0x1256f60 .part L_0x1256a10, 0, 1;
L_0x1257110 .part L_0x1256a10, 1, 1;
S_0x1053320 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1046ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1252bb0/d .functor XNOR 1, L_0x125b280, L_0x125b3e0, C4<0>, C4<0>;
L_0x1252bb0 .delay 1 (20000,20000,20000) L_0x1252bb0/d;
L_0x1252e20/d .functor AND 1, L_0x125b280, L_0x1251bb0, C4<1>, C4<1>;
L_0x1252e20 .delay 1 (30000,30000,30000) L_0x1252e20/d;
L_0x1252e90/d .functor AND 1, L_0x1252bb0, L_0x1251980, C4<1>, C4<1>;
L_0x1252e90 .delay 1 (30000,30000,30000) L_0x1252e90/d;
L_0x1252ff0/d .functor OR 1, L_0x1252e90, L_0x1252e20, C4<0>, C4<0>;
L_0x1252ff0 .delay 1 (30000,30000,30000) L_0x1252ff0/d;
v0x10535d0_0 .net "a", 0 0, L_0x125b280;  alias, 1 drivers
v0x10536c0_0 .net "a_", 0 0, L_0x1251aa0;  alias, 1 drivers
v0x1053780_0 .net "b", 0 0, L_0x125b3e0;  alias, 1 drivers
v0x1053870_0 .net "b_", 0 0, L_0x1251bb0;  alias, 1 drivers
v0x1053910_0 .net "carryin", 0 0, L_0x1251980;  alias, 1 drivers
v0x1053a50_0 .net "eq", 0 0, L_0x1252bb0;  1 drivers
v0x1053b10_0 .net "lt", 0 0, L_0x1252e20;  1 drivers
v0x1053bd0_0 .net "out", 0 0, L_0x1252ff0;  1 drivers
v0x1053c90_0 .net "w0", 0 0, L_0x1252e90;  1 drivers
S_0x1053ee0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1046ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1252990/d .functor OR 1, L_0x12524e0, L_0x1055140, C4<0>, C4<0>;
L_0x1252990 .delay 1 (30000,30000,30000) L_0x1252990/d;
v0x1054cd0_0 .net "a", 0 0, L_0x125b280;  alias, 1 drivers
v0x1054e20_0 .net "b", 0 0, L_0x1251bb0;  alias, 1 drivers
v0x1054ee0_0 .net "c1", 0 0, L_0x12524e0;  1 drivers
v0x1054f80_0 .net "c2", 0 0, L_0x1055140;  1 drivers
v0x1055050_0 .net "carryin", 0 0, L_0x1251980;  alias, 1 drivers
v0x10551d0_0 .net "carryout", 0 0, L_0x1252990;  1 drivers
v0x1055270_0 .net "s1", 0 0, L_0x1252420;  1 drivers
v0x1055310_0 .net "sum", 0 0, L_0x1252640;  1 drivers
S_0x1054130 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1053ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1252420/d .functor XOR 1, L_0x125b280, L_0x1251bb0, C4<0>, C4<0>;
L_0x1252420 .delay 1 (30000,30000,30000) L_0x1252420/d;
L_0x12524e0/d .functor AND 1, L_0x125b280, L_0x1251bb0, C4<1>, C4<1>;
L_0x12524e0 .delay 1 (30000,30000,30000) L_0x12524e0/d;
v0x1054390_0 .net "a", 0 0, L_0x125b280;  alias, 1 drivers
v0x1054450_0 .net "b", 0 0, L_0x1251bb0;  alias, 1 drivers
v0x1054510_0 .net "carryout", 0 0, L_0x12524e0;  alias, 1 drivers
v0x10545b0_0 .net "sum", 0 0, L_0x1252420;  alias, 1 drivers
S_0x10546e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1053ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1252640/d .functor XOR 1, L_0x1252420, L_0x1251980, C4<0>, C4<0>;
L_0x1252640 .delay 1 (30000,30000,30000) L_0x1252640/d;
L_0x1055140/d .functor AND 1, L_0x1252420, L_0x1251980, C4<1>, C4<1>;
L_0x1055140 .delay 1 (30000,30000,30000) L_0x1055140/d;
v0x1054940_0 .net "a", 0 0, L_0x1252420;  alias, 1 drivers
v0x1054a10_0 .net "b", 0 0, L_0x1251980;  alias, 1 drivers
v0x1054ab0_0 .net "carryout", 0 0, L_0x1055140;  alias, 1 drivers
v0x1054b80_0 .net "sum", 0 0, L_0x1252640;  alias, 1 drivers
S_0x1056730 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1046990;
 .timescale -9 -12;
L_0x2b0ab3d05918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x125b320/d .functor OR 1, L_0x2b0ab3d05918, L_0x2b0ab3d05960, C4<0>, C4<0>;
L_0x125b320 .delay 1 (30000,30000,30000) L_0x125b320/d;
v0x1056920_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05918;  1 drivers
v0x1056a00_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05960;  1 drivers
S_0x1056ae0 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1056cf0 .param/l "i" 0 3 41, +C4<01001>;
S_0x1056db0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1056ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x125b650/d .functor NOT 1, L_0x1264f90, C4<0>, C4<0>, C4<0>;
L_0x125b650 .delay 1 (10000,10000,10000) L_0x125b650/d;
L_0x1255360/d .functor NOT 1, L_0x125b480, C4<0>, C4<0>, C4<0>;
L_0x1255360 .delay 1 (10000,10000,10000) L_0x1255360/d;
L_0x125c800/d .functor XOR 1, L_0x1264f90, L_0x125b480, C4<0>, C4<0>;
L_0x125c800 .delay 1 (30000,30000,30000) L_0x125c800/d;
L_0x2b0ab3d059a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d059f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x125ceb0/d .functor OR 1, L_0x2b0ab3d059a8, L_0x2b0ab3d059f0, C4<0>, C4<0>;
L_0x125ceb0 .delay 1 (30000,30000,30000) L_0x125ceb0/d;
L_0x125d0b0/d .functor AND 1, L_0x1264f90, L_0x125b480, C4<1>, C4<1>;
L_0x125d0b0 .delay 1 (30000,30000,30000) L_0x125d0b0/d;
L_0x125d170/d .functor NAND 1, L_0x1264f90, L_0x125b480, C4<1>, C4<1>;
L_0x125d170 .delay 1 (20000,20000,20000) L_0x125d170/d;
L_0x125d2d0/d .functor XOR 1, L_0x1264f90, L_0x125b480, C4<0>, C4<0>;
L_0x125d2d0 .delay 1 (20000,20000,20000) L_0x125d2d0/d;
L_0x125d780/d .functor OR 1, L_0x1264f90, L_0x125b480, C4<0>, C4<0>;
L_0x125d780 .delay 1 (30000,30000,30000) L_0x125d780/d;
L_0x1264e90/d .functor NOT 1, L_0x12610f0, C4<0>, C4<0>, C4<0>;
L_0x1264e90 .delay 1 (10000,10000,10000) L_0x1264e90/d;
v0x10654a0_0 .net "A", 0 0, L_0x1264f90;  1 drivers
v0x1065560_0 .net "A_", 0 0, L_0x125b650;  1 drivers
v0x1065620_0 .net "B", 0 0, L_0x125b480;  1 drivers
v0x10656f0_0 .net "B_", 0 0, L_0x1255360;  1 drivers
v0x1065790_0 .net *"_s12", 0 0, L_0x125ceb0;  1 drivers
v0x1065880_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d059a8;  1 drivers
v0x1065940_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d059f0;  1 drivers
v0x1065a20_0 .net *"_s18", 0 0, L_0x125d0b0;  1 drivers
v0x1065b00_0 .net *"_s20", 0 0, L_0x125d170;  1 drivers
v0x1065c70_0 .net *"_s22", 0 0, L_0x125d2d0;  1 drivers
v0x1065d50_0 .net *"_s24", 0 0, L_0x125d780;  1 drivers
o0x2b0ab3cba298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1065e30_0 name=_s30
o0x2b0ab3cba2c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1065f10_0 name=_s32
v0x1065ff0_0 .net *"_s8", 0 0, L_0x125c800;  1 drivers
v0x10660d0_0 .net "carryin", 0 0, L_0x12651e0;  1 drivers
v0x1066170_0 .net "carryout", 0 0, L_0x1264b30;  1 drivers
v0x1066210_0 .net "carryouts", 7 0, L_0x1353d70;  1 drivers
v0x10663c0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1066460_0 .net "result", 0 0, L_0x12610f0;  1 drivers
v0x1066550_0 .net "results", 7 0, L_0x125d550;  1 drivers
v0x1066660_0 .net "zero", 0 0, L_0x1264e90;  1 drivers
LS_0x125d550_0_0 .concat8 [ 1 1 1 1], L_0x125bd20, L_0x125c350, L_0x125c800, L_0x125ceb0;
LS_0x125d550_0_4 .concat8 [ 1 1 1 1], L_0x125d0b0, L_0x125d170, L_0x125d2d0, L_0x125d780;
L_0x125d550 .concat8 [ 4 4 0 0], LS_0x125d550_0_0, LS_0x125d550_0_4;
LS_0x1353d70_0_0 .concat [ 1 1 1 1], L_0x125bfd0, L_0x125c6a0, o0x2b0ab3cba298, L_0x125cd00;
LS_0x1353d70_0_4 .concat [ 4 0 0 0], o0x2b0ab3cba2c8;
L_0x1353d70 .concat [ 4 4 0 0], LS_0x1353d70_0_0, LS_0x1353d70_0_4;
S_0x1057030 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1056db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x125bfd0/d .functor OR 1, L_0x125bab0, L_0x125be70, C4<0>, C4<0>;
L_0x125bfd0 .delay 1 (30000,30000,30000) L_0x125bfd0/d;
v0x1057e60_0 .net "a", 0 0, L_0x1264f90;  alias, 1 drivers
v0x1057f20_0 .net "b", 0 0, L_0x125b480;  alias, 1 drivers
v0x1057ff0_0 .net "c1", 0 0, L_0x125bab0;  1 drivers
v0x10580f0_0 .net "c2", 0 0, L_0x125be70;  1 drivers
v0x10581c0_0 .net "carryin", 0 0, L_0x12651e0;  alias, 1 drivers
v0x10582b0_0 .net "carryout", 0 0, L_0x125bfd0;  1 drivers
v0x1058350_0 .net "s1", 0 0, L_0x125ba40;  1 drivers
v0x1058440_0 .net "sum", 0 0, L_0x125bd20;  1 drivers
S_0x10572a0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1057030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x125ba40/d .functor XOR 1, L_0x1264f90, L_0x125b480, C4<0>, C4<0>;
L_0x125ba40 .delay 1 (30000,30000,30000) L_0x125ba40/d;
L_0x125bab0/d .functor AND 1, L_0x1264f90, L_0x125b480, C4<1>, C4<1>;
L_0x125bab0 .delay 1 (30000,30000,30000) L_0x125bab0/d;
v0x1057500_0 .net "a", 0 0, L_0x1264f90;  alias, 1 drivers
v0x10575e0_0 .net "b", 0 0, L_0x125b480;  alias, 1 drivers
v0x10576a0_0 .net "carryout", 0 0, L_0x125bab0;  alias, 1 drivers
v0x1057740_0 .net "sum", 0 0, L_0x125ba40;  alias, 1 drivers
S_0x1057880 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1057030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x125bd20/d .functor XOR 1, L_0x125ba40, L_0x12651e0, C4<0>, C4<0>;
L_0x125bd20 .delay 1 (30000,30000,30000) L_0x125bd20/d;
L_0x125be70/d .functor AND 1, L_0x125ba40, L_0x12651e0, C4<1>, C4<1>;
L_0x125be70 .delay 1 (30000,30000,30000) L_0x125be70/d;
v0x1057ae0_0 .net "a", 0 0, L_0x125ba40;  alias, 1 drivers
v0x1057b80_0 .net "b", 0 0, L_0x12651e0;  alias, 1 drivers
v0x1057c20_0 .net "carryout", 0 0, L_0x125be70;  alias, 1 drivers
v0x1057cf0_0 .net "sum", 0 0, L_0x125bd20;  alias, 1 drivers
S_0x1058510 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1056db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x105d900_0 .net "ands", 7 0, L_0x1262b30;  1 drivers
v0x105da10_0 .net "in", 7 0, L_0x1353d70;  alias, 1 drivers
v0x105dad0_0 .net "out", 0 0, L_0x1264b30;  alias, 1 drivers
v0x105dba0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1058730 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1058510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x105ae60_0 .net "A", 7 0, L_0x1353d70;  alias, 1 drivers
v0x105af60_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x105b020_0 .net *"_s0", 0 0, L_0x1261450;  1 drivers
v0x105b0e0_0 .net *"_s12", 0 0, L_0x1261dc0;  1 drivers
v0x105b1c0_0 .net *"_s16", 0 0, L_0x1262120;  1 drivers
v0x105b2f0_0 .net *"_s20", 0 0, L_0x1262430;  1 drivers
v0x105b3d0_0 .net *"_s24", 0 0, L_0x1262820;  1 drivers
v0x105b4b0_0 .net *"_s28", 0 0, L_0x12627b0;  1 drivers
v0x105b590_0 .net *"_s4", 0 0, L_0x1261760;  1 drivers
v0x105b700_0 .net *"_s8", 0 0, L_0x1261ab0;  1 drivers
v0x105b7e0_0 .net "out", 7 0, L_0x1262b30;  alias, 1 drivers
L_0x1261510 .part L_0x1353d70, 0, 1;
L_0x1261670 .part v0x12010b0_0, 0, 1;
L_0x1261820 .part L_0x1353d70, 1, 1;
L_0x1261a10 .part v0x12010b0_0, 1, 1;
L_0x1261b70 .part L_0x1353d70, 2, 1;
L_0x1261cd0 .part v0x12010b0_0, 2, 1;
L_0x1261e80 .part L_0x1353d70, 3, 1;
L_0x1261fe0 .part v0x12010b0_0, 3, 1;
L_0x12621e0 .part L_0x1353d70, 4, 1;
L_0x1262340 .part v0x12010b0_0, 4, 1;
L_0x12624a0 .part L_0x1353d70, 5, 1;
L_0x1262710 .part v0x12010b0_0, 5, 1;
L_0x12628e0 .part L_0x1353d70, 6, 1;
L_0x1262a40 .part v0x12010b0_0, 6, 1;
LS_0x1262b30_0_0 .concat8 [ 1 1 1 1], L_0x1261450, L_0x1261760, L_0x1261ab0, L_0x1261dc0;
LS_0x1262b30_0_4 .concat8 [ 1 1 1 1], L_0x1262120, L_0x1262430, L_0x1262820, L_0x12627b0;
L_0x1262b30 .concat8 [ 4 4 0 0], LS_0x1262b30_0_0, LS_0x1262b30_0_4;
L_0x1262ef0 .part L_0x1353d70, 7, 1;
L_0x12630e0 .part v0x12010b0_0, 7, 1;
S_0x1058990 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x1058ba0 .param/l "i" 0 4 54, +C4<00>;
L_0x1261450/d .functor AND 1, L_0x1261510, L_0x1261670, C4<1>, C4<1>;
L_0x1261450 .delay 1 (30000,30000,30000) L_0x1261450/d;
v0x1058c80_0 .net *"_s0", 0 0, L_0x1261510;  1 drivers
v0x1058d60_0 .net *"_s1", 0 0, L_0x1261670;  1 drivers
S_0x1058e40 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x1059050 .param/l "i" 0 4 54, +C4<01>;
L_0x1261760/d .functor AND 1, L_0x1261820, L_0x1261a10, C4<1>, C4<1>;
L_0x1261760 .delay 1 (30000,30000,30000) L_0x1261760/d;
v0x1059110_0 .net *"_s0", 0 0, L_0x1261820;  1 drivers
v0x10591f0_0 .net *"_s1", 0 0, L_0x1261a10;  1 drivers
S_0x10592d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x10594e0 .param/l "i" 0 4 54, +C4<010>;
L_0x1261ab0/d .functor AND 1, L_0x1261b70, L_0x1261cd0, C4<1>, C4<1>;
L_0x1261ab0 .delay 1 (30000,30000,30000) L_0x1261ab0/d;
v0x1059580_0 .net *"_s0", 0 0, L_0x1261b70;  1 drivers
v0x1059660_0 .net *"_s1", 0 0, L_0x1261cd0;  1 drivers
S_0x1059740 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x1059950 .param/l "i" 0 4 54, +C4<011>;
L_0x1261dc0/d .functor AND 1, L_0x1261e80, L_0x1261fe0, C4<1>, C4<1>;
L_0x1261dc0 .delay 1 (30000,30000,30000) L_0x1261dc0/d;
v0x1059a10_0 .net *"_s0", 0 0, L_0x1261e80;  1 drivers
v0x1059af0_0 .net *"_s1", 0 0, L_0x1261fe0;  1 drivers
S_0x1059bd0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x1059e30 .param/l "i" 0 4 54, +C4<0100>;
L_0x1262120/d .functor AND 1, L_0x12621e0, L_0x1262340, C4<1>, C4<1>;
L_0x1262120 .delay 1 (30000,30000,30000) L_0x1262120/d;
v0x1059ef0_0 .net *"_s0", 0 0, L_0x12621e0;  1 drivers
v0x1059fd0_0 .net *"_s1", 0 0, L_0x1262340;  1 drivers
S_0x105a0b0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x105a2c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1262430/d .functor AND 1, L_0x12624a0, L_0x1262710, C4<1>, C4<1>;
L_0x1262430 .delay 1 (30000,30000,30000) L_0x1262430/d;
v0x105a380_0 .net *"_s0", 0 0, L_0x12624a0;  1 drivers
v0x105a460_0 .net *"_s1", 0 0, L_0x1262710;  1 drivers
S_0x105a540 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x105a750 .param/l "i" 0 4 54, +C4<0110>;
L_0x1262820/d .functor AND 1, L_0x12628e0, L_0x1262a40, C4<1>, C4<1>;
L_0x1262820 .delay 1 (30000,30000,30000) L_0x1262820/d;
v0x105a810_0 .net *"_s0", 0 0, L_0x12628e0;  1 drivers
v0x105a8f0_0 .net *"_s1", 0 0, L_0x1262a40;  1 drivers
S_0x105a9d0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1058730;
 .timescale -9 -12;
P_0x105abe0 .param/l "i" 0 4 54, +C4<0111>;
L_0x12627b0/d .functor AND 1, L_0x1262ef0, L_0x12630e0, C4<1>, C4<1>;
L_0x12627b0 .delay 1 (30000,30000,30000) L_0x12627b0/d;
v0x105aca0_0 .net *"_s0", 0 0, L_0x1262ef0;  1 drivers
v0x105ad80_0 .net *"_s1", 0 0, L_0x12630e0;  1 drivers
S_0x105b940 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1058510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1264b30/d .functor OR 1, L_0x1264bf0, L_0x1264da0, C4<0>, C4<0>;
L_0x1264b30 .delay 1 (30000,30000,30000) L_0x1264b30/d;
v0x105d490_0 .net *"_s10", 0 0, L_0x1264bf0;  1 drivers
v0x105d570_0 .net *"_s12", 0 0, L_0x1264da0;  1 drivers
v0x105d650_0 .net "in", 7 0, L_0x1262b30;  alias, 1 drivers
v0x105d720_0 .net "ors", 1 0, L_0x1264950;  1 drivers
v0x105d7e0_0 .net "out", 0 0, L_0x1264b30;  alias, 1 drivers
L_0x1263d20 .part L_0x1262b30, 0, 4;
L_0x1264950 .concat8 [ 1 1 0 0], L_0x1263a10, L_0x1264640;
L_0x1264a90 .part L_0x1262b30, 4, 4;
L_0x1264bf0 .part L_0x1264950, 0, 1;
L_0x1264da0 .part L_0x1264950, 1, 1;
S_0x105bb00 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x105b940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12631d0/d .functor OR 1, L_0x1263290, L_0x12633f0, C4<0>, C4<0>;
L_0x12631d0 .delay 1 (30000,30000,30000) L_0x12631d0/d;
L_0x1263620/d .functor OR 1, L_0x1263730, L_0x1263890, C4<0>, C4<0>;
L_0x1263620 .delay 1 (30000,30000,30000) L_0x1263620/d;
L_0x1263a10/d .functor OR 1, L_0x1263a80, L_0x1263c30, C4<0>, C4<0>;
L_0x1263a10 .delay 1 (30000,30000,30000) L_0x1263a10/d;
v0x105bd50_0 .net *"_s0", 0 0, L_0x12631d0;  1 drivers
v0x105be50_0 .net *"_s10", 0 0, L_0x1263730;  1 drivers
v0x105bf30_0 .net *"_s12", 0 0, L_0x1263890;  1 drivers
v0x105bff0_0 .net *"_s14", 0 0, L_0x1263a80;  1 drivers
v0x105c0d0_0 .net *"_s16", 0 0, L_0x1263c30;  1 drivers
v0x105c200_0 .net *"_s3", 0 0, L_0x1263290;  1 drivers
v0x105c2e0_0 .net *"_s5", 0 0, L_0x12633f0;  1 drivers
v0x105c3c0_0 .net *"_s6", 0 0, L_0x1263620;  1 drivers
v0x105c4a0_0 .net "in", 3 0, L_0x1263d20;  1 drivers
v0x105c610_0 .net "ors", 1 0, L_0x1263530;  1 drivers
v0x105c6f0_0 .net "out", 0 0, L_0x1263a10;  1 drivers
L_0x1263290 .part L_0x1263d20, 0, 1;
L_0x12633f0 .part L_0x1263d20, 1, 1;
L_0x1263530 .concat8 [ 1 1 0 0], L_0x12631d0, L_0x1263620;
L_0x1263730 .part L_0x1263d20, 2, 1;
L_0x1263890 .part L_0x1263d20, 3, 1;
L_0x1263a80 .part L_0x1263530, 0, 1;
L_0x1263c30 .part L_0x1263530, 1, 1;
S_0x105c810 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x105b940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1263e50/d .functor OR 1, L_0x1263ec0, L_0x1264020, C4<0>, C4<0>;
L_0x1263e50 .delay 1 (30000,30000,30000) L_0x1263e50/d;
L_0x1264250/d .functor OR 1, L_0x1264360, L_0x12644c0, C4<0>, C4<0>;
L_0x1264250 .delay 1 (30000,30000,30000) L_0x1264250/d;
L_0x1264640/d .functor OR 1, L_0x12646b0, L_0x1264860, C4<0>, C4<0>;
L_0x1264640 .delay 1 (30000,30000,30000) L_0x1264640/d;
v0x105c9d0_0 .net *"_s0", 0 0, L_0x1263e50;  1 drivers
v0x105cad0_0 .net *"_s10", 0 0, L_0x1264360;  1 drivers
v0x105cbb0_0 .net *"_s12", 0 0, L_0x12644c0;  1 drivers
v0x105cc70_0 .net *"_s14", 0 0, L_0x12646b0;  1 drivers
v0x105cd50_0 .net *"_s16", 0 0, L_0x1264860;  1 drivers
v0x105ce80_0 .net *"_s3", 0 0, L_0x1263ec0;  1 drivers
v0x105cf60_0 .net *"_s5", 0 0, L_0x1264020;  1 drivers
v0x105d040_0 .net *"_s6", 0 0, L_0x1264250;  1 drivers
v0x105d120_0 .net "in", 3 0, L_0x1264a90;  1 drivers
v0x105d290_0 .net "ors", 1 0, L_0x1264160;  1 drivers
v0x105d370_0 .net "out", 0 0, L_0x1264640;  1 drivers
L_0x1263ec0 .part L_0x1264a90, 0, 1;
L_0x1264020 .part L_0x1264a90, 1, 1;
L_0x1264160 .concat8 [ 1 1 0 0], L_0x1263e50, L_0x1264250;
L_0x1264360 .part L_0x1264a90, 2, 1;
L_0x12644c0 .part L_0x1264a90, 3, 1;
L_0x12646b0 .part L_0x1264160, 0, 1;
L_0x1264860 .part L_0x1264160, 1, 1;
S_0x105dc80 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1056db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10630b0_0 .net "ands", 7 0, L_0x125f0f0;  1 drivers
v0x10631c0_0 .net "in", 7 0, L_0x125d550;  alias, 1 drivers
v0x1063280_0 .net "out", 0 0, L_0x12610f0;  alias, 1 drivers
v0x1063350_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x105ded0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x105dc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1060610_0 .net "A", 7 0, L_0x125d550;  alias, 1 drivers
v0x1060710_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10607d0_0 .net *"_s0", 0 0, L_0x125d8e0;  1 drivers
v0x1060890_0 .net *"_s12", 0 0, L_0x125e2a0;  1 drivers
v0x1060970_0 .net *"_s16", 0 0, L_0x125e600;  1 drivers
v0x1060aa0_0 .net *"_s20", 0 0, L_0x125ea30;  1 drivers
v0x1060b80_0 .net *"_s24", 0 0, L_0x125ed60;  1 drivers
v0x1060c60_0 .net *"_s28", 0 0, L_0x125ecf0;  1 drivers
v0x1060d40_0 .net *"_s4", 0 0, L_0x125dc80;  1 drivers
v0x1060eb0_0 .net *"_s8", 0 0, L_0x125df90;  1 drivers
v0x1060f90_0 .net "out", 7 0, L_0x125f0f0;  alias, 1 drivers
L_0x125d9f0 .part L_0x125d550, 0, 1;
L_0x125dbe0 .part v0x12010b0_0, 0, 1;
L_0x125dd40 .part L_0x125d550, 1, 1;
L_0x125dea0 .part v0x12010b0_0, 1, 1;
L_0x125e050 .part L_0x125d550, 2, 1;
L_0x125e1b0 .part v0x12010b0_0, 2, 1;
L_0x125e360 .part L_0x125d550, 3, 1;
L_0x125e4c0 .part v0x12010b0_0, 3, 1;
L_0x125e6c0 .part L_0x125d550, 4, 1;
L_0x125e930 .part v0x12010b0_0, 4, 1;
L_0x125eaa0 .part L_0x125d550, 5, 1;
L_0x125ec00 .part v0x12010b0_0, 5, 1;
L_0x125ee20 .part L_0x125d550, 6, 1;
L_0x125ef80 .part v0x12010b0_0, 6, 1;
LS_0x125f0f0_0_0 .concat8 [ 1 1 1 1], L_0x125d8e0, L_0x125dc80, L_0x125df90, L_0x125e2a0;
LS_0x125f0f0_0_4 .concat8 [ 1 1 1 1], L_0x125e600, L_0x125ea30, L_0x125ed60, L_0x125ecf0;
L_0x125f0f0 .concat8 [ 4 4 0 0], LS_0x125f0f0_0_0, LS_0x125f0f0_0_4;
L_0x125f4b0 .part L_0x125d550, 7, 1;
L_0x125f6a0 .part v0x12010b0_0, 7, 1;
S_0x105e110 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105e320 .param/l "i" 0 4 54, +C4<00>;
L_0x125d8e0/d .functor AND 1, L_0x125d9f0, L_0x125dbe0, C4<1>, C4<1>;
L_0x125d8e0 .delay 1 (30000,30000,30000) L_0x125d8e0/d;
v0x105e400_0 .net *"_s0", 0 0, L_0x125d9f0;  1 drivers
v0x105e4e0_0 .net *"_s1", 0 0, L_0x125dbe0;  1 drivers
S_0x105e5c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105e7d0 .param/l "i" 0 4 54, +C4<01>;
L_0x125dc80/d .functor AND 1, L_0x125dd40, L_0x125dea0, C4<1>, C4<1>;
L_0x125dc80 .delay 1 (30000,30000,30000) L_0x125dc80/d;
v0x105e890_0 .net *"_s0", 0 0, L_0x125dd40;  1 drivers
v0x105e970_0 .net *"_s1", 0 0, L_0x125dea0;  1 drivers
S_0x105ea50 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105ec90 .param/l "i" 0 4 54, +C4<010>;
L_0x125df90/d .functor AND 1, L_0x125e050, L_0x125e1b0, C4<1>, C4<1>;
L_0x125df90 .delay 1 (30000,30000,30000) L_0x125df90/d;
v0x105ed30_0 .net *"_s0", 0 0, L_0x125e050;  1 drivers
v0x105ee10_0 .net *"_s1", 0 0, L_0x125e1b0;  1 drivers
S_0x105eef0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105f100 .param/l "i" 0 4 54, +C4<011>;
L_0x125e2a0/d .functor AND 1, L_0x125e360, L_0x125e4c0, C4<1>, C4<1>;
L_0x125e2a0 .delay 1 (30000,30000,30000) L_0x125e2a0/d;
v0x105f1c0_0 .net *"_s0", 0 0, L_0x125e360;  1 drivers
v0x105f2a0_0 .net *"_s1", 0 0, L_0x125e4c0;  1 drivers
S_0x105f380 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105f5e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x125e600/d .functor AND 1, L_0x125e6c0, L_0x125e930, C4<1>, C4<1>;
L_0x125e600 .delay 1 (30000,30000,30000) L_0x125e600/d;
v0x105f6a0_0 .net *"_s0", 0 0, L_0x125e6c0;  1 drivers
v0x105f780_0 .net *"_s1", 0 0, L_0x125e930;  1 drivers
S_0x105f860 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105fa70 .param/l "i" 0 4 54, +C4<0101>;
L_0x125ea30/d .functor AND 1, L_0x125eaa0, L_0x125ec00, C4<1>, C4<1>;
L_0x125ea30 .delay 1 (30000,30000,30000) L_0x125ea30/d;
v0x105fb30_0 .net *"_s0", 0 0, L_0x125eaa0;  1 drivers
v0x105fc10_0 .net *"_s1", 0 0, L_0x125ec00;  1 drivers
S_0x105fcf0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x105ff00 .param/l "i" 0 4 54, +C4<0110>;
L_0x125ed60/d .functor AND 1, L_0x125ee20, L_0x125ef80, C4<1>, C4<1>;
L_0x125ed60 .delay 1 (30000,30000,30000) L_0x125ed60/d;
v0x105ffc0_0 .net *"_s0", 0 0, L_0x125ee20;  1 drivers
v0x10600a0_0 .net *"_s1", 0 0, L_0x125ef80;  1 drivers
S_0x1060180 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x105ded0;
 .timescale -9 -12;
P_0x1060390 .param/l "i" 0 4 54, +C4<0111>;
L_0x125ecf0/d .functor AND 1, L_0x125f4b0, L_0x125f6a0, C4<1>, C4<1>;
L_0x125ecf0 .delay 1 (30000,30000,30000) L_0x125ecf0/d;
v0x1060450_0 .net *"_s0", 0 0, L_0x125f4b0;  1 drivers
v0x1060530_0 .net *"_s1", 0 0, L_0x125f6a0;  1 drivers
S_0x10610f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x105dc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12610f0/d .functor OR 1, L_0x12611b0, L_0x1261360, C4<0>, C4<0>;
L_0x12610f0 .delay 1 (30000,30000,30000) L_0x12610f0/d;
v0x1062c40_0 .net *"_s10", 0 0, L_0x12611b0;  1 drivers
v0x1062d20_0 .net *"_s12", 0 0, L_0x1261360;  1 drivers
v0x1062e00_0 .net "in", 7 0, L_0x125f0f0;  alias, 1 drivers
v0x1062ed0_0 .net "ors", 1 0, L_0x1260f10;  1 drivers
v0x1062f90_0 .net "out", 0 0, L_0x12610f0;  alias, 1 drivers
L_0x12602e0 .part L_0x125f0f0, 0, 4;
L_0x1260f10 .concat8 [ 1 1 0 0], L_0x125ffd0, L_0x1260c00;
L_0x1261050 .part L_0x125f0f0, 4, 4;
L_0x12611b0 .part L_0x1260f10, 0, 1;
L_0x1261360 .part L_0x1260f10, 1, 1;
S_0x10612b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10610f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x125f790/d .functor OR 1, L_0x125f850, L_0x125f9b0, C4<0>, C4<0>;
L_0x125f790 .delay 1 (30000,30000,30000) L_0x125f790/d;
L_0x125fbe0/d .functor OR 1, L_0x125fcf0, L_0x125fe50, C4<0>, C4<0>;
L_0x125fbe0 .delay 1 (30000,30000,30000) L_0x125fbe0/d;
L_0x125ffd0/d .functor OR 1, L_0x1260040, L_0x12601f0, C4<0>, C4<0>;
L_0x125ffd0 .delay 1 (30000,30000,30000) L_0x125ffd0/d;
v0x1061500_0 .net *"_s0", 0 0, L_0x125f790;  1 drivers
v0x1061600_0 .net *"_s10", 0 0, L_0x125fcf0;  1 drivers
v0x10616e0_0 .net *"_s12", 0 0, L_0x125fe50;  1 drivers
v0x10617a0_0 .net *"_s14", 0 0, L_0x1260040;  1 drivers
v0x1061880_0 .net *"_s16", 0 0, L_0x12601f0;  1 drivers
v0x10619b0_0 .net *"_s3", 0 0, L_0x125f850;  1 drivers
v0x1061a90_0 .net *"_s5", 0 0, L_0x125f9b0;  1 drivers
v0x1061b70_0 .net *"_s6", 0 0, L_0x125fbe0;  1 drivers
v0x1061c50_0 .net "in", 3 0, L_0x12602e0;  1 drivers
v0x1061dc0_0 .net "ors", 1 0, L_0x125faf0;  1 drivers
v0x1061ea0_0 .net "out", 0 0, L_0x125ffd0;  1 drivers
L_0x125f850 .part L_0x12602e0, 0, 1;
L_0x125f9b0 .part L_0x12602e0, 1, 1;
L_0x125faf0 .concat8 [ 1 1 0 0], L_0x125f790, L_0x125fbe0;
L_0x125fcf0 .part L_0x12602e0, 2, 1;
L_0x125fe50 .part L_0x12602e0, 3, 1;
L_0x1260040 .part L_0x125faf0, 0, 1;
L_0x12601f0 .part L_0x125faf0, 1, 1;
S_0x1061fc0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10610f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1260410/d .functor OR 1, L_0x1260480, L_0x12605e0, C4<0>, C4<0>;
L_0x1260410 .delay 1 (30000,30000,30000) L_0x1260410/d;
L_0x1260810/d .functor OR 1, L_0x1260920, L_0x1260a80, C4<0>, C4<0>;
L_0x1260810 .delay 1 (30000,30000,30000) L_0x1260810/d;
L_0x1260c00/d .functor OR 1, L_0x1260c70, L_0x1260e20, C4<0>, C4<0>;
L_0x1260c00 .delay 1 (30000,30000,30000) L_0x1260c00/d;
v0x1062180_0 .net *"_s0", 0 0, L_0x1260410;  1 drivers
v0x1062280_0 .net *"_s10", 0 0, L_0x1260920;  1 drivers
v0x1062360_0 .net *"_s12", 0 0, L_0x1260a80;  1 drivers
v0x1062420_0 .net *"_s14", 0 0, L_0x1260c70;  1 drivers
v0x1062500_0 .net *"_s16", 0 0, L_0x1260e20;  1 drivers
v0x1062630_0 .net *"_s3", 0 0, L_0x1260480;  1 drivers
v0x1062710_0 .net *"_s5", 0 0, L_0x12605e0;  1 drivers
v0x10627f0_0 .net *"_s6", 0 0, L_0x1260810;  1 drivers
v0x10628d0_0 .net "in", 3 0, L_0x1261050;  1 drivers
v0x1062a40_0 .net "ors", 1 0, L_0x1260720;  1 drivers
v0x1062b20_0 .net "out", 0 0, L_0x1260c00;  1 drivers
L_0x1260480 .part L_0x1261050, 0, 1;
L_0x12605e0 .part L_0x1261050, 1, 1;
L_0x1260720 .concat8 [ 1 1 0 0], L_0x1260410, L_0x1260810;
L_0x1260920 .part L_0x1261050, 2, 1;
L_0x1260a80 .part L_0x1261050, 3, 1;
L_0x1260c70 .part L_0x1260720, 0, 1;
L_0x1260e20 .part L_0x1260720, 1, 1;
S_0x1063430 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1056db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x125c8c0/d .functor XNOR 1, L_0x1264f90, L_0x125b480, C4<0>, C4<0>;
L_0x125c8c0 .delay 1 (20000,20000,20000) L_0x125c8c0/d;
L_0x125cb30/d .functor AND 1, L_0x1264f90, L_0x1255360, C4<1>, C4<1>;
L_0x125cb30 .delay 1 (30000,30000,30000) L_0x125cb30/d;
L_0x125cba0/d .functor AND 1, L_0x125c8c0, L_0x12651e0, C4<1>, C4<1>;
L_0x125cba0 .delay 1 (30000,30000,30000) L_0x125cba0/d;
L_0x125cd00/d .functor OR 1, L_0x125cba0, L_0x125cb30, C4<0>, C4<0>;
L_0x125cd00 .delay 1 (30000,30000,30000) L_0x125cd00/d;
v0x10636e0_0 .net "a", 0 0, L_0x1264f90;  alias, 1 drivers
v0x10637d0_0 .net "a_", 0 0, L_0x125b650;  alias, 1 drivers
v0x1063890_0 .net "b", 0 0, L_0x125b480;  alias, 1 drivers
v0x1063980_0 .net "b_", 0 0, L_0x1255360;  alias, 1 drivers
v0x1063a20_0 .net "carryin", 0 0, L_0x12651e0;  alias, 1 drivers
v0x1063b60_0 .net "eq", 0 0, L_0x125c8c0;  1 drivers
v0x1063c20_0 .net "lt", 0 0, L_0x125cb30;  1 drivers
v0x1063ce0_0 .net "out", 0 0, L_0x125cd00;  1 drivers
v0x1063da0_0 .net "w0", 0 0, L_0x125cba0;  1 drivers
S_0x1063ff0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1056db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x125c6a0/d .functor OR 1, L_0x125c1f0, L_0x1065210, C4<0>, C4<0>;
L_0x125c6a0 .delay 1 (30000,30000,30000) L_0x125c6a0/d;
v0x1064da0_0 .net "a", 0 0, L_0x1264f90;  alias, 1 drivers
v0x1064ef0_0 .net "b", 0 0, L_0x1255360;  alias, 1 drivers
v0x1064fb0_0 .net "c1", 0 0, L_0x125c1f0;  1 drivers
v0x1065050_0 .net "c2", 0 0, L_0x1065210;  1 drivers
v0x1065120_0 .net "carryin", 0 0, L_0x12651e0;  alias, 1 drivers
v0x10652a0_0 .net "carryout", 0 0, L_0x125c6a0;  1 drivers
v0x1065340_0 .net "s1", 0 0, L_0x125c130;  1 drivers
v0x10653e0_0 .net "sum", 0 0, L_0x125c350;  1 drivers
S_0x1064240 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1063ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x125c130/d .functor XOR 1, L_0x1264f90, L_0x1255360, C4<0>, C4<0>;
L_0x125c130 .delay 1 (30000,30000,30000) L_0x125c130/d;
L_0x125c1f0/d .functor AND 1, L_0x1264f90, L_0x1255360, C4<1>, C4<1>;
L_0x125c1f0 .delay 1 (30000,30000,30000) L_0x125c1f0/d;
v0x1064480_0 .net "a", 0 0, L_0x1264f90;  alias, 1 drivers
v0x1064520_0 .net "b", 0 0, L_0x1255360;  alias, 1 drivers
v0x10645c0_0 .net "carryout", 0 0, L_0x125c1f0;  alias, 1 drivers
v0x1064690_0 .net "sum", 0 0, L_0x125c130;  alias, 1 drivers
S_0x10647c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1063ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x125c350/d .functor XOR 1, L_0x125c130, L_0x12651e0, C4<0>, C4<0>;
L_0x125c350 .delay 1 (30000,30000,30000) L_0x125c350/d;
L_0x1065210/d .functor AND 1, L_0x125c130, L_0x12651e0, C4<1>, C4<1>;
L_0x1065210 .delay 1 (30000,30000,30000) L_0x1065210/d;
v0x1064a20_0 .net "a", 0 0, L_0x125c130;  alias, 1 drivers
v0x1064ae0_0 .net "b", 0 0, L_0x12651e0;  alias, 1 drivers
v0x1064b80_0 .net "carryout", 0 0, L_0x1065210;  alias, 1 drivers
v0x1064c50_0 .net "sum", 0 0, L_0x125c350;  alias, 1 drivers
S_0x1066840 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1056ae0;
 .timescale -9 -12;
L_0x2b0ab3d05a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1265030/d .functor OR 1, L_0x2b0ab3d05a38, L_0x2b0ab3d05a80, C4<0>, C4<0>;
L_0x1265030 .delay 1 (30000,30000,30000) L_0x1265030/d;
v0x1066a30_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05a38;  1 drivers
v0x1066b10_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05a80;  1 drivers
S_0x1066bf0 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1066e00 .param/l "i" 0 3 41, +C4<01010>;
S_0x1066ec0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1066bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12653d0/d .functor NOT 1, L_0x126ebe0, C4<0>, C4<0>, C4<0>;
L_0x12653d0 .delay 1 (10000,10000,10000) L_0x12653d0/d;
L_0x12654e0/d .functor NOT 1, L_0x126ed40, C4<0>, C4<0>, C4<0>;
L_0x12654e0 .delay 1 (10000,10000,10000) L_0x12654e0/d;
L_0x1266530/d .functor XOR 1, L_0x126ebe0, L_0x126ed40, C4<0>, C4<0>;
L_0x1266530 .delay 1 (30000,30000,30000) L_0x1266530/d;
L_0x2b0ab3d05ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1266be0/d .functor OR 1, L_0x2b0ab3d05ac8, L_0x2b0ab3d05b10, C4<0>, C4<0>;
L_0x1266be0 .delay 1 (30000,30000,30000) L_0x1266be0/d;
L_0x1266de0/d .functor AND 1, L_0x126ebe0, L_0x126ed40, C4<1>, C4<1>;
L_0x1266de0 .delay 1 (30000,30000,30000) L_0x1266de0/d;
L_0x1266ea0/d .functor NAND 1, L_0x126ebe0, L_0x126ed40, C4<1>, C4<1>;
L_0x1266ea0 .delay 1 (20000,20000,20000) L_0x1266ea0/d;
L_0x1267000/d .functor XOR 1, L_0x126ebe0, L_0x126ed40, C4<0>, C4<0>;
L_0x1267000 .delay 1 (20000,20000,20000) L_0x1267000/d;
L_0x12674b0/d .functor OR 1, L_0x126ebe0, L_0x126ed40, C4<0>, C4<0>;
L_0x12674b0 .delay 1 (30000,30000,30000) L_0x12674b0/d;
L_0x126eae0/d .functor NOT 1, L_0x126ad40, C4<0>, C4<0>, C4<0>;
L_0x126eae0 .delay 1 (10000,10000,10000) L_0x126eae0/d;
v0x10755f0_0 .net "A", 0 0, L_0x126ebe0;  1 drivers
v0x10756b0_0 .net "A_", 0 0, L_0x12653d0;  1 drivers
v0x1075770_0 .net "B", 0 0, L_0x126ed40;  1 drivers
v0x1075840_0 .net "B_", 0 0, L_0x12654e0;  1 drivers
v0x10758e0_0 .net *"_s12", 0 0, L_0x1266be0;  1 drivers
v0x10759d0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05ac8;  1 drivers
v0x1075a90_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05b10;  1 drivers
v0x1075b70_0 .net *"_s18", 0 0, L_0x1266de0;  1 drivers
v0x1075c50_0 .net *"_s20", 0 0, L_0x1266ea0;  1 drivers
v0x1075dc0_0 .net *"_s22", 0 0, L_0x1267000;  1 drivers
v0x1075ea0_0 .net *"_s24", 0 0, L_0x12674b0;  1 drivers
o0x2b0ab3cbc7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1075f80_0 name=_s30
o0x2b0ab3cbc818 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1076060_0 name=_s32
v0x1076140_0 .net *"_s8", 0 0, L_0x1266530;  1 drivers
v0x1076220_0 .net "carryin", 0 0, L_0x1265280;  1 drivers
v0x10762c0_0 .net "carryout", 0 0, L_0x126e780;  1 drivers
v0x1076360_0 .net "carryouts", 7 0, L_0x1353f00;  1 drivers
v0x1076510_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10765b0_0 .net "result", 0 0, L_0x126ad40;  1 drivers
v0x10766a0_0 .net "results", 7 0, L_0x1267280;  1 drivers
v0x10767b0_0 .net "zero", 0 0, L_0x126eae0;  1 drivers
LS_0x1267280_0_0 .concat8 [ 1 1 1 1], L_0x1265a00, L_0x1266030, L_0x1266530, L_0x1266be0;
LS_0x1267280_0_4 .concat8 [ 1 1 1 1], L_0x1266de0, L_0x1266ea0, L_0x1267000, L_0x12674b0;
L_0x1267280 .concat8 [ 4 4 0 0], LS_0x1267280_0_0, LS_0x1267280_0_4;
LS_0x1353f00_0_0 .concat [ 1 1 1 1], L_0x1265cb0, L_0x12663d0, o0x2b0ab3cbc7e8, L_0x1266a30;
LS_0x1353f00_0_4 .concat [ 4 0 0 0], o0x2b0ab3cbc818;
L_0x1353f00 .concat [ 4 4 0 0], LS_0x1353f00_0_0, LS_0x1353f00_0_4;
S_0x1067140 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1066ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1265cb0/d .functor OR 1, L_0x1265790, L_0x1265b50, C4<0>, C4<0>;
L_0x1265cb0 .delay 1 (30000,30000,30000) L_0x1265cb0/d;
v0x1067f70_0 .net "a", 0 0, L_0x126ebe0;  alias, 1 drivers
v0x1068030_0 .net "b", 0 0, L_0x126ed40;  alias, 1 drivers
v0x1068100_0 .net "c1", 0 0, L_0x1265790;  1 drivers
v0x1068200_0 .net "c2", 0 0, L_0x1265b50;  1 drivers
v0x10682d0_0 .net "carryin", 0 0, L_0x1265280;  alias, 1 drivers
v0x10683c0_0 .net "carryout", 0 0, L_0x1265cb0;  1 drivers
v0x1068460_0 .net "s1", 0 0, L_0x12656d0;  1 drivers
v0x1068550_0 .net "sum", 0 0, L_0x1265a00;  1 drivers
S_0x10673b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1067140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12656d0/d .functor XOR 1, L_0x126ebe0, L_0x126ed40, C4<0>, C4<0>;
L_0x12656d0 .delay 1 (30000,30000,30000) L_0x12656d0/d;
L_0x1265790/d .functor AND 1, L_0x126ebe0, L_0x126ed40, C4<1>, C4<1>;
L_0x1265790 .delay 1 (30000,30000,30000) L_0x1265790/d;
v0x1067610_0 .net "a", 0 0, L_0x126ebe0;  alias, 1 drivers
v0x10676f0_0 .net "b", 0 0, L_0x126ed40;  alias, 1 drivers
v0x10677b0_0 .net "carryout", 0 0, L_0x1265790;  alias, 1 drivers
v0x1067850_0 .net "sum", 0 0, L_0x12656d0;  alias, 1 drivers
S_0x1067990 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1067140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1265a00/d .functor XOR 1, L_0x12656d0, L_0x1265280, C4<0>, C4<0>;
L_0x1265a00 .delay 1 (30000,30000,30000) L_0x1265a00/d;
L_0x1265b50/d .functor AND 1, L_0x12656d0, L_0x1265280, C4<1>, C4<1>;
L_0x1265b50 .delay 1 (30000,30000,30000) L_0x1265b50/d;
v0x1067bf0_0 .net "a", 0 0, L_0x12656d0;  alias, 1 drivers
v0x1067c90_0 .net "b", 0 0, L_0x1265280;  alias, 1 drivers
v0x1067d30_0 .net "carryout", 0 0, L_0x1265b50;  alias, 1 drivers
v0x1067e00_0 .net "sum", 0 0, L_0x1265a00;  alias, 1 drivers
S_0x1068620 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1066ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x106da10_0 .net "ands", 7 0, L_0x126c780;  1 drivers
v0x106db20_0 .net "in", 7 0, L_0x1353f00;  alias, 1 drivers
v0x106dbe0_0 .net "out", 0 0, L_0x126e780;  alias, 1 drivers
v0x106dcb0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1068840 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1068620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x106af70_0 .net "A", 7 0, L_0x1353f00;  alias, 1 drivers
v0x106b070_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x106b130_0 .net *"_s0", 0 0, L_0x126b0a0;  1 drivers
v0x106b1f0_0 .net *"_s12", 0 0, L_0x126ba10;  1 drivers
v0x106b2d0_0 .net *"_s16", 0 0, L_0x126bd70;  1 drivers
v0x106b400_0 .net *"_s20", 0 0, L_0x126c080;  1 drivers
v0x106b4e0_0 .net *"_s24", 0 0, L_0x126c470;  1 drivers
v0x106b5c0_0 .net *"_s28", 0 0, L_0x126c400;  1 drivers
v0x106b6a0_0 .net *"_s4", 0 0, L_0x126b3b0;  1 drivers
v0x106b810_0 .net *"_s8", 0 0, L_0x126b700;  1 drivers
v0x106b8f0_0 .net "out", 7 0, L_0x126c780;  alias, 1 drivers
L_0x126b160 .part L_0x1353f00, 0, 1;
L_0x126b2c0 .part v0x12010b0_0, 0, 1;
L_0x126b470 .part L_0x1353f00, 1, 1;
L_0x126b660 .part v0x12010b0_0, 1, 1;
L_0x126b7c0 .part L_0x1353f00, 2, 1;
L_0x126b920 .part v0x12010b0_0, 2, 1;
L_0x126bad0 .part L_0x1353f00, 3, 1;
L_0x126bc30 .part v0x12010b0_0, 3, 1;
L_0x126be30 .part L_0x1353f00, 4, 1;
L_0x126bf90 .part v0x12010b0_0, 4, 1;
L_0x126c0f0 .part L_0x1353f00, 5, 1;
L_0x126c360 .part v0x12010b0_0, 5, 1;
L_0x126c530 .part L_0x1353f00, 6, 1;
L_0x126c690 .part v0x12010b0_0, 6, 1;
LS_0x126c780_0_0 .concat8 [ 1 1 1 1], L_0x126b0a0, L_0x126b3b0, L_0x126b700, L_0x126ba10;
LS_0x126c780_0_4 .concat8 [ 1 1 1 1], L_0x126bd70, L_0x126c080, L_0x126c470, L_0x126c400;
L_0x126c780 .concat8 [ 4 4 0 0], LS_0x126c780_0_0, LS_0x126c780_0_4;
L_0x126cb40 .part L_0x1353f00, 7, 1;
L_0x126cd30 .part v0x12010b0_0, 7, 1;
S_0x1068aa0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x1068cb0 .param/l "i" 0 4 54, +C4<00>;
L_0x126b0a0/d .functor AND 1, L_0x126b160, L_0x126b2c0, C4<1>, C4<1>;
L_0x126b0a0 .delay 1 (30000,30000,30000) L_0x126b0a0/d;
v0x1068d90_0 .net *"_s0", 0 0, L_0x126b160;  1 drivers
v0x1068e70_0 .net *"_s1", 0 0, L_0x126b2c0;  1 drivers
S_0x1068f50 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x1069160 .param/l "i" 0 4 54, +C4<01>;
L_0x126b3b0/d .functor AND 1, L_0x126b470, L_0x126b660, C4<1>, C4<1>;
L_0x126b3b0 .delay 1 (30000,30000,30000) L_0x126b3b0/d;
v0x1069220_0 .net *"_s0", 0 0, L_0x126b470;  1 drivers
v0x1069300_0 .net *"_s1", 0 0, L_0x126b660;  1 drivers
S_0x10693e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x10695f0 .param/l "i" 0 4 54, +C4<010>;
L_0x126b700/d .functor AND 1, L_0x126b7c0, L_0x126b920, C4<1>, C4<1>;
L_0x126b700 .delay 1 (30000,30000,30000) L_0x126b700/d;
v0x1069690_0 .net *"_s0", 0 0, L_0x126b7c0;  1 drivers
v0x1069770_0 .net *"_s1", 0 0, L_0x126b920;  1 drivers
S_0x1069850 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x1069a60 .param/l "i" 0 4 54, +C4<011>;
L_0x126ba10/d .functor AND 1, L_0x126bad0, L_0x126bc30, C4<1>, C4<1>;
L_0x126ba10 .delay 1 (30000,30000,30000) L_0x126ba10/d;
v0x1069b20_0 .net *"_s0", 0 0, L_0x126bad0;  1 drivers
v0x1069c00_0 .net *"_s1", 0 0, L_0x126bc30;  1 drivers
S_0x1069ce0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x1069f40 .param/l "i" 0 4 54, +C4<0100>;
L_0x126bd70/d .functor AND 1, L_0x126be30, L_0x126bf90, C4<1>, C4<1>;
L_0x126bd70 .delay 1 (30000,30000,30000) L_0x126bd70/d;
v0x106a000_0 .net *"_s0", 0 0, L_0x126be30;  1 drivers
v0x106a0e0_0 .net *"_s1", 0 0, L_0x126bf90;  1 drivers
S_0x106a1c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x106a3d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x126c080/d .functor AND 1, L_0x126c0f0, L_0x126c360, C4<1>, C4<1>;
L_0x126c080 .delay 1 (30000,30000,30000) L_0x126c080/d;
v0x106a490_0 .net *"_s0", 0 0, L_0x126c0f0;  1 drivers
v0x106a570_0 .net *"_s1", 0 0, L_0x126c360;  1 drivers
S_0x106a650 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x106a860 .param/l "i" 0 4 54, +C4<0110>;
L_0x126c470/d .functor AND 1, L_0x126c530, L_0x126c690, C4<1>, C4<1>;
L_0x126c470 .delay 1 (30000,30000,30000) L_0x126c470/d;
v0x106a920_0 .net *"_s0", 0 0, L_0x126c530;  1 drivers
v0x106aa00_0 .net *"_s1", 0 0, L_0x126c690;  1 drivers
S_0x106aae0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1068840;
 .timescale -9 -12;
P_0x106acf0 .param/l "i" 0 4 54, +C4<0111>;
L_0x126c400/d .functor AND 1, L_0x126cb40, L_0x126cd30, C4<1>, C4<1>;
L_0x126c400 .delay 1 (30000,30000,30000) L_0x126c400/d;
v0x106adb0_0 .net *"_s0", 0 0, L_0x126cb40;  1 drivers
v0x106ae90_0 .net *"_s1", 0 0, L_0x126cd30;  1 drivers
S_0x106ba50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1068620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x126e780/d .functor OR 1, L_0x126e840, L_0x126e9f0, C4<0>, C4<0>;
L_0x126e780 .delay 1 (30000,30000,30000) L_0x126e780/d;
v0x106d5a0_0 .net *"_s10", 0 0, L_0x126e840;  1 drivers
v0x106d680_0 .net *"_s12", 0 0, L_0x126e9f0;  1 drivers
v0x106d760_0 .net "in", 7 0, L_0x126c780;  alias, 1 drivers
v0x106d830_0 .net "ors", 1 0, L_0x126e5a0;  1 drivers
v0x106d8f0_0 .net "out", 0 0, L_0x126e780;  alias, 1 drivers
L_0x126d970 .part L_0x126c780, 0, 4;
L_0x126e5a0 .concat8 [ 1 1 0 0], L_0x126d660, L_0x126e290;
L_0x126e6e0 .part L_0x126c780, 4, 4;
L_0x126e840 .part L_0x126e5a0, 0, 1;
L_0x126e9f0 .part L_0x126e5a0, 1, 1;
S_0x106bc10 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x106ba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x126ce20/d .functor OR 1, L_0x126cee0, L_0x126d040, C4<0>, C4<0>;
L_0x126ce20 .delay 1 (30000,30000,30000) L_0x126ce20/d;
L_0x126d270/d .functor OR 1, L_0x126d380, L_0x126d4e0, C4<0>, C4<0>;
L_0x126d270 .delay 1 (30000,30000,30000) L_0x126d270/d;
L_0x126d660/d .functor OR 1, L_0x126d6d0, L_0x126d880, C4<0>, C4<0>;
L_0x126d660 .delay 1 (30000,30000,30000) L_0x126d660/d;
v0x106be60_0 .net *"_s0", 0 0, L_0x126ce20;  1 drivers
v0x106bf60_0 .net *"_s10", 0 0, L_0x126d380;  1 drivers
v0x106c040_0 .net *"_s12", 0 0, L_0x126d4e0;  1 drivers
v0x106c100_0 .net *"_s14", 0 0, L_0x126d6d0;  1 drivers
v0x106c1e0_0 .net *"_s16", 0 0, L_0x126d880;  1 drivers
v0x106c310_0 .net *"_s3", 0 0, L_0x126cee0;  1 drivers
v0x106c3f0_0 .net *"_s5", 0 0, L_0x126d040;  1 drivers
v0x106c4d0_0 .net *"_s6", 0 0, L_0x126d270;  1 drivers
v0x106c5b0_0 .net "in", 3 0, L_0x126d970;  1 drivers
v0x106c720_0 .net "ors", 1 0, L_0x126d180;  1 drivers
v0x106c800_0 .net "out", 0 0, L_0x126d660;  1 drivers
L_0x126cee0 .part L_0x126d970, 0, 1;
L_0x126d040 .part L_0x126d970, 1, 1;
L_0x126d180 .concat8 [ 1 1 0 0], L_0x126ce20, L_0x126d270;
L_0x126d380 .part L_0x126d970, 2, 1;
L_0x126d4e0 .part L_0x126d970, 3, 1;
L_0x126d6d0 .part L_0x126d180, 0, 1;
L_0x126d880 .part L_0x126d180, 1, 1;
S_0x106c920 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x106ba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x126daa0/d .functor OR 1, L_0x126db10, L_0x126dc70, C4<0>, C4<0>;
L_0x126daa0 .delay 1 (30000,30000,30000) L_0x126daa0/d;
L_0x126dea0/d .functor OR 1, L_0x126dfb0, L_0x126e110, C4<0>, C4<0>;
L_0x126dea0 .delay 1 (30000,30000,30000) L_0x126dea0/d;
L_0x126e290/d .functor OR 1, L_0x126e300, L_0x126e4b0, C4<0>, C4<0>;
L_0x126e290 .delay 1 (30000,30000,30000) L_0x126e290/d;
v0x106cae0_0 .net *"_s0", 0 0, L_0x126daa0;  1 drivers
v0x106cbe0_0 .net *"_s10", 0 0, L_0x126dfb0;  1 drivers
v0x106ccc0_0 .net *"_s12", 0 0, L_0x126e110;  1 drivers
v0x106cd80_0 .net *"_s14", 0 0, L_0x126e300;  1 drivers
v0x106ce60_0 .net *"_s16", 0 0, L_0x126e4b0;  1 drivers
v0x106cf90_0 .net *"_s3", 0 0, L_0x126db10;  1 drivers
v0x106d070_0 .net *"_s5", 0 0, L_0x126dc70;  1 drivers
v0x106d150_0 .net *"_s6", 0 0, L_0x126dea0;  1 drivers
v0x106d230_0 .net "in", 3 0, L_0x126e6e0;  1 drivers
v0x106d3a0_0 .net "ors", 1 0, L_0x126ddb0;  1 drivers
v0x106d480_0 .net "out", 0 0, L_0x126e290;  1 drivers
L_0x126db10 .part L_0x126e6e0, 0, 1;
L_0x126dc70 .part L_0x126e6e0, 1, 1;
L_0x126ddb0 .concat8 [ 1 1 0 0], L_0x126daa0, L_0x126dea0;
L_0x126dfb0 .part L_0x126e6e0, 2, 1;
L_0x126e110 .part L_0x126e6e0, 3, 1;
L_0x126e300 .part L_0x126ddb0, 0, 1;
L_0x126e4b0 .part L_0x126ddb0, 1, 1;
S_0x106dd90 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1066ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10731c0_0 .net "ands", 7 0, L_0x1268d40;  1 drivers
v0x10732d0_0 .net "in", 7 0, L_0x1267280;  alias, 1 drivers
v0x1073390_0 .net "out", 0 0, L_0x126ad40;  alias, 1 drivers
v0x1073460_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x106dfe0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x106dd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1070720_0 .net "A", 7 0, L_0x1267280;  alias, 1 drivers
v0x1070820_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10708e0_0 .net *"_s0", 0 0, L_0x1267610;  1 drivers
v0x10709a0_0 .net *"_s12", 0 0, L_0x1267fd0;  1 drivers
v0x1070a80_0 .net *"_s16", 0 0, L_0x1268330;  1 drivers
v0x1070bb0_0 .net *"_s20", 0 0, L_0x1268700;  1 drivers
v0x1070c90_0 .net *"_s24", 0 0, L_0x1268a30;  1 drivers
v0x1070d70_0 .net *"_s28", 0 0, L_0x12689c0;  1 drivers
v0x1070e50_0 .net *"_s4", 0 0, L_0x12679b0;  1 drivers
v0x1070fc0_0 .net *"_s8", 0 0, L_0x1267cc0;  1 drivers
v0x10710a0_0 .net "out", 7 0, L_0x1268d40;  alias, 1 drivers
L_0x1267720 .part L_0x1267280, 0, 1;
L_0x1267910 .part v0x12010b0_0, 0, 1;
L_0x1267a70 .part L_0x1267280, 1, 1;
L_0x1267bd0 .part v0x12010b0_0, 1, 1;
L_0x1267d80 .part L_0x1267280, 2, 1;
L_0x1267ee0 .part v0x12010b0_0, 2, 1;
L_0x1268090 .part L_0x1267280, 3, 1;
L_0x12681f0 .part v0x12010b0_0, 3, 1;
L_0x12683f0 .part L_0x1267280, 4, 1;
L_0x1268660 .part v0x12010b0_0, 4, 1;
L_0x1268770 .part L_0x1267280, 5, 1;
L_0x12688d0 .part v0x12010b0_0, 5, 1;
L_0x1268af0 .part L_0x1267280, 6, 1;
L_0x1268c50 .part v0x12010b0_0, 6, 1;
LS_0x1268d40_0_0 .concat8 [ 1 1 1 1], L_0x1267610, L_0x12679b0, L_0x1267cc0, L_0x1267fd0;
LS_0x1268d40_0_4 .concat8 [ 1 1 1 1], L_0x1268330, L_0x1268700, L_0x1268a30, L_0x12689c0;
L_0x1268d40 .concat8 [ 4 4 0 0], LS_0x1268d40_0_0, LS_0x1268d40_0_4;
L_0x1269100 .part L_0x1267280, 7, 1;
L_0x12692f0 .part v0x12010b0_0, 7, 1;
S_0x106e220 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x106e430 .param/l "i" 0 4 54, +C4<00>;
L_0x1267610/d .functor AND 1, L_0x1267720, L_0x1267910, C4<1>, C4<1>;
L_0x1267610 .delay 1 (30000,30000,30000) L_0x1267610/d;
v0x106e510_0 .net *"_s0", 0 0, L_0x1267720;  1 drivers
v0x106e5f0_0 .net *"_s1", 0 0, L_0x1267910;  1 drivers
S_0x106e6d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x106e8e0 .param/l "i" 0 4 54, +C4<01>;
L_0x12679b0/d .functor AND 1, L_0x1267a70, L_0x1267bd0, C4<1>, C4<1>;
L_0x12679b0 .delay 1 (30000,30000,30000) L_0x12679b0/d;
v0x106e9a0_0 .net *"_s0", 0 0, L_0x1267a70;  1 drivers
v0x106ea80_0 .net *"_s1", 0 0, L_0x1267bd0;  1 drivers
S_0x106eb60 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x106eda0 .param/l "i" 0 4 54, +C4<010>;
L_0x1267cc0/d .functor AND 1, L_0x1267d80, L_0x1267ee0, C4<1>, C4<1>;
L_0x1267cc0 .delay 1 (30000,30000,30000) L_0x1267cc0/d;
v0x106ee40_0 .net *"_s0", 0 0, L_0x1267d80;  1 drivers
v0x106ef20_0 .net *"_s1", 0 0, L_0x1267ee0;  1 drivers
S_0x106f000 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x106f210 .param/l "i" 0 4 54, +C4<011>;
L_0x1267fd0/d .functor AND 1, L_0x1268090, L_0x12681f0, C4<1>, C4<1>;
L_0x1267fd0 .delay 1 (30000,30000,30000) L_0x1267fd0/d;
v0x106f2d0_0 .net *"_s0", 0 0, L_0x1268090;  1 drivers
v0x106f3b0_0 .net *"_s1", 0 0, L_0x12681f0;  1 drivers
S_0x106f490 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x106f6f0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1268330/d .functor AND 1, L_0x12683f0, L_0x1268660, C4<1>, C4<1>;
L_0x1268330 .delay 1 (30000,30000,30000) L_0x1268330/d;
v0x106f7b0_0 .net *"_s0", 0 0, L_0x12683f0;  1 drivers
v0x106f890_0 .net *"_s1", 0 0, L_0x1268660;  1 drivers
S_0x106f970 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x106fb80 .param/l "i" 0 4 54, +C4<0101>;
L_0x1268700/d .functor AND 1, L_0x1268770, L_0x12688d0, C4<1>, C4<1>;
L_0x1268700 .delay 1 (30000,30000,30000) L_0x1268700/d;
v0x106fc40_0 .net *"_s0", 0 0, L_0x1268770;  1 drivers
v0x106fd20_0 .net *"_s1", 0 0, L_0x12688d0;  1 drivers
S_0x106fe00 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x1070010 .param/l "i" 0 4 54, +C4<0110>;
L_0x1268a30/d .functor AND 1, L_0x1268af0, L_0x1268c50, C4<1>, C4<1>;
L_0x1268a30 .delay 1 (30000,30000,30000) L_0x1268a30/d;
v0x10700d0_0 .net *"_s0", 0 0, L_0x1268af0;  1 drivers
v0x10701b0_0 .net *"_s1", 0 0, L_0x1268c50;  1 drivers
S_0x1070290 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x106dfe0;
 .timescale -9 -12;
P_0x10704a0 .param/l "i" 0 4 54, +C4<0111>;
L_0x12689c0/d .functor AND 1, L_0x1269100, L_0x12692f0, C4<1>, C4<1>;
L_0x12689c0 .delay 1 (30000,30000,30000) L_0x12689c0/d;
v0x1070560_0 .net *"_s0", 0 0, L_0x1269100;  1 drivers
v0x1070640_0 .net *"_s1", 0 0, L_0x12692f0;  1 drivers
S_0x1071200 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x106dd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x126ad40/d .functor OR 1, L_0x126ae00, L_0x126afb0, C4<0>, C4<0>;
L_0x126ad40 .delay 1 (30000,30000,30000) L_0x126ad40/d;
v0x1072d50_0 .net *"_s10", 0 0, L_0x126ae00;  1 drivers
v0x1072e30_0 .net *"_s12", 0 0, L_0x126afb0;  1 drivers
v0x1072f10_0 .net "in", 7 0, L_0x1268d40;  alias, 1 drivers
v0x1072fe0_0 .net "ors", 1 0, L_0x126ab60;  1 drivers
v0x10730a0_0 .net "out", 0 0, L_0x126ad40;  alias, 1 drivers
L_0x1269f30 .part L_0x1268d40, 0, 4;
L_0x126ab60 .concat8 [ 1 1 0 0], L_0x1269c20, L_0x126a850;
L_0x126aca0 .part L_0x1268d40, 4, 4;
L_0x126ae00 .part L_0x126ab60, 0, 1;
L_0x126afb0 .part L_0x126ab60, 1, 1;
S_0x10713c0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1071200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12693e0/d .functor OR 1, L_0x12694a0, L_0x1269600, C4<0>, C4<0>;
L_0x12693e0 .delay 1 (30000,30000,30000) L_0x12693e0/d;
L_0x1269830/d .functor OR 1, L_0x1269940, L_0x1269aa0, C4<0>, C4<0>;
L_0x1269830 .delay 1 (30000,30000,30000) L_0x1269830/d;
L_0x1269c20/d .functor OR 1, L_0x1269c90, L_0x1269e40, C4<0>, C4<0>;
L_0x1269c20 .delay 1 (30000,30000,30000) L_0x1269c20/d;
v0x1071610_0 .net *"_s0", 0 0, L_0x12693e0;  1 drivers
v0x1071710_0 .net *"_s10", 0 0, L_0x1269940;  1 drivers
v0x10717f0_0 .net *"_s12", 0 0, L_0x1269aa0;  1 drivers
v0x10718b0_0 .net *"_s14", 0 0, L_0x1269c90;  1 drivers
v0x1071990_0 .net *"_s16", 0 0, L_0x1269e40;  1 drivers
v0x1071ac0_0 .net *"_s3", 0 0, L_0x12694a0;  1 drivers
v0x1071ba0_0 .net *"_s5", 0 0, L_0x1269600;  1 drivers
v0x1071c80_0 .net *"_s6", 0 0, L_0x1269830;  1 drivers
v0x1071d60_0 .net "in", 3 0, L_0x1269f30;  1 drivers
v0x1071ed0_0 .net "ors", 1 0, L_0x1269740;  1 drivers
v0x1071fb0_0 .net "out", 0 0, L_0x1269c20;  1 drivers
L_0x12694a0 .part L_0x1269f30, 0, 1;
L_0x1269600 .part L_0x1269f30, 1, 1;
L_0x1269740 .concat8 [ 1 1 0 0], L_0x12693e0, L_0x1269830;
L_0x1269940 .part L_0x1269f30, 2, 1;
L_0x1269aa0 .part L_0x1269f30, 3, 1;
L_0x1269c90 .part L_0x1269740, 0, 1;
L_0x1269e40 .part L_0x1269740, 1, 1;
S_0x10720d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1071200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x126a060/d .functor OR 1, L_0x126a0d0, L_0x126a230, C4<0>, C4<0>;
L_0x126a060 .delay 1 (30000,30000,30000) L_0x126a060/d;
L_0x126a460/d .functor OR 1, L_0x126a570, L_0x126a6d0, C4<0>, C4<0>;
L_0x126a460 .delay 1 (30000,30000,30000) L_0x126a460/d;
L_0x126a850/d .functor OR 1, L_0x126a8c0, L_0x126aa70, C4<0>, C4<0>;
L_0x126a850 .delay 1 (30000,30000,30000) L_0x126a850/d;
v0x1072290_0 .net *"_s0", 0 0, L_0x126a060;  1 drivers
v0x1072390_0 .net *"_s10", 0 0, L_0x126a570;  1 drivers
v0x1072470_0 .net *"_s12", 0 0, L_0x126a6d0;  1 drivers
v0x1072530_0 .net *"_s14", 0 0, L_0x126a8c0;  1 drivers
v0x1072610_0 .net *"_s16", 0 0, L_0x126aa70;  1 drivers
v0x1072740_0 .net *"_s3", 0 0, L_0x126a0d0;  1 drivers
v0x1072820_0 .net *"_s5", 0 0, L_0x126a230;  1 drivers
v0x1072900_0 .net *"_s6", 0 0, L_0x126a460;  1 drivers
v0x10729e0_0 .net "in", 3 0, L_0x126aca0;  1 drivers
v0x1072b50_0 .net "ors", 1 0, L_0x126a370;  1 drivers
v0x1072c30_0 .net "out", 0 0, L_0x126a850;  1 drivers
L_0x126a0d0 .part L_0x126aca0, 0, 1;
L_0x126a230 .part L_0x126aca0, 1, 1;
L_0x126a370 .concat8 [ 1 1 0 0], L_0x126a060, L_0x126a460;
L_0x126a570 .part L_0x126aca0, 2, 1;
L_0x126a6d0 .part L_0x126aca0, 3, 1;
L_0x126a8c0 .part L_0x126a370, 0, 1;
L_0x126aa70 .part L_0x126a370, 1, 1;
S_0x1073540 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1066ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12665f0/d .functor XNOR 1, L_0x126ebe0, L_0x126ed40, C4<0>, C4<0>;
L_0x12665f0 .delay 1 (20000,20000,20000) L_0x12665f0/d;
L_0x1266860/d .functor AND 1, L_0x126ebe0, L_0x12654e0, C4<1>, C4<1>;
L_0x1266860 .delay 1 (30000,30000,30000) L_0x1266860/d;
L_0x12668d0/d .functor AND 1, L_0x12665f0, L_0x1265280, C4<1>, C4<1>;
L_0x12668d0 .delay 1 (30000,30000,30000) L_0x12668d0/d;
L_0x1266a30/d .functor OR 1, L_0x12668d0, L_0x1266860, C4<0>, C4<0>;
L_0x1266a30 .delay 1 (30000,30000,30000) L_0x1266a30/d;
v0x10737f0_0 .net "a", 0 0, L_0x126ebe0;  alias, 1 drivers
v0x10738e0_0 .net "a_", 0 0, L_0x12653d0;  alias, 1 drivers
v0x10739a0_0 .net "b", 0 0, L_0x126ed40;  alias, 1 drivers
v0x1073a90_0 .net "b_", 0 0, L_0x12654e0;  alias, 1 drivers
v0x1073b30_0 .net "carryin", 0 0, L_0x1265280;  alias, 1 drivers
v0x1073c70_0 .net "eq", 0 0, L_0x12665f0;  1 drivers
v0x1073d30_0 .net "lt", 0 0, L_0x1266860;  1 drivers
v0x1073df0_0 .net "out", 0 0, L_0x1266a30;  1 drivers
v0x1073eb0_0 .net "w0", 0 0, L_0x12668d0;  1 drivers
S_0x1074100 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1066ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12663d0/d .functor OR 1, L_0x1265ed0, L_0x1075360, C4<0>, C4<0>;
L_0x12663d0 .delay 1 (30000,30000,30000) L_0x12663d0/d;
v0x1074ef0_0 .net "a", 0 0, L_0x126ebe0;  alias, 1 drivers
v0x1075040_0 .net "b", 0 0, L_0x12654e0;  alias, 1 drivers
v0x1075100_0 .net "c1", 0 0, L_0x1265ed0;  1 drivers
v0x10751a0_0 .net "c2", 0 0, L_0x1075360;  1 drivers
v0x1075270_0 .net "carryin", 0 0, L_0x1265280;  alias, 1 drivers
v0x10753f0_0 .net "carryout", 0 0, L_0x12663d0;  1 drivers
v0x1075490_0 .net "s1", 0 0, L_0x1265e10;  1 drivers
v0x1075530_0 .net "sum", 0 0, L_0x1266030;  1 drivers
S_0x1074350 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1074100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1265e10/d .functor XOR 1, L_0x126ebe0, L_0x12654e0, C4<0>, C4<0>;
L_0x1265e10 .delay 1 (30000,30000,30000) L_0x1265e10/d;
L_0x1265ed0/d .functor AND 1, L_0x126ebe0, L_0x12654e0, C4<1>, C4<1>;
L_0x1265ed0 .delay 1 (30000,30000,30000) L_0x1265ed0/d;
v0x10745b0_0 .net "a", 0 0, L_0x126ebe0;  alias, 1 drivers
v0x1074670_0 .net "b", 0 0, L_0x12654e0;  alias, 1 drivers
v0x1074730_0 .net "carryout", 0 0, L_0x1265ed0;  alias, 1 drivers
v0x10747d0_0 .net "sum", 0 0, L_0x1265e10;  alias, 1 drivers
S_0x1074900 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1074100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1266030/d .functor XOR 1, L_0x1265e10, L_0x1265280, C4<0>, C4<0>;
L_0x1266030 .delay 1 (30000,30000,30000) L_0x1266030/d;
L_0x1075360/d .functor AND 1, L_0x1265e10, L_0x1265280, C4<1>, C4<1>;
L_0x1075360 .delay 1 (30000,30000,30000) L_0x1075360/d;
v0x1074b60_0 .net "a", 0 0, L_0x1265e10;  alias, 1 drivers
v0x1074c30_0 .net "b", 0 0, L_0x1265280;  alias, 1 drivers
v0x1074cd0_0 .net "carryout", 0 0, L_0x1075360;  alias, 1 drivers
v0x1074da0_0 .net "sum", 0 0, L_0x1266030;  alias, 1 drivers
S_0x1076950 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1066bf0;
 .timescale -9 -12;
L_0x2b0ab3d05b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x126ec80/d .functor OR 1, L_0x2b0ab3d05b58, L_0x2b0ab3d05ba0, C4<0>, C4<0>;
L_0x126ec80 .delay 1 (30000,30000,30000) L_0x126ec80/d;
v0x1076b40_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05b58;  1 drivers
v0x1076c20_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05ba0;  1 drivers
S_0x1076d00 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1076f10 .param/l "i" 0 3 41, +C4<01011>;
S_0x1076fd0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1076d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x126ef90/d .functor NOT 1, L_0x1278810, C4<0>, C4<0>, C4<0>;
L_0x126ef90 .delay 1 (10000,10000,10000) L_0x126ef90/d;
L_0x126f0f0/d .functor NOT 1, L_0x126ede0, C4<0>, C4<0>, C4<0>;
L_0x126f0f0 .delay 1 (10000,10000,10000) L_0x126f0f0/d;
L_0x1270140/d .functor XOR 1, L_0x1278810, L_0x126ede0, C4<0>, C4<0>;
L_0x1270140 .delay 1 (30000,30000,30000) L_0x1270140/d;
L_0x2b0ab3d05be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12707f0/d .functor OR 1, L_0x2b0ab3d05be8, L_0x2b0ab3d05c30, C4<0>, C4<0>;
L_0x12707f0 .delay 1 (30000,30000,30000) L_0x12707f0/d;
L_0x12709f0/d .functor AND 1, L_0x1278810, L_0x126ede0, C4<1>, C4<1>;
L_0x12709f0 .delay 1 (30000,30000,30000) L_0x12709f0/d;
L_0x1270ab0/d .functor NAND 1, L_0x1278810, L_0x126ede0, C4<1>, C4<1>;
L_0x1270ab0 .delay 1 (20000,20000,20000) L_0x1270ab0/d;
L_0x1270c10/d .functor XOR 1, L_0x1278810, L_0x126ede0, C4<0>, C4<0>;
L_0x1270c10 .delay 1 (20000,20000,20000) L_0x1270c10/d;
L_0x12710c0/d .functor OR 1, L_0x1278810, L_0x126ede0, C4<0>, C4<0>;
L_0x12710c0 .delay 1 (30000,30000,30000) L_0x12710c0/d;
L_0x1278710/d .functor NOT 1, L_0x1274890, C4<0>, C4<0>, C4<0>;
L_0x1278710 .delay 1 (10000,10000,10000) L_0x1278710/d;
v0x10856c0_0 .net "A", 0 0, L_0x1278810;  1 drivers
v0x1085780_0 .net "A_", 0 0, L_0x126ef90;  1 drivers
v0x1085840_0 .net "B", 0 0, L_0x126ede0;  1 drivers
v0x1085910_0 .net "B_", 0 0, L_0x126f0f0;  1 drivers
v0x10859b0_0 .net *"_s12", 0 0, L_0x12707f0;  1 drivers
v0x1085aa0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05be8;  1 drivers
v0x1085b60_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05c30;  1 drivers
v0x1085c40_0 .net *"_s18", 0 0, L_0x12709f0;  1 drivers
v0x1085d20_0 .net *"_s20", 0 0, L_0x1270ab0;  1 drivers
v0x1085e90_0 .net *"_s22", 0 0, L_0x1270c10;  1 drivers
v0x1085f70_0 .net *"_s24", 0 0, L_0x12710c0;  1 drivers
o0x2b0ab3cbed38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1086050_0 name=_s30
o0x2b0ab3cbed68 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1086130_0 name=_s32
v0x1086210_0 .net *"_s8", 0 0, L_0x1270140;  1 drivers
v0x10862f0_0 .net "carryin", 0 0, L_0x1278a90;  1 drivers
v0x1086390_0 .net "carryout", 0 0, L_0x12783b0;  1 drivers
v0x1086430_0 .net "carryouts", 7 0, L_0x1354090;  1 drivers
v0x10865e0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1086680_0 .net "result", 0 0, L_0x1274890;  1 drivers
v0x1086770_0 .net "results", 7 0, L_0x1270e90;  1 drivers
v0x1086880_0 .net "zero", 0 0, L_0x1278710;  1 drivers
LS_0x1270e90_0_0 .concat8 [ 1 1 1 1], L_0x126f610, L_0x126fc40, L_0x1270140, L_0x12707f0;
LS_0x1270e90_0_4 .concat8 [ 1 1 1 1], L_0x12709f0, L_0x1270ab0, L_0x1270c10, L_0x12710c0;
L_0x1270e90 .concat8 [ 4 4 0 0], LS_0x1270e90_0_0, LS_0x1270e90_0_4;
LS_0x1354090_0_0 .concat [ 1 1 1 1], L_0x126f8c0, L_0x126ffe0, o0x2b0ab3cbed38, L_0x1270640;
LS_0x1354090_0_4 .concat [ 4 0 0 0], o0x2b0ab3cbed68;
L_0x1354090 .concat [ 4 4 0 0], LS_0x1354090_0_0, LS_0x1354090_0_4;
S_0x1077250 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1076fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x126f8c0/d .functor OR 1, L_0x126f3a0, L_0x126f760, C4<0>, C4<0>;
L_0x126f8c0 .delay 1 (30000,30000,30000) L_0x126f8c0/d;
v0x1078080_0 .net "a", 0 0, L_0x1278810;  alias, 1 drivers
v0x1078140_0 .net "b", 0 0, L_0x126ede0;  alias, 1 drivers
v0x1078210_0 .net "c1", 0 0, L_0x126f3a0;  1 drivers
v0x1078310_0 .net "c2", 0 0, L_0x126f760;  1 drivers
v0x10783e0_0 .net "carryin", 0 0, L_0x1278a90;  alias, 1 drivers
v0x10784d0_0 .net "carryout", 0 0, L_0x126f8c0;  1 drivers
v0x1078570_0 .net "s1", 0 0, L_0x126f2e0;  1 drivers
v0x1078660_0 .net "sum", 0 0, L_0x126f610;  1 drivers
S_0x10774c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1077250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x126f2e0/d .functor XOR 1, L_0x1278810, L_0x126ede0, C4<0>, C4<0>;
L_0x126f2e0 .delay 1 (30000,30000,30000) L_0x126f2e0/d;
L_0x126f3a0/d .functor AND 1, L_0x1278810, L_0x126ede0, C4<1>, C4<1>;
L_0x126f3a0 .delay 1 (30000,30000,30000) L_0x126f3a0/d;
v0x1077720_0 .net "a", 0 0, L_0x1278810;  alias, 1 drivers
v0x1077800_0 .net "b", 0 0, L_0x126ede0;  alias, 1 drivers
v0x10778c0_0 .net "carryout", 0 0, L_0x126f3a0;  alias, 1 drivers
v0x1077960_0 .net "sum", 0 0, L_0x126f2e0;  alias, 1 drivers
S_0x1077aa0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1077250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x126f610/d .functor XOR 1, L_0x126f2e0, L_0x1278a90, C4<0>, C4<0>;
L_0x126f610 .delay 1 (30000,30000,30000) L_0x126f610/d;
L_0x126f760/d .functor AND 1, L_0x126f2e0, L_0x1278a90, C4<1>, C4<1>;
L_0x126f760 .delay 1 (30000,30000,30000) L_0x126f760/d;
v0x1077d00_0 .net "a", 0 0, L_0x126f2e0;  alias, 1 drivers
v0x1077da0_0 .net "b", 0 0, L_0x1278a90;  alias, 1 drivers
v0x1077e40_0 .net "carryout", 0 0, L_0x126f760;  alias, 1 drivers
v0x1077f10_0 .net "sum", 0 0, L_0x126f610;  alias, 1 drivers
S_0x1078730 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1076fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x107db20_0 .net "ands", 7 0, L_0x12763b0;  1 drivers
v0x107dc30_0 .net "in", 7 0, L_0x1354090;  alias, 1 drivers
v0x107dcf0_0 .net "out", 0 0, L_0x12783b0;  alias, 1 drivers
v0x107ddc0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1078950 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1078730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x107b080_0 .net "A", 7 0, L_0x1354090;  alias, 1 drivers
v0x107b180_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x107b240_0 .net *"_s0", 0 0, L_0x1274bf0;  1 drivers
v0x107b300_0 .net *"_s12", 0 0, L_0x1275560;  1 drivers
v0x107b3e0_0 .net *"_s16", 0 0, L_0x12758c0;  1 drivers
v0x107b510_0 .net *"_s20", 0 0, L_0x1275c30;  1 drivers
v0x107b5f0_0 .net *"_s24", 0 0, L_0x1276020;  1 drivers
v0x107b6d0_0 .net *"_s28", 0 0, L_0x1275fb0;  1 drivers
v0x107b7b0_0 .net *"_s4", 0 0, L_0x1274f00;  1 drivers
v0x107b920_0 .net *"_s8", 0 0, L_0x1275250;  1 drivers
v0x107ba00_0 .net "out", 7 0, L_0x12763b0;  alias, 1 drivers
L_0x1274cb0 .part L_0x1354090, 0, 1;
L_0x1274e10 .part v0x12010b0_0, 0, 1;
L_0x1274fc0 .part L_0x1354090, 1, 1;
L_0x12751b0 .part v0x12010b0_0, 1, 1;
L_0x1275310 .part L_0x1354090, 2, 1;
L_0x1275470 .part v0x12010b0_0, 2, 1;
L_0x1275620 .part L_0x1354090, 3, 1;
L_0x1275780 .part v0x12010b0_0, 3, 1;
L_0x1275980 .part L_0x1354090, 4, 1;
L_0x1275ae0 .part v0x12010b0_0, 4, 1;
L_0x1275ca0 .part L_0x1354090, 5, 1;
L_0x1275f10 .part v0x12010b0_0, 5, 1;
L_0x12760e0 .part L_0x1354090, 6, 1;
L_0x1276240 .part v0x12010b0_0, 6, 1;
LS_0x12763b0_0_0 .concat8 [ 1 1 1 1], L_0x1274bf0, L_0x1274f00, L_0x1275250, L_0x1275560;
LS_0x12763b0_0_4 .concat8 [ 1 1 1 1], L_0x12758c0, L_0x1275c30, L_0x1276020, L_0x1275fb0;
L_0x12763b0 .concat8 [ 4 4 0 0], LS_0x12763b0_0_0, LS_0x12763b0_0_4;
L_0x1276770 .part L_0x1354090, 7, 1;
L_0x1276960 .part v0x12010b0_0, 7, 1;
S_0x1078bb0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x1078dc0 .param/l "i" 0 4 54, +C4<00>;
L_0x1274bf0/d .functor AND 1, L_0x1274cb0, L_0x1274e10, C4<1>, C4<1>;
L_0x1274bf0 .delay 1 (30000,30000,30000) L_0x1274bf0/d;
v0x1078ea0_0 .net *"_s0", 0 0, L_0x1274cb0;  1 drivers
v0x1078f80_0 .net *"_s1", 0 0, L_0x1274e10;  1 drivers
S_0x1079060 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x1079270 .param/l "i" 0 4 54, +C4<01>;
L_0x1274f00/d .functor AND 1, L_0x1274fc0, L_0x12751b0, C4<1>, C4<1>;
L_0x1274f00 .delay 1 (30000,30000,30000) L_0x1274f00/d;
v0x1079330_0 .net *"_s0", 0 0, L_0x1274fc0;  1 drivers
v0x1079410_0 .net *"_s1", 0 0, L_0x12751b0;  1 drivers
S_0x10794f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x1079700 .param/l "i" 0 4 54, +C4<010>;
L_0x1275250/d .functor AND 1, L_0x1275310, L_0x1275470, C4<1>, C4<1>;
L_0x1275250 .delay 1 (30000,30000,30000) L_0x1275250/d;
v0x10797a0_0 .net *"_s0", 0 0, L_0x1275310;  1 drivers
v0x1079880_0 .net *"_s1", 0 0, L_0x1275470;  1 drivers
S_0x1079960 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x1079b70 .param/l "i" 0 4 54, +C4<011>;
L_0x1275560/d .functor AND 1, L_0x1275620, L_0x1275780, C4<1>, C4<1>;
L_0x1275560 .delay 1 (30000,30000,30000) L_0x1275560/d;
v0x1079c30_0 .net *"_s0", 0 0, L_0x1275620;  1 drivers
v0x1079d10_0 .net *"_s1", 0 0, L_0x1275780;  1 drivers
S_0x1079df0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x107a050 .param/l "i" 0 4 54, +C4<0100>;
L_0x12758c0/d .functor AND 1, L_0x1275980, L_0x1275ae0, C4<1>, C4<1>;
L_0x12758c0 .delay 1 (30000,30000,30000) L_0x12758c0/d;
v0x107a110_0 .net *"_s0", 0 0, L_0x1275980;  1 drivers
v0x107a1f0_0 .net *"_s1", 0 0, L_0x1275ae0;  1 drivers
S_0x107a2d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x107a4e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1275c30/d .functor AND 1, L_0x1275ca0, L_0x1275f10, C4<1>, C4<1>;
L_0x1275c30 .delay 1 (30000,30000,30000) L_0x1275c30/d;
v0x107a5a0_0 .net *"_s0", 0 0, L_0x1275ca0;  1 drivers
v0x107a680_0 .net *"_s1", 0 0, L_0x1275f10;  1 drivers
S_0x107a760 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x107a970 .param/l "i" 0 4 54, +C4<0110>;
L_0x1276020/d .functor AND 1, L_0x12760e0, L_0x1276240, C4<1>, C4<1>;
L_0x1276020 .delay 1 (30000,30000,30000) L_0x1276020/d;
v0x107aa30_0 .net *"_s0", 0 0, L_0x12760e0;  1 drivers
v0x107ab10_0 .net *"_s1", 0 0, L_0x1276240;  1 drivers
S_0x107abf0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1078950;
 .timescale -9 -12;
P_0x107ae00 .param/l "i" 0 4 54, +C4<0111>;
L_0x1275fb0/d .functor AND 1, L_0x1276770, L_0x1276960, C4<1>, C4<1>;
L_0x1275fb0 .delay 1 (30000,30000,30000) L_0x1275fb0/d;
v0x107aec0_0 .net *"_s0", 0 0, L_0x1276770;  1 drivers
v0x107afa0_0 .net *"_s1", 0 0, L_0x1276960;  1 drivers
S_0x107bb60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1078730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12783b0/d .functor OR 1, L_0x1278470, L_0x1278620, C4<0>, C4<0>;
L_0x12783b0 .delay 1 (30000,30000,30000) L_0x12783b0/d;
v0x107d6b0_0 .net *"_s10", 0 0, L_0x1278470;  1 drivers
v0x107d790_0 .net *"_s12", 0 0, L_0x1278620;  1 drivers
v0x107d870_0 .net "in", 7 0, L_0x12763b0;  alias, 1 drivers
v0x107d940_0 .net "ors", 1 0, L_0x12781d0;  1 drivers
v0x107da00_0 .net "out", 0 0, L_0x12783b0;  alias, 1 drivers
L_0x12775a0 .part L_0x12763b0, 0, 4;
L_0x12781d0 .concat8 [ 1 1 0 0], L_0x1277290, L_0x1277ec0;
L_0x1278310 .part L_0x12763b0, 4, 4;
L_0x1278470 .part L_0x12781d0, 0, 1;
L_0x1278620 .part L_0x12781d0, 1, 1;
S_0x107bd20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x107bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1276a50/d .functor OR 1, L_0x1276b10, L_0x1276c70, C4<0>, C4<0>;
L_0x1276a50 .delay 1 (30000,30000,30000) L_0x1276a50/d;
L_0x1276ea0/d .functor OR 1, L_0x1276fb0, L_0x1277110, C4<0>, C4<0>;
L_0x1276ea0 .delay 1 (30000,30000,30000) L_0x1276ea0/d;
L_0x1277290/d .functor OR 1, L_0x1277300, L_0x12774b0, C4<0>, C4<0>;
L_0x1277290 .delay 1 (30000,30000,30000) L_0x1277290/d;
v0x107bf70_0 .net *"_s0", 0 0, L_0x1276a50;  1 drivers
v0x107c070_0 .net *"_s10", 0 0, L_0x1276fb0;  1 drivers
v0x107c150_0 .net *"_s12", 0 0, L_0x1277110;  1 drivers
v0x107c210_0 .net *"_s14", 0 0, L_0x1277300;  1 drivers
v0x107c2f0_0 .net *"_s16", 0 0, L_0x12774b0;  1 drivers
v0x107c420_0 .net *"_s3", 0 0, L_0x1276b10;  1 drivers
v0x107c500_0 .net *"_s5", 0 0, L_0x1276c70;  1 drivers
v0x107c5e0_0 .net *"_s6", 0 0, L_0x1276ea0;  1 drivers
v0x107c6c0_0 .net "in", 3 0, L_0x12775a0;  1 drivers
v0x107c830_0 .net "ors", 1 0, L_0x1276db0;  1 drivers
v0x107c910_0 .net "out", 0 0, L_0x1277290;  1 drivers
L_0x1276b10 .part L_0x12775a0, 0, 1;
L_0x1276c70 .part L_0x12775a0, 1, 1;
L_0x1276db0 .concat8 [ 1 1 0 0], L_0x1276a50, L_0x1276ea0;
L_0x1276fb0 .part L_0x12775a0, 2, 1;
L_0x1277110 .part L_0x12775a0, 3, 1;
L_0x1277300 .part L_0x1276db0, 0, 1;
L_0x12774b0 .part L_0x1276db0, 1, 1;
S_0x107ca30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x107bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12776d0/d .functor OR 1, L_0x1277740, L_0x12778a0, C4<0>, C4<0>;
L_0x12776d0 .delay 1 (30000,30000,30000) L_0x12776d0/d;
L_0x1277ad0/d .functor OR 1, L_0x1277be0, L_0x1277d40, C4<0>, C4<0>;
L_0x1277ad0 .delay 1 (30000,30000,30000) L_0x1277ad0/d;
L_0x1277ec0/d .functor OR 1, L_0x1277f30, L_0x12780e0, C4<0>, C4<0>;
L_0x1277ec0 .delay 1 (30000,30000,30000) L_0x1277ec0/d;
v0x107cbf0_0 .net *"_s0", 0 0, L_0x12776d0;  1 drivers
v0x107ccf0_0 .net *"_s10", 0 0, L_0x1277be0;  1 drivers
v0x107cdd0_0 .net *"_s12", 0 0, L_0x1277d40;  1 drivers
v0x107ce90_0 .net *"_s14", 0 0, L_0x1277f30;  1 drivers
v0x107cf70_0 .net *"_s16", 0 0, L_0x12780e0;  1 drivers
v0x107d0a0_0 .net *"_s3", 0 0, L_0x1277740;  1 drivers
v0x107d180_0 .net *"_s5", 0 0, L_0x12778a0;  1 drivers
v0x107d260_0 .net *"_s6", 0 0, L_0x1277ad0;  1 drivers
v0x107d340_0 .net "in", 3 0, L_0x1278310;  1 drivers
v0x107d4b0_0 .net "ors", 1 0, L_0x12779e0;  1 drivers
v0x107d590_0 .net "out", 0 0, L_0x1277ec0;  1 drivers
L_0x1277740 .part L_0x1278310, 0, 1;
L_0x12778a0 .part L_0x1278310, 1, 1;
L_0x12779e0 .concat8 [ 1 1 0 0], L_0x12776d0, L_0x1277ad0;
L_0x1277be0 .part L_0x1278310, 2, 1;
L_0x1277d40 .part L_0x1278310, 3, 1;
L_0x1277f30 .part L_0x12779e0, 0, 1;
L_0x12780e0 .part L_0x12779e0, 1, 1;
S_0x107dea0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1076fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10832d0_0 .net "ands", 7 0, L_0x1272950;  1 drivers
v0x10833e0_0 .net "in", 7 0, L_0x1270e90;  alias, 1 drivers
v0x10834a0_0 .net "out", 0 0, L_0x1274890;  alias, 1 drivers
v0x1083570_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x107e0f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x107dea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1080830_0 .net "A", 7 0, L_0x1270e90;  alias, 1 drivers
v0x1080930_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10809f0_0 .net *"_s0", 0 0, L_0x1271220;  1 drivers
v0x1080ab0_0 .net *"_s12", 0 0, L_0x1271be0;  1 drivers
v0x1080b90_0 .net *"_s16", 0 0, L_0x1271f40;  1 drivers
v0x1080cc0_0 .net *"_s20", 0 0, L_0x1272310;  1 drivers
v0x1080da0_0 .net *"_s24", 0 0, L_0x1272640;  1 drivers
v0x1080e80_0 .net *"_s28", 0 0, L_0x12725d0;  1 drivers
v0x1080f60_0 .net *"_s4", 0 0, L_0x12715c0;  1 drivers
v0x10810d0_0 .net *"_s8", 0 0, L_0x12718d0;  1 drivers
v0x10811b0_0 .net "out", 7 0, L_0x1272950;  alias, 1 drivers
L_0x1271330 .part L_0x1270e90, 0, 1;
L_0x1271520 .part v0x12010b0_0, 0, 1;
L_0x1271680 .part L_0x1270e90, 1, 1;
L_0x12717e0 .part v0x12010b0_0, 1, 1;
L_0x1271990 .part L_0x1270e90, 2, 1;
L_0x1271af0 .part v0x12010b0_0, 2, 1;
L_0x1271ca0 .part L_0x1270e90, 3, 1;
L_0x1271e00 .part v0x12010b0_0, 3, 1;
L_0x1272000 .part L_0x1270e90, 4, 1;
L_0x1272270 .part v0x12010b0_0, 4, 1;
L_0x1272380 .part L_0x1270e90, 5, 1;
L_0x12724e0 .part v0x12010b0_0, 5, 1;
L_0x1272700 .part L_0x1270e90, 6, 1;
L_0x1272860 .part v0x12010b0_0, 6, 1;
LS_0x1272950_0_0 .concat8 [ 1 1 1 1], L_0x1271220, L_0x12715c0, L_0x12718d0, L_0x1271be0;
LS_0x1272950_0_4 .concat8 [ 1 1 1 1], L_0x1271f40, L_0x1272310, L_0x1272640, L_0x12725d0;
L_0x1272950 .concat8 [ 4 4 0 0], LS_0x1272950_0_0, LS_0x1272950_0_4;
L_0x1272d10 .part L_0x1270e90, 7, 1;
L_0x1272f00 .part v0x12010b0_0, 7, 1;
S_0x107e330 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x107e540 .param/l "i" 0 4 54, +C4<00>;
L_0x1271220/d .functor AND 1, L_0x1271330, L_0x1271520, C4<1>, C4<1>;
L_0x1271220 .delay 1 (30000,30000,30000) L_0x1271220/d;
v0x107e620_0 .net *"_s0", 0 0, L_0x1271330;  1 drivers
v0x107e700_0 .net *"_s1", 0 0, L_0x1271520;  1 drivers
S_0x107e7e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x107e9f0 .param/l "i" 0 4 54, +C4<01>;
L_0x12715c0/d .functor AND 1, L_0x1271680, L_0x12717e0, C4<1>, C4<1>;
L_0x12715c0 .delay 1 (30000,30000,30000) L_0x12715c0/d;
v0x107eab0_0 .net *"_s0", 0 0, L_0x1271680;  1 drivers
v0x107eb90_0 .net *"_s1", 0 0, L_0x12717e0;  1 drivers
S_0x107ec70 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x107eeb0 .param/l "i" 0 4 54, +C4<010>;
L_0x12718d0/d .functor AND 1, L_0x1271990, L_0x1271af0, C4<1>, C4<1>;
L_0x12718d0 .delay 1 (30000,30000,30000) L_0x12718d0/d;
v0x107ef50_0 .net *"_s0", 0 0, L_0x1271990;  1 drivers
v0x107f030_0 .net *"_s1", 0 0, L_0x1271af0;  1 drivers
S_0x107f110 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x107f320 .param/l "i" 0 4 54, +C4<011>;
L_0x1271be0/d .functor AND 1, L_0x1271ca0, L_0x1271e00, C4<1>, C4<1>;
L_0x1271be0 .delay 1 (30000,30000,30000) L_0x1271be0/d;
v0x107f3e0_0 .net *"_s0", 0 0, L_0x1271ca0;  1 drivers
v0x107f4c0_0 .net *"_s1", 0 0, L_0x1271e00;  1 drivers
S_0x107f5a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x107f800 .param/l "i" 0 4 54, +C4<0100>;
L_0x1271f40/d .functor AND 1, L_0x1272000, L_0x1272270, C4<1>, C4<1>;
L_0x1271f40 .delay 1 (30000,30000,30000) L_0x1271f40/d;
v0x107f8c0_0 .net *"_s0", 0 0, L_0x1272000;  1 drivers
v0x107f9a0_0 .net *"_s1", 0 0, L_0x1272270;  1 drivers
S_0x107fa80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x107fc90 .param/l "i" 0 4 54, +C4<0101>;
L_0x1272310/d .functor AND 1, L_0x1272380, L_0x12724e0, C4<1>, C4<1>;
L_0x1272310 .delay 1 (30000,30000,30000) L_0x1272310/d;
v0x107fd50_0 .net *"_s0", 0 0, L_0x1272380;  1 drivers
v0x107fe30_0 .net *"_s1", 0 0, L_0x12724e0;  1 drivers
S_0x107ff10 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x1080120 .param/l "i" 0 4 54, +C4<0110>;
L_0x1272640/d .functor AND 1, L_0x1272700, L_0x1272860, C4<1>, C4<1>;
L_0x1272640 .delay 1 (30000,30000,30000) L_0x1272640/d;
v0x10801e0_0 .net *"_s0", 0 0, L_0x1272700;  1 drivers
v0x10802c0_0 .net *"_s1", 0 0, L_0x1272860;  1 drivers
S_0x10803a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x107e0f0;
 .timescale -9 -12;
P_0x10805b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x12725d0/d .functor AND 1, L_0x1272d10, L_0x1272f00, C4<1>, C4<1>;
L_0x12725d0 .delay 1 (30000,30000,30000) L_0x12725d0/d;
v0x1080670_0 .net *"_s0", 0 0, L_0x1272d10;  1 drivers
v0x1080750_0 .net *"_s1", 0 0, L_0x1272f00;  1 drivers
S_0x1081310 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x107dea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1274890/d .functor OR 1, L_0x1274950, L_0x1274b00, C4<0>, C4<0>;
L_0x1274890 .delay 1 (30000,30000,30000) L_0x1274890/d;
v0x1082e60_0 .net *"_s10", 0 0, L_0x1274950;  1 drivers
v0x1082f40_0 .net *"_s12", 0 0, L_0x1274b00;  1 drivers
v0x1083020_0 .net "in", 7 0, L_0x1272950;  alias, 1 drivers
v0x10830f0_0 .net "ors", 1 0, L_0x12746b0;  1 drivers
v0x10831b0_0 .net "out", 0 0, L_0x1274890;  alias, 1 drivers
L_0x1273a80 .part L_0x1272950, 0, 4;
L_0x12746b0 .concat8 [ 1 1 0 0], L_0x1273770, L_0x12743a0;
L_0x12747f0 .part L_0x1272950, 4, 4;
L_0x1274950 .part L_0x12746b0, 0, 1;
L_0x1274b00 .part L_0x12746b0, 1, 1;
S_0x10814d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1081310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x125f070/d .functor OR 1, L_0x1272ff0, L_0x1273150, C4<0>, C4<0>;
L_0x125f070 .delay 1 (30000,30000,30000) L_0x125f070/d;
L_0x1273380/d .functor OR 1, L_0x1273490, L_0x12735f0, C4<0>, C4<0>;
L_0x1273380 .delay 1 (30000,30000,30000) L_0x1273380/d;
L_0x1273770/d .functor OR 1, L_0x12737e0, L_0x1273990, C4<0>, C4<0>;
L_0x1273770 .delay 1 (30000,30000,30000) L_0x1273770/d;
v0x1081720_0 .net *"_s0", 0 0, L_0x125f070;  1 drivers
v0x1081820_0 .net *"_s10", 0 0, L_0x1273490;  1 drivers
v0x1081900_0 .net *"_s12", 0 0, L_0x12735f0;  1 drivers
v0x10819c0_0 .net *"_s14", 0 0, L_0x12737e0;  1 drivers
v0x1081aa0_0 .net *"_s16", 0 0, L_0x1273990;  1 drivers
v0x1081bd0_0 .net *"_s3", 0 0, L_0x1272ff0;  1 drivers
v0x1081cb0_0 .net *"_s5", 0 0, L_0x1273150;  1 drivers
v0x1081d90_0 .net *"_s6", 0 0, L_0x1273380;  1 drivers
v0x1081e70_0 .net "in", 3 0, L_0x1273a80;  1 drivers
v0x1081fe0_0 .net "ors", 1 0, L_0x1273290;  1 drivers
v0x10820c0_0 .net "out", 0 0, L_0x1273770;  1 drivers
L_0x1272ff0 .part L_0x1273a80, 0, 1;
L_0x1273150 .part L_0x1273a80, 1, 1;
L_0x1273290 .concat8 [ 1 1 0 0], L_0x125f070, L_0x1273380;
L_0x1273490 .part L_0x1273a80, 2, 1;
L_0x12735f0 .part L_0x1273a80, 3, 1;
L_0x12737e0 .part L_0x1273290, 0, 1;
L_0x1273990 .part L_0x1273290, 1, 1;
S_0x10821e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1081310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1273bb0/d .functor OR 1, L_0x1273c20, L_0x1273d80, C4<0>, C4<0>;
L_0x1273bb0 .delay 1 (30000,30000,30000) L_0x1273bb0/d;
L_0x1273fb0/d .functor OR 1, L_0x12740c0, L_0x1274220, C4<0>, C4<0>;
L_0x1273fb0 .delay 1 (30000,30000,30000) L_0x1273fb0/d;
L_0x12743a0/d .functor OR 1, L_0x1274410, L_0x12745c0, C4<0>, C4<0>;
L_0x12743a0 .delay 1 (30000,30000,30000) L_0x12743a0/d;
v0x10823a0_0 .net *"_s0", 0 0, L_0x1273bb0;  1 drivers
v0x10824a0_0 .net *"_s10", 0 0, L_0x12740c0;  1 drivers
v0x1082580_0 .net *"_s12", 0 0, L_0x1274220;  1 drivers
v0x1082640_0 .net *"_s14", 0 0, L_0x1274410;  1 drivers
v0x1082720_0 .net *"_s16", 0 0, L_0x12745c0;  1 drivers
v0x1082850_0 .net *"_s3", 0 0, L_0x1273c20;  1 drivers
v0x1082930_0 .net *"_s5", 0 0, L_0x1273d80;  1 drivers
v0x1082a10_0 .net *"_s6", 0 0, L_0x1273fb0;  1 drivers
v0x1082af0_0 .net "in", 3 0, L_0x12747f0;  1 drivers
v0x1082c60_0 .net "ors", 1 0, L_0x1273ec0;  1 drivers
v0x1082d40_0 .net "out", 0 0, L_0x12743a0;  1 drivers
L_0x1273c20 .part L_0x12747f0, 0, 1;
L_0x1273d80 .part L_0x12747f0, 1, 1;
L_0x1273ec0 .concat8 [ 1 1 0 0], L_0x1273bb0, L_0x1273fb0;
L_0x12740c0 .part L_0x12747f0, 2, 1;
L_0x1274220 .part L_0x12747f0, 3, 1;
L_0x1274410 .part L_0x1273ec0, 0, 1;
L_0x12745c0 .part L_0x1273ec0, 1, 1;
S_0x1083650 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1076fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1270200/d .functor XNOR 1, L_0x1278810, L_0x126ede0, C4<0>, C4<0>;
L_0x1270200 .delay 1 (20000,20000,20000) L_0x1270200/d;
L_0x1270470/d .functor AND 1, L_0x1278810, L_0x126f0f0, C4<1>, C4<1>;
L_0x1270470 .delay 1 (30000,30000,30000) L_0x1270470/d;
L_0x12704e0/d .functor AND 1, L_0x1270200, L_0x1278a90, C4<1>, C4<1>;
L_0x12704e0 .delay 1 (30000,30000,30000) L_0x12704e0/d;
L_0x1270640/d .functor OR 1, L_0x12704e0, L_0x1270470, C4<0>, C4<0>;
L_0x1270640 .delay 1 (30000,30000,30000) L_0x1270640/d;
v0x1083900_0 .net "a", 0 0, L_0x1278810;  alias, 1 drivers
v0x10839f0_0 .net "a_", 0 0, L_0x126ef90;  alias, 1 drivers
v0x1083ab0_0 .net "b", 0 0, L_0x126ede0;  alias, 1 drivers
v0x1083ba0_0 .net "b_", 0 0, L_0x126f0f0;  alias, 1 drivers
v0x1083c40_0 .net "carryin", 0 0, L_0x1278a90;  alias, 1 drivers
v0x1083d80_0 .net "eq", 0 0, L_0x1270200;  1 drivers
v0x1083e40_0 .net "lt", 0 0, L_0x1270470;  1 drivers
v0x1083f00_0 .net "out", 0 0, L_0x1270640;  1 drivers
v0x1083fc0_0 .net "w0", 0 0, L_0x12704e0;  1 drivers
S_0x1084210 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1076fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x126ffe0/d .functor OR 1, L_0x126fae0, L_0x1085410, C4<0>, C4<0>;
L_0x126ffe0 .delay 1 (30000,30000,30000) L_0x126ffe0/d;
v0x1084fe0_0 .net "a", 0 0, L_0x1278810;  alias, 1 drivers
v0x1085110_0 .net "b", 0 0, L_0x126f0f0;  alias, 1 drivers
v0x10851b0_0 .net "c1", 0 0, L_0x126fae0;  1 drivers
v0x1085250_0 .net "c2", 0 0, L_0x1085410;  1 drivers
v0x1085320_0 .net "carryin", 0 0, L_0x1278a90;  alias, 1 drivers
v0x10854a0_0 .net "carryout", 0 0, L_0x126ffe0;  1 drivers
v0x1085540_0 .net "s1", 0 0, L_0x126fa20;  1 drivers
v0x10855e0_0 .net "sum", 0 0, L_0x126fc40;  1 drivers
S_0x1084460 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1084210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x126fa20/d .functor XOR 1, L_0x1278810, L_0x126f0f0, C4<0>, C4<0>;
L_0x126fa20 .delay 1 (30000,30000,30000) L_0x126fa20/d;
L_0x126fae0/d .functor AND 1, L_0x1278810, L_0x126f0f0, C4<1>, C4<1>;
L_0x126fae0 .delay 1 (30000,30000,30000) L_0x126fae0/d;
v0x10846c0_0 .net "a", 0 0, L_0x1278810;  alias, 1 drivers
v0x1084780_0 .net "b", 0 0, L_0x126f0f0;  alias, 1 drivers
v0x1084840_0 .net "carryout", 0 0, L_0x126fae0;  alias, 1 drivers
v0x10848e0_0 .net "sum", 0 0, L_0x126fa20;  alias, 1 drivers
S_0x1084a10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1084210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x126fc40/d .functor XOR 1, L_0x126fa20, L_0x1278a90, C4<0>, C4<0>;
L_0x126fc40 .delay 1 (30000,30000,30000) L_0x126fc40/d;
L_0x1085410/d .functor AND 1, L_0x126fa20, L_0x1278a90, C4<1>, C4<1>;
L_0x1085410 .delay 1 (30000,30000,30000) L_0x1085410/d;
v0x1084c70_0 .net "a", 0 0, L_0x126fa20;  alias, 1 drivers
v0x1084d40_0 .net "b", 0 0, L_0x1278a90;  alias, 1 drivers
v0x1084de0_0 .net "carryout", 0 0, L_0x1085410;  alias, 1 drivers
v0x1084eb0_0 .net "sum", 0 0, L_0x126fc40;  alias, 1 drivers
S_0x1086a60 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1076d00;
 .timescale -9 -12;
L_0x2b0ab3d05c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12788b0/d .functor OR 1, L_0x2b0ab3d05c78, L_0x2b0ab3d05cc0, C4<0>, C4<0>;
L_0x12788b0 .delay 1 (30000,30000,30000) L_0x12788b0/d;
v0x1086c50_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05c78;  1 drivers
v0x1086d30_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05cc0;  1 drivers
S_0x1086e10 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1087020 .param/l "i" 0 3 41, +C4<01100>;
S_0x10870e0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1086e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1278a10/d .functor NOT 1, L_0x1282420, C4<0>, C4<0>, C4<0>;
L_0x1278a10 .delay 1 (10000,10000,10000) L_0x1278a10/d;
L_0x1278d50/d .functor NOT 1, L_0x1282580, C4<0>, C4<0>, C4<0>;
L_0x1278d50 .delay 1 (10000,10000,10000) L_0x1278d50/d;
L_0x1279c90/d .functor XOR 1, L_0x1282420, L_0x1282580, C4<0>, C4<0>;
L_0x1279c90 .delay 1 (30000,30000,30000) L_0x1279c90/d;
L_0x2b0ab3d05d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x127a340/d .functor OR 1, L_0x2b0ab3d05d08, L_0x2b0ab3d05d50, C4<0>, C4<0>;
L_0x127a340 .delay 1 (30000,30000,30000) L_0x127a340/d;
L_0x127a540/d .functor AND 1, L_0x1282420, L_0x1282580, C4<1>, C4<1>;
L_0x127a540 .delay 1 (30000,30000,30000) L_0x127a540/d;
L_0x127a600/d .functor NAND 1, L_0x1282420, L_0x1282580, C4<1>, C4<1>;
L_0x127a600 .delay 1 (20000,20000,20000) L_0x127a600/d;
L_0x127a760/d .functor XOR 1, L_0x1282420, L_0x1282580, C4<0>, C4<0>;
L_0x127a760 .delay 1 (20000,20000,20000) L_0x127a760/d;
L_0x127ac10/d .functor OR 1, L_0x1282420, L_0x1282580, C4<0>, C4<0>;
L_0x127ac10 .delay 1 (30000,30000,30000) L_0x127ac10/d;
L_0x1282320/d .functor NOT 1, L_0x127e580, C4<0>, C4<0>, C4<0>;
L_0x1282320 .delay 1 (10000,10000,10000) L_0x1282320/d;
v0x1095810_0 .net "A", 0 0, L_0x1282420;  1 drivers
v0x10958d0_0 .net "A_", 0 0, L_0x1278a10;  1 drivers
v0x1095990_0 .net "B", 0 0, L_0x1282580;  1 drivers
v0x1095a60_0 .net "B_", 0 0, L_0x1278d50;  1 drivers
v0x1095b00_0 .net *"_s12", 0 0, L_0x127a340;  1 drivers
v0x1095bf0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05d08;  1 drivers
v0x1095cb0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05d50;  1 drivers
v0x1095d90_0 .net *"_s18", 0 0, L_0x127a540;  1 drivers
v0x1095e70_0 .net *"_s20", 0 0, L_0x127a600;  1 drivers
v0x1095fe0_0 .net *"_s22", 0 0, L_0x127a760;  1 drivers
v0x10960c0_0 .net *"_s24", 0 0, L_0x127ac10;  1 drivers
o0x2b0ab3cc1288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10961a0_0 name=_s30
o0x2b0ab3cc12b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1096280_0 name=_s32
v0x1096360_0 .net *"_s8", 0 0, L_0x1279c90;  1 drivers
v0x1096440_0 .net "carryin", 0 0, L_0x1278b30;  1 drivers
v0x10964e0_0 .net "carryout", 0 0, L_0x1281fc0;  1 drivers
v0x1096580_0 .net "carryouts", 7 0, L_0x1354220;  1 drivers
v0x1096730_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1030260_0 .net "result", 0 0, L_0x127e580;  1 drivers
v0x1030350_0 .net "results", 7 0, L_0x127a9e0;  1 drivers
v0x1030460_0 .net "zero", 0 0, L_0x1282320;  1 drivers
LS_0x127a9e0_0_0 .concat8 [ 1 1 1 1], L_0x12791b0, L_0x12797e0, L_0x1279c90, L_0x127a340;
LS_0x127a9e0_0_4 .concat8 [ 1 1 1 1], L_0x127a540, L_0x127a600, L_0x127a760, L_0x127ac10;
L_0x127a9e0 .concat8 [ 4 4 0 0], LS_0x127a9e0_0_0, LS_0x127a9e0_0_4;
LS_0x1354220_0_0 .concat [ 1 1 1 1], L_0x1279460, L_0x1279b30, o0x2b0ab3cc1288, L_0x127a190;
LS_0x1354220_0_4 .concat [ 4 0 0 0], o0x2b0ab3cc12b8;
L_0x1354220 .concat [ 4 4 0 0], LS_0x1354220_0_0, LS_0x1354220_0_4;
S_0x1087360 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10870e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1279460/d .functor OR 1, L_0x1278f40, L_0x1279300, C4<0>, C4<0>;
L_0x1279460 .delay 1 (30000,30000,30000) L_0x1279460/d;
v0x1088190_0 .net "a", 0 0, L_0x1282420;  alias, 1 drivers
v0x1088250_0 .net "b", 0 0, L_0x1282580;  alias, 1 drivers
v0x1088320_0 .net "c1", 0 0, L_0x1278f40;  1 drivers
v0x1088420_0 .net "c2", 0 0, L_0x1279300;  1 drivers
v0x10884f0_0 .net "carryin", 0 0, L_0x1278b30;  alias, 1 drivers
v0x10885e0_0 .net "carryout", 0 0, L_0x1279460;  1 drivers
v0x1088680_0 .net "s1", 0 0, L_0x1276330;  1 drivers
v0x1088770_0 .net "sum", 0 0, L_0x12791b0;  1 drivers
S_0x10875d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1087360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1276330/d .functor XOR 1, L_0x1282420, L_0x1282580, C4<0>, C4<0>;
L_0x1276330 .delay 1 (30000,30000,30000) L_0x1276330/d;
L_0x1278f40/d .functor AND 1, L_0x1282420, L_0x1282580, C4<1>, C4<1>;
L_0x1278f40 .delay 1 (30000,30000,30000) L_0x1278f40/d;
v0x1087830_0 .net "a", 0 0, L_0x1282420;  alias, 1 drivers
v0x1087910_0 .net "b", 0 0, L_0x1282580;  alias, 1 drivers
v0x10879d0_0 .net "carryout", 0 0, L_0x1278f40;  alias, 1 drivers
v0x1087a70_0 .net "sum", 0 0, L_0x1276330;  alias, 1 drivers
S_0x1087bb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1087360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12791b0/d .functor XOR 1, L_0x1276330, L_0x1278b30, C4<0>, C4<0>;
L_0x12791b0 .delay 1 (30000,30000,30000) L_0x12791b0/d;
L_0x1279300/d .functor AND 1, L_0x1276330, L_0x1278b30, C4<1>, C4<1>;
L_0x1279300 .delay 1 (30000,30000,30000) L_0x1279300/d;
v0x1087e10_0 .net "a", 0 0, L_0x1276330;  alias, 1 drivers
v0x1087eb0_0 .net "b", 0 0, L_0x1278b30;  alias, 1 drivers
v0x1087f50_0 .net "carryout", 0 0, L_0x1279300;  alias, 1 drivers
v0x1088020_0 .net "sum", 0 0, L_0x12791b0;  alias, 1 drivers
S_0x1088840 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10870e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x108dc30_0 .net "ands", 7 0, L_0x127ffc0;  1 drivers
v0x108dd40_0 .net "in", 7 0, L_0x1354220;  alias, 1 drivers
v0x108de00_0 .net "out", 0 0, L_0x1281fc0;  alias, 1 drivers
v0x108ded0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1088a60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1088840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x108b190_0 .net "A", 7 0, L_0x1354220;  alias, 1 drivers
v0x108b290_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x108b350_0 .net *"_s0", 0 0, L_0x127e8e0;  1 drivers
v0x108b410_0 .net *"_s12", 0 0, L_0x127f250;  1 drivers
v0x108b4f0_0 .net *"_s16", 0 0, L_0x127f5b0;  1 drivers
v0x108b620_0 .net *"_s20", 0 0, L_0x127f8c0;  1 drivers
v0x108b700_0 .net *"_s24", 0 0, L_0x127fcb0;  1 drivers
v0x108b7e0_0 .net *"_s28", 0 0, L_0x127fc40;  1 drivers
v0x108b8c0_0 .net *"_s4", 0 0, L_0x127ebf0;  1 drivers
v0x108ba30_0 .net *"_s8", 0 0, L_0x127ef40;  1 drivers
v0x108bb10_0 .net "out", 7 0, L_0x127ffc0;  alias, 1 drivers
L_0x127e9a0 .part L_0x1354220, 0, 1;
L_0x127eb00 .part v0x12010b0_0, 0, 1;
L_0x127ecb0 .part L_0x1354220, 1, 1;
L_0x127eea0 .part v0x12010b0_0, 1, 1;
L_0x127f000 .part L_0x1354220, 2, 1;
L_0x127f160 .part v0x12010b0_0, 2, 1;
L_0x127f310 .part L_0x1354220, 3, 1;
L_0x127f470 .part v0x12010b0_0, 3, 1;
L_0x127f670 .part L_0x1354220, 4, 1;
L_0x127f7d0 .part v0x12010b0_0, 4, 1;
L_0x127f930 .part L_0x1354220, 5, 1;
L_0x127fba0 .part v0x12010b0_0, 5, 1;
L_0x127fd70 .part L_0x1354220, 6, 1;
L_0x127fed0 .part v0x12010b0_0, 6, 1;
LS_0x127ffc0_0_0 .concat8 [ 1 1 1 1], L_0x127e8e0, L_0x127ebf0, L_0x127ef40, L_0x127f250;
LS_0x127ffc0_0_4 .concat8 [ 1 1 1 1], L_0x127f5b0, L_0x127f8c0, L_0x127fcb0, L_0x127fc40;
L_0x127ffc0 .concat8 [ 4 4 0 0], LS_0x127ffc0_0_0, LS_0x127ffc0_0_4;
L_0x1280380 .part L_0x1354220, 7, 1;
L_0x1280570 .part v0x12010b0_0, 7, 1;
S_0x1088cc0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x1088ed0 .param/l "i" 0 4 54, +C4<00>;
L_0x127e8e0/d .functor AND 1, L_0x127e9a0, L_0x127eb00, C4<1>, C4<1>;
L_0x127e8e0 .delay 1 (30000,30000,30000) L_0x127e8e0/d;
v0x1088fb0_0 .net *"_s0", 0 0, L_0x127e9a0;  1 drivers
v0x1089090_0 .net *"_s1", 0 0, L_0x127eb00;  1 drivers
S_0x1089170 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x1089380 .param/l "i" 0 4 54, +C4<01>;
L_0x127ebf0/d .functor AND 1, L_0x127ecb0, L_0x127eea0, C4<1>, C4<1>;
L_0x127ebf0 .delay 1 (30000,30000,30000) L_0x127ebf0/d;
v0x1089440_0 .net *"_s0", 0 0, L_0x127ecb0;  1 drivers
v0x1089520_0 .net *"_s1", 0 0, L_0x127eea0;  1 drivers
S_0x1089600 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x1089810 .param/l "i" 0 4 54, +C4<010>;
L_0x127ef40/d .functor AND 1, L_0x127f000, L_0x127f160, C4<1>, C4<1>;
L_0x127ef40 .delay 1 (30000,30000,30000) L_0x127ef40/d;
v0x10898b0_0 .net *"_s0", 0 0, L_0x127f000;  1 drivers
v0x1089990_0 .net *"_s1", 0 0, L_0x127f160;  1 drivers
S_0x1089a70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x1089c80 .param/l "i" 0 4 54, +C4<011>;
L_0x127f250/d .functor AND 1, L_0x127f310, L_0x127f470, C4<1>, C4<1>;
L_0x127f250 .delay 1 (30000,30000,30000) L_0x127f250/d;
v0x1089d40_0 .net *"_s0", 0 0, L_0x127f310;  1 drivers
v0x1089e20_0 .net *"_s1", 0 0, L_0x127f470;  1 drivers
S_0x1089f00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x108a160 .param/l "i" 0 4 54, +C4<0100>;
L_0x127f5b0/d .functor AND 1, L_0x127f670, L_0x127f7d0, C4<1>, C4<1>;
L_0x127f5b0 .delay 1 (30000,30000,30000) L_0x127f5b0/d;
v0x108a220_0 .net *"_s0", 0 0, L_0x127f670;  1 drivers
v0x108a300_0 .net *"_s1", 0 0, L_0x127f7d0;  1 drivers
S_0x108a3e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x108a5f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x127f8c0/d .functor AND 1, L_0x127f930, L_0x127fba0, C4<1>, C4<1>;
L_0x127f8c0 .delay 1 (30000,30000,30000) L_0x127f8c0/d;
v0x108a6b0_0 .net *"_s0", 0 0, L_0x127f930;  1 drivers
v0x108a790_0 .net *"_s1", 0 0, L_0x127fba0;  1 drivers
S_0x108a870 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x108aa80 .param/l "i" 0 4 54, +C4<0110>;
L_0x127fcb0/d .functor AND 1, L_0x127fd70, L_0x127fed0, C4<1>, C4<1>;
L_0x127fcb0 .delay 1 (30000,30000,30000) L_0x127fcb0/d;
v0x108ab40_0 .net *"_s0", 0 0, L_0x127fd70;  1 drivers
v0x108ac20_0 .net *"_s1", 0 0, L_0x127fed0;  1 drivers
S_0x108ad00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1088a60;
 .timescale -9 -12;
P_0x108af10 .param/l "i" 0 4 54, +C4<0111>;
L_0x127fc40/d .functor AND 1, L_0x1280380, L_0x1280570, C4<1>, C4<1>;
L_0x127fc40 .delay 1 (30000,30000,30000) L_0x127fc40/d;
v0x108afd0_0 .net *"_s0", 0 0, L_0x1280380;  1 drivers
v0x108b0b0_0 .net *"_s1", 0 0, L_0x1280570;  1 drivers
S_0x108bc70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1088840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1281fc0/d .functor OR 1, L_0x1282080, L_0x1282230, C4<0>, C4<0>;
L_0x1281fc0 .delay 1 (30000,30000,30000) L_0x1281fc0/d;
v0x108d7c0_0 .net *"_s10", 0 0, L_0x1282080;  1 drivers
v0x108d8a0_0 .net *"_s12", 0 0, L_0x1282230;  1 drivers
v0x108d980_0 .net "in", 7 0, L_0x127ffc0;  alias, 1 drivers
v0x108da50_0 .net "ors", 1 0, L_0x1281de0;  1 drivers
v0x108db10_0 .net "out", 0 0, L_0x1281fc0;  alias, 1 drivers
L_0x12811b0 .part L_0x127ffc0, 0, 4;
L_0x1281de0 .concat8 [ 1 1 0 0], L_0x1280ea0, L_0x1281ad0;
L_0x1281f20 .part L_0x127ffc0, 4, 4;
L_0x1282080 .part L_0x1281de0, 0, 1;
L_0x1282230 .part L_0x1281de0, 1, 1;
S_0x108be30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x108bc70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1280660/d .functor OR 1, L_0x1280720, L_0x1280880, C4<0>, C4<0>;
L_0x1280660 .delay 1 (30000,30000,30000) L_0x1280660/d;
L_0x1280ab0/d .functor OR 1, L_0x1280bc0, L_0x1280d20, C4<0>, C4<0>;
L_0x1280ab0 .delay 1 (30000,30000,30000) L_0x1280ab0/d;
L_0x1280ea0/d .functor OR 1, L_0x1280f10, L_0x12810c0, C4<0>, C4<0>;
L_0x1280ea0 .delay 1 (30000,30000,30000) L_0x1280ea0/d;
v0x108c080_0 .net *"_s0", 0 0, L_0x1280660;  1 drivers
v0x108c180_0 .net *"_s10", 0 0, L_0x1280bc0;  1 drivers
v0x108c260_0 .net *"_s12", 0 0, L_0x1280d20;  1 drivers
v0x108c320_0 .net *"_s14", 0 0, L_0x1280f10;  1 drivers
v0x108c400_0 .net *"_s16", 0 0, L_0x12810c0;  1 drivers
v0x108c530_0 .net *"_s3", 0 0, L_0x1280720;  1 drivers
v0x108c610_0 .net *"_s5", 0 0, L_0x1280880;  1 drivers
v0x108c6f0_0 .net *"_s6", 0 0, L_0x1280ab0;  1 drivers
v0x108c7d0_0 .net "in", 3 0, L_0x12811b0;  1 drivers
v0x108c940_0 .net "ors", 1 0, L_0x12809c0;  1 drivers
v0x108ca20_0 .net "out", 0 0, L_0x1280ea0;  1 drivers
L_0x1280720 .part L_0x12811b0, 0, 1;
L_0x1280880 .part L_0x12811b0, 1, 1;
L_0x12809c0 .concat8 [ 1 1 0 0], L_0x1280660, L_0x1280ab0;
L_0x1280bc0 .part L_0x12811b0, 2, 1;
L_0x1280d20 .part L_0x12811b0, 3, 1;
L_0x1280f10 .part L_0x12809c0, 0, 1;
L_0x12810c0 .part L_0x12809c0, 1, 1;
S_0x108cb40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x108bc70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12812e0/d .functor OR 1, L_0x1281350, L_0x12814b0, C4<0>, C4<0>;
L_0x12812e0 .delay 1 (30000,30000,30000) L_0x12812e0/d;
L_0x12816e0/d .functor OR 1, L_0x12817f0, L_0x1281950, C4<0>, C4<0>;
L_0x12816e0 .delay 1 (30000,30000,30000) L_0x12816e0/d;
L_0x1281ad0/d .functor OR 1, L_0x1281b40, L_0x1281cf0, C4<0>, C4<0>;
L_0x1281ad0 .delay 1 (30000,30000,30000) L_0x1281ad0/d;
v0x108cd00_0 .net *"_s0", 0 0, L_0x12812e0;  1 drivers
v0x108ce00_0 .net *"_s10", 0 0, L_0x12817f0;  1 drivers
v0x108cee0_0 .net *"_s12", 0 0, L_0x1281950;  1 drivers
v0x108cfa0_0 .net *"_s14", 0 0, L_0x1281b40;  1 drivers
v0x108d080_0 .net *"_s16", 0 0, L_0x1281cf0;  1 drivers
v0x108d1b0_0 .net *"_s3", 0 0, L_0x1281350;  1 drivers
v0x108d290_0 .net *"_s5", 0 0, L_0x12814b0;  1 drivers
v0x108d370_0 .net *"_s6", 0 0, L_0x12816e0;  1 drivers
v0x108d450_0 .net "in", 3 0, L_0x1281f20;  1 drivers
v0x108d5c0_0 .net "ors", 1 0, L_0x12815f0;  1 drivers
v0x108d6a0_0 .net "out", 0 0, L_0x1281ad0;  1 drivers
L_0x1281350 .part L_0x1281f20, 0, 1;
L_0x12814b0 .part L_0x1281f20, 1, 1;
L_0x12815f0 .concat8 [ 1 1 0 0], L_0x12812e0, L_0x12816e0;
L_0x12817f0 .part L_0x1281f20, 2, 1;
L_0x1281950 .part L_0x1281f20, 3, 1;
L_0x1281b40 .part L_0x12815f0, 0, 1;
L_0x1281cf0 .part L_0x12815f0, 1, 1;
S_0x108dfb0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10870e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10933e0_0 .net "ands", 7 0, L_0x127c580;  1 drivers
v0x10934f0_0 .net "in", 7 0, L_0x127a9e0;  alias, 1 drivers
v0x10935b0_0 .net "out", 0 0, L_0x127e580;  alias, 1 drivers
v0x1093680_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x108e200 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x108dfb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1090940_0 .net "A", 7 0, L_0x127a9e0;  alias, 1 drivers
v0x1090a40_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1090b00_0 .net *"_s0", 0 0, L_0x127ad70;  1 drivers
v0x1090bc0_0 .net *"_s12", 0 0, L_0x127b730;  1 drivers
v0x1090ca0_0 .net *"_s16", 0 0, L_0x127ba90;  1 drivers
v0x1090dd0_0 .net *"_s20", 0 0, L_0x127bec0;  1 drivers
v0x1090eb0_0 .net *"_s24", 0 0, L_0x127c1f0;  1 drivers
v0x1090f90_0 .net *"_s28", 0 0, L_0x127c180;  1 drivers
v0x1091070_0 .net *"_s4", 0 0, L_0x127b110;  1 drivers
v0x10911e0_0 .net *"_s8", 0 0, L_0x127b420;  1 drivers
v0x10912c0_0 .net "out", 7 0, L_0x127c580;  alias, 1 drivers
L_0x127ae80 .part L_0x127a9e0, 0, 1;
L_0x127b070 .part v0x12010b0_0, 0, 1;
L_0x127b1d0 .part L_0x127a9e0, 1, 1;
L_0x127b330 .part v0x12010b0_0, 1, 1;
L_0x127b4e0 .part L_0x127a9e0, 2, 1;
L_0x127b640 .part v0x12010b0_0, 2, 1;
L_0x127b7f0 .part L_0x127a9e0, 3, 1;
L_0x127b950 .part v0x12010b0_0, 3, 1;
L_0x127bb50 .part L_0x127a9e0, 4, 1;
L_0x127bdc0 .part v0x12010b0_0, 4, 1;
L_0x127bf30 .part L_0x127a9e0, 5, 1;
L_0x127c090 .part v0x12010b0_0, 5, 1;
L_0x127c2b0 .part L_0x127a9e0, 6, 1;
L_0x127c410 .part v0x12010b0_0, 6, 1;
LS_0x127c580_0_0 .concat8 [ 1 1 1 1], L_0x127ad70, L_0x127b110, L_0x127b420, L_0x127b730;
LS_0x127c580_0_4 .concat8 [ 1 1 1 1], L_0x127ba90, L_0x127bec0, L_0x127c1f0, L_0x127c180;
L_0x127c580 .concat8 [ 4 4 0 0], LS_0x127c580_0_0, LS_0x127c580_0_4;
L_0x127c940 .part L_0x127a9e0, 7, 1;
L_0x127cb30 .part v0x12010b0_0, 7, 1;
S_0x108e440 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x108e650 .param/l "i" 0 4 54, +C4<00>;
L_0x127ad70/d .functor AND 1, L_0x127ae80, L_0x127b070, C4<1>, C4<1>;
L_0x127ad70 .delay 1 (30000,30000,30000) L_0x127ad70/d;
v0x108e730_0 .net *"_s0", 0 0, L_0x127ae80;  1 drivers
v0x108e810_0 .net *"_s1", 0 0, L_0x127b070;  1 drivers
S_0x108e8f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x108eb00 .param/l "i" 0 4 54, +C4<01>;
L_0x127b110/d .functor AND 1, L_0x127b1d0, L_0x127b330, C4<1>, C4<1>;
L_0x127b110 .delay 1 (30000,30000,30000) L_0x127b110/d;
v0x108ebc0_0 .net *"_s0", 0 0, L_0x127b1d0;  1 drivers
v0x108eca0_0 .net *"_s1", 0 0, L_0x127b330;  1 drivers
S_0x108ed80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x108efc0 .param/l "i" 0 4 54, +C4<010>;
L_0x127b420/d .functor AND 1, L_0x127b4e0, L_0x127b640, C4<1>, C4<1>;
L_0x127b420 .delay 1 (30000,30000,30000) L_0x127b420/d;
v0x108f060_0 .net *"_s0", 0 0, L_0x127b4e0;  1 drivers
v0x108f140_0 .net *"_s1", 0 0, L_0x127b640;  1 drivers
S_0x108f220 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x108f430 .param/l "i" 0 4 54, +C4<011>;
L_0x127b730/d .functor AND 1, L_0x127b7f0, L_0x127b950, C4<1>, C4<1>;
L_0x127b730 .delay 1 (30000,30000,30000) L_0x127b730/d;
v0x108f4f0_0 .net *"_s0", 0 0, L_0x127b7f0;  1 drivers
v0x108f5d0_0 .net *"_s1", 0 0, L_0x127b950;  1 drivers
S_0x108f6b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x108f910 .param/l "i" 0 4 54, +C4<0100>;
L_0x127ba90/d .functor AND 1, L_0x127bb50, L_0x127bdc0, C4<1>, C4<1>;
L_0x127ba90 .delay 1 (30000,30000,30000) L_0x127ba90/d;
v0x108f9d0_0 .net *"_s0", 0 0, L_0x127bb50;  1 drivers
v0x108fab0_0 .net *"_s1", 0 0, L_0x127bdc0;  1 drivers
S_0x108fb90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x108fda0 .param/l "i" 0 4 54, +C4<0101>;
L_0x127bec0/d .functor AND 1, L_0x127bf30, L_0x127c090, C4<1>, C4<1>;
L_0x127bec0 .delay 1 (30000,30000,30000) L_0x127bec0/d;
v0x108fe60_0 .net *"_s0", 0 0, L_0x127bf30;  1 drivers
v0x108ff40_0 .net *"_s1", 0 0, L_0x127c090;  1 drivers
S_0x1090020 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x1090230 .param/l "i" 0 4 54, +C4<0110>;
L_0x127c1f0/d .functor AND 1, L_0x127c2b0, L_0x127c410, C4<1>, C4<1>;
L_0x127c1f0 .delay 1 (30000,30000,30000) L_0x127c1f0/d;
v0x10902f0_0 .net *"_s0", 0 0, L_0x127c2b0;  1 drivers
v0x10903d0_0 .net *"_s1", 0 0, L_0x127c410;  1 drivers
S_0x10904b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x108e200;
 .timescale -9 -12;
P_0x10906c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x127c180/d .functor AND 1, L_0x127c940, L_0x127cb30, C4<1>, C4<1>;
L_0x127c180 .delay 1 (30000,30000,30000) L_0x127c180/d;
v0x1090780_0 .net *"_s0", 0 0, L_0x127c940;  1 drivers
v0x1090860_0 .net *"_s1", 0 0, L_0x127cb30;  1 drivers
S_0x1091420 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x108dfb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x127e580/d .functor OR 1, L_0x127e640, L_0x127e7f0, C4<0>, C4<0>;
L_0x127e580 .delay 1 (30000,30000,30000) L_0x127e580/d;
v0x1092f70_0 .net *"_s10", 0 0, L_0x127e640;  1 drivers
v0x1093050_0 .net *"_s12", 0 0, L_0x127e7f0;  1 drivers
v0x1093130_0 .net "in", 7 0, L_0x127c580;  alias, 1 drivers
v0x1093200_0 .net "ors", 1 0, L_0x127e3a0;  1 drivers
v0x10932c0_0 .net "out", 0 0, L_0x127e580;  alias, 1 drivers
L_0x127d770 .part L_0x127c580, 0, 4;
L_0x127e3a0 .concat8 [ 1 1 0 0], L_0x127d460, L_0x127e090;
L_0x127e4e0 .part L_0x127c580, 4, 4;
L_0x127e640 .part L_0x127e3a0, 0, 1;
L_0x127e7f0 .part L_0x127e3a0, 1, 1;
S_0x10915e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1091420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x127cc20/d .functor OR 1, L_0x127cce0, L_0x127ce40, C4<0>, C4<0>;
L_0x127cc20 .delay 1 (30000,30000,30000) L_0x127cc20/d;
L_0x127d070/d .functor OR 1, L_0x127d180, L_0x127d2e0, C4<0>, C4<0>;
L_0x127d070 .delay 1 (30000,30000,30000) L_0x127d070/d;
L_0x127d460/d .functor OR 1, L_0x127d4d0, L_0x127d680, C4<0>, C4<0>;
L_0x127d460 .delay 1 (30000,30000,30000) L_0x127d460/d;
v0x1091830_0 .net *"_s0", 0 0, L_0x127cc20;  1 drivers
v0x1091930_0 .net *"_s10", 0 0, L_0x127d180;  1 drivers
v0x1091a10_0 .net *"_s12", 0 0, L_0x127d2e0;  1 drivers
v0x1091ad0_0 .net *"_s14", 0 0, L_0x127d4d0;  1 drivers
v0x1091bb0_0 .net *"_s16", 0 0, L_0x127d680;  1 drivers
v0x1091ce0_0 .net *"_s3", 0 0, L_0x127cce0;  1 drivers
v0x1091dc0_0 .net *"_s5", 0 0, L_0x127ce40;  1 drivers
v0x1091ea0_0 .net *"_s6", 0 0, L_0x127d070;  1 drivers
v0x1091f80_0 .net "in", 3 0, L_0x127d770;  1 drivers
v0x10920f0_0 .net "ors", 1 0, L_0x127cf80;  1 drivers
v0x10921d0_0 .net "out", 0 0, L_0x127d460;  1 drivers
L_0x127cce0 .part L_0x127d770, 0, 1;
L_0x127ce40 .part L_0x127d770, 1, 1;
L_0x127cf80 .concat8 [ 1 1 0 0], L_0x127cc20, L_0x127d070;
L_0x127d180 .part L_0x127d770, 2, 1;
L_0x127d2e0 .part L_0x127d770, 3, 1;
L_0x127d4d0 .part L_0x127cf80, 0, 1;
L_0x127d680 .part L_0x127cf80, 1, 1;
S_0x10922f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1091420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x127d8a0/d .functor OR 1, L_0x127d910, L_0x127da70, C4<0>, C4<0>;
L_0x127d8a0 .delay 1 (30000,30000,30000) L_0x127d8a0/d;
L_0x127dca0/d .functor OR 1, L_0x127ddb0, L_0x127df10, C4<0>, C4<0>;
L_0x127dca0 .delay 1 (30000,30000,30000) L_0x127dca0/d;
L_0x127e090/d .functor OR 1, L_0x127e100, L_0x127e2b0, C4<0>, C4<0>;
L_0x127e090 .delay 1 (30000,30000,30000) L_0x127e090/d;
v0x10924b0_0 .net *"_s0", 0 0, L_0x127d8a0;  1 drivers
v0x10925b0_0 .net *"_s10", 0 0, L_0x127ddb0;  1 drivers
v0x1092690_0 .net *"_s12", 0 0, L_0x127df10;  1 drivers
v0x1092750_0 .net *"_s14", 0 0, L_0x127e100;  1 drivers
v0x1092830_0 .net *"_s16", 0 0, L_0x127e2b0;  1 drivers
v0x1092960_0 .net *"_s3", 0 0, L_0x127d910;  1 drivers
v0x1092a40_0 .net *"_s5", 0 0, L_0x127da70;  1 drivers
v0x1092b20_0 .net *"_s6", 0 0, L_0x127dca0;  1 drivers
v0x1092c00_0 .net "in", 3 0, L_0x127e4e0;  1 drivers
v0x1092d70_0 .net "ors", 1 0, L_0x127dbb0;  1 drivers
v0x1092e50_0 .net "out", 0 0, L_0x127e090;  1 drivers
L_0x127d910 .part L_0x127e4e0, 0, 1;
L_0x127da70 .part L_0x127e4e0, 1, 1;
L_0x127dbb0 .concat8 [ 1 1 0 0], L_0x127d8a0, L_0x127dca0;
L_0x127ddb0 .part L_0x127e4e0, 2, 1;
L_0x127df10 .part L_0x127e4e0, 3, 1;
L_0x127e100 .part L_0x127dbb0, 0, 1;
L_0x127e2b0 .part L_0x127dbb0, 1, 1;
S_0x1093760 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10870e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1279d50/d .functor XNOR 1, L_0x1282420, L_0x1282580, C4<0>, C4<0>;
L_0x1279d50 .delay 1 (20000,20000,20000) L_0x1279d50/d;
L_0x1279fc0/d .functor AND 1, L_0x1282420, L_0x1278d50, C4<1>, C4<1>;
L_0x1279fc0 .delay 1 (30000,30000,30000) L_0x1279fc0/d;
L_0x127a030/d .functor AND 1, L_0x1279d50, L_0x1278b30, C4<1>, C4<1>;
L_0x127a030 .delay 1 (30000,30000,30000) L_0x127a030/d;
L_0x127a190/d .functor OR 1, L_0x127a030, L_0x1279fc0, C4<0>, C4<0>;
L_0x127a190 .delay 1 (30000,30000,30000) L_0x127a190/d;
v0x1093a10_0 .net "a", 0 0, L_0x1282420;  alias, 1 drivers
v0x1093b00_0 .net "a_", 0 0, L_0x1278a10;  alias, 1 drivers
v0x1093bc0_0 .net "b", 0 0, L_0x1282580;  alias, 1 drivers
v0x1093cb0_0 .net "b_", 0 0, L_0x1278d50;  alias, 1 drivers
v0x1093d50_0 .net "carryin", 0 0, L_0x1278b30;  alias, 1 drivers
v0x1093e90_0 .net "eq", 0 0, L_0x1279d50;  1 drivers
v0x1093f50_0 .net "lt", 0 0, L_0x1279fc0;  1 drivers
v0x1094010_0 .net "out", 0 0, L_0x127a190;  1 drivers
v0x10940d0_0 .net "w0", 0 0, L_0x127a030;  1 drivers
S_0x1094320 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10870e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1279b30/d .functor OR 1, L_0x1279680, L_0x1095580, C4<0>, C4<0>;
L_0x1279b30 .delay 1 (30000,30000,30000) L_0x1279b30/d;
v0x1095110_0 .net "a", 0 0, L_0x1282420;  alias, 1 drivers
v0x1095260_0 .net "b", 0 0, L_0x1278d50;  alias, 1 drivers
v0x1095320_0 .net "c1", 0 0, L_0x1279680;  1 drivers
v0x10953c0_0 .net "c2", 0 0, L_0x1095580;  1 drivers
v0x1095490_0 .net "carryin", 0 0, L_0x1278b30;  alias, 1 drivers
v0x1095610_0 .net "carryout", 0 0, L_0x1279b30;  1 drivers
v0x10956b0_0 .net "s1", 0 0, L_0x12795c0;  1 drivers
v0x1095750_0 .net "sum", 0 0, L_0x12797e0;  1 drivers
S_0x1094570 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1094320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12795c0/d .functor XOR 1, L_0x1282420, L_0x1278d50, C4<0>, C4<0>;
L_0x12795c0 .delay 1 (30000,30000,30000) L_0x12795c0/d;
L_0x1279680/d .functor AND 1, L_0x1282420, L_0x1278d50, C4<1>, C4<1>;
L_0x1279680 .delay 1 (30000,30000,30000) L_0x1279680/d;
v0x10947d0_0 .net "a", 0 0, L_0x1282420;  alias, 1 drivers
v0x1094890_0 .net "b", 0 0, L_0x1278d50;  alias, 1 drivers
v0x1094950_0 .net "carryout", 0 0, L_0x1279680;  alias, 1 drivers
v0x10949f0_0 .net "sum", 0 0, L_0x12795c0;  alias, 1 drivers
S_0x1094b20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1094320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12797e0/d .functor XOR 1, L_0x12795c0, L_0x1278b30, C4<0>, C4<0>;
L_0x12797e0 .delay 1 (30000,30000,30000) L_0x12797e0/d;
L_0x1095580/d .functor AND 1, L_0x12795c0, L_0x1278b30, C4<1>, C4<1>;
L_0x1095580 .delay 1 (30000,30000,30000) L_0x1095580/d;
v0x1094d80_0 .net "a", 0 0, L_0x12795c0;  alias, 1 drivers
v0x1094e50_0 .net "b", 0 0, L_0x1278b30;  alias, 1 drivers
v0x1094ef0_0 .net "carryout", 0 0, L_0x1095580;  alias, 1 drivers
v0x1094fc0_0 .net "sum", 0 0, L_0x12797e0;  alias, 1 drivers
S_0x1096fe0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1086e10;
 .timescale -9 -12;
L_0x2b0ab3d05d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12824c0/d .functor OR 1, L_0x2b0ab3d05d98, L_0x2b0ab3d05de0, C4<0>, C4<0>;
L_0x12824c0 .delay 1 (30000,30000,30000) L_0x12824c0/d;
v0x1097160_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05d98;  1 drivers
v0x1097200_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05de0;  1 drivers
S_0x10972c0 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x10974d0 .param/l "i" 0 3 41, +C4<01101>;
S_0x1097590 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10972c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1282800/d .functor NOT 1, L_0x128c030, C4<0>, C4<0>, C4<0>;
L_0x1282800 .delay 1 (10000,10000,10000) L_0x1282800/d;
L_0x1282960/d .functor NOT 1, L_0x1282620, C4<0>, C4<0>, C4<0>;
L_0x1282960 .delay 1 (10000,10000,10000) L_0x1282960/d;
L_0x12838a0/d .functor XOR 1, L_0x128c030, L_0x1282620, C4<0>, C4<0>;
L_0x12838a0 .delay 1 (30000,30000,30000) L_0x12838a0/d;
L_0x2b0ab3d05e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1283f50/d .functor OR 1, L_0x2b0ab3d05e28, L_0x2b0ab3d05e70, C4<0>, C4<0>;
L_0x1283f50 .delay 1 (30000,30000,30000) L_0x1283f50/d;
L_0x1284150/d .functor AND 1, L_0x128c030, L_0x1282620, C4<1>, C4<1>;
L_0x1284150 .delay 1 (30000,30000,30000) L_0x1284150/d;
L_0x1284210/d .functor NAND 1, L_0x128c030, L_0x1282620, C4<1>, C4<1>;
L_0x1284210 .delay 1 (20000,20000,20000) L_0x1284210/d;
L_0x1284370/d .functor XOR 1, L_0x128c030, L_0x1282620, C4<0>, C4<0>;
L_0x1284370 .delay 1 (20000,20000,20000) L_0x1284370/d;
L_0x1284820/d .functor OR 1, L_0x128c030, L_0x1282620, C4<0>, C4<0>;
L_0x1284820 .delay 1 (30000,30000,30000) L_0x1284820/d;
L_0x128bf30/d .functor NOT 1, L_0x1288190, C4<0>, C4<0>, C4<0>;
L_0x128bf30 .delay 1 (10000,10000,10000) L_0x128bf30/d;
v0x10a5d50_0 .net "A", 0 0, L_0x128c030;  1 drivers
v0x10a5e10_0 .net "A_", 0 0, L_0x1282800;  1 drivers
v0x10a5ed0_0 .net "B", 0 0, L_0x1282620;  1 drivers
v0x10a5fa0_0 .net "B_", 0 0, L_0x1282960;  1 drivers
v0x10a6040_0 .net *"_s12", 0 0, L_0x1283f50;  1 drivers
v0x10a6130_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05e28;  1 drivers
v0x10a61d0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05e70;  1 drivers
v0x10a6290_0 .net *"_s18", 0 0, L_0x1284150;  1 drivers
v0x10a6370_0 .net *"_s20", 0 0, L_0x1284210;  1 drivers
v0x10a64e0_0 .net *"_s22", 0 0, L_0x1284370;  1 drivers
v0x10a65c0_0 .net *"_s24", 0 0, L_0x1284820;  1 drivers
o0x2b0ab3cc37d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10a66a0_0 name=_s30
o0x2b0ab3cc3808 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10a6780_0 name=_s32
v0x10a6860_0 .net *"_s8", 0 0, L_0x12838a0;  1 drivers
v0x10a6940_0 .net "carryin", 0 0, L_0x12826c0;  1 drivers
v0x10a69e0_0 .net "carryout", 0 0, L_0x128bbd0;  1 drivers
v0x10a6a80_0 .net "carryouts", 7 0, L_0x13543b0;  1 drivers
v0x10a6c30_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10a6cd0_0 .net "result", 0 0, L_0x1288190;  1 drivers
v0x10a6dc0_0 .net "results", 7 0, L_0x12845f0;  1 drivers
v0x10a6ed0_0 .net "zero", 0 0, L_0x128bf30;  1 drivers
LS_0x12845f0_0_0 .concat8 [ 1 1 1 1], L_0x1282dc0, L_0x12833f0, L_0x12838a0, L_0x1283f50;
LS_0x12845f0_0_4 .concat8 [ 1 1 1 1], L_0x1284150, L_0x1284210, L_0x1284370, L_0x1284820;
L_0x12845f0 .concat8 [ 4 4 0 0], LS_0x12845f0_0_0, LS_0x12845f0_0_4;
LS_0x13543b0_0_0 .concat [ 1 1 1 1], L_0x1283070, L_0x1283740, o0x2b0ab3cc37d8, L_0x1283da0;
LS_0x13543b0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cc3808;
L_0x13543b0 .concat [ 4 4 0 0], LS_0x13543b0_0_0, LS_0x13543b0_0_4;
S_0x1097810 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1097590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1283070/d .functor OR 1, L_0x1282b50, L_0x1282f10, C4<0>, C4<0>;
L_0x1283070 .delay 1 (30000,30000,30000) L_0x1283070/d;
v0x10986d0_0 .net "a", 0 0, L_0x128c030;  alias, 1 drivers
v0x1098790_0 .net "b", 0 0, L_0x1282620;  alias, 1 drivers
v0x1098860_0 .net "c1", 0 0, L_0x1282b50;  1 drivers
v0x1098960_0 .net "c2", 0 0, L_0x1282f10;  1 drivers
v0x1098a30_0 .net "carryin", 0 0, L_0x12826c0;  alias, 1 drivers
v0x1098b20_0 .net "carryout", 0 0, L_0x1283070;  1 drivers
v0x1098bc0_0 .net "s1", 0 0, L_0x127c500;  1 drivers
v0x1098cb0_0 .net "sum", 0 0, L_0x1282dc0;  1 drivers
S_0x1097a80 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1097810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x127c500/d .functor XOR 1, L_0x128c030, L_0x1282620, C4<0>, C4<0>;
L_0x127c500 .delay 1 (30000,30000,30000) L_0x127c500/d;
L_0x1282b50/d .functor AND 1, L_0x128c030, L_0x1282620, C4<1>, C4<1>;
L_0x1282b50 .delay 1 (30000,30000,30000) L_0x1282b50/d;
v0x1097ce0_0 .net "a", 0 0, L_0x128c030;  alias, 1 drivers
v0x1097dc0_0 .net "b", 0 0, L_0x1282620;  alias, 1 drivers
v0x1097e80_0 .net "carryout", 0 0, L_0x1282b50;  alias, 1 drivers
v0x1097f50_0 .net "sum", 0 0, L_0x127c500;  alias, 1 drivers
S_0x10980c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1097810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1282dc0/d .functor XOR 1, L_0x127c500, L_0x12826c0, C4<0>, C4<0>;
L_0x1282dc0 .delay 1 (30000,30000,30000) L_0x1282dc0/d;
L_0x1282f10/d .functor AND 1, L_0x127c500, L_0x12826c0, C4<1>, C4<1>;
L_0x1282f10 .delay 1 (30000,30000,30000) L_0x1282f10/d;
v0x1098320_0 .net "a", 0 0, L_0x127c500;  alias, 1 drivers
v0x10983f0_0 .net "b", 0 0, L_0x12826c0;  alias, 1 drivers
v0x1098490_0 .net "carryout", 0 0, L_0x1282f10;  alias, 1 drivers
v0x1098560_0 .net "sum", 0 0, L_0x1282dc0;  alias, 1 drivers
S_0x1098d80 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1097590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x109e170_0 .net "ands", 7 0, L_0x1289bd0;  1 drivers
v0x109e280_0 .net "in", 7 0, L_0x13543b0;  alias, 1 drivers
v0x109e340_0 .net "out", 0 0, L_0x128bbd0;  alias, 1 drivers
v0x109e410_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1098fa0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1098d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x109b6d0_0 .net "A", 7 0, L_0x13543b0;  alias, 1 drivers
v0x109b7d0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x109b890_0 .net *"_s0", 0 0, L_0x12884f0;  1 drivers
v0x109b950_0 .net *"_s12", 0 0, L_0x1288e60;  1 drivers
v0x109ba30_0 .net *"_s16", 0 0, L_0x12891c0;  1 drivers
v0x109bb60_0 .net *"_s20", 0 0, L_0x12894d0;  1 drivers
v0x109bc40_0 .net *"_s24", 0 0, L_0x12898c0;  1 drivers
v0x109bd20_0 .net *"_s28", 0 0, L_0x1289850;  1 drivers
v0x109be00_0 .net *"_s4", 0 0, L_0x1288800;  1 drivers
v0x109bf70_0 .net *"_s8", 0 0, L_0x1288b50;  1 drivers
v0x109c050_0 .net "out", 7 0, L_0x1289bd0;  alias, 1 drivers
L_0x12885b0 .part L_0x13543b0, 0, 1;
L_0x1288710 .part v0x12010b0_0, 0, 1;
L_0x12888c0 .part L_0x13543b0, 1, 1;
L_0x1288ab0 .part v0x12010b0_0, 1, 1;
L_0x1288c10 .part L_0x13543b0, 2, 1;
L_0x1288d70 .part v0x12010b0_0, 2, 1;
L_0x1288f20 .part L_0x13543b0, 3, 1;
L_0x1289080 .part v0x12010b0_0, 3, 1;
L_0x1289280 .part L_0x13543b0, 4, 1;
L_0x12893e0 .part v0x12010b0_0, 4, 1;
L_0x1289540 .part L_0x13543b0, 5, 1;
L_0x12897b0 .part v0x12010b0_0, 5, 1;
L_0x1289980 .part L_0x13543b0, 6, 1;
L_0x1289ae0 .part v0x12010b0_0, 6, 1;
LS_0x1289bd0_0_0 .concat8 [ 1 1 1 1], L_0x12884f0, L_0x1288800, L_0x1288b50, L_0x1288e60;
LS_0x1289bd0_0_4 .concat8 [ 1 1 1 1], L_0x12891c0, L_0x12894d0, L_0x12898c0, L_0x1289850;
L_0x1289bd0 .concat8 [ 4 4 0 0], LS_0x1289bd0_0_0, LS_0x1289bd0_0_4;
L_0x1289f90 .part L_0x13543b0, 7, 1;
L_0x128a180 .part v0x12010b0_0, 7, 1;
S_0x1099200 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x1099410 .param/l "i" 0 4 54, +C4<00>;
L_0x12884f0/d .functor AND 1, L_0x12885b0, L_0x1288710, C4<1>, C4<1>;
L_0x12884f0 .delay 1 (30000,30000,30000) L_0x12884f0/d;
v0x10994f0_0 .net *"_s0", 0 0, L_0x12885b0;  1 drivers
v0x10995d0_0 .net *"_s1", 0 0, L_0x1288710;  1 drivers
S_0x10996b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x10998c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1288800/d .functor AND 1, L_0x12888c0, L_0x1288ab0, C4<1>, C4<1>;
L_0x1288800 .delay 1 (30000,30000,30000) L_0x1288800/d;
v0x1099980_0 .net *"_s0", 0 0, L_0x12888c0;  1 drivers
v0x1099a60_0 .net *"_s1", 0 0, L_0x1288ab0;  1 drivers
S_0x1099b40 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x1099d50 .param/l "i" 0 4 54, +C4<010>;
L_0x1288b50/d .functor AND 1, L_0x1288c10, L_0x1288d70, C4<1>, C4<1>;
L_0x1288b50 .delay 1 (30000,30000,30000) L_0x1288b50/d;
v0x1099df0_0 .net *"_s0", 0 0, L_0x1288c10;  1 drivers
v0x1099ed0_0 .net *"_s1", 0 0, L_0x1288d70;  1 drivers
S_0x1099fb0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x109a1c0 .param/l "i" 0 4 54, +C4<011>;
L_0x1288e60/d .functor AND 1, L_0x1288f20, L_0x1289080, C4<1>, C4<1>;
L_0x1288e60 .delay 1 (30000,30000,30000) L_0x1288e60/d;
v0x109a280_0 .net *"_s0", 0 0, L_0x1288f20;  1 drivers
v0x109a360_0 .net *"_s1", 0 0, L_0x1289080;  1 drivers
S_0x109a440 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x109a6a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12891c0/d .functor AND 1, L_0x1289280, L_0x12893e0, C4<1>, C4<1>;
L_0x12891c0 .delay 1 (30000,30000,30000) L_0x12891c0/d;
v0x109a760_0 .net *"_s0", 0 0, L_0x1289280;  1 drivers
v0x109a840_0 .net *"_s1", 0 0, L_0x12893e0;  1 drivers
S_0x109a920 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x109ab30 .param/l "i" 0 4 54, +C4<0101>;
L_0x12894d0/d .functor AND 1, L_0x1289540, L_0x12897b0, C4<1>, C4<1>;
L_0x12894d0 .delay 1 (30000,30000,30000) L_0x12894d0/d;
v0x109abf0_0 .net *"_s0", 0 0, L_0x1289540;  1 drivers
v0x109acd0_0 .net *"_s1", 0 0, L_0x12897b0;  1 drivers
S_0x109adb0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x109afc0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12898c0/d .functor AND 1, L_0x1289980, L_0x1289ae0, C4<1>, C4<1>;
L_0x12898c0 .delay 1 (30000,30000,30000) L_0x12898c0/d;
v0x109b080_0 .net *"_s0", 0 0, L_0x1289980;  1 drivers
v0x109b160_0 .net *"_s1", 0 0, L_0x1289ae0;  1 drivers
S_0x109b240 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1098fa0;
 .timescale -9 -12;
P_0x109b450 .param/l "i" 0 4 54, +C4<0111>;
L_0x1289850/d .functor AND 1, L_0x1289f90, L_0x128a180, C4<1>, C4<1>;
L_0x1289850 .delay 1 (30000,30000,30000) L_0x1289850/d;
v0x109b510_0 .net *"_s0", 0 0, L_0x1289f90;  1 drivers
v0x109b5f0_0 .net *"_s1", 0 0, L_0x128a180;  1 drivers
S_0x109c1b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1098d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x128bbd0/d .functor OR 1, L_0x128bc90, L_0x128be40, C4<0>, C4<0>;
L_0x128bbd0 .delay 1 (30000,30000,30000) L_0x128bbd0/d;
v0x109dd00_0 .net *"_s10", 0 0, L_0x128bc90;  1 drivers
v0x109dde0_0 .net *"_s12", 0 0, L_0x128be40;  1 drivers
v0x109dec0_0 .net "in", 7 0, L_0x1289bd0;  alias, 1 drivers
v0x109df90_0 .net "ors", 1 0, L_0x128b9f0;  1 drivers
v0x109e050_0 .net "out", 0 0, L_0x128bbd0;  alias, 1 drivers
L_0x128adc0 .part L_0x1289bd0, 0, 4;
L_0x128b9f0 .concat8 [ 1 1 0 0], L_0x128aab0, L_0x128b6e0;
L_0x128bb30 .part L_0x1289bd0, 4, 4;
L_0x128bc90 .part L_0x128b9f0, 0, 1;
L_0x128be40 .part L_0x128b9f0, 1, 1;
S_0x109c370 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x109c1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x128a270/d .functor OR 1, L_0x128a330, L_0x128a490, C4<0>, C4<0>;
L_0x128a270 .delay 1 (30000,30000,30000) L_0x128a270/d;
L_0x128a6c0/d .functor OR 1, L_0x128a7d0, L_0x128a930, C4<0>, C4<0>;
L_0x128a6c0 .delay 1 (30000,30000,30000) L_0x128a6c0/d;
L_0x128aab0/d .functor OR 1, L_0x128ab20, L_0x128acd0, C4<0>, C4<0>;
L_0x128aab0 .delay 1 (30000,30000,30000) L_0x128aab0/d;
v0x109c5c0_0 .net *"_s0", 0 0, L_0x128a270;  1 drivers
v0x109c6c0_0 .net *"_s10", 0 0, L_0x128a7d0;  1 drivers
v0x109c7a0_0 .net *"_s12", 0 0, L_0x128a930;  1 drivers
v0x109c860_0 .net *"_s14", 0 0, L_0x128ab20;  1 drivers
v0x109c940_0 .net *"_s16", 0 0, L_0x128acd0;  1 drivers
v0x109ca70_0 .net *"_s3", 0 0, L_0x128a330;  1 drivers
v0x109cb50_0 .net *"_s5", 0 0, L_0x128a490;  1 drivers
v0x109cc30_0 .net *"_s6", 0 0, L_0x128a6c0;  1 drivers
v0x109cd10_0 .net "in", 3 0, L_0x128adc0;  1 drivers
v0x109ce80_0 .net "ors", 1 0, L_0x128a5d0;  1 drivers
v0x109cf60_0 .net "out", 0 0, L_0x128aab0;  1 drivers
L_0x128a330 .part L_0x128adc0, 0, 1;
L_0x128a490 .part L_0x128adc0, 1, 1;
L_0x128a5d0 .concat8 [ 1 1 0 0], L_0x128a270, L_0x128a6c0;
L_0x128a7d0 .part L_0x128adc0, 2, 1;
L_0x128a930 .part L_0x128adc0, 3, 1;
L_0x128ab20 .part L_0x128a5d0, 0, 1;
L_0x128acd0 .part L_0x128a5d0, 1, 1;
S_0x109d080 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x109c1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x128aef0/d .functor OR 1, L_0x128af60, L_0x128b0c0, C4<0>, C4<0>;
L_0x128aef0 .delay 1 (30000,30000,30000) L_0x128aef0/d;
L_0x128b2f0/d .functor OR 1, L_0x128b400, L_0x128b560, C4<0>, C4<0>;
L_0x128b2f0 .delay 1 (30000,30000,30000) L_0x128b2f0/d;
L_0x128b6e0/d .functor OR 1, L_0x128b750, L_0x128b900, C4<0>, C4<0>;
L_0x128b6e0 .delay 1 (30000,30000,30000) L_0x128b6e0/d;
v0x109d240_0 .net *"_s0", 0 0, L_0x128aef0;  1 drivers
v0x109d340_0 .net *"_s10", 0 0, L_0x128b400;  1 drivers
v0x109d420_0 .net *"_s12", 0 0, L_0x128b560;  1 drivers
v0x109d4e0_0 .net *"_s14", 0 0, L_0x128b750;  1 drivers
v0x109d5c0_0 .net *"_s16", 0 0, L_0x128b900;  1 drivers
v0x109d6f0_0 .net *"_s3", 0 0, L_0x128af60;  1 drivers
v0x109d7d0_0 .net *"_s5", 0 0, L_0x128b0c0;  1 drivers
v0x109d8b0_0 .net *"_s6", 0 0, L_0x128b2f0;  1 drivers
v0x109d990_0 .net "in", 3 0, L_0x128bb30;  1 drivers
v0x109db00_0 .net "ors", 1 0, L_0x128b200;  1 drivers
v0x109dbe0_0 .net "out", 0 0, L_0x128b6e0;  1 drivers
L_0x128af60 .part L_0x128bb30, 0, 1;
L_0x128b0c0 .part L_0x128bb30, 1, 1;
L_0x128b200 .concat8 [ 1 1 0 0], L_0x128aef0, L_0x128b2f0;
L_0x128b400 .part L_0x128bb30, 2, 1;
L_0x128b560 .part L_0x128bb30, 3, 1;
L_0x128b750 .part L_0x128b200, 0, 1;
L_0x128b900 .part L_0x128b200, 1, 1;
S_0x109e4f0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1097590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10a3920_0 .net "ands", 7 0, L_0x1286190;  1 drivers
v0x10a3a30_0 .net "in", 7 0, L_0x12845f0;  alias, 1 drivers
v0x10a3af0_0 .net "out", 0 0, L_0x1288190;  alias, 1 drivers
v0x10a3bc0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x109e740 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x109e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10a0e80_0 .net "A", 7 0, L_0x12845f0;  alias, 1 drivers
v0x10a0f80_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10a1040_0 .net *"_s0", 0 0, L_0x1284980;  1 drivers
v0x10a1100_0 .net *"_s12", 0 0, L_0x1285340;  1 drivers
v0x10a11e0_0 .net *"_s16", 0 0, L_0x12856a0;  1 drivers
v0x10a1310_0 .net *"_s20", 0 0, L_0x1285ad0;  1 drivers
v0x10a13f0_0 .net *"_s24", 0 0, L_0x1285e00;  1 drivers
v0x10a14d0_0 .net *"_s28", 0 0, L_0x1285d90;  1 drivers
v0x10a15b0_0 .net *"_s4", 0 0, L_0x1284d20;  1 drivers
v0x10a1720_0 .net *"_s8", 0 0, L_0x1285030;  1 drivers
v0x10a1800_0 .net "out", 7 0, L_0x1286190;  alias, 1 drivers
L_0x1284a90 .part L_0x12845f0, 0, 1;
L_0x1284c80 .part v0x12010b0_0, 0, 1;
L_0x1284de0 .part L_0x12845f0, 1, 1;
L_0x1284f40 .part v0x12010b0_0, 1, 1;
L_0x12850f0 .part L_0x12845f0, 2, 1;
L_0x1285250 .part v0x12010b0_0, 2, 1;
L_0x1285400 .part L_0x12845f0, 3, 1;
L_0x1285560 .part v0x12010b0_0, 3, 1;
L_0x1285760 .part L_0x12845f0, 4, 1;
L_0x12859d0 .part v0x12010b0_0, 4, 1;
L_0x1285b40 .part L_0x12845f0, 5, 1;
L_0x1285ca0 .part v0x12010b0_0, 5, 1;
L_0x1285ec0 .part L_0x12845f0, 6, 1;
L_0x1286020 .part v0x12010b0_0, 6, 1;
LS_0x1286190_0_0 .concat8 [ 1 1 1 1], L_0x1284980, L_0x1284d20, L_0x1285030, L_0x1285340;
LS_0x1286190_0_4 .concat8 [ 1 1 1 1], L_0x12856a0, L_0x1285ad0, L_0x1285e00, L_0x1285d90;
L_0x1286190 .concat8 [ 4 4 0 0], LS_0x1286190_0_0, LS_0x1286190_0_4;
L_0x1286550 .part L_0x12845f0, 7, 1;
L_0x1286740 .part v0x12010b0_0, 7, 1;
S_0x109e980 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x109eb90 .param/l "i" 0 4 54, +C4<00>;
L_0x1284980/d .functor AND 1, L_0x1284a90, L_0x1284c80, C4<1>, C4<1>;
L_0x1284980 .delay 1 (30000,30000,30000) L_0x1284980/d;
v0x109ec70_0 .net *"_s0", 0 0, L_0x1284a90;  1 drivers
v0x109ed50_0 .net *"_s1", 0 0, L_0x1284c80;  1 drivers
S_0x109ee30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x109f040 .param/l "i" 0 4 54, +C4<01>;
L_0x1284d20/d .functor AND 1, L_0x1284de0, L_0x1284f40, C4<1>, C4<1>;
L_0x1284d20 .delay 1 (30000,30000,30000) L_0x1284d20/d;
v0x109f100_0 .net *"_s0", 0 0, L_0x1284de0;  1 drivers
v0x109f1e0_0 .net *"_s1", 0 0, L_0x1284f40;  1 drivers
S_0x109f2c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x109f500 .param/l "i" 0 4 54, +C4<010>;
L_0x1285030/d .functor AND 1, L_0x12850f0, L_0x1285250, C4<1>, C4<1>;
L_0x1285030 .delay 1 (30000,30000,30000) L_0x1285030/d;
v0x109f5a0_0 .net *"_s0", 0 0, L_0x12850f0;  1 drivers
v0x109f680_0 .net *"_s1", 0 0, L_0x1285250;  1 drivers
S_0x109f760 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x109f970 .param/l "i" 0 4 54, +C4<011>;
L_0x1285340/d .functor AND 1, L_0x1285400, L_0x1285560, C4<1>, C4<1>;
L_0x1285340 .delay 1 (30000,30000,30000) L_0x1285340/d;
v0x109fa30_0 .net *"_s0", 0 0, L_0x1285400;  1 drivers
v0x109fb10_0 .net *"_s1", 0 0, L_0x1285560;  1 drivers
S_0x109fbf0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x109fe50 .param/l "i" 0 4 54, +C4<0100>;
L_0x12856a0/d .functor AND 1, L_0x1285760, L_0x12859d0, C4<1>, C4<1>;
L_0x12856a0 .delay 1 (30000,30000,30000) L_0x12856a0/d;
v0x109ff10_0 .net *"_s0", 0 0, L_0x1285760;  1 drivers
v0x109fff0_0 .net *"_s1", 0 0, L_0x12859d0;  1 drivers
S_0x10a00d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x10a02e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1285ad0/d .functor AND 1, L_0x1285b40, L_0x1285ca0, C4<1>, C4<1>;
L_0x1285ad0 .delay 1 (30000,30000,30000) L_0x1285ad0/d;
v0x10a03a0_0 .net *"_s0", 0 0, L_0x1285b40;  1 drivers
v0x10a0480_0 .net *"_s1", 0 0, L_0x1285ca0;  1 drivers
S_0x10a0560 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x10a0770 .param/l "i" 0 4 54, +C4<0110>;
L_0x1285e00/d .functor AND 1, L_0x1285ec0, L_0x1286020, C4<1>, C4<1>;
L_0x1285e00 .delay 1 (30000,30000,30000) L_0x1285e00/d;
v0x10a0830_0 .net *"_s0", 0 0, L_0x1285ec0;  1 drivers
v0x10a0910_0 .net *"_s1", 0 0, L_0x1286020;  1 drivers
S_0x10a09f0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x109e740;
 .timescale -9 -12;
P_0x10a0c00 .param/l "i" 0 4 54, +C4<0111>;
L_0x1285d90/d .functor AND 1, L_0x1286550, L_0x1286740, C4<1>, C4<1>;
L_0x1285d90 .delay 1 (30000,30000,30000) L_0x1285d90/d;
v0x10a0cc0_0 .net *"_s0", 0 0, L_0x1286550;  1 drivers
v0x10a0da0_0 .net *"_s1", 0 0, L_0x1286740;  1 drivers
S_0x10a1960 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x109e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1288190/d .functor OR 1, L_0x1288250, L_0x1288400, C4<0>, C4<0>;
L_0x1288190 .delay 1 (30000,30000,30000) L_0x1288190/d;
v0x10a34b0_0 .net *"_s10", 0 0, L_0x1288250;  1 drivers
v0x10a3590_0 .net *"_s12", 0 0, L_0x1288400;  1 drivers
v0x10a3670_0 .net "in", 7 0, L_0x1286190;  alias, 1 drivers
v0x10a3740_0 .net "ors", 1 0, L_0x1287fb0;  1 drivers
v0x10a3800_0 .net "out", 0 0, L_0x1288190;  alias, 1 drivers
L_0x1287380 .part L_0x1286190, 0, 4;
L_0x1287fb0 .concat8 [ 1 1 0 0], L_0x1287070, L_0x1287ca0;
L_0x12880f0 .part L_0x1286190, 4, 4;
L_0x1288250 .part L_0x1287fb0, 0, 1;
L_0x1288400 .part L_0x1287fb0, 1, 1;
S_0x10a1b20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10a1960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1286830/d .functor OR 1, L_0x12868f0, L_0x1286a50, C4<0>, C4<0>;
L_0x1286830 .delay 1 (30000,30000,30000) L_0x1286830/d;
L_0x1286c80/d .functor OR 1, L_0x1286d90, L_0x1286ef0, C4<0>, C4<0>;
L_0x1286c80 .delay 1 (30000,30000,30000) L_0x1286c80/d;
L_0x1287070/d .functor OR 1, L_0x12870e0, L_0x1287290, C4<0>, C4<0>;
L_0x1287070 .delay 1 (30000,30000,30000) L_0x1287070/d;
v0x10a1d70_0 .net *"_s0", 0 0, L_0x1286830;  1 drivers
v0x10a1e70_0 .net *"_s10", 0 0, L_0x1286d90;  1 drivers
v0x10a1f50_0 .net *"_s12", 0 0, L_0x1286ef0;  1 drivers
v0x10a2010_0 .net *"_s14", 0 0, L_0x12870e0;  1 drivers
v0x10a20f0_0 .net *"_s16", 0 0, L_0x1287290;  1 drivers
v0x10a2220_0 .net *"_s3", 0 0, L_0x12868f0;  1 drivers
v0x10a2300_0 .net *"_s5", 0 0, L_0x1286a50;  1 drivers
v0x10a23e0_0 .net *"_s6", 0 0, L_0x1286c80;  1 drivers
v0x10a24c0_0 .net "in", 3 0, L_0x1287380;  1 drivers
v0x10a2630_0 .net "ors", 1 0, L_0x1286b90;  1 drivers
v0x10a2710_0 .net "out", 0 0, L_0x1287070;  1 drivers
L_0x12868f0 .part L_0x1287380, 0, 1;
L_0x1286a50 .part L_0x1287380, 1, 1;
L_0x1286b90 .concat8 [ 1 1 0 0], L_0x1286830, L_0x1286c80;
L_0x1286d90 .part L_0x1287380, 2, 1;
L_0x1286ef0 .part L_0x1287380, 3, 1;
L_0x12870e0 .part L_0x1286b90, 0, 1;
L_0x1287290 .part L_0x1286b90, 1, 1;
S_0x10a2830 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10a1960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12874b0/d .functor OR 1, L_0x1287520, L_0x1287680, C4<0>, C4<0>;
L_0x12874b0 .delay 1 (30000,30000,30000) L_0x12874b0/d;
L_0x12878b0/d .functor OR 1, L_0x12879c0, L_0x1287b20, C4<0>, C4<0>;
L_0x12878b0 .delay 1 (30000,30000,30000) L_0x12878b0/d;
L_0x1287ca0/d .functor OR 1, L_0x1287d10, L_0x1287ec0, C4<0>, C4<0>;
L_0x1287ca0 .delay 1 (30000,30000,30000) L_0x1287ca0/d;
v0x10a29f0_0 .net *"_s0", 0 0, L_0x12874b0;  1 drivers
v0x10a2af0_0 .net *"_s10", 0 0, L_0x12879c0;  1 drivers
v0x10a2bd0_0 .net *"_s12", 0 0, L_0x1287b20;  1 drivers
v0x10a2c90_0 .net *"_s14", 0 0, L_0x1287d10;  1 drivers
v0x10a2d70_0 .net *"_s16", 0 0, L_0x1287ec0;  1 drivers
v0x10a2ea0_0 .net *"_s3", 0 0, L_0x1287520;  1 drivers
v0x10a2f80_0 .net *"_s5", 0 0, L_0x1287680;  1 drivers
v0x10a3060_0 .net *"_s6", 0 0, L_0x12878b0;  1 drivers
v0x10a3140_0 .net "in", 3 0, L_0x12880f0;  1 drivers
v0x10a32b0_0 .net "ors", 1 0, L_0x12877c0;  1 drivers
v0x10a3390_0 .net "out", 0 0, L_0x1287ca0;  1 drivers
L_0x1287520 .part L_0x12880f0, 0, 1;
L_0x1287680 .part L_0x12880f0, 1, 1;
L_0x12877c0 .concat8 [ 1 1 0 0], L_0x12874b0, L_0x12878b0;
L_0x12879c0 .part L_0x12880f0, 2, 1;
L_0x1287b20 .part L_0x12880f0, 3, 1;
L_0x1287d10 .part L_0x12877c0, 0, 1;
L_0x1287ec0 .part L_0x12877c0, 1, 1;
S_0x10a3ca0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1097590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1283960/d .functor XNOR 1, L_0x128c030, L_0x1282620, C4<0>, C4<0>;
L_0x1283960 .delay 1 (20000,20000,20000) L_0x1283960/d;
L_0x1283bd0/d .functor AND 1, L_0x128c030, L_0x1282960, C4<1>, C4<1>;
L_0x1283bd0 .delay 1 (30000,30000,30000) L_0x1283bd0/d;
L_0x1283c40/d .functor AND 1, L_0x1283960, L_0x12826c0, C4<1>, C4<1>;
L_0x1283c40 .delay 1 (30000,30000,30000) L_0x1283c40/d;
L_0x1283da0/d .functor OR 1, L_0x1283c40, L_0x1283bd0, C4<0>, C4<0>;
L_0x1283da0 .delay 1 (30000,30000,30000) L_0x1283da0/d;
v0x10a3f50_0 .net "a", 0 0, L_0x128c030;  alias, 1 drivers
v0x10a4040_0 .net "a_", 0 0, L_0x1282800;  alias, 1 drivers
v0x10a4100_0 .net "b", 0 0, L_0x1282620;  alias, 1 drivers
v0x10a41f0_0 .net "b_", 0 0, L_0x1282960;  alias, 1 drivers
v0x10a4290_0 .net "carryin", 0 0, L_0x12826c0;  alias, 1 drivers
v0x10a43d0_0 .net "eq", 0 0, L_0x1283960;  1 drivers
v0x10a4490_0 .net "lt", 0 0, L_0x1283bd0;  1 drivers
v0x10a4550_0 .net "out", 0 0, L_0x1283da0;  1 drivers
v0x10a4610_0 .net "w0", 0 0, L_0x1283c40;  1 drivers
S_0x10a4860 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1097590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1283740/d .functor OR 1, L_0x1283290, L_0x10a5ac0, C4<0>, C4<0>;
L_0x1283740 .delay 1 (30000,30000,30000) L_0x1283740/d;
v0x10a5650_0 .net "a", 0 0, L_0x128c030;  alias, 1 drivers
v0x10a57a0_0 .net "b", 0 0, L_0x1282960;  alias, 1 drivers
v0x10a5860_0 .net "c1", 0 0, L_0x1283290;  1 drivers
v0x10a5900_0 .net "c2", 0 0, L_0x10a5ac0;  1 drivers
v0x10a59d0_0 .net "carryin", 0 0, L_0x12826c0;  alias, 1 drivers
v0x10a5b50_0 .net "carryout", 0 0, L_0x1283740;  1 drivers
v0x10a5bf0_0 .net "s1", 0 0, L_0x12831d0;  1 drivers
v0x10a5c90_0 .net "sum", 0 0, L_0x12833f0;  1 drivers
S_0x10a4ab0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10a4860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12831d0/d .functor XOR 1, L_0x128c030, L_0x1282960, C4<0>, C4<0>;
L_0x12831d0 .delay 1 (30000,30000,30000) L_0x12831d0/d;
L_0x1283290/d .functor AND 1, L_0x128c030, L_0x1282960, C4<1>, C4<1>;
L_0x1283290 .delay 1 (30000,30000,30000) L_0x1283290/d;
v0x10a4d10_0 .net "a", 0 0, L_0x128c030;  alias, 1 drivers
v0x10a4dd0_0 .net "b", 0 0, L_0x1282960;  alias, 1 drivers
v0x10a4e90_0 .net "carryout", 0 0, L_0x1283290;  alias, 1 drivers
v0x10a4f30_0 .net "sum", 0 0, L_0x12831d0;  alias, 1 drivers
S_0x10a5060 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10a4860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12833f0/d .functor XOR 1, L_0x12831d0, L_0x12826c0, C4<0>, C4<0>;
L_0x12833f0 .delay 1 (30000,30000,30000) L_0x12833f0/d;
L_0x10a5ac0/d .functor AND 1, L_0x12831d0, L_0x12826c0, C4<1>, C4<1>;
L_0x10a5ac0 .delay 1 (30000,30000,30000) L_0x10a5ac0/d;
v0x10a52c0_0 .net "a", 0 0, L_0x12831d0;  alias, 1 drivers
v0x10a5390_0 .net "b", 0 0, L_0x12826c0;  alias, 1 drivers
v0x10a5430_0 .net "carryout", 0 0, L_0x10a5ac0;  alias, 1 drivers
v0x10a5500_0 .net "sum", 0 0, L_0x12833f0;  alias, 1 drivers
S_0x10a70b0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10972c0;
 .timescale -9 -12;
L_0x2b0ab3d05eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x128c0d0/d .functor OR 1, L_0x2b0ab3d05eb8, L_0x2b0ab3d05f00, C4<0>, C4<0>;
L_0x128c0d0 .delay 1 (30000,30000,30000) L_0x128c0d0/d;
v0x10a72a0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05eb8;  1 drivers
v0x10a7380_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d05f00;  1 drivers
S_0x10a7460 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x10a7670 .param/l "i" 0 3 41, +C4<01110>;
S_0x10a7730 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10a7460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x128c3e0/d .functor NOT 1, L_0x1295b80, C4<0>, C4<0>, C4<0>;
L_0x128c3e0 .delay 1 (10000,10000,10000) L_0x128c3e0/d;
L_0x128c540/d .functor NOT 1, L_0x1247990, C4<0>, C4<0>, C4<0>;
L_0x128c540 .delay 1 (10000,10000,10000) L_0x128c540/d;
L_0x128d590/d .functor XOR 1, L_0x1295b80, L_0x1247990, C4<0>, C4<0>;
L_0x128d590 .delay 1 (30000,30000,30000) L_0x128d590/d;
L_0x2b0ab3d05f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d05f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x128dc40/d .functor OR 1, L_0x2b0ab3d05f48, L_0x2b0ab3d05f90, C4<0>, C4<0>;
L_0x128dc40 .delay 1 (30000,30000,30000) L_0x128dc40/d;
L_0x128de40/d .functor AND 1, L_0x1295b80, L_0x1247990, C4<1>, C4<1>;
L_0x128de40 .delay 1 (30000,30000,30000) L_0x128de40/d;
L_0x128df00/d .functor NAND 1, L_0x1295b80, L_0x1247990, C4<1>, C4<1>;
L_0x128df00 .delay 1 (20000,20000,20000) L_0x128df00/d;
L_0x128e060/d .functor XOR 1, L_0x1295b80, L_0x1247990, C4<0>, C4<0>;
L_0x128e060 .delay 1 (20000,20000,20000) L_0x128e060/d;
L_0x128e510/d .functor OR 1, L_0x1295b80, L_0x1247990, C4<0>, C4<0>;
L_0x128e510 .delay 1 (30000,30000,30000) L_0x128e510/d;
L_0x1295a80/d .functor NOT 1, L_0x1291da0, C4<0>, C4<0>, C4<0>;
L_0x1295a80 .delay 1 (10000,10000,10000) L_0x1295a80/d;
v0x10b5e60_0 .net "A", 0 0, L_0x1295b80;  1 drivers
v0x10b5f20_0 .net "A_", 0 0, L_0x128c3e0;  1 drivers
v0x10b5fe0_0 .net "B", 0 0, L_0x1247990;  1 drivers
v0x10b60b0_0 .net "B_", 0 0, L_0x128c540;  1 drivers
v0x10b6150_0 .net *"_s12", 0 0, L_0x128dc40;  1 drivers
v0x10b6240_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d05f48;  1 drivers
v0x10b6300_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d05f90;  1 drivers
v0x10b63e0_0 .net *"_s18", 0 0, L_0x128de40;  1 drivers
v0x10b64c0_0 .net *"_s20", 0 0, L_0x128df00;  1 drivers
v0x10b6630_0 .net *"_s22", 0 0, L_0x128e060;  1 drivers
v0x10b6710_0 .net *"_s24", 0 0, L_0x128e510;  1 drivers
o0x2b0ab3cc5d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10b67f0_0 name=_s30
o0x2b0ab3cc5d58 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10b68d0_0 name=_s32
v0x10b69b0_0 .net *"_s8", 0 0, L_0x128d590;  1 drivers
v0x10b6a90_0 .net "carryin", 0 0, L_0x1247b40;  1 drivers
v0x10b6b30_0 .net "carryout", 0 0, L_0x1295720;  1 drivers
v0x10b6bd0_0 .net "carryouts", 7 0, L_0x1354580;  1 drivers
v0x10b6d80_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10b6e20_0 .net "result", 0 0, L_0x1291da0;  1 drivers
v0x10b6f10_0 .net "results", 7 0, L_0x128e2e0;  1 drivers
v0x10b7020_0 .net "zero", 0 0, L_0x1295a80;  1 drivers
LS_0x128e2e0_0_0 .concat8 [ 1 1 1 1], L_0x128ca60, L_0x128d090, L_0x128d590, L_0x128dc40;
LS_0x128e2e0_0_4 .concat8 [ 1 1 1 1], L_0x128de40, L_0x128df00, L_0x128e060, L_0x128e510;
L_0x128e2e0 .concat8 [ 4 4 0 0], LS_0x128e2e0_0_0, LS_0x128e2e0_0_4;
LS_0x1354580_0_0 .concat [ 1 1 1 1], L_0x128cd10, L_0x128d430, o0x2b0ab3cc5d28, L_0x128da90;
LS_0x1354580_0_4 .concat [ 4 0 0 0], o0x2b0ab3cc5d58;
L_0x1354580 .concat [ 4 4 0 0], LS_0x1354580_0_0, LS_0x1354580_0_4;
S_0x10a79b0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10a7730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x128cd10/d .functor OR 1, L_0x128c7f0, L_0x128cbb0, C4<0>, C4<0>;
L_0x128cd10 .delay 1 (30000,30000,30000) L_0x128cd10/d;
v0x10a87e0_0 .net "a", 0 0, L_0x1295b80;  alias, 1 drivers
v0x10a88a0_0 .net "b", 0 0, L_0x1247990;  alias, 1 drivers
v0x10a8970_0 .net "c1", 0 0, L_0x128c7f0;  1 drivers
v0x10a8a70_0 .net "c2", 0 0, L_0x128cbb0;  1 drivers
v0x10a8b40_0 .net "carryin", 0 0, L_0x1247b40;  alias, 1 drivers
v0x10a8c30_0 .net "carryout", 0 0, L_0x128cd10;  1 drivers
v0x10a8cd0_0 .net "s1", 0 0, L_0x128c730;  1 drivers
v0x10a8dc0_0 .net "sum", 0 0, L_0x128ca60;  1 drivers
S_0x10a7c20 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10a79b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x128c730/d .functor XOR 1, L_0x1295b80, L_0x1247990, C4<0>, C4<0>;
L_0x128c730 .delay 1 (30000,30000,30000) L_0x128c730/d;
L_0x128c7f0/d .functor AND 1, L_0x1295b80, L_0x1247990, C4<1>, C4<1>;
L_0x128c7f0 .delay 1 (30000,30000,30000) L_0x128c7f0/d;
v0x10a7e80_0 .net "a", 0 0, L_0x1295b80;  alias, 1 drivers
v0x10a7f60_0 .net "b", 0 0, L_0x1247990;  alias, 1 drivers
v0x10a8020_0 .net "carryout", 0 0, L_0x128c7f0;  alias, 1 drivers
v0x10a80c0_0 .net "sum", 0 0, L_0x128c730;  alias, 1 drivers
S_0x10a8200 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10a79b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x128ca60/d .functor XOR 1, L_0x128c730, L_0x1247b40, C4<0>, C4<0>;
L_0x128ca60 .delay 1 (30000,30000,30000) L_0x128ca60/d;
L_0x128cbb0/d .functor AND 1, L_0x128c730, L_0x1247b40, C4<1>, C4<1>;
L_0x128cbb0 .delay 1 (30000,30000,30000) L_0x128cbb0/d;
v0x10a8460_0 .net "a", 0 0, L_0x128c730;  alias, 1 drivers
v0x10a8500_0 .net "b", 0 0, L_0x1247b40;  alias, 1 drivers
v0x10a85a0_0 .net "carryout", 0 0, L_0x128cbb0;  alias, 1 drivers
v0x10a8670_0 .net "sum", 0 0, L_0x128ca60;  alias, 1 drivers
S_0x10a8e90 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10a7730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10ae280_0 .net "ands", 7 0, L_0x12937e0;  1 drivers
v0x10ae390_0 .net "in", 7 0, L_0x1354580;  alias, 1 drivers
v0x10ae450_0 .net "out", 0 0, L_0x1295720;  alias, 1 drivers
v0x10ae520_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10a90b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10a8e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10ab7e0_0 .net "A", 7 0, L_0x1354580;  alias, 1 drivers
v0x10ab8e0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10ab9a0_0 .net *"_s0", 0 0, L_0x1292100;  1 drivers
v0x10aba60_0 .net *"_s12", 0 0, L_0x1292a70;  1 drivers
v0x10abb40_0 .net *"_s16", 0 0, L_0x1292dd0;  1 drivers
v0x10abc70_0 .net *"_s20", 0 0, L_0x12930e0;  1 drivers
v0x10abd50_0 .net *"_s24", 0 0, L_0x12934d0;  1 drivers
v0x10abe30_0 .net *"_s28", 0 0, L_0x1293460;  1 drivers
v0x10abf10_0 .net *"_s4", 0 0, L_0x1292410;  1 drivers
v0x10ac080_0 .net *"_s8", 0 0, L_0x1292760;  1 drivers
v0x10ac160_0 .net "out", 7 0, L_0x12937e0;  alias, 1 drivers
L_0x12921c0 .part L_0x1354580, 0, 1;
L_0x1292320 .part v0x12010b0_0, 0, 1;
L_0x12924d0 .part L_0x1354580, 1, 1;
L_0x12926c0 .part v0x12010b0_0, 1, 1;
L_0x1292820 .part L_0x1354580, 2, 1;
L_0x1292980 .part v0x12010b0_0, 2, 1;
L_0x1292b30 .part L_0x1354580, 3, 1;
L_0x1292c90 .part v0x12010b0_0, 3, 1;
L_0x1292e90 .part L_0x1354580, 4, 1;
L_0x1292ff0 .part v0x12010b0_0, 4, 1;
L_0x1293150 .part L_0x1354580, 5, 1;
L_0x12933c0 .part v0x12010b0_0, 5, 1;
L_0x1293590 .part L_0x1354580, 6, 1;
L_0x12936f0 .part v0x12010b0_0, 6, 1;
LS_0x12937e0_0_0 .concat8 [ 1 1 1 1], L_0x1292100, L_0x1292410, L_0x1292760, L_0x1292a70;
LS_0x12937e0_0_4 .concat8 [ 1 1 1 1], L_0x1292dd0, L_0x12930e0, L_0x12934d0, L_0x1293460;
L_0x12937e0 .concat8 [ 4 4 0 0], LS_0x12937e0_0_0, LS_0x12937e0_0_4;
L_0x1293ba0 .part L_0x1354580, 7, 1;
L_0x1293d90 .part v0x12010b0_0, 7, 1;
S_0x10a9310 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10a9520 .param/l "i" 0 4 54, +C4<00>;
L_0x1292100/d .functor AND 1, L_0x12921c0, L_0x1292320, C4<1>, C4<1>;
L_0x1292100 .delay 1 (30000,30000,30000) L_0x1292100/d;
v0x10a9600_0 .net *"_s0", 0 0, L_0x12921c0;  1 drivers
v0x10a96e0_0 .net *"_s1", 0 0, L_0x1292320;  1 drivers
S_0x10a97c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10a99d0 .param/l "i" 0 4 54, +C4<01>;
L_0x1292410/d .functor AND 1, L_0x12924d0, L_0x12926c0, C4<1>, C4<1>;
L_0x1292410 .delay 1 (30000,30000,30000) L_0x1292410/d;
v0x10a9a90_0 .net *"_s0", 0 0, L_0x12924d0;  1 drivers
v0x10a9b70_0 .net *"_s1", 0 0, L_0x12926c0;  1 drivers
S_0x10a9c50 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10a9e60 .param/l "i" 0 4 54, +C4<010>;
L_0x1292760/d .functor AND 1, L_0x1292820, L_0x1292980, C4<1>, C4<1>;
L_0x1292760 .delay 1 (30000,30000,30000) L_0x1292760/d;
v0x10a9f00_0 .net *"_s0", 0 0, L_0x1292820;  1 drivers
v0x10a9fe0_0 .net *"_s1", 0 0, L_0x1292980;  1 drivers
S_0x10aa0c0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10aa2d0 .param/l "i" 0 4 54, +C4<011>;
L_0x1292a70/d .functor AND 1, L_0x1292b30, L_0x1292c90, C4<1>, C4<1>;
L_0x1292a70 .delay 1 (30000,30000,30000) L_0x1292a70/d;
v0x10aa390_0 .net *"_s0", 0 0, L_0x1292b30;  1 drivers
v0x10aa470_0 .net *"_s1", 0 0, L_0x1292c90;  1 drivers
S_0x10aa550 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10aa7b0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1292dd0/d .functor AND 1, L_0x1292e90, L_0x1292ff0, C4<1>, C4<1>;
L_0x1292dd0 .delay 1 (30000,30000,30000) L_0x1292dd0/d;
v0x10aa870_0 .net *"_s0", 0 0, L_0x1292e90;  1 drivers
v0x10aa950_0 .net *"_s1", 0 0, L_0x1292ff0;  1 drivers
S_0x10aaa30 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10aac40 .param/l "i" 0 4 54, +C4<0101>;
L_0x12930e0/d .functor AND 1, L_0x1293150, L_0x12933c0, C4<1>, C4<1>;
L_0x12930e0 .delay 1 (30000,30000,30000) L_0x12930e0/d;
v0x10aad00_0 .net *"_s0", 0 0, L_0x1293150;  1 drivers
v0x10aade0_0 .net *"_s1", 0 0, L_0x12933c0;  1 drivers
S_0x10aaec0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10ab0d0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12934d0/d .functor AND 1, L_0x1293590, L_0x12936f0, C4<1>, C4<1>;
L_0x12934d0 .delay 1 (30000,30000,30000) L_0x12934d0/d;
v0x10ab190_0 .net *"_s0", 0 0, L_0x1293590;  1 drivers
v0x10ab270_0 .net *"_s1", 0 0, L_0x12936f0;  1 drivers
S_0x10ab350 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10a90b0;
 .timescale -9 -12;
P_0x10ab560 .param/l "i" 0 4 54, +C4<0111>;
L_0x1293460/d .functor AND 1, L_0x1293ba0, L_0x1293d90, C4<1>, C4<1>;
L_0x1293460 .delay 1 (30000,30000,30000) L_0x1293460/d;
v0x10ab620_0 .net *"_s0", 0 0, L_0x1293ba0;  1 drivers
v0x10ab700_0 .net *"_s1", 0 0, L_0x1293d90;  1 drivers
S_0x10ac2c0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10a8e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1295720/d .functor OR 1, L_0x12957e0, L_0x1295990, C4<0>, C4<0>;
L_0x1295720 .delay 1 (30000,30000,30000) L_0x1295720/d;
v0x10ade10_0 .net *"_s10", 0 0, L_0x12957e0;  1 drivers
v0x10adef0_0 .net *"_s12", 0 0, L_0x1295990;  1 drivers
v0x10adfd0_0 .net "in", 7 0, L_0x12937e0;  alias, 1 drivers
v0x10ae0a0_0 .net "ors", 1 0, L_0x1295540;  1 drivers
v0x10ae160_0 .net "out", 0 0, L_0x1295720;  alias, 1 drivers
L_0x1294910 .part L_0x12937e0, 0, 4;
L_0x1295540 .concat8 [ 1 1 0 0], L_0x1294600, L_0x1295230;
L_0x1295680 .part L_0x12937e0, 4, 4;
L_0x12957e0 .part L_0x1295540, 0, 1;
L_0x1295990 .part L_0x1295540, 1, 1;
S_0x10ac480 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10ac2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1293e80/d .functor OR 1, L_0x1293f40, L_0x1293fe0, C4<0>, C4<0>;
L_0x1293e80 .delay 1 (30000,30000,30000) L_0x1293e80/d;
L_0x1294210/d .functor OR 1, L_0x1294320, L_0x1294480, C4<0>, C4<0>;
L_0x1294210 .delay 1 (30000,30000,30000) L_0x1294210/d;
L_0x1294600/d .functor OR 1, L_0x1294670, L_0x1294820, C4<0>, C4<0>;
L_0x1294600 .delay 1 (30000,30000,30000) L_0x1294600/d;
v0x10ac6d0_0 .net *"_s0", 0 0, L_0x1293e80;  1 drivers
v0x10ac7d0_0 .net *"_s10", 0 0, L_0x1294320;  1 drivers
v0x10ac8b0_0 .net *"_s12", 0 0, L_0x1294480;  1 drivers
v0x10ac970_0 .net *"_s14", 0 0, L_0x1294670;  1 drivers
v0x10aca50_0 .net *"_s16", 0 0, L_0x1294820;  1 drivers
v0x10acb80_0 .net *"_s3", 0 0, L_0x1293f40;  1 drivers
v0x10acc60_0 .net *"_s5", 0 0, L_0x1293fe0;  1 drivers
v0x10acd40_0 .net *"_s6", 0 0, L_0x1294210;  1 drivers
v0x10ace20_0 .net "in", 3 0, L_0x1294910;  1 drivers
v0x10acf90_0 .net "ors", 1 0, L_0x1294120;  1 drivers
v0x10ad070_0 .net "out", 0 0, L_0x1294600;  1 drivers
L_0x1293f40 .part L_0x1294910, 0, 1;
L_0x1293fe0 .part L_0x1294910, 1, 1;
L_0x1294120 .concat8 [ 1 1 0 0], L_0x1293e80, L_0x1294210;
L_0x1294320 .part L_0x1294910, 2, 1;
L_0x1294480 .part L_0x1294910, 3, 1;
L_0x1294670 .part L_0x1294120, 0, 1;
L_0x1294820 .part L_0x1294120, 1, 1;
S_0x10ad190 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10ac2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1294a40/d .functor OR 1, L_0x1294ab0, L_0x1294c10, C4<0>, C4<0>;
L_0x1294a40 .delay 1 (30000,30000,30000) L_0x1294a40/d;
L_0x1294e40/d .functor OR 1, L_0x1294f50, L_0x12950b0, C4<0>, C4<0>;
L_0x1294e40 .delay 1 (30000,30000,30000) L_0x1294e40/d;
L_0x1295230/d .functor OR 1, L_0x12952a0, L_0x1295450, C4<0>, C4<0>;
L_0x1295230 .delay 1 (30000,30000,30000) L_0x1295230/d;
v0x10ad350_0 .net *"_s0", 0 0, L_0x1294a40;  1 drivers
v0x10ad450_0 .net *"_s10", 0 0, L_0x1294f50;  1 drivers
v0x10ad530_0 .net *"_s12", 0 0, L_0x12950b0;  1 drivers
v0x10ad5f0_0 .net *"_s14", 0 0, L_0x12952a0;  1 drivers
v0x10ad6d0_0 .net *"_s16", 0 0, L_0x1295450;  1 drivers
v0x10ad800_0 .net *"_s3", 0 0, L_0x1294ab0;  1 drivers
v0x10ad8e0_0 .net *"_s5", 0 0, L_0x1294c10;  1 drivers
v0x10ad9c0_0 .net *"_s6", 0 0, L_0x1294e40;  1 drivers
v0x10adaa0_0 .net "in", 3 0, L_0x1295680;  1 drivers
v0x10adc10_0 .net "ors", 1 0, L_0x1294d50;  1 drivers
v0x10adcf0_0 .net "out", 0 0, L_0x1295230;  1 drivers
L_0x1294ab0 .part L_0x1295680, 0, 1;
L_0x1294c10 .part L_0x1295680, 1, 1;
L_0x1294d50 .concat8 [ 1 1 0 0], L_0x1294a40, L_0x1294e40;
L_0x1294f50 .part L_0x1295680, 2, 1;
L_0x12950b0 .part L_0x1295680, 3, 1;
L_0x12952a0 .part L_0x1294d50, 0, 1;
L_0x1295450 .part L_0x1294d50, 1, 1;
S_0x10ae600 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10a7730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10b3a30_0 .net "ands", 7 0, L_0x128fda0;  1 drivers
v0x10b3b40_0 .net "in", 7 0, L_0x128e2e0;  alias, 1 drivers
v0x10b3c00_0 .net "out", 0 0, L_0x1291da0;  alias, 1 drivers
v0x10b3cd0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10ae850 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10ae600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10b0f90_0 .net "A", 7 0, L_0x128e2e0;  alias, 1 drivers
v0x10b1090_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10b1150_0 .net *"_s0", 0 0, L_0x128e670;  1 drivers
v0x10b1210_0 .net *"_s12", 0 0, L_0x128f030;  1 drivers
v0x10b12f0_0 .net *"_s16", 0 0, L_0x128f390;  1 drivers
v0x10b1420_0 .net *"_s20", 0 0, L_0x128f760;  1 drivers
v0x10b1500_0 .net *"_s24", 0 0, L_0x128fa90;  1 drivers
v0x10b15e0_0 .net *"_s28", 0 0, L_0x128fa20;  1 drivers
v0x10b16c0_0 .net *"_s4", 0 0, L_0x128ea10;  1 drivers
v0x10b1830_0 .net *"_s8", 0 0, L_0x128ed20;  1 drivers
v0x10b1910_0 .net "out", 7 0, L_0x128fda0;  alias, 1 drivers
L_0x128e780 .part L_0x128e2e0, 0, 1;
L_0x128e970 .part v0x12010b0_0, 0, 1;
L_0x128ead0 .part L_0x128e2e0, 1, 1;
L_0x128ec30 .part v0x12010b0_0, 1, 1;
L_0x128ede0 .part L_0x128e2e0, 2, 1;
L_0x128ef40 .part v0x12010b0_0, 2, 1;
L_0x128f0f0 .part L_0x128e2e0, 3, 1;
L_0x128f250 .part v0x12010b0_0, 3, 1;
L_0x128f450 .part L_0x128e2e0, 4, 1;
L_0x128f6c0 .part v0x12010b0_0, 4, 1;
L_0x128f7d0 .part L_0x128e2e0, 5, 1;
L_0x128f930 .part v0x12010b0_0, 5, 1;
L_0x128fb50 .part L_0x128e2e0, 6, 1;
L_0x128fcb0 .part v0x12010b0_0, 6, 1;
LS_0x128fda0_0_0 .concat8 [ 1 1 1 1], L_0x128e670, L_0x128ea10, L_0x128ed20, L_0x128f030;
LS_0x128fda0_0_4 .concat8 [ 1 1 1 1], L_0x128f390, L_0x128f760, L_0x128fa90, L_0x128fa20;
L_0x128fda0 .concat8 [ 4 4 0 0], LS_0x128fda0_0_0, LS_0x128fda0_0_4;
L_0x1290160 .part L_0x128e2e0, 7, 1;
L_0x1290350 .part v0x12010b0_0, 7, 1;
S_0x10aea90 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10aeca0 .param/l "i" 0 4 54, +C4<00>;
L_0x128e670/d .functor AND 1, L_0x128e780, L_0x128e970, C4<1>, C4<1>;
L_0x128e670 .delay 1 (30000,30000,30000) L_0x128e670/d;
v0x10aed80_0 .net *"_s0", 0 0, L_0x128e780;  1 drivers
v0x10aee60_0 .net *"_s1", 0 0, L_0x128e970;  1 drivers
S_0x10aef40 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10af150 .param/l "i" 0 4 54, +C4<01>;
L_0x128ea10/d .functor AND 1, L_0x128ead0, L_0x128ec30, C4<1>, C4<1>;
L_0x128ea10 .delay 1 (30000,30000,30000) L_0x128ea10/d;
v0x10af210_0 .net *"_s0", 0 0, L_0x128ead0;  1 drivers
v0x10af2f0_0 .net *"_s1", 0 0, L_0x128ec30;  1 drivers
S_0x10af3d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10af610 .param/l "i" 0 4 54, +C4<010>;
L_0x128ed20/d .functor AND 1, L_0x128ede0, L_0x128ef40, C4<1>, C4<1>;
L_0x128ed20 .delay 1 (30000,30000,30000) L_0x128ed20/d;
v0x10af6b0_0 .net *"_s0", 0 0, L_0x128ede0;  1 drivers
v0x10af790_0 .net *"_s1", 0 0, L_0x128ef40;  1 drivers
S_0x10af870 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10afa80 .param/l "i" 0 4 54, +C4<011>;
L_0x128f030/d .functor AND 1, L_0x128f0f0, L_0x128f250, C4<1>, C4<1>;
L_0x128f030 .delay 1 (30000,30000,30000) L_0x128f030/d;
v0x10afb40_0 .net *"_s0", 0 0, L_0x128f0f0;  1 drivers
v0x10afc20_0 .net *"_s1", 0 0, L_0x128f250;  1 drivers
S_0x10afd00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10aff60 .param/l "i" 0 4 54, +C4<0100>;
L_0x128f390/d .functor AND 1, L_0x128f450, L_0x128f6c0, C4<1>, C4<1>;
L_0x128f390 .delay 1 (30000,30000,30000) L_0x128f390/d;
v0x10b0020_0 .net *"_s0", 0 0, L_0x128f450;  1 drivers
v0x10b0100_0 .net *"_s1", 0 0, L_0x128f6c0;  1 drivers
S_0x10b01e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10b03f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x128f760/d .functor AND 1, L_0x128f7d0, L_0x128f930, C4<1>, C4<1>;
L_0x128f760 .delay 1 (30000,30000,30000) L_0x128f760/d;
v0x10b04b0_0 .net *"_s0", 0 0, L_0x128f7d0;  1 drivers
v0x10b0590_0 .net *"_s1", 0 0, L_0x128f930;  1 drivers
S_0x10b0670 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10b0880 .param/l "i" 0 4 54, +C4<0110>;
L_0x128fa90/d .functor AND 1, L_0x128fb50, L_0x128fcb0, C4<1>, C4<1>;
L_0x128fa90 .delay 1 (30000,30000,30000) L_0x128fa90/d;
v0x10b0940_0 .net *"_s0", 0 0, L_0x128fb50;  1 drivers
v0x10b0a20_0 .net *"_s1", 0 0, L_0x128fcb0;  1 drivers
S_0x10b0b00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10ae850;
 .timescale -9 -12;
P_0x10b0d10 .param/l "i" 0 4 54, +C4<0111>;
L_0x128fa20/d .functor AND 1, L_0x1290160, L_0x1290350, C4<1>, C4<1>;
L_0x128fa20 .delay 1 (30000,30000,30000) L_0x128fa20/d;
v0x10b0dd0_0 .net *"_s0", 0 0, L_0x1290160;  1 drivers
v0x10b0eb0_0 .net *"_s1", 0 0, L_0x1290350;  1 drivers
S_0x10b1a70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10ae600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1291da0/d .functor OR 1, L_0x1291e60, L_0x1292010, C4<0>, C4<0>;
L_0x1291da0 .delay 1 (30000,30000,30000) L_0x1291da0/d;
v0x10b35c0_0 .net *"_s10", 0 0, L_0x1291e60;  1 drivers
v0x10b36a0_0 .net *"_s12", 0 0, L_0x1292010;  1 drivers
v0x10b3780_0 .net "in", 7 0, L_0x128fda0;  alias, 1 drivers
v0x10b3850_0 .net "ors", 1 0, L_0x1291bc0;  1 drivers
v0x10b3910_0 .net "out", 0 0, L_0x1291da0;  alias, 1 drivers
L_0x1290f90 .part L_0x128fda0, 0, 4;
L_0x1291bc0 .concat8 [ 1 1 0 0], L_0x1290c80, L_0x12918b0;
L_0x1291d00 .part L_0x128fda0, 4, 4;
L_0x1291e60 .part L_0x1291bc0, 0, 1;
L_0x1292010 .part L_0x1291bc0, 1, 1;
S_0x10b1c30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10b1a70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1290440/d .functor OR 1, L_0x1290500, L_0x1290660, C4<0>, C4<0>;
L_0x1290440 .delay 1 (30000,30000,30000) L_0x1290440/d;
L_0x1290890/d .functor OR 1, L_0x12909a0, L_0x1290b00, C4<0>, C4<0>;
L_0x1290890 .delay 1 (30000,30000,30000) L_0x1290890/d;
L_0x1290c80/d .functor OR 1, L_0x1290cf0, L_0x1290ea0, C4<0>, C4<0>;
L_0x1290c80 .delay 1 (30000,30000,30000) L_0x1290c80/d;
v0x10b1e80_0 .net *"_s0", 0 0, L_0x1290440;  1 drivers
v0x10b1f80_0 .net *"_s10", 0 0, L_0x12909a0;  1 drivers
v0x10b2060_0 .net *"_s12", 0 0, L_0x1290b00;  1 drivers
v0x10b2120_0 .net *"_s14", 0 0, L_0x1290cf0;  1 drivers
v0x10b2200_0 .net *"_s16", 0 0, L_0x1290ea0;  1 drivers
v0x10b2330_0 .net *"_s3", 0 0, L_0x1290500;  1 drivers
v0x10b2410_0 .net *"_s5", 0 0, L_0x1290660;  1 drivers
v0x10b24f0_0 .net *"_s6", 0 0, L_0x1290890;  1 drivers
v0x10b25d0_0 .net "in", 3 0, L_0x1290f90;  1 drivers
v0x10b2740_0 .net "ors", 1 0, L_0x12907a0;  1 drivers
v0x10b2820_0 .net "out", 0 0, L_0x1290c80;  1 drivers
L_0x1290500 .part L_0x1290f90, 0, 1;
L_0x1290660 .part L_0x1290f90, 1, 1;
L_0x12907a0 .concat8 [ 1 1 0 0], L_0x1290440, L_0x1290890;
L_0x12909a0 .part L_0x1290f90, 2, 1;
L_0x1290b00 .part L_0x1290f90, 3, 1;
L_0x1290cf0 .part L_0x12907a0, 0, 1;
L_0x1290ea0 .part L_0x12907a0, 1, 1;
S_0x10b2940 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10b1a70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12910c0/d .functor OR 1, L_0x1291130, L_0x1291290, C4<0>, C4<0>;
L_0x12910c0 .delay 1 (30000,30000,30000) L_0x12910c0/d;
L_0x12914c0/d .functor OR 1, L_0x12915d0, L_0x1291730, C4<0>, C4<0>;
L_0x12914c0 .delay 1 (30000,30000,30000) L_0x12914c0/d;
L_0x12918b0/d .functor OR 1, L_0x1291920, L_0x1291ad0, C4<0>, C4<0>;
L_0x12918b0 .delay 1 (30000,30000,30000) L_0x12918b0/d;
v0x10b2b00_0 .net *"_s0", 0 0, L_0x12910c0;  1 drivers
v0x10b2c00_0 .net *"_s10", 0 0, L_0x12915d0;  1 drivers
v0x10b2ce0_0 .net *"_s12", 0 0, L_0x1291730;  1 drivers
v0x10b2da0_0 .net *"_s14", 0 0, L_0x1291920;  1 drivers
v0x10b2e80_0 .net *"_s16", 0 0, L_0x1291ad0;  1 drivers
v0x10b2fb0_0 .net *"_s3", 0 0, L_0x1291130;  1 drivers
v0x10b3090_0 .net *"_s5", 0 0, L_0x1291290;  1 drivers
v0x10b3170_0 .net *"_s6", 0 0, L_0x12914c0;  1 drivers
v0x10b3250_0 .net "in", 3 0, L_0x1291d00;  1 drivers
v0x10b33c0_0 .net "ors", 1 0, L_0x12913d0;  1 drivers
v0x10b34a0_0 .net "out", 0 0, L_0x12918b0;  1 drivers
L_0x1291130 .part L_0x1291d00, 0, 1;
L_0x1291290 .part L_0x1291d00, 1, 1;
L_0x12913d0 .concat8 [ 1 1 0 0], L_0x12910c0, L_0x12914c0;
L_0x12915d0 .part L_0x1291d00, 2, 1;
L_0x1291730 .part L_0x1291d00, 3, 1;
L_0x1291920 .part L_0x12913d0, 0, 1;
L_0x1291ad0 .part L_0x12913d0, 1, 1;
S_0x10b3db0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10a7730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x128d650/d .functor XNOR 1, L_0x1295b80, L_0x1247990, C4<0>, C4<0>;
L_0x128d650 .delay 1 (20000,20000,20000) L_0x128d650/d;
L_0x128d8c0/d .functor AND 1, L_0x1295b80, L_0x128c540, C4<1>, C4<1>;
L_0x128d8c0 .delay 1 (30000,30000,30000) L_0x128d8c0/d;
L_0x128d930/d .functor AND 1, L_0x128d650, L_0x1247b40, C4<1>, C4<1>;
L_0x128d930 .delay 1 (30000,30000,30000) L_0x128d930/d;
L_0x128da90/d .functor OR 1, L_0x128d930, L_0x128d8c0, C4<0>, C4<0>;
L_0x128da90 .delay 1 (30000,30000,30000) L_0x128da90/d;
v0x10b4060_0 .net "a", 0 0, L_0x1295b80;  alias, 1 drivers
v0x10b4150_0 .net "a_", 0 0, L_0x128c3e0;  alias, 1 drivers
v0x10b4210_0 .net "b", 0 0, L_0x1247990;  alias, 1 drivers
v0x10b4300_0 .net "b_", 0 0, L_0x128c540;  alias, 1 drivers
v0x10b43a0_0 .net "carryin", 0 0, L_0x1247b40;  alias, 1 drivers
v0x10b44e0_0 .net "eq", 0 0, L_0x128d650;  1 drivers
v0x10b45a0_0 .net "lt", 0 0, L_0x128d8c0;  1 drivers
v0x10b4660_0 .net "out", 0 0, L_0x128da90;  1 drivers
v0x10b4720_0 .net "w0", 0 0, L_0x128d930;  1 drivers
S_0x10b4970 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10a7730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x128d430/d .functor OR 1, L_0x128cf30, L_0x10b5bd0, C4<0>, C4<0>;
L_0x128d430 .delay 1 (30000,30000,30000) L_0x128d430/d;
v0x10b5760_0 .net "a", 0 0, L_0x1295b80;  alias, 1 drivers
v0x10b58b0_0 .net "b", 0 0, L_0x128c540;  alias, 1 drivers
v0x10b5970_0 .net "c1", 0 0, L_0x128cf30;  1 drivers
v0x10b5a10_0 .net "c2", 0 0, L_0x10b5bd0;  1 drivers
v0x10b5ae0_0 .net "carryin", 0 0, L_0x1247b40;  alias, 1 drivers
v0x10b5c60_0 .net "carryout", 0 0, L_0x128d430;  1 drivers
v0x10b5d00_0 .net "s1", 0 0, L_0x128ce70;  1 drivers
v0x10b5da0_0 .net "sum", 0 0, L_0x128d090;  1 drivers
S_0x10b4bc0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10b4970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x128ce70/d .functor XOR 1, L_0x1295b80, L_0x128c540, C4<0>, C4<0>;
L_0x128ce70 .delay 1 (30000,30000,30000) L_0x128ce70/d;
L_0x128cf30/d .functor AND 1, L_0x1295b80, L_0x128c540, C4<1>, C4<1>;
L_0x128cf30 .delay 1 (30000,30000,30000) L_0x128cf30/d;
v0x10b4e20_0 .net "a", 0 0, L_0x1295b80;  alias, 1 drivers
v0x10b4ee0_0 .net "b", 0 0, L_0x128c540;  alias, 1 drivers
v0x10b4fa0_0 .net "carryout", 0 0, L_0x128cf30;  alias, 1 drivers
v0x10b5040_0 .net "sum", 0 0, L_0x128ce70;  alias, 1 drivers
S_0x10b5170 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10b4970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x128d090/d .functor XOR 1, L_0x128ce70, L_0x1247b40, C4<0>, C4<0>;
L_0x128d090 .delay 1 (30000,30000,30000) L_0x128d090/d;
L_0x10b5bd0/d .functor AND 1, L_0x128ce70, L_0x1247b40, C4<1>, C4<1>;
L_0x10b5bd0 .delay 1 (30000,30000,30000) L_0x10b5bd0/d;
v0x10b53d0_0 .net "a", 0 0, L_0x128ce70;  alias, 1 drivers
v0x10b54a0_0 .net "b", 0 0, L_0x1247b40;  alias, 1 drivers
v0x10b5540_0 .net "carryout", 0 0, L_0x10b5bd0;  alias, 1 drivers
v0x10b5610_0 .net "sum", 0 0, L_0x128d090;  alias, 1 drivers
S_0x10b71c0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10a7460;
 .timescale -9 -12;
L_0x2b0ab3d05fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1295c20/d .functor OR 1, L_0x2b0ab3d05fd8, L_0x2b0ab3d06020, C4<0>, C4<0>;
L_0x1295c20 .delay 1 (30000,30000,30000) L_0x1295c20/d;
v0x10b73b0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d05fd8;  1 drivers
v0x10b7490_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06020;  1 drivers
S_0x10b7570 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x10b7780 .param/l "i" 0 3 41, +C4<01111>;
S_0x10b7840 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10b7570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x128c1e0/d .functor NOT 1, L_0x129fa50, C4<0>, C4<0>, C4<0>;
L_0x128c1e0 .delay 1 (10000,10000,10000) L_0x128c1e0/d;
L_0x12962c0/d .functor NOT 1, L_0x1296100, C4<0>, C4<0>, C4<0>;
L_0x12962c0 .delay 1 (10000,10000,10000) L_0x12962c0/d;
L_0x12972c0/d .functor XOR 1, L_0x129fa50, L_0x1296100, C4<0>, C4<0>;
L_0x12972c0 .delay 1 (30000,30000,30000) L_0x12972c0/d;
L_0x2b0ab3d06068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d060b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1297970/d .functor OR 1, L_0x2b0ab3d06068, L_0x2b0ab3d060b0, C4<0>, C4<0>;
L_0x1297970 .delay 1 (30000,30000,30000) L_0x1297970/d;
L_0x1297b70/d .functor AND 1, L_0x129fa50, L_0x1296100, C4<1>, C4<1>;
L_0x1297b70 .delay 1 (30000,30000,30000) L_0x1297b70/d;
L_0x1297c30/d .functor NAND 1, L_0x129fa50, L_0x1296100, C4<1>, C4<1>;
L_0x1297c30 .delay 1 (20000,20000,20000) L_0x1297c30/d;
L_0x1297d90/d .functor XOR 1, L_0x129fa50, L_0x1296100, C4<0>, C4<0>;
L_0x1297d90 .delay 1 (20000,20000,20000) L_0x1297d90/d;
L_0x1298240/d .functor OR 1, L_0x129fa50, L_0x1296100, C4<0>, C4<0>;
L_0x1298240 .delay 1 (30000,30000,30000) L_0x1298240/d;
L_0x129f950/d .functor NOT 1, L_0x129bbb0, C4<0>, C4<0>, C4<0>;
L_0x129f950 .delay 1 (10000,10000,10000) L_0x129f950/d;
v0x10c5f70_0 .net "A", 0 0, L_0x129fa50;  1 drivers
v0x10c6030_0 .net "A_", 0 0, L_0x128c1e0;  1 drivers
v0x10c60f0_0 .net "B", 0 0, L_0x1296100;  1 drivers
v0x10c61c0_0 .net "B_", 0 0, L_0x12962c0;  1 drivers
v0x10c6260_0 .net *"_s12", 0 0, L_0x1297970;  1 drivers
v0x10c6350_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06068;  1 drivers
v0x10c6410_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d060b0;  1 drivers
v0x10c64f0_0 .net *"_s18", 0 0, L_0x1297b70;  1 drivers
v0x10c65d0_0 .net *"_s20", 0 0, L_0x1297c30;  1 drivers
v0x10c6740_0 .net *"_s22", 0 0, L_0x1297d90;  1 drivers
v0x10c6820_0 .net *"_s24", 0 0, L_0x1298240;  1 drivers
o0x2b0ab3cc8278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10c6900_0 name=_s30
o0x2b0ab3cc82a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10c69e0_0 name=_s32
v0x10c6ac0_0 .net *"_s8", 0 0, L_0x12972c0;  1 drivers
v0x10c6ba0_0 .net "carryin", 0 0, L_0x12961a0;  1 drivers
v0x10c6c40_0 .net "carryout", 0 0, L_0x129f5f0;  1 drivers
v0x10c6ce0_0 .net "carryouts", 7 0, L_0x1354750;  1 drivers
v0x10c6e90_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10c6f30_0 .net "result", 0 0, L_0x129bbb0;  1 drivers
v0x10c7020_0 .net "results", 7 0, L_0x1298010;  1 drivers
v0x10c7110_0 .net "zero", 0 0, L_0x129f950;  1 drivers
LS_0x1298010_0_0 .concat8 [ 1 1 1 1], L_0x12967e0, L_0x1296e10, L_0x12972c0, L_0x1297970;
LS_0x1298010_0_4 .concat8 [ 1 1 1 1], L_0x1297b70, L_0x1297c30, L_0x1297d90, L_0x1298240;
L_0x1298010 .concat8 [ 4 4 0 0], LS_0x1298010_0_0, LS_0x1298010_0_4;
LS_0x1354750_0_0 .concat [ 1 1 1 1], L_0x1296a90, L_0x1297160, o0x2b0ab3cc8278, L_0x12977c0;
LS_0x1354750_0_4 .concat [ 4 0 0 0], o0x2b0ab3cc82a8;
L_0x1354750 .concat [ 4 4 0 0], LS_0x1354750_0_0, LS_0x1354750_0_4;
S_0x10b7ac0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10b7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1296a90/d .functor OR 1, L_0x1296570, L_0x1296930, C4<0>, C4<0>;
L_0x1296a90 .delay 1 (30000,30000,30000) L_0x1296a90/d;
v0x10b88f0_0 .net "a", 0 0, L_0x129fa50;  alias, 1 drivers
v0x10b89b0_0 .net "b", 0 0, L_0x1296100;  alias, 1 drivers
v0x10b8a80_0 .net "c1", 0 0, L_0x1296570;  1 drivers
v0x10b8b80_0 .net "c2", 0 0, L_0x1296930;  1 drivers
v0x10b8c50_0 .net "carryin", 0 0, L_0x12961a0;  alias, 1 drivers
v0x10b8d40_0 .net "carryout", 0 0, L_0x1296a90;  1 drivers
v0x10b8de0_0 .net "s1", 0 0, L_0x12964b0;  1 drivers
v0x10b8ed0_0 .net "sum", 0 0, L_0x12967e0;  1 drivers
S_0x10b7d30 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10b7ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12964b0/d .functor XOR 1, L_0x129fa50, L_0x1296100, C4<0>, C4<0>;
L_0x12964b0 .delay 1 (30000,30000,30000) L_0x12964b0/d;
L_0x1296570/d .functor AND 1, L_0x129fa50, L_0x1296100, C4<1>, C4<1>;
L_0x1296570 .delay 1 (30000,30000,30000) L_0x1296570/d;
v0x10b7f90_0 .net "a", 0 0, L_0x129fa50;  alias, 1 drivers
v0x10b8070_0 .net "b", 0 0, L_0x1296100;  alias, 1 drivers
v0x10b8130_0 .net "carryout", 0 0, L_0x1296570;  alias, 1 drivers
v0x10b81d0_0 .net "sum", 0 0, L_0x12964b0;  alias, 1 drivers
S_0x10b8310 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10b7ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12967e0/d .functor XOR 1, L_0x12964b0, L_0x12961a0, C4<0>, C4<0>;
L_0x12967e0 .delay 1 (30000,30000,30000) L_0x12967e0/d;
L_0x1296930/d .functor AND 1, L_0x12964b0, L_0x12961a0, C4<1>, C4<1>;
L_0x1296930 .delay 1 (30000,30000,30000) L_0x1296930/d;
v0x10b8570_0 .net "a", 0 0, L_0x12964b0;  alias, 1 drivers
v0x10b8610_0 .net "b", 0 0, L_0x12961a0;  alias, 1 drivers
v0x10b86b0_0 .net "carryout", 0 0, L_0x1296930;  alias, 1 drivers
v0x10b8780_0 .net "sum", 0 0, L_0x12967e0;  alias, 1 drivers
S_0x10b8fa0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10b7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10be390_0 .net "ands", 7 0, L_0x129d5f0;  1 drivers
v0x10be4a0_0 .net "in", 7 0, L_0x1354750;  alias, 1 drivers
v0x10be560_0 .net "out", 0 0, L_0x129f5f0;  alias, 1 drivers
v0x10be630_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10b91c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10b8fa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10bb8f0_0 .net "A", 7 0, L_0x1354750;  alias, 1 drivers
v0x10bb9f0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10bbab0_0 .net *"_s0", 0 0, L_0x129bf10;  1 drivers
v0x10bbb70_0 .net *"_s12", 0 0, L_0x129c880;  1 drivers
v0x10bbc50_0 .net *"_s16", 0 0, L_0x129cbe0;  1 drivers
v0x10bbd80_0 .net *"_s20", 0 0, L_0x129cef0;  1 drivers
v0x10bbe60_0 .net *"_s24", 0 0, L_0x129d2e0;  1 drivers
v0x10bbf40_0 .net *"_s28", 0 0, L_0x129d270;  1 drivers
v0x10bc020_0 .net *"_s4", 0 0, L_0x129c220;  1 drivers
v0x10bc190_0 .net *"_s8", 0 0, L_0x129c570;  1 drivers
v0x10bc270_0 .net "out", 7 0, L_0x129d5f0;  alias, 1 drivers
L_0x129bfd0 .part L_0x1354750, 0, 1;
L_0x129c130 .part v0x12010b0_0, 0, 1;
L_0x129c2e0 .part L_0x1354750, 1, 1;
L_0x129c4d0 .part v0x12010b0_0, 1, 1;
L_0x129c630 .part L_0x1354750, 2, 1;
L_0x129c790 .part v0x12010b0_0, 2, 1;
L_0x129c940 .part L_0x1354750, 3, 1;
L_0x129caa0 .part v0x12010b0_0, 3, 1;
L_0x129cca0 .part L_0x1354750, 4, 1;
L_0x129ce00 .part v0x12010b0_0, 4, 1;
L_0x129cf60 .part L_0x1354750, 5, 1;
L_0x129d1d0 .part v0x12010b0_0, 5, 1;
L_0x129d3a0 .part L_0x1354750, 6, 1;
L_0x129d500 .part v0x12010b0_0, 6, 1;
LS_0x129d5f0_0_0 .concat8 [ 1 1 1 1], L_0x129bf10, L_0x129c220, L_0x129c570, L_0x129c880;
LS_0x129d5f0_0_4 .concat8 [ 1 1 1 1], L_0x129cbe0, L_0x129cef0, L_0x129d2e0, L_0x129d270;
L_0x129d5f0 .concat8 [ 4 4 0 0], LS_0x129d5f0_0_0, LS_0x129d5f0_0_4;
L_0x129d9b0 .part L_0x1354750, 7, 1;
L_0x129dba0 .part v0x12010b0_0, 7, 1;
S_0x10b9420 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10b9630 .param/l "i" 0 4 54, +C4<00>;
L_0x129bf10/d .functor AND 1, L_0x129bfd0, L_0x129c130, C4<1>, C4<1>;
L_0x129bf10 .delay 1 (30000,30000,30000) L_0x129bf10/d;
v0x10b9710_0 .net *"_s0", 0 0, L_0x129bfd0;  1 drivers
v0x10b97f0_0 .net *"_s1", 0 0, L_0x129c130;  1 drivers
S_0x10b98d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10b9ae0 .param/l "i" 0 4 54, +C4<01>;
L_0x129c220/d .functor AND 1, L_0x129c2e0, L_0x129c4d0, C4<1>, C4<1>;
L_0x129c220 .delay 1 (30000,30000,30000) L_0x129c220/d;
v0x10b9ba0_0 .net *"_s0", 0 0, L_0x129c2e0;  1 drivers
v0x10b9c80_0 .net *"_s1", 0 0, L_0x129c4d0;  1 drivers
S_0x10b9d60 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10b9f70 .param/l "i" 0 4 54, +C4<010>;
L_0x129c570/d .functor AND 1, L_0x129c630, L_0x129c790, C4<1>, C4<1>;
L_0x129c570 .delay 1 (30000,30000,30000) L_0x129c570/d;
v0x10ba010_0 .net *"_s0", 0 0, L_0x129c630;  1 drivers
v0x10ba0f0_0 .net *"_s1", 0 0, L_0x129c790;  1 drivers
S_0x10ba1d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10ba3e0 .param/l "i" 0 4 54, +C4<011>;
L_0x129c880/d .functor AND 1, L_0x129c940, L_0x129caa0, C4<1>, C4<1>;
L_0x129c880 .delay 1 (30000,30000,30000) L_0x129c880/d;
v0x10ba4a0_0 .net *"_s0", 0 0, L_0x129c940;  1 drivers
v0x10ba580_0 .net *"_s1", 0 0, L_0x129caa0;  1 drivers
S_0x10ba660 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10ba8c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x129cbe0/d .functor AND 1, L_0x129cca0, L_0x129ce00, C4<1>, C4<1>;
L_0x129cbe0 .delay 1 (30000,30000,30000) L_0x129cbe0/d;
v0x10ba980_0 .net *"_s0", 0 0, L_0x129cca0;  1 drivers
v0x10baa60_0 .net *"_s1", 0 0, L_0x129ce00;  1 drivers
S_0x10bab40 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10bad50 .param/l "i" 0 4 54, +C4<0101>;
L_0x129cef0/d .functor AND 1, L_0x129cf60, L_0x129d1d0, C4<1>, C4<1>;
L_0x129cef0 .delay 1 (30000,30000,30000) L_0x129cef0/d;
v0x10bae10_0 .net *"_s0", 0 0, L_0x129cf60;  1 drivers
v0x10baef0_0 .net *"_s1", 0 0, L_0x129d1d0;  1 drivers
S_0x10bafd0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10bb1e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x129d2e0/d .functor AND 1, L_0x129d3a0, L_0x129d500, C4<1>, C4<1>;
L_0x129d2e0 .delay 1 (30000,30000,30000) L_0x129d2e0/d;
v0x10bb2a0_0 .net *"_s0", 0 0, L_0x129d3a0;  1 drivers
v0x10bb380_0 .net *"_s1", 0 0, L_0x129d500;  1 drivers
S_0x10bb460 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10b91c0;
 .timescale -9 -12;
P_0x10bb670 .param/l "i" 0 4 54, +C4<0111>;
L_0x129d270/d .functor AND 1, L_0x129d9b0, L_0x129dba0, C4<1>, C4<1>;
L_0x129d270 .delay 1 (30000,30000,30000) L_0x129d270/d;
v0x10bb730_0 .net *"_s0", 0 0, L_0x129d9b0;  1 drivers
v0x10bb810_0 .net *"_s1", 0 0, L_0x129dba0;  1 drivers
S_0x10bc3d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10b8fa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x129f5f0/d .functor OR 1, L_0x129f6b0, L_0x129f860, C4<0>, C4<0>;
L_0x129f5f0 .delay 1 (30000,30000,30000) L_0x129f5f0/d;
v0x10bdf20_0 .net *"_s10", 0 0, L_0x129f6b0;  1 drivers
v0x10be000_0 .net *"_s12", 0 0, L_0x129f860;  1 drivers
v0x10be0e0_0 .net "in", 7 0, L_0x129d5f0;  alias, 1 drivers
v0x10be1b0_0 .net "ors", 1 0, L_0x129f410;  1 drivers
v0x10be270_0 .net "out", 0 0, L_0x129f5f0;  alias, 1 drivers
L_0x129e7e0 .part L_0x129d5f0, 0, 4;
L_0x129f410 .concat8 [ 1 1 0 0], L_0x129e4d0, L_0x129f100;
L_0x129f550 .part L_0x129d5f0, 4, 4;
L_0x129f6b0 .part L_0x129f410, 0, 1;
L_0x129f860 .part L_0x129f410, 1, 1;
S_0x10bc590 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10bc3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x129dc90/d .functor OR 1, L_0x129dd50, L_0x129deb0, C4<0>, C4<0>;
L_0x129dc90 .delay 1 (30000,30000,30000) L_0x129dc90/d;
L_0x129e0e0/d .functor OR 1, L_0x129e1f0, L_0x129e350, C4<0>, C4<0>;
L_0x129e0e0 .delay 1 (30000,30000,30000) L_0x129e0e0/d;
L_0x129e4d0/d .functor OR 1, L_0x129e540, L_0x129e6f0, C4<0>, C4<0>;
L_0x129e4d0 .delay 1 (30000,30000,30000) L_0x129e4d0/d;
v0x10bc7e0_0 .net *"_s0", 0 0, L_0x129dc90;  1 drivers
v0x10bc8e0_0 .net *"_s10", 0 0, L_0x129e1f0;  1 drivers
v0x10bc9c0_0 .net *"_s12", 0 0, L_0x129e350;  1 drivers
v0x10bca80_0 .net *"_s14", 0 0, L_0x129e540;  1 drivers
v0x10bcb60_0 .net *"_s16", 0 0, L_0x129e6f0;  1 drivers
v0x10bcc90_0 .net *"_s3", 0 0, L_0x129dd50;  1 drivers
v0x10bcd70_0 .net *"_s5", 0 0, L_0x129deb0;  1 drivers
v0x10bce50_0 .net *"_s6", 0 0, L_0x129e0e0;  1 drivers
v0x10bcf30_0 .net "in", 3 0, L_0x129e7e0;  1 drivers
v0x10bd0a0_0 .net "ors", 1 0, L_0x129dff0;  1 drivers
v0x10bd180_0 .net "out", 0 0, L_0x129e4d0;  1 drivers
L_0x129dd50 .part L_0x129e7e0, 0, 1;
L_0x129deb0 .part L_0x129e7e0, 1, 1;
L_0x129dff0 .concat8 [ 1 1 0 0], L_0x129dc90, L_0x129e0e0;
L_0x129e1f0 .part L_0x129e7e0, 2, 1;
L_0x129e350 .part L_0x129e7e0, 3, 1;
L_0x129e540 .part L_0x129dff0, 0, 1;
L_0x129e6f0 .part L_0x129dff0, 1, 1;
S_0x10bd2a0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10bc3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x129e910/d .functor OR 1, L_0x129e980, L_0x129eae0, C4<0>, C4<0>;
L_0x129e910 .delay 1 (30000,30000,30000) L_0x129e910/d;
L_0x129ed10/d .functor OR 1, L_0x129ee20, L_0x129ef80, C4<0>, C4<0>;
L_0x129ed10 .delay 1 (30000,30000,30000) L_0x129ed10/d;
L_0x129f100/d .functor OR 1, L_0x129f170, L_0x129f320, C4<0>, C4<0>;
L_0x129f100 .delay 1 (30000,30000,30000) L_0x129f100/d;
v0x10bd460_0 .net *"_s0", 0 0, L_0x129e910;  1 drivers
v0x10bd560_0 .net *"_s10", 0 0, L_0x129ee20;  1 drivers
v0x10bd640_0 .net *"_s12", 0 0, L_0x129ef80;  1 drivers
v0x10bd700_0 .net *"_s14", 0 0, L_0x129f170;  1 drivers
v0x10bd7e0_0 .net *"_s16", 0 0, L_0x129f320;  1 drivers
v0x10bd910_0 .net *"_s3", 0 0, L_0x129e980;  1 drivers
v0x10bd9f0_0 .net *"_s5", 0 0, L_0x129eae0;  1 drivers
v0x10bdad0_0 .net *"_s6", 0 0, L_0x129ed10;  1 drivers
v0x10bdbb0_0 .net "in", 3 0, L_0x129f550;  1 drivers
v0x10bdd20_0 .net "ors", 1 0, L_0x129ec20;  1 drivers
v0x10bde00_0 .net "out", 0 0, L_0x129f100;  1 drivers
L_0x129e980 .part L_0x129f550, 0, 1;
L_0x129eae0 .part L_0x129f550, 1, 1;
L_0x129ec20 .concat8 [ 1 1 0 0], L_0x129e910, L_0x129ed10;
L_0x129ee20 .part L_0x129f550, 2, 1;
L_0x129ef80 .part L_0x129f550, 3, 1;
L_0x129f170 .part L_0x129ec20, 0, 1;
L_0x129f320 .part L_0x129ec20, 1, 1;
S_0x10be710 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10b7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10c3b40_0 .net "ands", 7 0, L_0x1299bb0;  1 drivers
v0x10c3c50_0 .net "in", 7 0, L_0x1298010;  alias, 1 drivers
v0x10c3d10_0 .net "out", 0 0, L_0x129bbb0;  alias, 1 drivers
v0x10c3de0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10be960 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10be710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10c10a0_0 .net "A", 7 0, L_0x1298010;  alias, 1 drivers
v0x10c11a0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10c1260_0 .net *"_s0", 0 0, L_0x12983a0;  1 drivers
v0x10c1320_0 .net *"_s12", 0 0, L_0x1298d60;  1 drivers
v0x10c1400_0 .net *"_s16", 0 0, L_0x12990c0;  1 drivers
v0x10c1530_0 .net *"_s20", 0 0, L_0x12994f0;  1 drivers
v0x10c1610_0 .net *"_s24", 0 0, L_0x1299820;  1 drivers
v0x10c16f0_0 .net *"_s28", 0 0, L_0x12997b0;  1 drivers
v0x10c17d0_0 .net *"_s4", 0 0, L_0x1298740;  1 drivers
v0x10c1940_0 .net *"_s8", 0 0, L_0x1298a50;  1 drivers
v0x10c1a20_0 .net "out", 7 0, L_0x1299bb0;  alias, 1 drivers
L_0x12984b0 .part L_0x1298010, 0, 1;
L_0x12986a0 .part v0x12010b0_0, 0, 1;
L_0x1298800 .part L_0x1298010, 1, 1;
L_0x1298960 .part v0x12010b0_0, 1, 1;
L_0x1298b10 .part L_0x1298010, 2, 1;
L_0x1298c70 .part v0x12010b0_0, 2, 1;
L_0x1298e20 .part L_0x1298010, 3, 1;
L_0x1298f80 .part v0x12010b0_0, 3, 1;
L_0x1299180 .part L_0x1298010, 4, 1;
L_0x12993f0 .part v0x12010b0_0, 4, 1;
L_0x1299560 .part L_0x1298010, 5, 1;
L_0x12996c0 .part v0x12010b0_0, 5, 1;
L_0x12998e0 .part L_0x1298010, 6, 1;
L_0x1299a40 .part v0x12010b0_0, 6, 1;
LS_0x1299bb0_0_0 .concat8 [ 1 1 1 1], L_0x12983a0, L_0x1298740, L_0x1298a50, L_0x1298d60;
LS_0x1299bb0_0_4 .concat8 [ 1 1 1 1], L_0x12990c0, L_0x12994f0, L_0x1299820, L_0x12997b0;
L_0x1299bb0 .concat8 [ 4 4 0 0], LS_0x1299bb0_0_0, LS_0x1299bb0_0_4;
L_0x1299f70 .part L_0x1298010, 7, 1;
L_0x129a160 .part v0x12010b0_0, 7, 1;
S_0x10beba0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10bedb0 .param/l "i" 0 4 54, +C4<00>;
L_0x12983a0/d .functor AND 1, L_0x12984b0, L_0x12986a0, C4<1>, C4<1>;
L_0x12983a0 .delay 1 (30000,30000,30000) L_0x12983a0/d;
v0x10bee90_0 .net *"_s0", 0 0, L_0x12984b0;  1 drivers
v0x10bef70_0 .net *"_s1", 0 0, L_0x12986a0;  1 drivers
S_0x10bf050 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10bf260 .param/l "i" 0 4 54, +C4<01>;
L_0x1298740/d .functor AND 1, L_0x1298800, L_0x1298960, C4<1>, C4<1>;
L_0x1298740 .delay 1 (30000,30000,30000) L_0x1298740/d;
v0x10bf320_0 .net *"_s0", 0 0, L_0x1298800;  1 drivers
v0x10bf400_0 .net *"_s1", 0 0, L_0x1298960;  1 drivers
S_0x10bf4e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10bf720 .param/l "i" 0 4 54, +C4<010>;
L_0x1298a50/d .functor AND 1, L_0x1298b10, L_0x1298c70, C4<1>, C4<1>;
L_0x1298a50 .delay 1 (30000,30000,30000) L_0x1298a50/d;
v0x10bf7c0_0 .net *"_s0", 0 0, L_0x1298b10;  1 drivers
v0x10bf8a0_0 .net *"_s1", 0 0, L_0x1298c70;  1 drivers
S_0x10bf980 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10bfb90 .param/l "i" 0 4 54, +C4<011>;
L_0x1298d60/d .functor AND 1, L_0x1298e20, L_0x1298f80, C4<1>, C4<1>;
L_0x1298d60 .delay 1 (30000,30000,30000) L_0x1298d60/d;
v0x10bfc50_0 .net *"_s0", 0 0, L_0x1298e20;  1 drivers
v0x10bfd30_0 .net *"_s1", 0 0, L_0x1298f80;  1 drivers
S_0x10bfe10 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10c0070 .param/l "i" 0 4 54, +C4<0100>;
L_0x12990c0/d .functor AND 1, L_0x1299180, L_0x12993f0, C4<1>, C4<1>;
L_0x12990c0 .delay 1 (30000,30000,30000) L_0x12990c0/d;
v0x10c0130_0 .net *"_s0", 0 0, L_0x1299180;  1 drivers
v0x10c0210_0 .net *"_s1", 0 0, L_0x12993f0;  1 drivers
S_0x10c02f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10c0500 .param/l "i" 0 4 54, +C4<0101>;
L_0x12994f0/d .functor AND 1, L_0x1299560, L_0x12996c0, C4<1>, C4<1>;
L_0x12994f0 .delay 1 (30000,30000,30000) L_0x12994f0/d;
v0x10c05c0_0 .net *"_s0", 0 0, L_0x1299560;  1 drivers
v0x10c06a0_0 .net *"_s1", 0 0, L_0x12996c0;  1 drivers
S_0x10c0780 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10c0990 .param/l "i" 0 4 54, +C4<0110>;
L_0x1299820/d .functor AND 1, L_0x12998e0, L_0x1299a40, C4<1>, C4<1>;
L_0x1299820 .delay 1 (30000,30000,30000) L_0x1299820/d;
v0x10c0a50_0 .net *"_s0", 0 0, L_0x12998e0;  1 drivers
v0x10c0b30_0 .net *"_s1", 0 0, L_0x1299a40;  1 drivers
S_0x10c0c10 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10be960;
 .timescale -9 -12;
P_0x10c0e20 .param/l "i" 0 4 54, +C4<0111>;
L_0x12997b0/d .functor AND 1, L_0x1299f70, L_0x129a160, C4<1>, C4<1>;
L_0x12997b0 .delay 1 (30000,30000,30000) L_0x12997b0/d;
v0x10c0ee0_0 .net *"_s0", 0 0, L_0x1299f70;  1 drivers
v0x10c0fc0_0 .net *"_s1", 0 0, L_0x129a160;  1 drivers
S_0x10c1b80 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10be710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x129bbb0/d .functor OR 1, L_0x129bc70, L_0x129be20, C4<0>, C4<0>;
L_0x129bbb0 .delay 1 (30000,30000,30000) L_0x129bbb0/d;
v0x10c36d0_0 .net *"_s10", 0 0, L_0x129bc70;  1 drivers
v0x10c37b0_0 .net *"_s12", 0 0, L_0x129be20;  1 drivers
v0x10c3890_0 .net "in", 7 0, L_0x1299bb0;  alias, 1 drivers
v0x10c3960_0 .net "ors", 1 0, L_0x129b9d0;  1 drivers
v0x10c3a20_0 .net "out", 0 0, L_0x129bbb0;  alias, 1 drivers
L_0x129ada0 .part L_0x1299bb0, 0, 4;
L_0x129b9d0 .concat8 [ 1 1 0 0], L_0x129aa90, L_0x129b6c0;
L_0x129bb10 .part L_0x1299bb0, 4, 4;
L_0x129bc70 .part L_0x129b9d0, 0, 1;
L_0x129be20 .part L_0x129b9d0, 1, 1;
S_0x10c1d40 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10c1b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x129a250/d .functor OR 1, L_0x129a310, L_0x129a470, C4<0>, C4<0>;
L_0x129a250 .delay 1 (30000,30000,30000) L_0x129a250/d;
L_0x129a6a0/d .functor OR 1, L_0x129a7b0, L_0x129a910, C4<0>, C4<0>;
L_0x129a6a0 .delay 1 (30000,30000,30000) L_0x129a6a0/d;
L_0x129aa90/d .functor OR 1, L_0x129ab00, L_0x129acb0, C4<0>, C4<0>;
L_0x129aa90 .delay 1 (30000,30000,30000) L_0x129aa90/d;
v0x10c1f90_0 .net *"_s0", 0 0, L_0x129a250;  1 drivers
v0x10c2090_0 .net *"_s10", 0 0, L_0x129a7b0;  1 drivers
v0x10c2170_0 .net *"_s12", 0 0, L_0x129a910;  1 drivers
v0x10c2230_0 .net *"_s14", 0 0, L_0x129ab00;  1 drivers
v0x10c2310_0 .net *"_s16", 0 0, L_0x129acb0;  1 drivers
v0x10c2440_0 .net *"_s3", 0 0, L_0x129a310;  1 drivers
v0x10c2520_0 .net *"_s5", 0 0, L_0x129a470;  1 drivers
v0x10c2600_0 .net *"_s6", 0 0, L_0x129a6a0;  1 drivers
v0x10c26e0_0 .net "in", 3 0, L_0x129ada0;  1 drivers
v0x10c2850_0 .net "ors", 1 0, L_0x129a5b0;  1 drivers
v0x10c2930_0 .net "out", 0 0, L_0x129aa90;  1 drivers
L_0x129a310 .part L_0x129ada0, 0, 1;
L_0x129a470 .part L_0x129ada0, 1, 1;
L_0x129a5b0 .concat8 [ 1 1 0 0], L_0x129a250, L_0x129a6a0;
L_0x129a7b0 .part L_0x129ada0, 2, 1;
L_0x129a910 .part L_0x129ada0, 3, 1;
L_0x129ab00 .part L_0x129a5b0, 0, 1;
L_0x129acb0 .part L_0x129a5b0, 1, 1;
S_0x10c2a50 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10c1b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x129aed0/d .functor OR 1, L_0x129af40, L_0x129b0a0, C4<0>, C4<0>;
L_0x129aed0 .delay 1 (30000,30000,30000) L_0x129aed0/d;
L_0x129b2d0/d .functor OR 1, L_0x129b3e0, L_0x129b540, C4<0>, C4<0>;
L_0x129b2d0 .delay 1 (30000,30000,30000) L_0x129b2d0/d;
L_0x129b6c0/d .functor OR 1, L_0x129b730, L_0x129b8e0, C4<0>, C4<0>;
L_0x129b6c0 .delay 1 (30000,30000,30000) L_0x129b6c0/d;
v0x10c2c10_0 .net *"_s0", 0 0, L_0x129aed0;  1 drivers
v0x10c2d10_0 .net *"_s10", 0 0, L_0x129b3e0;  1 drivers
v0x10c2df0_0 .net *"_s12", 0 0, L_0x129b540;  1 drivers
v0x10c2eb0_0 .net *"_s14", 0 0, L_0x129b730;  1 drivers
v0x10c2f90_0 .net *"_s16", 0 0, L_0x129b8e0;  1 drivers
v0x10c30c0_0 .net *"_s3", 0 0, L_0x129af40;  1 drivers
v0x10c31a0_0 .net *"_s5", 0 0, L_0x129b0a0;  1 drivers
v0x10c3280_0 .net *"_s6", 0 0, L_0x129b2d0;  1 drivers
v0x10c3360_0 .net "in", 3 0, L_0x129bb10;  1 drivers
v0x10c34d0_0 .net "ors", 1 0, L_0x129b1e0;  1 drivers
v0x10c35b0_0 .net "out", 0 0, L_0x129b6c0;  1 drivers
L_0x129af40 .part L_0x129bb10, 0, 1;
L_0x129b0a0 .part L_0x129bb10, 1, 1;
L_0x129b1e0 .concat8 [ 1 1 0 0], L_0x129aed0, L_0x129b2d0;
L_0x129b3e0 .part L_0x129bb10, 2, 1;
L_0x129b540 .part L_0x129bb10, 3, 1;
L_0x129b730 .part L_0x129b1e0, 0, 1;
L_0x129b8e0 .part L_0x129b1e0, 1, 1;
S_0x10c3ec0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10b7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1297380/d .functor XNOR 1, L_0x129fa50, L_0x1296100, C4<0>, C4<0>;
L_0x1297380 .delay 1 (20000,20000,20000) L_0x1297380/d;
L_0x12975f0/d .functor AND 1, L_0x129fa50, L_0x12962c0, C4<1>, C4<1>;
L_0x12975f0 .delay 1 (30000,30000,30000) L_0x12975f0/d;
L_0x1297660/d .functor AND 1, L_0x1297380, L_0x12961a0, C4<1>, C4<1>;
L_0x1297660 .delay 1 (30000,30000,30000) L_0x1297660/d;
L_0x12977c0/d .functor OR 1, L_0x1297660, L_0x12975f0, C4<0>, C4<0>;
L_0x12977c0 .delay 1 (30000,30000,30000) L_0x12977c0/d;
v0x10c4170_0 .net "a", 0 0, L_0x129fa50;  alias, 1 drivers
v0x10c4260_0 .net "a_", 0 0, L_0x128c1e0;  alias, 1 drivers
v0x10c4320_0 .net "b", 0 0, L_0x1296100;  alias, 1 drivers
v0x10c4410_0 .net "b_", 0 0, L_0x12962c0;  alias, 1 drivers
v0x10c44b0_0 .net "carryin", 0 0, L_0x12961a0;  alias, 1 drivers
v0x10c45f0_0 .net "eq", 0 0, L_0x1297380;  1 drivers
v0x10c46b0_0 .net "lt", 0 0, L_0x12975f0;  1 drivers
v0x10c4770_0 .net "out", 0 0, L_0x12977c0;  1 drivers
v0x10c4830_0 .net "w0", 0 0, L_0x1297660;  1 drivers
S_0x10c4a80 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10b7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1297160/d .functor OR 1, L_0x1296cb0, L_0x10c5ce0, C4<0>, C4<0>;
L_0x1297160 .delay 1 (30000,30000,30000) L_0x1297160/d;
v0x10c5870_0 .net "a", 0 0, L_0x129fa50;  alias, 1 drivers
v0x10c59c0_0 .net "b", 0 0, L_0x12962c0;  alias, 1 drivers
v0x10c5a80_0 .net "c1", 0 0, L_0x1296cb0;  1 drivers
v0x10c5b20_0 .net "c2", 0 0, L_0x10c5ce0;  1 drivers
v0x10c5bf0_0 .net "carryin", 0 0, L_0x12961a0;  alias, 1 drivers
v0x10c5d70_0 .net "carryout", 0 0, L_0x1297160;  1 drivers
v0x10c5e10_0 .net "s1", 0 0, L_0x1296bf0;  1 drivers
v0x10c5eb0_0 .net "sum", 0 0, L_0x1296e10;  1 drivers
S_0x10c4cd0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10c4a80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1296bf0/d .functor XOR 1, L_0x129fa50, L_0x12962c0, C4<0>, C4<0>;
L_0x1296bf0 .delay 1 (30000,30000,30000) L_0x1296bf0/d;
L_0x1296cb0/d .functor AND 1, L_0x129fa50, L_0x12962c0, C4<1>, C4<1>;
L_0x1296cb0 .delay 1 (30000,30000,30000) L_0x1296cb0/d;
v0x10c4f30_0 .net "a", 0 0, L_0x129fa50;  alias, 1 drivers
v0x10c4ff0_0 .net "b", 0 0, L_0x12962c0;  alias, 1 drivers
v0x10c50b0_0 .net "carryout", 0 0, L_0x1296cb0;  alias, 1 drivers
v0x10c5150_0 .net "sum", 0 0, L_0x1296bf0;  alias, 1 drivers
S_0x10c5280 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10c4a80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1296e10/d .functor XOR 1, L_0x1296bf0, L_0x12961a0, C4<0>, C4<0>;
L_0x1296e10 .delay 1 (30000,30000,30000) L_0x1296e10/d;
L_0x10c5ce0/d .functor AND 1, L_0x1296bf0, L_0x12961a0, C4<1>, C4<1>;
L_0x10c5ce0 .delay 1 (30000,30000,30000) L_0x10c5ce0/d;
v0x10c54e0_0 .net "a", 0 0, L_0x1296bf0;  alias, 1 drivers
v0x10c55b0_0 .net "b", 0 0, L_0x12961a0;  alias, 1 drivers
v0x10c5650_0 .net "carryout", 0 0, L_0x10c5ce0;  alias, 1 drivers
v0x10c5720_0 .net "sum", 0 0, L_0x1296e10;  alias, 1 drivers
S_0x10c7270 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10b7570;
 .timescale -9 -12;
L_0x2b0ab3d060f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x129faf0/d .functor OR 1, L_0x2b0ab3d060f8, L_0x2b0ab3d06140, C4<0>, C4<0>;
L_0x129faf0 .delay 1 (30000,30000,30000) L_0x129faf0/d;
v0x10c7460_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d060f8;  1 drivers
v0x10c7540_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06140;  1 drivers
S_0x10c7620 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1046ba0 .param/l "i" 0 3 41, +C4<010000>;
S_0x10c7990 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10c7620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x129fbb0/d .functor NOT 1, L_0x12a97d0, C4<0>, C4<0>, C4<0>;
L_0x129fbb0 .delay 1 (10000,10000,10000) L_0x129fbb0/d;
L_0x12a00d0/d .functor NOT 1, L_0x12a9930, C4<0>, C4<0>, C4<0>;
L_0x12a00d0 .delay 1 (10000,10000,10000) L_0x12a00d0/d;
L_0x12a1010/d .functor XOR 1, L_0x12a97d0, L_0x12a9930, C4<0>, C4<0>;
L_0x12a1010 .delay 1 (30000,30000,30000) L_0x12a1010/d;
L_0x2b0ab3d06188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d061d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12a16c0/d .functor OR 1, L_0x2b0ab3d06188, L_0x2b0ab3d061d0, C4<0>, C4<0>;
L_0x12a16c0 .delay 1 (30000,30000,30000) L_0x12a16c0/d;
L_0x12a18c0/d .functor AND 1, L_0x12a97d0, L_0x12a9930, C4<1>, C4<1>;
L_0x12a18c0 .delay 1 (30000,30000,30000) L_0x12a18c0/d;
L_0x12a1980/d .functor NAND 1, L_0x12a97d0, L_0x12a9930, C4<1>, C4<1>;
L_0x12a1980 .delay 1 (20000,20000,20000) L_0x12a1980/d;
L_0x12a1ae0/d .functor XOR 1, L_0x12a97d0, L_0x12a9930, C4<0>, C4<0>;
L_0x12a1ae0 .delay 1 (20000,20000,20000) L_0x12a1ae0/d;
L_0x12a1f90/d .functor OR 1, L_0x12a97d0, L_0x12a9930, C4<0>, C4<0>;
L_0x12a1f90 .delay 1 (30000,30000,30000) L_0x12a1f90/d;
L_0x12a96d0/d .functor NOT 1, L_0x12a5900, C4<0>, C4<0>, C4<0>;
L_0x12a96d0 .delay 1 (10000,10000,10000) L_0x12a96d0/d;
v0x10d6130_0 .net "A", 0 0, L_0x12a97d0;  1 drivers
v0x10d61f0_0 .net "A_", 0 0, L_0x129fbb0;  1 drivers
v0x10d62b0_0 .net "B", 0 0, L_0x12a9930;  1 drivers
v0x10d6380_0 .net "B_", 0 0, L_0x12a00d0;  1 drivers
v0x10d6420_0 .net *"_s12", 0 0, L_0x12a16c0;  1 drivers
v0x10d6510_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06188;  1 drivers
v0x10d65d0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d061d0;  1 drivers
v0x10d66b0_0 .net *"_s18", 0 0, L_0x12a18c0;  1 drivers
v0x10d6790_0 .net *"_s20", 0 0, L_0x12a1980;  1 drivers
v0x10d6900_0 .net *"_s22", 0 0, L_0x12a1ae0;  1 drivers
v0x10d69e0_0 .net *"_s24", 0 0, L_0x12a1f90;  1 drivers
o0x2b0ab3cca7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10d6ac0_0 name=_s30
o0x2b0ab3cca7f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10d6ba0_0 name=_s32
v0x10d6c80_0 .net *"_s8", 0 0, L_0x12a1010;  1 drivers
v0x10d6d60_0 .net "carryin", 0 0, L_0x129ff40;  1 drivers
v0x10d6e00_0 .net "carryout", 0 0, L_0x12a9370;  1 drivers
v0x10d6ea0_0 .net "carryouts", 7 0, L_0x1354920;  1 drivers
v0x10d7050_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10d70f0_0 .net "result", 0 0, L_0x12a5900;  1 drivers
v0x10d71e0_0 .net "results", 7 0, L_0x12a1d60;  1 drivers
v0x10d72f0_0 .net "zero", 0 0, L_0x12a96d0;  1 drivers
LS_0x12a1d60_0_0 .concat8 [ 1 1 1 1], L_0x12a0530, L_0x12a0b60, L_0x12a1010, L_0x12a16c0;
LS_0x12a1d60_0_4 .concat8 [ 1 1 1 1], L_0x12a18c0, L_0x12a1980, L_0x12a1ae0, L_0x12a1f90;
L_0x12a1d60 .concat8 [ 4 4 0 0], LS_0x12a1d60_0_0, LS_0x12a1d60_0_4;
LS_0x1354920_0_0 .concat [ 1 1 1 1], L_0x12a07e0, L_0x12a0eb0, o0x2b0ab3cca7c8, L_0x12a1510;
LS_0x1354920_0_4 .concat [ 4 0 0 0], o0x2b0ab3cca7f8;
L_0x1354920 .concat [ 4 4 0 0], LS_0x1354920_0_0, LS_0x1354920_0_4;
S_0x10c7c10 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10c7990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a07e0/d .functor OR 1, L_0x12a02c0, L_0x12a0680, C4<0>, C4<0>;
L_0x12a07e0 .delay 1 (30000,30000,30000) L_0x12a07e0/d;
v0x10c8ab0_0 .net "a", 0 0, L_0x12a97d0;  alias, 1 drivers
v0x10c8b70_0 .net "b", 0 0, L_0x12a9930;  alias, 1 drivers
v0x10c8c40_0 .net "c1", 0 0, L_0x12a02c0;  1 drivers
v0x10c8d40_0 .net "c2", 0 0, L_0x12a0680;  1 drivers
v0x10c8e10_0 .net "carryin", 0 0, L_0x129ff40;  alias, 1 drivers
v0x10c8f00_0 .net "carryout", 0 0, L_0x12a07e0;  1 drivers
v0x10c8fa0_0 .net "s1", 0 0, L_0x1299b30;  1 drivers
v0x10c9090_0 .net "sum", 0 0, L_0x12a0530;  1 drivers
S_0x10c7e60 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10c7c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1299b30/d .functor XOR 1, L_0x12a97d0, L_0x12a9930, C4<0>, C4<0>;
L_0x1299b30 .delay 1 (30000,30000,30000) L_0x1299b30/d;
L_0x12a02c0/d .functor AND 1, L_0x12a97d0, L_0x12a9930, C4<1>, C4<1>;
L_0x12a02c0 .delay 1 (30000,30000,30000) L_0x12a02c0/d;
v0x10c80c0_0 .net "a", 0 0, L_0x12a97d0;  alias, 1 drivers
v0x10c81a0_0 .net "b", 0 0, L_0x12a9930;  alias, 1 drivers
v0x10c8260_0 .net "carryout", 0 0, L_0x12a02c0;  alias, 1 drivers
v0x10c8330_0 .net "sum", 0 0, L_0x1299b30;  alias, 1 drivers
S_0x10c84a0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10c7c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12a0530/d .functor XOR 1, L_0x1299b30, L_0x129ff40, C4<0>, C4<0>;
L_0x12a0530 .delay 1 (30000,30000,30000) L_0x12a0530/d;
L_0x12a0680/d .functor AND 1, L_0x1299b30, L_0x129ff40, C4<1>, C4<1>;
L_0x12a0680 .delay 1 (30000,30000,30000) L_0x12a0680/d;
v0x10c8700_0 .net "a", 0 0, L_0x1299b30;  alias, 1 drivers
v0x10c87d0_0 .net "b", 0 0, L_0x129ff40;  alias, 1 drivers
v0x10c8870_0 .net "carryout", 0 0, L_0x12a0680;  alias, 1 drivers
v0x10c8940_0 .net "sum", 0 0, L_0x12a0530;  alias, 1 drivers
S_0x10c9160 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10c7990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10ce550_0 .net "ands", 7 0, L_0x12a7370;  1 drivers
v0x10ce660_0 .net "in", 7 0, L_0x1354920;  alias, 1 drivers
v0x10ce720_0 .net "out", 0 0, L_0x12a9370;  alias, 1 drivers
v0x10ce7f0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10c9380 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10c9160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10cbab0_0 .net "A", 7 0, L_0x1354920;  alias, 1 drivers
v0x10cbbb0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10cbc70_0 .net *"_s0", 0 0, L_0x12a5c60;  1 drivers
v0x10cbd30_0 .net *"_s12", 0 0, L_0x12a65d0;  1 drivers
v0x10cbe10_0 .net *"_s16", 0 0, L_0x12a6930;  1 drivers
v0x10cbf40_0 .net *"_s20", 0 0, L_0x12a6c40;  1 drivers
v0x10cc020_0 .net *"_s24", 0 0, L_0x12a7030;  1 drivers
v0x10cc100_0 .net *"_s28", 0 0, L_0x12a6fc0;  1 drivers
v0x10cc1e0_0 .net *"_s4", 0 0, L_0x12a5f70;  1 drivers
v0x10cc350_0 .net *"_s8", 0 0, L_0x12a62c0;  1 drivers
v0x10cc430_0 .net "out", 7 0, L_0x12a7370;  alias, 1 drivers
L_0x12a5d20 .part L_0x1354920, 0, 1;
L_0x12a5e80 .part v0x12010b0_0, 0, 1;
L_0x12a6030 .part L_0x1354920, 1, 1;
L_0x12a6220 .part v0x12010b0_0, 1, 1;
L_0x12a6380 .part L_0x1354920, 2, 1;
L_0x12a64e0 .part v0x12010b0_0, 2, 1;
L_0x12a6690 .part L_0x1354920, 3, 1;
L_0x12a67f0 .part v0x12010b0_0, 3, 1;
L_0x12a69f0 .part L_0x1354920, 4, 1;
L_0x12a6b50 .part v0x12010b0_0, 4, 1;
L_0x12a6cb0 .part L_0x1354920, 5, 1;
L_0x12a6f20 .part v0x12010b0_0, 5, 1;
L_0x12a7120 .part L_0x1354920, 6, 1;
L_0x12a7280 .part v0x12010b0_0, 6, 1;
LS_0x12a7370_0_0 .concat8 [ 1 1 1 1], L_0x12a5c60, L_0x12a5f70, L_0x12a62c0, L_0x12a65d0;
LS_0x12a7370_0_4 .concat8 [ 1 1 1 1], L_0x12a6930, L_0x12a6c40, L_0x12a7030, L_0x12a6fc0;
L_0x12a7370 .concat8 [ 4 4 0 0], LS_0x12a7370_0_0, LS_0x12a7370_0_4;
L_0x12a7730 .part L_0x1354920, 7, 1;
L_0x12a7920 .part v0x12010b0_0, 7, 1;
S_0x10c95e0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10c97f0 .param/l "i" 0 4 54, +C4<00>;
L_0x12a5c60/d .functor AND 1, L_0x12a5d20, L_0x12a5e80, C4<1>, C4<1>;
L_0x12a5c60 .delay 1 (30000,30000,30000) L_0x12a5c60/d;
v0x10c98d0_0 .net *"_s0", 0 0, L_0x12a5d20;  1 drivers
v0x10c99b0_0 .net *"_s1", 0 0, L_0x12a5e80;  1 drivers
S_0x10c9a90 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10c9ca0 .param/l "i" 0 4 54, +C4<01>;
L_0x12a5f70/d .functor AND 1, L_0x12a6030, L_0x12a6220, C4<1>, C4<1>;
L_0x12a5f70 .delay 1 (30000,30000,30000) L_0x12a5f70/d;
v0x10c9d60_0 .net *"_s0", 0 0, L_0x12a6030;  1 drivers
v0x10c9e40_0 .net *"_s1", 0 0, L_0x12a6220;  1 drivers
S_0x10c9f20 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10ca130 .param/l "i" 0 4 54, +C4<010>;
L_0x12a62c0/d .functor AND 1, L_0x12a6380, L_0x12a64e0, C4<1>, C4<1>;
L_0x12a62c0 .delay 1 (30000,30000,30000) L_0x12a62c0/d;
v0x10ca1d0_0 .net *"_s0", 0 0, L_0x12a6380;  1 drivers
v0x10ca2b0_0 .net *"_s1", 0 0, L_0x12a64e0;  1 drivers
S_0x10ca390 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10ca5a0 .param/l "i" 0 4 54, +C4<011>;
L_0x12a65d0/d .functor AND 1, L_0x12a6690, L_0x12a67f0, C4<1>, C4<1>;
L_0x12a65d0 .delay 1 (30000,30000,30000) L_0x12a65d0/d;
v0x10ca660_0 .net *"_s0", 0 0, L_0x12a6690;  1 drivers
v0x10ca740_0 .net *"_s1", 0 0, L_0x12a67f0;  1 drivers
S_0x10ca820 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10caa80 .param/l "i" 0 4 54, +C4<0100>;
L_0x12a6930/d .functor AND 1, L_0x12a69f0, L_0x12a6b50, C4<1>, C4<1>;
L_0x12a6930 .delay 1 (30000,30000,30000) L_0x12a6930/d;
v0x10cab40_0 .net *"_s0", 0 0, L_0x12a69f0;  1 drivers
v0x10cac20_0 .net *"_s1", 0 0, L_0x12a6b50;  1 drivers
S_0x10cad00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10caf10 .param/l "i" 0 4 54, +C4<0101>;
L_0x12a6c40/d .functor AND 1, L_0x12a6cb0, L_0x12a6f20, C4<1>, C4<1>;
L_0x12a6c40 .delay 1 (30000,30000,30000) L_0x12a6c40/d;
v0x10cafd0_0 .net *"_s0", 0 0, L_0x12a6cb0;  1 drivers
v0x10cb0b0_0 .net *"_s1", 0 0, L_0x12a6f20;  1 drivers
S_0x10cb190 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10cb3a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12a7030/d .functor AND 1, L_0x12a7120, L_0x12a7280, C4<1>, C4<1>;
L_0x12a7030 .delay 1 (30000,30000,30000) L_0x12a7030/d;
v0x10cb460_0 .net *"_s0", 0 0, L_0x12a7120;  1 drivers
v0x10cb540_0 .net *"_s1", 0 0, L_0x12a7280;  1 drivers
S_0x10cb620 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10c9380;
 .timescale -9 -12;
P_0x10cb830 .param/l "i" 0 4 54, +C4<0111>;
L_0x12a6fc0/d .functor AND 1, L_0x12a7730, L_0x12a7920, C4<1>, C4<1>;
L_0x12a6fc0 .delay 1 (30000,30000,30000) L_0x12a6fc0/d;
v0x10cb8f0_0 .net *"_s0", 0 0, L_0x12a7730;  1 drivers
v0x10cb9d0_0 .net *"_s1", 0 0, L_0x12a7920;  1 drivers
S_0x10cc590 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10c9160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12a9370/d .functor OR 1, L_0x12a9430, L_0x12a95e0, C4<0>, C4<0>;
L_0x12a9370 .delay 1 (30000,30000,30000) L_0x12a9370/d;
v0x10ce0e0_0 .net *"_s10", 0 0, L_0x12a9430;  1 drivers
v0x10ce1c0_0 .net *"_s12", 0 0, L_0x12a95e0;  1 drivers
v0x10ce2a0_0 .net "in", 7 0, L_0x12a7370;  alias, 1 drivers
v0x10ce370_0 .net "ors", 1 0, L_0x12a9190;  1 drivers
v0x10ce430_0 .net "out", 0 0, L_0x12a9370;  alias, 1 drivers
L_0x12a8560 .part L_0x12a7370, 0, 4;
L_0x12a9190 .concat8 [ 1 1 0 0], L_0x12a8250, L_0x12a8e80;
L_0x12a92d0 .part L_0x12a7370, 4, 4;
L_0x12a9430 .part L_0x12a9190, 0, 1;
L_0x12a95e0 .part L_0x12a9190, 1, 1;
S_0x10cc750 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10cc590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12a7a10/d .functor OR 1, L_0x12a7ad0, L_0x12a7c30, C4<0>, C4<0>;
L_0x12a7a10 .delay 1 (30000,30000,30000) L_0x12a7a10/d;
L_0x12a7e60/d .functor OR 1, L_0x12a7f70, L_0x12a80d0, C4<0>, C4<0>;
L_0x12a7e60 .delay 1 (30000,30000,30000) L_0x12a7e60/d;
L_0x12a8250/d .functor OR 1, L_0x12a82c0, L_0x12a8470, C4<0>, C4<0>;
L_0x12a8250 .delay 1 (30000,30000,30000) L_0x12a8250/d;
v0x10cc9a0_0 .net *"_s0", 0 0, L_0x12a7a10;  1 drivers
v0x10ccaa0_0 .net *"_s10", 0 0, L_0x12a7f70;  1 drivers
v0x10ccb80_0 .net *"_s12", 0 0, L_0x12a80d0;  1 drivers
v0x10ccc40_0 .net *"_s14", 0 0, L_0x12a82c0;  1 drivers
v0x10ccd20_0 .net *"_s16", 0 0, L_0x12a8470;  1 drivers
v0x10cce50_0 .net *"_s3", 0 0, L_0x12a7ad0;  1 drivers
v0x10ccf30_0 .net *"_s5", 0 0, L_0x12a7c30;  1 drivers
v0x10cd010_0 .net *"_s6", 0 0, L_0x12a7e60;  1 drivers
v0x10cd0f0_0 .net "in", 3 0, L_0x12a8560;  1 drivers
v0x10cd260_0 .net "ors", 1 0, L_0x12a7d70;  1 drivers
v0x10cd340_0 .net "out", 0 0, L_0x12a8250;  1 drivers
L_0x12a7ad0 .part L_0x12a8560, 0, 1;
L_0x12a7c30 .part L_0x12a8560, 1, 1;
L_0x12a7d70 .concat8 [ 1 1 0 0], L_0x12a7a10, L_0x12a7e60;
L_0x12a7f70 .part L_0x12a8560, 2, 1;
L_0x12a80d0 .part L_0x12a8560, 3, 1;
L_0x12a82c0 .part L_0x12a7d70, 0, 1;
L_0x12a8470 .part L_0x12a7d70, 1, 1;
S_0x10cd460 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10cc590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12a8690/d .functor OR 1, L_0x12a8700, L_0x12a8860, C4<0>, C4<0>;
L_0x12a8690 .delay 1 (30000,30000,30000) L_0x12a8690/d;
L_0x12a8a90/d .functor OR 1, L_0x12a8ba0, L_0x12a8d00, C4<0>, C4<0>;
L_0x12a8a90 .delay 1 (30000,30000,30000) L_0x12a8a90/d;
L_0x12a8e80/d .functor OR 1, L_0x12a8ef0, L_0x12a90a0, C4<0>, C4<0>;
L_0x12a8e80 .delay 1 (30000,30000,30000) L_0x12a8e80/d;
v0x10cd620_0 .net *"_s0", 0 0, L_0x12a8690;  1 drivers
v0x10cd720_0 .net *"_s10", 0 0, L_0x12a8ba0;  1 drivers
v0x10cd800_0 .net *"_s12", 0 0, L_0x12a8d00;  1 drivers
v0x10cd8c0_0 .net *"_s14", 0 0, L_0x12a8ef0;  1 drivers
v0x10cd9a0_0 .net *"_s16", 0 0, L_0x12a90a0;  1 drivers
v0x10cdad0_0 .net *"_s3", 0 0, L_0x12a8700;  1 drivers
v0x10cdbb0_0 .net *"_s5", 0 0, L_0x12a8860;  1 drivers
v0x10cdc90_0 .net *"_s6", 0 0, L_0x12a8a90;  1 drivers
v0x10cdd70_0 .net "in", 3 0, L_0x12a92d0;  1 drivers
v0x10cdee0_0 .net "ors", 1 0, L_0x12a89a0;  1 drivers
v0x10cdfc0_0 .net "out", 0 0, L_0x12a8e80;  1 drivers
L_0x12a8700 .part L_0x12a92d0, 0, 1;
L_0x12a8860 .part L_0x12a92d0, 1, 1;
L_0x12a89a0 .concat8 [ 1 1 0 0], L_0x12a8690, L_0x12a8a90;
L_0x12a8ba0 .part L_0x12a92d0, 2, 1;
L_0x12a8d00 .part L_0x12a92d0, 3, 1;
L_0x12a8ef0 .part L_0x12a89a0, 0, 1;
L_0x12a90a0 .part L_0x12a89a0, 1, 1;
S_0x10ce8d0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10c7990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10d3d00_0 .net "ands", 7 0, L_0x12a3900;  1 drivers
v0x10d3e10_0 .net "in", 7 0, L_0x12a1d60;  alias, 1 drivers
v0x10d3ed0_0 .net "out", 0 0, L_0x12a5900;  alias, 1 drivers
v0x10d3fa0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10ceb20 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10ce8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10d1260_0 .net "A", 7 0, L_0x12a1d60;  alias, 1 drivers
v0x10d1360_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10d1420_0 .net *"_s0", 0 0, L_0x12a20f0;  1 drivers
v0x10d14e0_0 .net *"_s12", 0 0, L_0x12a2ab0;  1 drivers
v0x10d15c0_0 .net *"_s16", 0 0, L_0x12a2e10;  1 drivers
v0x10d16f0_0 .net *"_s20", 0 0, L_0x12a3240;  1 drivers
v0x10d17d0_0 .net *"_s24", 0 0, L_0x12a3570;  1 drivers
v0x10d18b0_0 .net *"_s28", 0 0, L_0x12a3500;  1 drivers
v0x10d1990_0 .net *"_s4", 0 0, L_0x12a2490;  1 drivers
v0x10d1b00_0 .net *"_s8", 0 0, L_0x12a27a0;  1 drivers
v0x10d1be0_0 .net "out", 7 0, L_0x12a3900;  alias, 1 drivers
L_0x12a2200 .part L_0x12a1d60, 0, 1;
L_0x12a23f0 .part v0x12010b0_0, 0, 1;
L_0x12a2550 .part L_0x12a1d60, 1, 1;
L_0x12a26b0 .part v0x12010b0_0, 1, 1;
L_0x12a2860 .part L_0x12a1d60, 2, 1;
L_0x12a29c0 .part v0x12010b0_0, 2, 1;
L_0x12a2b70 .part L_0x12a1d60, 3, 1;
L_0x12a2cd0 .part v0x12010b0_0, 3, 1;
L_0x12a2ed0 .part L_0x12a1d60, 4, 1;
L_0x12a3140 .part v0x12010b0_0, 4, 1;
L_0x12a32b0 .part L_0x12a1d60, 5, 1;
L_0x12a3410 .part v0x12010b0_0, 5, 1;
L_0x12a3630 .part L_0x12a1d60, 6, 1;
L_0x12a3790 .part v0x12010b0_0, 6, 1;
LS_0x12a3900_0_0 .concat8 [ 1 1 1 1], L_0x12a20f0, L_0x12a2490, L_0x12a27a0, L_0x12a2ab0;
LS_0x12a3900_0_4 .concat8 [ 1 1 1 1], L_0x12a2e10, L_0x12a3240, L_0x12a3570, L_0x12a3500;
L_0x12a3900 .concat8 [ 4 4 0 0], LS_0x12a3900_0_0, LS_0x12a3900_0_4;
L_0x12a3cc0 .part L_0x12a1d60, 7, 1;
L_0x12a3eb0 .part v0x12010b0_0, 7, 1;
S_0x10ced60 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10cef70 .param/l "i" 0 4 54, +C4<00>;
L_0x12a20f0/d .functor AND 1, L_0x12a2200, L_0x12a23f0, C4<1>, C4<1>;
L_0x12a20f0 .delay 1 (30000,30000,30000) L_0x12a20f0/d;
v0x10cf050_0 .net *"_s0", 0 0, L_0x12a2200;  1 drivers
v0x10cf130_0 .net *"_s1", 0 0, L_0x12a23f0;  1 drivers
S_0x10cf210 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10cf420 .param/l "i" 0 4 54, +C4<01>;
L_0x12a2490/d .functor AND 1, L_0x12a2550, L_0x12a26b0, C4<1>, C4<1>;
L_0x12a2490 .delay 1 (30000,30000,30000) L_0x12a2490/d;
v0x10cf4e0_0 .net *"_s0", 0 0, L_0x12a2550;  1 drivers
v0x10cf5c0_0 .net *"_s1", 0 0, L_0x12a26b0;  1 drivers
S_0x10cf6a0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10cf8e0 .param/l "i" 0 4 54, +C4<010>;
L_0x12a27a0/d .functor AND 1, L_0x12a2860, L_0x12a29c0, C4<1>, C4<1>;
L_0x12a27a0 .delay 1 (30000,30000,30000) L_0x12a27a0/d;
v0x10cf980_0 .net *"_s0", 0 0, L_0x12a2860;  1 drivers
v0x10cfa60_0 .net *"_s1", 0 0, L_0x12a29c0;  1 drivers
S_0x10cfb40 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10cfd50 .param/l "i" 0 4 54, +C4<011>;
L_0x12a2ab0/d .functor AND 1, L_0x12a2b70, L_0x12a2cd0, C4<1>, C4<1>;
L_0x12a2ab0 .delay 1 (30000,30000,30000) L_0x12a2ab0/d;
v0x10cfe10_0 .net *"_s0", 0 0, L_0x12a2b70;  1 drivers
v0x10cfef0_0 .net *"_s1", 0 0, L_0x12a2cd0;  1 drivers
S_0x10cffd0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10d0230 .param/l "i" 0 4 54, +C4<0100>;
L_0x12a2e10/d .functor AND 1, L_0x12a2ed0, L_0x12a3140, C4<1>, C4<1>;
L_0x12a2e10 .delay 1 (30000,30000,30000) L_0x12a2e10/d;
v0x10d02f0_0 .net *"_s0", 0 0, L_0x12a2ed0;  1 drivers
v0x10d03d0_0 .net *"_s1", 0 0, L_0x12a3140;  1 drivers
S_0x10d04b0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10d06c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x12a3240/d .functor AND 1, L_0x12a32b0, L_0x12a3410, C4<1>, C4<1>;
L_0x12a3240 .delay 1 (30000,30000,30000) L_0x12a3240/d;
v0x10d0780_0 .net *"_s0", 0 0, L_0x12a32b0;  1 drivers
v0x10d0860_0 .net *"_s1", 0 0, L_0x12a3410;  1 drivers
S_0x10d0940 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10d0b50 .param/l "i" 0 4 54, +C4<0110>;
L_0x12a3570/d .functor AND 1, L_0x12a3630, L_0x12a3790, C4<1>, C4<1>;
L_0x12a3570 .delay 1 (30000,30000,30000) L_0x12a3570/d;
v0x10d0c10_0 .net *"_s0", 0 0, L_0x12a3630;  1 drivers
v0x10d0cf0_0 .net *"_s1", 0 0, L_0x12a3790;  1 drivers
S_0x10d0dd0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10ceb20;
 .timescale -9 -12;
P_0x10d0fe0 .param/l "i" 0 4 54, +C4<0111>;
L_0x12a3500/d .functor AND 1, L_0x12a3cc0, L_0x12a3eb0, C4<1>, C4<1>;
L_0x12a3500 .delay 1 (30000,30000,30000) L_0x12a3500/d;
v0x10d10a0_0 .net *"_s0", 0 0, L_0x12a3cc0;  1 drivers
v0x10d1180_0 .net *"_s1", 0 0, L_0x12a3eb0;  1 drivers
S_0x10d1d40 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10ce8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12a5900/d .functor OR 1, L_0x12a59c0, L_0x12a5b70, C4<0>, C4<0>;
L_0x12a5900 .delay 1 (30000,30000,30000) L_0x12a5900/d;
v0x10d3890_0 .net *"_s10", 0 0, L_0x12a59c0;  1 drivers
v0x10d3970_0 .net *"_s12", 0 0, L_0x12a5b70;  1 drivers
v0x10d3a50_0 .net "in", 7 0, L_0x12a3900;  alias, 1 drivers
v0x10d3b20_0 .net "ors", 1 0, L_0x12a5720;  1 drivers
v0x10d3be0_0 .net "out", 0 0, L_0x12a5900;  alias, 1 drivers
L_0x12a4af0 .part L_0x12a3900, 0, 4;
L_0x12a5720 .concat8 [ 1 1 0 0], L_0x12a47e0, L_0x12a5410;
L_0x12a5860 .part L_0x12a3900, 4, 4;
L_0x12a59c0 .part L_0x12a5720, 0, 1;
L_0x12a5b70 .part L_0x12a5720, 1, 1;
S_0x10d1f00 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10d1d40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12a3fa0/d .functor OR 1, L_0x12a4060, L_0x12a41c0, C4<0>, C4<0>;
L_0x12a3fa0 .delay 1 (30000,30000,30000) L_0x12a3fa0/d;
L_0x12a43f0/d .functor OR 1, L_0x12a4500, L_0x12a4660, C4<0>, C4<0>;
L_0x12a43f0 .delay 1 (30000,30000,30000) L_0x12a43f0/d;
L_0x12a47e0/d .functor OR 1, L_0x12a4850, L_0x12a4a00, C4<0>, C4<0>;
L_0x12a47e0 .delay 1 (30000,30000,30000) L_0x12a47e0/d;
v0x10d2150_0 .net *"_s0", 0 0, L_0x12a3fa0;  1 drivers
v0x10d2250_0 .net *"_s10", 0 0, L_0x12a4500;  1 drivers
v0x10d2330_0 .net *"_s12", 0 0, L_0x12a4660;  1 drivers
v0x10d23f0_0 .net *"_s14", 0 0, L_0x12a4850;  1 drivers
v0x10d24d0_0 .net *"_s16", 0 0, L_0x12a4a00;  1 drivers
v0x10d2600_0 .net *"_s3", 0 0, L_0x12a4060;  1 drivers
v0x10d26e0_0 .net *"_s5", 0 0, L_0x12a41c0;  1 drivers
v0x10d27c0_0 .net *"_s6", 0 0, L_0x12a43f0;  1 drivers
v0x10d28a0_0 .net "in", 3 0, L_0x12a4af0;  1 drivers
v0x10d2a10_0 .net "ors", 1 0, L_0x12a4300;  1 drivers
v0x10d2af0_0 .net "out", 0 0, L_0x12a47e0;  1 drivers
L_0x12a4060 .part L_0x12a4af0, 0, 1;
L_0x12a41c0 .part L_0x12a4af0, 1, 1;
L_0x12a4300 .concat8 [ 1 1 0 0], L_0x12a3fa0, L_0x12a43f0;
L_0x12a4500 .part L_0x12a4af0, 2, 1;
L_0x12a4660 .part L_0x12a4af0, 3, 1;
L_0x12a4850 .part L_0x12a4300, 0, 1;
L_0x12a4a00 .part L_0x12a4300, 1, 1;
S_0x10d2c10 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10d1d40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12a4c20/d .functor OR 1, L_0x12a4c90, L_0x12a4df0, C4<0>, C4<0>;
L_0x12a4c20 .delay 1 (30000,30000,30000) L_0x12a4c20/d;
L_0x12a5020/d .functor OR 1, L_0x12a5130, L_0x12a5290, C4<0>, C4<0>;
L_0x12a5020 .delay 1 (30000,30000,30000) L_0x12a5020/d;
L_0x12a5410/d .functor OR 1, L_0x12a5480, L_0x12a5630, C4<0>, C4<0>;
L_0x12a5410 .delay 1 (30000,30000,30000) L_0x12a5410/d;
v0x10d2dd0_0 .net *"_s0", 0 0, L_0x12a4c20;  1 drivers
v0x10d2ed0_0 .net *"_s10", 0 0, L_0x12a5130;  1 drivers
v0x10d2fb0_0 .net *"_s12", 0 0, L_0x12a5290;  1 drivers
v0x10d3070_0 .net *"_s14", 0 0, L_0x12a5480;  1 drivers
v0x10d3150_0 .net *"_s16", 0 0, L_0x12a5630;  1 drivers
v0x10d3280_0 .net *"_s3", 0 0, L_0x12a4c90;  1 drivers
v0x10d3360_0 .net *"_s5", 0 0, L_0x12a4df0;  1 drivers
v0x10d3440_0 .net *"_s6", 0 0, L_0x12a5020;  1 drivers
v0x10d3520_0 .net "in", 3 0, L_0x12a5860;  1 drivers
v0x10d3690_0 .net "ors", 1 0, L_0x12a4f30;  1 drivers
v0x10d3770_0 .net "out", 0 0, L_0x12a5410;  1 drivers
L_0x12a4c90 .part L_0x12a5860, 0, 1;
L_0x12a4df0 .part L_0x12a5860, 1, 1;
L_0x12a4f30 .concat8 [ 1 1 0 0], L_0x12a4c20, L_0x12a5020;
L_0x12a5130 .part L_0x12a5860, 2, 1;
L_0x12a5290 .part L_0x12a5860, 3, 1;
L_0x12a5480 .part L_0x12a4f30, 0, 1;
L_0x12a5630 .part L_0x12a4f30, 1, 1;
S_0x10d4080 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10c7990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12a10d0/d .functor XNOR 1, L_0x12a97d0, L_0x12a9930, C4<0>, C4<0>;
L_0x12a10d0 .delay 1 (20000,20000,20000) L_0x12a10d0/d;
L_0x12a1340/d .functor AND 1, L_0x12a97d0, L_0x12a00d0, C4<1>, C4<1>;
L_0x12a1340 .delay 1 (30000,30000,30000) L_0x12a1340/d;
L_0x12a13b0/d .functor AND 1, L_0x12a10d0, L_0x129ff40, C4<1>, C4<1>;
L_0x12a13b0 .delay 1 (30000,30000,30000) L_0x12a13b0/d;
L_0x12a1510/d .functor OR 1, L_0x12a13b0, L_0x12a1340, C4<0>, C4<0>;
L_0x12a1510 .delay 1 (30000,30000,30000) L_0x12a1510/d;
v0x10d4330_0 .net "a", 0 0, L_0x12a97d0;  alias, 1 drivers
v0x10d4420_0 .net "a_", 0 0, L_0x129fbb0;  alias, 1 drivers
v0x10d44e0_0 .net "b", 0 0, L_0x12a9930;  alias, 1 drivers
v0x10d45d0_0 .net "b_", 0 0, L_0x12a00d0;  alias, 1 drivers
v0x10d4670_0 .net "carryin", 0 0, L_0x129ff40;  alias, 1 drivers
v0x10d47b0_0 .net "eq", 0 0, L_0x12a10d0;  1 drivers
v0x10d4870_0 .net "lt", 0 0, L_0x12a1340;  1 drivers
v0x10d4930_0 .net "out", 0 0, L_0x12a1510;  1 drivers
v0x10d49f0_0 .net "w0", 0 0, L_0x12a13b0;  1 drivers
S_0x10d4c40 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10c7990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a0eb0/d .functor OR 1, L_0x12a0a00, L_0x10d5ea0, C4<0>, C4<0>;
L_0x12a0eb0 .delay 1 (30000,30000,30000) L_0x12a0eb0/d;
v0x10d5a30_0 .net "a", 0 0, L_0x12a97d0;  alias, 1 drivers
v0x10d5b80_0 .net "b", 0 0, L_0x12a00d0;  alias, 1 drivers
v0x10d5c40_0 .net "c1", 0 0, L_0x12a0a00;  1 drivers
v0x10d5ce0_0 .net "c2", 0 0, L_0x10d5ea0;  1 drivers
v0x10d5db0_0 .net "carryin", 0 0, L_0x129ff40;  alias, 1 drivers
v0x10d5f30_0 .net "carryout", 0 0, L_0x12a0eb0;  1 drivers
v0x10d5fd0_0 .net "s1", 0 0, L_0x12a0940;  1 drivers
v0x10d6070_0 .net "sum", 0 0, L_0x12a0b60;  1 drivers
S_0x10d4e90 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10d4c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12a0940/d .functor XOR 1, L_0x12a97d0, L_0x12a00d0, C4<0>, C4<0>;
L_0x12a0940 .delay 1 (30000,30000,30000) L_0x12a0940/d;
L_0x12a0a00/d .functor AND 1, L_0x12a97d0, L_0x12a00d0, C4<1>, C4<1>;
L_0x12a0a00 .delay 1 (30000,30000,30000) L_0x12a0a00/d;
v0x10d50f0_0 .net "a", 0 0, L_0x12a97d0;  alias, 1 drivers
v0x10d51b0_0 .net "b", 0 0, L_0x12a00d0;  alias, 1 drivers
v0x10d5270_0 .net "carryout", 0 0, L_0x12a0a00;  alias, 1 drivers
v0x10d5310_0 .net "sum", 0 0, L_0x12a0940;  alias, 1 drivers
S_0x10d5440 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10d4c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12a0b60/d .functor XOR 1, L_0x12a0940, L_0x129ff40, C4<0>, C4<0>;
L_0x12a0b60 .delay 1 (30000,30000,30000) L_0x12a0b60/d;
L_0x10d5ea0/d .functor AND 1, L_0x12a0940, L_0x129ff40, C4<1>, C4<1>;
L_0x10d5ea0 .delay 1 (30000,30000,30000) L_0x10d5ea0/d;
v0x10d56a0_0 .net "a", 0 0, L_0x12a0940;  alias, 1 drivers
v0x10d5770_0 .net "b", 0 0, L_0x129ff40;  alias, 1 drivers
v0x10d5810_0 .net "carryout", 0 0, L_0x10d5ea0;  alias, 1 drivers
v0x10d58e0_0 .net "sum", 0 0, L_0x12a0b60;  alias, 1 drivers
S_0x10d7490 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10c7620;
 .timescale -9 -12;
L_0x2b0ab3d06218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12a9870/d .functor OR 1, L_0x2b0ab3d06218, L_0x2b0ab3d06260, C4<0>, C4<0>;
L_0x12a9870 .delay 1 (30000,30000,30000) L_0x12a9870/d;
v0x10d7680_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06218;  1 drivers
v0x10d7760_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06260;  1 drivers
S_0x10d7840 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x10d7a50 .param/l "i" 0 3 41, +C4<010001>;
S_0x10d7b10 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10d7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12a3880/d .functor NOT 1, L_0x12b3630, C4<0>, C4<0>, C4<0>;
L_0x12a3880 .delay 1 (10000,10000,10000) L_0x12a3880/d;
L_0x125b7b0/d .functor NOT 1, L_0x12a99d0, C4<0>, C4<0>, C4<0>;
L_0x125b7b0 .delay 1 (10000,10000,10000) L_0x125b7b0/d;
L_0x12aae70/d .functor XOR 1, L_0x12b3630, L_0x12a99d0, C4<0>, C4<0>;
L_0x12aae70 .delay 1 (30000,30000,30000) L_0x12aae70/d;
L_0x2b0ab3d062a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d062f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12ab520/d .functor OR 1, L_0x2b0ab3d062a8, L_0x2b0ab3d062f0, C4<0>, C4<0>;
L_0x12ab520 .delay 1 (30000,30000,30000) L_0x12ab520/d;
L_0x12ab720/d .functor AND 1, L_0x12b3630, L_0x12a99d0, C4<1>, C4<1>;
L_0x12ab720 .delay 1 (30000,30000,30000) L_0x12ab720/d;
L_0x12ab7e0/d .functor NAND 1, L_0x12b3630, L_0x12a99d0, C4<1>, C4<1>;
L_0x12ab7e0 .delay 1 (20000,20000,20000) L_0x12ab7e0/d;
L_0x12ab940/d .functor XOR 1, L_0x12b3630, L_0x12a99d0, C4<0>, C4<0>;
L_0x12ab940 .delay 1 (20000,20000,20000) L_0x12ab940/d;
L_0x12abdf0/d .functor OR 1, L_0x12b3630, L_0x12a99d0, C4<0>, C4<0>;
L_0x12abdf0 .delay 1 (30000,30000,30000) L_0x12abdf0/d;
L_0x12b3530/d .functor NOT 1, L_0x12af760, C4<0>, C4<0>, C4<0>;
L_0x12b3530 .delay 1 (10000,10000,10000) L_0x12b3530/d;
v0x10e6240_0 .net "A", 0 0, L_0x12b3630;  1 drivers
v0x10e6300_0 .net "A_", 0 0, L_0x12a3880;  1 drivers
v0x10e63c0_0 .net "B", 0 0, L_0x12a99d0;  1 drivers
v0x10e6490_0 .net "B_", 0 0, L_0x125b7b0;  1 drivers
v0x10e6530_0 .net *"_s12", 0 0, L_0x12ab520;  1 drivers
v0x10e6620_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d062a8;  1 drivers
v0x10e66e0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d062f0;  1 drivers
v0x10e67c0_0 .net *"_s18", 0 0, L_0x12ab720;  1 drivers
v0x10e68a0_0 .net *"_s20", 0 0, L_0x12ab7e0;  1 drivers
v0x10e6a10_0 .net *"_s22", 0 0, L_0x12ab940;  1 drivers
v0x10e6af0_0 .net *"_s24", 0 0, L_0x12abdf0;  1 drivers
o0x2b0ab3cccd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10e6bd0_0 name=_s30
o0x2b0ab3cccd48 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10e6cb0_0 name=_s32
v0x10e6d90_0 .net *"_s8", 0 0, L_0x12aae70;  1 drivers
v0x10e6e70_0 .net "carryin", 0 0, L_0x12a9a70;  1 drivers
v0x10e6f10_0 .net "carryout", 0 0, L_0x12b31d0;  1 drivers
v0x10e6fb0_0 .net "carryouts", 7 0, L_0x1354af0;  1 drivers
v0x10e7160_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10e7200_0 .net "result", 0 0, L_0x12af760;  1 drivers
v0x10e72f0_0 .net "results", 7 0, L_0x12abbc0;  1 drivers
v0x10e7400_0 .net "zero", 0 0, L_0x12b3530;  1 drivers
LS_0x12abbc0_0_0 .concat8 [ 1 1 1 1], L_0x12aa340, L_0x12aa970, L_0x12aae70, L_0x12ab520;
LS_0x12abbc0_0_4 .concat8 [ 1 1 1 1], L_0x12ab720, L_0x12ab7e0, L_0x12ab940, L_0x12abdf0;
L_0x12abbc0 .concat8 [ 4 4 0 0], LS_0x12abbc0_0_0, LS_0x12abbc0_0_4;
LS_0x1354af0_0_0 .concat [ 1 1 1 1], L_0x12aa5f0, L_0x12aad10, o0x2b0ab3cccd18, L_0x12ab370;
LS_0x1354af0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cccd48;
L_0x1354af0 .concat [ 4 4 0 0], LS_0x1354af0_0_0, LS_0x1354af0_0_4;
S_0x10d7d90 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10d7b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12aa5f0/d .functor OR 1, L_0x12aa0d0, L_0x12aa490, C4<0>, C4<0>;
L_0x12aa5f0 .delay 1 (30000,30000,30000) L_0x12aa5f0/d;
v0x10d8bc0_0 .net "a", 0 0, L_0x12b3630;  alias, 1 drivers
v0x10d8c80_0 .net "b", 0 0, L_0x12a99d0;  alias, 1 drivers
v0x10d8d50_0 .net "c1", 0 0, L_0x12aa0d0;  1 drivers
v0x10d8e50_0 .net "c2", 0 0, L_0x12aa490;  1 drivers
v0x10d8f20_0 .net "carryin", 0 0, L_0x12a9a70;  alias, 1 drivers
v0x10d9010_0 .net "carryout", 0 0, L_0x12aa5f0;  1 drivers
v0x10d90b0_0 .net "s1", 0 0, L_0x12aa010;  1 drivers
v0x10d91a0_0 .net "sum", 0 0, L_0x12aa340;  1 drivers
S_0x10d8000 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10d7d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12aa010/d .functor XOR 1, L_0x12b3630, L_0x12a99d0, C4<0>, C4<0>;
L_0x12aa010 .delay 1 (30000,30000,30000) L_0x12aa010/d;
L_0x12aa0d0/d .functor AND 1, L_0x12b3630, L_0x12a99d0, C4<1>, C4<1>;
L_0x12aa0d0 .delay 1 (30000,30000,30000) L_0x12aa0d0/d;
v0x10d8260_0 .net "a", 0 0, L_0x12b3630;  alias, 1 drivers
v0x10d8340_0 .net "b", 0 0, L_0x12a99d0;  alias, 1 drivers
v0x10d8400_0 .net "carryout", 0 0, L_0x12aa0d0;  alias, 1 drivers
v0x10d84a0_0 .net "sum", 0 0, L_0x12aa010;  alias, 1 drivers
S_0x10d85e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10d7d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12aa340/d .functor XOR 1, L_0x12aa010, L_0x12a9a70, C4<0>, C4<0>;
L_0x12aa340 .delay 1 (30000,30000,30000) L_0x12aa340/d;
L_0x12aa490/d .functor AND 1, L_0x12aa010, L_0x12a9a70, C4<1>, C4<1>;
L_0x12aa490 .delay 1 (30000,30000,30000) L_0x12aa490/d;
v0x10d8840_0 .net "a", 0 0, L_0x12aa010;  alias, 1 drivers
v0x10d88e0_0 .net "b", 0 0, L_0x12a9a70;  alias, 1 drivers
v0x10d8980_0 .net "carryout", 0 0, L_0x12aa490;  alias, 1 drivers
v0x10d8a50_0 .net "sum", 0 0, L_0x12aa340;  alias, 1 drivers
S_0x10d9270 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10d7b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10de660_0 .net "ands", 7 0, L_0x12b11d0;  1 drivers
v0x10de770_0 .net "in", 7 0, L_0x1354af0;  alias, 1 drivers
v0x10de830_0 .net "out", 0 0, L_0x12b31d0;  alias, 1 drivers
v0x10de900_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10d9490 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10d9270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10dbbc0_0 .net "A", 7 0, L_0x1354af0;  alias, 1 drivers
v0x10dbcc0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10dbd80_0 .net *"_s0", 0 0, L_0x12afac0;  1 drivers
v0x10dbe40_0 .net *"_s12", 0 0, L_0x12b0430;  1 drivers
v0x10dbf20_0 .net *"_s16", 0 0, L_0x12b0790;  1 drivers
v0x10dc050_0 .net *"_s20", 0 0, L_0x12b0aa0;  1 drivers
v0x10dc130_0 .net *"_s24", 0 0, L_0x12b0e90;  1 drivers
v0x10dc210_0 .net *"_s28", 0 0, L_0x12b0e20;  1 drivers
v0x10dc2f0_0 .net *"_s4", 0 0, L_0x12afdd0;  1 drivers
v0x10dc460_0 .net *"_s8", 0 0, L_0x12b0120;  1 drivers
v0x10dc540_0 .net "out", 7 0, L_0x12b11d0;  alias, 1 drivers
L_0x12afb80 .part L_0x1354af0, 0, 1;
L_0x12afce0 .part v0x12010b0_0, 0, 1;
L_0x12afe90 .part L_0x1354af0, 1, 1;
L_0x12b0080 .part v0x12010b0_0, 1, 1;
L_0x12b01e0 .part L_0x1354af0, 2, 1;
L_0x12b0340 .part v0x12010b0_0, 2, 1;
L_0x12b04f0 .part L_0x1354af0, 3, 1;
L_0x12b0650 .part v0x12010b0_0, 3, 1;
L_0x12b0850 .part L_0x1354af0, 4, 1;
L_0x12b09b0 .part v0x12010b0_0, 4, 1;
L_0x12b0b10 .part L_0x1354af0, 5, 1;
L_0x12b0d80 .part v0x12010b0_0, 5, 1;
L_0x12b0f80 .part L_0x1354af0, 6, 1;
L_0x12b10e0 .part v0x12010b0_0, 6, 1;
LS_0x12b11d0_0_0 .concat8 [ 1 1 1 1], L_0x12afac0, L_0x12afdd0, L_0x12b0120, L_0x12b0430;
LS_0x12b11d0_0_4 .concat8 [ 1 1 1 1], L_0x12b0790, L_0x12b0aa0, L_0x12b0e90, L_0x12b0e20;
L_0x12b11d0 .concat8 [ 4 4 0 0], LS_0x12b11d0_0_0, LS_0x12b11d0_0_4;
L_0x12b1590 .part L_0x1354af0, 7, 1;
L_0x12b1780 .part v0x12010b0_0, 7, 1;
S_0x10d96f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10d9900 .param/l "i" 0 4 54, +C4<00>;
L_0x12afac0/d .functor AND 1, L_0x12afb80, L_0x12afce0, C4<1>, C4<1>;
L_0x12afac0 .delay 1 (30000,30000,30000) L_0x12afac0/d;
v0x10d99e0_0 .net *"_s0", 0 0, L_0x12afb80;  1 drivers
v0x10d9ac0_0 .net *"_s1", 0 0, L_0x12afce0;  1 drivers
S_0x10d9ba0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10d9db0 .param/l "i" 0 4 54, +C4<01>;
L_0x12afdd0/d .functor AND 1, L_0x12afe90, L_0x12b0080, C4<1>, C4<1>;
L_0x12afdd0 .delay 1 (30000,30000,30000) L_0x12afdd0/d;
v0x10d9e70_0 .net *"_s0", 0 0, L_0x12afe90;  1 drivers
v0x10d9f50_0 .net *"_s1", 0 0, L_0x12b0080;  1 drivers
S_0x10da030 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10da240 .param/l "i" 0 4 54, +C4<010>;
L_0x12b0120/d .functor AND 1, L_0x12b01e0, L_0x12b0340, C4<1>, C4<1>;
L_0x12b0120 .delay 1 (30000,30000,30000) L_0x12b0120/d;
v0x10da2e0_0 .net *"_s0", 0 0, L_0x12b01e0;  1 drivers
v0x10da3c0_0 .net *"_s1", 0 0, L_0x12b0340;  1 drivers
S_0x10da4a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10da6b0 .param/l "i" 0 4 54, +C4<011>;
L_0x12b0430/d .functor AND 1, L_0x12b04f0, L_0x12b0650, C4<1>, C4<1>;
L_0x12b0430 .delay 1 (30000,30000,30000) L_0x12b0430/d;
v0x10da770_0 .net *"_s0", 0 0, L_0x12b04f0;  1 drivers
v0x10da850_0 .net *"_s1", 0 0, L_0x12b0650;  1 drivers
S_0x10da930 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10dab90 .param/l "i" 0 4 54, +C4<0100>;
L_0x12b0790/d .functor AND 1, L_0x12b0850, L_0x12b09b0, C4<1>, C4<1>;
L_0x12b0790 .delay 1 (30000,30000,30000) L_0x12b0790/d;
v0x10dac50_0 .net *"_s0", 0 0, L_0x12b0850;  1 drivers
v0x10dad30_0 .net *"_s1", 0 0, L_0x12b09b0;  1 drivers
S_0x10dae10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10db020 .param/l "i" 0 4 54, +C4<0101>;
L_0x12b0aa0/d .functor AND 1, L_0x12b0b10, L_0x12b0d80, C4<1>, C4<1>;
L_0x12b0aa0 .delay 1 (30000,30000,30000) L_0x12b0aa0/d;
v0x10db0e0_0 .net *"_s0", 0 0, L_0x12b0b10;  1 drivers
v0x10db1c0_0 .net *"_s1", 0 0, L_0x12b0d80;  1 drivers
S_0x10db2a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10db4b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12b0e90/d .functor AND 1, L_0x12b0f80, L_0x12b10e0, C4<1>, C4<1>;
L_0x12b0e90 .delay 1 (30000,30000,30000) L_0x12b0e90/d;
v0x10db570_0 .net *"_s0", 0 0, L_0x12b0f80;  1 drivers
v0x10db650_0 .net *"_s1", 0 0, L_0x12b10e0;  1 drivers
S_0x10db730 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10d9490;
 .timescale -9 -12;
P_0x10db940 .param/l "i" 0 4 54, +C4<0111>;
L_0x12b0e20/d .functor AND 1, L_0x12b1590, L_0x12b1780, C4<1>, C4<1>;
L_0x12b0e20 .delay 1 (30000,30000,30000) L_0x12b0e20/d;
v0x10dba00_0 .net *"_s0", 0 0, L_0x12b1590;  1 drivers
v0x10dbae0_0 .net *"_s1", 0 0, L_0x12b1780;  1 drivers
S_0x10dc6a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10d9270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12b31d0/d .functor OR 1, L_0x12b3290, L_0x12b3440, C4<0>, C4<0>;
L_0x12b31d0 .delay 1 (30000,30000,30000) L_0x12b31d0/d;
v0x10de1f0_0 .net *"_s10", 0 0, L_0x12b3290;  1 drivers
v0x10de2d0_0 .net *"_s12", 0 0, L_0x12b3440;  1 drivers
v0x10de3b0_0 .net "in", 7 0, L_0x12b11d0;  alias, 1 drivers
v0x10de480_0 .net "ors", 1 0, L_0x12b2ff0;  1 drivers
v0x10de540_0 .net "out", 0 0, L_0x12b31d0;  alias, 1 drivers
L_0x12b23c0 .part L_0x12b11d0, 0, 4;
L_0x12b2ff0 .concat8 [ 1 1 0 0], L_0x12b20b0, L_0x12b2ce0;
L_0x12b3130 .part L_0x12b11d0, 4, 4;
L_0x12b3290 .part L_0x12b2ff0, 0, 1;
L_0x12b3440 .part L_0x12b2ff0, 1, 1;
S_0x10dc860 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10dc6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12b1870/d .functor OR 1, L_0x12b1930, L_0x12b1a90, C4<0>, C4<0>;
L_0x12b1870 .delay 1 (30000,30000,30000) L_0x12b1870/d;
L_0x12b1cc0/d .functor OR 1, L_0x12b1dd0, L_0x12b1f30, C4<0>, C4<0>;
L_0x12b1cc0 .delay 1 (30000,30000,30000) L_0x12b1cc0/d;
L_0x12b20b0/d .functor OR 1, L_0x12b2120, L_0x12b22d0, C4<0>, C4<0>;
L_0x12b20b0 .delay 1 (30000,30000,30000) L_0x12b20b0/d;
v0x10dcab0_0 .net *"_s0", 0 0, L_0x12b1870;  1 drivers
v0x10dcbb0_0 .net *"_s10", 0 0, L_0x12b1dd0;  1 drivers
v0x10dcc90_0 .net *"_s12", 0 0, L_0x12b1f30;  1 drivers
v0x10dcd50_0 .net *"_s14", 0 0, L_0x12b2120;  1 drivers
v0x10dce30_0 .net *"_s16", 0 0, L_0x12b22d0;  1 drivers
v0x10dcf60_0 .net *"_s3", 0 0, L_0x12b1930;  1 drivers
v0x10dd040_0 .net *"_s5", 0 0, L_0x12b1a90;  1 drivers
v0x10dd120_0 .net *"_s6", 0 0, L_0x12b1cc0;  1 drivers
v0x10dd200_0 .net "in", 3 0, L_0x12b23c0;  1 drivers
v0x10dd370_0 .net "ors", 1 0, L_0x12b1bd0;  1 drivers
v0x10dd450_0 .net "out", 0 0, L_0x12b20b0;  1 drivers
L_0x12b1930 .part L_0x12b23c0, 0, 1;
L_0x12b1a90 .part L_0x12b23c0, 1, 1;
L_0x12b1bd0 .concat8 [ 1 1 0 0], L_0x12b1870, L_0x12b1cc0;
L_0x12b1dd0 .part L_0x12b23c0, 2, 1;
L_0x12b1f30 .part L_0x12b23c0, 3, 1;
L_0x12b2120 .part L_0x12b1bd0, 0, 1;
L_0x12b22d0 .part L_0x12b1bd0, 1, 1;
S_0x10dd570 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10dc6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12b24f0/d .functor OR 1, L_0x12b2560, L_0x12b26c0, C4<0>, C4<0>;
L_0x12b24f0 .delay 1 (30000,30000,30000) L_0x12b24f0/d;
L_0x12b28f0/d .functor OR 1, L_0x12b2a00, L_0x12b2b60, C4<0>, C4<0>;
L_0x12b28f0 .delay 1 (30000,30000,30000) L_0x12b28f0/d;
L_0x12b2ce0/d .functor OR 1, L_0x12b2d50, L_0x12b2f00, C4<0>, C4<0>;
L_0x12b2ce0 .delay 1 (30000,30000,30000) L_0x12b2ce0/d;
v0x10dd730_0 .net *"_s0", 0 0, L_0x12b24f0;  1 drivers
v0x10dd830_0 .net *"_s10", 0 0, L_0x12b2a00;  1 drivers
v0x10dd910_0 .net *"_s12", 0 0, L_0x12b2b60;  1 drivers
v0x10dd9d0_0 .net *"_s14", 0 0, L_0x12b2d50;  1 drivers
v0x10ddab0_0 .net *"_s16", 0 0, L_0x12b2f00;  1 drivers
v0x10ddbe0_0 .net *"_s3", 0 0, L_0x12b2560;  1 drivers
v0x10ddcc0_0 .net *"_s5", 0 0, L_0x12b26c0;  1 drivers
v0x10ddda0_0 .net *"_s6", 0 0, L_0x12b28f0;  1 drivers
v0x10dde80_0 .net "in", 3 0, L_0x12b3130;  1 drivers
v0x10ddff0_0 .net "ors", 1 0, L_0x12b2800;  1 drivers
v0x10de0d0_0 .net "out", 0 0, L_0x12b2ce0;  1 drivers
L_0x12b2560 .part L_0x12b3130, 0, 1;
L_0x12b26c0 .part L_0x12b3130, 1, 1;
L_0x12b2800 .concat8 [ 1 1 0 0], L_0x12b24f0, L_0x12b28f0;
L_0x12b2a00 .part L_0x12b3130, 2, 1;
L_0x12b2b60 .part L_0x12b3130, 3, 1;
L_0x12b2d50 .part L_0x12b2800, 0, 1;
L_0x12b2f00 .part L_0x12b2800, 1, 1;
S_0x10de9e0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10d7b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10e3e10_0 .net "ands", 7 0, L_0x12ad760;  1 drivers
v0x10e3f20_0 .net "in", 7 0, L_0x12abbc0;  alias, 1 drivers
v0x10e3fe0_0 .net "out", 0 0, L_0x12af760;  alias, 1 drivers
v0x10e40b0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10dec30 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10de9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10e1370_0 .net "A", 7 0, L_0x12abbc0;  alias, 1 drivers
v0x10e1470_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10e1530_0 .net *"_s0", 0 0, L_0x12abf50;  1 drivers
v0x10e15f0_0 .net *"_s12", 0 0, L_0x12ac910;  1 drivers
v0x10e16d0_0 .net *"_s16", 0 0, L_0x12acc70;  1 drivers
v0x10e1800_0 .net *"_s20", 0 0, L_0x12ad0a0;  1 drivers
v0x10e18e0_0 .net *"_s24", 0 0, L_0x12ad3d0;  1 drivers
v0x10e19c0_0 .net *"_s28", 0 0, L_0x12ad360;  1 drivers
v0x10e1aa0_0 .net *"_s4", 0 0, L_0x12ac2f0;  1 drivers
v0x10e1c10_0 .net *"_s8", 0 0, L_0x12ac600;  1 drivers
v0x10e1cf0_0 .net "out", 7 0, L_0x12ad760;  alias, 1 drivers
L_0x12ac060 .part L_0x12abbc0, 0, 1;
L_0x12ac250 .part v0x12010b0_0, 0, 1;
L_0x12ac3b0 .part L_0x12abbc0, 1, 1;
L_0x12ac510 .part v0x12010b0_0, 1, 1;
L_0x12ac6c0 .part L_0x12abbc0, 2, 1;
L_0x12ac820 .part v0x12010b0_0, 2, 1;
L_0x12ac9d0 .part L_0x12abbc0, 3, 1;
L_0x12acb30 .part v0x12010b0_0, 3, 1;
L_0x12acd30 .part L_0x12abbc0, 4, 1;
L_0x12acfa0 .part v0x12010b0_0, 4, 1;
L_0x12ad110 .part L_0x12abbc0, 5, 1;
L_0x12ad270 .part v0x12010b0_0, 5, 1;
L_0x12ad490 .part L_0x12abbc0, 6, 1;
L_0x12ad5f0 .part v0x12010b0_0, 6, 1;
LS_0x12ad760_0_0 .concat8 [ 1 1 1 1], L_0x12abf50, L_0x12ac2f0, L_0x12ac600, L_0x12ac910;
LS_0x12ad760_0_4 .concat8 [ 1 1 1 1], L_0x12acc70, L_0x12ad0a0, L_0x12ad3d0, L_0x12ad360;
L_0x12ad760 .concat8 [ 4 4 0 0], LS_0x12ad760_0_0, LS_0x12ad760_0_4;
L_0x12adb20 .part L_0x12abbc0, 7, 1;
L_0x12add10 .part v0x12010b0_0, 7, 1;
S_0x10dee70 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10df080 .param/l "i" 0 4 54, +C4<00>;
L_0x12abf50/d .functor AND 1, L_0x12ac060, L_0x12ac250, C4<1>, C4<1>;
L_0x12abf50 .delay 1 (30000,30000,30000) L_0x12abf50/d;
v0x10df160_0 .net *"_s0", 0 0, L_0x12ac060;  1 drivers
v0x10df240_0 .net *"_s1", 0 0, L_0x12ac250;  1 drivers
S_0x10df320 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10df530 .param/l "i" 0 4 54, +C4<01>;
L_0x12ac2f0/d .functor AND 1, L_0x12ac3b0, L_0x12ac510, C4<1>, C4<1>;
L_0x12ac2f0 .delay 1 (30000,30000,30000) L_0x12ac2f0/d;
v0x10df5f0_0 .net *"_s0", 0 0, L_0x12ac3b0;  1 drivers
v0x10df6d0_0 .net *"_s1", 0 0, L_0x12ac510;  1 drivers
S_0x10df7b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10df9f0 .param/l "i" 0 4 54, +C4<010>;
L_0x12ac600/d .functor AND 1, L_0x12ac6c0, L_0x12ac820, C4<1>, C4<1>;
L_0x12ac600 .delay 1 (30000,30000,30000) L_0x12ac600/d;
v0x10dfa90_0 .net *"_s0", 0 0, L_0x12ac6c0;  1 drivers
v0x10dfb70_0 .net *"_s1", 0 0, L_0x12ac820;  1 drivers
S_0x10dfc50 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10dfe60 .param/l "i" 0 4 54, +C4<011>;
L_0x12ac910/d .functor AND 1, L_0x12ac9d0, L_0x12acb30, C4<1>, C4<1>;
L_0x12ac910 .delay 1 (30000,30000,30000) L_0x12ac910/d;
v0x10dff20_0 .net *"_s0", 0 0, L_0x12ac9d0;  1 drivers
v0x10e0000_0 .net *"_s1", 0 0, L_0x12acb30;  1 drivers
S_0x10e00e0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10e0340 .param/l "i" 0 4 54, +C4<0100>;
L_0x12acc70/d .functor AND 1, L_0x12acd30, L_0x12acfa0, C4<1>, C4<1>;
L_0x12acc70 .delay 1 (30000,30000,30000) L_0x12acc70/d;
v0x10e0400_0 .net *"_s0", 0 0, L_0x12acd30;  1 drivers
v0x10e04e0_0 .net *"_s1", 0 0, L_0x12acfa0;  1 drivers
S_0x10e05c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10e07d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x12ad0a0/d .functor AND 1, L_0x12ad110, L_0x12ad270, C4<1>, C4<1>;
L_0x12ad0a0 .delay 1 (30000,30000,30000) L_0x12ad0a0/d;
v0x10e0890_0 .net *"_s0", 0 0, L_0x12ad110;  1 drivers
v0x10e0970_0 .net *"_s1", 0 0, L_0x12ad270;  1 drivers
S_0x10e0a50 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10e0c60 .param/l "i" 0 4 54, +C4<0110>;
L_0x12ad3d0/d .functor AND 1, L_0x12ad490, L_0x12ad5f0, C4<1>, C4<1>;
L_0x12ad3d0 .delay 1 (30000,30000,30000) L_0x12ad3d0/d;
v0x10e0d20_0 .net *"_s0", 0 0, L_0x12ad490;  1 drivers
v0x10e0e00_0 .net *"_s1", 0 0, L_0x12ad5f0;  1 drivers
S_0x10e0ee0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10dec30;
 .timescale -9 -12;
P_0x10e10f0 .param/l "i" 0 4 54, +C4<0111>;
L_0x12ad360/d .functor AND 1, L_0x12adb20, L_0x12add10, C4<1>, C4<1>;
L_0x12ad360 .delay 1 (30000,30000,30000) L_0x12ad360/d;
v0x10e11b0_0 .net *"_s0", 0 0, L_0x12adb20;  1 drivers
v0x10e1290_0 .net *"_s1", 0 0, L_0x12add10;  1 drivers
S_0x10e1e50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10de9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12af760/d .functor OR 1, L_0x12af820, L_0x12af9d0, C4<0>, C4<0>;
L_0x12af760 .delay 1 (30000,30000,30000) L_0x12af760/d;
v0x10e39a0_0 .net *"_s10", 0 0, L_0x12af820;  1 drivers
v0x10e3a80_0 .net *"_s12", 0 0, L_0x12af9d0;  1 drivers
v0x10e3b60_0 .net "in", 7 0, L_0x12ad760;  alias, 1 drivers
v0x10e3c30_0 .net "ors", 1 0, L_0x12af580;  1 drivers
v0x10e3cf0_0 .net "out", 0 0, L_0x12af760;  alias, 1 drivers
L_0x12ae950 .part L_0x12ad760, 0, 4;
L_0x12af580 .concat8 [ 1 1 0 0], L_0x12ae640, L_0x12af270;
L_0x12af6c0 .part L_0x12ad760, 4, 4;
L_0x12af820 .part L_0x12af580, 0, 1;
L_0x12af9d0 .part L_0x12af580, 1, 1;
S_0x10e2010 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10e1e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12ade00/d .functor OR 1, L_0x12adec0, L_0x12ae020, C4<0>, C4<0>;
L_0x12ade00 .delay 1 (30000,30000,30000) L_0x12ade00/d;
L_0x12ae250/d .functor OR 1, L_0x12ae360, L_0x12ae4c0, C4<0>, C4<0>;
L_0x12ae250 .delay 1 (30000,30000,30000) L_0x12ae250/d;
L_0x12ae640/d .functor OR 1, L_0x12ae6b0, L_0x12ae860, C4<0>, C4<0>;
L_0x12ae640 .delay 1 (30000,30000,30000) L_0x12ae640/d;
v0x10e2260_0 .net *"_s0", 0 0, L_0x12ade00;  1 drivers
v0x10e2360_0 .net *"_s10", 0 0, L_0x12ae360;  1 drivers
v0x10e2440_0 .net *"_s12", 0 0, L_0x12ae4c0;  1 drivers
v0x10e2500_0 .net *"_s14", 0 0, L_0x12ae6b0;  1 drivers
v0x10e25e0_0 .net *"_s16", 0 0, L_0x12ae860;  1 drivers
v0x10e2710_0 .net *"_s3", 0 0, L_0x12adec0;  1 drivers
v0x10e27f0_0 .net *"_s5", 0 0, L_0x12ae020;  1 drivers
v0x10e28d0_0 .net *"_s6", 0 0, L_0x12ae250;  1 drivers
v0x10e29b0_0 .net "in", 3 0, L_0x12ae950;  1 drivers
v0x10e2b20_0 .net "ors", 1 0, L_0x12ae160;  1 drivers
v0x10e2c00_0 .net "out", 0 0, L_0x12ae640;  1 drivers
L_0x12adec0 .part L_0x12ae950, 0, 1;
L_0x12ae020 .part L_0x12ae950, 1, 1;
L_0x12ae160 .concat8 [ 1 1 0 0], L_0x12ade00, L_0x12ae250;
L_0x12ae360 .part L_0x12ae950, 2, 1;
L_0x12ae4c0 .part L_0x12ae950, 3, 1;
L_0x12ae6b0 .part L_0x12ae160, 0, 1;
L_0x12ae860 .part L_0x12ae160, 1, 1;
S_0x10e2d20 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10e1e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12aea80/d .functor OR 1, L_0x12aeaf0, L_0x12aec50, C4<0>, C4<0>;
L_0x12aea80 .delay 1 (30000,30000,30000) L_0x12aea80/d;
L_0x12aee80/d .functor OR 1, L_0x12aef90, L_0x12af0f0, C4<0>, C4<0>;
L_0x12aee80 .delay 1 (30000,30000,30000) L_0x12aee80/d;
L_0x12af270/d .functor OR 1, L_0x12af2e0, L_0x12af490, C4<0>, C4<0>;
L_0x12af270 .delay 1 (30000,30000,30000) L_0x12af270/d;
v0x10e2ee0_0 .net *"_s0", 0 0, L_0x12aea80;  1 drivers
v0x10e2fe0_0 .net *"_s10", 0 0, L_0x12aef90;  1 drivers
v0x10e30c0_0 .net *"_s12", 0 0, L_0x12af0f0;  1 drivers
v0x10e3180_0 .net *"_s14", 0 0, L_0x12af2e0;  1 drivers
v0x10e3260_0 .net *"_s16", 0 0, L_0x12af490;  1 drivers
v0x10e3390_0 .net *"_s3", 0 0, L_0x12aeaf0;  1 drivers
v0x10e3470_0 .net *"_s5", 0 0, L_0x12aec50;  1 drivers
v0x10e3550_0 .net *"_s6", 0 0, L_0x12aee80;  1 drivers
v0x10e3630_0 .net "in", 3 0, L_0x12af6c0;  1 drivers
v0x10e37a0_0 .net "ors", 1 0, L_0x12aed90;  1 drivers
v0x10e3880_0 .net "out", 0 0, L_0x12af270;  1 drivers
L_0x12aeaf0 .part L_0x12af6c0, 0, 1;
L_0x12aec50 .part L_0x12af6c0, 1, 1;
L_0x12aed90 .concat8 [ 1 1 0 0], L_0x12aea80, L_0x12aee80;
L_0x12aef90 .part L_0x12af6c0, 2, 1;
L_0x12af0f0 .part L_0x12af6c0, 3, 1;
L_0x12af2e0 .part L_0x12aed90, 0, 1;
L_0x12af490 .part L_0x12aed90, 1, 1;
S_0x10e4190 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10d7b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12aaf30/d .functor XNOR 1, L_0x12b3630, L_0x12a99d0, C4<0>, C4<0>;
L_0x12aaf30 .delay 1 (20000,20000,20000) L_0x12aaf30/d;
L_0x12ab1a0/d .functor AND 1, L_0x12b3630, L_0x125b7b0, C4<1>, C4<1>;
L_0x12ab1a0 .delay 1 (30000,30000,30000) L_0x12ab1a0/d;
L_0x12ab210/d .functor AND 1, L_0x12aaf30, L_0x12a9a70, C4<1>, C4<1>;
L_0x12ab210 .delay 1 (30000,30000,30000) L_0x12ab210/d;
L_0x12ab370/d .functor OR 1, L_0x12ab210, L_0x12ab1a0, C4<0>, C4<0>;
L_0x12ab370 .delay 1 (30000,30000,30000) L_0x12ab370/d;
v0x10e4440_0 .net "a", 0 0, L_0x12b3630;  alias, 1 drivers
v0x10e4530_0 .net "a_", 0 0, L_0x12a3880;  alias, 1 drivers
v0x10e45f0_0 .net "b", 0 0, L_0x12a99d0;  alias, 1 drivers
v0x10e46e0_0 .net "b_", 0 0, L_0x125b7b0;  alias, 1 drivers
v0x10e4780_0 .net "carryin", 0 0, L_0x12a9a70;  alias, 1 drivers
v0x10e48c0_0 .net "eq", 0 0, L_0x12aaf30;  1 drivers
v0x10e4980_0 .net "lt", 0 0, L_0x12ab1a0;  1 drivers
v0x10e4a40_0 .net "out", 0 0, L_0x12ab370;  1 drivers
v0x10e4b00_0 .net "w0", 0 0, L_0x12ab210;  1 drivers
S_0x10e4d50 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10d7b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12aad10/d .functor OR 1, L_0x12aa810, L_0x10e5fb0, C4<0>, C4<0>;
L_0x12aad10 .delay 1 (30000,30000,30000) L_0x12aad10/d;
v0x10e5b40_0 .net "a", 0 0, L_0x12b3630;  alias, 1 drivers
v0x10e5c90_0 .net "b", 0 0, L_0x125b7b0;  alias, 1 drivers
v0x10e5d50_0 .net "c1", 0 0, L_0x12aa810;  1 drivers
v0x10e5df0_0 .net "c2", 0 0, L_0x10e5fb0;  1 drivers
v0x10e5ec0_0 .net "carryin", 0 0, L_0x12a9a70;  alias, 1 drivers
v0x10e6040_0 .net "carryout", 0 0, L_0x12aad10;  1 drivers
v0x10e60e0_0 .net "s1", 0 0, L_0x12aa750;  1 drivers
v0x10e6180_0 .net "sum", 0 0, L_0x12aa970;  1 drivers
S_0x10e4fa0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10e4d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12aa750/d .functor XOR 1, L_0x12b3630, L_0x125b7b0, C4<0>, C4<0>;
L_0x12aa750 .delay 1 (30000,30000,30000) L_0x12aa750/d;
L_0x12aa810/d .functor AND 1, L_0x12b3630, L_0x125b7b0, C4<1>, C4<1>;
L_0x12aa810 .delay 1 (30000,30000,30000) L_0x12aa810/d;
v0x10e5200_0 .net "a", 0 0, L_0x12b3630;  alias, 1 drivers
v0x10e52c0_0 .net "b", 0 0, L_0x125b7b0;  alias, 1 drivers
v0x10e5380_0 .net "carryout", 0 0, L_0x12aa810;  alias, 1 drivers
v0x10e5420_0 .net "sum", 0 0, L_0x12aa750;  alias, 1 drivers
S_0x10e5550 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10e4d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12aa970/d .functor XOR 1, L_0x12aa750, L_0x12a9a70, C4<0>, C4<0>;
L_0x12aa970 .delay 1 (30000,30000,30000) L_0x12aa970/d;
L_0x10e5fb0/d .functor AND 1, L_0x12aa750, L_0x12a9a70, C4<1>, C4<1>;
L_0x10e5fb0 .delay 1 (30000,30000,30000) L_0x10e5fb0/d;
v0x10e57b0_0 .net "a", 0 0, L_0x12aa750;  alias, 1 drivers
v0x10e5880_0 .net "b", 0 0, L_0x12a9a70;  alias, 1 drivers
v0x10e5920_0 .net "carryout", 0 0, L_0x10e5fb0;  alias, 1 drivers
v0x10e59f0_0 .net "sum", 0 0, L_0x12aa970;  alias, 1 drivers
S_0x10e75a0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10d7840;
 .timescale -9 -12;
L_0x2b0ab3d06338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12b36d0/d .functor OR 1, L_0x2b0ab3d06338, L_0x2b0ab3d06380, C4<0>, C4<0>;
L_0x12b36d0 .delay 1 (30000,30000,30000) L_0x12b36d0/d;
v0x10e7790_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06338;  1 drivers
v0x10e7870_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06380;  1 drivers
S_0x10e7950 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x10e7b60 .param/l "i" 0 3 41, +C4<010010>;
S_0x10e7c20 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10e7950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12b39f0/d .functor NOT 1, L_0x12bd310, C4<0>, C4<0>, C4<0>;
L_0x12b39f0 .delay 1 (10000,10000,10000) L_0x12b39f0/d;
L_0x12b3b50/d .functor NOT 1, L_0x12bd470, C4<0>, C4<0>, C4<0>;
L_0x12b3b50 .delay 1 (10000,10000,10000) L_0x12b3b50/d;
L_0x12b4a90/d .functor XOR 1, L_0x12bd310, L_0x12bd470, C4<0>, C4<0>;
L_0x12b4a90 .delay 1 (30000,30000,30000) L_0x12b4a90/d;
L_0x2b0ab3d063c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12b5140/d .functor OR 1, L_0x2b0ab3d063c8, L_0x2b0ab3d06410, C4<0>, C4<0>;
L_0x12b5140 .delay 1 (30000,30000,30000) L_0x12b5140/d;
L_0x12b5340/d .functor AND 1, L_0x12bd310, L_0x12bd470, C4<1>, C4<1>;
L_0x12b5340 .delay 1 (30000,30000,30000) L_0x12b5340/d;
L_0x12b5400/d .functor NAND 1, L_0x12bd310, L_0x12bd470, C4<1>, C4<1>;
L_0x12b5400 .delay 1 (20000,20000,20000) L_0x12b5400/d;
L_0x12b5560/d .functor XOR 1, L_0x12bd310, L_0x12bd470, C4<0>, C4<0>;
L_0x12b5560 .delay 1 (20000,20000,20000) L_0x12b5560/d;
L_0x12b5a10/d .functor OR 1, L_0x12bd310, L_0x12bd470, C4<0>, C4<0>;
L_0x12b5a10 .delay 1 (30000,30000,30000) L_0x12b5a10/d;
L_0x12bd210/d .functor NOT 1, L_0x12b93e0, C4<0>, C4<0>, C4<0>;
L_0x12bd210 .delay 1 (10000,10000,10000) L_0x12bd210/d;
v0x10f6350_0 .net "A", 0 0, L_0x12bd310;  1 drivers
v0x10f6410_0 .net "A_", 0 0, L_0x12b39f0;  1 drivers
v0x10f64d0_0 .net "B", 0 0, L_0x12bd470;  1 drivers
v0x10f65a0_0 .net "B_", 0 0, L_0x12b3b50;  1 drivers
v0x10f6640_0 .net *"_s12", 0 0, L_0x12b5140;  1 drivers
v0x10f6730_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d063c8;  1 drivers
v0x10f67f0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06410;  1 drivers
v0x10f68d0_0 .net *"_s18", 0 0, L_0x12b5340;  1 drivers
v0x10f69b0_0 .net *"_s20", 0 0, L_0x12b5400;  1 drivers
v0x10f6b20_0 .net *"_s22", 0 0, L_0x12b5560;  1 drivers
v0x10f6c00_0 .net *"_s24", 0 0, L_0x12b5a10;  1 drivers
o0x2b0ab3ccf268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x10f6ce0_0 name=_s30
o0x2b0ab3ccf298 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10f6dc0_0 name=_s32
v0x10f6ea0_0 .net *"_s8", 0 0, L_0x12b4a90;  1 drivers
v0x10f6f80_0 .net "carryin", 0 0, L_0x12b3790;  1 drivers
v0x10f7020_0 .net "carryout", 0 0, L_0x12bceb0;  1 drivers
v0x10f70c0_0 .net "carryouts", 7 0, L_0x1354cc0;  1 drivers
v0x10f7270_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10f7310_0 .net "result", 0 0, L_0x12b93e0;  1 drivers
v0x10f7400_0 .net "results", 7 0, L_0x12b57e0;  1 drivers
v0x10f7510_0 .net "zero", 0 0, L_0x12bd210;  1 drivers
LS_0x12b57e0_0_0 .concat8 [ 1 1 1 1], L_0x12ad6e0, L_0x12b45e0, L_0x12b4a90, L_0x12b5140;
LS_0x12b57e0_0_4 .concat8 [ 1 1 1 1], L_0x12b5340, L_0x12b5400, L_0x12b5560, L_0x12b5a10;
L_0x12b57e0 .concat8 [ 4 4 0 0], LS_0x12b57e0_0_0, LS_0x12b57e0_0_4;
LS_0x1354cc0_0_0 .concat [ 1 1 1 1], L_0x12b4260, L_0x12b4930, o0x2b0ab3ccf268, L_0x12b4f90;
LS_0x1354cc0_0_4 .concat [ 4 0 0 0], o0x2b0ab3ccf298;
L_0x1354cc0 .concat [ 4 4 0 0], LS_0x1354cc0_0_0, LS_0x1354cc0_0_4;
S_0x10e7ea0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10e7c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b4260/d .functor OR 1, L_0x12b3e00, L_0x12b4100, C4<0>, C4<0>;
L_0x12b4260 .delay 1 (30000,30000,30000) L_0x12b4260/d;
v0x10e8ce0_0 .net "a", 0 0, L_0x12bd310;  alias, 1 drivers
v0x10e8da0_0 .net "b", 0 0, L_0x12bd470;  alias, 1 drivers
v0x10e8e70_0 .net "c1", 0 0, L_0x12b3e00;  1 drivers
v0x10e8f70_0 .net "c2", 0 0, L_0x12b4100;  1 drivers
v0x10e9040_0 .net "carryin", 0 0, L_0x12b3790;  alias, 1 drivers
v0x10e9130_0 .net "carryout", 0 0, L_0x12b4260;  1 drivers
v0x10e91d0_0 .net "s1", 0 0, L_0x12b3d40;  1 drivers
v0x10e92c0_0 .net "sum", 0 0, L_0x12ad6e0;  1 drivers
S_0x10e80f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10e7ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12b3d40/d .functor XOR 1, L_0x12bd310, L_0x12bd470, C4<0>, C4<0>;
L_0x12b3d40 .delay 1 (30000,30000,30000) L_0x12b3d40/d;
L_0x12b3e00/d .functor AND 1, L_0x12bd310, L_0x12bd470, C4<1>, C4<1>;
L_0x12b3e00 .delay 1 (30000,30000,30000) L_0x12b3e00/d;
v0x10e8330_0 .net "a", 0 0, L_0x12bd310;  alias, 1 drivers
v0x10e83f0_0 .net "b", 0 0, L_0x12bd470;  alias, 1 drivers
v0x10e84d0_0 .net "carryout", 0 0, L_0x12b3e00;  alias, 1 drivers
v0x10e8570_0 .net "sum", 0 0, L_0x12b3d40;  alias, 1 drivers
S_0x10e86e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10e7ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12ad6e0/d .functor XOR 1, L_0x12b3d40, L_0x12b3790, C4<0>, C4<0>;
L_0x12ad6e0 .delay 1 (30000,30000,30000) L_0x12ad6e0/d;
L_0x12b4100/d .functor AND 1, L_0x12b3d40, L_0x12b3790, C4<1>, C4<1>;
L_0x12b4100 .delay 1 (30000,30000,30000) L_0x12b4100/d;
v0x10e8940_0 .net "a", 0 0, L_0x12b3d40;  alias, 1 drivers
v0x10e8a00_0 .net "b", 0 0, L_0x12b3790;  alias, 1 drivers
v0x10e8aa0_0 .net "carryout", 0 0, L_0x12b4100;  alias, 1 drivers
v0x10e8b70_0 .net "sum", 0 0, L_0x12ad6e0;  alias, 1 drivers
S_0x10e9390 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10e7c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10ee770_0 .net "ands", 7 0, L_0x12baeb0;  1 drivers
v0x10ee880_0 .net "in", 7 0, L_0x1354cc0;  alias, 1 drivers
v0x10ee940_0 .net "out", 0 0, L_0x12bceb0;  alias, 1 drivers
v0x10eea10_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10e95d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10e9390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10ebd00_0 .net "A", 7 0, L_0x1354cc0;  alias, 1 drivers
v0x10ebe00_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10ebec0_0 .net *"_s0", 0 0, L_0x12b9740;  1 drivers
v0x10ebf80_0 .net *"_s12", 0 0, L_0x12ba0e0;  1 drivers
v0x10ec060_0 .net *"_s16", 0 0, L_0x12ba440;  1 drivers
v0x10ec190_0 .net *"_s20", 0 0, L_0x12ba780;  1 drivers
v0x10ec270_0 .net *"_s24", 0 0, L_0x12baba0;  1 drivers
v0x10ec350_0 .net *"_s28", 0 0, L_0x12bab30;  1 drivers
v0x10ec430_0 .net *"_s4", 0 0, L_0x12b9a50;  1 drivers
v0x10ec5a0_0 .net *"_s8", 0 0, L_0x12b9da0;  1 drivers
v0x10ec680_0 .net "out", 7 0, L_0x12baeb0;  alias, 1 drivers
L_0x12b9800 .part L_0x1354cc0, 0, 1;
L_0x12b9960 .part v0x12010b0_0, 0, 1;
L_0x12b9b10 .part L_0x1354cc0, 1, 1;
L_0x12b9d00 .part v0x12010b0_0, 1, 1;
L_0x12b9e90 .part L_0x1354cc0, 2, 1;
L_0x12b9ff0 .part v0x12010b0_0, 2, 1;
L_0x12ba1a0 .part L_0x1354cc0, 3, 1;
L_0x12ba300 .part v0x12010b0_0, 3, 1;
L_0x12ba530 .part L_0x1354cc0, 4, 1;
L_0x12ba690 .part v0x12010b0_0, 4, 1;
L_0x12ba820 .part L_0x1354cc0, 5, 1;
L_0x12baa90 .part v0x12010b0_0, 5, 1;
L_0x12bac60 .part L_0x1354cc0, 6, 1;
L_0x12badc0 .part v0x12010b0_0, 6, 1;
LS_0x12baeb0_0_0 .concat8 [ 1 1 1 1], L_0x12b9740, L_0x12b9a50, L_0x12b9da0, L_0x12ba0e0;
LS_0x12baeb0_0_4 .concat8 [ 1 1 1 1], L_0x12ba440, L_0x12ba780, L_0x12baba0, L_0x12bab30;
L_0x12baeb0 .concat8 [ 4 4 0 0], LS_0x12baeb0_0_0, LS_0x12baeb0_0_4;
L_0x12bb270 .part L_0x1354cc0, 7, 1;
L_0x12bb460 .part v0x12010b0_0, 7, 1;
S_0x10e9830 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10e9a40 .param/l "i" 0 4 54, +C4<00>;
L_0x12b9740/d .functor AND 1, L_0x12b9800, L_0x12b9960, C4<1>, C4<1>;
L_0x12b9740 .delay 1 (30000,30000,30000) L_0x12b9740/d;
v0x10e9b20_0 .net *"_s0", 0 0, L_0x12b9800;  1 drivers
v0x10e9c00_0 .net *"_s1", 0 0, L_0x12b9960;  1 drivers
S_0x10e9ce0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10e9ef0 .param/l "i" 0 4 54, +C4<01>;
L_0x12b9a50/d .functor AND 1, L_0x12b9b10, L_0x12b9d00, C4<1>, C4<1>;
L_0x12b9a50 .delay 1 (30000,30000,30000) L_0x12b9a50/d;
v0x10e9fb0_0 .net *"_s0", 0 0, L_0x12b9b10;  1 drivers
v0x10ea090_0 .net *"_s1", 0 0, L_0x12b9d00;  1 drivers
S_0x10ea170 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10ea380 .param/l "i" 0 4 54, +C4<010>;
L_0x12b9da0/d .functor AND 1, L_0x12b9e90, L_0x12b9ff0, C4<1>, C4<1>;
L_0x12b9da0 .delay 1 (30000,30000,30000) L_0x12b9da0/d;
v0x10ea420_0 .net *"_s0", 0 0, L_0x12b9e90;  1 drivers
v0x10ea500_0 .net *"_s1", 0 0, L_0x12b9ff0;  1 drivers
S_0x10ea5e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10ea7f0 .param/l "i" 0 4 54, +C4<011>;
L_0x12ba0e0/d .functor AND 1, L_0x12ba1a0, L_0x12ba300, C4<1>, C4<1>;
L_0x12ba0e0 .delay 1 (30000,30000,30000) L_0x12ba0e0/d;
v0x10ea8b0_0 .net *"_s0", 0 0, L_0x12ba1a0;  1 drivers
v0x10ea990_0 .net *"_s1", 0 0, L_0x12ba300;  1 drivers
S_0x10eaa70 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10eacd0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12ba440/d .functor AND 1, L_0x12ba530, L_0x12ba690, C4<1>, C4<1>;
L_0x12ba440 .delay 1 (30000,30000,30000) L_0x12ba440/d;
v0x10ead90_0 .net *"_s0", 0 0, L_0x12ba530;  1 drivers
v0x10eae70_0 .net *"_s1", 0 0, L_0x12ba690;  1 drivers
S_0x10eaf50 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10eb160 .param/l "i" 0 4 54, +C4<0101>;
L_0x12ba780/d .functor AND 1, L_0x12ba820, L_0x12baa90, C4<1>, C4<1>;
L_0x12ba780 .delay 1 (30000,30000,30000) L_0x12ba780/d;
v0x10eb220_0 .net *"_s0", 0 0, L_0x12ba820;  1 drivers
v0x10eb300_0 .net *"_s1", 0 0, L_0x12baa90;  1 drivers
S_0x10eb3e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10eb5f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12baba0/d .functor AND 1, L_0x12bac60, L_0x12badc0, C4<1>, C4<1>;
L_0x12baba0 .delay 1 (30000,30000,30000) L_0x12baba0/d;
v0x10eb6b0_0 .net *"_s0", 0 0, L_0x12bac60;  1 drivers
v0x10eb790_0 .net *"_s1", 0 0, L_0x12badc0;  1 drivers
S_0x10eb870 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10e95d0;
 .timescale -9 -12;
P_0x10eba80 .param/l "i" 0 4 54, +C4<0111>;
L_0x12bab30/d .functor AND 1, L_0x12bb270, L_0x12bb460, C4<1>, C4<1>;
L_0x12bab30 .delay 1 (30000,30000,30000) L_0x12bab30/d;
v0x10ebb40_0 .net *"_s0", 0 0, L_0x12bb270;  1 drivers
v0x10ebc20_0 .net *"_s1", 0 0, L_0x12bb460;  1 drivers
S_0x10ec7e0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10e9390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12bceb0/d .functor OR 1, L_0x12bcf70, L_0x12bd120, C4<0>, C4<0>;
L_0x12bceb0 .delay 1 (30000,30000,30000) L_0x12bceb0/d;
v0x10ee330_0 .net *"_s10", 0 0, L_0x12bcf70;  1 drivers
v0x10ee410_0 .net *"_s12", 0 0, L_0x12bd120;  1 drivers
v0x10ee4f0_0 .net "in", 7 0, L_0x12baeb0;  alias, 1 drivers
v0x10ee590_0 .net "ors", 1 0, L_0x12bccd0;  1 drivers
v0x10ee650_0 .net "out", 0 0, L_0x12bceb0;  alias, 1 drivers
L_0x12bc0a0 .part L_0x12baeb0, 0, 4;
L_0x12bccd0 .concat8 [ 1 1 0 0], L_0x12bbd90, L_0x12bc9c0;
L_0x12bce10 .part L_0x12baeb0, 4, 4;
L_0x12bcf70 .part L_0x12bccd0, 0, 1;
L_0x12bd120 .part L_0x12bccd0, 1, 1;
S_0x10ec9a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10ec7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12bb550/d .functor OR 1, L_0x12bb610, L_0x12bb770, C4<0>, C4<0>;
L_0x12bb550 .delay 1 (30000,30000,30000) L_0x12bb550/d;
L_0x12bb9a0/d .functor OR 1, L_0x12bbab0, L_0x12bbc10, C4<0>, C4<0>;
L_0x12bb9a0 .delay 1 (30000,30000,30000) L_0x12bb9a0/d;
L_0x12bbd90/d .functor OR 1, L_0x12bbe00, L_0x12bbfb0, C4<0>, C4<0>;
L_0x12bbd90 .delay 1 (30000,30000,30000) L_0x12bbd90/d;
v0x10ecbf0_0 .net *"_s0", 0 0, L_0x12bb550;  1 drivers
v0x10eccf0_0 .net *"_s10", 0 0, L_0x12bbab0;  1 drivers
v0x10ecdd0_0 .net *"_s12", 0 0, L_0x12bbc10;  1 drivers
v0x10ece90_0 .net *"_s14", 0 0, L_0x12bbe00;  1 drivers
v0x10ecf70_0 .net *"_s16", 0 0, L_0x12bbfb0;  1 drivers
v0x10ed0a0_0 .net *"_s3", 0 0, L_0x12bb610;  1 drivers
v0x10ed180_0 .net *"_s5", 0 0, L_0x12bb770;  1 drivers
v0x10ed260_0 .net *"_s6", 0 0, L_0x12bb9a0;  1 drivers
v0x10ed340_0 .net "in", 3 0, L_0x12bc0a0;  1 drivers
v0x10ed4b0_0 .net "ors", 1 0, L_0x12bb8b0;  1 drivers
v0x10ed590_0 .net "out", 0 0, L_0x12bbd90;  1 drivers
L_0x12bb610 .part L_0x12bc0a0, 0, 1;
L_0x12bb770 .part L_0x12bc0a0, 1, 1;
L_0x12bb8b0 .concat8 [ 1 1 0 0], L_0x12bb550, L_0x12bb9a0;
L_0x12bbab0 .part L_0x12bc0a0, 2, 1;
L_0x12bbc10 .part L_0x12bc0a0, 3, 1;
L_0x12bbe00 .part L_0x12bb8b0, 0, 1;
L_0x12bbfb0 .part L_0x12bb8b0, 1, 1;
S_0x10ed6b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10ec7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12bc1d0/d .functor OR 1, L_0x12bc240, L_0x12bc3a0, C4<0>, C4<0>;
L_0x12bc1d0 .delay 1 (30000,30000,30000) L_0x12bc1d0/d;
L_0x12bc5d0/d .functor OR 1, L_0x12bc6e0, L_0x12bc840, C4<0>, C4<0>;
L_0x12bc5d0 .delay 1 (30000,30000,30000) L_0x12bc5d0/d;
L_0x12bc9c0/d .functor OR 1, L_0x12bca30, L_0x12bcbe0, C4<0>, C4<0>;
L_0x12bc9c0 .delay 1 (30000,30000,30000) L_0x12bc9c0/d;
v0x10ed870_0 .net *"_s0", 0 0, L_0x12bc1d0;  1 drivers
v0x10ed970_0 .net *"_s10", 0 0, L_0x12bc6e0;  1 drivers
v0x10eda50_0 .net *"_s12", 0 0, L_0x12bc840;  1 drivers
v0x10edb10_0 .net *"_s14", 0 0, L_0x12bca30;  1 drivers
v0x10edbf0_0 .net *"_s16", 0 0, L_0x12bcbe0;  1 drivers
v0x10edd20_0 .net *"_s3", 0 0, L_0x12bc240;  1 drivers
v0x10ede00_0 .net *"_s5", 0 0, L_0x12bc3a0;  1 drivers
v0x10edee0_0 .net *"_s6", 0 0, L_0x12bc5d0;  1 drivers
v0x10edfc0_0 .net "in", 3 0, L_0x12bce10;  1 drivers
v0x10ee130_0 .net "ors", 1 0, L_0x12bc4e0;  1 drivers
v0x10ee210_0 .net "out", 0 0, L_0x12bc9c0;  1 drivers
L_0x12bc240 .part L_0x12bce10, 0, 1;
L_0x12bc3a0 .part L_0x12bce10, 1, 1;
L_0x12bc4e0 .concat8 [ 1 1 0 0], L_0x12bc1d0, L_0x12bc5d0;
L_0x12bc6e0 .part L_0x12bce10, 2, 1;
L_0x12bc840 .part L_0x12bce10, 3, 1;
L_0x12bca30 .part L_0x12bc4e0, 0, 1;
L_0x12bcbe0 .part L_0x12bc4e0, 1, 1;
S_0x10eeaf0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10e7c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10f3f20_0 .net "ands", 7 0, L_0x12b7380;  1 drivers
v0x10f4030_0 .net "in", 7 0, L_0x12b57e0;  alias, 1 drivers
v0x10f40f0_0 .net "out", 0 0, L_0x12b93e0;  alias, 1 drivers
v0x10f41c0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10eed40 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10eeaf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10f1480_0 .net "A", 7 0, L_0x12b57e0;  alias, 1 drivers
v0x10f1580_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10f1640_0 .net *"_s0", 0 0, L_0x12b5b70;  1 drivers
v0x10f1700_0 .net *"_s12", 0 0, L_0x12b6530;  1 drivers
v0x10f17e0_0 .net *"_s16", 0 0, L_0x12b6890;  1 drivers
v0x10f1910_0 .net *"_s20", 0 0, L_0x12b6cc0;  1 drivers
v0x10f19f0_0 .net *"_s24", 0 0, L_0x12b6ff0;  1 drivers
v0x10f1ad0_0 .net *"_s28", 0 0, L_0x12b6f80;  1 drivers
v0x10f1bb0_0 .net *"_s4", 0 0, L_0x12b5f10;  1 drivers
v0x10f1d20_0 .net *"_s8", 0 0, L_0x12b6220;  1 drivers
v0x10f1e00_0 .net "out", 7 0, L_0x12b7380;  alias, 1 drivers
L_0x12b5c80 .part L_0x12b57e0, 0, 1;
L_0x12b5e70 .part v0x12010b0_0, 0, 1;
L_0x12b5fd0 .part L_0x12b57e0, 1, 1;
L_0x12b6130 .part v0x12010b0_0, 1, 1;
L_0x12b62e0 .part L_0x12b57e0, 2, 1;
L_0x12b6440 .part v0x12010b0_0, 2, 1;
L_0x12b65f0 .part L_0x12b57e0, 3, 1;
L_0x12b6750 .part v0x12010b0_0, 3, 1;
L_0x12b6950 .part L_0x12b57e0, 4, 1;
L_0x12b6bc0 .part v0x12010b0_0, 4, 1;
L_0x12b6d30 .part L_0x12b57e0, 5, 1;
L_0x12b6e90 .part v0x12010b0_0, 5, 1;
L_0x12b70b0 .part L_0x12b57e0, 6, 1;
L_0x12b7210 .part v0x12010b0_0, 6, 1;
LS_0x12b7380_0_0 .concat8 [ 1 1 1 1], L_0x12b5b70, L_0x12b5f10, L_0x12b6220, L_0x12b6530;
LS_0x12b7380_0_4 .concat8 [ 1 1 1 1], L_0x12b6890, L_0x12b6cc0, L_0x12b6ff0, L_0x12b6f80;
L_0x12b7380 .concat8 [ 4 4 0 0], LS_0x12b7380_0_0, LS_0x12b7380_0_4;
L_0x12b7740 .part L_0x12b57e0, 7, 1;
L_0x12b7930 .part v0x12010b0_0, 7, 1;
S_0x10eef80 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10ef190 .param/l "i" 0 4 54, +C4<00>;
L_0x12b5b70/d .functor AND 1, L_0x12b5c80, L_0x12b5e70, C4<1>, C4<1>;
L_0x12b5b70 .delay 1 (30000,30000,30000) L_0x12b5b70/d;
v0x10ef270_0 .net *"_s0", 0 0, L_0x12b5c80;  1 drivers
v0x10ef350_0 .net *"_s1", 0 0, L_0x12b5e70;  1 drivers
S_0x10ef430 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10ef640 .param/l "i" 0 4 54, +C4<01>;
L_0x12b5f10/d .functor AND 1, L_0x12b5fd0, L_0x12b6130, C4<1>, C4<1>;
L_0x12b5f10 .delay 1 (30000,30000,30000) L_0x12b5f10/d;
v0x10ef700_0 .net *"_s0", 0 0, L_0x12b5fd0;  1 drivers
v0x10ef7e0_0 .net *"_s1", 0 0, L_0x12b6130;  1 drivers
S_0x10ef8c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10efb00 .param/l "i" 0 4 54, +C4<010>;
L_0x12b6220/d .functor AND 1, L_0x12b62e0, L_0x12b6440, C4<1>, C4<1>;
L_0x12b6220 .delay 1 (30000,30000,30000) L_0x12b6220/d;
v0x10efba0_0 .net *"_s0", 0 0, L_0x12b62e0;  1 drivers
v0x10efc80_0 .net *"_s1", 0 0, L_0x12b6440;  1 drivers
S_0x10efd60 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10eff70 .param/l "i" 0 4 54, +C4<011>;
L_0x12b6530/d .functor AND 1, L_0x12b65f0, L_0x12b6750, C4<1>, C4<1>;
L_0x12b6530 .delay 1 (30000,30000,30000) L_0x12b6530/d;
v0x10f0030_0 .net *"_s0", 0 0, L_0x12b65f0;  1 drivers
v0x10f0110_0 .net *"_s1", 0 0, L_0x12b6750;  1 drivers
S_0x10f01f0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10f0450 .param/l "i" 0 4 54, +C4<0100>;
L_0x12b6890/d .functor AND 1, L_0x12b6950, L_0x12b6bc0, C4<1>, C4<1>;
L_0x12b6890 .delay 1 (30000,30000,30000) L_0x12b6890/d;
v0x10f0510_0 .net *"_s0", 0 0, L_0x12b6950;  1 drivers
v0x10f05f0_0 .net *"_s1", 0 0, L_0x12b6bc0;  1 drivers
S_0x10f06d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10f08e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x12b6cc0/d .functor AND 1, L_0x12b6d30, L_0x12b6e90, C4<1>, C4<1>;
L_0x12b6cc0 .delay 1 (30000,30000,30000) L_0x12b6cc0/d;
v0x10f09a0_0 .net *"_s0", 0 0, L_0x12b6d30;  1 drivers
v0x10f0a80_0 .net *"_s1", 0 0, L_0x12b6e90;  1 drivers
S_0x10f0b60 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10f0d70 .param/l "i" 0 4 54, +C4<0110>;
L_0x12b6ff0/d .functor AND 1, L_0x12b70b0, L_0x12b7210, C4<1>, C4<1>;
L_0x12b6ff0 .delay 1 (30000,30000,30000) L_0x12b6ff0/d;
v0x10f0e30_0 .net *"_s0", 0 0, L_0x12b70b0;  1 drivers
v0x10f0f10_0 .net *"_s1", 0 0, L_0x12b7210;  1 drivers
S_0x10f0ff0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10eed40;
 .timescale -9 -12;
P_0x10f1200 .param/l "i" 0 4 54, +C4<0111>;
L_0x12b6f80/d .functor AND 1, L_0x12b7740, L_0x12b7930, C4<1>, C4<1>;
L_0x12b6f80 .delay 1 (30000,30000,30000) L_0x12b6f80/d;
v0x10f12c0_0 .net *"_s0", 0 0, L_0x12b7740;  1 drivers
v0x10f13a0_0 .net *"_s1", 0 0, L_0x12b7930;  1 drivers
S_0x10f1f60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10eeaf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12b93e0/d .functor OR 1, L_0x12b94a0, L_0x12b9650, C4<0>, C4<0>;
L_0x12b93e0 .delay 1 (30000,30000,30000) L_0x12b93e0/d;
v0x10f3ab0_0 .net *"_s10", 0 0, L_0x12b94a0;  1 drivers
v0x10f3b90_0 .net *"_s12", 0 0, L_0x12b9650;  1 drivers
v0x10f3c70_0 .net "in", 7 0, L_0x12b7380;  alias, 1 drivers
v0x10f3d40_0 .net "ors", 1 0, L_0x12b9200;  1 drivers
v0x10f3e00_0 .net "out", 0 0, L_0x12b93e0;  alias, 1 drivers
L_0x12b85a0 .part L_0x12b7380, 0, 4;
L_0x12b9200 .concat8 [ 1 1 0 0], L_0x12b8260, L_0x12b8ec0;
L_0x12b9340 .part L_0x12b7380, 4, 4;
L_0x12b94a0 .part L_0x12b9200, 0, 1;
L_0x12b9650 .part L_0x12b9200, 1, 1;
S_0x10f2120 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10f1f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12b7a20/d .functor OR 1, L_0x12b7ae0, L_0x12b7c40, C4<0>, C4<0>;
L_0x12b7a20 .delay 1 (30000,30000,30000) L_0x12b7a20/d;
L_0x12b7e70/d .functor OR 1, L_0x12b7f80, L_0x12b80e0, C4<0>, C4<0>;
L_0x12b7e70 .delay 1 (30000,30000,30000) L_0x12b7e70/d;
L_0x12b8260/d .functor OR 1, L_0x12b8300, L_0x12b84b0, C4<0>, C4<0>;
L_0x12b8260 .delay 1 (30000,30000,30000) L_0x12b8260/d;
v0x10f2370_0 .net *"_s0", 0 0, L_0x12b7a20;  1 drivers
v0x10f2470_0 .net *"_s10", 0 0, L_0x12b7f80;  1 drivers
v0x10f2550_0 .net *"_s12", 0 0, L_0x12b80e0;  1 drivers
v0x10f2610_0 .net *"_s14", 0 0, L_0x12b8300;  1 drivers
v0x10f26f0_0 .net *"_s16", 0 0, L_0x12b84b0;  1 drivers
v0x10f2820_0 .net *"_s3", 0 0, L_0x12b7ae0;  1 drivers
v0x10f2900_0 .net *"_s5", 0 0, L_0x12b7c40;  1 drivers
v0x10f29e0_0 .net *"_s6", 0 0, L_0x12b7e70;  1 drivers
v0x10f2ac0_0 .net "in", 3 0, L_0x12b85a0;  1 drivers
v0x10f2c30_0 .net "ors", 1 0, L_0x12b7d80;  1 drivers
v0x10f2d10_0 .net "out", 0 0, L_0x12b8260;  1 drivers
L_0x12b7ae0 .part L_0x12b85a0, 0, 1;
L_0x12b7c40 .part L_0x12b85a0, 1, 1;
L_0x12b7d80 .concat8 [ 1 1 0 0], L_0x12b7a20, L_0x12b7e70;
L_0x12b7f80 .part L_0x12b85a0, 2, 1;
L_0x12b80e0 .part L_0x12b85a0, 3, 1;
L_0x12b8300 .part L_0x12b7d80, 0, 1;
L_0x12b84b0 .part L_0x12b7d80, 1, 1;
S_0x10f2e30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10f1f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12b86d0/d .functor OR 1, L_0x12b8740, L_0x12b88a0, C4<0>, C4<0>;
L_0x12b86d0 .delay 1 (30000,30000,30000) L_0x12b86d0/d;
L_0x12b8ad0/d .functor OR 1, L_0x12b8be0, L_0x12b8d40, C4<0>, C4<0>;
L_0x12b8ad0 .delay 1 (30000,30000,30000) L_0x12b8ad0/d;
L_0x12b8ec0/d .functor OR 1, L_0x12b8f60, L_0x12b9110, C4<0>, C4<0>;
L_0x12b8ec0 .delay 1 (30000,30000,30000) L_0x12b8ec0/d;
v0x10f2ff0_0 .net *"_s0", 0 0, L_0x12b86d0;  1 drivers
v0x10f30f0_0 .net *"_s10", 0 0, L_0x12b8be0;  1 drivers
v0x10f31d0_0 .net *"_s12", 0 0, L_0x12b8d40;  1 drivers
v0x10f3290_0 .net *"_s14", 0 0, L_0x12b8f60;  1 drivers
v0x10f3370_0 .net *"_s16", 0 0, L_0x12b9110;  1 drivers
v0x10f34a0_0 .net *"_s3", 0 0, L_0x12b8740;  1 drivers
v0x10f3580_0 .net *"_s5", 0 0, L_0x12b88a0;  1 drivers
v0x10f3660_0 .net *"_s6", 0 0, L_0x12b8ad0;  1 drivers
v0x10f3740_0 .net "in", 3 0, L_0x12b9340;  1 drivers
v0x10f38b0_0 .net "ors", 1 0, L_0x12b89e0;  1 drivers
v0x10f3990_0 .net "out", 0 0, L_0x12b8ec0;  1 drivers
L_0x12b8740 .part L_0x12b9340, 0, 1;
L_0x12b88a0 .part L_0x12b9340, 1, 1;
L_0x12b89e0 .concat8 [ 1 1 0 0], L_0x12b86d0, L_0x12b8ad0;
L_0x12b8be0 .part L_0x12b9340, 2, 1;
L_0x12b8d40 .part L_0x12b9340, 3, 1;
L_0x12b8f60 .part L_0x12b89e0, 0, 1;
L_0x12b9110 .part L_0x12b89e0, 1, 1;
S_0x10f42a0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10e7c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12b4b50/d .functor XNOR 1, L_0x12bd310, L_0x12bd470, C4<0>, C4<0>;
L_0x12b4b50 .delay 1 (20000,20000,20000) L_0x12b4b50/d;
L_0x12b4dc0/d .functor AND 1, L_0x12bd310, L_0x12b3b50, C4<1>, C4<1>;
L_0x12b4dc0 .delay 1 (30000,30000,30000) L_0x12b4dc0/d;
L_0x12b4e30/d .functor AND 1, L_0x12b4b50, L_0x12b3790, C4<1>, C4<1>;
L_0x12b4e30 .delay 1 (30000,30000,30000) L_0x12b4e30/d;
L_0x12b4f90/d .functor OR 1, L_0x12b4e30, L_0x12b4dc0, C4<0>, C4<0>;
L_0x12b4f90 .delay 1 (30000,30000,30000) L_0x12b4f90/d;
v0x10f4550_0 .net "a", 0 0, L_0x12bd310;  alias, 1 drivers
v0x10f4640_0 .net "a_", 0 0, L_0x12b39f0;  alias, 1 drivers
v0x10f4700_0 .net "b", 0 0, L_0x12bd470;  alias, 1 drivers
v0x10f47f0_0 .net "b_", 0 0, L_0x12b3b50;  alias, 1 drivers
v0x10f4890_0 .net "carryin", 0 0, L_0x12b3790;  alias, 1 drivers
v0x10f49d0_0 .net "eq", 0 0, L_0x12b4b50;  1 drivers
v0x10f4a90_0 .net "lt", 0 0, L_0x12b4dc0;  1 drivers
v0x10f4b50_0 .net "out", 0 0, L_0x12b4f90;  1 drivers
v0x10f4c10_0 .net "w0", 0 0, L_0x12b4e30;  1 drivers
S_0x10f4e60 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10e7c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b4930/d .functor OR 1, L_0x12b4480, L_0x10f60c0, C4<0>, C4<0>;
L_0x12b4930 .delay 1 (30000,30000,30000) L_0x12b4930/d;
v0x10f5c50_0 .net "a", 0 0, L_0x12bd310;  alias, 1 drivers
v0x10f5da0_0 .net "b", 0 0, L_0x12b3b50;  alias, 1 drivers
v0x10f5e60_0 .net "c1", 0 0, L_0x12b4480;  1 drivers
v0x10f5f00_0 .net "c2", 0 0, L_0x10f60c0;  1 drivers
v0x10f5fd0_0 .net "carryin", 0 0, L_0x12b3790;  alias, 1 drivers
v0x10f6150_0 .net "carryout", 0 0, L_0x12b4930;  1 drivers
v0x10f61f0_0 .net "s1", 0 0, L_0x12b43c0;  1 drivers
v0x10f6290_0 .net "sum", 0 0, L_0x12b45e0;  1 drivers
S_0x10f50b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10f4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12b43c0/d .functor XOR 1, L_0x12bd310, L_0x12b3b50, C4<0>, C4<0>;
L_0x12b43c0 .delay 1 (30000,30000,30000) L_0x12b43c0/d;
L_0x12b4480/d .functor AND 1, L_0x12bd310, L_0x12b3b50, C4<1>, C4<1>;
L_0x12b4480 .delay 1 (30000,30000,30000) L_0x12b4480/d;
v0x10f5310_0 .net "a", 0 0, L_0x12bd310;  alias, 1 drivers
v0x10f53d0_0 .net "b", 0 0, L_0x12b3b50;  alias, 1 drivers
v0x10f5490_0 .net "carryout", 0 0, L_0x12b4480;  alias, 1 drivers
v0x10f5530_0 .net "sum", 0 0, L_0x12b43c0;  alias, 1 drivers
S_0x10f5660 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10f4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12b45e0/d .functor XOR 1, L_0x12b43c0, L_0x12b3790, C4<0>, C4<0>;
L_0x12b45e0 .delay 1 (30000,30000,30000) L_0x12b45e0/d;
L_0x10f60c0/d .functor AND 1, L_0x12b43c0, L_0x12b3790, C4<1>, C4<1>;
L_0x10f60c0 .delay 1 (30000,30000,30000) L_0x10f60c0/d;
v0x10f58c0_0 .net "a", 0 0, L_0x12b43c0;  alias, 1 drivers
v0x10f5990_0 .net "b", 0 0, L_0x12b3790;  alias, 1 drivers
v0x10f5a30_0 .net "carryout", 0 0, L_0x10f60c0;  alias, 1 drivers
v0x10f5b00_0 .net "sum", 0 0, L_0x12b45e0;  alias, 1 drivers
S_0x10f76b0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10e7950;
 .timescale -9 -12;
L_0x2b0ab3d06458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d064a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bd3b0/d .functor OR 1, L_0x2b0ab3d06458, L_0x2b0ab3d064a0, C4<0>, C4<0>;
L_0x12bd3b0 .delay 1 (30000,30000,30000) L_0x12bd3b0/d;
v0x10f78a0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06458;  1 drivers
v0x10f7980_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d064a0;  1 drivers
S_0x10f7a60 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x10f7c70 .param/l "i" 0 3 41, +C4<010011>;
S_0x10f7d30 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x10f7a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12b7300/d .functor NOT 1, L_0x12c6f10, C4<0>, C4<0>, C4<0>;
L_0x12b7300 .delay 1 (10000,10000,10000) L_0x12b7300/d;
L_0x12bd780/d .functor NOT 1, L_0x12bd510, C4<0>, C4<0>, C4<0>;
L_0x12bd780 .delay 1 (10000,10000,10000) L_0x12bd780/d;
L_0x12be780/d .functor XOR 1, L_0x12c6f10, L_0x12bd510, C4<0>, C4<0>;
L_0x12be780 .delay 1 (30000,30000,30000) L_0x12be780/d;
L_0x2b0ab3d064e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bee30/d .functor OR 1, L_0x2b0ab3d064e8, L_0x2b0ab3d06530, C4<0>, C4<0>;
L_0x12bee30 .delay 1 (30000,30000,30000) L_0x12bee30/d;
L_0x12bf030/d .functor AND 1, L_0x12c6f10, L_0x12bd510, C4<1>, C4<1>;
L_0x12bf030 .delay 1 (30000,30000,30000) L_0x12bf030/d;
L_0x12bf0f0/d .functor NAND 1, L_0x12c6f10, L_0x12bd510, C4<1>, C4<1>;
L_0x12bf0f0 .delay 1 (20000,20000,20000) L_0x12bf0f0/d;
L_0x12bf250/d .functor XOR 1, L_0x12c6f10, L_0x12bd510, C4<0>, C4<0>;
L_0x12bf250 .delay 1 (20000,20000,20000) L_0x12bf250/d;
L_0x12bf700/d .functor OR 1, L_0x12c6f10, L_0x12bd510, C4<0>, C4<0>;
L_0x12bf700 .delay 1 (30000,30000,30000) L_0x12bf700/d;
L_0x12c6e10/d .functor NOT 1, L_0x12c3070, C4<0>, C4<0>, C4<0>;
L_0x12c6e10 .delay 1 (10000,10000,10000) L_0x12c6e10/d;
v0x1106460_0 .net "A", 0 0, L_0x12c6f10;  1 drivers
v0x1106520_0 .net "A_", 0 0, L_0x12b7300;  1 drivers
v0x11065e0_0 .net "B", 0 0, L_0x12bd510;  1 drivers
v0x11066b0_0 .net "B_", 0 0, L_0x12bd780;  1 drivers
v0x1106750_0 .net *"_s12", 0 0, L_0x12bee30;  1 drivers
v0x1106840_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d064e8;  1 drivers
v0x1106900_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06530;  1 drivers
v0x11069e0_0 .net *"_s18", 0 0, L_0x12bf030;  1 drivers
v0x1106ac0_0 .net *"_s20", 0 0, L_0x12bf0f0;  1 drivers
v0x1106c30_0 .net *"_s22", 0 0, L_0x12bf250;  1 drivers
v0x1106d10_0 .net *"_s24", 0 0, L_0x12bf700;  1 drivers
o0x2b0ab3cd17b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1106df0_0 name=_s30
o0x2b0ab3cd17e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1106ed0_0 name=_s32
v0x1106fb0_0 .net *"_s8", 0 0, L_0x12be780;  1 drivers
v0x1107090_0 .net "carryin", 0 0, L_0x12bd5b0;  1 drivers
v0x1107130_0 .net "carryout", 0 0, L_0x12c6ab0;  1 drivers
v0x11071d0_0 .net "carryouts", 7 0, L_0x1354e90;  1 drivers
v0x1107380_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1107420_0 .net "result", 0 0, L_0x12c3070;  1 drivers
v0x1107510_0 .net "results", 7 0, L_0x12bf4d0;  1 drivers
v0x1107620_0 .net "zero", 0 0, L_0x12c6e10;  1 drivers
LS_0x12bf4d0_0_0 .concat8 [ 1 1 1 1], L_0x12bdca0, L_0x12be2d0, L_0x12be780, L_0x12bee30;
LS_0x12bf4d0_0_4 .concat8 [ 1 1 1 1], L_0x12bf030, L_0x12bf0f0, L_0x12bf250, L_0x12bf700;
L_0x12bf4d0 .concat8 [ 4 4 0 0], LS_0x12bf4d0_0_0, LS_0x12bf4d0_0_4;
LS_0x1354e90_0_0 .concat [ 1 1 1 1], L_0x12bdf50, L_0x12be620, o0x2b0ab3cd17b8, L_0x12bec80;
LS_0x1354e90_0_4 .concat [ 4 0 0 0], o0x2b0ab3cd17e8;
L_0x1354e90 .concat [ 4 4 0 0], LS_0x1354e90_0_0, LS_0x1354e90_0_4;
S_0x10f7fb0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x10f7d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12bdf50/d .functor OR 1, L_0x12bda30, L_0x12bddf0, C4<0>, C4<0>;
L_0x12bdf50 .delay 1 (30000,30000,30000) L_0x12bdf50/d;
v0x10f8de0_0 .net "a", 0 0, L_0x12c6f10;  alias, 1 drivers
v0x10f8ea0_0 .net "b", 0 0, L_0x12bd510;  alias, 1 drivers
v0x10f8f70_0 .net "c1", 0 0, L_0x12bda30;  1 drivers
v0x10f9070_0 .net "c2", 0 0, L_0x12bddf0;  1 drivers
v0x10f9140_0 .net "carryin", 0 0, L_0x12bd5b0;  alias, 1 drivers
v0x10f9230_0 .net "carryout", 0 0, L_0x12bdf50;  1 drivers
v0x10f92d0_0 .net "s1", 0 0, L_0x12bd970;  1 drivers
v0x10f93c0_0 .net "sum", 0 0, L_0x12bdca0;  1 drivers
S_0x10f8220 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x10f7fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12bd970/d .functor XOR 1, L_0x12c6f10, L_0x12bd510, C4<0>, C4<0>;
L_0x12bd970 .delay 1 (30000,30000,30000) L_0x12bd970/d;
L_0x12bda30/d .functor AND 1, L_0x12c6f10, L_0x12bd510, C4<1>, C4<1>;
L_0x12bda30 .delay 1 (30000,30000,30000) L_0x12bda30/d;
v0x10f8480_0 .net "a", 0 0, L_0x12c6f10;  alias, 1 drivers
v0x10f8560_0 .net "b", 0 0, L_0x12bd510;  alias, 1 drivers
v0x10f8620_0 .net "carryout", 0 0, L_0x12bda30;  alias, 1 drivers
v0x10f86c0_0 .net "sum", 0 0, L_0x12bd970;  alias, 1 drivers
S_0x10f8800 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x10f7fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12bdca0/d .functor XOR 1, L_0x12bd970, L_0x12bd5b0, C4<0>, C4<0>;
L_0x12bdca0 .delay 1 (30000,30000,30000) L_0x12bdca0/d;
L_0x12bddf0/d .functor AND 1, L_0x12bd970, L_0x12bd5b0, C4<1>, C4<1>;
L_0x12bddf0 .delay 1 (30000,30000,30000) L_0x12bddf0/d;
v0x10f8a60_0 .net "a", 0 0, L_0x12bd970;  alias, 1 drivers
v0x10f8b00_0 .net "b", 0 0, L_0x12bd5b0;  alias, 1 drivers
v0x10f8ba0_0 .net "carryout", 0 0, L_0x12bddf0;  alias, 1 drivers
v0x10f8c70_0 .net "sum", 0 0, L_0x12bdca0;  alias, 1 drivers
S_0x10f9490 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x10f7d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x10fe880_0 .net "ands", 7 0, L_0x12c4ab0;  1 drivers
v0x10fe990_0 .net "in", 7 0, L_0x1354e90;  alias, 1 drivers
v0x10fea50_0 .net "out", 0 0, L_0x12c6ab0;  alias, 1 drivers
v0x10feb20_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10f96b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10f9490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x10fbde0_0 .net "A", 7 0, L_0x1354e90;  alias, 1 drivers
v0x10fbee0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x10fbfa0_0 .net *"_s0", 0 0, L_0x12c33d0;  1 drivers
v0x10fc060_0 .net *"_s12", 0 0, L_0x12c3d40;  1 drivers
v0x10fc140_0 .net *"_s16", 0 0, L_0x12c40a0;  1 drivers
v0x10fc270_0 .net *"_s20", 0 0, L_0x12c43b0;  1 drivers
v0x10fc350_0 .net *"_s24", 0 0, L_0x12c47a0;  1 drivers
v0x10fc430_0 .net *"_s28", 0 0, L_0x12c4730;  1 drivers
v0x10fc510_0 .net *"_s4", 0 0, L_0x12c36e0;  1 drivers
v0x10fc680_0 .net *"_s8", 0 0, L_0x12c3a30;  1 drivers
v0x10fc760_0 .net "out", 7 0, L_0x12c4ab0;  alias, 1 drivers
L_0x12c3490 .part L_0x1354e90, 0, 1;
L_0x12c35f0 .part v0x12010b0_0, 0, 1;
L_0x12c37a0 .part L_0x1354e90, 1, 1;
L_0x12c3990 .part v0x12010b0_0, 1, 1;
L_0x12c3af0 .part L_0x1354e90, 2, 1;
L_0x12c3c50 .part v0x12010b0_0, 2, 1;
L_0x12c3e00 .part L_0x1354e90, 3, 1;
L_0x12c3f60 .part v0x12010b0_0, 3, 1;
L_0x12c4160 .part L_0x1354e90, 4, 1;
L_0x12c42c0 .part v0x12010b0_0, 4, 1;
L_0x12c4420 .part L_0x1354e90, 5, 1;
L_0x12c4690 .part v0x12010b0_0, 5, 1;
L_0x12c4860 .part L_0x1354e90, 6, 1;
L_0x12c49c0 .part v0x12010b0_0, 6, 1;
LS_0x12c4ab0_0_0 .concat8 [ 1 1 1 1], L_0x12c33d0, L_0x12c36e0, L_0x12c3a30, L_0x12c3d40;
LS_0x12c4ab0_0_4 .concat8 [ 1 1 1 1], L_0x12c40a0, L_0x12c43b0, L_0x12c47a0, L_0x12c4730;
L_0x12c4ab0 .concat8 [ 4 4 0 0], LS_0x12c4ab0_0_0, LS_0x12c4ab0_0_4;
L_0x12c4e70 .part L_0x1354e90, 7, 1;
L_0x12c5060 .part v0x12010b0_0, 7, 1;
S_0x10f9910 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10f9b20 .param/l "i" 0 4 54, +C4<00>;
L_0x12c33d0/d .functor AND 1, L_0x12c3490, L_0x12c35f0, C4<1>, C4<1>;
L_0x12c33d0 .delay 1 (30000,30000,30000) L_0x12c33d0/d;
v0x10f9c00_0 .net *"_s0", 0 0, L_0x12c3490;  1 drivers
v0x10f9ce0_0 .net *"_s1", 0 0, L_0x12c35f0;  1 drivers
S_0x10f9dc0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10f9fd0 .param/l "i" 0 4 54, +C4<01>;
L_0x12c36e0/d .functor AND 1, L_0x12c37a0, L_0x12c3990, C4<1>, C4<1>;
L_0x12c36e0 .delay 1 (30000,30000,30000) L_0x12c36e0/d;
v0x10fa090_0 .net *"_s0", 0 0, L_0x12c37a0;  1 drivers
v0x10fa170_0 .net *"_s1", 0 0, L_0x12c3990;  1 drivers
S_0x10fa250 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10fa460 .param/l "i" 0 4 54, +C4<010>;
L_0x12c3a30/d .functor AND 1, L_0x12c3af0, L_0x12c3c50, C4<1>, C4<1>;
L_0x12c3a30 .delay 1 (30000,30000,30000) L_0x12c3a30/d;
v0x10fa500_0 .net *"_s0", 0 0, L_0x12c3af0;  1 drivers
v0x10fa5e0_0 .net *"_s1", 0 0, L_0x12c3c50;  1 drivers
S_0x10fa6c0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10fa8d0 .param/l "i" 0 4 54, +C4<011>;
L_0x12c3d40/d .functor AND 1, L_0x12c3e00, L_0x12c3f60, C4<1>, C4<1>;
L_0x12c3d40 .delay 1 (30000,30000,30000) L_0x12c3d40/d;
v0x10fa990_0 .net *"_s0", 0 0, L_0x12c3e00;  1 drivers
v0x10faa70_0 .net *"_s1", 0 0, L_0x12c3f60;  1 drivers
S_0x10fab50 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10fadb0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12c40a0/d .functor AND 1, L_0x12c4160, L_0x12c42c0, C4<1>, C4<1>;
L_0x12c40a0 .delay 1 (30000,30000,30000) L_0x12c40a0/d;
v0x10fae70_0 .net *"_s0", 0 0, L_0x12c4160;  1 drivers
v0x10faf50_0 .net *"_s1", 0 0, L_0x12c42c0;  1 drivers
S_0x10fb030 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10fb240 .param/l "i" 0 4 54, +C4<0101>;
L_0x12c43b0/d .functor AND 1, L_0x12c4420, L_0x12c4690, C4<1>, C4<1>;
L_0x12c43b0 .delay 1 (30000,30000,30000) L_0x12c43b0/d;
v0x10fb300_0 .net *"_s0", 0 0, L_0x12c4420;  1 drivers
v0x10fb3e0_0 .net *"_s1", 0 0, L_0x12c4690;  1 drivers
S_0x10fb4c0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10fb6d0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12c47a0/d .functor AND 1, L_0x12c4860, L_0x12c49c0, C4<1>, C4<1>;
L_0x12c47a0 .delay 1 (30000,30000,30000) L_0x12c47a0/d;
v0x10fb790_0 .net *"_s0", 0 0, L_0x12c4860;  1 drivers
v0x10fb870_0 .net *"_s1", 0 0, L_0x12c49c0;  1 drivers
S_0x10fb950 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10f96b0;
 .timescale -9 -12;
P_0x10fbb60 .param/l "i" 0 4 54, +C4<0111>;
L_0x12c4730/d .functor AND 1, L_0x12c4e70, L_0x12c5060, C4<1>, C4<1>;
L_0x12c4730 .delay 1 (30000,30000,30000) L_0x12c4730/d;
v0x10fbc20_0 .net *"_s0", 0 0, L_0x12c4e70;  1 drivers
v0x10fbd00_0 .net *"_s1", 0 0, L_0x12c5060;  1 drivers
S_0x10fc8c0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10f9490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12c6ab0/d .functor OR 1, L_0x12c6b70, L_0x12c6d20, C4<0>, C4<0>;
L_0x12c6ab0 .delay 1 (30000,30000,30000) L_0x12c6ab0/d;
v0x10fe410_0 .net *"_s10", 0 0, L_0x12c6b70;  1 drivers
v0x10fe4f0_0 .net *"_s12", 0 0, L_0x12c6d20;  1 drivers
v0x10fe5d0_0 .net "in", 7 0, L_0x12c4ab0;  alias, 1 drivers
v0x10fe6a0_0 .net "ors", 1 0, L_0x12c68d0;  1 drivers
v0x10fe760_0 .net "out", 0 0, L_0x12c6ab0;  alias, 1 drivers
L_0x12c5ca0 .part L_0x12c4ab0, 0, 4;
L_0x12c68d0 .concat8 [ 1 1 0 0], L_0x12c5990, L_0x12c65c0;
L_0x12c6a10 .part L_0x12c4ab0, 4, 4;
L_0x12c6b70 .part L_0x12c68d0, 0, 1;
L_0x12c6d20 .part L_0x12c68d0, 1, 1;
S_0x10fca80 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x10fc8c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12c5150/d .functor OR 1, L_0x12c5210, L_0x12c5370, C4<0>, C4<0>;
L_0x12c5150 .delay 1 (30000,30000,30000) L_0x12c5150/d;
L_0x12c55a0/d .functor OR 1, L_0x12c56b0, L_0x12c5810, C4<0>, C4<0>;
L_0x12c55a0 .delay 1 (30000,30000,30000) L_0x12c55a0/d;
L_0x12c5990/d .functor OR 1, L_0x12c5a00, L_0x12c5bb0, C4<0>, C4<0>;
L_0x12c5990 .delay 1 (30000,30000,30000) L_0x12c5990/d;
v0x10fccd0_0 .net *"_s0", 0 0, L_0x12c5150;  1 drivers
v0x10fcdd0_0 .net *"_s10", 0 0, L_0x12c56b0;  1 drivers
v0x10fceb0_0 .net *"_s12", 0 0, L_0x12c5810;  1 drivers
v0x10fcf70_0 .net *"_s14", 0 0, L_0x12c5a00;  1 drivers
v0x10fd050_0 .net *"_s16", 0 0, L_0x12c5bb0;  1 drivers
v0x10fd180_0 .net *"_s3", 0 0, L_0x12c5210;  1 drivers
v0x10fd260_0 .net *"_s5", 0 0, L_0x12c5370;  1 drivers
v0x10fd340_0 .net *"_s6", 0 0, L_0x12c55a0;  1 drivers
v0x10fd420_0 .net "in", 3 0, L_0x12c5ca0;  1 drivers
v0x10fd590_0 .net "ors", 1 0, L_0x12c54b0;  1 drivers
v0x10fd670_0 .net "out", 0 0, L_0x12c5990;  1 drivers
L_0x12c5210 .part L_0x12c5ca0, 0, 1;
L_0x12c5370 .part L_0x12c5ca0, 1, 1;
L_0x12c54b0 .concat8 [ 1 1 0 0], L_0x12c5150, L_0x12c55a0;
L_0x12c56b0 .part L_0x12c5ca0, 2, 1;
L_0x12c5810 .part L_0x12c5ca0, 3, 1;
L_0x12c5a00 .part L_0x12c54b0, 0, 1;
L_0x12c5bb0 .part L_0x12c54b0, 1, 1;
S_0x10fd790 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x10fc8c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12c5dd0/d .functor OR 1, L_0x12c5e40, L_0x12c5fa0, C4<0>, C4<0>;
L_0x12c5dd0 .delay 1 (30000,30000,30000) L_0x12c5dd0/d;
L_0x12c61d0/d .functor OR 1, L_0x12c62e0, L_0x12c6440, C4<0>, C4<0>;
L_0x12c61d0 .delay 1 (30000,30000,30000) L_0x12c61d0/d;
L_0x12c65c0/d .functor OR 1, L_0x12c6630, L_0x12c67e0, C4<0>, C4<0>;
L_0x12c65c0 .delay 1 (30000,30000,30000) L_0x12c65c0/d;
v0x10fd950_0 .net *"_s0", 0 0, L_0x12c5dd0;  1 drivers
v0x10fda50_0 .net *"_s10", 0 0, L_0x12c62e0;  1 drivers
v0x10fdb30_0 .net *"_s12", 0 0, L_0x12c6440;  1 drivers
v0x10fdbf0_0 .net *"_s14", 0 0, L_0x12c6630;  1 drivers
v0x10fdcd0_0 .net *"_s16", 0 0, L_0x12c67e0;  1 drivers
v0x10fde00_0 .net *"_s3", 0 0, L_0x12c5e40;  1 drivers
v0x10fdee0_0 .net *"_s5", 0 0, L_0x12c5fa0;  1 drivers
v0x10fdfc0_0 .net *"_s6", 0 0, L_0x12c61d0;  1 drivers
v0x10fe0a0_0 .net "in", 3 0, L_0x12c6a10;  1 drivers
v0x10fe210_0 .net "ors", 1 0, L_0x12c60e0;  1 drivers
v0x10fe2f0_0 .net "out", 0 0, L_0x12c65c0;  1 drivers
L_0x12c5e40 .part L_0x12c6a10, 0, 1;
L_0x12c5fa0 .part L_0x12c6a10, 1, 1;
L_0x12c60e0 .concat8 [ 1 1 0 0], L_0x12c5dd0, L_0x12c61d0;
L_0x12c62e0 .part L_0x12c6a10, 2, 1;
L_0x12c6440 .part L_0x12c6a10, 3, 1;
L_0x12c6630 .part L_0x12c60e0, 0, 1;
L_0x12c67e0 .part L_0x12c60e0, 1, 1;
S_0x10fec00 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x10f7d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1104030_0 .net "ands", 7 0, L_0x12c1070;  1 drivers
v0x1104140_0 .net "in", 7 0, L_0x12bf4d0;  alias, 1 drivers
v0x1104200_0 .net "out", 0 0, L_0x12c3070;  alias, 1 drivers
v0x11042d0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x10fee50 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x10fec00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1101590_0 .net "A", 7 0, L_0x12bf4d0;  alias, 1 drivers
v0x1101690_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1101750_0 .net *"_s0", 0 0, L_0x12bf860;  1 drivers
v0x1101810_0 .net *"_s12", 0 0, L_0x12c0220;  1 drivers
v0x11018f0_0 .net *"_s16", 0 0, L_0x12c0580;  1 drivers
v0x1101a20_0 .net *"_s20", 0 0, L_0x12c09b0;  1 drivers
v0x1101b00_0 .net *"_s24", 0 0, L_0x12c0ce0;  1 drivers
v0x1101be0_0 .net *"_s28", 0 0, L_0x12c0c70;  1 drivers
v0x1101cc0_0 .net *"_s4", 0 0, L_0x12bfc00;  1 drivers
v0x1101e30_0 .net *"_s8", 0 0, L_0x12bff10;  1 drivers
v0x1101f10_0 .net "out", 7 0, L_0x12c1070;  alias, 1 drivers
L_0x12bf970 .part L_0x12bf4d0, 0, 1;
L_0x12bfb60 .part v0x12010b0_0, 0, 1;
L_0x12bfcc0 .part L_0x12bf4d0, 1, 1;
L_0x12bfe20 .part v0x12010b0_0, 1, 1;
L_0x12bffd0 .part L_0x12bf4d0, 2, 1;
L_0x12c0130 .part v0x12010b0_0, 2, 1;
L_0x12c02e0 .part L_0x12bf4d0, 3, 1;
L_0x12c0440 .part v0x12010b0_0, 3, 1;
L_0x12c0640 .part L_0x12bf4d0, 4, 1;
L_0x12c08b0 .part v0x12010b0_0, 4, 1;
L_0x12c0a20 .part L_0x12bf4d0, 5, 1;
L_0x12c0b80 .part v0x12010b0_0, 5, 1;
L_0x12c0da0 .part L_0x12bf4d0, 6, 1;
L_0x12c0f00 .part v0x12010b0_0, 6, 1;
LS_0x12c1070_0_0 .concat8 [ 1 1 1 1], L_0x12bf860, L_0x12bfc00, L_0x12bff10, L_0x12c0220;
LS_0x12c1070_0_4 .concat8 [ 1 1 1 1], L_0x12c0580, L_0x12c09b0, L_0x12c0ce0, L_0x12c0c70;
L_0x12c1070 .concat8 [ 4 4 0 0], LS_0x12c1070_0_0, LS_0x12c1070_0_4;
L_0x12c1430 .part L_0x12bf4d0, 7, 1;
L_0x12c1620 .part v0x12010b0_0, 7, 1;
S_0x10ff090 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x10ff2a0 .param/l "i" 0 4 54, +C4<00>;
L_0x12bf860/d .functor AND 1, L_0x12bf970, L_0x12bfb60, C4<1>, C4<1>;
L_0x12bf860 .delay 1 (30000,30000,30000) L_0x12bf860/d;
v0x10ff380_0 .net *"_s0", 0 0, L_0x12bf970;  1 drivers
v0x10ff460_0 .net *"_s1", 0 0, L_0x12bfb60;  1 drivers
S_0x10ff540 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x10ff750 .param/l "i" 0 4 54, +C4<01>;
L_0x12bfc00/d .functor AND 1, L_0x12bfcc0, L_0x12bfe20, C4<1>, C4<1>;
L_0x12bfc00 .delay 1 (30000,30000,30000) L_0x12bfc00/d;
v0x10ff810_0 .net *"_s0", 0 0, L_0x12bfcc0;  1 drivers
v0x10ff8f0_0 .net *"_s1", 0 0, L_0x12bfe20;  1 drivers
S_0x10ff9d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x10ffc10 .param/l "i" 0 4 54, +C4<010>;
L_0x12bff10/d .functor AND 1, L_0x12bffd0, L_0x12c0130, C4<1>, C4<1>;
L_0x12bff10 .delay 1 (30000,30000,30000) L_0x12bff10/d;
v0x10ffcb0_0 .net *"_s0", 0 0, L_0x12bffd0;  1 drivers
v0x10ffd90_0 .net *"_s1", 0 0, L_0x12c0130;  1 drivers
S_0x10ffe70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x1100080 .param/l "i" 0 4 54, +C4<011>;
L_0x12c0220/d .functor AND 1, L_0x12c02e0, L_0x12c0440, C4<1>, C4<1>;
L_0x12c0220 .delay 1 (30000,30000,30000) L_0x12c0220/d;
v0x1100140_0 .net *"_s0", 0 0, L_0x12c02e0;  1 drivers
v0x1100220_0 .net *"_s1", 0 0, L_0x12c0440;  1 drivers
S_0x1100300 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x1100560 .param/l "i" 0 4 54, +C4<0100>;
L_0x12c0580/d .functor AND 1, L_0x12c0640, L_0x12c08b0, C4<1>, C4<1>;
L_0x12c0580 .delay 1 (30000,30000,30000) L_0x12c0580/d;
v0x1100620_0 .net *"_s0", 0 0, L_0x12c0640;  1 drivers
v0x1100700_0 .net *"_s1", 0 0, L_0x12c08b0;  1 drivers
S_0x11007e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x11009f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x12c09b0/d .functor AND 1, L_0x12c0a20, L_0x12c0b80, C4<1>, C4<1>;
L_0x12c09b0 .delay 1 (30000,30000,30000) L_0x12c09b0/d;
v0x1100ab0_0 .net *"_s0", 0 0, L_0x12c0a20;  1 drivers
v0x1100b90_0 .net *"_s1", 0 0, L_0x12c0b80;  1 drivers
S_0x1100c70 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x1100e80 .param/l "i" 0 4 54, +C4<0110>;
L_0x12c0ce0/d .functor AND 1, L_0x12c0da0, L_0x12c0f00, C4<1>, C4<1>;
L_0x12c0ce0 .delay 1 (30000,30000,30000) L_0x12c0ce0/d;
v0x1100f40_0 .net *"_s0", 0 0, L_0x12c0da0;  1 drivers
v0x1101020_0 .net *"_s1", 0 0, L_0x12c0f00;  1 drivers
S_0x1101100 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x10fee50;
 .timescale -9 -12;
P_0x1101310 .param/l "i" 0 4 54, +C4<0111>;
L_0x12c0c70/d .functor AND 1, L_0x12c1430, L_0x12c1620, C4<1>, C4<1>;
L_0x12c0c70 .delay 1 (30000,30000,30000) L_0x12c0c70/d;
v0x11013d0_0 .net *"_s0", 0 0, L_0x12c1430;  1 drivers
v0x11014b0_0 .net *"_s1", 0 0, L_0x12c1620;  1 drivers
S_0x1102070 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x10fec00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12c3070/d .functor OR 1, L_0x12c3130, L_0x12c32e0, C4<0>, C4<0>;
L_0x12c3070 .delay 1 (30000,30000,30000) L_0x12c3070/d;
v0x1103bc0_0 .net *"_s10", 0 0, L_0x12c3130;  1 drivers
v0x1103ca0_0 .net *"_s12", 0 0, L_0x12c32e0;  1 drivers
v0x1103d80_0 .net "in", 7 0, L_0x12c1070;  alias, 1 drivers
v0x1103e50_0 .net "ors", 1 0, L_0x12c2e90;  1 drivers
v0x1103f10_0 .net "out", 0 0, L_0x12c3070;  alias, 1 drivers
L_0x12c2260 .part L_0x12c1070, 0, 4;
L_0x12c2e90 .concat8 [ 1 1 0 0], L_0x12c1f50, L_0x12c2b80;
L_0x12c2fd0 .part L_0x12c1070, 4, 4;
L_0x12c3130 .part L_0x12c2e90, 0, 1;
L_0x12c32e0 .part L_0x12c2e90, 1, 1;
S_0x1102230 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1102070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12c1710/d .functor OR 1, L_0x12c17d0, L_0x12c1930, C4<0>, C4<0>;
L_0x12c1710 .delay 1 (30000,30000,30000) L_0x12c1710/d;
L_0x12c1b60/d .functor OR 1, L_0x12c1c70, L_0x12c1dd0, C4<0>, C4<0>;
L_0x12c1b60 .delay 1 (30000,30000,30000) L_0x12c1b60/d;
L_0x12c1f50/d .functor OR 1, L_0x12c1fc0, L_0x12c2170, C4<0>, C4<0>;
L_0x12c1f50 .delay 1 (30000,30000,30000) L_0x12c1f50/d;
v0x1102480_0 .net *"_s0", 0 0, L_0x12c1710;  1 drivers
v0x1102580_0 .net *"_s10", 0 0, L_0x12c1c70;  1 drivers
v0x1102660_0 .net *"_s12", 0 0, L_0x12c1dd0;  1 drivers
v0x1102720_0 .net *"_s14", 0 0, L_0x12c1fc0;  1 drivers
v0x1102800_0 .net *"_s16", 0 0, L_0x12c2170;  1 drivers
v0x1102930_0 .net *"_s3", 0 0, L_0x12c17d0;  1 drivers
v0x1102a10_0 .net *"_s5", 0 0, L_0x12c1930;  1 drivers
v0x1102af0_0 .net *"_s6", 0 0, L_0x12c1b60;  1 drivers
v0x1102bd0_0 .net "in", 3 0, L_0x12c2260;  1 drivers
v0x1102d40_0 .net "ors", 1 0, L_0x12c1a70;  1 drivers
v0x1102e20_0 .net "out", 0 0, L_0x12c1f50;  1 drivers
L_0x12c17d0 .part L_0x12c2260, 0, 1;
L_0x12c1930 .part L_0x12c2260, 1, 1;
L_0x12c1a70 .concat8 [ 1 1 0 0], L_0x12c1710, L_0x12c1b60;
L_0x12c1c70 .part L_0x12c2260, 2, 1;
L_0x12c1dd0 .part L_0x12c2260, 3, 1;
L_0x12c1fc0 .part L_0x12c1a70, 0, 1;
L_0x12c2170 .part L_0x12c1a70, 1, 1;
S_0x1102f40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1102070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12c2390/d .functor OR 1, L_0x12c2400, L_0x12c2560, C4<0>, C4<0>;
L_0x12c2390 .delay 1 (30000,30000,30000) L_0x12c2390/d;
L_0x12c2790/d .functor OR 1, L_0x12c28a0, L_0x12c2a00, C4<0>, C4<0>;
L_0x12c2790 .delay 1 (30000,30000,30000) L_0x12c2790/d;
L_0x12c2b80/d .functor OR 1, L_0x12c2bf0, L_0x12c2da0, C4<0>, C4<0>;
L_0x12c2b80 .delay 1 (30000,30000,30000) L_0x12c2b80/d;
v0x1103100_0 .net *"_s0", 0 0, L_0x12c2390;  1 drivers
v0x1103200_0 .net *"_s10", 0 0, L_0x12c28a0;  1 drivers
v0x11032e0_0 .net *"_s12", 0 0, L_0x12c2a00;  1 drivers
v0x11033a0_0 .net *"_s14", 0 0, L_0x12c2bf0;  1 drivers
v0x1103480_0 .net *"_s16", 0 0, L_0x12c2da0;  1 drivers
v0x11035b0_0 .net *"_s3", 0 0, L_0x12c2400;  1 drivers
v0x1103690_0 .net *"_s5", 0 0, L_0x12c2560;  1 drivers
v0x1103770_0 .net *"_s6", 0 0, L_0x12c2790;  1 drivers
v0x1103850_0 .net "in", 3 0, L_0x12c2fd0;  1 drivers
v0x11039c0_0 .net "ors", 1 0, L_0x12c26a0;  1 drivers
v0x1103aa0_0 .net "out", 0 0, L_0x12c2b80;  1 drivers
L_0x12c2400 .part L_0x12c2fd0, 0, 1;
L_0x12c2560 .part L_0x12c2fd0, 1, 1;
L_0x12c26a0 .concat8 [ 1 1 0 0], L_0x12c2390, L_0x12c2790;
L_0x12c28a0 .part L_0x12c2fd0, 2, 1;
L_0x12c2a00 .part L_0x12c2fd0, 3, 1;
L_0x12c2bf0 .part L_0x12c26a0, 0, 1;
L_0x12c2da0 .part L_0x12c26a0, 1, 1;
S_0x11043b0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x10f7d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12be840/d .functor XNOR 1, L_0x12c6f10, L_0x12bd510, C4<0>, C4<0>;
L_0x12be840 .delay 1 (20000,20000,20000) L_0x12be840/d;
L_0x12beab0/d .functor AND 1, L_0x12c6f10, L_0x12bd780, C4<1>, C4<1>;
L_0x12beab0 .delay 1 (30000,30000,30000) L_0x12beab0/d;
L_0x12beb20/d .functor AND 1, L_0x12be840, L_0x12bd5b0, C4<1>, C4<1>;
L_0x12beb20 .delay 1 (30000,30000,30000) L_0x12beb20/d;
L_0x12bec80/d .functor OR 1, L_0x12beb20, L_0x12beab0, C4<0>, C4<0>;
L_0x12bec80 .delay 1 (30000,30000,30000) L_0x12bec80/d;
v0x1104660_0 .net "a", 0 0, L_0x12c6f10;  alias, 1 drivers
v0x1104750_0 .net "a_", 0 0, L_0x12b7300;  alias, 1 drivers
v0x1104810_0 .net "b", 0 0, L_0x12bd510;  alias, 1 drivers
v0x1104900_0 .net "b_", 0 0, L_0x12bd780;  alias, 1 drivers
v0x11049a0_0 .net "carryin", 0 0, L_0x12bd5b0;  alias, 1 drivers
v0x1104ae0_0 .net "eq", 0 0, L_0x12be840;  1 drivers
v0x1104ba0_0 .net "lt", 0 0, L_0x12beab0;  1 drivers
v0x1104c60_0 .net "out", 0 0, L_0x12bec80;  1 drivers
v0x1104d20_0 .net "w0", 0 0, L_0x12beb20;  1 drivers
S_0x1104f70 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x10f7d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12be620/d .functor OR 1, L_0x12be170, L_0x11061d0, C4<0>, C4<0>;
L_0x12be620 .delay 1 (30000,30000,30000) L_0x12be620/d;
v0x1105d60_0 .net "a", 0 0, L_0x12c6f10;  alias, 1 drivers
v0x1105eb0_0 .net "b", 0 0, L_0x12bd780;  alias, 1 drivers
v0x1105f70_0 .net "c1", 0 0, L_0x12be170;  1 drivers
v0x1106010_0 .net "c2", 0 0, L_0x11061d0;  1 drivers
v0x11060e0_0 .net "carryin", 0 0, L_0x12bd5b0;  alias, 1 drivers
v0x1106260_0 .net "carryout", 0 0, L_0x12be620;  1 drivers
v0x1106300_0 .net "s1", 0 0, L_0x12be0b0;  1 drivers
v0x11063a0_0 .net "sum", 0 0, L_0x12be2d0;  1 drivers
S_0x11051c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1104f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12be0b0/d .functor XOR 1, L_0x12c6f10, L_0x12bd780, C4<0>, C4<0>;
L_0x12be0b0 .delay 1 (30000,30000,30000) L_0x12be0b0/d;
L_0x12be170/d .functor AND 1, L_0x12c6f10, L_0x12bd780, C4<1>, C4<1>;
L_0x12be170 .delay 1 (30000,30000,30000) L_0x12be170/d;
v0x1105420_0 .net "a", 0 0, L_0x12c6f10;  alias, 1 drivers
v0x11054e0_0 .net "b", 0 0, L_0x12bd780;  alias, 1 drivers
v0x11055a0_0 .net "carryout", 0 0, L_0x12be170;  alias, 1 drivers
v0x1105640_0 .net "sum", 0 0, L_0x12be0b0;  alias, 1 drivers
S_0x1105770 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1104f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12be2d0/d .functor XOR 1, L_0x12be0b0, L_0x12bd5b0, C4<0>, C4<0>;
L_0x12be2d0 .delay 1 (30000,30000,30000) L_0x12be2d0/d;
L_0x11061d0/d .functor AND 1, L_0x12be0b0, L_0x12bd5b0, C4<1>, C4<1>;
L_0x11061d0 .delay 1 (30000,30000,30000) L_0x11061d0/d;
v0x11059d0_0 .net "a", 0 0, L_0x12be0b0;  alias, 1 drivers
v0x1105aa0_0 .net "b", 0 0, L_0x12bd5b0;  alias, 1 drivers
v0x1105b40_0 .net "carryout", 0 0, L_0x11061d0;  alias, 1 drivers
v0x1105c10_0 .net "sum", 0 0, L_0x12be2d0;  alias, 1 drivers
S_0x11077c0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x10f7a60;
 .timescale -9 -12;
L_0x2b0ab3d06578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d065c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c6fb0/d .functor OR 1, L_0x2b0ab3d06578, L_0x2b0ab3d065c0, C4<0>, C4<0>;
L_0x12c6fb0 .delay 1 (30000,30000,30000) L_0x12c6fb0/d;
v0x11079b0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06578;  1 drivers
v0x1107a90_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d065c0;  1 drivers
S_0x1107b70 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1107d80 .param/l "i" 0 3 41, +C4<010100>;
S_0x1107e40 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1107b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12c7300/d .functor NOT 1, L_0x12d0bf0, C4<0>, C4<0>, C4<0>;
L_0x12c7300 .delay 1 (10000,10000,10000) L_0x12c7300/d;
L_0x12c7460/d .functor NOT 1, L_0x12d0d50, C4<0>, C4<0>, C4<0>;
L_0x12c7460 .delay 1 (10000,10000,10000) L_0x12c7460/d;
L_0x12c84b0/d .functor XOR 1, L_0x12d0bf0, L_0x12d0d50, C4<0>, C4<0>;
L_0x12c84b0 .delay 1 (30000,30000,30000) L_0x12c84b0/d;
L_0x2b0ab3d06608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c8b60/d .functor OR 1, L_0x2b0ab3d06608, L_0x2b0ab3d06650, C4<0>, C4<0>;
L_0x12c8b60 .delay 1 (30000,30000,30000) L_0x12c8b60/d;
L_0x12c8d60/d .functor AND 1, L_0x12d0bf0, L_0x12d0d50, C4<1>, C4<1>;
L_0x12c8d60 .delay 1 (30000,30000,30000) L_0x12c8d60/d;
L_0x12c8e20/d .functor NAND 1, L_0x12d0bf0, L_0x12d0d50, C4<1>, C4<1>;
L_0x12c8e20 .delay 1 (20000,20000,20000) L_0x12c8e20/d;
L_0x12c8f80/d .functor XOR 1, L_0x12d0bf0, L_0x12d0d50, C4<0>, C4<0>;
L_0x12c8f80 .delay 1 (20000,20000,20000) L_0x12c8f80/d;
L_0x12c9430/d .functor OR 1, L_0x12d0bf0, L_0x12d0d50, C4<0>, C4<0>;
L_0x12c9430 .delay 1 (30000,30000,30000) L_0x12c9430/d;
L_0x12d0af0/d .functor NOT 1, L_0x12cccc0, C4<0>, C4<0>, C4<0>;
L_0x12d0af0 .delay 1 (10000,10000,10000) L_0x12d0af0/d;
v0x1136570_0 .net "A", 0 0, L_0x12d0bf0;  1 drivers
v0x1136630_0 .net "A_", 0 0, L_0x12c7300;  1 drivers
v0x11366f0_0 .net "B", 0 0, L_0x12d0d50;  1 drivers
v0x11367c0_0 .net "B_", 0 0, L_0x12c7460;  1 drivers
v0x1136860_0 .net *"_s12", 0 0, L_0x12c8b60;  1 drivers
v0x1136950_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06608;  1 drivers
v0x1136a10_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06650;  1 drivers
v0x1136af0_0 .net *"_s18", 0 0, L_0x12c8d60;  1 drivers
v0x1136bd0_0 .net *"_s20", 0 0, L_0x12c8e20;  1 drivers
v0x1136d40_0 .net *"_s22", 0 0, L_0x12c8f80;  1 drivers
v0x1136e20_0 .net *"_s24", 0 0, L_0x12c9430;  1 drivers
o0x2b0ab3cd4d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1136f00_0 name=_s30
o0x2b0ab3cd4d38 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1136fe0_0 name=_s32
v0x11370c0_0 .net *"_s8", 0 0, L_0x12c84b0;  1 drivers
v0x11371a0_0 .net "carryin", 0 0, L_0x12c7070;  1 drivers
v0x1137240_0 .net "carryout", 0 0, L_0x12d0790;  1 drivers
v0x11372e0_0 .net "carryouts", 7 0, L_0x1355060;  1 drivers
v0x1137490_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1137530_0 .net "result", 0 0, L_0x12cccc0;  1 drivers
v0x1137620_0 .net "results", 7 0, L_0x12c9200;  1 drivers
v0x1137730_0 .net "zero", 0 0, L_0x12d0af0;  1 drivers
LS_0x12c9200_0_0 .concat8 [ 1 1 1 1], L_0x12c7980, L_0x12c7fb0, L_0x12c84b0, L_0x12c8b60;
LS_0x12c9200_0_4 .concat8 [ 1 1 1 1], L_0x12c8d60, L_0x12c8e20, L_0x12c8f80, L_0x12c9430;
L_0x12c9200 .concat8 [ 4 4 0 0], LS_0x12c9200_0_0, LS_0x12c9200_0_4;
LS_0x1355060_0_0 .concat [ 1 1 1 1], L_0x12c7c30, L_0x12c8350, o0x2b0ab3cd4d08, L_0x12c89b0;
LS_0x1355060_0_4 .concat [ 4 0 0 0], o0x2b0ab3cd4d38;
L_0x1355060 .concat [ 4 4 0 0], LS_0x1355060_0_0, LS_0x1355060_0_4;
S_0x11080c0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1107e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12c7c30/d .functor OR 1, L_0x12c7710, L_0x12c7ad0, C4<0>, C4<0>;
L_0x12c7c30 .delay 1 (30000,30000,30000) L_0x12c7c30/d;
v0x1108ef0_0 .net "a", 0 0, L_0x12d0bf0;  alias, 1 drivers
v0x1108fb0_0 .net "b", 0 0, L_0x12d0d50;  alias, 1 drivers
v0x1109080_0 .net "c1", 0 0, L_0x12c7710;  1 drivers
v0x1109180_0 .net "c2", 0 0, L_0x12c7ad0;  1 drivers
v0x1109250_0 .net "carryin", 0 0, L_0x12c7070;  alias, 1 drivers
v0x1109340_0 .net "carryout", 0 0, L_0x12c7c30;  1 drivers
v0x11093e0_0 .net "s1", 0 0, L_0x12c7650;  1 drivers
v0x11094d0_0 .net "sum", 0 0, L_0x12c7980;  1 drivers
S_0x1108330 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11080c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12c7650/d .functor XOR 1, L_0x12d0bf0, L_0x12d0d50, C4<0>, C4<0>;
L_0x12c7650 .delay 1 (30000,30000,30000) L_0x12c7650/d;
L_0x12c7710/d .functor AND 1, L_0x12d0bf0, L_0x12d0d50, C4<1>, C4<1>;
L_0x12c7710 .delay 1 (30000,30000,30000) L_0x12c7710/d;
v0x1108590_0 .net "a", 0 0, L_0x12d0bf0;  alias, 1 drivers
v0x1108670_0 .net "b", 0 0, L_0x12d0d50;  alias, 1 drivers
v0x1108730_0 .net "carryout", 0 0, L_0x12c7710;  alias, 1 drivers
v0x11087d0_0 .net "sum", 0 0, L_0x12c7650;  alias, 1 drivers
S_0x1108910 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11080c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12c7980/d .functor XOR 1, L_0x12c7650, L_0x12c7070, C4<0>, C4<0>;
L_0x12c7980 .delay 1 (30000,30000,30000) L_0x12c7980/d;
L_0x12c7ad0/d .functor AND 1, L_0x12c7650, L_0x12c7070, C4<1>, C4<1>;
L_0x12c7ad0 .delay 1 (30000,30000,30000) L_0x12c7ad0/d;
v0x1108b70_0 .net "a", 0 0, L_0x12c7650;  alias, 1 drivers
v0x1108c10_0 .net "b", 0 0, L_0x12c7070;  alias, 1 drivers
v0x1108cb0_0 .net "carryout", 0 0, L_0x12c7ad0;  alias, 1 drivers
v0x1108d80_0 .net "sum", 0 0, L_0x12c7980;  alias, 1 drivers
S_0x11095a0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1107e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x110e990_0 .net "ands", 7 0, L_0x12ce790;  1 drivers
v0x110eaa0_0 .net "in", 7 0, L_0x1355060;  alias, 1 drivers
v0x110eb60_0 .net "out", 0 0, L_0x12d0790;  alias, 1 drivers
v0x110ec30_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11097c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11095a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x110bef0_0 .net "A", 7 0, L_0x1355060;  alias, 1 drivers
v0x110bff0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x110c0b0_0 .net *"_s0", 0 0, L_0x12cd020;  1 drivers
v0x110c170_0 .net *"_s12", 0 0, L_0x12cd990;  1 drivers
v0x110c250_0 .net *"_s16", 0 0, L_0x12cdcf0;  1 drivers
v0x110c380_0 .net *"_s20", 0 0, L_0x12ce000;  1 drivers
v0x110c460_0 .net *"_s24", 0 0, L_0x12ce480;  1 drivers
v0x110c540_0 .net *"_s28", 0 0, L_0x12ce410;  1 drivers
v0x110c620_0 .net *"_s4", 0 0, L_0x12cd330;  1 drivers
v0x110c790_0 .net *"_s8", 0 0, L_0x12cd680;  1 drivers
v0x110c870_0 .net "out", 7 0, L_0x12ce790;  alias, 1 drivers
L_0x12cd0e0 .part L_0x1355060, 0, 1;
L_0x12cd240 .part v0x12010b0_0, 0, 1;
L_0x12cd3f0 .part L_0x1355060, 1, 1;
L_0x12cd5e0 .part v0x12010b0_0, 1, 1;
L_0x12cd740 .part L_0x1355060, 2, 1;
L_0x12cd8a0 .part v0x12010b0_0, 2, 1;
L_0x12cda50 .part L_0x1355060, 3, 1;
L_0x12cdbb0 .part v0x12010b0_0, 3, 1;
L_0x12cddb0 .part L_0x1355060, 4, 1;
L_0x12cdf10 .part v0x12010b0_0, 4, 1;
L_0x12ce100 .part L_0x1355060, 5, 1;
L_0x12ce370 .part v0x12010b0_0, 5, 1;
L_0x12ce540 .part L_0x1355060, 6, 1;
L_0x12ce6a0 .part v0x12010b0_0, 6, 1;
LS_0x12ce790_0_0 .concat8 [ 1 1 1 1], L_0x12cd020, L_0x12cd330, L_0x12cd680, L_0x12cd990;
LS_0x12ce790_0_4 .concat8 [ 1 1 1 1], L_0x12cdcf0, L_0x12ce000, L_0x12ce480, L_0x12ce410;
L_0x12ce790 .concat8 [ 4 4 0 0], LS_0x12ce790_0_0, LS_0x12ce790_0_4;
L_0x12ceb50 .part L_0x1355060, 7, 1;
L_0x12ced40 .part v0x12010b0_0, 7, 1;
S_0x1109a20 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x1109c30 .param/l "i" 0 4 54, +C4<00>;
L_0x12cd020/d .functor AND 1, L_0x12cd0e0, L_0x12cd240, C4<1>, C4<1>;
L_0x12cd020 .delay 1 (30000,30000,30000) L_0x12cd020/d;
v0x1109d10_0 .net *"_s0", 0 0, L_0x12cd0e0;  1 drivers
v0x1109df0_0 .net *"_s1", 0 0, L_0x12cd240;  1 drivers
S_0x1109ed0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110a0e0 .param/l "i" 0 4 54, +C4<01>;
L_0x12cd330/d .functor AND 1, L_0x12cd3f0, L_0x12cd5e0, C4<1>, C4<1>;
L_0x12cd330 .delay 1 (30000,30000,30000) L_0x12cd330/d;
v0x110a1a0_0 .net *"_s0", 0 0, L_0x12cd3f0;  1 drivers
v0x110a280_0 .net *"_s1", 0 0, L_0x12cd5e0;  1 drivers
S_0x110a360 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110a570 .param/l "i" 0 4 54, +C4<010>;
L_0x12cd680/d .functor AND 1, L_0x12cd740, L_0x12cd8a0, C4<1>, C4<1>;
L_0x12cd680 .delay 1 (30000,30000,30000) L_0x12cd680/d;
v0x110a610_0 .net *"_s0", 0 0, L_0x12cd740;  1 drivers
v0x110a6f0_0 .net *"_s1", 0 0, L_0x12cd8a0;  1 drivers
S_0x110a7d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110a9e0 .param/l "i" 0 4 54, +C4<011>;
L_0x12cd990/d .functor AND 1, L_0x12cda50, L_0x12cdbb0, C4<1>, C4<1>;
L_0x12cd990 .delay 1 (30000,30000,30000) L_0x12cd990/d;
v0x110aaa0_0 .net *"_s0", 0 0, L_0x12cda50;  1 drivers
v0x110ab80_0 .net *"_s1", 0 0, L_0x12cdbb0;  1 drivers
S_0x110ac60 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110aec0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12cdcf0/d .functor AND 1, L_0x12cddb0, L_0x12cdf10, C4<1>, C4<1>;
L_0x12cdcf0 .delay 1 (30000,30000,30000) L_0x12cdcf0/d;
v0x110af80_0 .net *"_s0", 0 0, L_0x12cddb0;  1 drivers
v0x110b060_0 .net *"_s1", 0 0, L_0x12cdf10;  1 drivers
S_0x110b140 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110b350 .param/l "i" 0 4 54, +C4<0101>;
L_0x12ce000/d .functor AND 1, L_0x12ce100, L_0x12ce370, C4<1>, C4<1>;
L_0x12ce000 .delay 1 (30000,30000,30000) L_0x12ce000/d;
v0x110b410_0 .net *"_s0", 0 0, L_0x12ce100;  1 drivers
v0x110b4f0_0 .net *"_s1", 0 0, L_0x12ce370;  1 drivers
S_0x110b5d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110b7e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12ce480/d .functor AND 1, L_0x12ce540, L_0x12ce6a0, C4<1>, C4<1>;
L_0x12ce480 .delay 1 (30000,30000,30000) L_0x12ce480/d;
v0x110b8a0_0 .net *"_s0", 0 0, L_0x12ce540;  1 drivers
v0x110b980_0 .net *"_s1", 0 0, L_0x12ce6a0;  1 drivers
S_0x110ba60 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11097c0;
 .timescale -9 -12;
P_0x110bc70 .param/l "i" 0 4 54, +C4<0111>;
L_0x12ce410/d .functor AND 1, L_0x12ceb50, L_0x12ced40, C4<1>, C4<1>;
L_0x12ce410 .delay 1 (30000,30000,30000) L_0x12ce410/d;
v0x110bd30_0 .net *"_s0", 0 0, L_0x12ceb50;  1 drivers
v0x110be10_0 .net *"_s1", 0 0, L_0x12ced40;  1 drivers
S_0x110c9d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11095a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12d0790/d .functor OR 1, L_0x12d0850, L_0x12d0a00, C4<0>, C4<0>;
L_0x12d0790 .delay 1 (30000,30000,30000) L_0x12d0790/d;
v0x110e520_0 .net *"_s10", 0 0, L_0x12d0850;  1 drivers
v0x110e600_0 .net *"_s12", 0 0, L_0x12d0a00;  1 drivers
v0x110e6e0_0 .net "in", 7 0, L_0x12ce790;  alias, 1 drivers
v0x110e7b0_0 .net "ors", 1 0, L_0x12d05b0;  1 drivers
v0x110e870_0 .net "out", 0 0, L_0x12d0790;  alias, 1 drivers
L_0x12cf980 .part L_0x12ce790, 0, 4;
L_0x12d05b0 .concat8 [ 1 1 0 0], L_0x12cf670, L_0x12d02a0;
L_0x12d06f0 .part L_0x12ce790, 4, 4;
L_0x12d0850 .part L_0x12d05b0, 0, 1;
L_0x12d0a00 .part L_0x12d05b0, 1, 1;
S_0x110cb90 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x110c9d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12cee30/d .functor OR 1, L_0x12ceef0, L_0x12cf050, C4<0>, C4<0>;
L_0x12cee30 .delay 1 (30000,30000,30000) L_0x12cee30/d;
L_0x12cf280/d .functor OR 1, L_0x12cf390, L_0x12cf4f0, C4<0>, C4<0>;
L_0x12cf280 .delay 1 (30000,30000,30000) L_0x12cf280/d;
L_0x12cf670/d .functor OR 1, L_0x12cf6e0, L_0x12cf890, C4<0>, C4<0>;
L_0x12cf670 .delay 1 (30000,30000,30000) L_0x12cf670/d;
v0x110cde0_0 .net *"_s0", 0 0, L_0x12cee30;  1 drivers
v0x110cee0_0 .net *"_s10", 0 0, L_0x12cf390;  1 drivers
v0x110cfc0_0 .net *"_s12", 0 0, L_0x12cf4f0;  1 drivers
v0x110d080_0 .net *"_s14", 0 0, L_0x12cf6e0;  1 drivers
v0x110d160_0 .net *"_s16", 0 0, L_0x12cf890;  1 drivers
v0x110d290_0 .net *"_s3", 0 0, L_0x12ceef0;  1 drivers
v0x110d370_0 .net *"_s5", 0 0, L_0x12cf050;  1 drivers
v0x110d450_0 .net *"_s6", 0 0, L_0x12cf280;  1 drivers
v0x110d530_0 .net "in", 3 0, L_0x12cf980;  1 drivers
v0x110d6a0_0 .net "ors", 1 0, L_0x12cf190;  1 drivers
v0x110d780_0 .net "out", 0 0, L_0x12cf670;  1 drivers
L_0x12ceef0 .part L_0x12cf980, 0, 1;
L_0x12cf050 .part L_0x12cf980, 1, 1;
L_0x12cf190 .concat8 [ 1 1 0 0], L_0x12cee30, L_0x12cf280;
L_0x12cf390 .part L_0x12cf980, 2, 1;
L_0x12cf4f0 .part L_0x12cf980, 3, 1;
L_0x12cf6e0 .part L_0x12cf190, 0, 1;
L_0x12cf890 .part L_0x12cf190, 1, 1;
S_0x110d8a0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x110c9d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12cfab0/d .functor OR 1, L_0x12cfb20, L_0x12cfc80, C4<0>, C4<0>;
L_0x12cfab0 .delay 1 (30000,30000,30000) L_0x12cfab0/d;
L_0x12cfeb0/d .functor OR 1, L_0x12cffc0, L_0x12d0120, C4<0>, C4<0>;
L_0x12cfeb0 .delay 1 (30000,30000,30000) L_0x12cfeb0/d;
L_0x12d02a0/d .functor OR 1, L_0x12d0310, L_0x12d04c0, C4<0>, C4<0>;
L_0x12d02a0 .delay 1 (30000,30000,30000) L_0x12d02a0/d;
v0x110da60_0 .net *"_s0", 0 0, L_0x12cfab0;  1 drivers
v0x110db60_0 .net *"_s10", 0 0, L_0x12cffc0;  1 drivers
v0x110dc40_0 .net *"_s12", 0 0, L_0x12d0120;  1 drivers
v0x110dd00_0 .net *"_s14", 0 0, L_0x12d0310;  1 drivers
v0x110dde0_0 .net *"_s16", 0 0, L_0x12d04c0;  1 drivers
v0x110df10_0 .net *"_s3", 0 0, L_0x12cfb20;  1 drivers
v0x110dff0_0 .net *"_s5", 0 0, L_0x12cfc80;  1 drivers
v0x110e0d0_0 .net *"_s6", 0 0, L_0x12cfeb0;  1 drivers
v0x110e1b0_0 .net "in", 3 0, L_0x12d06f0;  1 drivers
v0x110e320_0 .net "ors", 1 0, L_0x12cfdc0;  1 drivers
v0x110e400_0 .net "out", 0 0, L_0x12d02a0;  1 drivers
L_0x12cfb20 .part L_0x12d06f0, 0, 1;
L_0x12cfc80 .part L_0x12d06f0, 1, 1;
L_0x12cfdc0 .concat8 [ 1 1 0 0], L_0x12cfab0, L_0x12cfeb0;
L_0x12cffc0 .part L_0x12d06f0, 2, 1;
L_0x12d0120 .part L_0x12d06f0, 3, 1;
L_0x12d0310 .part L_0x12cfdc0, 0, 1;
L_0x12d04c0 .part L_0x12cfdc0, 1, 1;
S_0x110ed10 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1107e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1134140_0 .net "ands", 7 0, L_0x12cacc0;  1 drivers
v0x1134250_0 .net "in", 7 0, L_0x12c9200;  alias, 1 drivers
v0x1134310_0 .net "out", 0 0, L_0x12cccc0;  alias, 1 drivers
v0x11343e0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x110ef60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x110ed10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11116a0_0 .net "A", 7 0, L_0x12c9200;  alias, 1 drivers
v0x11117a0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1111860_0 .net *"_s0", 0 0, L_0x12c9590;  1 drivers
v0x1111920_0 .net *"_s12", 0 0, L_0x12c9f50;  1 drivers
v0x1111a00_0 .net *"_s16", 0 0, L_0x12ca2b0;  1 drivers
v0x1111b30_0 .net *"_s20", 0 0, L_0x12ca680;  1 drivers
v0x1111c10_0 .net *"_s24", 0 0, L_0x12ca9b0;  1 drivers
v0x1111cf0_0 .net *"_s28", 0 0, L_0x12ca940;  1 drivers
v0x1111dd0_0 .net *"_s4", 0 0, L_0x12c9930;  1 drivers
v0x1111f40_0 .net *"_s8", 0 0, L_0x12c9c40;  1 drivers
v0x1112020_0 .net "out", 7 0, L_0x12cacc0;  alias, 1 drivers
L_0x12c96a0 .part L_0x12c9200, 0, 1;
L_0x12c9890 .part v0x12010b0_0, 0, 1;
L_0x12c99f0 .part L_0x12c9200, 1, 1;
L_0x12c9b50 .part v0x12010b0_0, 1, 1;
L_0x12c9d00 .part L_0x12c9200, 2, 1;
L_0x12c9e60 .part v0x12010b0_0, 2, 1;
L_0x12ca010 .part L_0x12c9200, 3, 1;
L_0x12ca170 .part v0x12010b0_0, 3, 1;
L_0x12ca370 .part L_0x12c9200, 4, 1;
L_0x12ca5e0 .part v0x12010b0_0, 4, 1;
L_0x12ca6f0 .part L_0x12c9200, 5, 1;
L_0x12ca850 .part v0x12010b0_0, 5, 1;
L_0x12caa70 .part L_0x12c9200, 6, 1;
L_0x12cabd0 .part v0x12010b0_0, 6, 1;
LS_0x12cacc0_0_0 .concat8 [ 1 1 1 1], L_0x12c9590, L_0x12c9930, L_0x12c9c40, L_0x12c9f50;
LS_0x12cacc0_0_4 .concat8 [ 1 1 1 1], L_0x12ca2b0, L_0x12ca680, L_0x12ca9b0, L_0x12ca940;
L_0x12cacc0 .concat8 [ 4 4 0 0], LS_0x12cacc0_0_0, LS_0x12cacc0_0_4;
L_0x12cb080 .part L_0x12c9200, 7, 1;
L_0x12cb270 .part v0x12010b0_0, 7, 1;
S_0x110f1a0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x110f3b0 .param/l "i" 0 4 54, +C4<00>;
L_0x12c9590/d .functor AND 1, L_0x12c96a0, L_0x12c9890, C4<1>, C4<1>;
L_0x12c9590 .delay 1 (30000,30000,30000) L_0x12c9590/d;
v0x110f490_0 .net *"_s0", 0 0, L_0x12c96a0;  1 drivers
v0x110f570_0 .net *"_s1", 0 0, L_0x12c9890;  1 drivers
S_0x110f650 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x110f860 .param/l "i" 0 4 54, +C4<01>;
L_0x12c9930/d .functor AND 1, L_0x12c99f0, L_0x12c9b50, C4<1>, C4<1>;
L_0x12c9930 .delay 1 (30000,30000,30000) L_0x12c9930/d;
v0x110f920_0 .net *"_s0", 0 0, L_0x12c99f0;  1 drivers
v0x110fa00_0 .net *"_s1", 0 0, L_0x12c9b50;  1 drivers
S_0x110fae0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x110fd20 .param/l "i" 0 4 54, +C4<010>;
L_0x12c9c40/d .functor AND 1, L_0x12c9d00, L_0x12c9e60, C4<1>, C4<1>;
L_0x12c9c40 .delay 1 (30000,30000,30000) L_0x12c9c40/d;
v0x110fdc0_0 .net *"_s0", 0 0, L_0x12c9d00;  1 drivers
v0x110fea0_0 .net *"_s1", 0 0, L_0x12c9e60;  1 drivers
S_0x110ff80 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x1110190 .param/l "i" 0 4 54, +C4<011>;
L_0x12c9f50/d .functor AND 1, L_0x12ca010, L_0x12ca170, C4<1>, C4<1>;
L_0x12c9f50 .delay 1 (30000,30000,30000) L_0x12c9f50/d;
v0x1110250_0 .net *"_s0", 0 0, L_0x12ca010;  1 drivers
v0x1110330_0 .net *"_s1", 0 0, L_0x12ca170;  1 drivers
S_0x1110410 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x1110670 .param/l "i" 0 4 54, +C4<0100>;
L_0x12ca2b0/d .functor AND 1, L_0x12ca370, L_0x12ca5e0, C4<1>, C4<1>;
L_0x12ca2b0 .delay 1 (30000,30000,30000) L_0x12ca2b0/d;
v0x1110730_0 .net *"_s0", 0 0, L_0x12ca370;  1 drivers
v0x1110810_0 .net *"_s1", 0 0, L_0x12ca5e0;  1 drivers
S_0x11108f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x1110b00 .param/l "i" 0 4 54, +C4<0101>;
L_0x12ca680/d .functor AND 1, L_0x12ca6f0, L_0x12ca850, C4<1>, C4<1>;
L_0x12ca680 .delay 1 (30000,30000,30000) L_0x12ca680/d;
v0x1110bc0_0 .net *"_s0", 0 0, L_0x12ca6f0;  1 drivers
v0x1110ca0_0 .net *"_s1", 0 0, L_0x12ca850;  1 drivers
S_0x1110d80 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x1110f90 .param/l "i" 0 4 54, +C4<0110>;
L_0x12ca9b0/d .functor AND 1, L_0x12caa70, L_0x12cabd0, C4<1>, C4<1>;
L_0x12ca9b0 .delay 1 (30000,30000,30000) L_0x12ca9b0/d;
v0x1111050_0 .net *"_s0", 0 0, L_0x12caa70;  1 drivers
v0x1111130_0 .net *"_s1", 0 0, L_0x12cabd0;  1 drivers
S_0x1111210 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x110ef60;
 .timescale -9 -12;
P_0x1111420 .param/l "i" 0 4 54, +C4<0111>;
L_0x12ca940/d .functor AND 1, L_0x12cb080, L_0x12cb270, C4<1>, C4<1>;
L_0x12ca940 .delay 1 (30000,30000,30000) L_0x12ca940/d;
v0x11114e0_0 .net *"_s0", 0 0, L_0x12cb080;  1 drivers
v0x11115c0_0 .net *"_s1", 0 0, L_0x12cb270;  1 drivers
S_0x1112180 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x110ed10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12cccc0/d .functor OR 1, L_0x12ccd80, L_0x12ccf30, C4<0>, C4<0>;
L_0x12cccc0 .delay 1 (30000,30000,30000) L_0x12cccc0/d;
v0x1133cd0_0 .net *"_s10", 0 0, L_0x12ccd80;  1 drivers
v0x1133db0_0 .net *"_s12", 0 0, L_0x12ccf30;  1 drivers
v0x1133e90_0 .net "in", 7 0, L_0x12cacc0;  alias, 1 drivers
v0x1133f60_0 .net "ors", 1 0, L_0x12ccae0;  1 drivers
v0x1134020_0 .net "out", 0 0, L_0x12cccc0;  alias, 1 drivers
L_0x12cbeb0 .part L_0x12cacc0, 0, 4;
L_0x12ccae0 .concat8 [ 1 1 0 0], L_0x12cbba0, L_0x12cc7d0;
L_0x12ccc20 .part L_0x12cacc0, 4, 4;
L_0x12ccd80 .part L_0x12ccae0, 0, 1;
L_0x12ccf30 .part L_0x12ccae0, 1, 1;
S_0x1112340 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1112180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12cb360/d .functor OR 1, L_0x12cb420, L_0x12cb580, C4<0>, C4<0>;
L_0x12cb360 .delay 1 (30000,30000,30000) L_0x12cb360/d;
L_0x12cb7b0/d .functor OR 1, L_0x12cb8c0, L_0x12cba20, C4<0>, C4<0>;
L_0x12cb7b0 .delay 1 (30000,30000,30000) L_0x12cb7b0/d;
L_0x12cbba0/d .functor OR 1, L_0x12cbc10, L_0x12cbdc0, C4<0>, C4<0>;
L_0x12cbba0 .delay 1 (30000,30000,30000) L_0x12cbba0/d;
v0x1112590_0 .net *"_s0", 0 0, L_0x12cb360;  1 drivers
v0x1112690_0 .net *"_s10", 0 0, L_0x12cb8c0;  1 drivers
v0x1112770_0 .net *"_s12", 0 0, L_0x12cba20;  1 drivers
v0x1112830_0 .net *"_s14", 0 0, L_0x12cbc10;  1 drivers
v0x1132910_0 .net *"_s16", 0 0, L_0x12cbdc0;  1 drivers
v0x1132a40_0 .net *"_s3", 0 0, L_0x12cb420;  1 drivers
v0x1132b20_0 .net *"_s5", 0 0, L_0x12cb580;  1 drivers
v0x1132c00_0 .net *"_s6", 0 0, L_0x12cb7b0;  1 drivers
v0x1132ce0_0 .net "in", 3 0, L_0x12cbeb0;  1 drivers
v0x1132e50_0 .net "ors", 1 0, L_0x12cb6c0;  1 drivers
v0x1132f30_0 .net "out", 0 0, L_0x12cbba0;  1 drivers
L_0x12cb420 .part L_0x12cbeb0, 0, 1;
L_0x12cb580 .part L_0x12cbeb0, 1, 1;
L_0x12cb6c0 .concat8 [ 1 1 0 0], L_0x12cb360, L_0x12cb7b0;
L_0x12cb8c0 .part L_0x12cbeb0, 2, 1;
L_0x12cba20 .part L_0x12cbeb0, 3, 1;
L_0x12cbc10 .part L_0x12cb6c0, 0, 1;
L_0x12cbdc0 .part L_0x12cb6c0, 1, 1;
S_0x1133050 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1112180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12cbfe0/d .functor OR 1, L_0x12cc050, L_0x12cc1b0, C4<0>, C4<0>;
L_0x12cbfe0 .delay 1 (30000,30000,30000) L_0x12cbfe0/d;
L_0x12cc3e0/d .functor OR 1, L_0x12cc4f0, L_0x12cc650, C4<0>, C4<0>;
L_0x12cc3e0 .delay 1 (30000,30000,30000) L_0x12cc3e0/d;
L_0x12cc7d0/d .functor OR 1, L_0x12cc840, L_0x12cc9f0, C4<0>, C4<0>;
L_0x12cc7d0 .delay 1 (30000,30000,30000) L_0x12cc7d0/d;
v0x1133210_0 .net *"_s0", 0 0, L_0x12cbfe0;  1 drivers
v0x1133310_0 .net *"_s10", 0 0, L_0x12cc4f0;  1 drivers
v0x11333f0_0 .net *"_s12", 0 0, L_0x12cc650;  1 drivers
v0x11334b0_0 .net *"_s14", 0 0, L_0x12cc840;  1 drivers
v0x1133590_0 .net *"_s16", 0 0, L_0x12cc9f0;  1 drivers
v0x11336c0_0 .net *"_s3", 0 0, L_0x12cc050;  1 drivers
v0x11337a0_0 .net *"_s5", 0 0, L_0x12cc1b0;  1 drivers
v0x1133880_0 .net *"_s6", 0 0, L_0x12cc3e0;  1 drivers
v0x1133960_0 .net "in", 3 0, L_0x12ccc20;  1 drivers
v0x1133ad0_0 .net "ors", 1 0, L_0x12cc2f0;  1 drivers
v0x1133bb0_0 .net "out", 0 0, L_0x12cc7d0;  1 drivers
L_0x12cc050 .part L_0x12ccc20, 0, 1;
L_0x12cc1b0 .part L_0x12ccc20, 1, 1;
L_0x12cc2f0 .concat8 [ 1 1 0 0], L_0x12cbfe0, L_0x12cc3e0;
L_0x12cc4f0 .part L_0x12ccc20, 2, 1;
L_0x12cc650 .part L_0x12ccc20, 3, 1;
L_0x12cc840 .part L_0x12cc2f0, 0, 1;
L_0x12cc9f0 .part L_0x12cc2f0, 1, 1;
S_0x11344c0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1107e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12c8570/d .functor XNOR 1, L_0x12d0bf0, L_0x12d0d50, C4<0>, C4<0>;
L_0x12c8570 .delay 1 (20000,20000,20000) L_0x12c8570/d;
L_0x12c87e0/d .functor AND 1, L_0x12d0bf0, L_0x12c7460, C4<1>, C4<1>;
L_0x12c87e0 .delay 1 (30000,30000,30000) L_0x12c87e0/d;
L_0x12c8850/d .functor AND 1, L_0x12c8570, L_0x12c7070, C4<1>, C4<1>;
L_0x12c8850 .delay 1 (30000,30000,30000) L_0x12c8850/d;
L_0x12c89b0/d .functor OR 1, L_0x12c8850, L_0x12c87e0, C4<0>, C4<0>;
L_0x12c89b0 .delay 1 (30000,30000,30000) L_0x12c89b0/d;
v0x1134770_0 .net "a", 0 0, L_0x12d0bf0;  alias, 1 drivers
v0x1134860_0 .net "a_", 0 0, L_0x12c7300;  alias, 1 drivers
v0x1134920_0 .net "b", 0 0, L_0x12d0d50;  alias, 1 drivers
v0x1134a10_0 .net "b_", 0 0, L_0x12c7460;  alias, 1 drivers
v0x1134ab0_0 .net "carryin", 0 0, L_0x12c7070;  alias, 1 drivers
v0x1134bf0_0 .net "eq", 0 0, L_0x12c8570;  1 drivers
v0x1134cb0_0 .net "lt", 0 0, L_0x12c87e0;  1 drivers
v0x1134d70_0 .net "out", 0 0, L_0x12c89b0;  1 drivers
v0x1134e30_0 .net "w0", 0 0, L_0x12c8850;  1 drivers
S_0x1135080 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1107e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12c8350/d .functor OR 1, L_0x12c7e50, L_0x11362e0, C4<0>, C4<0>;
L_0x12c8350 .delay 1 (30000,30000,30000) L_0x12c8350/d;
v0x1135e70_0 .net "a", 0 0, L_0x12d0bf0;  alias, 1 drivers
v0x1135fc0_0 .net "b", 0 0, L_0x12c7460;  alias, 1 drivers
v0x1136080_0 .net "c1", 0 0, L_0x12c7e50;  1 drivers
v0x1136120_0 .net "c2", 0 0, L_0x11362e0;  1 drivers
v0x11361f0_0 .net "carryin", 0 0, L_0x12c7070;  alias, 1 drivers
v0x1136370_0 .net "carryout", 0 0, L_0x12c8350;  1 drivers
v0x1136410_0 .net "s1", 0 0, L_0x12c7d90;  1 drivers
v0x11364b0_0 .net "sum", 0 0, L_0x12c7fb0;  1 drivers
S_0x11352d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1135080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12c7d90/d .functor XOR 1, L_0x12d0bf0, L_0x12c7460, C4<0>, C4<0>;
L_0x12c7d90 .delay 1 (30000,30000,30000) L_0x12c7d90/d;
L_0x12c7e50/d .functor AND 1, L_0x12d0bf0, L_0x12c7460, C4<1>, C4<1>;
L_0x12c7e50 .delay 1 (30000,30000,30000) L_0x12c7e50/d;
v0x1135530_0 .net "a", 0 0, L_0x12d0bf0;  alias, 1 drivers
v0x11355f0_0 .net "b", 0 0, L_0x12c7460;  alias, 1 drivers
v0x11356b0_0 .net "carryout", 0 0, L_0x12c7e50;  alias, 1 drivers
v0x1135750_0 .net "sum", 0 0, L_0x12c7d90;  alias, 1 drivers
S_0x1135880 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1135080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12c7fb0/d .functor XOR 1, L_0x12c7d90, L_0x12c7070, C4<0>, C4<0>;
L_0x12c7fb0 .delay 1 (30000,30000,30000) L_0x12c7fb0/d;
L_0x11362e0/d .functor AND 1, L_0x12c7d90, L_0x12c7070, C4<1>, C4<1>;
L_0x11362e0 .delay 1 (30000,30000,30000) L_0x11362e0/d;
v0x1135ae0_0 .net "a", 0 0, L_0x12c7d90;  alias, 1 drivers
v0x1135bb0_0 .net "b", 0 0, L_0x12c7070;  alias, 1 drivers
v0x1135c50_0 .net "carryout", 0 0, L_0x11362e0;  alias, 1 drivers
v0x1135d20_0 .net "sum", 0 0, L_0x12c7fb0;  alias, 1 drivers
S_0x11378d0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1107b70;
 .timescale -9 -12;
L_0x2b0ab3d06698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d066e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12d0c90/d .functor OR 1, L_0x2b0ab3d06698, L_0x2b0ab3d066e0, C4<0>, C4<0>;
L_0x12d0c90 .delay 1 (30000,30000,30000) L_0x12d0c90/d;
v0x1137ac0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06698;  1 drivers
v0x1137ba0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d066e0;  1 drivers
S_0x1137c80 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1137e90 .param/l "i" 0 3 41, +C4<010101>;
S_0x1137f50 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1137c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12d0ff0/d .functor NOT 1, L_0x123cb70, C4<0>, C4<0>, C4<0>;
L_0x12d0ff0 .delay 1 (10000,10000,10000) L_0x12d0ff0/d;
L_0x12d1100/d .functor NOT 1, L_0x123ccd0, C4<0>, C4<0>, C4<0>;
L_0x12d1100 .delay 1 (10000,10000,10000) L_0x12d1100/d;
L_0x12d2150/d .functor XOR 1, L_0x123cb70, L_0x123ccd0, C4<0>, C4<0>;
L_0x12d2150 .delay 1 (30000,30000,30000) L_0x12d2150/d;
L_0x2b0ab3d06728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12d2800/d .functor OR 1, L_0x2b0ab3d06728, L_0x2b0ab3d06770, C4<0>, C4<0>;
L_0x12d2800 .delay 1 (30000,30000,30000) L_0x12d2800/d;
L_0x12d2a00/d .functor AND 1, L_0x123cb70, L_0x123ccd0, C4<1>, C4<1>;
L_0x12d2a00 .delay 1 (30000,30000,30000) L_0x12d2a00/d;
L_0x12d2ac0/d .functor NAND 1, L_0x123cb70, L_0x123ccd0, C4<1>, C4<1>;
L_0x12d2ac0 .delay 1 (20000,20000,20000) L_0x12d2ac0/d;
L_0x12d2c20/d .functor XOR 1, L_0x123cb70, L_0x123ccd0, C4<0>, C4<0>;
L_0x12d2c20 .delay 1 (20000,20000,20000) L_0x12d2c20/d;
L_0x12d30d0/d .functor OR 1, L_0x123cb70, L_0x123ccd0, C4<0>, C4<0>;
L_0x12d30d0 .delay 1 (30000,30000,30000) L_0x12d30d0/d;
L_0x123ca70/d .functor NOT 1, L_0x12d6850, C4<0>, C4<0>, C4<0>;
L_0x123ca70 .delay 1 (10000,10000,10000) L_0x123ca70/d;
v0x1146680_0 .net "A", 0 0, L_0x123cb70;  1 drivers
v0x1146740_0 .net "A_", 0 0, L_0x12d0ff0;  1 drivers
v0x1146800_0 .net "B", 0 0, L_0x123ccd0;  1 drivers
v0x11468d0_0 .net "B_", 0 0, L_0x12d1100;  1 drivers
v0x1146970_0 .net *"_s12", 0 0, L_0x12d2800;  1 drivers
v0x1146a60_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06728;  1 drivers
v0x1146b20_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06770;  1 drivers
v0x1146c00_0 .net *"_s18", 0 0, L_0x12d2a00;  1 drivers
v0x1146ce0_0 .net *"_s20", 0 0, L_0x12d2ac0;  1 drivers
v0x1146e50_0 .net *"_s22", 0 0, L_0x12d2c20;  1 drivers
v0x1146f30_0 .net *"_s24", 0 0, L_0x12d30d0;  1 drivers
o0x2b0ab3cd7258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1147010_0 name=_s30
o0x2b0ab3cd7288 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x11470f0_0 name=_s32
v0x11471d0_0 .net *"_s8", 0 0, L_0x12d2150;  1 drivers
v0x11472b0_0 .net "carryin", 0 0, L_0x123cd70;  1 drivers
v0x1147350_0 .net "carryout", 0 0, L_0x123c710;  1 drivers
v0x11473f0_0 .net "carryouts", 7 0, L_0x1355230;  1 drivers
v0x11475a0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1147640_0 .net "result", 0 0, L_0x12d6850;  1 drivers
v0x1147730_0 .net "results", 7 0, L_0x12d2ea0;  1 drivers
v0x1147840_0 .net "zero", 0 0, L_0x123ca70;  1 drivers
LS_0x12d2ea0_0_0 .concat8 [ 1 1 1 1], L_0x12d1620, L_0x12d1c50, L_0x12d2150, L_0x12d2800;
LS_0x12d2ea0_0_4 .concat8 [ 1 1 1 1], L_0x12d2a00, L_0x12d2ac0, L_0x12d2c20, L_0x12d30d0;
L_0x12d2ea0 .concat8 [ 4 4 0 0], LS_0x12d2ea0_0_0, LS_0x12d2ea0_0_4;
LS_0x1355230_0_0 .concat [ 1 1 1 1], L_0x12d18d0, L_0x12d1ff0, o0x2b0ab3cd7258, L_0x12d2650;
LS_0x1355230_0_4 .concat [ 4 0 0 0], o0x2b0ab3cd7288;
L_0x1355230 .concat [ 4 4 0 0], LS_0x1355230_0_0, LS_0x1355230_0_4;
S_0x11381d0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1137f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12d18d0/d .functor OR 1, L_0x12d13b0, L_0x12d1770, C4<0>, C4<0>;
L_0x12d18d0 .delay 1 (30000,30000,30000) L_0x12d18d0/d;
v0x1139000_0 .net "a", 0 0, L_0x123cb70;  alias, 1 drivers
v0x11390c0_0 .net "b", 0 0, L_0x123ccd0;  alias, 1 drivers
v0x1139190_0 .net "c1", 0 0, L_0x12d13b0;  1 drivers
v0x1139290_0 .net "c2", 0 0, L_0x12d1770;  1 drivers
v0x1139360_0 .net "carryin", 0 0, L_0x123cd70;  alias, 1 drivers
v0x1139450_0 .net "carryout", 0 0, L_0x12d18d0;  1 drivers
v0x11394f0_0 .net "s1", 0 0, L_0x12d12f0;  1 drivers
v0x11395e0_0 .net "sum", 0 0, L_0x12d1620;  1 drivers
S_0x1138440 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11381d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12d12f0/d .functor XOR 1, L_0x123cb70, L_0x123ccd0, C4<0>, C4<0>;
L_0x12d12f0 .delay 1 (30000,30000,30000) L_0x12d12f0/d;
L_0x12d13b0/d .functor AND 1, L_0x123cb70, L_0x123ccd0, C4<1>, C4<1>;
L_0x12d13b0 .delay 1 (30000,30000,30000) L_0x12d13b0/d;
v0x11386a0_0 .net "a", 0 0, L_0x123cb70;  alias, 1 drivers
v0x1138780_0 .net "b", 0 0, L_0x123ccd0;  alias, 1 drivers
v0x1138840_0 .net "carryout", 0 0, L_0x12d13b0;  alias, 1 drivers
v0x11388e0_0 .net "sum", 0 0, L_0x12d12f0;  alias, 1 drivers
S_0x1138a20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11381d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12d1620/d .functor XOR 1, L_0x12d12f0, L_0x123cd70, C4<0>, C4<0>;
L_0x12d1620 .delay 1 (30000,30000,30000) L_0x12d1620/d;
L_0x12d1770/d .functor AND 1, L_0x12d12f0, L_0x123cd70, C4<1>, C4<1>;
L_0x12d1770 .delay 1 (30000,30000,30000) L_0x12d1770/d;
v0x1138c80_0 .net "a", 0 0, L_0x12d12f0;  alias, 1 drivers
v0x1138d20_0 .net "b", 0 0, L_0x123cd70;  alias, 1 drivers
v0x1138dc0_0 .net "carryout", 0 0, L_0x12d1770;  alias, 1 drivers
v0x1138e90_0 .net "sum", 0 0, L_0x12d1620;  alias, 1 drivers
S_0x11396b0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1137f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x113eaa0_0 .net "ands", 7 0, L_0x12d8370;  1 drivers
v0x113ebb0_0 .net "in", 7 0, L_0x1355230;  alias, 1 drivers
v0x113ec70_0 .net "out", 0 0, L_0x123c710;  alias, 1 drivers
v0x113ed40_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11398d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11396b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x113c000_0 .net "A", 7 0, L_0x1355230;  alias, 1 drivers
v0x113c100_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x113c1c0_0 .net *"_s0", 0 0, L_0x12d6bb0;  1 drivers
v0x113c280_0 .net *"_s12", 0 0, L_0x12d7520;  1 drivers
v0x113c360_0 .net *"_s16", 0 0, L_0x12d7880;  1 drivers
v0x113c490_0 .net *"_s20", 0 0, L_0x12d7bf0;  1 drivers
v0x113c570_0 .net *"_s24", 0 0, L_0x12d7fe0;  1 drivers
v0x113c650_0 .net *"_s28", 0 0, L_0x12d7f70;  1 drivers
v0x113c730_0 .net *"_s4", 0 0, L_0x12d6ec0;  1 drivers
v0x113c8a0_0 .net *"_s8", 0 0, L_0x12d7210;  1 drivers
v0x113c980_0 .net "out", 7 0, L_0x12d8370;  alias, 1 drivers
L_0x12d6c70 .part L_0x1355230, 0, 1;
L_0x12d6dd0 .part v0x12010b0_0, 0, 1;
L_0x12d6f80 .part L_0x1355230, 1, 1;
L_0x12d7170 .part v0x12010b0_0, 1, 1;
L_0x12d72d0 .part L_0x1355230, 2, 1;
L_0x12d7430 .part v0x12010b0_0, 2, 1;
L_0x12d75e0 .part L_0x1355230, 3, 1;
L_0x12d7740 .part v0x12010b0_0, 3, 1;
L_0x12d7940 .part L_0x1355230, 4, 1;
L_0x12d7aa0 .part v0x12010b0_0, 4, 1;
L_0x12d7c60 .part L_0x1355230, 5, 1;
L_0x12d7ed0 .part v0x12010b0_0, 5, 1;
L_0x12d80a0 .part L_0x1355230, 6, 1;
L_0x12d8200 .part v0x12010b0_0, 6, 1;
LS_0x12d8370_0_0 .concat8 [ 1 1 1 1], L_0x12d6bb0, L_0x12d6ec0, L_0x12d7210, L_0x12d7520;
LS_0x12d8370_0_4 .concat8 [ 1 1 1 1], L_0x12d7880, L_0x12d7bf0, L_0x12d7fe0, L_0x12d7f70;
L_0x12d8370 .concat8 [ 4 4 0 0], LS_0x12d8370_0_0, LS_0x12d8370_0_4;
L_0x12d8730 .part L_0x1355230, 7, 1;
L_0x12d8920 .part v0x12010b0_0, 7, 1;
S_0x1139b30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x1139d40 .param/l "i" 0 4 54, +C4<00>;
L_0x12d6bb0/d .functor AND 1, L_0x12d6c70, L_0x12d6dd0, C4<1>, C4<1>;
L_0x12d6bb0 .delay 1 (30000,30000,30000) L_0x12d6bb0/d;
v0x1139e20_0 .net *"_s0", 0 0, L_0x12d6c70;  1 drivers
v0x1139f00_0 .net *"_s1", 0 0, L_0x12d6dd0;  1 drivers
S_0x1139fe0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113a1f0 .param/l "i" 0 4 54, +C4<01>;
L_0x12d6ec0/d .functor AND 1, L_0x12d6f80, L_0x12d7170, C4<1>, C4<1>;
L_0x12d6ec0 .delay 1 (30000,30000,30000) L_0x12d6ec0/d;
v0x113a2b0_0 .net *"_s0", 0 0, L_0x12d6f80;  1 drivers
v0x113a390_0 .net *"_s1", 0 0, L_0x12d7170;  1 drivers
S_0x113a470 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113a680 .param/l "i" 0 4 54, +C4<010>;
L_0x12d7210/d .functor AND 1, L_0x12d72d0, L_0x12d7430, C4<1>, C4<1>;
L_0x12d7210 .delay 1 (30000,30000,30000) L_0x12d7210/d;
v0x113a720_0 .net *"_s0", 0 0, L_0x12d72d0;  1 drivers
v0x113a800_0 .net *"_s1", 0 0, L_0x12d7430;  1 drivers
S_0x113a8e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113aaf0 .param/l "i" 0 4 54, +C4<011>;
L_0x12d7520/d .functor AND 1, L_0x12d75e0, L_0x12d7740, C4<1>, C4<1>;
L_0x12d7520 .delay 1 (30000,30000,30000) L_0x12d7520/d;
v0x113abb0_0 .net *"_s0", 0 0, L_0x12d75e0;  1 drivers
v0x113ac90_0 .net *"_s1", 0 0, L_0x12d7740;  1 drivers
S_0x113ad70 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113afd0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12d7880/d .functor AND 1, L_0x12d7940, L_0x12d7aa0, C4<1>, C4<1>;
L_0x12d7880 .delay 1 (30000,30000,30000) L_0x12d7880/d;
v0x113b090_0 .net *"_s0", 0 0, L_0x12d7940;  1 drivers
v0x113b170_0 .net *"_s1", 0 0, L_0x12d7aa0;  1 drivers
S_0x113b250 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113b460 .param/l "i" 0 4 54, +C4<0101>;
L_0x12d7bf0/d .functor AND 1, L_0x12d7c60, L_0x12d7ed0, C4<1>, C4<1>;
L_0x12d7bf0 .delay 1 (30000,30000,30000) L_0x12d7bf0/d;
v0x113b520_0 .net *"_s0", 0 0, L_0x12d7c60;  1 drivers
v0x113b600_0 .net *"_s1", 0 0, L_0x12d7ed0;  1 drivers
S_0x113b6e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113b8f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12d7fe0/d .functor AND 1, L_0x12d80a0, L_0x12d8200, C4<1>, C4<1>;
L_0x12d7fe0 .delay 1 (30000,30000,30000) L_0x12d7fe0/d;
v0x113b9b0_0 .net *"_s0", 0 0, L_0x12d80a0;  1 drivers
v0x113ba90_0 .net *"_s1", 0 0, L_0x12d8200;  1 drivers
S_0x113bb70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11398d0;
 .timescale -9 -12;
P_0x113bd80 .param/l "i" 0 4 54, +C4<0111>;
L_0x12d7f70/d .functor AND 1, L_0x12d8730, L_0x12d8920, C4<1>, C4<1>;
L_0x12d7f70 .delay 1 (30000,30000,30000) L_0x12d7f70/d;
v0x113be40_0 .net *"_s0", 0 0, L_0x12d8730;  1 drivers
v0x113bf20_0 .net *"_s1", 0 0, L_0x12d8920;  1 drivers
S_0x113cae0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11396b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x123c710/d .functor OR 1, L_0x123c7d0, L_0x123c980, C4<0>, C4<0>;
L_0x123c710 .delay 1 (30000,30000,30000) L_0x123c710/d;
v0x113e630_0 .net *"_s10", 0 0, L_0x123c7d0;  1 drivers
v0x113e710_0 .net *"_s12", 0 0, L_0x123c980;  1 drivers
v0x113e7f0_0 .net "in", 7 0, L_0x12d8370;  alias, 1 drivers
v0x113e8c0_0 .net "ors", 1 0, L_0x123c530;  1 drivers
v0x113e980_0 .net "out", 0 0, L_0x123c710;  alias, 1 drivers
L_0x123b8d0 .part L_0x12d8370, 0, 4;
L_0x123c530 .concat8 [ 1 1 0 0], L_0x123b5c0, L_0x123c1f0;
L_0x123c670 .part L_0x12d8370, 4, 4;
L_0x123c7d0 .part L_0x123c530, 0, 1;
L_0x123c980 .part L_0x123c530, 1, 1;
S_0x113cca0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x113cae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12d82f0/d .functor OR 1, L_0x123ae40, L_0x123afa0, C4<0>, C4<0>;
L_0x12d82f0 .delay 1 (30000,30000,30000) L_0x12d82f0/d;
L_0x123b1d0/d .functor OR 1, L_0x123b2e0, L_0x123b440, C4<0>, C4<0>;
L_0x123b1d0 .delay 1 (30000,30000,30000) L_0x123b1d0/d;
L_0x123b5c0/d .functor OR 1, L_0x123b630, L_0x123b7e0, C4<0>, C4<0>;
L_0x123b5c0 .delay 1 (30000,30000,30000) L_0x123b5c0/d;
v0x113cef0_0 .net *"_s0", 0 0, L_0x12d82f0;  1 drivers
v0x113cff0_0 .net *"_s10", 0 0, L_0x123b2e0;  1 drivers
v0x113d0d0_0 .net *"_s12", 0 0, L_0x123b440;  1 drivers
v0x113d190_0 .net *"_s14", 0 0, L_0x123b630;  1 drivers
v0x113d270_0 .net *"_s16", 0 0, L_0x123b7e0;  1 drivers
v0x113d3a0_0 .net *"_s3", 0 0, L_0x123ae40;  1 drivers
v0x113d480_0 .net *"_s5", 0 0, L_0x123afa0;  1 drivers
v0x113d560_0 .net *"_s6", 0 0, L_0x123b1d0;  1 drivers
v0x113d640_0 .net "in", 3 0, L_0x123b8d0;  1 drivers
v0x113d7b0_0 .net "ors", 1 0, L_0x123b0e0;  1 drivers
v0x113d890_0 .net "out", 0 0, L_0x123b5c0;  1 drivers
L_0x123ae40 .part L_0x123b8d0, 0, 1;
L_0x123afa0 .part L_0x123b8d0, 1, 1;
L_0x123b0e0 .concat8 [ 1 1 0 0], L_0x12d82f0, L_0x123b1d0;
L_0x123b2e0 .part L_0x123b8d0, 2, 1;
L_0x123b440 .part L_0x123b8d0, 3, 1;
L_0x123b630 .part L_0x123b0e0, 0, 1;
L_0x123b7e0 .part L_0x123b0e0, 1, 1;
S_0x113d9b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x113cae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x123ba00/d .functor OR 1, L_0x123ba70, L_0x123bbd0, C4<0>, C4<0>;
L_0x123ba00 .delay 1 (30000,30000,30000) L_0x123ba00/d;
L_0x123be00/d .functor OR 1, L_0x123bf10, L_0x123c070, C4<0>, C4<0>;
L_0x123be00 .delay 1 (30000,30000,30000) L_0x123be00/d;
L_0x123c1f0/d .functor OR 1, L_0x123c290, L_0x123c440, C4<0>, C4<0>;
L_0x123c1f0 .delay 1 (30000,30000,30000) L_0x123c1f0/d;
v0x113db70_0 .net *"_s0", 0 0, L_0x123ba00;  1 drivers
v0x113dc70_0 .net *"_s10", 0 0, L_0x123bf10;  1 drivers
v0x113dd50_0 .net *"_s12", 0 0, L_0x123c070;  1 drivers
v0x113de10_0 .net *"_s14", 0 0, L_0x123c290;  1 drivers
v0x113def0_0 .net *"_s16", 0 0, L_0x123c440;  1 drivers
v0x113e020_0 .net *"_s3", 0 0, L_0x123ba70;  1 drivers
v0x113e100_0 .net *"_s5", 0 0, L_0x123bbd0;  1 drivers
v0x113e1e0_0 .net *"_s6", 0 0, L_0x123be00;  1 drivers
v0x113e2c0_0 .net "in", 3 0, L_0x123c670;  1 drivers
v0x113e430_0 .net "ors", 1 0, L_0x123bd10;  1 drivers
v0x113e510_0 .net "out", 0 0, L_0x123c1f0;  1 drivers
L_0x123ba70 .part L_0x123c670, 0, 1;
L_0x123bbd0 .part L_0x123c670, 1, 1;
L_0x123bd10 .concat8 [ 1 1 0 0], L_0x123ba00, L_0x123be00;
L_0x123bf10 .part L_0x123c670, 2, 1;
L_0x123c070 .part L_0x123c670, 3, 1;
L_0x123c290 .part L_0x123bd10, 0, 1;
L_0x123c440 .part L_0x123bd10, 1, 1;
S_0x113ee20 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1137f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1144250_0 .net "ands", 7 0, L_0x12d4960;  1 drivers
v0x1144360_0 .net "in", 7 0, L_0x12d2ea0;  alias, 1 drivers
v0x1144420_0 .net "out", 0 0, L_0x12d6850;  alias, 1 drivers
v0x11444f0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x113f070 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x113ee20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11417b0_0 .net "A", 7 0, L_0x12d2ea0;  alias, 1 drivers
v0x11418b0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1141970_0 .net *"_s0", 0 0, L_0x12d3230;  1 drivers
v0x1141a30_0 .net *"_s12", 0 0, L_0x12d3bf0;  1 drivers
v0x1141b10_0 .net *"_s16", 0 0, L_0x12d3f50;  1 drivers
v0x1141c40_0 .net *"_s20", 0 0, L_0x12d4320;  1 drivers
v0x1141d20_0 .net *"_s24", 0 0, L_0x12d4650;  1 drivers
v0x1141e00_0 .net *"_s28", 0 0, L_0x12d45e0;  1 drivers
v0x1141ee0_0 .net *"_s4", 0 0, L_0x12d35d0;  1 drivers
v0x1142050_0 .net *"_s8", 0 0, L_0x12d38e0;  1 drivers
v0x1142130_0 .net "out", 7 0, L_0x12d4960;  alias, 1 drivers
L_0x12d3340 .part L_0x12d2ea0, 0, 1;
L_0x12d3530 .part v0x12010b0_0, 0, 1;
L_0x12d3690 .part L_0x12d2ea0, 1, 1;
L_0x12d37f0 .part v0x12010b0_0, 1, 1;
L_0x12d39a0 .part L_0x12d2ea0, 2, 1;
L_0x12d3b00 .part v0x12010b0_0, 2, 1;
L_0x12d3cb0 .part L_0x12d2ea0, 3, 1;
L_0x12d3e10 .part v0x12010b0_0, 3, 1;
L_0x12d4010 .part L_0x12d2ea0, 4, 1;
L_0x12d4280 .part v0x12010b0_0, 4, 1;
L_0x12d4390 .part L_0x12d2ea0, 5, 1;
L_0x12d44f0 .part v0x12010b0_0, 5, 1;
L_0x12d4710 .part L_0x12d2ea0, 6, 1;
L_0x12d4870 .part v0x12010b0_0, 6, 1;
LS_0x12d4960_0_0 .concat8 [ 1 1 1 1], L_0x12d3230, L_0x12d35d0, L_0x12d38e0, L_0x12d3bf0;
LS_0x12d4960_0_4 .concat8 [ 1 1 1 1], L_0x12d3f50, L_0x12d4320, L_0x12d4650, L_0x12d45e0;
L_0x12d4960 .concat8 [ 4 4 0 0], LS_0x12d4960_0_0, LS_0x12d4960_0_4;
L_0x12d4d20 .part L_0x12d2ea0, 7, 1;
L_0x12d4f10 .part v0x12010b0_0, 7, 1;
S_0x113f2b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x113f4c0 .param/l "i" 0 4 54, +C4<00>;
L_0x12d3230/d .functor AND 1, L_0x12d3340, L_0x12d3530, C4<1>, C4<1>;
L_0x12d3230 .delay 1 (30000,30000,30000) L_0x12d3230/d;
v0x113f5a0_0 .net *"_s0", 0 0, L_0x12d3340;  1 drivers
v0x113f680_0 .net *"_s1", 0 0, L_0x12d3530;  1 drivers
S_0x113f760 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x113f970 .param/l "i" 0 4 54, +C4<01>;
L_0x12d35d0/d .functor AND 1, L_0x12d3690, L_0x12d37f0, C4<1>, C4<1>;
L_0x12d35d0 .delay 1 (30000,30000,30000) L_0x12d35d0/d;
v0x113fa30_0 .net *"_s0", 0 0, L_0x12d3690;  1 drivers
v0x113fb10_0 .net *"_s1", 0 0, L_0x12d37f0;  1 drivers
S_0x113fbf0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x113fe30 .param/l "i" 0 4 54, +C4<010>;
L_0x12d38e0/d .functor AND 1, L_0x12d39a0, L_0x12d3b00, C4<1>, C4<1>;
L_0x12d38e0 .delay 1 (30000,30000,30000) L_0x12d38e0/d;
v0x113fed0_0 .net *"_s0", 0 0, L_0x12d39a0;  1 drivers
v0x113ffb0_0 .net *"_s1", 0 0, L_0x12d3b00;  1 drivers
S_0x1140090 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x11402a0 .param/l "i" 0 4 54, +C4<011>;
L_0x12d3bf0/d .functor AND 1, L_0x12d3cb0, L_0x12d3e10, C4<1>, C4<1>;
L_0x12d3bf0 .delay 1 (30000,30000,30000) L_0x12d3bf0/d;
v0x1140360_0 .net *"_s0", 0 0, L_0x12d3cb0;  1 drivers
v0x1140440_0 .net *"_s1", 0 0, L_0x12d3e10;  1 drivers
S_0x1140520 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x1140780 .param/l "i" 0 4 54, +C4<0100>;
L_0x12d3f50/d .functor AND 1, L_0x12d4010, L_0x12d4280, C4<1>, C4<1>;
L_0x12d3f50 .delay 1 (30000,30000,30000) L_0x12d3f50/d;
v0x1140840_0 .net *"_s0", 0 0, L_0x12d4010;  1 drivers
v0x1140920_0 .net *"_s1", 0 0, L_0x12d4280;  1 drivers
S_0x1140a00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x1140c10 .param/l "i" 0 4 54, +C4<0101>;
L_0x12d4320/d .functor AND 1, L_0x12d4390, L_0x12d44f0, C4<1>, C4<1>;
L_0x12d4320 .delay 1 (30000,30000,30000) L_0x12d4320/d;
v0x1140cd0_0 .net *"_s0", 0 0, L_0x12d4390;  1 drivers
v0x1140db0_0 .net *"_s1", 0 0, L_0x12d44f0;  1 drivers
S_0x1140e90 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x11410a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12d4650/d .functor AND 1, L_0x12d4710, L_0x12d4870, C4<1>, C4<1>;
L_0x12d4650 .delay 1 (30000,30000,30000) L_0x12d4650/d;
v0x1141160_0 .net *"_s0", 0 0, L_0x12d4710;  1 drivers
v0x1141240_0 .net *"_s1", 0 0, L_0x12d4870;  1 drivers
S_0x1141320 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x113f070;
 .timescale -9 -12;
P_0x1141530 .param/l "i" 0 4 54, +C4<0111>;
L_0x12d45e0/d .functor AND 1, L_0x12d4d20, L_0x12d4f10, C4<1>, C4<1>;
L_0x12d45e0 .delay 1 (30000,30000,30000) L_0x12d45e0/d;
v0x11415f0_0 .net *"_s0", 0 0, L_0x12d4d20;  1 drivers
v0x11416d0_0 .net *"_s1", 0 0, L_0x12d4f10;  1 drivers
S_0x1142290 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x113ee20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12d6850/d .functor OR 1, L_0x12d6910, L_0x12d6ac0, C4<0>, C4<0>;
L_0x12d6850 .delay 1 (30000,30000,30000) L_0x12d6850/d;
v0x1143de0_0 .net *"_s10", 0 0, L_0x12d6910;  1 drivers
v0x1143ec0_0 .net *"_s12", 0 0, L_0x12d6ac0;  1 drivers
v0x1143fa0_0 .net "in", 7 0, L_0x12d4960;  alias, 1 drivers
v0x1144070_0 .net "ors", 1 0, L_0x12d6670;  1 drivers
v0x1144130_0 .net "out", 0 0, L_0x12d6850;  alias, 1 drivers
L_0x12d5a40 .part L_0x12d4960, 0, 4;
L_0x12d6670 .concat8 [ 1 1 0 0], L_0x12d5730, L_0x12d6360;
L_0x12d67b0 .part L_0x12d4960, 4, 4;
L_0x12d6910 .part L_0x12d6670, 0, 1;
L_0x12d6ac0 .part L_0x12d6670, 1, 1;
S_0x1142450 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1142290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12c0ff0/d .functor OR 1, L_0x12d4fb0, L_0x12d5110, C4<0>, C4<0>;
L_0x12c0ff0 .delay 1 (30000,30000,30000) L_0x12c0ff0/d;
L_0x12d5340/d .functor OR 1, L_0x12d5450, L_0x12d55b0, C4<0>, C4<0>;
L_0x12d5340 .delay 1 (30000,30000,30000) L_0x12d5340/d;
L_0x12d5730/d .functor OR 1, L_0x12d57a0, L_0x12d5950, C4<0>, C4<0>;
L_0x12d5730 .delay 1 (30000,30000,30000) L_0x12d5730/d;
v0x11426a0_0 .net *"_s0", 0 0, L_0x12c0ff0;  1 drivers
v0x11427a0_0 .net *"_s10", 0 0, L_0x12d5450;  1 drivers
v0x1142880_0 .net *"_s12", 0 0, L_0x12d55b0;  1 drivers
v0x1142940_0 .net *"_s14", 0 0, L_0x12d57a0;  1 drivers
v0x1142a20_0 .net *"_s16", 0 0, L_0x12d5950;  1 drivers
v0x1142b50_0 .net *"_s3", 0 0, L_0x12d4fb0;  1 drivers
v0x1142c30_0 .net *"_s5", 0 0, L_0x12d5110;  1 drivers
v0x1142d10_0 .net *"_s6", 0 0, L_0x12d5340;  1 drivers
v0x1142df0_0 .net "in", 3 0, L_0x12d5a40;  1 drivers
v0x1142f60_0 .net "ors", 1 0, L_0x12d5250;  1 drivers
v0x1143040_0 .net "out", 0 0, L_0x12d5730;  1 drivers
L_0x12d4fb0 .part L_0x12d5a40, 0, 1;
L_0x12d5110 .part L_0x12d5a40, 1, 1;
L_0x12d5250 .concat8 [ 1 1 0 0], L_0x12c0ff0, L_0x12d5340;
L_0x12d5450 .part L_0x12d5a40, 2, 1;
L_0x12d55b0 .part L_0x12d5a40, 3, 1;
L_0x12d57a0 .part L_0x12d5250, 0, 1;
L_0x12d5950 .part L_0x12d5250, 1, 1;
S_0x1143160 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1142290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12d5b70/d .functor OR 1, L_0x12d5be0, L_0x12d5d40, C4<0>, C4<0>;
L_0x12d5b70 .delay 1 (30000,30000,30000) L_0x12d5b70/d;
L_0x12d5f70/d .functor OR 1, L_0x12d6080, L_0x12d61e0, C4<0>, C4<0>;
L_0x12d5f70 .delay 1 (30000,30000,30000) L_0x12d5f70/d;
L_0x12d6360/d .functor OR 1, L_0x12d63d0, L_0x12d6580, C4<0>, C4<0>;
L_0x12d6360 .delay 1 (30000,30000,30000) L_0x12d6360/d;
v0x1143320_0 .net *"_s0", 0 0, L_0x12d5b70;  1 drivers
v0x1143420_0 .net *"_s10", 0 0, L_0x12d6080;  1 drivers
v0x1143500_0 .net *"_s12", 0 0, L_0x12d61e0;  1 drivers
v0x11435c0_0 .net *"_s14", 0 0, L_0x12d63d0;  1 drivers
v0x11436a0_0 .net *"_s16", 0 0, L_0x12d6580;  1 drivers
v0x11437d0_0 .net *"_s3", 0 0, L_0x12d5be0;  1 drivers
v0x11438b0_0 .net *"_s5", 0 0, L_0x12d5d40;  1 drivers
v0x1143990_0 .net *"_s6", 0 0, L_0x12d5f70;  1 drivers
v0x1143a70_0 .net "in", 3 0, L_0x12d67b0;  1 drivers
v0x1143be0_0 .net "ors", 1 0, L_0x12d5e80;  1 drivers
v0x1143cc0_0 .net "out", 0 0, L_0x12d6360;  1 drivers
L_0x12d5be0 .part L_0x12d67b0, 0, 1;
L_0x12d5d40 .part L_0x12d67b0, 1, 1;
L_0x12d5e80 .concat8 [ 1 1 0 0], L_0x12d5b70, L_0x12d5f70;
L_0x12d6080 .part L_0x12d67b0, 2, 1;
L_0x12d61e0 .part L_0x12d67b0, 3, 1;
L_0x12d63d0 .part L_0x12d5e80, 0, 1;
L_0x12d6580 .part L_0x12d5e80, 1, 1;
S_0x11445d0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1137f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12d2210/d .functor XNOR 1, L_0x123cb70, L_0x123ccd0, C4<0>, C4<0>;
L_0x12d2210 .delay 1 (20000,20000,20000) L_0x12d2210/d;
L_0x12d2480/d .functor AND 1, L_0x123cb70, L_0x12d1100, C4<1>, C4<1>;
L_0x12d2480 .delay 1 (30000,30000,30000) L_0x12d2480/d;
L_0x12d24f0/d .functor AND 1, L_0x12d2210, L_0x123cd70, C4<1>, C4<1>;
L_0x12d24f0 .delay 1 (30000,30000,30000) L_0x12d24f0/d;
L_0x12d2650/d .functor OR 1, L_0x12d24f0, L_0x12d2480, C4<0>, C4<0>;
L_0x12d2650 .delay 1 (30000,30000,30000) L_0x12d2650/d;
v0x1144880_0 .net "a", 0 0, L_0x123cb70;  alias, 1 drivers
v0x1144970_0 .net "a_", 0 0, L_0x12d0ff0;  alias, 1 drivers
v0x1144a30_0 .net "b", 0 0, L_0x123ccd0;  alias, 1 drivers
v0x1144b20_0 .net "b_", 0 0, L_0x12d1100;  alias, 1 drivers
v0x1144bc0_0 .net "carryin", 0 0, L_0x123cd70;  alias, 1 drivers
v0x1144d00_0 .net "eq", 0 0, L_0x12d2210;  1 drivers
v0x1144dc0_0 .net "lt", 0 0, L_0x12d2480;  1 drivers
v0x1144e80_0 .net "out", 0 0, L_0x12d2650;  1 drivers
v0x1144f40_0 .net "w0", 0 0, L_0x12d24f0;  1 drivers
S_0x1145190 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1137f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12d1ff0/d .functor OR 1, L_0x12d1af0, L_0x11463f0, C4<0>, C4<0>;
L_0x12d1ff0 .delay 1 (30000,30000,30000) L_0x12d1ff0/d;
v0x1145f80_0 .net "a", 0 0, L_0x123cb70;  alias, 1 drivers
v0x11460d0_0 .net "b", 0 0, L_0x12d1100;  alias, 1 drivers
v0x1146190_0 .net "c1", 0 0, L_0x12d1af0;  1 drivers
v0x1146230_0 .net "c2", 0 0, L_0x11463f0;  1 drivers
v0x1146300_0 .net "carryin", 0 0, L_0x123cd70;  alias, 1 drivers
v0x1146480_0 .net "carryout", 0 0, L_0x12d1ff0;  1 drivers
v0x1146520_0 .net "s1", 0 0, L_0x12d1a30;  1 drivers
v0x11465c0_0 .net "sum", 0 0, L_0x12d1c50;  1 drivers
S_0x11453e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1145190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12d1a30/d .functor XOR 1, L_0x123cb70, L_0x12d1100, C4<0>, C4<0>;
L_0x12d1a30 .delay 1 (30000,30000,30000) L_0x12d1a30/d;
L_0x12d1af0/d .functor AND 1, L_0x123cb70, L_0x12d1100, C4<1>, C4<1>;
L_0x12d1af0 .delay 1 (30000,30000,30000) L_0x12d1af0/d;
v0x1145640_0 .net "a", 0 0, L_0x123cb70;  alias, 1 drivers
v0x1145700_0 .net "b", 0 0, L_0x12d1100;  alias, 1 drivers
v0x11457c0_0 .net "carryout", 0 0, L_0x12d1af0;  alias, 1 drivers
v0x1145860_0 .net "sum", 0 0, L_0x12d1a30;  alias, 1 drivers
S_0x1145990 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1145190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12d1c50/d .functor XOR 1, L_0x12d1a30, L_0x123cd70, C4<0>, C4<0>;
L_0x12d1c50 .delay 1 (30000,30000,30000) L_0x12d1c50/d;
L_0x11463f0/d .functor AND 1, L_0x12d1a30, L_0x123cd70, C4<1>, C4<1>;
L_0x11463f0 .delay 1 (30000,30000,30000) L_0x11463f0/d;
v0x1145bf0_0 .net "a", 0 0, L_0x12d1a30;  alias, 1 drivers
v0x1145cc0_0 .net "b", 0 0, L_0x123cd70;  alias, 1 drivers
v0x1145d60_0 .net "carryout", 0 0, L_0x11463f0;  alias, 1 drivers
v0x1145e30_0 .net "sum", 0 0, L_0x12d1c50;  alias, 1 drivers
S_0x11479e0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1137c80;
 .timescale -9 -12;
L_0x2b0ab3d067b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x123cc10/d .functor OR 1, L_0x2b0ab3d067b8, L_0x2b0ab3d06800, C4<0>, C4<0>;
L_0x123cc10 .delay 1 (30000,30000,30000) L_0x123cc10/d;
v0x1147bd0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d067b8;  1 drivers
v0x1147cb0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06800;  1 drivers
S_0x1147d90 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1147fa0 .param/l "i" 0 3 41, +C4<010110>;
S_0x1148060 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1147d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12d0e90/d .functor NOT 1, L_0x12e6510, C4<0>, C4<0>, C4<0>;
L_0x12d0e90 .delay 1 (10000,10000,10000) L_0x12d0e90/d;
L_0x12dcc90/d .functor NOT 1, L_0x12e6670, C4<0>, C4<0>, C4<0>;
L_0x12dcc90 .delay 1 (10000,10000,10000) L_0x12dcc90/d;
L_0x12ddc90/d .functor XOR 1, L_0x12e6510, L_0x12e6670, C4<0>, C4<0>;
L_0x12ddc90 .delay 1 (30000,30000,30000) L_0x12ddc90/d;
L_0x2b0ab3d06848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12de340/d .functor OR 1, L_0x2b0ab3d06848, L_0x2b0ab3d06890, C4<0>, C4<0>;
L_0x12de340 .delay 1 (30000,30000,30000) L_0x12de340/d;
L_0x12de540/d .functor AND 1, L_0x12e6510, L_0x12e6670, C4<1>, C4<1>;
L_0x12de540 .delay 1 (30000,30000,30000) L_0x12de540/d;
L_0x12de600/d .functor NAND 1, L_0x12e6510, L_0x12e6670, C4<1>, C4<1>;
L_0x12de600 .delay 1 (20000,20000,20000) L_0x12de600/d;
L_0x12de760/d .functor XOR 1, L_0x12e6510, L_0x12e6670, C4<0>, C4<0>;
L_0x12de760 .delay 1 (20000,20000,20000) L_0x12de760/d;
L_0x12dec10/d .functor OR 1, L_0x12e6510, L_0x12e6670, C4<0>, C4<0>;
L_0x12dec10 .delay 1 (30000,30000,30000) L_0x12dec10/d;
L_0x12e6410/d .functor NOT 1, L_0x12e25b0, C4<0>, C4<0>, C4<0>;
L_0x12e6410 .delay 1 (10000,10000,10000) L_0x12e6410/d;
v0x1156790_0 .net "A", 0 0, L_0x12e6510;  1 drivers
v0x1156850_0 .net "A_", 0 0, L_0x12d0e90;  1 drivers
v0x1156910_0 .net "B", 0 0, L_0x12e6670;  1 drivers
v0x11569e0_0 .net "B_", 0 0, L_0x12dcc90;  1 drivers
v0x1156a80_0 .net *"_s12", 0 0, L_0x12de340;  1 drivers
v0x1156b70_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06848;  1 drivers
v0x1156c30_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06890;  1 drivers
v0x1156d10_0 .net *"_s18", 0 0, L_0x12de540;  1 drivers
v0x1156df0_0 .net *"_s20", 0 0, L_0x12de600;  1 drivers
v0x1156f60_0 .net *"_s22", 0 0, L_0x12de760;  1 drivers
v0x1157040_0 .net *"_s24", 0 0, L_0x12dec10;  1 drivers
o0x2b0ab3cd97a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1157120_0 name=_s30
o0x2b0ab3cd97d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1157200_0 name=_s32
v0x11572e0_0 .net *"_s8", 0 0, L_0x12ddc90;  1 drivers
v0x11573c0_0 .net "carryin", 0 0, L_0x12dca20;  1 drivers
v0x1157460_0 .net "carryout", 0 0, L_0x12e60b0;  1 drivers
v0x1157500_0 .net "carryouts", 7 0, L_0x1355400;  1 drivers
v0x11576b0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1157750_0 .net "result", 0 0, L_0x12e25b0;  1 drivers
v0x1157840_0 .net "results", 7 0, L_0x12de9e0;  1 drivers
v0x1157950_0 .net "zero", 0 0, L_0x12e6410;  1 drivers
LS_0x12de9e0_0_0 .concat8 [ 1 1 1 1], L_0x12dd1b0, L_0x12dd7e0, L_0x12ddc90, L_0x12de340;
LS_0x12de9e0_0_4 .concat8 [ 1 1 1 1], L_0x12de540, L_0x12de600, L_0x12de760, L_0x12dec10;
L_0x12de9e0 .concat8 [ 4 4 0 0], LS_0x12de9e0_0_0, LS_0x12de9e0_0_4;
LS_0x1355400_0_0 .concat [ 1 1 1 1], L_0x12dd460, L_0x12ddb30, o0x2b0ab3cd97a8, L_0x12de190;
LS_0x1355400_0_4 .concat [ 4 0 0 0], o0x2b0ab3cd97d8;
L_0x1355400 .concat [ 4 4 0 0], LS_0x1355400_0_0, LS_0x1355400_0_4;
S_0x11482e0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1148060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12dd460/d .functor OR 1, L_0x12dcf40, L_0x12dd300, C4<0>, C4<0>;
L_0x12dd460 .delay 1 (30000,30000,30000) L_0x12dd460/d;
v0x1149110_0 .net "a", 0 0, L_0x12e6510;  alias, 1 drivers
v0x11491d0_0 .net "b", 0 0, L_0x12e6670;  alias, 1 drivers
v0x11492a0_0 .net "c1", 0 0, L_0x12dcf40;  1 drivers
v0x11493a0_0 .net "c2", 0 0, L_0x12dd300;  1 drivers
v0x1149470_0 .net "carryin", 0 0, L_0x12dca20;  alias, 1 drivers
v0x1149560_0 .net "carryout", 0 0, L_0x12dd460;  1 drivers
v0x1149600_0 .net "s1", 0 0, L_0x12dce80;  1 drivers
v0x11496f0_0 .net "sum", 0 0, L_0x12dd1b0;  1 drivers
S_0x1148550 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11482e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12dce80/d .functor XOR 1, L_0x12e6510, L_0x12e6670, C4<0>, C4<0>;
L_0x12dce80 .delay 1 (30000,30000,30000) L_0x12dce80/d;
L_0x12dcf40/d .functor AND 1, L_0x12e6510, L_0x12e6670, C4<1>, C4<1>;
L_0x12dcf40 .delay 1 (30000,30000,30000) L_0x12dcf40/d;
v0x11487b0_0 .net "a", 0 0, L_0x12e6510;  alias, 1 drivers
v0x1148890_0 .net "b", 0 0, L_0x12e6670;  alias, 1 drivers
v0x1148950_0 .net "carryout", 0 0, L_0x12dcf40;  alias, 1 drivers
v0x11489f0_0 .net "sum", 0 0, L_0x12dce80;  alias, 1 drivers
S_0x1148b30 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11482e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12dd1b0/d .functor XOR 1, L_0x12dce80, L_0x12dca20, C4<0>, C4<0>;
L_0x12dd1b0 .delay 1 (30000,30000,30000) L_0x12dd1b0/d;
L_0x12dd300/d .functor AND 1, L_0x12dce80, L_0x12dca20, C4<1>, C4<1>;
L_0x12dd300 .delay 1 (30000,30000,30000) L_0x12dd300/d;
v0x1148d90_0 .net "a", 0 0, L_0x12dce80;  alias, 1 drivers
v0x1148e30_0 .net "b", 0 0, L_0x12dca20;  alias, 1 drivers
v0x1148ed0_0 .net "carryout", 0 0, L_0x12dd300;  alias, 1 drivers
v0x1148fa0_0 .net "sum", 0 0, L_0x12dd1b0;  alias, 1 drivers
S_0x11497c0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1148060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x114ebb0_0 .net "ands", 7 0, L_0x12e40b0;  1 drivers
v0x114ecc0_0 .net "in", 7 0, L_0x1355400;  alias, 1 drivers
v0x114ed80_0 .net "out", 0 0, L_0x12e60b0;  alias, 1 drivers
v0x114ee50_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11499e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11497c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x114c110_0 .net "A", 7 0, L_0x1355400;  alias, 1 drivers
v0x114c210_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x114c2d0_0 .net *"_s0", 0 0, L_0x12e2910;  1 drivers
v0x114c390_0 .net *"_s12", 0 0, L_0x12e32e0;  1 drivers
v0x114c470_0 .net *"_s16", 0 0, L_0x12e3640;  1 drivers
v0x114c5a0_0 .net *"_s20", 0 0, L_0x12e3980;  1 drivers
v0x114c680_0 .net *"_s24", 0 0, L_0x12e3da0;  1 drivers
v0x114c760_0 .net *"_s28", 0 0, L_0x12e3d30;  1 drivers
v0x114c840_0 .net *"_s4", 0 0, L_0x12e2c20;  1 drivers
v0x114c9b0_0 .net *"_s8", 0 0, L_0x12e2f70;  1 drivers
v0x114ca90_0 .net "out", 7 0, L_0x12e40b0;  alias, 1 drivers
L_0x12e29d0 .part L_0x1355400, 0, 1;
L_0x12e2b30 .part v0x12010b0_0, 0, 1;
L_0x12e2ce0 .part L_0x1355400, 1, 1;
L_0x12e2ed0 .part v0x12010b0_0, 1, 1;
L_0x12e3090 .part L_0x1355400, 2, 1;
L_0x12e31f0 .part v0x12010b0_0, 2, 1;
L_0x12e33a0 .part L_0x1355400, 3, 1;
L_0x12e3500 .part v0x12010b0_0, 3, 1;
L_0x12e3730 .part L_0x1355400, 4, 1;
L_0x12e3890 .part v0x12010b0_0, 4, 1;
L_0x12e3a20 .part L_0x1355400, 5, 1;
L_0x12e3c90 .part v0x12010b0_0, 5, 1;
L_0x12e3e60 .part L_0x1355400, 6, 1;
L_0x12e3fc0 .part v0x12010b0_0, 6, 1;
LS_0x12e40b0_0_0 .concat8 [ 1 1 1 1], L_0x12e2910, L_0x12e2c20, L_0x12e2f70, L_0x12e32e0;
LS_0x12e40b0_0_4 .concat8 [ 1 1 1 1], L_0x12e3640, L_0x12e3980, L_0x12e3da0, L_0x12e3d30;
L_0x12e40b0 .concat8 [ 4 4 0 0], LS_0x12e40b0_0_0, LS_0x12e40b0_0_4;
L_0x12e4470 .part L_0x1355400, 7, 1;
L_0x12e4660 .part v0x12010b0_0, 7, 1;
S_0x1149c40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x1149e50 .param/l "i" 0 4 54, +C4<00>;
L_0x12e2910/d .functor AND 1, L_0x12e29d0, L_0x12e2b30, C4<1>, C4<1>;
L_0x12e2910 .delay 1 (30000,30000,30000) L_0x12e2910/d;
v0x1149f30_0 .net *"_s0", 0 0, L_0x12e29d0;  1 drivers
v0x114a010_0 .net *"_s1", 0 0, L_0x12e2b30;  1 drivers
S_0x114a0f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114a300 .param/l "i" 0 4 54, +C4<01>;
L_0x12e2c20/d .functor AND 1, L_0x12e2ce0, L_0x12e2ed0, C4<1>, C4<1>;
L_0x12e2c20 .delay 1 (30000,30000,30000) L_0x12e2c20/d;
v0x114a3c0_0 .net *"_s0", 0 0, L_0x12e2ce0;  1 drivers
v0x114a4a0_0 .net *"_s1", 0 0, L_0x12e2ed0;  1 drivers
S_0x114a580 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114a790 .param/l "i" 0 4 54, +C4<010>;
L_0x12e2f70/d .functor AND 1, L_0x12e3090, L_0x12e31f0, C4<1>, C4<1>;
L_0x12e2f70 .delay 1 (30000,30000,30000) L_0x12e2f70/d;
v0x114a830_0 .net *"_s0", 0 0, L_0x12e3090;  1 drivers
v0x114a910_0 .net *"_s1", 0 0, L_0x12e31f0;  1 drivers
S_0x114a9f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114ac00 .param/l "i" 0 4 54, +C4<011>;
L_0x12e32e0/d .functor AND 1, L_0x12e33a0, L_0x12e3500, C4<1>, C4<1>;
L_0x12e32e0 .delay 1 (30000,30000,30000) L_0x12e32e0/d;
v0x114acc0_0 .net *"_s0", 0 0, L_0x12e33a0;  1 drivers
v0x114ada0_0 .net *"_s1", 0 0, L_0x12e3500;  1 drivers
S_0x114ae80 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114b0e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12e3640/d .functor AND 1, L_0x12e3730, L_0x12e3890, C4<1>, C4<1>;
L_0x12e3640 .delay 1 (30000,30000,30000) L_0x12e3640/d;
v0x114b1a0_0 .net *"_s0", 0 0, L_0x12e3730;  1 drivers
v0x114b280_0 .net *"_s1", 0 0, L_0x12e3890;  1 drivers
S_0x114b360 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114b570 .param/l "i" 0 4 54, +C4<0101>;
L_0x12e3980/d .functor AND 1, L_0x12e3a20, L_0x12e3c90, C4<1>, C4<1>;
L_0x12e3980 .delay 1 (30000,30000,30000) L_0x12e3980/d;
v0x114b630_0 .net *"_s0", 0 0, L_0x12e3a20;  1 drivers
v0x114b710_0 .net *"_s1", 0 0, L_0x12e3c90;  1 drivers
S_0x114b7f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114ba00 .param/l "i" 0 4 54, +C4<0110>;
L_0x12e3da0/d .functor AND 1, L_0x12e3e60, L_0x12e3fc0, C4<1>, C4<1>;
L_0x12e3da0 .delay 1 (30000,30000,30000) L_0x12e3da0/d;
v0x114bac0_0 .net *"_s0", 0 0, L_0x12e3e60;  1 drivers
v0x114bba0_0 .net *"_s1", 0 0, L_0x12e3fc0;  1 drivers
S_0x114bc80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11499e0;
 .timescale -9 -12;
P_0x114be90 .param/l "i" 0 4 54, +C4<0111>;
L_0x12e3d30/d .functor AND 1, L_0x12e4470, L_0x12e4660, C4<1>, C4<1>;
L_0x12e3d30 .delay 1 (30000,30000,30000) L_0x12e3d30/d;
v0x114bf50_0 .net *"_s0", 0 0, L_0x12e4470;  1 drivers
v0x114c030_0 .net *"_s1", 0 0, L_0x12e4660;  1 drivers
S_0x114cbf0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11497c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12e60b0/d .functor OR 1, L_0x12e6170, L_0x12e6320, C4<0>, C4<0>;
L_0x12e60b0 .delay 1 (30000,30000,30000) L_0x12e60b0/d;
v0x114e740_0 .net *"_s10", 0 0, L_0x12e6170;  1 drivers
v0x114e820_0 .net *"_s12", 0 0, L_0x12e6320;  1 drivers
v0x114e900_0 .net "in", 7 0, L_0x12e40b0;  alias, 1 drivers
v0x114e9d0_0 .net "ors", 1 0, L_0x12e5ed0;  1 drivers
v0x114ea90_0 .net "out", 0 0, L_0x12e60b0;  alias, 1 drivers
L_0x12e52a0 .part L_0x12e40b0, 0, 4;
L_0x12e5ed0 .concat8 [ 1 1 0 0], L_0x12e4f90, L_0x12e5bc0;
L_0x12e6010 .part L_0x12e40b0, 4, 4;
L_0x12e6170 .part L_0x12e5ed0, 0, 1;
L_0x12e6320 .part L_0x12e5ed0, 1, 1;
S_0x114cdb0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x114cbf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12e4750/d .functor OR 1, L_0x12e4810, L_0x12e4970, C4<0>, C4<0>;
L_0x12e4750 .delay 1 (30000,30000,30000) L_0x12e4750/d;
L_0x12e4ba0/d .functor OR 1, L_0x12e4cb0, L_0x12e4e10, C4<0>, C4<0>;
L_0x12e4ba0 .delay 1 (30000,30000,30000) L_0x12e4ba0/d;
L_0x12e4f90/d .functor OR 1, L_0x12e5000, L_0x12e51b0, C4<0>, C4<0>;
L_0x12e4f90 .delay 1 (30000,30000,30000) L_0x12e4f90/d;
v0x114d000_0 .net *"_s0", 0 0, L_0x12e4750;  1 drivers
v0x114d100_0 .net *"_s10", 0 0, L_0x12e4cb0;  1 drivers
v0x114d1e0_0 .net *"_s12", 0 0, L_0x12e4e10;  1 drivers
v0x114d2a0_0 .net *"_s14", 0 0, L_0x12e5000;  1 drivers
v0x114d380_0 .net *"_s16", 0 0, L_0x12e51b0;  1 drivers
v0x114d4b0_0 .net *"_s3", 0 0, L_0x12e4810;  1 drivers
v0x114d590_0 .net *"_s5", 0 0, L_0x12e4970;  1 drivers
v0x114d670_0 .net *"_s6", 0 0, L_0x12e4ba0;  1 drivers
v0x114d750_0 .net "in", 3 0, L_0x12e52a0;  1 drivers
v0x114d8c0_0 .net "ors", 1 0, L_0x12e4ab0;  1 drivers
v0x114d9a0_0 .net "out", 0 0, L_0x12e4f90;  1 drivers
L_0x12e4810 .part L_0x12e52a0, 0, 1;
L_0x12e4970 .part L_0x12e52a0, 1, 1;
L_0x12e4ab0 .concat8 [ 1 1 0 0], L_0x12e4750, L_0x12e4ba0;
L_0x12e4cb0 .part L_0x12e52a0, 2, 1;
L_0x12e4e10 .part L_0x12e52a0, 3, 1;
L_0x12e5000 .part L_0x12e4ab0, 0, 1;
L_0x12e51b0 .part L_0x12e4ab0, 1, 1;
S_0x114dac0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x114cbf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12e53d0/d .functor OR 1, L_0x12e5440, L_0x12e55a0, C4<0>, C4<0>;
L_0x12e53d0 .delay 1 (30000,30000,30000) L_0x12e53d0/d;
L_0x12e57d0/d .functor OR 1, L_0x12e58e0, L_0x12e5a40, C4<0>, C4<0>;
L_0x12e57d0 .delay 1 (30000,30000,30000) L_0x12e57d0/d;
L_0x12e5bc0/d .functor OR 1, L_0x12e5c30, L_0x12e5de0, C4<0>, C4<0>;
L_0x12e5bc0 .delay 1 (30000,30000,30000) L_0x12e5bc0/d;
v0x114dc80_0 .net *"_s0", 0 0, L_0x12e53d0;  1 drivers
v0x114dd80_0 .net *"_s10", 0 0, L_0x12e58e0;  1 drivers
v0x114de60_0 .net *"_s12", 0 0, L_0x12e5a40;  1 drivers
v0x114df20_0 .net *"_s14", 0 0, L_0x12e5c30;  1 drivers
v0x114e000_0 .net *"_s16", 0 0, L_0x12e5de0;  1 drivers
v0x114e130_0 .net *"_s3", 0 0, L_0x12e5440;  1 drivers
v0x114e210_0 .net *"_s5", 0 0, L_0x12e55a0;  1 drivers
v0x114e2f0_0 .net *"_s6", 0 0, L_0x12e57d0;  1 drivers
v0x114e3d0_0 .net "in", 3 0, L_0x12e6010;  1 drivers
v0x114e540_0 .net "ors", 1 0, L_0x12e56e0;  1 drivers
v0x114e620_0 .net "out", 0 0, L_0x12e5bc0;  1 drivers
L_0x12e5440 .part L_0x12e6010, 0, 1;
L_0x12e55a0 .part L_0x12e6010, 1, 1;
L_0x12e56e0 .concat8 [ 1 1 0 0], L_0x12e53d0, L_0x12e57d0;
L_0x12e58e0 .part L_0x12e6010, 2, 1;
L_0x12e5a40 .part L_0x12e6010, 3, 1;
L_0x12e5c30 .part L_0x12e56e0, 0, 1;
L_0x12e5de0 .part L_0x12e56e0, 1, 1;
S_0x114ef30 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1148060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1154360_0 .net "ands", 7 0, L_0x12e0580;  1 drivers
v0x1154470_0 .net "in", 7 0, L_0x12de9e0;  alias, 1 drivers
v0x1154530_0 .net "out", 0 0, L_0x12e25b0;  alias, 1 drivers
v0x1154600_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x114f180 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x114ef30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11518c0_0 .net "A", 7 0, L_0x12de9e0;  alias, 1 drivers
v0x11519c0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1151a80_0 .net *"_s0", 0 0, L_0x12ded70;  1 drivers
v0x1151b40_0 .net *"_s12", 0 0, L_0x12df730;  1 drivers
v0x1151c20_0 .net *"_s16", 0 0, L_0x12dfa90;  1 drivers
v0x1151d50_0 .net *"_s20", 0 0, L_0x12dfec0;  1 drivers
v0x1151e30_0 .net *"_s24", 0 0, L_0x12e01f0;  1 drivers
v0x1151f10_0 .net *"_s28", 0 0, L_0x12e0180;  1 drivers
v0x1151ff0_0 .net *"_s4", 0 0, L_0x12df110;  1 drivers
v0x1152160_0 .net *"_s8", 0 0, L_0x12df420;  1 drivers
v0x1152240_0 .net "out", 7 0, L_0x12e0580;  alias, 1 drivers
L_0x12dee80 .part L_0x12de9e0, 0, 1;
L_0x12df070 .part v0x12010b0_0, 0, 1;
L_0x12df1d0 .part L_0x12de9e0, 1, 1;
L_0x12df330 .part v0x12010b0_0, 1, 1;
L_0x12df4e0 .part L_0x12de9e0, 2, 1;
L_0x12df640 .part v0x12010b0_0, 2, 1;
L_0x12df7f0 .part L_0x12de9e0, 3, 1;
L_0x12df950 .part v0x12010b0_0, 3, 1;
L_0x12dfb50 .part L_0x12de9e0, 4, 1;
L_0x12dfdc0 .part v0x12010b0_0, 4, 1;
L_0x12dff30 .part L_0x12de9e0, 5, 1;
L_0x12e0090 .part v0x12010b0_0, 5, 1;
L_0x12e02b0 .part L_0x12de9e0, 6, 1;
L_0x12e0410 .part v0x12010b0_0, 6, 1;
LS_0x12e0580_0_0 .concat8 [ 1 1 1 1], L_0x12ded70, L_0x12df110, L_0x12df420, L_0x12df730;
LS_0x12e0580_0_4 .concat8 [ 1 1 1 1], L_0x12dfa90, L_0x12dfec0, L_0x12e01f0, L_0x12e0180;
L_0x12e0580 .concat8 [ 4 4 0 0], LS_0x12e0580_0_0, LS_0x12e0580_0_4;
L_0x12e0940 .part L_0x12de9e0, 7, 1;
L_0x12e0b30 .part v0x12010b0_0, 7, 1;
S_0x114f3c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x114f5d0 .param/l "i" 0 4 54, +C4<00>;
L_0x12ded70/d .functor AND 1, L_0x12dee80, L_0x12df070, C4<1>, C4<1>;
L_0x12ded70 .delay 1 (30000,30000,30000) L_0x12ded70/d;
v0x114f6b0_0 .net *"_s0", 0 0, L_0x12dee80;  1 drivers
v0x114f790_0 .net *"_s1", 0 0, L_0x12df070;  1 drivers
S_0x114f870 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x114fa80 .param/l "i" 0 4 54, +C4<01>;
L_0x12df110/d .functor AND 1, L_0x12df1d0, L_0x12df330, C4<1>, C4<1>;
L_0x12df110 .delay 1 (30000,30000,30000) L_0x12df110/d;
v0x114fb40_0 .net *"_s0", 0 0, L_0x12df1d0;  1 drivers
v0x114fc20_0 .net *"_s1", 0 0, L_0x12df330;  1 drivers
S_0x114fd00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x114ff40 .param/l "i" 0 4 54, +C4<010>;
L_0x12df420/d .functor AND 1, L_0x12df4e0, L_0x12df640, C4<1>, C4<1>;
L_0x12df420 .delay 1 (30000,30000,30000) L_0x12df420/d;
v0x114ffe0_0 .net *"_s0", 0 0, L_0x12df4e0;  1 drivers
v0x11500c0_0 .net *"_s1", 0 0, L_0x12df640;  1 drivers
S_0x11501a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x11503b0 .param/l "i" 0 4 54, +C4<011>;
L_0x12df730/d .functor AND 1, L_0x12df7f0, L_0x12df950, C4<1>, C4<1>;
L_0x12df730 .delay 1 (30000,30000,30000) L_0x12df730/d;
v0x1150470_0 .net *"_s0", 0 0, L_0x12df7f0;  1 drivers
v0x1150550_0 .net *"_s1", 0 0, L_0x12df950;  1 drivers
S_0x1150630 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x1150890 .param/l "i" 0 4 54, +C4<0100>;
L_0x12dfa90/d .functor AND 1, L_0x12dfb50, L_0x12dfdc0, C4<1>, C4<1>;
L_0x12dfa90 .delay 1 (30000,30000,30000) L_0x12dfa90/d;
v0x1150950_0 .net *"_s0", 0 0, L_0x12dfb50;  1 drivers
v0x1150a30_0 .net *"_s1", 0 0, L_0x12dfdc0;  1 drivers
S_0x1150b10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x1150d20 .param/l "i" 0 4 54, +C4<0101>;
L_0x12dfec0/d .functor AND 1, L_0x12dff30, L_0x12e0090, C4<1>, C4<1>;
L_0x12dfec0 .delay 1 (30000,30000,30000) L_0x12dfec0/d;
v0x1150de0_0 .net *"_s0", 0 0, L_0x12dff30;  1 drivers
v0x1150ec0_0 .net *"_s1", 0 0, L_0x12e0090;  1 drivers
S_0x1150fa0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x11511b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12e01f0/d .functor AND 1, L_0x12e02b0, L_0x12e0410, C4<1>, C4<1>;
L_0x12e01f0 .delay 1 (30000,30000,30000) L_0x12e01f0/d;
v0x1151270_0 .net *"_s0", 0 0, L_0x12e02b0;  1 drivers
v0x1151350_0 .net *"_s1", 0 0, L_0x12e0410;  1 drivers
S_0x1151430 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x114f180;
 .timescale -9 -12;
P_0x1151640 .param/l "i" 0 4 54, +C4<0111>;
L_0x12e0180/d .functor AND 1, L_0x12e0940, L_0x12e0b30, C4<1>, C4<1>;
L_0x12e0180 .delay 1 (30000,30000,30000) L_0x12e0180/d;
v0x1151700_0 .net *"_s0", 0 0, L_0x12e0940;  1 drivers
v0x11517e0_0 .net *"_s1", 0 0, L_0x12e0b30;  1 drivers
S_0x11523a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x114ef30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12e25b0/d .functor OR 1, L_0x12e2670, L_0x12e2820, C4<0>, C4<0>;
L_0x12e25b0 .delay 1 (30000,30000,30000) L_0x12e25b0/d;
v0x1153ef0_0 .net *"_s10", 0 0, L_0x12e2670;  1 drivers
v0x1153fd0_0 .net *"_s12", 0 0, L_0x12e2820;  1 drivers
v0x11540b0_0 .net "in", 7 0, L_0x12e0580;  alias, 1 drivers
v0x1154180_0 .net "ors", 1 0, L_0x12e23d0;  1 drivers
v0x1154240_0 .net "out", 0 0, L_0x12e25b0;  alias, 1 drivers
L_0x12e1770 .part L_0x12e0580, 0, 4;
L_0x12e23d0 .concat8 [ 1 1 0 0], L_0x12e1460, L_0x12e2090;
L_0x12e2510 .part L_0x12e0580, 4, 4;
L_0x12e2670 .part L_0x12e23d0, 0, 1;
L_0x12e2820 .part L_0x12e23d0, 1, 1;
S_0x1152560 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11523a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12e0c20/d .functor OR 1, L_0x12e0ce0, L_0x12e0e40, C4<0>, C4<0>;
L_0x12e0c20 .delay 1 (30000,30000,30000) L_0x12e0c20/d;
L_0x12e1070/d .functor OR 1, L_0x12e1180, L_0x12e12e0, C4<0>, C4<0>;
L_0x12e1070 .delay 1 (30000,30000,30000) L_0x12e1070/d;
L_0x12e1460/d .functor OR 1, L_0x12e14d0, L_0x12e1680, C4<0>, C4<0>;
L_0x12e1460 .delay 1 (30000,30000,30000) L_0x12e1460/d;
v0x11527b0_0 .net *"_s0", 0 0, L_0x12e0c20;  1 drivers
v0x11528b0_0 .net *"_s10", 0 0, L_0x12e1180;  1 drivers
v0x1152990_0 .net *"_s12", 0 0, L_0x12e12e0;  1 drivers
v0x1152a50_0 .net *"_s14", 0 0, L_0x12e14d0;  1 drivers
v0x1152b30_0 .net *"_s16", 0 0, L_0x12e1680;  1 drivers
v0x1152c60_0 .net *"_s3", 0 0, L_0x12e0ce0;  1 drivers
v0x1152d40_0 .net *"_s5", 0 0, L_0x12e0e40;  1 drivers
v0x1152e20_0 .net *"_s6", 0 0, L_0x12e1070;  1 drivers
v0x1152f00_0 .net "in", 3 0, L_0x12e1770;  1 drivers
v0x1153070_0 .net "ors", 1 0, L_0x12e0f80;  1 drivers
v0x1153150_0 .net "out", 0 0, L_0x12e1460;  1 drivers
L_0x12e0ce0 .part L_0x12e1770, 0, 1;
L_0x12e0e40 .part L_0x12e1770, 1, 1;
L_0x12e0f80 .concat8 [ 1 1 0 0], L_0x12e0c20, L_0x12e1070;
L_0x12e1180 .part L_0x12e1770, 2, 1;
L_0x12e12e0 .part L_0x12e1770, 3, 1;
L_0x12e14d0 .part L_0x12e0f80, 0, 1;
L_0x12e1680 .part L_0x12e0f80, 1, 1;
S_0x1153270 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11523a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12e18a0/d .functor OR 1, L_0x12e1910, L_0x12e1a70, C4<0>, C4<0>;
L_0x12e18a0 .delay 1 (30000,30000,30000) L_0x12e18a0/d;
L_0x12e1ca0/d .functor OR 1, L_0x12e1db0, L_0x12e1f10, C4<0>, C4<0>;
L_0x12e1ca0 .delay 1 (30000,30000,30000) L_0x12e1ca0/d;
L_0x12e2090/d .functor OR 1, L_0x12e2130, L_0x12e22e0, C4<0>, C4<0>;
L_0x12e2090 .delay 1 (30000,30000,30000) L_0x12e2090/d;
v0x1153430_0 .net *"_s0", 0 0, L_0x12e18a0;  1 drivers
v0x1153530_0 .net *"_s10", 0 0, L_0x12e1db0;  1 drivers
v0x1153610_0 .net *"_s12", 0 0, L_0x12e1f10;  1 drivers
v0x11536d0_0 .net *"_s14", 0 0, L_0x12e2130;  1 drivers
v0x11537b0_0 .net *"_s16", 0 0, L_0x12e22e0;  1 drivers
v0x11538e0_0 .net *"_s3", 0 0, L_0x12e1910;  1 drivers
v0x11539c0_0 .net *"_s5", 0 0, L_0x12e1a70;  1 drivers
v0x1153aa0_0 .net *"_s6", 0 0, L_0x12e1ca0;  1 drivers
v0x1153b80_0 .net "in", 3 0, L_0x12e2510;  1 drivers
v0x1153cf0_0 .net "ors", 1 0, L_0x12e1bb0;  1 drivers
v0x1153dd0_0 .net "out", 0 0, L_0x12e2090;  1 drivers
L_0x12e1910 .part L_0x12e2510, 0, 1;
L_0x12e1a70 .part L_0x12e2510, 1, 1;
L_0x12e1bb0 .concat8 [ 1 1 0 0], L_0x12e18a0, L_0x12e1ca0;
L_0x12e1db0 .part L_0x12e2510, 2, 1;
L_0x12e1f10 .part L_0x12e2510, 3, 1;
L_0x12e2130 .part L_0x12e1bb0, 0, 1;
L_0x12e22e0 .part L_0x12e1bb0, 1, 1;
S_0x11546e0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1148060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12ddd50/d .functor XNOR 1, L_0x12e6510, L_0x12e6670, C4<0>, C4<0>;
L_0x12ddd50 .delay 1 (20000,20000,20000) L_0x12ddd50/d;
L_0x12ddfc0/d .functor AND 1, L_0x12e6510, L_0x12dcc90, C4<1>, C4<1>;
L_0x12ddfc0 .delay 1 (30000,30000,30000) L_0x12ddfc0/d;
L_0x12de030/d .functor AND 1, L_0x12ddd50, L_0x12dca20, C4<1>, C4<1>;
L_0x12de030 .delay 1 (30000,30000,30000) L_0x12de030/d;
L_0x12de190/d .functor OR 1, L_0x12de030, L_0x12ddfc0, C4<0>, C4<0>;
L_0x12de190 .delay 1 (30000,30000,30000) L_0x12de190/d;
v0x1154990_0 .net "a", 0 0, L_0x12e6510;  alias, 1 drivers
v0x1154a80_0 .net "a_", 0 0, L_0x12d0e90;  alias, 1 drivers
v0x1154b40_0 .net "b", 0 0, L_0x12e6670;  alias, 1 drivers
v0x1154c30_0 .net "b_", 0 0, L_0x12dcc90;  alias, 1 drivers
v0x1154cd0_0 .net "carryin", 0 0, L_0x12dca20;  alias, 1 drivers
v0x1154e10_0 .net "eq", 0 0, L_0x12ddd50;  1 drivers
v0x1154ed0_0 .net "lt", 0 0, L_0x12ddfc0;  1 drivers
v0x1154f90_0 .net "out", 0 0, L_0x12de190;  1 drivers
v0x1155050_0 .net "w0", 0 0, L_0x12de030;  1 drivers
S_0x11552a0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1148060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12ddb30/d .functor OR 1, L_0x12dd680, L_0x1156500, C4<0>, C4<0>;
L_0x12ddb30 .delay 1 (30000,30000,30000) L_0x12ddb30/d;
v0x1156090_0 .net "a", 0 0, L_0x12e6510;  alias, 1 drivers
v0x11561e0_0 .net "b", 0 0, L_0x12dcc90;  alias, 1 drivers
v0x11562a0_0 .net "c1", 0 0, L_0x12dd680;  1 drivers
v0x1156340_0 .net "c2", 0 0, L_0x1156500;  1 drivers
v0x1156410_0 .net "carryin", 0 0, L_0x12dca20;  alias, 1 drivers
v0x1156590_0 .net "carryout", 0 0, L_0x12ddb30;  1 drivers
v0x1156630_0 .net "s1", 0 0, L_0x12dd5c0;  1 drivers
v0x11566d0_0 .net "sum", 0 0, L_0x12dd7e0;  1 drivers
S_0x11554f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11552a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12dd5c0/d .functor XOR 1, L_0x12e6510, L_0x12dcc90, C4<0>, C4<0>;
L_0x12dd5c0 .delay 1 (30000,30000,30000) L_0x12dd5c0/d;
L_0x12dd680/d .functor AND 1, L_0x12e6510, L_0x12dcc90, C4<1>, C4<1>;
L_0x12dd680 .delay 1 (30000,30000,30000) L_0x12dd680/d;
v0x1155750_0 .net "a", 0 0, L_0x12e6510;  alias, 1 drivers
v0x1155810_0 .net "b", 0 0, L_0x12dcc90;  alias, 1 drivers
v0x11558d0_0 .net "carryout", 0 0, L_0x12dd680;  alias, 1 drivers
v0x1155970_0 .net "sum", 0 0, L_0x12dd5c0;  alias, 1 drivers
S_0x1155aa0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11552a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12dd7e0/d .functor XOR 1, L_0x12dd5c0, L_0x12dca20, C4<0>, C4<0>;
L_0x12dd7e0 .delay 1 (30000,30000,30000) L_0x12dd7e0/d;
L_0x1156500/d .functor AND 1, L_0x12dd5c0, L_0x12dca20, C4<1>, C4<1>;
L_0x1156500 .delay 1 (30000,30000,30000) L_0x1156500/d;
v0x1155d00_0 .net "a", 0 0, L_0x12dd5c0;  alias, 1 drivers
v0x1155dd0_0 .net "b", 0 0, L_0x12dca20;  alias, 1 drivers
v0x1155e70_0 .net "carryout", 0 0, L_0x1156500;  alias, 1 drivers
v0x1155f40_0 .net "sum", 0 0, L_0x12dd7e0;  alias, 1 drivers
S_0x1157af0 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1147d90;
 .timescale -9 -12;
L_0x2b0ab3d068d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12e65b0/d .functor OR 1, L_0x2b0ab3d068d8, L_0x2b0ab3d06920, C4<0>, C4<0>;
L_0x12e65b0 .delay 1 (30000,30000,30000) L_0x12e65b0/d;
v0x1157ce0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d068d8;  1 drivers
v0x1157dc0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06920;  1 drivers
S_0x1157ea0 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11580b0 .param/l "i" 0 3 41, +C4<010111>;
S_0x1158170 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1157ea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12dcbb0/d .functor NOT 1, L_0x12f0130, C4<0>, C4<0>, C4<0>;
L_0x12dcbb0 .delay 1 (10000,10000,10000) L_0x12dcbb0/d;
L_0x12e6a30/d .functor NOT 1, L_0x12e6710, C4<0>, C4<0>, C4<0>;
L_0x12e6a30 .delay 1 (10000,10000,10000) L_0x12e6a30/d;
L_0x12e7a80/d .functor XOR 1, L_0x12f0130, L_0x12e6710, C4<0>, C4<0>;
L_0x12e7a80 .delay 1 (30000,30000,30000) L_0x12e7a80/d;
L_0x2b0ab3d06968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d069b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12e8130/d .functor OR 1, L_0x2b0ab3d06968, L_0x2b0ab3d069b0, C4<0>, C4<0>;
L_0x12e8130 .delay 1 (30000,30000,30000) L_0x12e8130/d;
L_0x12e8330/d .functor AND 1, L_0x12f0130, L_0x12e6710, C4<1>, C4<1>;
L_0x12e8330 .delay 1 (30000,30000,30000) L_0x12e8330/d;
L_0x12e83f0/d .functor NAND 1, L_0x12f0130, L_0x12e6710, C4<1>, C4<1>;
L_0x12e83f0 .delay 1 (20000,20000,20000) L_0x12e83f0/d;
L_0x12e8550/d .functor XOR 1, L_0x12f0130, L_0x12e6710, C4<0>, C4<0>;
L_0x12e8550 .delay 1 (20000,20000,20000) L_0x12e8550/d;
L_0x12e8a00/d .functor OR 1, L_0x12f0130, L_0x12e6710, C4<0>, C4<0>;
L_0x12e8a00 .delay 1 (30000,30000,30000) L_0x12e8a00/d;
L_0x12f0030/d .functor NOT 1, L_0x12ec290, C4<0>, C4<0>, C4<0>;
L_0x12f0030 .delay 1 (10000,10000,10000) L_0x12f0030/d;
v0x11668a0_0 .net "A", 0 0, L_0x12f0130;  1 drivers
v0x1166960_0 .net "A_", 0 0, L_0x12dcbb0;  1 drivers
v0x1166a20_0 .net "B", 0 0, L_0x12e6710;  1 drivers
v0x1166af0_0 .net "B_", 0 0, L_0x12e6a30;  1 drivers
v0x1166b90_0 .net *"_s12", 0 0, L_0x12e8130;  1 drivers
v0x1166c80_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06968;  1 drivers
v0x1166d40_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d069b0;  1 drivers
v0x1166e20_0 .net *"_s18", 0 0, L_0x12e8330;  1 drivers
v0x1166f00_0 .net *"_s20", 0 0, L_0x12e83f0;  1 drivers
v0x1167070_0 .net *"_s22", 0 0, L_0x12e8550;  1 drivers
v0x1167150_0 .net *"_s24", 0 0, L_0x12e8a00;  1 drivers
o0x2b0ab3cdbcf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1167230_0 name=_s30
o0x2b0ab3cdbd28 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1167310_0 name=_s32
v0x11673f0_0 .net *"_s8", 0 0, L_0x12e7a80;  1 drivers
v0x11674d0_0 .net "carryin", 0 0, L_0x12e67b0;  1 drivers
v0x1167570_0 .net "carryout", 0 0, L_0x12efcd0;  1 drivers
v0x1167610_0 .net "carryouts", 7 0, L_0x13555d0;  1 drivers
v0x11677c0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1167860_0 .net "result", 0 0, L_0x12ec290;  1 drivers
v0x1167950_0 .net "results", 7 0, L_0x12e87d0;  1 drivers
v0x1167a60_0 .net "zero", 0 0, L_0x12f0030;  1 drivers
LS_0x12e87d0_0_0 .concat8 [ 1 1 1 1], L_0x12e6f50, L_0x12e7580, L_0x12e7a80, L_0x12e8130;
LS_0x12e87d0_0_4 .concat8 [ 1 1 1 1], L_0x12e8330, L_0x12e83f0, L_0x12e8550, L_0x12e8a00;
L_0x12e87d0 .concat8 [ 4 4 0 0], LS_0x12e87d0_0_0, LS_0x12e87d0_0_4;
LS_0x13555d0_0_0 .concat [ 1 1 1 1], L_0x12e7200, L_0x12e7920, o0x2b0ab3cdbcf8, L_0x12e7f80;
LS_0x13555d0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cdbd28;
L_0x13555d0 .concat [ 4 4 0 0], LS_0x13555d0_0_0, LS_0x13555d0_0_4;
S_0x11583f0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1158170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12e7200/d .functor OR 1, L_0x12e6ce0, L_0x12e70a0, C4<0>, C4<0>;
L_0x12e7200 .delay 1 (30000,30000,30000) L_0x12e7200/d;
v0x1159220_0 .net "a", 0 0, L_0x12f0130;  alias, 1 drivers
v0x11592e0_0 .net "b", 0 0, L_0x12e6710;  alias, 1 drivers
v0x11593b0_0 .net "c1", 0 0, L_0x12e6ce0;  1 drivers
v0x11594b0_0 .net "c2", 0 0, L_0x12e70a0;  1 drivers
v0x1159580_0 .net "carryin", 0 0, L_0x12e67b0;  alias, 1 drivers
v0x1159670_0 .net "carryout", 0 0, L_0x12e7200;  1 drivers
v0x1159710_0 .net "s1", 0 0, L_0x12e6c20;  1 drivers
v0x1159800_0 .net "sum", 0 0, L_0x12e6f50;  1 drivers
S_0x1158660 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11583f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12e6c20/d .functor XOR 1, L_0x12f0130, L_0x12e6710, C4<0>, C4<0>;
L_0x12e6c20 .delay 1 (30000,30000,30000) L_0x12e6c20/d;
L_0x12e6ce0/d .functor AND 1, L_0x12f0130, L_0x12e6710, C4<1>, C4<1>;
L_0x12e6ce0 .delay 1 (30000,30000,30000) L_0x12e6ce0/d;
v0x11588c0_0 .net "a", 0 0, L_0x12f0130;  alias, 1 drivers
v0x11589a0_0 .net "b", 0 0, L_0x12e6710;  alias, 1 drivers
v0x1158a60_0 .net "carryout", 0 0, L_0x12e6ce0;  alias, 1 drivers
v0x1158b00_0 .net "sum", 0 0, L_0x12e6c20;  alias, 1 drivers
S_0x1158c40 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11583f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12e6f50/d .functor XOR 1, L_0x12e6c20, L_0x12e67b0, C4<0>, C4<0>;
L_0x12e6f50 .delay 1 (30000,30000,30000) L_0x12e6f50/d;
L_0x12e70a0/d .functor AND 1, L_0x12e6c20, L_0x12e67b0, C4<1>, C4<1>;
L_0x12e70a0 .delay 1 (30000,30000,30000) L_0x12e70a0/d;
v0x1158ea0_0 .net "a", 0 0, L_0x12e6c20;  alias, 1 drivers
v0x1158f40_0 .net "b", 0 0, L_0x12e67b0;  alias, 1 drivers
v0x1158fe0_0 .net "carryout", 0 0, L_0x12e70a0;  alias, 1 drivers
v0x11590b0_0 .net "sum", 0 0, L_0x12e6f50;  alias, 1 drivers
S_0x11598d0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1158170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x115ecc0_0 .net "ands", 7 0, L_0x12edcd0;  1 drivers
v0x115edd0_0 .net "in", 7 0, L_0x13555d0;  alias, 1 drivers
v0x115ee90_0 .net "out", 0 0, L_0x12efcd0;  alias, 1 drivers
v0x115ef60_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1159af0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11598d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x115c220_0 .net "A", 7 0, L_0x13555d0;  alias, 1 drivers
v0x115c320_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x115c3e0_0 .net *"_s0", 0 0, L_0x12ec5f0;  1 drivers
v0x115c4a0_0 .net *"_s12", 0 0, L_0x12ecf60;  1 drivers
v0x115c580_0 .net *"_s16", 0 0, L_0x12ed2c0;  1 drivers
v0x115c6b0_0 .net *"_s20", 0 0, L_0x12ed5d0;  1 drivers
v0x115c790_0 .net *"_s24", 0 0, L_0x12ed9c0;  1 drivers
v0x115c870_0 .net *"_s28", 0 0, L_0x12ed950;  1 drivers
v0x115c950_0 .net *"_s4", 0 0, L_0x12ec900;  1 drivers
v0x115cac0_0 .net *"_s8", 0 0, L_0x12ecc50;  1 drivers
v0x115cba0_0 .net "out", 7 0, L_0x12edcd0;  alias, 1 drivers
L_0x12ec6b0 .part L_0x13555d0, 0, 1;
L_0x12ec810 .part v0x12010b0_0, 0, 1;
L_0x12ec9c0 .part L_0x13555d0, 1, 1;
L_0x12ecbb0 .part v0x12010b0_0, 1, 1;
L_0x12ecd10 .part L_0x13555d0, 2, 1;
L_0x12ece70 .part v0x12010b0_0, 2, 1;
L_0x12ed020 .part L_0x13555d0, 3, 1;
L_0x12ed180 .part v0x12010b0_0, 3, 1;
L_0x12ed380 .part L_0x13555d0, 4, 1;
L_0x12ed4e0 .part v0x12010b0_0, 4, 1;
L_0x12ed640 .part L_0x13555d0, 5, 1;
L_0x12ed8b0 .part v0x12010b0_0, 5, 1;
L_0x12eda80 .part L_0x13555d0, 6, 1;
L_0x12edbe0 .part v0x12010b0_0, 6, 1;
LS_0x12edcd0_0_0 .concat8 [ 1 1 1 1], L_0x12ec5f0, L_0x12ec900, L_0x12ecc50, L_0x12ecf60;
LS_0x12edcd0_0_4 .concat8 [ 1 1 1 1], L_0x12ed2c0, L_0x12ed5d0, L_0x12ed9c0, L_0x12ed950;
L_0x12edcd0 .concat8 [ 4 4 0 0], LS_0x12edcd0_0_0, LS_0x12edcd0_0_4;
L_0x12ee090 .part L_0x13555d0, 7, 1;
L_0x12ee280 .part v0x12010b0_0, 7, 1;
S_0x1159d50 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x1159f60 .param/l "i" 0 4 54, +C4<00>;
L_0x12ec5f0/d .functor AND 1, L_0x12ec6b0, L_0x12ec810, C4<1>, C4<1>;
L_0x12ec5f0 .delay 1 (30000,30000,30000) L_0x12ec5f0/d;
v0x115a040_0 .net *"_s0", 0 0, L_0x12ec6b0;  1 drivers
v0x115a120_0 .net *"_s1", 0 0, L_0x12ec810;  1 drivers
S_0x115a200 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115a410 .param/l "i" 0 4 54, +C4<01>;
L_0x12ec900/d .functor AND 1, L_0x12ec9c0, L_0x12ecbb0, C4<1>, C4<1>;
L_0x12ec900 .delay 1 (30000,30000,30000) L_0x12ec900/d;
v0x115a4d0_0 .net *"_s0", 0 0, L_0x12ec9c0;  1 drivers
v0x115a5b0_0 .net *"_s1", 0 0, L_0x12ecbb0;  1 drivers
S_0x115a690 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115a8a0 .param/l "i" 0 4 54, +C4<010>;
L_0x12ecc50/d .functor AND 1, L_0x12ecd10, L_0x12ece70, C4<1>, C4<1>;
L_0x12ecc50 .delay 1 (30000,30000,30000) L_0x12ecc50/d;
v0x115a940_0 .net *"_s0", 0 0, L_0x12ecd10;  1 drivers
v0x115aa20_0 .net *"_s1", 0 0, L_0x12ece70;  1 drivers
S_0x115ab00 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115ad10 .param/l "i" 0 4 54, +C4<011>;
L_0x12ecf60/d .functor AND 1, L_0x12ed020, L_0x12ed180, C4<1>, C4<1>;
L_0x12ecf60 .delay 1 (30000,30000,30000) L_0x12ecf60/d;
v0x115add0_0 .net *"_s0", 0 0, L_0x12ed020;  1 drivers
v0x115aeb0_0 .net *"_s1", 0 0, L_0x12ed180;  1 drivers
S_0x115af90 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115b1f0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12ed2c0/d .functor AND 1, L_0x12ed380, L_0x12ed4e0, C4<1>, C4<1>;
L_0x12ed2c0 .delay 1 (30000,30000,30000) L_0x12ed2c0/d;
v0x115b2b0_0 .net *"_s0", 0 0, L_0x12ed380;  1 drivers
v0x115b390_0 .net *"_s1", 0 0, L_0x12ed4e0;  1 drivers
S_0x115b470 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115b680 .param/l "i" 0 4 54, +C4<0101>;
L_0x12ed5d0/d .functor AND 1, L_0x12ed640, L_0x12ed8b0, C4<1>, C4<1>;
L_0x12ed5d0 .delay 1 (30000,30000,30000) L_0x12ed5d0/d;
v0x115b740_0 .net *"_s0", 0 0, L_0x12ed640;  1 drivers
v0x115b820_0 .net *"_s1", 0 0, L_0x12ed8b0;  1 drivers
S_0x115b900 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115bb10 .param/l "i" 0 4 54, +C4<0110>;
L_0x12ed9c0/d .functor AND 1, L_0x12eda80, L_0x12edbe0, C4<1>, C4<1>;
L_0x12ed9c0 .delay 1 (30000,30000,30000) L_0x12ed9c0/d;
v0x115bbd0_0 .net *"_s0", 0 0, L_0x12eda80;  1 drivers
v0x115bcb0_0 .net *"_s1", 0 0, L_0x12edbe0;  1 drivers
S_0x115bd90 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1159af0;
 .timescale -9 -12;
P_0x115bfa0 .param/l "i" 0 4 54, +C4<0111>;
L_0x12ed950/d .functor AND 1, L_0x12ee090, L_0x12ee280, C4<1>, C4<1>;
L_0x12ed950 .delay 1 (30000,30000,30000) L_0x12ed950/d;
v0x115c060_0 .net *"_s0", 0 0, L_0x12ee090;  1 drivers
v0x115c140_0 .net *"_s1", 0 0, L_0x12ee280;  1 drivers
S_0x115cd00 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11598d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12efcd0/d .functor OR 1, L_0x12efd90, L_0x12eff40, C4<0>, C4<0>;
L_0x12efcd0 .delay 1 (30000,30000,30000) L_0x12efcd0/d;
v0x115e850_0 .net *"_s10", 0 0, L_0x12efd90;  1 drivers
v0x115e930_0 .net *"_s12", 0 0, L_0x12eff40;  1 drivers
v0x115ea10_0 .net "in", 7 0, L_0x12edcd0;  alias, 1 drivers
v0x115eae0_0 .net "ors", 1 0, L_0x12efaf0;  1 drivers
v0x115eba0_0 .net "out", 0 0, L_0x12efcd0;  alias, 1 drivers
L_0x12eeec0 .part L_0x12edcd0, 0, 4;
L_0x12efaf0 .concat8 [ 1 1 0 0], L_0x12eebb0, L_0x12ef7e0;
L_0x12efc30 .part L_0x12edcd0, 4, 4;
L_0x12efd90 .part L_0x12efaf0, 0, 1;
L_0x12eff40 .part L_0x12efaf0, 1, 1;
S_0x115cec0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x115cd00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12ee370/d .functor OR 1, L_0x12ee430, L_0x12ee590, C4<0>, C4<0>;
L_0x12ee370 .delay 1 (30000,30000,30000) L_0x12ee370/d;
L_0x12ee7c0/d .functor OR 1, L_0x12ee8d0, L_0x12eea30, C4<0>, C4<0>;
L_0x12ee7c0 .delay 1 (30000,30000,30000) L_0x12ee7c0/d;
L_0x12eebb0/d .functor OR 1, L_0x12eec20, L_0x12eedd0, C4<0>, C4<0>;
L_0x12eebb0 .delay 1 (30000,30000,30000) L_0x12eebb0/d;
v0x115d110_0 .net *"_s0", 0 0, L_0x12ee370;  1 drivers
v0x115d210_0 .net *"_s10", 0 0, L_0x12ee8d0;  1 drivers
v0x115d2f0_0 .net *"_s12", 0 0, L_0x12eea30;  1 drivers
v0x115d3b0_0 .net *"_s14", 0 0, L_0x12eec20;  1 drivers
v0x115d490_0 .net *"_s16", 0 0, L_0x12eedd0;  1 drivers
v0x115d5c0_0 .net *"_s3", 0 0, L_0x12ee430;  1 drivers
v0x115d6a0_0 .net *"_s5", 0 0, L_0x12ee590;  1 drivers
v0x115d780_0 .net *"_s6", 0 0, L_0x12ee7c0;  1 drivers
v0x115d860_0 .net "in", 3 0, L_0x12eeec0;  1 drivers
v0x115d9d0_0 .net "ors", 1 0, L_0x12ee6d0;  1 drivers
v0x115dab0_0 .net "out", 0 0, L_0x12eebb0;  1 drivers
L_0x12ee430 .part L_0x12eeec0, 0, 1;
L_0x12ee590 .part L_0x12eeec0, 1, 1;
L_0x12ee6d0 .concat8 [ 1 1 0 0], L_0x12ee370, L_0x12ee7c0;
L_0x12ee8d0 .part L_0x12eeec0, 2, 1;
L_0x12eea30 .part L_0x12eeec0, 3, 1;
L_0x12eec20 .part L_0x12ee6d0, 0, 1;
L_0x12eedd0 .part L_0x12ee6d0, 1, 1;
S_0x115dbd0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x115cd00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12eeff0/d .functor OR 1, L_0x12ef060, L_0x12ef1c0, C4<0>, C4<0>;
L_0x12eeff0 .delay 1 (30000,30000,30000) L_0x12eeff0/d;
L_0x12ef3f0/d .functor OR 1, L_0x12ef500, L_0x12ef660, C4<0>, C4<0>;
L_0x12ef3f0 .delay 1 (30000,30000,30000) L_0x12ef3f0/d;
L_0x12ef7e0/d .functor OR 1, L_0x12ef850, L_0x12efa00, C4<0>, C4<0>;
L_0x12ef7e0 .delay 1 (30000,30000,30000) L_0x12ef7e0/d;
v0x115dd90_0 .net *"_s0", 0 0, L_0x12eeff0;  1 drivers
v0x115de90_0 .net *"_s10", 0 0, L_0x12ef500;  1 drivers
v0x115df70_0 .net *"_s12", 0 0, L_0x12ef660;  1 drivers
v0x115e030_0 .net *"_s14", 0 0, L_0x12ef850;  1 drivers
v0x115e110_0 .net *"_s16", 0 0, L_0x12efa00;  1 drivers
v0x115e240_0 .net *"_s3", 0 0, L_0x12ef060;  1 drivers
v0x115e320_0 .net *"_s5", 0 0, L_0x12ef1c0;  1 drivers
v0x115e400_0 .net *"_s6", 0 0, L_0x12ef3f0;  1 drivers
v0x115e4e0_0 .net "in", 3 0, L_0x12efc30;  1 drivers
v0x115e650_0 .net "ors", 1 0, L_0x12ef300;  1 drivers
v0x115e730_0 .net "out", 0 0, L_0x12ef7e0;  1 drivers
L_0x12ef060 .part L_0x12efc30, 0, 1;
L_0x12ef1c0 .part L_0x12efc30, 1, 1;
L_0x12ef300 .concat8 [ 1 1 0 0], L_0x12eeff0, L_0x12ef3f0;
L_0x12ef500 .part L_0x12efc30, 2, 1;
L_0x12ef660 .part L_0x12efc30, 3, 1;
L_0x12ef850 .part L_0x12ef300, 0, 1;
L_0x12efa00 .part L_0x12ef300, 1, 1;
S_0x115f040 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1158170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1164470_0 .net "ands", 7 0, L_0x12ea290;  1 drivers
v0x1164580_0 .net "in", 7 0, L_0x12e87d0;  alias, 1 drivers
v0x1164640_0 .net "out", 0 0, L_0x12ec290;  alias, 1 drivers
v0x1164710_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x115f290 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x115f040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11619d0_0 .net "A", 7 0, L_0x12e87d0;  alias, 1 drivers
v0x1161ad0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1161b90_0 .net *"_s0", 0 0, L_0x12e8b60;  1 drivers
v0x1161c50_0 .net *"_s12", 0 0, L_0x12e9520;  1 drivers
v0x1161d30_0 .net *"_s16", 0 0, L_0x12e9880;  1 drivers
v0x1161e60_0 .net *"_s20", 0 0, L_0x12e9c50;  1 drivers
v0x1161f40_0 .net *"_s24", 0 0, L_0x12e9f80;  1 drivers
v0x1162020_0 .net *"_s28", 0 0, L_0x12e9f10;  1 drivers
v0x1162100_0 .net *"_s4", 0 0, L_0x12e8f00;  1 drivers
v0x1162270_0 .net *"_s8", 0 0, L_0x12e9210;  1 drivers
v0x1162350_0 .net "out", 7 0, L_0x12ea290;  alias, 1 drivers
L_0x12e8c70 .part L_0x12e87d0, 0, 1;
L_0x12e8e60 .part v0x12010b0_0, 0, 1;
L_0x12e8fc0 .part L_0x12e87d0, 1, 1;
L_0x12e9120 .part v0x12010b0_0, 1, 1;
L_0x12e92d0 .part L_0x12e87d0, 2, 1;
L_0x12e9430 .part v0x12010b0_0, 2, 1;
L_0x12e95e0 .part L_0x12e87d0, 3, 1;
L_0x12e9740 .part v0x12010b0_0, 3, 1;
L_0x12e9940 .part L_0x12e87d0, 4, 1;
L_0x12e9bb0 .part v0x12010b0_0, 4, 1;
L_0x12e9cc0 .part L_0x12e87d0, 5, 1;
L_0x12e9e20 .part v0x12010b0_0, 5, 1;
L_0x12ea040 .part L_0x12e87d0, 6, 1;
L_0x12ea1a0 .part v0x12010b0_0, 6, 1;
LS_0x12ea290_0_0 .concat8 [ 1 1 1 1], L_0x12e8b60, L_0x12e8f00, L_0x12e9210, L_0x12e9520;
LS_0x12ea290_0_4 .concat8 [ 1 1 1 1], L_0x12e9880, L_0x12e9c50, L_0x12e9f80, L_0x12e9f10;
L_0x12ea290 .concat8 [ 4 4 0 0], LS_0x12ea290_0_0, LS_0x12ea290_0_4;
L_0x12ea650 .part L_0x12e87d0, 7, 1;
L_0x12ea840 .part v0x12010b0_0, 7, 1;
S_0x115f4d0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x115f6e0 .param/l "i" 0 4 54, +C4<00>;
L_0x12e8b60/d .functor AND 1, L_0x12e8c70, L_0x12e8e60, C4<1>, C4<1>;
L_0x12e8b60 .delay 1 (30000,30000,30000) L_0x12e8b60/d;
v0x115f7c0_0 .net *"_s0", 0 0, L_0x12e8c70;  1 drivers
v0x115f8a0_0 .net *"_s1", 0 0, L_0x12e8e60;  1 drivers
S_0x115f980 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x115fb90 .param/l "i" 0 4 54, +C4<01>;
L_0x12e8f00/d .functor AND 1, L_0x12e8fc0, L_0x12e9120, C4<1>, C4<1>;
L_0x12e8f00 .delay 1 (30000,30000,30000) L_0x12e8f00/d;
v0x115fc50_0 .net *"_s0", 0 0, L_0x12e8fc0;  1 drivers
v0x115fd30_0 .net *"_s1", 0 0, L_0x12e9120;  1 drivers
S_0x115fe10 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x1160050 .param/l "i" 0 4 54, +C4<010>;
L_0x12e9210/d .functor AND 1, L_0x12e92d0, L_0x12e9430, C4<1>, C4<1>;
L_0x12e9210 .delay 1 (30000,30000,30000) L_0x12e9210/d;
v0x11600f0_0 .net *"_s0", 0 0, L_0x12e92d0;  1 drivers
v0x11601d0_0 .net *"_s1", 0 0, L_0x12e9430;  1 drivers
S_0x11602b0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x11604c0 .param/l "i" 0 4 54, +C4<011>;
L_0x12e9520/d .functor AND 1, L_0x12e95e0, L_0x12e9740, C4<1>, C4<1>;
L_0x12e9520 .delay 1 (30000,30000,30000) L_0x12e9520/d;
v0x1160580_0 .net *"_s0", 0 0, L_0x12e95e0;  1 drivers
v0x1160660_0 .net *"_s1", 0 0, L_0x12e9740;  1 drivers
S_0x1160740 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x11609a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12e9880/d .functor AND 1, L_0x12e9940, L_0x12e9bb0, C4<1>, C4<1>;
L_0x12e9880 .delay 1 (30000,30000,30000) L_0x12e9880/d;
v0x1160a60_0 .net *"_s0", 0 0, L_0x12e9940;  1 drivers
v0x1160b40_0 .net *"_s1", 0 0, L_0x12e9bb0;  1 drivers
S_0x1160c20 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x1160e30 .param/l "i" 0 4 54, +C4<0101>;
L_0x12e9c50/d .functor AND 1, L_0x12e9cc0, L_0x12e9e20, C4<1>, C4<1>;
L_0x12e9c50 .delay 1 (30000,30000,30000) L_0x12e9c50/d;
v0x1160ef0_0 .net *"_s0", 0 0, L_0x12e9cc0;  1 drivers
v0x1160fd0_0 .net *"_s1", 0 0, L_0x12e9e20;  1 drivers
S_0x11610b0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x11612c0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12e9f80/d .functor AND 1, L_0x12ea040, L_0x12ea1a0, C4<1>, C4<1>;
L_0x12e9f80 .delay 1 (30000,30000,30000) L_0x12e9f80/d;
v0x1161380_0 .net *"_s0", 0 0, L_0x12ea040;  1 drivers
v0x1161460_0 .net *"_s1", 0 0, L_0x12ea1a0;  1 drivers
S_0x1161540 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x115f290;
 .timescale -9 -12;
P_0x1161750 .param/l "i" 0 4 54, +C4<0111>;
L_0x12e9f10/d .functor AND 1, L_0x12ea650, L_0x12ea840, C4<1>, C4<1>;
L_0x12e9f10 .delay 1 (30000,30000,30000) L_0x12e9f10/d;
v0x1161810_0 .net *"_s0", 0 0, L_0x12ea650;  1 drivers
v0x11618f0_0 .net *"_s1", 0 0, L_0x12ea840;  1 drivers
S_0x11624b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x115f040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12ec290/d .functor OR 1, L_0x12ec350, L_0x12ec500, C4<0>, C4<0>;
L_0x12ec290 .delay 1 (30000,30000,30000) L_0x12ec290/d;
v0x1164000_0 .net *"_s10", 0 0, L_0x12ec350;  1 drivers
v0x11640e0_0 .net *"_s12", 0 0, L_0x12ec500;  1 drivers
v0x11641c0_0 .net "in", 7 0, L_0x12ea290;  alias, 1 drivers
v0x1164290_0 .net "ors", 1 0, L_0x12ec0b0;  1 drivers
v0x1164350_0 .net "out", 0 0, L_0x12ec290;  alias, 1 drivers
L_0x12eb480 .part L_0x12ea290, 0, 4;
L_0x12ec0b0 .concat8 [ 1 1 0 0], L_0x12eb170, L_0x12ebda0;
L_0x12ec1f0 .part L_0x12ea290, 4, 4;
L_0x12ec350 .part L_0x12ec0b0, 0, 1;
L_0x12ec500 .part L_0x12ec0b0, 1, 1;
S_0x1162670 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11624b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12ea930/d .functor OR 1, L_0x12ea9f0, L_0x12eab50, C4<0>, C4<0>;
L_0x12ea930 .delay 1 (30000,30000,30000) L_0x12ea930/d;
L_0x12ead80/d .functor OR 1, L_0x12eae90, L_0x12eaff0, C4<0>, C4<0>;
L_0x12ead80 .delay 1 (30000,30000,30000) L_0x12ead80/d;
L_0x12eb170/d .functor OR 1, L_0x12eb1e0, L_0x12eb390, C4<0>, C4<0>;
L_0x12eb170 .delay 1 (30000,30000,30000) L_0x12eb170/d;
v0x11628c0_0 .net *"_s0", 0 0, L_0x12ea930;  1 drivers
v0x11629c0_0 .net *"_s10", 0 0, L_0x12eae90;  1 drivers
v0x1162aa0_0 .net *"_s12", 0 0, L_0x12eaff0;  1 drivers
v0x1162b60_0 .net *"_s14", 0 0, L_0x12eb1e0;  1 drivers
v0x1162c40_0 .net *"_s16", 0 0, L_0x12eb390;  1 drivers
v0x1162d70_0 .net *"_s3", 0 0, L_0x12ea9f0;  1 drivers
v0x1162e50_0 .net *"_s5", 0 0, L_0x12eab50;  1 drivers
v0x1162f30_0 .net *"_s6", 0 0, L_0x12ead80;  1 drivers
v0x1163010_0 .net "in", 3 0, L_0x12eb480;  1 drivers
v0x1163180_0 .net "ors", 1 0, L_0x12eac90;  1 drivers
v0x1163260_0 .net "out", 0 0, L_0x12eb170;  1 drivers
L_0x12ea9f0 .part L_0x12eb480, 0, 1;
L_0x12eab50 .part L_0x12eb480, 1, 1;
L_0x12eac90 .concat8 [ 1 1 0 0], L_0x12ea930, L_0x12ead80;
L_0x12eae90 .part L_0x12eb480, 2, 1;
L_0x12eaff0 .part L_0x12eb480, 3, 1;
L_0x12eb1e0 .part L_0x12eac90, 0, 1;
L_0x12eb390 .part L_0x12eac90, 1, 1;
S_0x1163380 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11624b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12eb5b0/d .functor OR 1, L_0x12eb620, L_0x12eb780, C4<0>, C4<0>;
L_0x12eb5b0 .delay 1 (30000,30000,30000) L_0x12eb5b0/d;
L_0x12eb9b0/d .functor OR 1, L_0x12ebac0, L_0x12ebc20, C4<0>, C4<0>;
L_0x12eb9b0 .delay 1 (30000,30000,30000) L_0x12eb9b0/d;
L_0x12ebda0/d .functor OR 1, L_0x12ebe10, L_0x12ebfc0, C4<0>, C4<0>;
L_0x12ebda0 .delay 1 (30000,30000,30000) L_0x12ebda0/d;
v0x1163540_0 .net *"_s0", 0 0, L_0x12eb5b0;  1 drivers
v0x1163640_0 .net *"_s10", 0 0, L_0x12ebac0;  1 drivers
v0x1163720_0 .net *"_s12", 0 0, L_0x12ebc20;  1 drivers
v0x11637e0_0 .net *"_s14", 0 0, L_0x12ebe10;  1 drivers
v0x11638c0_0 .net *"_s16", 0 0, L_0x12ebfc0;  1 drivers
v0x11639f0_0 .net *"_s3", 0 0, L_0x12eb620;  1 drivers
v0x1163ad0_0 .net *"_s5", 0 0, L_0x12eb780;  1 drivers
v0x1163bb0_0 .net *"_s6", 0 0, L_0x12eb9b0;  1 drivers
v0x1163c90_0 .net "in", 3 0, L_0x12ec1f0;  1 drivers
v0x1163e00_0 .net "ors", 1 0, L_0x12eb8c0;  1 drivers
v0x1163ee0_0 .net "out", 0 0, L_0x12ebda0;  1 drivers
L_0x12eb620 .part L_0x12ec1f0, 0, 1;
L_0x12eb780 .part L_0x12ec1f0, 1, 1;
L_0x12eb8c0 .concat8 [ 1 1 0 0], L_0x12eb5b0, L_0x12eb9b0;
L_0x12ebac0 .part L_0x12ec1f0, 2, 1;
L_0x12ebc20 .part L_0x12ec1f0, 3, 1;
L_0x12ebe10 .part L_0x12eb8c0, 0, 1;
L_0x12ebfc0 .part L_0x12eb8c0, 1, 1;
S_0x11647f0 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1158170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12e7b40/d .functor XNOR 1, L_0x12f0130, L_0x12e6710, C4<0>, C4<0>;
L_0x12e7b40 .delay 1 (20000,20000,20000) L_0x12e7b40/d;
L_0x12e7db0/d .functor AND 1, L_0x12f0130, L_0x12e6a30, C4<1>, C4<1>;
L_0x12e7db0 .delay 1 (30000,30000,30000) L_0x12e7db0/d;
L_0x12e7e20/d .functor AND 1, L_0x12e7b40, L_0x12e67b0, C4<1>, C4<1>;
L_0x12e7e20 .delay 1 (30000,30000,30000) L_0x12e7e20/d;
L_0x12e7f80/d .functor OR 1, L_0x12e7e20, L_0x12e7db0, C4<0>, C4<0>;
L_0x12e7f80 .delay 1 (30000,30000,30000) L_0x12e7f80/d;
v0x1164aa0_0 .net "a", 0 0, L_0x12f0130;  alias, 1 drivers
v0x1164b90_0 .net "a_", 0 0, L_0x12dcbb0;  alias, 1 drivers
v0x1164c50_0 .net "b", 0 0, L_0x12e6710;  alias, 1 drivers
v0x1164d40_0 .net "b_", 0 0, L_0x12e6a30;  alias, 1 drivers
v0x1164de0_0 .net "carryin", 0 0, L_0x12e67b0;  alias, 1 drivers
v0x1164f20_0 .net "eq", 0 0, L_0x12e7b40;  1 drivers
v0x1164fe0_0 .net "lt", 0 0, L_0x12e7db0;  1 drivers
v0x11650a0_0 .net "out", 0 0, L_0x12e7f80;  1 drivers
v0x1165160_0 .net "w0", 0 0, L_0x12e7e20;  1 drivers
S_0x11653b0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1158170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12e7920/d .functor OR 1, L_0x12e7420, L_0x1166610, C4<0>, C4<0>;
L_0x12e7920 .delay 1 (30000,30000,30000) L_0x12e7920/d;
v0x11661a0_0 .net "a", 0 0, L_0x12f0130;  alias, 1 drivers
v0x11662f0_0 .net "b", 0 0, L_0x12e6a30;  alias, 1 drivers
v0x11663b0_0 .net "c1", 0 0, L_0x12e7420;  1 drivers
v0x1166450_0 .net "c2", 0 0, L_0x1166610;  1 drivers
v0x1166520_0 .net "carryin", 0 0, L_0x12e67b0;  alias, 1 drivers
v0x11666a0_0 .net "carryout", 0 0, L_0x12e7920;  1 drivers
v0x1166740_0 .net "s1", 0 0, L_0x12e7360;  1 drivers
v0x11667e0_0 .net "sum", 0 0, L_0x12e7580;  1 drivers
S_0x1165600 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11653b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12e7360/d .functor XOR 1, L_0x12f0130, L_0x12e6a30, C4<0>, C4<0>;
L_0x12e7360 .delay 1 (30000,30000,30000) L_0x12e7360/d;
L_0x12e7420/d .functor AND 1, L_0x12f0130, L_0x12e6a30, C4<1>, C4<1>;
L_0x12e7420 .delay 1 (30000,30000,30000) L_0x12e7420/d;
v0x1165860_0 .net "a", 0 0, L_0x12f0130;  alias, 1 drivers
v0x1165920_0 .net "b", 0 0, L_0x12e6a30;  alias, 1 drivers
v0x11659e0_0 .net "carryout", 0 0, L_0x12e7420;  alias, 1 drivers
v0x1165a80_0 .net "sum", 0 0, L_0x12e7360;  alias, 1 drivers
S_0x1165bb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11653b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12e7580/d .functor XOR 1, L_0x12e7360, L_0x12e67b0, C4<0>, C4<0>;
L_0x12e7580 .delay 1 (30000,30000,30000) L_0x12e7580/d;
L_0x1166610/d .functor AND 1, L_0x12e7360, L_0x12e67b0, C4<1>, C4<1>;
L_0x1166610 .delay 1 (30000,30000,30000) L_0x1166610/d;
v0x1165e10_0 .net "a", 0 0, L_0x12e7360;  alias, 1 drivers
v0x1165ee0_0 .net "b", 0 0, L_0x12e67b0;  alias, 1 drivers
v0x1165f80_0 .net "carryout", 0 0, L_0x1166610;  alias, 1 drivers
v0x1166050_0 .net "sum", 0 0, L_0x12e7580;  alias, 1 drivers
S_0x1167c00 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1157ea0;
 .timescale -9 -12;
L_0x2b0ab3d069f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12f01d0/d .functor OR 1, L_0x2b0ab3d069f8, L_0x2b0ab3d06a40, C4<0>, C4<0>;
L_0x12f01d0 .delay 1 (30000,30000,30000) L_0x12f01d0/d;
v0x1167df0_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d069f8;  1 drivers
v0x1167ed0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06a40;  1 drivers
S_0x1167fb0 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11681c0 .param/l "i" 0 3 41, +C4<011000>;
S_0x1168280 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1167fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12f0530/d .functor NOT 1, L_0x12f9d60, C4<0>, C4<0>, C4<0>;
L_0x12f0530 .delay 1 (10000,10000,10000) L_0x12f0530/d;
L_0x12f0640/d .functor NOT 1, L_0x12f9ec0, C4<0>, C4<0>, C4<0>;
L_0x12f0640 .delay 1 (10000,10000,10000) L_0x12f0640/d;
L_0x12f1690/d .functor XOR 1, L_0x12f9d60, L_0x12f9ec0, C4<0>, C4<0>;
L_0x12f1690 .delay 1 (30000,30000,30000) L_0x12f1690/d;
L_0x2b0ab3d06a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12f1d40/d .functor OR 1, L_0x2b0ab3d06a88, L_0x2b0ab3d06ad0, C4<0>, C4<0>;
L_0x12f1d40 .delay 1 (30000,30000,30000) L_0x12f1d40/d;
L_0x12f1f40/d .functor AND 1, L_0x12f9d60, L_0x12f9ec0, C4<1>, C4<1>;
L_0x12f1f40 .delay 1 (30000,30000,30000) L_0x12f1f40/d;
L_0x12f2000/d .functor NAND 1, L_0x12f9d60, L_0x12f9ec0, C4<1>, C4<1>;
L_0x12f2000 .delay 1 (20000,20000,20000) L_0x12f2000/d;
L_0x12f2160/d .functor XOR 1, L_0x12f9d60, L_0x12f9ec0, C4<0>, C4<0>;
L_0x12f2160 .delay 1 (20000,20000,20000) L_0x12f2160/d;
L_0x12f2610/d .functor OR 1, L_0x12f9d60, L_0x12f9ec0, C4<0>, C4<0>;
L_0x12f2610 .delay 1 (30000,30000,30000) L_0x12f2610/d;
L_0x12f9c60/d .functor NOT 1, L_0x12f5ea0, C4<0>, C4<0>, C4<0>;
L_0x12f9c60 .delay 1 (10000,10000,10000) L_0x12f9c60/d;
v0x11769b0_0 .net "A", 0 0, L_0x12f9d60;  1 drivers
v0x1176a70_0 .net "A_", 0 0, L_0x12f0530;  1 drivers
v0x1176b30_0 .net "B", 0 0, L_0x12f9ec0;  1 drivers
v0x1176c00_0 .net "B_", 0 0, L_0x12f0640;  1 drivers
v0x1176ca0_0 .net *"_s12", 0 0, L_0x12f1d40;  1 drivers
v0x1176d90_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06a88;  1 drivers
v0x1176e50_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06ad0;  1 drivers
v0x1176f30_0 .net *"_s18", 0 0, L_0x12f1f40;  1 drivers
v0x1177010_0 .net *"_s20", 0 0, L_0x12f2000;  1 drivers
v0x1177180_0 .net *"_s22", 0 0, L_0x12f2160;  1 drivers
v0x1177260_0 .net *"_s24", 0 0, L_0x12f2610;  1 drivers
o0x2b0ab3cde248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1177340_0 name=_s30
o0x2b0ab3cde278 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1177420_0 name=_s32
v0x1177500_0 .net *"_s8", 0 0, L_0x12f1690;  1 drivers
v0x11775e0_0 .net "carryin", 0 0, L_0x12f0290;  1 drivers
v0x1177680_0 .net "carryout", 0 0, L_0x12f9900;  1 drivers
v0x1177720_0 .net "carryouts", 7 0, L_0x13557a0;  1 drivers
v0x11778d0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1177970_0 .net "result", 0 0, L_0x12f5ea0;  1 drivers
v0x1177a60_0 .net "results", 7 0, L_0x12f23e0;  1 drivers
v0x1177b70_0 .net "zero", 0 0, L_0x12f9c60;  1 drivers
LS_0x12f23e0_0_0 .concat8 [ 1 1 1 1], L_0x12f0b60, L_0x12f1190, L_0x12f1690, L_0x12f1d40;
LS_0x12f23e0_0_4 .concat8 [ 1 1 1 1], L_0x12f1f40, L_0x12f2000, L_0x12f2160, L_0x12f2610;
L_0x12f23e0 .concat8 [ 4 4 0 0], LS_0x12f23e0_0_0, LS_0x12f23e0_0_4;
LS_0x13557a0_0_0 .concat [ 1 1 1 1], L_0x12f0e10, L_0x12f1530, o0x2b0ab3cde248, L_0x12f1b90;
LS_0x13557a0_0_4 .concat [ 4 0 0 0], o0x2b0ab3cde278;
L_0x13557a0 .concat [ 4 4 0 0], LS_0x13557a0_0_0, LS_0x13557a0_0_4;
S_0x1168500 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1168280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12f0e10/d .functor OR 1, L_0x12f08f0, L_0x12f0cb0, C4<0>, C4<0>;
L_0x12f0e10 .delay 1 (30000,30000,30000) L_0x12f0e10/d;
v0x1169330_0 .net "a", 0 0, L_0x12f9d60;  alias, 1 drivers
v0x11693f0_0 .net "b", 0 0, L_0x12f9ec0;  alias, 1 drivers
v0x11694c0_0 .net "c1", 0 0, L_0x12f08f0;  1 drivers
v0x11695c0_0 .net "c2", 0 0, L_0x12f0cb0;  1 drivers
v0x1169690_0 .net "carryin", 0 0, L_0x12f0290;  alias, 1 drivers
v0x1169780_0 .net "carryout", 0 0, L_0x12f0e10;  1 drivers
v0x1169820_0 .net "s1", 0 0, L_0x12f0830;  1 drivers
v0x1169910_0 .net "sum", 0 0, L_0x12f0b60;  1 drivers
S_0x1168770 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1168500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12f0830/d .functor XOR 1, L_0x12f9d60, L_0x12f9ec0, C4<0>, C4<0>;
L_0x12f0830 .delay 1 (30000,30000,30000) L_0x12f0830/d;
L_0x12f08f0/d .functor AND 1, L_0x12f9d60, L_0x12f9ec0, C4<1>, C4<1>;
L_0x12f08f0 .delay 1 (30000,30000,30000) L_0x12f08f0/d;
v0x11689d0_0 .net "a", 0 0, L_0x12f9d60;  alias, 1 drivers
v0x1168ab0_0 .net "b", 0 0, L_0x12f9ec0;  alias, 1 drivers
v0x1168b70_0 .net "carryout", 0 0, L_0x12f08f0;  alias, 1 drivers
v0x1168c10_0 .net "sum", 0 0, L_0x12f0830;  alias, 1 drivers
S_0x1168d50 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1168500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12f0b60/d .functor XOR 1, L_0x12f0830, L_0x12f0290, C4<0>, C4<0>;
L_0x12f0b60 .delay 1 (30000,30000,30000) L_0x12f0b60/d;
L_0x12f0cb0/d .functor AND 1, L_0x12f0830, L_0x12f0290, C4<1>, C4<1>;
L_0x12f0cb0 .delay 1 (30000,30000,30000) L_0x12f0cb0/d;
v0x1168fb0_0 .net "a", 0 0, L_0x12f0830;  alias, 1 drivers
v0x1169050_0 .net "b", 0 0, L_0x12f0290;  alias, 1 drivers
v0x11690f0_0 .net "carryout", 0 0, L_0x12f0cb0;  alias, 1 drivers
v0x11691c0_0 .net "sum", 0 0, L_0x12f0b60;  alias, 1 drivers
S_0x11699e0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1168280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x116edd0_0 .net "ands", 7 0, L_0x12f7900;  1 drivers
v0x116eee0_0 .net "in", 7 0, L_0x13557a0;  alias, 1 drivers
v0x116efa0_0 .net "out", 0 0, L_0x12f9900;  alias, 1 drivers
v0x116f070_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1169c00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11699e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x116c330_0 .net "A", 7 0, L_0x13557a0;  alias, 1 drivers
v0x116c430_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x116c4f0_0 .net *"_s0", 0 0, L_0x12f6140;  1 drivers
v0x116c5b0_0 .net *"_s12", 0 0, L_0x12f6ab0;  1 drivers
v0x116c690_0 .net *"_s16", 0 0, L_0x12f6e10;  1 drivers
v0x116c7c0_0 .net *"_s20", 0 0, L_0x12f7180;  1 drivers
v0x116c8a0_0 .net *"_s24", 0 0, L_0x12f7570;  1 drivers
v0x116c980_0 .net *"_s28", 0 0, L_0x12f7500;  1 drivers
v0x116ca60_0 .net *"_s4", 0 0, L_0x12f6450;  1 drivers
v0x116cbd0_0 .net *"_s8", 0 0, L_0x12f67a0;  1 drivers
v0x116ccb0_0 .net "out", 7 0, L_0x12f7900;  alias, 1 drivers
L_0x12f6200 .part L_0x13557a0, 0, 1;
L_0x12f6360 .part v0x12010b0_0, 0, 1;
L_0x12f6510 .part L_0x13557a0, 1, 1;
L_0x12f6700 .part v0x12010b0_0, 1, 1;
L_0x12f6860 .part L_0x13557a0, 2, 1;
L_0x12f69c0 .part v0x12010b0_0, 2, 1;
L_0x12f6b70 .part L_0x13557a0, 3, 1;
L_0x12f6cd0 .part v0x12010b0_0, 3, 1;
L_0x12f6ed0 .part L_0x13557a0, 4, 1;
L_0x12f7030 .part v0x12010b0_0, 4, 1;
L_0x12f71f0 .part L_0x13557a0, 5, 1;
L_0x12f7460 .part v0x12010b0_0, 5, 1;
L_0x12f7630 .part L_0x13557a0, 6, 1;
L_0x12f7790 .part v0x12010b0_0, 6, 1;
LS_0x12f7900_0_0 .concat8 [ 1 1 1 1], L_0x12f6140, L_0x12f6450, L_0x12f67a0, L_0x12f6ab0;
LS_0x12f7900_0_4 .concat8 [ 1 1 1 1], L_0x12f6e10, L_0x12f7180, L_0x12f7570, L_0x12f7500;
L_0x12f7900 .concat8 [ 4 4 0 0], LS_0x12f7900_0_0, LS_0x12f7900_0_4;
L_0x12f7cc0 .part L_0x13557a0, 7, 1;
L_0x12f7eb0 .part v0x12010b0_0, 7, 1;
S_0x1169e60 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116a070 .param/l "i" 0 4 54, +C4<00>;
L_0x12f6140/d .functor AND 1, L_0x12f6200, L_0x12f6360, C4<1>, C4<1>;
L_0x12f6140 .delay 1 (30000,30000,30000) L_0x12f6140/d;
v0x116a150_0 .net *"_s0", 0 0, L_0x12f6200;  1 drivers
v0x116a230_0 .net *"_s1", 0 0, L_0x12f6360;  1 drivers
S_0x116a310 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116a520 .param/l "i" 0 4 54, +C4<01>;
L_0x12f6450/d .functor AND 1, L_0x12f6510, L_0x12f6700, C4<1>, C4<1>;
L_0x12f6450 .delay 1 (30000,30000,30000) L_0x12f6450/d;
v0x116a5e0_0 .net *"_s0", 0 0, L_0x12f6510;  1 drivers
v0x116a6c0_0 .net *"_s1", 0 0, L_0x12f6700;  1 drivers
S_0x116a7a0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116a9b0 .param/l "i" 0 4 54, +C4<010>;
L_0x12f67a0/d .functor AND 1, L_0x12f6860, L_0x12f69c0, C4<1>, C4<1>;
L_0x12f67a0 .delay 1 (30000,30000,30000) L_0x12f67a0/d;
v0x116aa50_0 .net *"_s0", 0 0, L_0x12f6860;  1 drivers
v0x116ab30_0 .net *"_s1", 0 0, L_0x12f69c0;  1 drivers
S_0x116ac10 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116ae20 .param/l "i" 0 4 54, +C4<011>;
L_0x12f6ab0/d .functor AND 1, L_0x12f6b70, L_0x12f6cd0, C4<1>, C4<1>;
L_0x12f6ab0 .delay 1 (30000,30000,30000) L_0x12f6ab0/d;
v0x116aee0_0 .net *"_s0", 0 0, L_0x12f6b70;  1 drivers
v0x116afc0_0 .net *"_s1", 0 0, L_0x12f6cd0;  1 drivers
S_0x116b0a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116b300 .param/l "i" 0 4 54, +C4<0100>;
L_0x12f6e10/d .functor AND 1, L_0x12f6ed0, L_0x12f7030, C4<1>, C4<1>;
L_0x12f6e10 .delay 1 (30000,30000,30000) L_0x12f6e10/d;
v0x116b3c0_0 .net *"_s0", 0 0, L_0x12f6ed0;  1 drivers
v0x116b4a0_0 .net *"_s1", 0 0, L_0x12f7030;  1 drivers
S_0x116b580 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116b790 .param/l "i" 0 4 54, +C4<0101>;
L_0x12f7180/d .functor AND 1, L_0x12f71f0, L_0x12f7460, C4<1>, C4<1>;
L_0x12f7180 .delay 1 (30000,30000,30000) L_0x12f7180/d;
v0x116b850_0 .net *"_s0", 0 0, L_0x12f71f0;  1 drivers
v0x116b930_0 .net *"_s1", 0 0, L_0x12f7460;  1 drivers
S_0x116ba10 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116bc20 .param/l "i" 0 4 54, +C4<0110>;
L_0x12f7570/d .functor AND 1, L_0x12f7630, L_0x12f7790, C4<1>, C4<1>;
L_0x12f7570 .delay 1 (30000,30000,30000) L_0x12f7570/d;
v0x116bce0_0 .net *"_s0", 0 0, L_0x12f7630;  1 drivers
v0x116bdc0_0 .net *"_s1", 0 0, L_0x12f7790;  1 drivers
S_0x116bea0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1169c00;
 .timescale -9 -12;
P_0x116c090 .param/l "i" 0 4 54, +C4<0111>;
L_0x12f7500/d .functor AND 1, L_0x12f7cc0, L_0x12f7eb0, C4<1>, C4<1>;
L_0x12f7500 .delay 1 (30000,30000,30000) L_0x12f7500/d;
v0x116c170_0 .net *"_s0", 0 0, L_0x12f7cc0;  1 drivers
v0x116c250_0 .net *"_s1", 0 0, L_0x12f7eb0;  1 drivers
S_0x116ce10 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11699e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12f9900/d .functor OR 1, L_0x12f99c0, L_0x12f9b70, C4<0>, C4<0>;
L_0x12f9900 .delay 1 (30000,30000,30000) L_0x12f9900/d;
v0x116e960_0 .net *"_s10", 0 0, L_0x12f99c0;  1 drivers
v0x116ea40_0 .net *"_s12", 0 0, L_0x12f9b70;  1 drivers
v0x116eb20_0 .net "in", 7 0, L_0x12f7900;  alias, 1 drivers
v0x116ebf0_0 .net "ors", 1 0, L_0x12f9720;  1 drivers
v0x116ecb0_0 .net "out", 0 0, L_0x12f9900;  alias, 1 drivers
L_0x12f8af0 .part L_0x12f7900, 0, 4;
L_0x12f9720 .concat8 [ 1 1 0 0], L_0x12f87e0, L_0x12f9410;
L_0x12f9860 .part L_0x12f7900, 4, 4;
L_0x12f99c0 .part L_0x12f9720, 0, 1;
L_0x12f9b70 .part L_0x12f9720, 1, 1;
S_0x116cfd0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x116ce10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12f7fa0/d .functor OR 1, L_0x12f8060, L_0x12f81c0, C4<0>, C4<0>;
L_0x12f7fa0 .delay 1 (30000,30000,30000) L_0x12f7fa0/d;
L_0x12f83f0/d .functor OR 1, L_0x12f8500, L_0x12f8660, C4<0>, C4<0>;
L_0x12f83f0 .delay 1 (30000,30000,30000) L_0x12f83f0/d;
L_0x12f87e0/d .functor OR 1, L_0x12f8850, L_0x12f8a00, C4<0>, C4<0>;
L_0x12f87e0 .delay 1 (30000,30000,30000) L_0x12f87e0/d;
v0x116d220_0 .net *"_s0", 0 0, L_0x12f7fa0;  1 drivers
v0x116d320_0 .net *"_s10", 0 0, L_0x12f8500;  1 drivers
v0x116d400_0 .net *"_s12", 0 0, L_0x12f8660;  1 drivers
v0x116d4c0_0 .net *"_s14", 0 0, L_0x12f8850;  1 drivers
v0x116d5a0_0 .net *"_s16", 0 0, L_0x12f8a00;  1 drivers
v0x116d6d0_0 .net *"_s3", 0 0, L_0x12f8060;  1 drivers
v0x116d7b0_0 .net *"_s5", 0 0, L_0x12f81c0;  1 drivers
v0x116d890_0 .net *"_s6", 0 0, L_0x12f83f0;  1 drivers
v0x116d970_0 .net "in", 3 0, L_0x12f8af0;  1 drivers
v0x116dae0_0 .net "ors", 1 0, L_0x12f8300;  1 drivers
v0x116dbc0_0 .net "out", 0 0, L_0x12f87e0;  1 drivers
L_0x12f8060 .part L_0x12f8af0, 0, 1;
L_0x12f81c0 .part L_0x12f8af0, 1, 1;
L_0x12f8300 .concat8 [ 1 1 0 0], L_0x12f7fa0, L_0x12f83f0;
L_0x12f8500 .part L_0x12f8af0, 2, 1;
L_0x12f8660 .part L_0x12f8af0, 3, 1;
L_0x12f8850 .part L_0x12f8300, 0, 1;
L_0x12f8a00 .part L_0x12f8300, 1, 1;
S_0x116dce0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x116ce10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12f8c20/d .functor OR 1, L_0x12f8c90, L_0x12f8df0, C4<0>, C4<0>;
L_0x12f8c20 .delay 1 (30000,30000,30000) L_0x12f8c20/d;
L_0x12f9020/d .functor OR 1, L_0x12f9130, L_0x12f9290, C4<0>, C4<0>;
L_0x12f9020 .delay 1 (30000,30000,30000) L_0x12f9020/d;
L_0x12f9410/d .functor OR 1, L_0x12f9480, L_0x12f9630, C4<0>, C4<0>;
L_0x12f9410 .delay 1 (30000,30000,30000) L_0x12f9410/d;
v0x116dea0_0 .net *"_s0", 0 0, L_0x12f8c20;  1 drivers
v0x116dfa0_0 .net *"_s10", 0 0, L_0x12f9130;  1 drivers
v0x116e080_0 .net *"_s12", 0 0, L_0x12f9290;  1 drivers
v0x116e140_0 .net *"_s14", 0 0, L_0x12f9480;  1 drivers
v0x116e220_0 .net *"_s16", 0 0, L_0x12f9630;  1 drivers
v0x116e350_0 .net *"_s3", 0 0, L_0x12f8c90;  1 drivers
v0x116e430_0 .net *"_s5", 0 0, L_0x12f8df0;  1 drivers
v0x116e510_0 .net *"_s6", 0 0, L_0x12f9020;  1 drivers
v0x116e5f0_0 .net "in", 3 0, L_0x12f9860;  1 drivers
v0x116e760_0 .net "ors", 1 0, L_0x12f8f30;  1 drivers
v0x116e840_0 .net "out", 0 0, L_0x12f9410;  1 drivers
L_0x12f8c90 .part L_0x12f9860, 0, 1;
L_0x12f8df0 .part L_0x12f9860, 1, 1;
L_0x12f8f30 .concat8 [ 1 1 0 0], L_0x12f8c20, L_0x12f9020;
L_0x12f9130 .part L_0x12f9860, 2, 1;
L_0x12f9290 .part L_0x12f9860, 3, 1;
L_0x12f9480 .part L_0x12f8f30, 0, 1;
L_0x12f9630 .part L_0x12f8f30, 1, 1;
S_0x116f150 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1168280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1174580_0 .net "ands", 7 0, L_0x12f3ea0;  1 drivers
v0x1174690_0 .net "in", 7 0, L_0x12f23e0;  alias, 1 drivers
v0x1174750_0 .net "out", 0 0, L_0x12f5ea0;  alias, 1 drivers
v0x1174820_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x116f3a0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x116f150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1171ae0_0 .net "A", 7 0, L_0x12f23e0;  alias, 1 drivers
v0x1171be0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1171ca0_0 .net *"_s0", 0 0, L_0x12f2770;  1 drivers
v0x1171d60_0 .net *"_s12", 0 0, L_0x12f3130;  1 drivers
v0x1171e40_0 .net *"_s16", 0 0, L_0x12f3490;  1 drivers
v0x1171f70_0 .net *"_s20", 0 0, L_0x12f3860;  1 drivers
v0x1172050_0 .net *"_s24", 0 0, L_0x12f3b90;  1 drivers
v0x1172130_0 .net *"_s28", 0 0, L_0x12f3b20;  1 drivers
v0x1172210_0 .net *"_s4", 0 0, L_0x12f2b10;  1 drivers
v0x1172380_0 .net *"_s8", 0 0, L_0x12f2e20;  1 drivers
v0x1172460_0 .net "out", 7 0, L_0x12f3ea0;  alias, 1 drivers
L_0x12f2880 .part L_0x12f23e0, 0, 1;
L_0x12f2a70 .part v0x12010b0_0, 0, 1;
L_0x12f2bd0 .part L_0x12f23e0, 1, 1;
L_0x12f2d30 .part v0x12010b0_0, 1, 1;
L_0x12f2ee0 .part L_0x12f23e0, 2, 1;
L_0x12f3040 .part v0x12010b0_0, 2, 1;
L_0x12f31f0 .part L_0x12f23e0, 3, 1;
L_0x12f3350 .part v0x12010b0_0, 3, 1;
L_0x12f3550 .part L_0x12f23e0, 4, 1;
L_0x12f37c0 .part v0x12010b0_0, 4, 1;
L_0x12f38d0 .part L_0x12f23e0, 5, 1;
L_0x12f3a30 .part v0x12010b0_0, 5, 1;
L_0x12f3c50 .part L_0x12f23e0, 6, 1;
L_0x12f3db0 .part v0x12010b0_0, 6, 1;
LS_0x12f3ea0_0_0 .concat8 [ 1 1 1 1], L_0x12f2770, L_0x12f2b10, L_0x12f2e20, L_0x12f3130;
LS_0x12f3ea0_0_4 .concat8 [ 1 1 1 1], L_0x12f3490, L_0x12f3860, L_0x12f3b90, L_0x12f3b20;
L_0x12f3ea0 .concat8 [ 4 4 0 0], LS_0x12f3ea0_0_0, LS_0x12f3ea0_0_4;
L_0x12f4260 .part L_0x12f23e0, 7, 1;
L_0x12f4450 .part v0x12010b0_0, 7, 1;
S_0x116f5e0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x116f7f0 .param/l "i" 0 4 54, +C4<00>;
L_0x12f2770/d .functor AND 1, L_0x12f2880, L_0x12f2a70, C4<1>, C4<1>;
L_0x12f2770 .delay 1 (30000,30000,30000) L_0x12f2770/d;
v0x116f8d0_0 .net *"_s0", 0 0, L_0x12f2880;  1 drivers
v0x116f9b0_0 .net *"_s1", 0 0, L_0x12f2a70;  1 drivers
S_0x116fa90 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x116fca0 .param/l "i" 0 4 54, +C4<01>;
L_0x12f2b10/d .functor AND 1, L_0x12f2bd0, L_0x12f2d30, C4<1>, C4<1>;
L_0x12f2b10 .delay 1 (30000,30000,30000) L_0x12f2b10/d;
v0x116fd60_0 .net *"_s0", 0 0, L_0x12f2bd0;  1 drivers
v0x116fe40_0 .net *"_s1", 0 0, L_0x12f2d30;  1 drivers
S_0x116ff20 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x1170160 .param/l "i" 0 4 54, +C4<010>;
L_0x12f2e20/d .functor AND 1, L_0x12f2ee0, L_0x12f3040, C4<1>, C4<1>;
L_0x12f2e20 .delay 1 (30000,30000,30000) L_0x12f2e20/d;
v0x1170200_0 .net *"_s0", 0 0, L_0x12f2ee0;  1 drivers
v0x11702e0_0 .net *"_s1", 0 0, L_0x12f3040;  1 drivers
S_0x11703c0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x11705d0 .param/l "i" 0 4 54, +C4<011>;
L_0x12f3130/d .functor AND 1, L_0x12f31f0, L_0x12f3350, C4<1>, C4<1>;
L_0x12f3130 .delay 1 (30000,30000,30000) L_0x12f3130/d;
v0x1170690_0 .net *"_s0", 0 0, L_0x12f31f0;  1 drivers
v0x1170770_0 .net *"_s1", 0 0, L_0x12f3350;  1 drivers
S_0x1170850 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x1170ab0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12f3490/d .functor AND 1, L_0x12f3550, L_0x12f37c0, C4<1>, C4<1>;
L_0x12f3490 .delay 1 (30000,30000,30000) L_0x12f3490/d;
v0x1170b70_0 .net *"_s0", 0 0, L_0x12f3550;  1 drivers
v0x1170c50_0 .net *"_s1", 0 0, L_0x12f37c0;  1 drivers
S_0x1170d30 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x1170f40 .param/l "i" 0 4 54, +C4<0101>;
L_0x12f3860/d .functor AND 1, L_0x12f38d0, L_0x12f3a30, C4<1>, C4<1>;
L_0x12f3860 .delay 1 (30000,30000,30000) L_0x12f3860/d;
v0x1171000_0 .net *"_s0", 0 0, L_0x12f38d0;  1 drivers
v0x11710e0_0 .net *"_s1", 0 0, L_0x12f3a30;  1 drivers
S_0x11711c0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x11713d0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12f3b90/d .functor AND 1, L_0x12f3c50, L_0x12f3db0, C4<1>, C4<1>;
L_0x12f3b90 .delay 1 (30000,30000,30000) L_0x12f3b90/d;
v0x1171490_0 .net *"_s0", 0 0, L_0x12f3c50;  1 drivers
v0x1171570_0 .net *"_s1", 0 0, L_0x12f3db0;  1 drivers
S_0x1171650 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x116f3a0;
 .timescale -9 -12;
P_0x1171860 .param/l "i" 0 4 54, +C4<0111>;
L_0x12f3b20/d .functor AND 1, L_0x12f4260, L_0x12f4450, C4<1>, C4<1>;
L_0x12f3b20 .delay 1 (30000,30000,30000) L_0x12f3b20/d;
v0x1171920_0 .net *"_s0", 0 0, L_0x12f4260;  1 drivers
v0x1171a00_0 .net *"_s1", 0 0, L_0x12f4450;  1 drivers
S_0x11725c0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x116f150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12f5ea0/d .functor OR 1, L_0x12f5f60, L_0x12f6050, C4<0>, C4<0>;
L_0x12f5ea0 .delay 1 (30000,30000,30000) L_0x12f5ea0/d;
v0x1174110_0 .net *"_s10", 0 0, L_0x12f5f60;  1 drivers
v0x11741f0_0 .net *"_s12", 0 0, L_0x12f6050;  1 drivers
v0x11742d0_0 .net "in", 7 0, L_0x12f3ea0;  alias, 1 drivers
v0x11743a0_0 .net "ors", 1 0, L_0x12f5cc0;  1 drivers
v0x1174460_0 .net "out", 0 0, L_0x12f5ea0;  alias, 1 drivers
L_0x12f5090 .part L_0x12f3ea0, 0, 4;
L_0x12f5cc0 .concat8 [ 1 1 0 0], L_0x12f4d80, L_0x12f59b0;
L_0x12f5e00 .part L_0x12f3ea0, 4, 4;
L_0x12f5f60 .part L_0x12f5cc0, 0, 1;
L_0x12f6050 .part L_0x12f5cc0, 1, 1;
S_0x1172780 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11725c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12f4540/d .functor OR 1, L_0x12f4600, L_0x12f4760, C4<0>, C4<0>;
L_0x12f4540 .delay 1 (30000,30000,30000) L_0x12f4540/d;
L_0x12f4990/d .functor OR 1, L_0x12f4aa0, L_0x12f4c00, C4<0>, C4<0>;
L_0x12f4990 .delay 1 (30000,30000,30000) L_0x12f4990/d;
L_0x12f4d80/d .functor OR 1, L_0x12f4df0, L_0x12f4fa0, C4<0>, C4<0>;
L_0x12f4d80 .delay 1 (30000,30000,30000) L_0x12f4d80/d;
v0x11729d0_0 .net *"_s0", 0 0, L_0x12f4540;  1 drivers
v0x1172ad0_0 .net *"_s10", 0 0, L_0x12f4aa0;  1 drivers
v0x1172bb0_0 .net *"_s12", 0 0, L_0x12f4c00;  1 drivers
v0x1172c70_0 .net *"_s14", 0 0, L_0x12f4df0;  1 drivers
v0x1172d50_0 .net *"_s16", 0 0, L_0x12f4fa0;  1 drivers
v0x1172e80_0 .net *"_s3", 0 0, L_0x12f4600;  1 drivers
v0x1172f60_0 .net *"_s5", 0 0, L_0x12f4760;  1 drivers
v0x1173040_0 .net *"_s6", 0 0, L_0x12f4990;  1 drivers
v0x1173120_0 .net "in", 3 0, L_0x12f5090;  1 drivers
v0x1173290_0 .net "ors", 1 0, L_0x12f48a0;  1 drivers
v0x1173370_0 .net "out", 0 0, L_0x12f4d80;  1 drivers
L_0x12f4600 .part L_0x12f5090, 0, 1;
L_0x12f4760 .part L_0x12f5090, 1, 1;
L_0x12f48a0 .concat8 [ 1 1 0 0], L_0x12f4540, L_0x12f4990;
L_0x12f4aa0 .part L_0x12f5090, 2, 1;
L_0x12f4c00 .part L_0x12f5090, 3, 1;
L_0x12f4df0 .part L_0x12f48a0, 0, 1;
L_0x12f4fa0 .part L_0x12f48a0, 1, 1;
S_0x1173490 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11725c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12f51c0/d .functor OR 1, L_0x12f5230, L_0x12f5390, C4<0>, C4<0>;
L_0x12f51c0 .delay 1 (30000,30000,30000) L_0x12f51c0/d;
L_0x12f55c0/d .functor OR 1, L_0x12f56d0, L_0x12f5830, C4<0>, C4<0>;
L_0x12f55c0 .delay 1 (30000,30000,30000) L_0x12f55c0/d;
L_0x12f59b0/d .functor OR 1, L_0x12f5a20, L_0x12f5bd0, C4<0>, C4<0>;
L_0x12f59b0 .delay 1 (30000,30000,30000) L_0x12f59b0/d;
v0x1173650_0 .net *"_s0", 0 0, L_0x12f51c0;  1 drivers
v0x1173750_0 .net *"_s10", 0 0, L_0x12f56d0;  1 drivers
v0x1173830_0 .net *"_s12", 0 0, L_0x12f5830;  1 drivers
v0x11738f0_0 .net *"_s14", 0 0, L_0x12f5a20;  1 drivers
v0x11739d0_0 .net *"_s16", 0 0, L_0x12f5bd0;  1 drivers
v0x1173b00_0 .net *"_s3", 0 0, L_0x12f5230;  1 drivers
v0x1173be0_0 .net *"_s5", 0 0, L_0x12f5390;  1 drivers
v0x1173cc0_0 .net *"_s6", 0 0, L_0x12f55c0;  1 drivers
v0x1173da0_0 .net "in", 3 0, L_0x12f5e00;  1 drivers
v0x1173f10_0 .net "ors", 1 0, L_0x12f54d0;  1 drivers
v0x1173ff0_0 .net "out", 0 0, L_0x12f59b0;  1 drivers
L_0x12f5230 .part L_0x12f5e00, 0, 1;
L_0x12f5390 .part L_0x12f5e00, 1, 1;
L_0x12f54d0 .concat8 [ 1 1 0 0], L_0x12f51c0, L_0x12f55c0;
L_0x12f56d0 .part L_0x12f5e00, 2, 1;
L_0x12f5830 .part L_0x12f5e00, 3, 1;
L_0x12f5a20 .part L_0x12f54d0, 0, 1;
L_0x12f5bd0 .part L_0x12f54d0, 1, 1;
S_0x1174900 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1168280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12f1750/d .functor XNOR 1, L_0x12f9d60, L_0x12f9ec0, C4<0>, C4<0>;
L_0x12f1750 .delay 1 (20000,20000,20000) L_0x12f1750/d;
L_0x12f19c0/d .functor AND 1, L_0x12f9d60, L_0x12f0640, C4<1>, C4<1>;
L_0x12f19c0 .delay 1 (30000,30000,30000) L_0x12f19c0/d;
L_0x12f1a30/d .functor AND 1, L_0x12f1750, L_0x12f0290, C4<1>, C4<1>;
L_0x12f1a30 .delay 1 (30000,30000,30000) L_0x12f1a30/d;
L_0x12f1b90/d .functor OR 1, L_0x12f1a30, L_0x12f19c0, C4<0>, C4<0>;
L_0x12f1b90 .delay 1 (30000,30000,30000) L_0x12f1b90/d;
v0x1174bb0_0 .net "a", 0 0, L_0x12f9d60;  alias, 1 drivers
v0x1174ca0_0 .net "a_", 0 0, L_0x12f0530;  alias, 1 drivers
v0x1174d60_0 .net "b", 0 0, L_0x12f9ec0;  alias, 1 drivers
v0x1174e50_0 .net "b_", 0 0, L_0x12f0640;  alias, 1 drivers
v0x1174ef0_0 .net "carryin", 0 0, L_0x12f0290;  alias, 1 drivers
v0x1175030_0 .net "eq", 0 0, L_0x12f1750;  1 drivers
v0x11750f0_0 .net "lt", 0 0, L_0x12f19c0;  1 drivers
v0x11751b0_0 .net "out", 0 0, L_0x12f1b90;  1 drivers
v0x1175270_0 .net "w0", 0 0, L_0x12f1a30;  1 drivers
S_0x11754c0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1168280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12f1530/d .functor OR 1, L_0x12f1030, L_0x1176720, C4<0>, C4<0>;
L_0x12f1530 .delay 1 (30000,30000,30000) L_0x12f1530/d;
v0x11762b0_0 .net "a", 0 0, L_0x12f9d60;  alias, 1 drivers
v0x1176400_0 .net "b", 0 0, L_0x12f0640;  alias, 1 drivers
v0x11764c0_0 .net "c1", 0 0, L_0x12f1030;  1 drivers
v0x1176560_0 .net "c2", 0 0, L_0x1176720;  1 drivers
v0x1176630_0 .net "carryin", 0 0, L_0x12f0290;  alias, 1 drivers
v0x11767b0_0 .net "carryout", 0 0, L_0x12f1530;  1 drivers
v0x1176850_0 .net "s1", 0 0, L_0x12f0f70;  1 drivers
v0x11768f0_0 .net "sum", 0 0, L_0x12f1190;  1 drivers
S_0x1175710 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11754c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12f0f70/d .functor XOR 1, L_0x12f9d60, L_0x12f0640, C4<0>, C4<0>;
L_0x12f0f70 .delay 1 (30000,30000,30000) L_0x12f0f70/d;
L_0x12f1030/d .functor AND 1, L_0x12f9d60, L_0x12f0640, C4<1>, C4<1>;
L_0x12f1030 .delay 1 (30000,30000,30000) L_0x12f1030/d;
v0x1175970_0 .net "a", 0 0, L_0x12f9d60;  alias, 1 drivers
v0x1175a30_0 .net "b", 0 0, L_0x12f0640;  alias, 1 drivers
v0x1175af0_0 .net "carryout", 0 0, L_0x12f1030;  alias, 1 drivers
v0x1175b90_0 .net "sum", 0 0, L_0x12f0f70;  alias, 1 drivers
S_0x1175cc0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11754c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12f1190/d .functor XOR 1, L_0x12f0f70, L_0x12f0290, C4<0>, C4<0>;
L_0x12f1190 .delay 1 (30000,30000,30000) L_0x12f1190/d;
L_0x1176720/d .functor AND 1, L_0x12f0f70, L_0x12f0290, C4<1>, C4<1>;
L_0x1176720 .delay 1 (30000,30000,30000) L_0x1176720/d;
v0x1175f20_0 .net "a", 0 0, L_0x12f0f70;  alias, 1 drivers
v0x1175ff0_0 .net "b", 0 0, L_0x12f0290;  alias, 1 drivers
v0x1176090_0 .net "carryout", 0 0, L_0x1176720;  alias, 1 drivers
v0x1176160_0 .net "sum", 0 0, L_0x12f1190;  alias, 1 drivers
S_0x1177d10 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1167fb0;
 .timescale -9 -12;
L_0x2b0ab3d06b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12f9e00/d .functor OR 1, L_0x2b0ab3d06b18, L_0x2b0ab3d06b60, C4<0>, C4<0>;
L_0x12f9e00 .delay 1 (30000,30000,30000) L_0x12f9e00/d;
v0x1177f00_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06b18;  1 drivers
v0x1177fe0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06b60;  1 drivers
S_0x11780c0 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11782d0 .param/l "i" 0 3 41, +C4<011001>;
S_0x1178390 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x11780c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12f0420/d .functor NOT 1, L_0x13039c0, C4<0>, C4<0>, C4<0>;
L_0x12f0420 .delay 1 (10000,10000,10000) L_0x12f0420/d;
L_0x12fa260/d .functor NOT 1, L_0x12f9f60, C4<0>, C4<0>, C4<0>;
L_0x12fa260 .delay 1 (10000,10000,10000) L_0x12fa260/d;
L_0x12fb1a0/d .functor XOR 1, L_0x13039c0, L_0x12f9f60, C4<0>, C4<0>;
L_0x12fb1a0 .delay 1 (30000,30000,30000) L_0x12fb1a0/d;
L_0x2b0ab3d06ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12fb850/d .functor OR 1, L_0x2b0ab3d06ba8, L_0x2b0ab3d06bf0, C4<0>, C4<0>;
L_0x12fb850 .delay 1 (30000,30000,30000) L_0x12fb850/d;
L_0x12fba50/d .functor AND 1, L_0x13039c0, L_0x12f9f60, C4<1>, C4<1>;
L_0x12fba50 .delay 1 (30000,30000,30000) L_0x12fba50/d;
L_0x12fbb10/d .functor NAND 1, L_0x13039c0, L_0x12f9f60, C4<1>, C4<1>;
L_0x12fbb10 .delay 1 (20000,20000,20000) L_0x12fbb10/d;
L_0x12fbc70/d .functor XOR 1, L_0x13039c0, L_0x12f9f60, C4<0>, C4<0>;
L_0x12fbc70 .delay 1 (20000,20000,20000) L_0x12fbc70/d;
L_0x12fc120/d .functor OR 1, L_0x13039c0, L_0x12f9f60, C4<0>, C4<0>;
L_0x12fc120 .delay 1 (30000,30000,30000) L_0x12fc120/d;
L_0x13038c0/d .functor NOT 1, L_0x12ffa90, C4<0>, C4<0>, C4<0>;
L_0x13038c0 .delay 1 (10000,10000,10000) L_0x13038c0/d;
v0x11872c0_0 .net "A", 0 0, L_0x13039c0;  1 drivers
v0x1187380_0 .net "A_", 0 0, L_0x12f0420;  1 drivers
v0x1187440_0 .net "B", 0 0, L_0x12f9f60;  1 drivers
v0x1187510_0 .net "B_", 0 0, L_0x12fa260;  1 drivers
v0x11875b0_0 .net *"_s12", 0 0, L_0x12fb850;  1 drivers
v0x11876a0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06ba8;  1 drivers
v0x1187760_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06bf0;  1 drivers
v0x1187840_0 .net *"_s18", 0 0, L_0x12fba50;  1 drivers
v0x1187920_0 .net *"_s20", 0 0, L_0x12fbb10;  1 drivers
v0x1187a90_0 .net *"_s22", 0 0, L_0x12fbc70;  1 drivers
v0x1187b70_0 .net *"_s24", 0 0, L_0x12fc120;  1 drivers
o0x2b0ab3ce0798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1187c50_0 name=_s30
o0x2b0ab3ce07c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1187d30_0 name=_s32
v0x1187e10_0 .net *"_s8", 0 0, L_0x12fb1a0;  1 drivers
v0x1187ef0_0 .net "carryin", 0 0, L_0x12fa000;  1 drivers
v0x1187f90_0 .net "carryout", 0 0, L_0x1303560;  1 drivers
v0x1188030_0 .net "carryouts", 7 0, L_0x1355970;  1 drivers
v0x11881e0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1188280_0 .net "result", 0 0, L_0x12ffa90;  1 drivers
v0x1188370_0 .net "results", 7 0, L_0x12fbef0;  1 drivers
v0x1188480_0 .net "zero", 0 0, L_0x13038c0;  1 drivers
LS_0x12fbef0_0_0 .concat8 [ 1 1 1 1], L_0x12fa6c0, L_0x12facf0, L_0x12fb1a0, L_0x12fb850;
LS_0x12fbef0_0_4 .concat8 [ 1 1 1 1], L_0x12fba50, L_0x12fbb10, L_0x12fbc70, L_0x12fc120;
L_0x12fbef0 .concat8 [ 4 4 0 0], LS_0x12fbef0_0_0, LS_0x12fbef0_0_4;
LS_0x1355970_0_0 .concat [ 1 1 1 1], L_0x12fa970, L_0x12fb040, o0x2b0ab3ce0798, L_0x12fb6a0;
LS_0x1355970_0_4 .concat [ 4 0 0 0], o0x2b0ab3ce07c8;
L_0x1355970 .concat [ 4 4 0 0], LS_0x1355970_0_0, LS_0x1355970_0_4;
S_0x1178610 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1178390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12fa970/d .functor OR 1, L_0x12fa450, L_0x12fa810, C4<0>, C4<0>;
L_0x12fa970 .delay 1 (30000,30000,30000) L_0x12fa970/d;
v0x1179440_0 .net "a", 0 0, L_0x13039c0;  alias, 1 drivers
v0x1179500_0 .net "b", 0 0, L_0x12f9f60;  alias, 1 drivers
v0x11795d0_0 .net "c1", 0 0, L_0x12fa450;  1 drivers
v0x11796d0_0 .net "c2", 0 0, L_0x12fa810;  1 drivers
v0x11797a0_0 .net "carryin", 0 0, L_0x12fa000;  alias, 1 drivers
v0x1179890_0 .net "carryout", 0 0, L_0x12fa970;  1 drivers
v0x1179930_0 .net "s1", 0 0, L_0x12f7880;  1 drivers
v0x1179a20_0 .net "sum", 0 0, L_0x12fa6c0;  1 drivers
S_0x1178880 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1178610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12f7880/d .functor XOR 1, L_0x13039c0, L_0x12f9f60, C4<0>, C4<0>;
L_0x12f7880 .delay 1 (30000,30000,30000) L_0x12f7880/d;
L_0x12fa450/d .functor AND 1, L_0x13039c0, L_0x12f9f60, C4<1>, C4<1>;
L_0x12fa450 .delay 1 (30000,30000,30000) L_0x12fa450/d;
v0x1178ae0_0 .net "a", 0 0, L_0x13039c0;  alias, 1 drivers
v0x1178bc0_0 .net "b", 0 0, L_0x12f9f60;  alias, 1 drivers
v0x1178c80_0 .net "carryout", 0 0, L_0x12fa450;  alias, 1 drivers
v0x1178d20_0 .net "sum", 0 0, L_0x12f7880;  alias, 1 drivers
S_0x1178e60 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1178610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12fa6c0/d .functor XOR 1, L_0x12f7880, L_0x12fa000, C4<0>, C4<0>;
L_0x12fa6c0 .delay 1 (30000,30000,30000) L_0x12fa6c0/d;
L_0x12fa810/d .functor AND 1, L_0x12f7880, L_0x12fa000, C4<1>, C4<1>;
L_0x12fa810 .delay 1 (30000,30000,30000) L_0x12fa810/d;
v0x11790c0_0 .net "a", 0 0, L_0x12f7880;  alias, 1 drivers
v0x1179160_0 .net "b", 0 0, L_0x12fa000;  alias, 1 drivers
v0x1179200_0 .net "carryout", 0 0, L_0x12fa810;  alias, 1 drivers
v0x11792d0_0 .net "sum", 0 0, L_0x12fa6c0;  alias, 1 drivers
S_0x1179af0 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1178390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x117eee0_0 .net "ands", 7 0, L_0x1301560;  1 drivers
v0x117eff0_0 .net "in", 7 0, L_0x1355970;  alias, 1 drivers
v0x117f0b0_0 .net "out", 0 0, L_0x1303560;  alias, 1 drivers
v0x117f180_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x1179d10 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1179af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x117c440_0 .net "A", 7 0, L_0x1355970;  alias, 1 drivers
v0x117c540_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x117c600_0 .net *"_s0", 0 0, L_0x12ffdf0;  1 drivers
v0x117c6c0_0 .net *"_s12", 0 0, L_0x1300760;  1 drivers
v0x117c7a0_0 .net *"_s16", 0 0, L_0x1300ac0;  1 drivers
v0x117c8d0_0 .net *"_s20", 0 0, L_0x1300e30;  1 drivers
v0x117c9b0_0 .net *"_s24", 0 0, L_0x1301250;  1 drivers
v0x117ca90_0 .net *"_s28", 0 0, L_0x13011e0;  1 drivers
v0x117cb70_0 .net *"_s4", 0 0, L_0x1300100;  1 drivers
v0x117cce0_0 .net *"_s8", 0 0, L_0x1300450;  1 drivers
v0x117cdc0_0 .net "out", 7 0, L_0x1301560;  alias, 1 drivers
L_0x12ffeb0 .part L_0x1355970, 0, 1;
L_0x1300010 .part v0x12010b0_0, 0, 1;
L_0x13001c0 .part L_0x1355970, 1, 1;
L_0x13003b0 .part v0x12010b0_0, 1, 1;
L_0x1300510 .part L_0x1355970, 2, 1;
L_0x1300670 .part v0x12010b0_0, 2, 1;
L_0x1300820 .part L_0x1355970, 3, 1;
L_0x1300980 .part v0x12010b0_0, 3, 1;
L_0x1300be0 .part L_0x1355970, 4, 1;
L_0x1300d40 .part v0x12010b0_0, 4, 1;
L_0x1300ed0 .part L_0x1355970, 5, 1;
L_0x1301140 .part v0x12010b0_0, 5, 1;
L_0x1301310 .part L_0x1355970, 6, 1;
L_0x1301470 .part v0x12010b0_0, 6, 1;
LS_0x1301560_0_0 .concat8 [ 1 1 1 1], L_0x12ffdf0, L_0x1300100, L_0x1300450, L_0x1300760;
LS_0x1301560_0_4 .concat8 [ 1 1 1 1], L_0x1300ac0, L_0x1300e30, L_0x1301250, L_0x13011e0;
L_0x1301560 .concat8 [ 4 4 0 0], LS_0x1301560_0_0, LS_0x1301560_0_4;
L_0x1301920 .part L_0x1355970, 7, 1;
L_0x1301b10 .part v0x12010b0_0, 7, 1;
S_0x1179f70 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117a180 .param/l "i" 0 4 54, +C4<00>;
L_0x12ffdf0/d .functor AND 1, L_0x12ffeb0, L_0x1300010, C4<1>, C4<1>;
L_0x12ffdf0 .delay 1 (30000,30000,30000) L_0x12ffdf0/d;
v0x117a260_0 .net *"_s0", 0 0, L_0x12ffeb0;  1 drivers
v0x117a340_0 .net *"_s1", 0 0, L_0x1300010;  1 drivers
S_0x117a420 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117a630 .param/l "i" 0 4 54, +C4<01>;
L_0x1300100/d .functor AND 1, L_0x13001c0, L_0x13003b0, C4<1>, C4<1>;
L_0x1300100 .delay 1 (30000,30000,30000) L_0x1300100/d;
v0x117a6f0_0 .net *"_s0", 0 0, L_0x13001c0;  1 drivers
v0x117a7d0_0 .net *"_s1", 0 0, L_0x13003b0;  1 drivers
S_0x117a8b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117aac0 .param/l "i" 0 4 54, +C4<010>;
L_0x1300450/d .functor AND 1, L_0x1300510, L_0x1300670, C4<1>, C4<1>;
L_0x1300450 .delay 1 (30000,30000,30000) L_0x1300450/d;
v0x117ab60_0 .net *"_s0", 0 0, L_0x1300510;  1 drivers
v0x117ac40_0 .net *"_s1", 0 0, L_0x1300670;  1 drivers
S_0x117ad20 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117af30 .param/l "i" 0 4 54, +C4<011>;
L_0x1300760/d .functor AND 1, L_0x1300820, L_0x1300980, C4<1>, C4<1>;
L_0x1300760 .delay 1 (30000,30000,30000) L_0x1300760/d;
v0x117aff0_0 .net *"_s0", 0 0, L_0x1300820;  1 drivers
v0x117b0d0_0 .net *"_s1", 0 0, L_0x1300980;  1 drivers
S_0x117b1b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117b410 .param/l "i" 0 4 54, +C4<0100>;
L_0x1300ac0/d .functor AND 1, L_0x1300be0, L_0x1300d40, C4<1>, C4<1>;
L_0x1300ac0 .delay 1 (30000,30000,30000) L_0x1300ac0/d;
v0x117b4d0_0 .net *"_s0", 0 0, L_0x1300be0;  1 drivers
v0x117b5b0_0 .net *"_s1", 0 0, L_0x1300d40;  1 drivers
S_0x117b690 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117b8a0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1300e30/d .functor AND 1, L_0x1300ed0, L_0x1301140, C4<1>, C4<1>;
L_0x1300e30 .delay 1 (30000,30000,30000) L_0x1300e30/d;
v0x117b960_0 .net *"_s0", 0 0, L_0x1300ed0;  1 drivers
v0x117ba40_0 .net *"_s1", 0 0, L_0x1301140;  1 drivers
S_0x117bb20 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117bd30 .param/l "i" 0 4 54, +C4<0110>;
L_0x1301250/d .functor AND 1, L_0x1301310, L_0x1301470, C4<1>, C4<1>;
L_0x1301250 .delay 1 (30000,30000,30000) L_0x1301250/d;
v0x117bdf0_0 .net *"_s0", 0 0, L_0x1301310;  1 drivers
v0x117bed0_0 .net *"_s1", 0 0, L_0x1301470;  1 drivers
S_0x117bfb0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1179d10;
 .timescale -9 -12;
P_0x117c1c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x13011e0/d .functor AND 1, L_0x1301920, L_0x1301b10, C4<1>, C4<1>;
L_0x13011e0 .delay 1 (30000,30000,30000) L_0x13011e0/d;
v0x117c280_0 .net *"_s0", 0 0, L_0x1301920;  1 drivers
v0x117c360_0 .net *"_s1", 0 0, L_0x1301b10;  1 drivers
S_0x117cf20 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1179af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1303560/d .functor OR 1, L_0x1303620, L_0x13037d0, C4<0>, C4<0>;
L_0x1303560 .delay 1 (30000,30000,30000) L_0x1303560/d;
v0x117ea70_0 .net *"_s10", 0 0, L_0x1303620;  1 drivers
v0x117eb50_0 .net *"_s12", 0 0, L_0x13037d0;  1 drivers
v0x117ec30_0 .net "in", 7 0, L_0x1301560;  alias, 1 drivers
v0x117ed00_0 .net "ors", 1 0, L_0x1303380;  1 drivers
v0x117edc0_0 .net "out", 0 0, L_0x1303560;  alias, 1 drivers
L_0x1302750 .part L_0x1301560, 0, 4;
L_0x1303380 .concat8 [ 1 1 0 0], L_0x1302440, L_0x1303070;
L_0x13034c0 .part L_0x1301560, 4, 4;
L_0x1303620 .part L_0x1303380, 0, 1;
L_0x13037d0 .part L_0x1303380, 1, 1;
S_0x117d0e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x117cf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1301c00/d .functor OR 1, L_0x1301cc0, L_0x1301e20, C4<0>, C4<0>;
L_0x1301c00 .delay 1 (30000,30000,30000) L_0x1301c00/d;
L_0x1302050/d .functor OR 1, L_0x1302160, L_0x13022c0, C4<0>, C4<0>;
L_0x1302050 .delay 1 (30000,30000,30000) L_0x1302050/d;
L_0x1302440/d .functor OR 1, L_0x13024b0, L_0x1302660, C4<0>, C4<0>;
L_0x1302440 .delay 1 (30000,30000,30000) L_0x1302440/d;
v0x117d330_0 .net *"_s0", 0 0, L_0x1301c00;  1 drivers
v0x117d430_0 .net *"_s10", 0 0, L_0x1302160;  1 drivers
v0x117d510_0 .net *"_s12", 0 0, L_0x13022c0;  1 drivers
v0x117d5d0_0 .net *"_s14", 0 0, L_0x13024b0;  1 drivers
v0x117d6b0_0 .net *"_s16", 0 0, L_0x1302660;  1 drivers
v0x117d7e0_0 .net *"_s3", 0 0, L_0x1301cc0;  1 drivers
v0x117d8c0_0 .net *"_s5", 0 0, L_0x1301e20;  1 drivers
v0x117d9a0_0 .net *"_s6", 0 0, L_0x1302050;  1 drivers
v0x117da80_0 .net "in", 3 0, L_0x1302750;  1 drivers
v0x117dbf0_0 .net "ors", 1 0, L_0x1301f60;  1 drivers
v0x117dcd0_0 .net "out", 0 0, L_0x1302440;  1 drivers
L_0x1301cc0 .part L_0x1302750, 0, 1;
L_0x1301e20 .part L_0x1302750, 1, 1;
L_0x1301f60 .concat8 [ 1 1 0 0], L_0x1301c00, L_0x1302050;
L_0x1302160 .part L_0x1302750, 2, 1;
L_0x13022c0 .part L_0x1302750, 3, 1;
L_0x13024b0 .part L_0x1301f60, 0, 1;
L_0x1302660 .part L_0x1301f60, 1, 1;
S_0x117ddf0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x117cf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1302880/d .functor OR 1, L_0x13028f0, L_0x1302a50, C4<0>, C4<0>;
L_0x1302880 .delay 1 (30000,30000,30000) L_0x1302880/d;
L_0x1302c80/d .functor OR 1, L_0x1302d90, L_0x1302ef0, C4<0>, C4<0>;
L_0x1302c80 .delay 1 (30000,30000,30000) L_0x1302c80/d;
L_0x1303070/d .functor OR 1, L_0x13030e0, L_0x1303290, C4<0>, C4<0>;
L_0x1303070 .delay 1 (30000,30000,30000) L_0x1303070/d;
v0x117dfb0_0 .net *"_s0", 0 0, L_0x1302880;  1 drivers
v0x117e0b0_0 .net *"_s10", 0 0, L_0x1302d90;  1 drivers
v0x117e190_0 .net *"_s12", 0 0, L_0x1302ef0;  1 drivers
v0x117e250_0 .net *"_s14", 0 0, L_0x13030e0;  1 drivers
v0x117e330_0 .net *"_s16", 0 0, L_0x1303290;  1 drivers
v0x117e460_0 .net *"_s3", 0 0, L_0x13028f0;  1 drivers
v0x117e540_0 .net *"_s5", 0 0, L_0x1302a50;  1 drivers
v0x117e620_0 .net *"_s6", 0 0, L_0x1302c80;  1 drivers
v0x117e700_0 .net "in", 3 0, L_0x13034c0;  1 drivers
v0x117e870_0 .net "ors", 1 0, L_0x1302b90;  1 drivers
v0x117e950_0 .net "out", 0 0, L_0x1303070;  1 drivers
L_0x13028f0 .part L_0x13034c0, 0, 1;
L_0x1302a50 .part L_0x13034c0, 1, 1;
L_0x1302b90 .concat8 [ 1 1 0 0], L_0x1302880, L_0x1302c80;
L_0x1302d90 .part L_0x13034c0, 2, 1;
L_0x1302ef0 .part L_0x13034c0, 3, 1;
L_0x13030e0 .part L_0x1302b90, 0, 1;
L_0x1303290 .part L_0x1302b90, 1, 1;
S_0x117f260 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1178390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1184690_0 .net "ands", 7 0, L_0x12fda90;  1 drivers
v0x11847a0_0 .net "in", 7 0, L_0x12fbef0;  alias, 1 drivers
v0x1184860_0 .net "out", 0 0, L_0x12ffa90;  alias, 1 drivers
v0x1184930_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x117f4b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x117f260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1181bf0_0 .net "A", 7 0, L_0x12fbef0;  alias, 1 drivers
v0x1181cf0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1181db0_0 .net *"_s0", 0 0, L_0x12fc280;  1 drivers
v0x1181e70_0 .net *"_s12", 0 0, L_0x12fcc40;  1 drivers
v0x1181f50_0 .net *"_s16", 0 0, L_0x12fcfa0;  1 drivers
v0x1182080_0 .net *"_s20", 0 0, L_0x12fd3d0;  1 drivers
v0x1182160_0 .net *"_s24", 0 0, L_0x12fd700;  1 drivers
v0x1182240_0 .net *"_s28", 0 0, L_0x12fd690;  1 drivers
v0x1182320_0 .net *"_s4", 0 0, L_0x12fc620;  1 drivers
v0x1182490_0 .net *"_s8", 0 0, L_0x12fc930;  1 drivers
v0x1182570_0 .net "out", 7 0, L_0x12fda90;  alias, 1 drivers
L_0x12fc390 .part L_0x12fbef0, 0, 1;
L_0x12fc580 .part v0x12010b0_0, 0, 1;
L_0x12fc6e0 .part L_0x12fbef0, 1, 1;
L_0x12fc840 .part v0x12010b0_0, 1, 1;
L_0x12fc9f0 .part L_0x12fbef0, 2, 1;
L_0x12fcb50 .part v0x12010b0_0, 2, 1;
L_0x12fcd00 .part L_0x12fbef0, 3, 1;
L_0x12fce60 .part v0x12010b0_0, 3, 1;
L_0x12fd060 .part L_0x12fbef0, 4, 1;
L_0x12fd2d0 .part v0x12010b0_0, 4, 1;
L_0x12fd440 .part L_0x12fbef0, 5, 1;
L_0x12fd5a0 .part v0x12010b0_0, 5, 1;
L_0x12fd7c0 .part L_0x12fbef0, 6, 1;
L_0x12fd920 .part v0x12010b0_0, 6, 1;
LS_0x12fda90_0_0 .concat8 [ 1 1 1 1], L_0x12fc280, L_0x12fc620, L_0x12fc930, L_0x12fcc40;
LS_0x12fda90_0_4 .concat8 [ 1 1 1 1], L_0x12fcfa0, L_0x12fd3d0, L_0x12fd700, L_0x12fd690;
L_0x12fda90 .concat8 [ 4 4 0 0], LS_0x12fda90_0_0, LS_0x12fda90_0_4;
L_0x12fde50 .part L_0x12fbef0, 7, 1;
L_0x12fe040 .part v0x12010b0_0, 7, 1;
S_0x117f6f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x117f900 .param/l "i" 0 4 54, +C4<00>;
L_0x12fc280/d .functor AND 1, L_0x12fc390, L_0x12fc580, C4<1>, C4<1>;
L_0x12fc280 .delay 1 (30000,30000,30000) L_0x12fc280/d;
v0x117f9e0_0 .net *"_s0", 0 0, L_0x12fc390;  1 drivers
v0x117fac0_0 .net *"_s1", 0 0, L_0x12fc580;  1 drivers
S_0x117fba0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x117fdb0 .param/l "i" 0 4 54, +C4<01>;
L_0x12fc620/d .functor AND 1, L_0x12fc6e0, L_0x12fc840, C4<1>, C4<1>;
L_0x12fc620 .delay 1 (30000,30000,30000) L_0x12fc620/d;
v0x117fe70_0 .net *"_s0", 0 0, L_0x12fc6e0;  1 drivers
v0x117ff50_0 .net *"_s1", 0 0, L_0x12fc840;  1 drivers
S_0x1180030 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x1180270 .param/l "i" 0 4 54, +C4<010>;
L_0x12fc930/d .functor AND 1, L_0x12fc9f0, L_0x12fcb50, C4<1>, C4<1>;
L_0x12fc930 .delay 1 (30000,30000,30000) L_0x12fc930/d;
v0x1180310_0 .net *"_s0", 0 0, L_0x12fc9f0;  1 drivers
v0x11803f0_0 .net *"_s1", 0 0, L_0x12fcb50;  1 drivers
S_0x11804d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x11806e0 .param/l "i" 0 4 54, +C4<011>;
L_0x12fcc40/d .functor AND 1, L_0x12fcd00, L_0x12fce60, C4<1>, C4<1>;
L_0x12fcc40 .delay 1 (30000,30000,30000) L_0x12fcc40/d;
v0x11807a0_0 .net *"_s0", 0 0, L_0x12fcd00;  1 drivers
v0x1180880_0 .net *"_s1", 0 0, L_0x12fce60;  1 drivers
S_0x1180960 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x1180bc0 .param/l "i" 0 4 54, +C4<0100>;
L_0x12fcfa0/d .functor AND 1, L_0x12fd060, L_0x12fd2d0, C4<1>, C4<1>;
L_0x12fcfa0 .delay 1 (30000,30000,30000) L_0x12fcfa0/d;
v0x1180c80_0 .net *"_s0", 0 0, L_0x12fd060;  1 drivers
v0x1180d60_0 .net *"_s1", 0 0, L_0x12fd2d0;  1 drivers
S_0x1180e40 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x1181050 .param/l "i" 0 4 54, +C4<0101>;
L_0x12fd3d0/d .functor AND 1, L_0x12fd440, L_0x12fd5a0, C4<1>, C4<1>;
L_0x12fd3d0 .delay 1 (30000,30000,30000) L_0x12fd3d0/d;
v0x1181110_0 .net *"_s0", 0 0, L_0x12fd440;  1 drivers
v0x11811f0_0 .net *"_s1", 0 0, L_0x12fd5a0;  1 drivers
S_0x11812d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x11814e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x12fd700/d .functor AND 1, L_0x12fd7c0, L_0x12fd920, C4<1>, C4<1>;
L_0x12fd700 .delay 1 (30000,30000,30000) L_0x12fd700/d;
v0x11815a0_0 .net *"_s0", 0 0, L_0x12fd7c0;  1 drivers
v0x1181680_0 .net *"_s1", 0 0, L_0x12fd920;  1 drivers
S_0x1181760 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x117f4b0;
 .timescale -9 -12;
P_0x1181970 .param/l "i" 0 4 54, +C4<0111>;
L_0x12fd690/d .functor AND 1, L_0x12fde50, L_0x12fe040, C4<1>, C4<1>;
L_0x12fd690 .delay 1 (30000,30000,30000) L_0x12fd690/d;
v0x1181a30_0 .net *"_s0", 0 0, L_0x12fde50;  1 drivers
v0x1181b10_0 .net *"_s1", 0 0, L_0x12fe040;  1 drivers
S_0x11826d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x117f260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x12ffa90/d .functor OR 1, L_0x12ffb50, L_0x12ffd00, C4<0>, C4<0>;
L_0x12ffa90 .delay 1 (30000,30000,30000) L_0x12ffa90/d;
v0x1184220_0 .net *"_s10", 0 0, L_0x12ffb50;  1 drivers
v0x1184300_0 .net *"_s12", 0 0, L_0x12ffd00;  1 drivers
v0x11843e0_0 .net "in", 7 0, L_0x12fda90;  alias, 1 drivers
v0x11844b0_0 .net "ors", 1 0, L_0x12ff8b0;  1 drivers
v0x1184570_0 .net "out", 0 0, L_0x12ffa90;  alias, 1 drivers
L_0x12fec80 .part L_0x12fda90, 0, 4;
L_0x12ff8b0 .concat8 [ 1 1 0 0], L_0x12fe970, L_0x12ff5a0;
L_0x12ff9f0 .part L_0x12fda90, 4, 4;
L_0x12ffb50 .part L_0x12ff8b0, 0, 1;
L_0x12ffd00 .part L_0x12ff8b0, 1, 1;
S_0x1182890 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11826d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12fe130/d .functor OR 1, L_0x12fe1f0, L_0x12fe350, C4<0>, C4<0>;
L_0x12fe130 .delay 1 (30000,30000,30000) L_0x12fe130/d;
L_0x12fe580/d .functor OR 1, L_0x12fe690, L_0x12fe7f0, C4<0>, C4<0>;
L_0x12fe580 .delay 1 (30000,30000,30000) L_0x12fe580/d;
L_0x12fe970/d .functor OR 1, L_0x12fe9e0, L_0x12feb90, C4<0>, C4<0>;
L_0x12fe970 .delay 1 (30000,30000,30000) L_0x12fe970/d;
v0x1182ae0_0 .net *"_s0", 0 0, L_0x12fe130;  1 drivers
v0x1182be0_0 .net *"_s10", 0 0, L_0x12fe690;  1 drivers
v0x1182cc0_0 .net *"_s12", 0 0, L_0x12fe7f0;  1 drivers
v0x1182d80_0 .net *"_s14", 0 0, L_0x12fe9e0;  1 drivers
v0x1182e60_0 .net *"_s16", 0 0, L_0x12feb90;  1 drivers
v0x1182f90_0 .net *"_s3", 0 0, L_0x12fe1f0;  1 drivers
v0x1183070_0 .net *"_s5", 0 0, L_0x12fe350;  1 drivers
v0x1183150_0 .net *"_s6", 0 0, L_0x12fe580;  1 drivers
v0x1183230_0 .net "in", 3 0, L_0x12fec80;  1 drivers
v0x11833a0_0 .net "ors", 1 0, L_0x12fe490;  1 drivers
v0x1183480_0 .net "out", 0 0, L_0x12fe970;  1 drivers
L_0x12fe1f0 .part L_0x12fec80, 0, 1;
L_0x12fe350 .part L_0x12fec80, 1, 1;
L_0x12fe490 .concat8 [ 1 1 0 0], L_0x12fe130, L_0x12fe580;
L_0x12fe690 .part L_0x12fec80, 2, 1;
L_0x12fe7f0 .part L_0x12fec80, 3, 1;
L_0x12fe9e0 .part L_0x12fe490, 0, 1;
L_0x12feb90 .part L_0x12fe490, 1, 1;
S_0x11835a0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11826d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x12fedb0/d .functor OR 1, L_0x12fee20, L_0x12fef80, C4<0>, C4<0>;
L_0x12fedb0 .delay 1 (30000,30000,30000) L_0x12fedb0/d;
L_0x12ff1b0/d .functor OR 1, L_0x12ff2c0, L_0x12ff420, C4<0>, C4<0>;
L_0x12ff1b0 .delay 1 (30000,30000,30000) L_0x12ff1b0/d;
L_0x12ff5a0/d .functor OR 1, L_0x12ff610, L_0x12ff7c0, C4<0>, C4<0>;
L_0x12ff5a0 .delay 1 (30000,30000,30000) L_0x12ff5a0/d;
v0x1183760_0 .net *"_s0", 0 0, L_0x12fedb0;  1 drivers
v0x1183860_0 .net *"_s10", 0 0, L_0x12ff2c0;  1 drivers
v0x1183940_0 .net *"_s12", 0 0, L_0x12ff420;  1 drivers
v0x1183a00_0 .net *"_s14", 0 0, L_0x12ff610;  1 drivers
v0x1183ae0_0 .net *"_s16", 0 0, L_0x12ff7c0;  1 drivers
v0x1183c10_0 .net *"_s3", 0 0, L_0x12fee20;  1 drivers
v0x1183cf0_0 .net *"_s5", 0 0, L_0x12fef80;  1 drivers
v0x1183dd0_0 .net *"_s6", 0 0, L_0x12ff1b0;  1 drivers
v0x1183eb0_0 .net "in", 3 0, L_0x12ff9f0;  1 drivers
v0x1184020_0 .net "ors", 1 0, L_0x12ff0c0;  1 drivers
v0x1184100_0 .net "out", 0 0, L_0x12ff5a0;  1 drivers
L_0x12fee20 .part L_0x12ff9f0, 0, 1;
L_0x12fef80 .part L_0x12ff9f0, 1, 1;
L_0x12ff0c0 .concat8 [ 1 1 0 0], L_0x12fedb0, L_0x12ff1b0;
L_0x12ff2c0 .part L_0x12ff9f0, 2, 1;
L_0x12ff420 .part L_0x12ff9f0, 3, 1;
L_0x12ff610 .part L_0x12ff0c0, 0, 1;
L_0x12ff7c0 .part L_0x12ff0c0, 1, 1;
S_0x1096810 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1178390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x12fb260/d .functor XNOR 1, L_0x13039c0, L_0x12f9f60, C4<0>, C4<0>;
L_0x12fb260 .delay 1 (20000,20000,20000) L_0x12fb260/d;
L_0x12fb4d0/d .functor AND 1, L_0x13039c0, L_0x12fa260, C4<1>, C4<1>;
L_0x12fb4d0 .delay 1 (30000,30000,30000) L_0x12fb4d0/d;
L_0x12fb540/d .functor AND 1, L_0x12fb260, L_0x12fa000, C4<1>, C4<1>;
L_0x12fb540 .delay 1 (30000,30000,30000) L_0x12fb540/d;
L_0x12fb6a0/d .functor OR 1, L_0x12fb540, L_0x12fb4d0, C4<0>, C4<0>;
L_0x12fb6a0 .delay 1 (30000,30000,30000) L_0x12fb6a0/d;
v0x1096ac0_0 .net "a", 0 0, L_0x13039c0;  alias, 1 drivers
v0x1096bb0_0 .net "a_", 0 0, L_0x12f0420;  alias, 1 drivers
v0x1096c70_0 .net "b", 0 0, L_0x12f9f60;  alias, 1 drivers
v0x1096d60_0 .net "b_", 0 0, L_0x12fa260;  alias, 1 drivers
v0x1096e00_0 .net "carryin", 0 0, L_0x12fa000;  alias, 1 drivers
v0x1096f40_0 .net "eq", 0 0, L_0x12fb260;  1 drivers
v0x1185a00_0 .net "lt", 0 0, L_0x12fb4d0;  1 drivers
v0x1185ac0_0 .net "out", 0 0, L_0x12fb6a0;  1 drivers
v0x1185b80_0 .net "w0", 0 0, L_0x12fb540;  1 drivers
S_0x1185dd0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1178390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12fb040/d .functor OR 1, L_0x12fab90, L_0x1187030, C4<0>, C4<0>;
L_0x12fb040 .delay 1 (30000,30000,30000) L_0x12fb040/d;
v0x1186bc0_0 .net "a", 0 0, L_0x13039c0;  alias, 1 drivers
v0x1186d10_0 .net "b", 0 0, L_0x12fa260;  alias, 1 drivers
v0x1186dd0_0 .net "c1", 0 0, L_0x12fab90;  1 drivers
v0x1186e70_0 .net "c2", 0 0, L_0x1187030;  1 drivers
v0x1186f40_0 .net "carryin", 0 0, L_0x12fa000;  alias, 1 drivers
v0x11870c0_0 .net "carryout", 0 0, L_0x12fb040;  1 drivers
v0x1187160_0 .net "s1", 0 0, L_0x12faad0;  1 drivers
v0x1187200_0 .net "sum", 0 0, L_0x12facf0;  1 drivers
S_0x1186020 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1185dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12faad0/d .functor XOR 1, L_0x13039c0, L_0x12fa260, C4<0>, C4<0>;
L_0x12faad0 .delay 1 (30000,30000,30000) L_0x12faad0/d;
L_0x12fab90/d .functor AND 1, L_0x13039c0, L_0x12fa260, C4<1>, C4<1>;
L_0x12fab90 .delay 1 (30000,30000,30000) L_0x12fab90/d;
v0x1186280_0 .net "a", 0 0, L_0x13039c0;  alias, 1 drivers
v0x1186340_0 .net "b", 0 0, L_0x12fa260;  alias, 1 drivers
v0x1186400_0 .net "carryout", 0 0, L_0x12fab90;  alias, 1 drivers
v0x11864a0_0 .net "sum", 0 0, L_0x12faad0;  alias, 1 drivers
S_0x11865d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1185dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x12facf0/d .functor XOR 1, L_0x12faad0, L_0x12fa000, C4<0>, C4<0>;
L_0x12facf0 .delay 1 (30000,30000,30000) L_0x12facf0/d;
L_0x1187030/d .functor AND 1, L_0x12faad0, L_0x12fa000, C4<1>, C4<1>;
L_0x1187030 .delay 1 (30000,30000,30000) L_0x1187030/d;
v0x1186830_0 .net "a", 0 0, L_0x12faad0;  alias, 1 drivers
v0x1186900_0 .net "b", 0 0, L_0x12fa000;  alias, 1 drivers
v0x11869a0_0 .net "carryout", 0 0, L_0x1187030;  alias, 1 drivers
v0x1186a70_0 .net "sum", 0 0, L_0x12facf0;  alias, 1 drivers
S_0x1188620 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x11780c0;
 .timescale -9 -12;
L_0x2b0ab3d06c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1303a60/d .functor OR 1, L_0x2b0ab3d06c38, L_0x2b0ab3d06c80, C4<0>, C4<0>;
L_0x1303a60 .delay 1 (30000,30000,30000) L_0x1303a60/d;
v0x1188810_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06c38;  1 drivers
v0x11888f0_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06c80;  1 drivers
S_0x11889d0 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1188be0 .param/l "i" 0 3 41, +C4<011010>;
S_0x1188ca0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x11889d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x12fa140/d .functor NOT 1, L_0x130d610, C4<0>, C4<0>, C4<0>;
L_0x12fa140 .delay 1 (10000,10000,10000) L_0x12fa140/d;
L_0x1303df0/d .functor NOT 1, L_0x130d770, C4<0>, C4<0>, C4<0>;
L_0x1303df0 .delay 1 (10000,10000,10000) L_0x1303df0/d;
L_0x1304df0/d .functor XOR 1, L_0x130d610, L_0x130d770, C4<0>, C4<0>;
L_0x1304df0 .delay 1 (30000,30000,30000) L_0x1304df0/d;
L_0x2b0ab3d06cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13054a0/d .functor OR 1, L_0x2b0ab3d06cc8, L_0x2b0ab3d06d10, C4<0>, C4<0>;
L_0x13054a0 .delay 1 (30000,30000,30000) L_0x13054a0/d;
L_0x13056a0/d .functor AND 1, L_0x130d610, L_0x130d770, C4<1>, C4<1>;
L_0x13056a0 .delay 1 (30000,30000,30000) L_0x13056a0/d;
L_0x1305760/d .functor NAND 1, L_0x130d610, L_0x130d770, C4<1>, C4<1>;
L_0x1305760 .delay 1 (20000,20000,20000) L_0x1305760/d;
L_0x13058c0/d .functor XOR 1, L_0x130d610, L_0x130d770, C4<0>, C4<0>;
L_0x13058c0 .delay 1 (20000,20000,20000) L_0x13058c0/d;
L_0x1305d70/d .functor OR 1, L_0x130d610, L_0x130d770, C4<0>, C4<0>;
L_0x1305d70 .delay 1 (30000,30000,30000) L_0x1305d70/d;
L_0x130d510/d .functor NOT 1, L_0x13096e0, C4<0>, C4<0>, C4<0>;
L_0x130d510 .delay 1 (10000,10000,10000) L_0x130d510/d;
v0x11973d0_0 .net "A", 0 0, L_0x130d610;  1 drivers
v0x1197490_0 .net "A_", 0 0, L_0x12fa140;  1 drivers
v0x1197550_0 .net "B", 0 0, L_0x130d770;  1 drivers
v0x1197620_0 .net "B_", 0 0, L_0x1303df0;  1 drivers
v0x11976c0_0 .net *"_s12", 0 0, L_0x13054a0;  1 drivers
v0x11977b0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06cc8;  1 drivers
v0x1197870_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06d10;  1 drivers
v0x1197950_0 .net *"_s18", 0 0, L_0x13056a0;  1 drivers
v0x1197a30_0 .net *"_s20", 0 0, L_0x1305760;  1 drivers
v0x1197ba0_0 .net *"_s22", 0 0, L_0x13058c0;  1 drivers
v0x1197c80_0 .net *"_s24", 0 0, L_0x1305d70;  1 drivers
o0x2b0ab3ce2ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1197d60_0 name=_s30
o0x2b0ab3ce2d18 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1197e40_0 name=_s32
v0x1197f20_0 .net *"_s8", 0 0, L_0x1304df0;  1 drivers
v0x1198000_0 .net "carryin", 0 0, L_0x1303b20;  1 drivers
v0x11980a0_0 .net "carryout", 0 0, L_0x130d1b0;  1 drivers
v0x1198140_0 .net "carryouts", 7 0, L_0x1355b40;  1 drivers
v0x11982f0_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x1198390_0 .net "result", 0 0, L_0x13096e0;  1 drivers
v0x1198480_0 .net "results", 7 0, L_0x1305b40;  1 drivers
v0x1198590_0 .net "zero", 0 0, L_0x130d510;  1 drivers
LS_0x1305b40_0_0 .concat8 [ 1 1 1 1], L_0x1304310, L_0x1304940, L_0x1304df0, L_0x13054a0;
LS_0x1305b40_0_4 .concat8 [ 1 1 1 1], L_0x13056a0, L_0x1305760, L_0x13058c0, L_0x1305d70;
L_0x1305b40 .concat8 [ 4 4 0 0], LS_0x1305b40_0_0, LS_0x1305b40_0_4;
LS_0x1355b40_0_0 .concat [ 1 1 1 1], L_0x13045c0, L_0x1304c90, o0x2b0ab3ce2ce8, L_0x13052f0;
LS_0x1355b40_0_4 .concat [ 4 0 0 0], o0x2b0ab3ce2d18;
L_0x1355b40 .concat [ 4 4 0 0], LS_0x1355b40_0_0, LS_0x1355b40_0_4;
S_0x1188f20 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1188ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x13045c0/d .functor OR 1, L_0x13040a0, L_0x1304460, C4<0>, C4<0>;
L_0x13045c0 .delay 1 (30000,30000,30000) L_0x13045c0/d;
v0x1189d50_0 .net "a", 0 0, L_0x130d610;  alias, 1 drivers
v0x1189e10_0 .net "b", 0 0, L_0x130d770;  alias, 1 drivers
v0x1189ee0_0 .net "c1", 0 0, L_0x13040a0;  1 drivers
v0x1189fe0_0 .net "c2", 0 0, L_0x1304460;  1 drivers
v0x118a0b0_0 .net "carryin", 0 0, L_0x1303b20;  alias, 1 drivers
v0x118a1a0_0 .net "carryout", 0 0, L_0x13045c0;  1 drivers
v0x118a240_0 .net "s1", 0 0, L_0x1303fe0;  1 drivers
v0x118a330_0 .net "sum", 0 0, L_0x1304310;  1 drivers
S_0x1189190 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1188f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1303fe0/d .functor XOR 1, L_0x130d610, L_0x130d770, C4<0>, C4<0>;
L_0x1303fe0 .delay 1 (30000,30000,30000) L_0x1303fe0/d;
L_0x13040a0/d .functor AND 1, L_0x130d610, L_0x130d770, C4<1>, C4<1>;
L_0x13040a0 .delay 1 (30000,30000,30000) L_0x13040a0/d;
v0x11893f0_0 .net "a", 0 0, L_0x130d610;  alias, 1 drivers
v0x11894d0_0 .net "b", 0 0, L_0x130d770;  alias, 1 drivers
v0x1189590_0 .net "carryout", 0 0, L_0x13040a0;  alias, 1 drivers
v0x1189630_0 .net "sum", 0 0, L_0x1303fe0;  alias, 1 drivers
S_0x1189770 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1188f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1304310/d .functor XOR 1, L_0x1303fe0, L_0x1303b20, C4<0>, C4<0>;
L_0x1304310 .delay 1 (30000,30000,30000) L_0x1304310/d;
L_0x1304460/d .functor AND 1, L_0x1303fe0, L_0x1303b20, C4<1>, C4<1>;
L_0x1304460 .delay 1 (30000,30000,30000) L_0x1304460/d;
v0x11899d0_0 .net "a", 0 0, L_0x1303fe0;  alias, 1 drivers
v0x1189a70_0 .net "b", 0 0, L_0x1303b20;  alias, 1 drivers
v0x1189b10_0 .net "carryout", 0 0, L_0x1304460;  alias, 1 drivers
v0x1189be0_0 .net "sum", 0 0, L_0x1304310;  alias, 1 drivers
S_0x118a400 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1188ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x118f7f0_0 .net "ands", 7 0, L_0x130b1b0;  1 drivers
v0x118f900_0 .net "in", 7 0, L_0x1355b40;  alias, 1 drivers
v0x118f9c0_0 .net "out", 0 0, L_0x130d1b0;  alias, 1 drivers
v0x118fa90_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x118a620 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x118a400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x118cd50_0 .net "A", 7 0, L_0x1355b40;  alias, 1 drivers
v0x118ce50_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x118cf10_0 .net *"_s0", 0 0, L_0x1309a40;  1 drivers
v0x118cfd0_0 .net *"_s12", 0 0, L_0x130a3b0;  1 drivers
v0x118d0b0_0 .net *"_s16", 0 0, L_0x130a710;  1 drivers
v0x118d1e0_0 .net *"_s20", 0 0, L_0x130aa80;  1 drivers
v0x118d2c0_0 .net *"_s24", 0 0, L_0x130aea0;  1 drivers
v0x118d3a0_0 .net *"_s28", 0 0, L_0x130ae30;  1 drivers
v0x118d480_0 .net *"_s4", 0 0, L_0x1309d50;  1 drivers
v0x118d5f0_0 .net *"_s8", 0 0, L_0x130a0a0;  1 drivers
v0x118d6d0_0 .net "out", 7 0, L_0x130b1b0;  alias, 1 drivers
L_0x1309b00 .part L_0x1355b40, 0, 1;
L_0x1309c60 .part v0x12010b0_0, 0, 1;
L_0x1309e10 .part L_0x1355b40, 1, 1;
L_0x130a000 .part v0x12010b0_0, 1, 1;
L_0x130a160 .part L_0x1355b40, 2, 1;
L_0x130a2c0 .part v0x12010b0_0, 2, 1;
L_0x130a470 .part L_0x1355b40, 3, 1;
L_0x130a5d0 .part v0x12010b0_0, 3, 1;
L_0x130a830 .part L_0x1355b40, 4, 1;
L_0x130a990 .part v0x12010b0_0, 4, 1;
L_0x130ab20 .part L_0x1355b40, 5, 1;
L_0x130ad90 .part v0x12010b0_0, 5, 1;
L_0x130af60 .part L_0x1355b40, 6, 1;
L_0x130b0c0 .part v0x12010b0_0, 6, 1;
LS_0x130b1b0_0_0 .concat8 [ 1 1 1 1], L_0x1309a40, L_0x1309d50, L_0x130a0a0, L_0x130a3b0;
LS_0x130b1b0_0_4 .concat8 [ 1 1 1 1], L_0x130a710, L_0x130aa80, L_0x130aea0, L_0x130ae30;
L_0x130b1b0 .concat8 [ 4 4 0 0], LS_0x130b1b0_0_0, LS_0x130b1b0_0_4;
L_0x130b570 .part L_0x1355b40, 7, 1;
L_0x130b760 .part v0x12010b0_0, 7, 1;
S_0x118a880 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118aa90 .param/l "i" 0 4 54, +C4<00>;
L_0x1309a40/d .functor AND 1, L_0x1309b00, L_0x1309c60, C4<1>, C4<1>;
L_0x1309a40 .delay 1 (30000,30000,30000) L_0x1309a40/d;
v0x118ab70_0 .net *"_s0", 0 0, L_0x1309b00;  1 drivers
v0x118ac50_0 .net *"_s1", 0 0, L_0x1309c60;  1 drivers
S_0x118ad30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118af40 .param/l "i" 0 4 54, +C4<01>;
L_0x1309d50/d .functor AND 1, L_0x1309e10, L_0x130a000, C4<1>, C4<1>;
L_0x1309d50 .delay 1 (30000,30000,30000) L_0x1309d50/d;
v0x118b000_0 .net *"_s0", 0 0, L_0x1309e10;  1 drivers
v0x118b0e0_0 .net *"_s1", 0 0, L_0x130a000;  1 drivers
S_0x118b1c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118b3d0 .param/l "i" 0 4 54, +C4<010>;
L_0x130a0a0/d .functor AND 1, L_0x130a160, L_0x130a2c0, C4<1>, C4<1>;
L_0x130a0a0 .delay 1 (30000,30000,30000) L_0x130a0a0/d;
v0x118b470_0 .net *"_s0", 0 0, L_0x130a160;  1 drivers
v0x118b550_0 .net *"_s1", 0 0, L_0x130a2c0;  1 drivers
S_0x118b630 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118b840 .param/l "i" 0 4 54, +C4<011>;
L_0x130a3b0/d .functor AND 1, L_0x130a470, L_0x130a5d0, C4<1>, C4<1>;
L_0x130a3b0 .delay 1 (30000,30000,30000) L_0x130a3b0/d;
v0x118b900_0 .net *"_s0", 0 0, L_0x130a470;  1 drivers
v0x118b9e0_0 .net *"_s1", 0 0, L_0x130a5d0;  1 drivers
S_0x118bac0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118bd20 .param/l "i" 0 4 54, +C4<0100>;
L_0x130a710/d .functor AND 1, L_0x130a830, L_0x130a990, C4<1>, C4<1>;
L_0x130a710 .delay 1 (30000,30000,30000) L_0x130a710/d;
v0x118bde0_0 .net *"_s0", 0 0, L_0x130a830;  1 drivers
v0x118bec0_0 .net *"_s1", 0 0, L_0x130a990;  1 drivers
S_0x118bfa0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118c1b0 .param/l "i" 0 4 54, +C4<0101>;
L_0x130aa80/d .functor AND 1, L_0x130ab20, L_0x130ad90, C4<1>, C4<1>;
L_0x130aa80 .delay 1 (30000,30000,30000) L_0x130aa80/d;
v0x118c270_0 .net *"_s0", 0 0, L_0x130ab20;  1 drivers
v0x118c350_0 .net *"_s1", 0 0, L_0x130ad90;  1 drivers
S_0x118c430 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118c640 .param/l "i" 0 4 54, +C4<0110>;
L_0x130aea0/d .functor AND 1, L_0x130af60, L_0x130b0c0, C4<1>, C4<1>;
L_0x130aea0 .delay 1 (30000,30000,30000) L_0x130aea0/d;
v0x118c700_0 .net *"_s0", 0 0, L_0x130af60;  1 drivers
v0x118c7e0_0 .net *"_s1", 0 0, L_0x130b0c0;  1 drivers
S_0x118c8c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x118a620;
 .timescale -9 -12;
P_0x118cad0 .param/l "i" 0 4 54, +C4<0111>;
L_0x130ae30/d .functor AND 1, L_0x130b570, L_0x130b760, C4<1>, C4<1>;
L_0x130ae30 .delay 1 (30000,30000,30000) L_0x130ae30/d;
v0x118cb90_0 .net *"_s0", 0 0, L_0x130b570;  1 drivers
v0x118cc70_0 .net *"_s1", 0 0, L_0x130b760;  1 drivers
S_0x118d830 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x118a400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x130d1b0/d .functor OR 1, L_0x130d270, L_0x130d420, C4<0>, C4<0>;
L_0x130d1b0 .delay 1 (30000,30000,30000) L_0x130d1b0/d;
v0x118f380_0 .net *"_s10", 0 0, L_0x130d270;  1 drivers
v0x118f460_0 .net *"_s12", 0 0, L_0x130d420;  1 drivers
v0x118f540_0 .net "in", 7 0, L_0x130b1b0;  alias, 1 drivers
v0x118f610_0 .net "ors", 1 0, L_0x130cfd0;  1 drivers
v0x118f6d0_0 .net "out", 0 0, L_0x130d1b0;  alias, 1 drivers
L_0x130c3a0 .part L_0x130b1b0, 0, 4;
L_0x130cfd0 .concat8 [ 1 1 0 0], L_0x130c090, L_0x130ccc0;
L_0x130d110 .part L_0x130b1b0, 4, 4;
L_0x130d270 .part L_0x130cfd0, 0, 1;
L_0x130d420 .part L_0x130cfd0, 1, 1;
S_0x118d9f0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x118d830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x130b850/d .functor OR 1, L_0x130b910, L_0x130ba70, C4<0>, C4<0>;
L_0x130b850 .delay 1 (30000,30000,30000) L_0x130b850/d;
L_0x130bca0/d .functor OR 1, L_0x130bdb0, L_0x130bf10, C4<0>, C4<0>;
L_0x130bca0 .delay 1 (30000,30000,30000) L_0x130bca0/d;
L_0x130c090/d .functor OR 1, L_0x130c100, L_0x130c2b0, C4<0>, C4<0>;
L_0x130c090 .delay 1 (30000,30000,30000) L_0x130c090/d;
v0x118dc40_0 .net *"_s0", 0 0, L_0x130b850;  1 drivers
v0x118dd40_0 .net *"_s10", 0 0, L_0x130bdb0;  1 drivers
v0x118de20_0 .net *"_s12", 0 0, L_0x130bf10;  1 drivers
v0x118dee0_0 .net *"_s14", 0 0, L_0x130c100;  1 drivers
v0x118dfc0_0 .net *"_s16", 0 0, L_0x130c2b0;  1 drivers
v0x118e0f0_0 .net *"_s3", 0 0, L_0x130b910;  1 drivers
v0x118e1d0_0 .net *"_s5", 0 0, L_0x130ba70;  1 drivers
v0x118e2b0_0 .net *"_s6", 0 0, L_0x130bca0;  1 drivers
v0x118e390_0 .net "in", 3 0, L_0x130c3a0;  1 drivers
v0x118e500_0 .net "ors", 1 0, L_0x130bbb0;  1 drivers
v0x118e5e0_0 .net "out", 0 0, L_0x130c090;  1 drivers
L_0x130b910 .part L_0x130c3a0, 0, 1;
L_0x130ba70 .part L_0x130c3a0, 1, 1;
L_0x130bbb0 .concat8 [ 1 1 0 0], L_0x130b850, L_0x130bca0;
L_0x130bdb0 .part L_0x130c3a0, 2, 1;
L_0x130bf10 .part L_0x130c3a0, 3, 1;
L_0x130c100 .part L_0x130bbb0, 0, 1;
L_0x130c2b0 .part L_0x130bbb0, 1, 1;
S_0x118e700 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x118d830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x130c4d0/d .functor OR 1, L_0x130c540, L_0x130c6a0, C4<0>, C4<0>;
L_0x130c4d0 .delay 1 (30000,30000,30000) L_0x130c4d0/d;
L_0x130c8d0/d .functor OR 1, L_0x130c9e0, L_0x130cb40, C4<0>, C4<0>;
L_0x130c8d0 .delay 1 (30000,30000,30000) L_0x130c8d0/d;
L_0x130ccc0/d .functor OR 1, L_0x130cd30, L_0x130cee0, C4<0>, C4<0>;
L_0x130ccc0 .delay 1 (30000,30000,30000) L_0x130ccc0/d;
v0x118e8c0_0 .net *"_s0", 0 0, L_0x130c4d0;  1 drivers
v0x118e9c0_0 .net *"_s10", 0 0, L_0x130c9e0;  1 drivers
v0x118eaa0_0 .net *"_s12", 0 0, L_0x130cb40;  1 drivers
v0x118eb60_0 .net *"_s14", 0 0, L_0x130cd30;  1 drivers
v0x118ec40_0 .net *"_s16", 0 0, L_0x130cee0;  1 drivers
v0x118ed70_0 .net *"_s3", 0 0, L_0x130c540;  1 drivers
v0x118ee50_0 .net *"_s5", 0 0, L_0x130c6a0;  1 drivers
v0x118ef30_0 .net *"_s6", 0 0, L_0x130c8d0;  1 drivers
v0x118f010_0 .net "in", 3 0, L_0x130d110;  1 drivers
v0x118f180_0 .net "ors", 1 0, L_0x130c7e0;  1 drivers
v0x118f260_0 .net "out", 0 0, L_0x130ccc0;  1 drivers
L_0x130c540 .part L_0x130d110, 0, 1;
L_0x130c6a0 .part L_0x130d110, 1, 1;
L_0x130c7e0 .concat8 [ 1 1 0 0], L_0x130c4d0, L_0x130c8d0;
L_0x130c9e0 .part L_0x130d110, 2, 1;
L_0x130cb40 .part L_0x130d110, 3, 1;
L_0x130cd30 .part L_0x130c7e0, 0, 1;
L_0x130cee0 .part L_0x130c7e0, 1, 1;
S_0x118fb70 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1188ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1194fa0_0 .net "ands", 7 0, L_0x13076e0;  1 drivers
v0x11950b0_0 .net "in", 7 0, L_0x1305b40;  alias, 1 drivers
v0x1195170_0 .net "out", 0 0, L_0x13096e0;  alias, 1 drivers
v0x1195240_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x118fdc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x118fb70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1192500_0 .net "A", 7 0, L_0x1305b40;  alias, 1 drivers
v0x1192600_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11926c0_0 .net *"_s0", 0 0, L_0x1305ed0;  1 drivers
v0x1192780_0 .net *"_s12", 0 0, L_0x1306890;  1 drivers
v0x1192860_0 .net *"_s16", 0 0, L_0x1306bf0;  1 drivers
v0x1192990_0 .net *"_s20", 0 0, L_0x1307020;  1 drivers
v0x1192a70_0 .net *"_s24", 0 0, L_0x1307350;  1 drivers
v0x1192b50_0 .net *"_s28", 0 0, L_0x13072e0;  1 drivers
v0x1192c30_0 .net *"_s4", 0 0, L_0x1306270;  1 drivers
v0x1192da0_0 .net *"_s8", 0 0, L_0x1306580;  1 drivers
v0x1192e80_0 .net "out", 7 0, L_0x13076e0;  alias, 1 drivers
L_0x1305fe0 .part L_0x1305b40, 0, 1;
L_0x13061d0 .part v0x12010b0_0, 0, 1;
L_0x1306330 .part L_0x1305b40, 1, 1;
L_0x1306490 .part v0x12010b0_0, 1, 1;
L_0x1306640 .part L_0x1305b40, 2, 1;
L_0x13067a0 .part v0x12010b0_0, 2, 1;
L_0x1306950 .part L_0x1305b40, 3, 1;
L_0x1306ab0 .part v0x12010b0_0, 3, 1;
L_0x1306cb0 .part L_0x1305b40, 4, 1;
L_0x1306f20 .part v0x12010b0_0, 4, 1;
L_0x1307090 .part L_0x1305b40, 5, 1;
L_0x13071f0 .part v0x12010b0_0, 5, 1;
L_0x1307410 .part L_0x1305b40, 6, 1;
L_0x1307570 .part v0x12010b0_0, 6, 1;
LS_0x13076e0_0_0 .concat8 [ 1 1 1 1], L_0x1305ed0, L_0x1306270, L_0x1306580, L_0x1306890;
LS_0x13076e0_0_4 .concat8 [ 1 1 1 1], L_0x1306bf0, L_0x1307020, L_0x1307350, L_0x13072e0;
L_0x13076e0 .concat8 [ 4 4 0 0], LS_0x13076e0_0_0, LS_0x13076e0_0_4;
L_0x1307aa0 .part L_0x1305b40, 7, 1;
L_0x1307c90 .part v0x12010b0_0, 7, 1;
S_0x1190000 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x1190210 .param/l "i" 0 4 54, +C4<00>;
L_0x1305ed0/d .functor AND 1, L_0x1305fe0, L_0x13061d0, C4<1>, C4<1>;
L_0x1305ed0 .delay 1 (30000,30000,30000) L_0x1305ed0/d;
v0x11902f0_0 .net *"_s0", 0 0, L_0x1305fe0;  1 drivers
v0x11903d0_0 .net *"_s1", 0 0, L_0x13061d0;  1 drivers
S_0x11904b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x11906c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1306270/d .functor AND 1, L_0x1306330, L_0x1306490, C4<1>, C4<1>;
L_0x1306270 .delay 1 (30000,30000,30000) L_0x1306270/d;
v0x1190780_0 .net *"_s0", 0 0, L_0x1306330;  1 drivers
v0x1190860_0 .net *"_s1", 0 0, L_0x1306490;  1 drivers
S_0x1190940 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x1190b80 .param/l "i" 0 4 54, +C4<010>;
L_0x1306580/d .functor AND 1, L_0x1306640, L_0x13067a0, C4<1>, C4<1>;
L_0x1306580 .delay 1 (30000,30000,30000) L_0x1306580/d;
v0x1190c20_0 .net *"_s0", 0 0, L_0x1306640;  1 drivers
v0x1190d00_0 .net *"_s1", 0 0, L_0x13067a0;  1 drivers
S_0x1190de0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x1190ff0 .param/l "i" 0 4 54, +C4<011>;
L_0x1306890/d .functor AND 1, L_0x1306950, L_0x1306ab0, C4<1>, C4<1>;
L_0x1306890 .delay 1 (30000,30000,30000) L_0x1306890/d;
v0x11910b0_0 .net *"_s0", 0 0, L_0x1306950;  1 drivers
v0x1191190_0 .net *"_s1", 0 0, L_0x1306ab0;  1 drivers
S_0x1191270 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x11914d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1306bf0/d .functor AND 1, L_0x1306cb0, L_0x1306f20, C4<1>, C4<1>;
L_0x1306bf0 .delay 1 (30000,30000,30000) L_0x1306bf0/d;
v0x1191590_0 .net *"_s0", 0 0, L_0x1306cb0;  1 drivers
v0x1191670_0 .net *"_s1", 0 0, L_0x1306f20;  1 drivers
S_0x1191750 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x1191960 .param/l "i" 0 4 54, +C4<0101>;
L_0x1307020/d .functor AND 1, L_0x1307090, L_0x13071f0, C4<1>, C4<1>;
L_0x1307020 .delay 1 (30000,30000,30000) L_0x1307020/d;
v0x1191a20_0 .net *"_s0", 0 0, L_0x1307090;  1 drivers
v0x1191b00_0 .net *"_s1", 0 0, L_0x13071f0;  1 drivers
S_0x1191be0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x1191df0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1307350/d .functor AND 1, L_0x1307410, L_0x1307570, C4<1>, C4<1>;
L_0x1307350 .delay 1 (30000,30000,30000) L_0x1307350/d;
v0x1191eb0_0 .net *"_s0", 0 0, L_0x1307410;  1 drivers
v0x1191f90_0 .net *"_s1", 0 0, L_0x1307570;  1 drivers
S_0x1192070 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x118fdc0;
 .timescale -9 -12;
P_0x1192280 .param/l "i" 0 4 54, +C4<0111>;
L_0x13072e0/d .functor AND 1, L_0x1307aa0, L_0x1307c90, C4<1>, C4<1>;
L_0x13072e0 .delay 1 (30000,30000,30000) L_0x13072e0/d;
v0x1192340_0 .net *"_s0", 0 0, L_0x1307aa0;  1 drivers
v0x1192420_0 .net *"_s1", 0 0, L_0x1307c90;  1 drivers
S_0x1192fe0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x118fb70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x13096e0/d .functor OR 1, L_0x13097a0, L_0x1309950, C4<0>, C4<0>;
L_0x13096e0 .delay 1 (30000,30000,30000) L_0x13096e0/d;
v0x1194b30_0 .net *"_s10", 0 0, L_0x13097a0;  1 drivers
v0x1194c10_0 .net *"_s12", 0 0, L_0x1309950;  1 drivers
v0x1194cf0_0 .net "in", 7 0, L_0x13076e0;  alias, 1 drivers
v0x1194dc0_0 .net "ors", 1 0, L_0x1309500;  1 drivers
v0x1194e80_0 .net "out", 0 0, L_0x13096e0;  alias, 1 drivers
L_0x13088d0 .part L_0x13076e0, 0, 4;
L_0x1309500 .concat8 [ 1 1 0 0], L_0x13085c0, L_0x13091f0;
L_0x1309640 .part L_0x13076e0, 4, 4;
L_0x13097a0 .part L_0x1309500, 0, 1;
L_0x1309950 .part L_0x1309500, 1, 1;
S_0x11931a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1192fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1307d80/d .functor OR 1, L_0x1307e40, L_0x1307fa0, C4<0>, C4<0>;
L_0x1307d80 .delay 1 (30000,30000,30000) L_0x1307d80/d;
L_0x13081d0/d .functor OR 1, L_0x13082e0, L_0x1308440, C4<0>, C4<0>;
L_0x13081d0 .delay 1 (30000,30000,30000) L_0x13081d0/d;
L_0x13085c0/d .functor OR 1, L_0x1308630, L_0x13087e0, C4<0>, C4<0>;
L_0x13085c0 .delay 1 (30000,30000,30000) L_0x13085c0/d;
v0x11933f0_0 .net *"_s0", 0 0, L_0x1307d80;  1 drivers
v0x11934f0_0 .net *"_s10", 0 0, L_0x13082e0;  1 drivers
v0x11935d0_0 .net *"_s12", 0 0, L_0x1308440;  1 drivers
v0x1193690_0 .net *"_s14", 0 0, L_0x1308630;  1 drivers
v0x1193770_0 .net *"_s16", 0 0, L_0x13087e0;  1 drivers
v0x11938a0_0 .net *"_s3", 0 0, L_0x1307e40;  1 drivers
v0x1193980_0 .net *"_s5", 0 0, L_0x1307fa0;  1 drivers
v0x1193a60_0 .net *"_s6", 0 0, L_0x13081d0;  1 drivers
v0x1193b40_0 .net "in", 3 0, L_0x13088d0;  1 drivers
v0x1193cb0_0 .net "ors", 1 0, L_0x13080e0;  1 drivers
v0x1193d90_0 .net "out", 0 0, L_0x13085c0;  1 drivers
L_0x1307e40 .part L_0x13088d0, 0, 1;
L_0x1307fa0 .part L_0x13088d0, 1, 1;
L_0x13080e0 .concat8 [ 1 1 0 0], L_0x1307d80, L_0x13081d0;
L_0x13082e0 .part L_0x13088d0, 2, 1;
L_0x1308440 .part L_0x13088d0, 3, 1;
L_0x1308630 .part L_0x13080e0, 0, 1;
L_0x13087e0 .part L_0x13080e0, 1, 1;
S_0x1193eb0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1192fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1308a00/d .functor OR 1, L_0x1308a70, L_0x1308bd0, C4<0>, C4<0>;
L_0x1308a00 .delay 1 (30000,30000,30000) L_0x1308a00/d;
L_0x1308e00/d .functor OR 1, L_0x1308f10, L_0x1309070, C4<0>, C4<0>;
L_0x1308e00 .delay 1 (30000,30000,30000) L_0x1308e00/d;
L_0x13091f0/d .functor OR 1, L_0x1309260, L_0x1309410, C4<0>, C4<0>;
L_0x13091f0 .delay 1 (30000,30000,30000) L_0x13091f0/d;
v0x1194070_0 .net *"_s0", 0 0, L_0x1308a00;  1 drivers
v0x1194170_0 .net *"_s10", 0 0, L_0x1308f10;  1 drivers
v0x1194250_0 .net *"_s12", 0 0, L_0x1309070;  1 drivers
v0x1194310_0 .net *"_s14", 0 0, L_0x1309260;  1 drivers
v0x11943f0_0 .net *"_s16", 0 0, L_0x1309410;  1 drivers
v0x1194520_0 .net *"_s3", 0 0, L_0x1308a70;  1 drivers
v0x1194600_0 .net *"_s5", 0 0, L_0x1308bd0;  1 drivers
v0x11946e0_0 .net *"_s6", 0 0, L_0x1308e00;  1 drivers
v0x11947c0_0 .net "in", 3 0, L_0x1309640;  1 drivers
v0x1194930_0 .net "ors", 1 0, L_0x1308d10;  1 drivers
v0x1194a10_0 .net "out", 0 0, L_0x13091f0;  1 drivers
L_0x1308a70 .part L_0x1309640, 0, 1;
L_0x1308bd0 .part L_0x1309640, 1, 1;
L_0x1308d10 .concat8 [ 1 1 0 0], L_0x1308a00, L_0x1308e00;
L_0x1308f10 .part L_0x1309640, 2, 1;
L_0x1309070 .part L_0x1309640, 3, 1;
L_0x1309260 .part L_0x1308d10, 0, 1;
L_0x1309410 .part L_0x1308d10, 1, 1;
S_0x1195320 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1188ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1304eb0/d .functor XNOR 1, L_0x130d610, L_0x130d770, C4<0>, C4<0>;
L_0x1304eb0 .delay 1 (20000,20000,20000) L_0x1304eb0/d;
L_0x1305120/d .functor AND 1, L_0x130d610, L_0x1303df0, C4<1>, C4<1>;
L_0x1305120 .delay 1 (30000,30000,30000) L_0x1305120/d;
L_0x1305190/d .functor AND 1, L_0x1304eb0, L_0x1303b20, C4<1>, C4<1>;
L_0x1305190 .delay 1 (30000,30000,30000) L_0x1305190/d;
L_0x13052f0/d .functor OR 1, L_0x1305190, L_0x1305120, C4<0>, C4<0>;
L_0x13052f0 .delay 1 (30000,30000,30000) L_0x13052f0/d;
v0x11955d0_0 .net "a", 0 0, L_0x130d610;  alias, 1 drivers
v0x11956c0_0 .net "a_", 0 0, L_0x12fa140;  alias, 1 drivers
v0x1195780_0 .net "b", 0 0, L_0x130d770;  alias, 1 drivers
v0x1195870_0 .net "b_", 0 0, L_0x1303df0;  alias, 1 drivers
v0x1195910_0 .net "carryin", 0 0, L_0x1303b20;  alias, 1 drivers
v0x1195a50_0 .net "eq", 0 0, L_0x1304eb0;  1 drivers
v0x1195b10_0 .net "lt", 0 0, L_0x1305120;  1 drivers
v0x1195bd0_0 .net "out", 0 0, L_0x13052f0;  1 drivers
v0x1195c90_0 .net "w0", 0 0, L_0x1305190;  1 drivers
S_0x1195ee0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1188ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1304c90/d .functor OR 1, L_0x13047e0, L_0x1197140, C4<0>, C4<0>;
L_0x1304c90 .delay 1 (30000,30000,30000) L_0x1304c90/d;
v0x1196cd0_0 .net "a", 0 0, L_0x130d610;  alias, 1 drivers
v0x1196e20_0 .net "b", 0 0, L_0x1303df0;  alias, 1 drivers
v0x1196ee0_0 .net "c1", 0 0, L_0x13047e0;  1 drivers
v0x1196f80_0 .net "c2", 0 0, L_0x1197140;  1 drivers
v0x1197050_0 .net "carryin", 0 0, L_0x1303b20;  alias, 1 drivers
v0x11971d0_0 .net "carryout", 0 0, L_0x1304c90;  1 drivers
v0x1197270_0 .net "s1", 0 0, L_0x1304720;  1 drivers
v0x1197310_0 .net "sum", 0 0, L_0x1304940;  1 drivers
S_0x1196130 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1195ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1304720/d .functor XOR 1, L_0x130d610, L_0x1303df0, C4<0>, C4<0>;
L_0x1304720 .delay 1 (30000,30000,30000) L_0x1304720/d;
L_0x13047e0/d .functor AND 1, L_0x130d610, L_0x1303df0, C4<1>, C4<1>;
L_0x13047e0 .delay 1 (30000,30000,30000) L_0x13047e0/d;
v0x1196390_0 .net "a", 0 0, L_0x130d610;  alias, 1 drivers
v0x1196450_0 .net "b", 0 0, L_0x1303df0;  alias, 1 drivers
v0x1196510_0 .net "carryout", 0 0, L_0x13047e0;  alias, 1 drivers
v0x11965b0_0 .net "sum", 0 0, L_0x1304720;  alias, 1 drivers
S_0x11966e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1195ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1304940/d .functor XOR 1, L_0x1304720, L_0x1303b20, C4<0>, C4<0>;
L_0x1304940 .delay 1 (30000,30000,30000) L_0x1304940/d;
L_0x1197140/d .functor AND 1, L_0x1304720, L_0x1303b20, C4<1>, C4<1>;
L_0x1197140 .delay 1 (30000,30000,30000) L_0x1197140/d;
v0x1196940_0 .net "a", 0 0, L_0x1304720;  alias, 1 drivers
v0x1196a10_0 .net "b", 0 0, L_0x1303b20;  alias, 1 drivers
v0x1196ab0_0 .net "carryout", 0 0, L_0x1197140;  alias, 1 drivers
v0x1196b80_0 .net "sum", 0 0, L_0x1304940;  alias, 1 drivers
S_0x1198730 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x11889d0;
 .timescale -9 -12;
L_0x2b0ab3d06d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x130d6b0/d .functor OR 1, L_0x2b0ab3d06d58, L_0x2b0ab3d06da0, C4<0>, C4<0>;
L_0x130d6b0 .delay 1 (30000,30000,30000) L_0x130d6b0/d;
v0x1198920_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06d58;  1 drivers
v0x1198a00_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06da0;  1 drivers
S_0x1198ae0 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x1198cf0 .param/l "i" 0 3 41, +C4<011011>;
S_0x1198db0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x1198ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1303cb0/d .functor NOT 1, L_0x1317160, C4<0>, C4<0>, C4<0>;
L_0x1303cb0 .delay 1 (10000,10000,10000) L_0x1303cb0/d;
L_0x130db40/d .functor NOT 1, L_0x130d810, C4<0>, C4<0>, C4<0>;
L_0x130db40 .delay 1 (10000,10000,10000) L_0x130db40/d;
L_0x130eb90/d .functor XOR 1, L_0x1317160, L_0x130d810, C4<0>, C4<0>;
L_0x130eb90 .delay 1 (30000,30000,30000) L_0x130eb90/d;
L_0x2b0ab3d06de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x130f240/d .functor OR 1, L_0x2b0ab3d06de8, L_0x2b0ab3d06e30, C4<0>, C4<0>;
L_0x130f240 .delay 1 (30000,30000,30000) L_0x130f240/d;
L_0x130f440/d .functor AND 1, L_0x1317160, L_0x130d810, C4<1>, C4<1>;
L_0x130f440 .delay 1 (30000,30000,30000) L_0x130f440/d;
L_0x130f500/d .functor NAND 1, L_0x1317160, L_0x130d810, C4<1>, C4<1>;
L_0x130f500 .delay 1 (20000,20000,20000) L_0x130f500/d;
L_0x130f660/d .functor XOR 1, L_0x1317160, L_0x130d810, C4<0>, C4<0>;
L_0x130f660 .delay 1 (20000,20000,20000) L_0x130f660/d;
L_0x130fb10/d .functor OR 1, L_0x1317160, L_0x130d810, C4<0>, C4<0>;
L_0x130fb10 .delay 1 (30000,30000,30000) L_0x130fb10/d;
L_0x1317060/d .functor NOT 1, L_0x13133a0, C4<0>, C4<0>, C4<0>;
L_0x1317060 .delay 1 (10000,10000,10000) L_0x1317060/d;
v0x11a74e0_0 .net "A", 0 0, L_0x1317160;  1 drivers
v0x11a75a0_0 .net "A_", 0 0, L_0x1303cb0;  1 drivers
v0x11a7660_0 .net "B", 0 0, L_0x130d810;  1 drivers
v0x11a7730_0 .net "B_", 0 0, L_0x130db40;  1 drivers
v0x11a77d0_0 .net *"_s12", 0 0, L_0x130f240;  1 drivers
v0x11a78c0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06de8;  1 drivers
v0x11a7980_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06e30;  1 drivers
v0x11a7a60_0 .net *"_s18", 0 0, L_0x130f440;  1 drivers
v0x11a7b40_0 .net *"_s20", 0 0, L_0x130f500;  1 drivers
v0x11a7cb0_0 .net *"_s22", 0 0, L_0x130f660;  1 drivers
v0x11a7d90_0 .net *"_s24", 0 0, L_0x130fb10;  1 drivers
o0x2b0ab3ce5238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x11a7e70_0 name=_s30
o0x2b0ab3ce5268 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x11a7f50_0 name=_s32
v0x11a8030_0 .net *"_s8", 0 0, L_0x130eb90;  1 drivers
v0x11a8110_0 .net "carryin", 0 0, L_0x130d8b0;  1 drivers
v0x11a81b0_0 .net "carryout", 0 0, L_0x1316d00;  1 drivers
v0x11a8250_0 .net "carryouts", 7 0, L_0x1355d10;  1 drivers
v0x11a8400_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11a84a0_0 .net "result", 0 0, L_0x13133a0;  1 drivers
v0x11a8590_0 .net "results", 7 0, L_0x130f8e0;  1 drivers
v0x11a86a0_0 .net "zero", 0 0, L_0x1317060;  1 drivers
LS_0x130f8e0_0_0 .concat8 [ 1 1 1 1], L_0x130e060, L_0x130e690, L_0x130eb90, L_0x130f240;
LS_0x130f8e0_0_4 .concat8 [ 1 1 1 1], L_0x130f440, L_0x130f500, L_0x130f660, L_0x130fb10;
L_0x130f8e0 .concat8 [ 4 4 0 0], LS_0x130f8e0_0_0, LS_0x130f8e0_0_4;
LS_0x1355d10_0_0 .concat [ 1 1 1 1], L_0x130e310, L_0x130ea30, o0x2b0ab3ce5238, L_0x130f090;
LS_0x1355d10_0_4 .concat [ 4 0 0 0], o0x2b0ab3ce5268;
L_0x1355d10 .concat [ 4 4 0 0], LS_0x1355d10_0_0, LS_0x1355d10_0_4;
S_0x1199030 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x1198db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x130e310/d .functor OR 1, L_0x130ddf0, L_0x130e1b0, C4<0>, C4<0>;
L_0x130e310 .delay 1 (30000,30000,30000) L_0x130e310/d;
v0x1199e60_0 .net "a", 0 0, L_0x1317160;  alias, 1 drivers
v0x1199f20_0 .net "b", 0 0, L_0x130d810;  alias, 1 drivers
v0x1199ff0_0 .net "c1", 0 0, L_0x130ddf0;  1 drivers
v0x119a0f0_0 .net "c2", 0 0, L_0x130e1b0;  1 drivers
v0x119a1c0_0 .net "carryin", 0 0, L_0x130d8b0;  alias, 1 drivers
v0x119a2b0_0 .net "carryout", 0 0, L_0x130e310;  1 drivers
v0x119a350_0 .net "s1", 0 0, L_0x130dd30;  1 drivers
v0x119a440_0 .net "sum", 0 0, L_0x130e060;  1 drivers
S_0x11992a0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1199030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x130dd30/d .functor XOR 1, L_0x1317160, L_0x130d810, C4<0>, C4<0>;
L_0x130dd30 .delay 1 (30000,30000,30000) L_0x130dd30/d;
L_0x130ddf0/d .functor AND 1, L_0x1317160, L_0x130d810, C4<1>, C4<1>;
L_0x130ddf0 .delay 1 (30000,30000,30000) L_0x130ddf0/d;
v0x1199500_0 .net "a", 0 0, L_0x1317160;  alias, 1 drivers
v0x11995e0_0 .net "b", 0 0, L_0x130d810;  alias, 1 drivers
v0x11996a0_0 .net "carryout", 0 0, L_0x130ddf0;  alias, 1 drivers
v0x1199740_0 .net "sum", 0 0, L_0x130dd30;  alias, 1 drivers
S_0x1199880 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1199030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x130e060/d .functor XOR 1, L_0x130dd30, L_0x130d8b0, C4<0>, C4<0>;
L_0x130e060 .delay 1 (30000,30000,30000) L_0x130e060/d;
L_0x130e1b0/d .functor AND 1, L_0x130dd30, L_0x130d8b0, C4<1>, C4<1>;
L_0x130e1b0 .delay 1 (30000,30000,30000) L_0x130e1b0/d;
v0x1199ae0_0 .net "a", 0 0, L_0x130dd30;  alias, 1 drivers
v0x1199b80_0 .net "b", 0 0, L_0x130d8b0;  alias, 1 drivers
v0x1199c20_0 .net "carryout", 0 0, L_0x130e1b0;  alias, 1 drivers
v0x1199cf0_0 .net "sum", 0 0, L_0x130e060;  alias, 1 drivers
S_0x119a510 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x1198db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x119f900_0 .net "ands", 7 0, L_0x1314de0;  1 drivers
v0x119fa10_0 .net "in", 7 0, L_0x1355d10;  alias, 1 drivers
v0x119fad0_0 .net "out", 0 0, L_0x1316d00;  alias, 1 drivers
v0x119fba0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x119a730 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x119a510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x119ce60_0 .net "A", 7 0, L_0x1355d10;  alias, 1 drivers
v0x119cf60_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x119d020_0 .net *"_s0", 0 0, L_0x1313700;  1 drivers
v0x119d0e0_0 .net *"_s12", 0 0, L_0x1314070;  1 drivers
v0x119d1c0_0 .net *"_s16", 0 0, L_0x13143d0;  1 drivers
v0x119d2f0_0 .net *"_s20", 0 0, L_0x13146e0;  1 drivers
v0x119d3d0_0 .net *"_s24", 0 0, L_0x1314ad0;  1 drivers
v0x119d4b0_0 .net *"_s28", 0 0, L_0x1314a60;  1 drivers
v0x119d590_0 .net *"_s4", 0 0, L_0x1313a10;  1 drivers
v0x119d700_0 .net *"_s8", 0 0, L_0x1313d60;  1 drivers
v0x119d7e0_0 .net "out", 7 0, L_0x1314de0;  alias, 1 drivers
L_0x13137c0 .part L_0x1355d10, 0, 1;
L_0x1313920 .part v0x12010b0_0, 0, 1;
L_0x1313ad0 .part L_0x1355d10, 1, 1;
L_0x1313cc0 .part v0x12010b0_0, 1, 1;
L_0x1313e20 .part L_0x1355d10, 2, 1;
L_0x1313f80 .part v0x12010b0_0, 2, 1;
L_0x1314130 .part L_0x1355d10, 3, 1;
L_0x1314290 .part v0x12010b0_0, 3, 1;
L_0x1314490 .part L_0x1355d10, 4, 1;
L_0x13145f0 .part v0x12010b0_0, 4, 1;
L_0x1314750 .part L_0x1355d10, 5, 1;
L_0x13149c0 .part v0x12010b0_0, 5, 1;
L_0x1314b90 .part L_0x1355d10, 6, 1;
L_0x1314cf0 .part v0x12010b0_0, 6, 1;
LS_0x1314de0_0_0 .concat8 [ 1 1 1 1], L_0x1313700, L_0x1313a10, L_0x1313d60, L_0x1314070;
LS_0x1314de0_0_4 .concat8 [ 1 1 1 1], L_0x13143d0, L_0x13146e0, L_0x1314ad0, L_0x1314a60;
L_0x1314de0 .concat8 [ 4 4 0 0], LS_0x1314de0_0_0, LS_0x1314de0_0_4;
L_0x13151a0 .part L_0x1355d10, 7, 1;
L_0x1315390 .part v0x12010b0_0, 7, 1;
S_0x119a990 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119aba0 .param/l "i" 0 4 54, +C4<00>;
L_0x1313700/d .functor AND 1, L_0x13137c0, L_0x1313920, C4<1>, C4<1>;
L_0x1313700 .delay 1 (30000,30000,30000) L_0x1313700/d;
v0x119ac80_0 .net *"_s0", 0 0, L_0x13137c0;  1 drivers
v0x119ad60_0 .net *"_s1", 0 0, L_0x1313920;  1 drivers
S_0x119ae40 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119b050 .param/l "i" 0 4 54, +C4<01>;
L_0x1313a10/d .functor AND 1, L_0x1313ad0, L_0x1313cc0, C4<1>, C4<1>;
L_0x1313a10 .delay 1 (30000,30000,30000) L_0x1313a10/d;
v0x119b110_0 .net *"_s0", 0 0, L_0x1313ad0;  1 drivers
v0x119b1f0_0 .net *"_s1", 0 0, L_0x1313cc0;  1 drivers
S_0x119b2d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119b4e0 .param/l "i" 0 4 54, +C4<010>;
L_0x1313d60/d .functor AND 1, L_0x1313e20, L_0x1313f80, C4<1>, C4<1>;
L_0x1313d60 .delay 1 (30000,30000,30000) L_0x1313d60/d;
v0x119b580_0 .net *"_s0", 0 0, L_0x1313e20;  1 drivers
v0x119b660_0 .net *"_s1", 0 0, L_0x1313f80;  1 drivers
S_0x119b740 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119b950 .param/l "i" 0 4 54, +C4<011>;
L_0x1314070/d .functor AND 1, L_0x1314130, L_0x1314290, C4<1>, C4<1>;
L_0x1314070 .delay 1 (30000,30000,30000) L_0x1314070/d;
v0x119ba10_0 .net *"_s0", 0 0, L_0x1314130;  1 drivers
v0x119baf0_0 .net *"_s1", 0 0, L_0x1314290;  1 drivers
S_0x119bbd0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119be30 .param/l "i" 0 4 54, +C4<0100>;
L_0x13143d0/d .functor AND 1, L_0x1314490, L_0x13145f0, C4<1>, C4<1>;
L_0x13143d0 .delay 1 (30000,30000,30000) L_0x13143d0/d;
v0x119bef0_0 .net *"_s0", 0 0, L_0x1314490;  1 drivers
v0x119bfd0_0 .net *"_s1", 0 0, L_0x13145f0;  1 drivers
S_0x119c0b0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119c2c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x13146e0/d .functor AND 1, L_0x1314750, L_0x13149c0, C4<1>, C4<1>;
L_0x13146e0 .delay 1 (30000,30000,30000) L_0x13146e0/d;
v0x119c380_0 .net *"_s0", 0 0, L_0x1314750;  1 drivers
v0x119c460_0 .net *"_s1", 0 0, L_0x13149c0;  1 drivers
S_0x119c540 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119c750 .param/l "i" 0 4 54, +C4<0110>;
L_0x1314ad0/d .functor AND 1, L_0x1314b90, L_0x1314cf0, C4<1>, C4<1>;
L_0x1314ad0 .delay 1 (30000,30000,30000) L_0x1314ad0/d;
v0x119c810_0 .net *"_s0", 0 0, L_0x1314b90;  1 drivers
v0x119c8f0_0 .net *"_s1", 0 0, L_0x1314cf0;  1 drivers
S_0x119c9d0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x119a730;
 .timescale -9 -12;
P_0x119cbe0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1314a60/d .functor AND 1, L_0x13151a0, L_0x1315390, C4<1>, C4<1>;
L_0x1314a60 .delay 1 (30000,30000,30000) L_0x1314a60/d;
v0x119cca0_0 .net *"_s0", 0 0, L_0x13151a0;  1 drivers
v0x119cd80_0 .net *"_s1", 0 0, L_0x1315390;  1 drivers
S_0x119d940 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x119a510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1316d00/d .functor OR 1, L_0x1316dc0, L_0x1316f70, C4<0>, C4<0>;
L_0x1316d00 .delay 1 (30000,30000,30000) L_0x1316d00/d;
v0x119f490_0 .net *"_s10", 0 0, L_0x1316dc0;  1 drivers
v0x119f570_0 .net *"_s12", 0 0, L_0x1316f70;  1 drivers
v0x119f650_0 .net "in", 7 0, L_0x1314de0;  alias, 1 drivers
v0x119f720_0 .net "ors", 1 0, L_0x1316b20;  1 drivers
v0x119f7e0_0 .net "out", 0 0, L_0x1316d00;  alias, 1 drivers
L_0x1315fd0 .part L_0x1314de0, 0, 4;
L_0x1316b20 .concat8 [ 1 1 0 0], L_0x1315cc0, L_0x1316810;
L_0x1316c60 .part L_0x1314de0, 4, 4;
L_0x1316dc0 .part L_0x1316b20, 0, 1;
L_0x1316f70 .part L_0x1316b20, 1, 1;
S_0x119db00 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x119d940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1315480/d .functor OR 1, L_0x1315540, L_0x13156a0, C4<0>, C4<0>;
L_0x1315480 .delay 1 (30000,30000,30000) L_0x1315480/d;
L_0x13158d0/d .functor OR 1, L_0x13159e0, L_0x1315b40, C4<0>, C4<0>;
L_0x13158d0 .delay 1 (30000,30000,30000) L_0x13158d0/d;
L_0x1315cc0/d .functor OR 1, L_0x1315d30, L_0x1315ee0, C4<0>, C4<0>;
L_0x1315cc0 .delay 1 (30000,30000,30000) L_0x1315cc0/d;
v0x119dd50_0 .net *"_s0", 0 0, L_0x1315480;  1 drivers
v0x119de50_0 .net *"_s10", 0 0, L_0x13159e0;  1 drivers
v0x119df30_0 .net *"_s12", 0 0, L_0x1315b40;  1 drivers
v0x119dff0_0 .net *"_s14", 0 0, L_0x1315d30;  1 drivers
v0x119e0d0_0 .net *"_s16", 0 0, L_0x1315ee0;  1 drivers
v0x119e200_0 .net *"_s3", 0 0, L_0x1315540;  1 drivers
v0x119e2e0_0 .net *"_s5", 0 0, L_0x13156a0;  1 drivers
v0x119e3c0_0 .net *"_s6", 0 0, L_0x13158d0;  1 drivers
v0x119e4a0_0 .net "in", 3 0, L_0x1315fd0;  1 drivers
v0x119e610_0 .net "ors", 1 0, L_0x13157e0;  1 drivers
v0x119e6f0_0 .net "out", 0 0, L_0x1315cc0;  1 drivers
L_0x1315540 .part L_0x1315fd0, 0, 1;
L_0x13156a0 .part L_0x1315fd0, 1, 1;
L_0x13157e0 .concat8 [ 1 1 0 0], L_0x1315480, L_0x13158d0;
L_0x13159e0 .part L_0x1315fd0, 2, 1;
L_0x1315b40 .part L_0x1315fd0, 3, 1;
L_0x1315d30 .part L_0x13157e0, 0, 1;
L_0x1315ee0 .part L_0x13157e0, 1, 1;
S_0x119e810 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x119d940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1307660/d .functor OR 1, L_0x1316100, L_0x13161f0, C4<0>, C4<0>;
L_0x1307660 .delay 1 (30000,30000,30000) L_0x1307660/d;
L_0x1316420/d .functor OR 1, L_0x1316530, L_0x1316690, C4<0>, C4<0>;
L_0x1316420 .delay 1 (30000,30000,30000) L_0x1316420/d;
L_0x1316810/d .functor OR 1, L_0x1316880, L_0x1316a30, C4<0>, C4<0>;
L_0x1316810 .delay 1 (30000,30000,30000) L_0x1316810/d;
v0x119e9d0_0 .net *"_s0", 0 0, L_0x1307660;  1 drivers
v0x119ead0_0 .net *"_s10", 0 0, L_0x1316530;  1 drivers
v0x119ebb0_0 .net *"_s12", 0 0, L_0x1316690;  1 drivers
v0x119ec70_0 .net *"_s14", 0 0, L_0x1316880;  1 drivers
v0x119ed50_0 .net *"_s16", 0 0, L_0x1316a30;  1 drivers
v0x119ee80_0 .net *"_s3", 0 0, L_0x1316100;  1 drivers
v0x119ef60_0 .net *"_s5", 0 0, L_0x13161f0;  1 drivers
v0x119f040_0 .net *"_s6", 0 0, L_0x1316420;  1 drivers
v0x119f120_0 .net "in", 3 0, L_0x1316c60;  1 drivers
v0x119f290_0 .net "ors", 1 0, L_0x1316330;  1 drivers
v0x119f370_0 .net "out", 0 0, L_0x1316810;  1 drivers
L_0x1316100 .part L_0x1316c60, 0, 1;
L_0x13161f0 .part L_0x1316c60, 1, 1;
L_0x1316330 .concat8 [ 1 1 0 0], L_0x1307660, L_0x1316420;
L_0x1316530 .part L_0x1316c60, 2, 1;
L_0x1316690 .part L_0x1316c60, 3, 1;
L_0x1316880 .part L_0x1316330, 0, 1;
L_0x1316a30 .part L_0x1316330, 1, 1;
S_0x119fc80 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x1198db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11a50b0_0 .net "ands", 7 0, L_0x13113a0;  1 drivers
v0x11a51c0_0 .net "in", 7 0, L_0x130f8e0;  alias, 1 drivers
v0x11a5280_0 .net "out", 0 0, L_0x13133a0;  alias, 1 drivers
v0x11a5350_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x119fed0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x119fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11a2610_0 .net "A", 7 0, L_0x130f8e0;  alias, 1 drivers
v0x11a2710_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11a27d0_0 .net *"_s0", 0 0, L_0x130fc70;  1 drivers
v0x11a2890_0 .net *"_s12", 0 0, L_0x1310630;  1 drivers
v0x11a2970_0 .net *"_s16", 0 0, L_0x1310990;  1 drivers
v0x11a2aa0_0 .net *"_s20", 0 0, L_0x1310d60;  1 drivers
v0x11a2b80_0 .net *"_s24", 0 0, L_0x1311090;  1 drivers
v0x11a2c60_0 .net *"_s28", 0 0, L_0x1311020;  1 drivers
v0x11a2d40_0 .net *"_s4", 0 0, L_0x1310010;  1 drivers
v0x11a2eb0_0 .net *"_s8", 0 0, L_0x1310320;  1 drivers
v0x11a2f90_0 .net "out", 7 0, L_0x13113a0;  alias, 1 drivers
L_0x130fd80 .part L_0x130f8e0, 0, 1;
L_0x130ff70 .part v0x12010b0_0, 0, 1;
L_0x13100d0 .part L_0x130f8e0, 1, 1;
L_0x1310230 .part v0x12010b0_0, 1, 1;
L_0x13103e0 .part L_0x130f8e0, 2, 1;
L_0x1310540 .part v0x12010b0_0, 2, 1;
L_0x13106f0 .part L_0x130f8e0, 3, 1;
L_0x1310850 .part v0x12010b0_0, 3, 1;
L_0x1310a50 .part L_0x130f8e0, 4, 1;
L_0x1310cc0 .part v0x12010b0_0, 4, 1;
L_0x1310dd0 .part L_0x130f8e0, 5, 1;
L_0x1310f30 .part v0x12010b0_0, 5, 1;
L_0x1311150 .part L_0x130f8e0, 6, 1;
L_0x13112b0 .part v0x12010b0_0, 6, 1;
LS_0x13113a0_0_0 .concat8 [ 1 1 1 1], L_0x130fc70, L_0x1310010, L_0x1310320, L_0x1310630;
LS_0x13113a0_0_4 .concat8 [ 1 1 1 1], L_0x1310990, L_0x1310d60, L_0x1311090, L_0x1311020;
L_0x13113a0 .concat8 [ 4 4 0 0], LS_0x13113a0_0_0, LS_0x13113a0_0_4;
L_0x1311760 .part L_0x130f8e0, 7, 1;
L_0x1311950 .part v0x12010b0_0, 7, 1;
S_0x11a0110 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a0320 .param/l "i" 0 4 54, +C4<00>;
L_0x130fc70/d .functor AND 1, L_0x130fd80, L_0x130ff70, C4<1>, C4<1>;
L_0x130fc70 .delay 1 (30000,30000,30000) L_0x130fc70/d;
v0x11a0400_0 .net *"_s0", 0 0, L_0x130fd80;  1 drivers
v0x11a04e0_0 .net *"_s1", 0 0, L_0x130ff70;  1 drivers
S_0x11a05c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a07d0 .param/l "i" 0 4 54, +C4<01>;
L_0x1310010/d .functor AND 1, L_0x13100d0, L_0x1310230, C4<1>, C4<1>;
L_0x1310010 .delay 1 (30000,30000,30000) L_0x1310010/d;
v0x11a0890_0 .net *"_s0", 0 0, L_0x13100d0;  1 drivers
v0x11a0970_0 .net *"_s1", 0 0, L_0x1310230;  1 drivers
S_0x11a0a50 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a0c90 .param/l "i" 0 4 54, +C4<010>;
L_0x1310320/d .functor AND 1, L_0x13103e0, L_0x1310540, C4<1>, C4<1>;
L_0x1310320 .delay 1 (30000,30000,30000) L_0x1310320/d;
v0x11a0d30_0 .net *"_s0", 0 0, L_0x13103e0;  1 drivers
v0x11a0e10_0 .net *"_s1", 0 0, L_0x1310540;  1 drivers
S_0x11a0ef0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a1100 .param/l "i" 0 4 54, +C4<011>;
L_0x1310630/d .functor AND 1, L_0x13106f0, L_0x1310850, C4<1>, C4<1>;
L_0x1310630 .delay 1 (30000,30000,30000) L_0x1310630/d;
v0x11a11c0_0 .net *"_s0", 0 0, L_0x13106f0;  1 drivers
v0x11a12a0_0 .net *"_s1", 0 0, L_0x1310850;  1 drivers
S_0x11a1380 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a15e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1310990/d .functor AND 1, L_0x1310a50, L_0x1310cc0, C4<1>, C4<1>;
L_0x1310990 .delay 1 (30000,30000,30000) L_0x1310990/d;
v0x11a16a0_0 .net *"_s0", 0 0, L_0x1310a50;  1 drivers
v0x11a1780_0 .net *"_s1", 0 0, L_0x1310cc0;  1 drivers
S_0x11a1860 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a1a70 .param/l "i" 0 4 54, +C4<0101>;
L_0x1310d60/d .functor AND 1, L_0x1310dd0, L_0x1310f30, C4<1>, C4<1>;
L_0x1310d60 .delay 1 (30000,30000,30000) L_0x1310d60/d;
v0x11a1b30_0 .net *"_s0", 0 0, L_0x1310dd0;  1 drivers
v0x11a1c10_0 .net *"_s1", 0 0, L_0x1310f30;  1 drivers
S_0x11a1cf0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a1f00 .param/l "i" 0 4 54, +C4<0110>;
L_0x1311090/d .functor AND 1, L_0x1311150, L_0x13112b0, C4<1>, C4<1>;
L_0x1311090 .delay 1 (30000,30000,30000) L_0x1311090/d;
v0x11a1fc0_0 .net *"_s0", 0 0, L_0x1311150;  1 drivers
v0x11a20a0_0 .net *"_s1", 0 0, L_0x13112b0;  1 drivers
S_0x11a2180 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x119fed0;
 .timescale -9 -12;
P_0x11a2390 .param/l "i" 0 4 54, +C4<0111>;
L_0x1311020/d .functor AND 1, L_0x1311760, L_0x1311950, C4<1>, C4<1>;
L_0x1311020 .delay 1 (30000,30000,30000) L_0x1311020/d;
v0x11a2450_0 .net *"_s0", 0 0, L_0x1311760;  1 drivers
v0x11a2530_0 .net *"_s1", 0 0, L_0x1311950;  1 drivers
S_0x11a30f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x119fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x13133a0/d .functor OR 1, L_0x1313460, L_0x1313610, C4<0>, C4<0>;
L_0x13133a0 .delay 1 (30000,30000,30000) L_0x13133a0/d;
v0x11a4c40_0 .net *"_s10", 0 0, L_0x1313460;  1 drivers
v0x11a4d20_0 .net *"_s12", 0 0, L_0x1313610;  1 drivers
v0x11a4e00_0 .net "in", 7 0, L_0x13113a0;  alias, 1 drivers
v0x11a4ed0_0 .net "ors", 1 0, L_0x13131c0;  1 drivers
v0x11a4f90_0 .net "out", 0 0, L_0x13133a0;  alias, 1 drivers
L_0x1312590 .part L_0x13113a0, 0, 4;
L_0x13131c0 .concat8 [ 1 1 0 0], L_0x1312280, L_0x1312eb0;
L_0x1313300 .part L_0x13113a0, 4, 4;
L_0x1313460 .part L_0x13131c0, 0, 1;
L_0x1313610 .part L_0x13131c0, 1, 1;
S_0x11a32b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11a30f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1311a40/d .functor OR 1, L_0x1311b00, L_0x1311c60, C4<0>, C4<0>;
L_0x1311a40 .delay 1 (30000,30000,30000) L_0x1311a40/d;
L_0x1311e90/d .functor OR 1, L_0x1311fa0, L_0x1312100, C4<0>, C4<0>;
L_0x1311e90 .delay 1 (30000,30000,30000) L_0x1311e90/d;
L_0x1312280/d .functor OR 1, L_0x13122f0, L_0x13124a0, C4<0>, C4<0>;
L_0x1312280 .delay 1 (30000,30000,30000) L_0x1312280/d;
v0x11a3500_0 .net *"_s0", 0 0, L_0x1311a40;  1 drivers
v0x11a3600_0 .net *"_s10", 0 0, L_0x1311fa0;  1 drivers
v0x11a36e0_0 .net *"_s12", 0 0, L_0x1312100;  1 drivers
v0x11a37a0_0 .net *"_s14", 0 0, L_0x13122f0;  1 drivers
v0x11a3880_0 .net *"_s16", 0 0, L_0x13124a0;  1 drivers
v0x11a39b0_0 .net *"_s3", 0 0, L_0x1311b00;  1 drivers
v0x11a3a90_0 .net *"_s5", 0 0, L_0x1311c60;  1 drivers
v0x11a3b70_0 .net *"_s6", 0 0, L_0x1311e90;  1 drivers
v0x11a3c50_0 .net "in", 3 0, L_0x1312590;  1 drivers
v0x11a3dc0_0 .net "ors", 1 0, L_0x1311da0;  1 drivers
v0x11a3ea0_0 .net "out", 0 0, L_0x1312280;  1 drivers
L_0x1311b00 .part L_0x1312590, 0, 1;
L_0x1311c60 .part L_0x1312590, 1, 1;
L_0x1311da0 .concat8 [ 1 1 0 0], L_0x1311a40, L_0x1311e90;
L_0x1311fa0 .part L_0x1312590, 2, 1;
L_0x1312100 .part L_0x1312590, 3, 1;
L_0x13122f0 .part L_0x1311da0, 0, 1;
L_0x13124a0 .part L_0x1311da0, 1, 1;
S_0x11a3fc0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11a30f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x13126c0/d .functor OR 1, L_0x1312730, L_0x1312890, C4<0>, C4<0>;
L_0x13126c0 .delay 1 (30000,30000,30000) L_0x13126c0/d;
L_0x1312ac0/d .functor OR 1, L_0x1312bd0, L_0x1312d30, C4<0>, C4<0>;
L_0x1312ac0 .delay 1 (30000,30000,30000) L_0x1312ac0/d;
L_0x1312eb0/d .functor OR 1, L_0x1312f20, L_0x13130d0, C4<0>, C4<0>;
L_0x1312eb0 .delay 1 (30000,30000,30000) L_0x1312eb0/d;
v0x11a4180_0 .net *"_s0", 0 0, L_0x13126c0;  1 drivers
v0x11a4280_0 .net *"_s10", 0 0, L_0x1312bd0;  1 drivers
v0x11a4360_0 .net *"_s12", 0 0, L_0x1312d30;  1 drivers
v0x11a4420_0 .net *"_s14", 0 0, L_0x1312f20;  1 drivers
v0x11a4500_0 .net *"_s16", 0 0, L_0x13130d0;  1 drivers
v0x11a4630_0 .net *"_s3", 0 0, L_0x1312730;  1 drivers
v0x11a4710_0 .net *"_s5", 0 0, L_0x1312890;  1 drivers
v0x11a47f0_0 .net *"_s6", 0 0, L_0x1312ac0;  1 drivers
v0x11a48d0_0 .net "in", 3 0, L_0x1313300;  1 drivers
v0x11a4a40_0 .net "ors", 1 0, L_0x13129d0;  1 drivers
v0x11a4b20_0 .net "out", 0 0, L_0x1312eb0;  1 drivers
L_0x1312730 .part L_0x1313300, 0, 1;
L_0x1312890 .part L_0x1313300, 1, 1;
L_0x13129d0 .concat8 [ 1 1 0 0], L_0x13126c0, L_0x1312ac0;
L_0x1312bd0 .part L_0x1313300, 2, 1;
L_0x1312d30 .part L_0x1313300, 3, 1;
L_0x1312f20 .part L_0x13129d0, 0, 1;
L_0x13130d0 .part L_0x13129d0, 1, 1;
S_0x11a5430 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x1198db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x130ec50/d .functor XNOR 1, L_0x1317160, L_0x130d810, C4<0>, C4<0>;
L_0x130ec50 .delay 1 (20000,20000,20000) L_0x130ec50/d;
L_0x130eec0/d .functor AND 1, L_0x1317160, L_0x130db40, C4<1>, C4<1>;
L_0x130eec0 .delay 1 (30000,30000,30000) L_0x130eec0/d;
L_0x130ef30/d .functor AND 1, L_0x130ec50, L_0x130d8b0, C4<1>, C4<1>;
L_0x130ef30 .delay 1 (30000,30000,30000) L_0x130ef30/d;
L_0x130f090/d .functor OR 1, L_0x130ef30, L_0x130eec0, C4<0>, C4<0>;
L_0x130f090 .delay 1 (30000,30000,30000) L_0x130f090/d;
v0x11a56e0_0 .net "a", 0 0, L_0x1317160;  alias, 1 drivers
v0x11a57d0_0 .net "a_", 0 0, L_0x1303cb0;  alias, 1 drivers
v0x11a5890_0 .net "b", 0 0, L_0x130d810;  alias, 1 drivers
v0x11a5980_0 .net "b_", 0 0, L_0x130db40;  alias, 1 drivers
v0x11a5a20_0 .net "carryin", 0 0, L_0x130d8b0;  alias, 1 drivers
v0x11a5b60_0 .net "eq", 0 0, L_0x130ec50;  1 drivers
v0x11a5c20_0 .net "lt", 0 0, L_0x130eec0;  1 drivers
v0x11a5ce0_0 .net "out", 0 0, L_0x130f090;  1 drivers
v0x11a5da0_0 .net "w0", 0 0, L_0x130ef30;  1 drivers
S_0x11a5ff0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x1198db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x130ea30/d .functor OR 1, L_0x130e530, L_0x11a7250, C4<0>, C4<0>;
L_0x130ea30 .delay 1 (30000,30000,30000) L_0x130ea30/d;
v0x11a6de0_0 .net "a", 0 0, L_0x1317160;  alias, 1 drivers
v0x11a6f30_0 .net "b", 0 0, L_0x130db40;  alias, 1 drivers
v0x11a6ff0_0 .net "c1", 0 0, L_0x130e530;  1 drivers
v0x11a7090_0 .net "c2", 0 0, L_0x11a7250;  1 drivers
v0x11a7160_0 .net "carryin", 0 0, L_0x130d8b0;  alias, 1 drivers
v0x11a72e0_0 .net "carryout", 0 0, L_0x130ea30;  1 drivers
v0x11a7380_0 .net "s1", 0 0, L_0x130e470;  1 drivers
v0x11a7420_0 .net "sum", 0 0, L_0x130e690;  1 drivers
S_0x11a6240 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11a5ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x130e470/d .functor XOR 1, L_0x1317160, L_0x130db40, C4<0>, C4<0>;
L_0x130e470 .delay 1 (30000,30000,30000) L_0x130e470/d;
L_0x130e530/d .functor AND 1, L_0x1317160, L_0x130db40, C4<1>, C4<1>;
L_0x130e530 .delay 1 (30000,30000,30000) L_0x130e530/d;
v0x11a64a0_0 .net "a", 0 0, L_0x1317160;  alias, 1 drivers
v0x11a6560_0 .net "b", 0 0, L_0x130db40;  alias, 1 drivers
v0x11a6620_0 .net "carryout", 0 0, L_0x130e530;  alias, 1 drivers
v0x11a66c0_0 .net "sum", 0 0, L_0x130e470;  alias, 1 drivers
S_0x11a67f0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11a5ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x130e690/d .functor XOR 1, L_0x130e470, L_0x130d8b0, C4<0>, C4<0>;
L_0x130e690 .delay 1 (30000,30000,30000) L_0x130e690/d;
L_0x11a7250/d .functor AND 1, L_0x130e470, L_0x130d8b0, C4<1>, C4<1>;
L_0x11a7250 .delay 1 (30000,30000,30000) L_0x11a7250/d;
v0x11a6a50_0 .net "a", 0 0, L_0x130e470;  alias, 1 drivers
v0x11a6b20_0 .net "b", 0 0, L_0x130d8b0;  alias, 1 drivers
v0x11a6bc0_0 .net "carryout", 0 0, L_0x11a7250;  alias, 1 drivers
v0x11a6c90_0 .net "sum", 0 0, L_0x130e690;  alias, 1 drivers
S_0x11a8840 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x1198ae0;
 .timescale -9 -12;
L_0x2b0ab3d06e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1317200/d .functor OR 1, L_0x2b0ab3d06e78, L_0x2b0ab3d06ec0, C4<0>, C4<0>;
L_0x1317200 .delay 1 (30000,30000,30000) L_0x1317200/d;
v0x11a8a30_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06e78;  1 drivers
v0x11a8b10_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06ec0;  1 drivers
S_0x11a8bf0 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11a8e00 .param/l "i" 0 3 41, +C4<011100>;
S_0x11a8ec0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x11a8bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1317570/d .functor NOT 1, L_0x1320ea0, C4<0>, C4<0>, C4<0>;
L_0x1317570 .delay 1 (10000,10000,10000) L_0x1317570/d;
L_0x1317680/d .functor NOT 1, L_0x1321000, C4<0>, C4<0>, C4<0>;
L_0x1317680 .delay 1 (10000,10000,10000) L_0x1317680/d;
L_0x1318680/d .functor XOR 1, L_0x1320ea0, L_0x1321000, C4<0>, C4<0>;
L_0x1318680 .delay 1 (30000,30000,30000) L_0x1318680/d;
L_0x2b0ab3d06f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1318d30/d .functor OR 1, L_0x2b0ab3d06f08, L_0x2b0ab3d06f50, C4<0>, C4<0>;
L_0x1318d30 .delay 1 (30000,30000,30000) L_0x1318d30/d;
L_0x1318f30/d .functor AND 1, L_0x1320ea0, L_0x1321000, C4<1>, C4<1>;
L_0x1318f30 .delay 1 (30000,30000,30000) L_0x1318f30/d;
L_0x1318ff0/d .functor NAND 1, L_0x1320ea0, L_0x1321000, C4<1>, C4<1>;
L_0x1318ff0 .delay 1 (20000,20000,20000) L_0x1318ff0/d;
L_0x1319150/d .functor XOR 1, L_0x1320ea0, L_0x1321000, C4<0>, C4<0>;
L_0x1319150 .delay 1 (20000,20000,20000) L_0x1319150/d;
L_0x1319600/d .functor OR 1, L_0x1320ea0, L_0x1321000, C4<0>, C4<0>;
L_0x1319600 .delay 1 (30000,30000,30000) L_0x1319600/d;
L_0x1320da0/d .functor NOT 1, L_0x131cf70, C4<0>, C4<0>, C4<0>;
L_0x1320da0 .delay 1 (10000,10000,10000) L_0x1320da0/d;
v0x11b75f0_0 .net "A", 0 0, L_0x1320ea0;  1 drivers
v0x11b76b0_0 .net "A_", 0 0, L_0x1317570;  1 drivers
v0x11b7770_0 .net "B", 0 0, L_0x1321000;  1 drivers
v0x11b7840_0 .net "B_", 0 0, L_0x1317680;  1 drivers
v0x11b78e0_0 .net *"_s12", 0 0, L_0x1318d30;  1 drivers
v0x11b79d0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d06f08;  1 drivers
v0x11b7a90_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d06f50;  1 drivers
v0x11b7b70_0 .net *"_s18", 0 0, L_0x1318f30;  1 drivers
v0x11b7c50_0 .net *"_s20", 0 0, L_0x1318ff0;  1 drivers
v0x11b7dc0_0 .net *"_s22", 0 0, L_0x1319150;  1 drivers
v0x11b7ea0_0 .net *"_s24", 0 0, L_0x1319600;  1 drivers
o0x2b0ab3ce7788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x11b7f80_0 name=_s30
o0x2b0ab3ce77b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x11b8060_0 name=_s32
v0x11b8140_0 .net *"_s8", 0 0, L_0x1318680;  1 drivers
v0x11b8220_0 .net "carryin", 0 0, L_0x13172c0;  1 drivers
v0x11b82c0_0 .net "carryout", 0 0, L_0x1320a40;  1 drivers
v0x11b8360_0 .net "carryouts", 7 0, L_0x1355ee0;  1 drivers
v0x11b8510_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11b85b0_0 .net "result", 0 0, L_0x131cf70;  1 drivers
v0x11b86a0_0 .net "results", 7 0, L_0x13193d0;  1 drivers
v0x11b87b0_0 .net "zero", 0 0, L_0x1320da0;  1 drivers
LS_0x13193d0_0_0 .concat8 [ 1 1 1 1], L_0x1317ba0, L_0x13181d0, L_0x1318680, L_0x1318d30;
LS_0x13193d0_0_4 .concat8 [ 1 1 1 1], L_0x1318f30, L_0x1318ff0, L_0x1319150, L_0x1319600;
L_0x13193d0 .concat8 [ 4 4 0 0], LS_0x13193d0_0_0, LS_0x13193d0_0_4;
LS_0x1355ee0_0_0 .concat [ 1 1 1 1], L_0x1317e50, L_0x1318520, o0x2b0ab3ce7788, L_0x1318b80;
LS_0x1355ee0_0_4 .concat [ 4 0 0 0], o0x2b0ab3ce77b8;
L_0x1355ee0 .concat [ 4 4 0 0], LS_0x1355ee0_0_0, LS_0x1355ee0_0_4;
S_0x11a9140 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x11a8ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1317e50/d .functor OR 1, L_0x1317930, L_0x1317cf0, C4<0>, C4<0>;
L_0x1317e50 .delay 1 (30000,30000,30000) L_0x1317e50/d;
v0x11a9f70_0 .net "a", 0 0, L_0x1320ea0;  alias, 1 drivers
v0x11aa030_0 .net "b", 0 0, L_0x1321000;  alias, 1 drivers
v0x11aa100_0 .net "c1", 0 0, L_0x1317930;  1 drivers
v0x11aa200_0 .net "c2", 0 0, L_0x1317cf0;  1 drivers
v0x11aa2d0_0 .net "carryin", 0 0, L_0x13172c0;  alias, 1 drivers
v0x11aa3c0_0 .net "carryout", 0 0, L_0x1317e50;  1 drivers
v0x11aa460_0 .net "s1", 0 0, L_0x1317870;  1 drivers
v0x11aa550_0 .net "sum", 0 0, L_0x1317ba0;  1 drivers
S_0x11a93b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11a9140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1317870/d .functor XOR 1, L_0x1320ea0, L_0x1321000, C4<0>, C4<0>;
L_0x1317870 .delay 1 (30000,30000,30000) L_0x1317870/d;
L_0x1317930/d .functor AND 1, L_0x1320ea0, L_0x1321000, C4<1>, C4<1>;
L_0x1317930 .delay 1 (30000,30000,30000) L_0x1317930/d;
v0x11a9610_0 .net "a", 0 0, L_0x1320ea0;  alias, 1 drivers
v0x11a96f0_0 .net "b", 0 0, L_0x1321000;  alias, 1 drivers
v0x11a97b0_0 .net "carryout", 0 0, L_0x1317930;  alias, 1 drivers
v0x11a9850_0 .net "sum", 0 0, L_0x1317870;  alias, 1 drivers
S_0x11a9990 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11a9140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1317ba0/d .functor XOR 1, L_0x1317870, L_0x13172c0, C4<0>, C4<0>;
L_0x1317ba0 .delay 1 (30000,30000,30000) L_0x1317ba0/d;
L_0x1317cf0/d .functor AND 1, L_0x1317870, L_0x13172c0, C4<1>, C4<1>;
L_0x1317cf0 .delay 1 (30000,30000,30000) L_0x1317cf0/d;
v0x11a9bf0_0 .net "a", 0 0, L_0x1317870;  alias, 1 drivers
v0x11a9c90_0 .net "b", 0 0, L_0x13172c0;  alias, 1 drivers
v0x11a9d30_0 .net "carryout", 0 0, L_0x1317cf0;  alias, 1 drivers
v0x11a9e00_0 .net "sum", 0 0, L_0x1317ba0;  alias, 1 drivers
S_0x11aa620 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x11a8ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11afa10_0 .net "ands", 7 0, L_0x131ea40;  1 drivers
v0x11afb20_0 .net "in", 7 0, L_0x1355ee0;  alias, 1 drivers
v0x11afbe0_0 .net "out", 0 0, L_0x1320a40;  alias, 1 drivers
v0x11afcb0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11aa840 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11aa620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11acf70_0 .net "A", 7 0, L_0x1355ee0;  alias, 1 drivers
v0x11ad070_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11ad130_0 .net *"_s0", 0 0, L_0x131d2d0;  1 drivers
v0x11ad1f0_0 .net *"_s12", 0 0, L_0x131dc40;  1 drivers
v0x11ad2d0_0 .net *"_s16", 0 0, L_0x131dfa0;  1 drivers
v0x11ad400_0 .net *"_s20", 0 0, L_0x131e310;  1 drivers
v0x11ad4e0_0 .net *"_s24", 0 0, L_0x131e730;  1 drivers
v0x11ad5c0_0 .net *"_s28", 0 0, L_0x131e6c0;  1 drivers
v0x11ad6a0_0 .net *"_s4", 0 0, L_0x131d5e0;  1 drivers
v0x11ad810_0 .net *"_s8", 0 0, L_0x131d930;  1 drivers
v0x11ad8f0_0 .net "out", 7 0, L_0x131ea40;  alias, 1 drivers
L_0x131d390 .part L_0x1355ee0, 0, 1;
L_0x131d4f0 .part v0x12010b0_0, 0, 1;
L_0x131d6a0 .part L_0x1355ee0, 1, 1;
L_0x131d890 .part v0x12010b0_0, 1, 1;
L_0x131d9f0 .part L_0x1355ee0, 2, 1;
L_0x131db50 .part v0x12010b0_0, 2, 1;
L_0x131dd00 .part L_0x1355ee0, 3, 1;
L_0x131de60 .part v0x12010b0_0, 3, 1;
L_0x131e0c0 .part L_0x1355ee0, 4, 1;
L_0x131e220 .part v0x12010b0_0, 4, 1;
L_0x131e3b0 .part L_0x1355ee0, 5, 1;
L_0x131e620 .part v0x12010b0_0, 5, 1;
L_0x131e7f0 .part L_0x1355ee0, 6, 1;
L_0x131e950 .part v0x12010b0_0, 6, 1;
LS_0x131ea40_0_0 .concat8 [ 1 1 1 1], L_0x131d2d0, L_0x131d5e0, L_0x131d930, L_0x131dc40;
LS_0x131ea40_0_4 .concat8 [ 1 1 1 1], L_0x131dfa0, L_0x131e310, L_0x131e730, L_0x131e6c0;
L_0x131ea40 .concat8 [ 4 4 0 0], LS_0x131ea40_0_0, LS_0x131ea40_0_4;
L_0x131ee00 .part L_0x1355ee0, 7, 1;
L_0x131eff0 .part v0x12010b0_0, 7, 1;
S_0x11aaaa0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11aacb0 .param/l "i" 0 4 54, +C4<00>;
L_0x131d2d0/d .functor AND 1, L_0x131d390, L_0x131d4f0, C4<1>, C4<1>;
L_0x131d2d0 .delay 1 (30000,30000,30000) L_0x131d2d0/d;
v0x11aad90_0 .net *"_s0", 0 0, L_0x131d390;  1 drivers
v0x11aae70_0 .net *"_s1", 0 0, L_0x131d4f0;  1 drivers
S_0x11aaf50 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11ab160 .param/l "i" 0 4 54, +C4<01>;
L_0x131d5e0/d .functor AND 1, L_0x131d6a0, L_0x131d890, C4<1>, C4<1>;
L_0x131d5e0 .delay 1 (30000,30000,30000) L_0x131d5e0/d;
v0x11ab220_0 .net *"_s0", 0 0, L_0x131d6a0;  1 drivers
v0x11ab300_0 .net *"_s1", 0 0, L_0x131d890;  1 drivers
S_0x11ab3e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11ab5f0 .param/l "i" 0 4 54, +C4<010>;
L_0x131d930/d .functor AND 1, L_0x131d9f0, L_0x131db50, C4<1>, C4<1>;
L_0x131d930 .delay 1 (30000,30000,30000) L_0x131d930/d;
v0x11ab690_0 .net *"_s0", 0 0, L_0x131d9f0;  1 drivers
v0x11ab770_0 .net *"_s1", 0 0, L_0x131db50;  1 drivers
S_0x11ab850 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11aba60 .param/l "i" 0 4 54, +C4<011>;
L_0x131dc40/d .functor AND 1, L_0x131dd00, L_0x131de60, C4<1>, C4<1>;
L_0x131dc40 .delay 1 (30000,30000,30000) L_0x131dc40/d;
v0x11abb20_0 .net *"_s0", 0 0, L_0x131dd00;  1 drivers
v0x11abc00_0 .net *"_s1", 0 0, L_0x131de60;  1 drivers
S_0x11abce0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11abf40 .param/l "i" 0 4 54, +C4<0100>;
L_0x131dfa0/d .functor AND 1, L_0x131e0c0, L_0x131e220, C4<1>, C4<1>;
L_0x131dfa0 .delay 1 (30000,30000,30000) L_0x131dfa0/d;
v0x11ac000_0 .net *"_s0", 0 0, L_0x131e0c0;  1 drivers
v0x11ac0e0_0 .net *"_s1", 0 0, L_0x131e220;  1 drivers
S_0x11ac1c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11ac3d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x131e310/d .functor AND 1, L_0x131e3b0, L_0x131e620, C4<1>, C4<1>;
L_0x131e310 .delay 1 (30000,30000,30000) L_0x131e310/d;
v0x11ac490_0 .net *"_s0", 0 0, L_0x131e3b0;  1 drivers
v0x11ac570_0 .net *"_s1", 0 0, L_0x131e620;  1 drivers
S_0x11ac650 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11ac860 .param/l "i" 0 4 54, +C4<0110>;
L_0x131e730/d .functor AND 1, L_0x131e7f0, L_0x131e950, C4<1>, C4<1>;
L_0x131e730 .delay 1 (30000,30000,30000) L_0x131e730/d;
v0x11ac920_0 .net *"_s0", 0 0, L_0x131e7f0;  1 drivers
v0x11aca00_0 .net *"_s1", 0 0, L_0x131e950;  1 drivers
S_0x11acae0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11aa840;
 .timescale -9 -12;
P_0x11accf0 .param/l "i" 0 4 54, +C4<0111>;
L_0x131e6c0/d .functor AND 1, L_0x131ee00, L_0x131eff0, C4<1>, C4<1>;
L_0x131e6c0 .delay 1 (30000,30000,30000) L_0x131e6c0/d;
v0x11acdb0_0 .net *"_s0", 0 0, L_0x131ee00;  1 drivers
v0x11ace90_0 .net *"_s1", 0 0, L_0x131eff0;  1 drivers
S_0x11ada50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11aa620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1320a40/d .functor OR 1, L_0x1320b00, L_0x1320cb0, C4<0>, C4<0>;
L_0x1320a40 .delay 1 (30000,30000,30000) L_0x1320a40/d;
v0x11af5d0_0 .net *"_s10", 0 0, L_0x1320b00;  1 drivers
v0x11af6b0_0 .net *"_s12", 0 0, L_0x1320cb0;  1 drivers
v0x11af790_0 .net "in", 7 0, L_0x131ea40;  alias, 1 drivers
v0x11af830_0 .net "ors", 1 0, L_0x1320860;  1 drivers
v0x11af8f0_0 .net "out", 0 0, L_0x1320a40;  alias, 1 drivers
L_0x131fc30 .part L_0x131ea40, 0, 4;
L_0x1320860 .concat8 [ 1 1 0 0], L_0x131f920, L_0x1320550;
L_0x13209a0 .part L_0x131ea40, 4, 4;
L_0x1320b00 .part L_0x1320860, 0, 1;
L_0x1320cb0 .part L_0x1320860, 1, 1;
S_0x11adc10 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11ada50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x131f0e0/d .functor OR 1, L_0x131f1a0, L_0x131f300, C4<0>, C4<0>;
L_0x131f0e0 .delay 1 (30000,30000,30000) L_0x131f0e0/d;
L_0x131f530/d .functor OR 1, L_0x131f640, L_0x131f7a0, C4<0>, C4<0>;
L_0x131f530 .delay 1 (30000,30000,30000) L_0x131f530/d;
L_0x131f920/d .functor OR 1, L_0x131f990, L_0x131fb40, C4<0>, C4<0>;
L_0x131f920 .delay 1 (30000,30000,30000) L_0x131f920/d;
v0x11ade60_0 .net *"_s0", 0 0, L_0x131f0e0;  1 drivers
v0x11adf60_0 .net *"_s10", 0 0, L_0x131f640;  1 drivers
v0x11ae020_0 .net *"_s12", 0 0, L_0x131f7a0;  1 drivers
v0x11ae130_0 .net *"_s14", 0 0, L_0x131f990;  1 drivers
v0x11ae210_0 .net *"_s16", 0 0, L_0x131fb40;  1 drivers
v0x11ae340_0 .net *"_s3", 0 0, L_0x131f1a0;  1 drivers
v0x11ae420_0 .net *"_s5", 0 0, L_0x131f300;  1 drivers
v0x11ae500_0 .net *"_s6", 0 0, L_0x131f530;  1 drivers
v0x11ae5e0_0 .net "in", 3 0, L_0x131fc30;  1 drivers
v0x11ae750_0 .net "ors", 1 0, L_0x131f440;  1 drivers
v0x11ae830_0 .net "out", 0 0, L_0x131f920;  1 drivers
L_0x131f1a0 .part L_0x131fc30, 0, 1;
L_0x131f300 .part L_0x131fc30, 1, 1;
L_0x131f440 .concat8 [ 1 1 0 0], L_0x131f0e0, L_0x131f530;
L_0x131f640 .part L_0x131fc30, 2, 1;
L_0x131f7a0 .part L_0x131fc30, 3, 1;
L_0x131f990 .part L_0x131f440, 0, 1;
L_0x131fb40 .part L_0x131f440, 1, 1;
S_0x11ae950 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11ada50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x131fd60/d .functor OR 1, L_0x131fdd0, L_0x131ff30, C4<0>, C4<0>;
L_0x131fd60 .delay 1 (30000,30000,30000) L_0x131fd60/d;
L_0x1320160/d .functor OR 1, L_0x1320270, L_0x13203d0, C4<0>, C4<0>;
L_0x1320160 .delay 1 (30000,30000,30000) L_0x1320160/d;
L_0x1320550/d .functor OR 1, L_0x13205c0, L_0x1320770, C4<0>, C4<0>;
L_0x1320550 .delay 1 (30000,30000,30000) L_0x1320550/d;
v0x11aeb10_0 .net *"_s0", 0 0, L_0x131fd60;  1 drivers
v0x11aec10_0 .net *"_s10", 0 0, L_0x1320270;  1 drivers
v0x11aecf0_0 .net *"_s12", 0 0, L_0x13203d0;  1 drivers
v0x11aedb0_0 .net *"_s14", 0 0, L_0x13205c0;  1 drivers
v0x11aee90_0 .net *"_s16", 0 0, L_0x1320770;  1 drivers
v0x11aefc0_0 .net *"_s3", 0 0, L_0x131fdd0;  1 drivers
v0x11af0a0_0 .net *"_s5", 0 0, L_0x131ff30;  1 drivers
v0x11af180_0 .net *"_s6", 0 0, L_0x1320160;  1 drivers
v0x11af260_0 .net "in", 3 0, L_0x13209a0;  1 drivers
v0x11af3d0_0 .net "ors", 1 0, L_0x1320070;  1 drivers
v0x11af4b0_0 .net "out", 0 0, L_0x1320550;  1 drivers
L_0x131fdd0 .part L_0x13209a0, 0, 1;
L_0x131ff30 .part L_0x13209a0, 1, 1;
L_0x1320070 .concat8 [ 1 1 0 0], L_0x131fd60, L_0x1320160;
L_0x1320270 .part L_0x13209a0, 2, 1;
L_0x13203d0 .part L_0x13209a0, 3, 1;
L_0x13205c0 .part L_0x1320070, 0, 1;
L_0x1320770 .part L_0x1320070, 1, 1;
S_0x11afd90 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x11a8ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11b51c0_0 .net "ands", 7 0, L_0x131af70;  1 drivers
v0x11b52d0_0 .net "in", 7 0, L_0x13193d0;  alias, 1 drivers
v0x11b5390_0 .net "out", 0 0, L_0x131cf70;  alias, 1 drivers
v0x11b5460_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11affe0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11afd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11b2720_0 .net "A", 7 0, L_0x13193d0;  alias, 1 drivers
v0x11b2820_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11b28e0_0 .net *"_s0", 0 0, L_0x1319760;  1 drivers
v0x11b29a0_0 .net *"_s12", 0 0, L_0x131a120;  1 drivers
v0x11b2a80_0 .net *"_s16", 0 0, L_0x131a480;  1 drivers
v0x11b2bb0_0 .net *"_s20", 0 0, L_0x131a8b0;  1 drivers
v0x11b2c90_0 .net *"_s24", 0 0, L_0x131abe0;  1 drivers
v0x11b2d70_0 .net *"_s28", 0 0, L_0x131ab70;  1 drivers
v0x11b2e50_0 .net *"_s4", 0 0, L_0x1319b00;  1 drivers
v0x11b2fc0_0 .net *"_s8", 0 0, L_0x1319e10;  1 drivers
v0x11b30a0_0 .net "out", 7 0, L_0x131af70;  alias, 1 drivers
L_0x1319870 .part L_0x13193d0, 0, 1;
L_0x1319a60 .part v0x12010b0_0, 0, 1;
L_0x1319bc0 .part L_0x13193d0, 1, 1;
L_0x1319d20 .part v0x12010b0_0, 1, 1;
L_0x1319ed0 .part L_0x13193d0, 2, 1;
L_0x131a030 .part v0x12010b0_0, 2, 1;
L_0x131a1e0 .part L_0x13193d0, 3, 1;
L_0x131a340 .part v0x12010b0_0, 3, 1;
L_0x131a540 .part L_0x13193d0, 4, 1;
L_0x131a7b0 .part v0x12010b0_0, 4, 1;
L_0x131a920 .part L_0x13193d0, 5, 1;
L_0x131aa80 .part v0x12010b0_0, 5, 1;
L_0x131aca0 .part L_0x13193d0, 6, 1;
L_0x131ae00 .part v0x12010b0_0, 6, 1;
LS_0x131af70_0_0 .concat8 [ 1 1 1 1], L_0x1319760, L_0x1319b00, L_0x1319e10, L_0x131a120;
LS_0x131af70_0_4 .concat8 [ 1 1 1 1], L_0x131a480, L_0x131a8b0, L_0x131abe0, L_0x131ab70;
L_0x131af70 .concat8 [ 4 4 0 0], LS_0x131af70_0_0, LS_0x131af70_0_4;
L_0x131b330 .part L_0x13193d0, 7, 1;
L_0x131b520 .part v0x12010b0_0, 7, 1;
S_0x11b0220 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b0430 .param/l "i" 0 4 54, +C4<00>;
L_0x1319760/d .functor AND 1, L_0x1319870, L_0x1319a60, C4<1>, C4<1>;
L_0x1319760 .delay 1 (30000,30000,30000) L_0x1319760/d;
v0x11b0510_0 .net *"_s0", 0 0, L_0x1319870;  1 drivers
v0x11b05f0_0 .net *"_s1", 0 0, L_0x1319a60;  1 drivers
S_0x11b06d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b08e0 .param/l "i" 0 4 54, +C4<01>;
L_0x1319b00/d .functor AND 1, L_0x1319bc0, L_0x1319d20, C4<1>, C4<1>;
L_0x1319b00 .delay 1 (30000,30000,30000) L_0x1319b00/d;
v0x11b09a0_0 .net *"_s0", 0 0, L_0x1319bc0;  1 drivers
v0x11b0a80_0 .net *"_s1", 0 0, L_0x1319d20;  1 drivers
S_0x11b0b60 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b0da0 .param/l "i" 0 4 54, +C4<010>;
L_0x1319e10/d .functor AND 1, L_0x1319ed0, L_0x131a030, C4<1>, C4<1>;
L_0x1319e10 .delay 1 (30000,30000,30000) L_0x1319e10/d;
v0x11b0e40_0 .net *"_s0", 0 0, L_0x1319ed0;  1 drivers
v0x11b0f20_0 .net *"_s1", 0 0, L_0x131a030;  1 drivers
S_0x11b1000 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b1210 .param/l "i" 0 4 54, +C4<011>;
L_0x131a120/d .functor AND 1, L_0x131a1e0, L_0x131a340, C4<1>, C4<1>;
L_0x131a120 .delay 1 (30000,30000,30000) L_0x131a120/d;
v0x11b12d0_0 .net *"_s0", 0 0, L_0x131a1e0;  1 drivers
v0x11b13b0_0 .net *"_s1", 0 0, L_0x131a340;  1 drivers
S_0x11b1490 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b16f0 .param/l "i" 0 4 54, +C4<0100>;
L_0x131a480/d .functor AND 1, L_0x131a540, L_0x131a7b0, C4<1>, C4<1>;
L_0x131a480 .delay 1 (30000,30000,30000) L_0x131a480/d;
v0x11b17b0_0 .net *"_s0", 0 0, L_0x131a540;  1 drivers
v0x11b1890_0 .net *"_s1", 0 0, L_0x131a7b0;  1 drivers
S_0x11b1970 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b1b80 .param/l "i" 0 4 54, +C4<0101>;
L_0x131a8b0/d .functor AND 1, L_0x131a920, L_0x131aa80, C4<1>, C4<1>;
L_0x131a8b0 .delay 1 (30000,30000,30000) L_0x131a8b0/d;
v0x11b1c40_0 .net *"_s0", 0 0, L_0x131a920;  1 drivers
v0x11b1d20_0 .net *"_s1", 0 0, L_0x131aa80;  1 drivers
S_0x11b1e00 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b2010 .param/l "i" 0 4 54, +C4<0110>;
L_0x131abe0/d .functor AND 1, L_0x131aca0, L_0x131ae00, C4<1>, C4<1>;
L_0x131abe0 .delay 1 (30000,30000,30000) L_0x131abe0/d;
v0x11b20d0_0 .net *"_s0", 0 0, L_0x131aca0;  1 drivers
v0x11b21b0_0 .net *"_s1", 0 0, L_0x131ae00;  1 drivers
S_0x11b2290 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11affe0;
 .timescale -9 -12;
P_0x11b24a0 .param/l "i" 0 4 54, +C4<0111>;
L_0x131ab70/d .functor AND 1, L_0x131b330, L_0x131b520, C4<1>, C4<1>;
L_0x131ab70 .delay 1 (30000,30000,30000) L_0x131ab70/d;
v0x11b2560_0 .net *"_s0", 0 0, L_0x131b330;  1 drivers
v0x11b2640_0 .net *"_s1", 0 0, L_0x131b520;  1 drivers
S_0x11b3200 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11afd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x131cf70/d .functor OR 1, L_0x131d030, L_0x131d1e0, C4<0>, C4<0>;
L_0x131cf70 .delay 1 (30000,30000,30000) L_0x131cf70/d;
v0x11b4d50_0 .net *"_s10", 0 0, L_0x131d030;  1 drivers
v0x11b4e30_0 .net *"_s12", 0 0, L_0x131d1e0;  1 drivers
v0x11b4f10_0 .net "in", 7 0, L_0x131af70;  alias, 1 drivers
v0x11b4fe0_0 .net "ors", 1 0, L_0x131cd90;  1 drivers
v0x11b50a0_0 .net "out", 0 0, L_0x131cf70;  alias, 1 drivers
L_0x131c160 .part L_0x131af70, 0, 4;
L_0x131cd90 .concat8 [ 1 1 0 0], L_0x131be50, L_0x131ca80;
L_0x131ced0 .part L_0x131af70, 4, 4;
L_0x131d030 .part L_0x131cd90, 0, 1;
L_0x131d1e0 .part L_0x131cd90, 1, 1;
S_0x11b33c0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11b3200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x131b610/d .functor OR 1, L_0x131b6d0, L_0x131b830, C4<0>, C4<0>;
L_0x131b610 .delay 1 (30000,30000,30000) L_0x131b610/d;
L_0x131ba60/d .functor OR 1, L_0x131bb70, L_0x131bcd0, C4<0>, C4<0>;
L_0x131ba60 .delay 1 (30000,30000,30000) L_0x131ba60/d;
L_0x131be50/d .functor OR 1, L_0x131bec0, L_0x131c070, C4<0>, C4<0>;
L_0x131be50 .delay 1 (30000,30000,30000) L_0x131be50/d;
v0x11b3610_0 .net *"_s0", 0 0, L_0x131b610;  1 drivers
v0x11b3710_0 .net *"_s10", 0 0, L_0x131bb70;  1 drivers
v0x11b37f0_0 .net *"_s12", 0 0, L_0x131bcd0;  1 drivers
v0x11b38b0_0 .net *"_s14", 0 0, L_0x131bec0;  1 drivers
v0x11b3990_0 .net *"_s16", 0 0, L_0x131c070;  1 drivers
v0x11b3ac0_0 .net *"_s3", 0 0, L_0x131b6d0;  1 drivers
v0x11b3ba0_0 .net *"_s5", 0 0, L_0x131b830;  1 drivers
v0x11b3c80_0 .net *"_s6", 0 0, L_0x131ba60;  1 drivers
v0x11b3d60_0 .net "in", 3 0, L_0x131c160;  1 drivers
v0x11b3ed0_0 .net "ors", 1 0, L_0x131b970;  1 drivers
v0x11b3fb0_0 .net "out", 0 0, L_0x131be50;  1 drivers
L_0x131b6d0 .part L_0x131c160, 0, 1;
L_0x131b830 .part L_0x131c160, 1, 1;
L_0x131b970 .concat8 [ 1 1 0 0], L_0x131b610, L_0x131ba60;
L_0x131bb70 .part L_0x131c160, 2, 1;
L_0x131bcd0 .part L_0x131c160, 3, 1;
L_0x131bec0 .part L_0x131b970, 0, 1;
L_0x131c070 .part L_0x131b970, 1, 1;
S_0x11b40d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11b3200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x131c290/d .functor OR 1, L_0x131c300, L_0x131c460, C4<0>, C4<0>;
L_0x131c290 .delay 1 (30000,30000,30000) L_0x131c290/d;
L_0x131c690/d .functor OR 1, L_0x131c7a0, L_0x131c900, C4<0>, C4<0>;
L_0x131c690 .delay 1 (30000,30000,30000) L_0x131c690/d;
L_0x131ca80/d .functor OR 1, L_0x131caf0, L_0x131cca0, C4<0>, C4<0>;
L_0x131ca80 .delay 1 (30000,30000,30000) L_0x131ca80/d;
v0x11b4290_0 .net *"_s0", 0 0, L_0x131c290;  1 drivers
v0x11b4390_0 .net *"_s10", 0 0, L_0x131c7a0;  1 drivers
v0x11b4470_0 .net *"_s12", 0 0, L_0x131c900;  1 drivers
v0x11b4530_0 .net *"_s14", 0 0, L_0x131caf0;  1 drivers
v0x11b4610_0 .net *"_s16", 0 0, L_0x131cca0;  1 drivers
v0x11b4740_0 .net *"_s3", 0 0, L_0x131c300;  1 drivers
v0x11b4820_0 .net *"_s5", 0 0, L_0x131c460;  1 drivers
v0x11b4900_0 .net *"_s6", 0 0, L_0x131c690;  1 drivers
v0x11b49e0_0 .net "in", 3 0, L_0x131ced0;  1 drivers
v0x11b4b50_0 .net "ors", 1 0, L_0x131c5a0;  1 drivers
v0x11b4c30_0 .net "out", 0 0, L_0x131ca80;  1 drivers
L_0x131c300 .part L_0x131ced0, 0, 1;
L_0x131c460 .part L_0x131ced0, 1, 1;
L_0x131c5a0 .concat8 [ 1 1 0 0], L_0x131c290, L_0x131c690;
L_0x131c7a0 .part L_0x131ced0, 2, 1;
L_0x131c900 .part L_0x131ced0, 3, 1;
L_0x131caf0 .part L_0x131c5a0, 0, 1;
L_0x131cca0 .part L_0x131c5a0, 1, 1;
S_0x11b5540 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x11a8ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1318740/d .functor XNOR 1, L_0x1320ea0, L_0x1321000, C4<0>, C4<0>;
L_0x1318740 .delay 1 (20000,20000,20000) L_0x1318740/d;
L_0x13189b0/d .functor AND 1, L_0x1320ea0, L_0x1317680, C4<1>, C4<1>;
L_0x13189b0 .delay 1 (30000,30000,30000) L_0x13189b0/d;
L_0x1318a20/d .functor AND 1, L_0x1318740, L_0x13172c0, C4<1>, C4<1>;
L_0x1318a20 .delay 1 (30000,30000,30000) L_0x1318a20/d;
L_0x1318b80/d .functor OR 1, L_0x1318a20, L_0x13189b0, C4<0>, C4<0>;
L_0x1318b80 .delay 1 (30000,30000,30000) L_0x1318b80/d;
v0x11b57f0_0 .net "a", 0 0, L_0x1320ea0;  alias, 1 drivers
v0x11b58e0_0 .net "a_", 0 0, L_0x1317570;  alias, 1 drivers
v0x11b59a0_0 .net "b", 0 0, L_0x1321000;  alias, 1 drivers
v0x11b5a90_0 .net "b_", 0 0, L_0x1317680;  alias, 1 drivers
v0x11b5b30_0 .net "carryin", 0 0, L_0x13172c0;  alias, 1 drivers
v0x11b5c70_0 .net "eq", 0 0, L_0x1318740;  1 drivers
v0x11b5d30_0 .net "lt", 0 0, L_0x13189b0;  1 drivers
v0x11b5df0_0 .net "out", 0 0, L_0x1318b80;  1 drivers
v0x11b5eb0_0 .net "w0", 0 0, L_0x1318a20;  1 drivers
S_0x11b6100 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x11a8ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1318520/d .functor OR 1, L_0x1318070, L_0x11b7360, C4<0>, C4<0>;
L_0x1318520 .delay 1 (30000,30000,30000) L_0x1318520/d;
v0x11b6ef0_0 .net "a", 0 0, L_0x1320ea0;  alias, 1 drivers
v0x11b7040_0 .net "b", 0 0, L_0x1317680;  alias, 1 drivers
v0x11b7100_0 .net "c1", 0 0, L_0x1318070;  1 drivers
v0x11b71a0_0 .net "c2", 0 0, L_0x11b7360;  1 drivers
v0x11b7270_0 .net "carryin", 0 0, L_0x13172c0;  alias, 1 drivers
v0x11b73f0_0 .net "carryout", 0 0, L_0x1318520;  1 drivers
v0x11b7490_0 .net "s1", 0 0, L_0x1317fb0;  1 drivers
v0x11b7530_0 .net "sum", 0 0, L_0x13181d0;  1 drivers
S_0x11b6350 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11b6100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1317fb0/d .functor XOR 1, L_0x1320ea0, L_0x1317680, C4<0>, C4<0>;
L_0x1317fb0 .delay 1 (30000,30000,30000) L_0x1317fb0/d;
L_0x1318070/d .functor AND 1, L_0x1320ea0, L_0x1317680, C4<1>, C4<1>;
L_0x1318070 .delay 1 (30000,30000,30000) L_0x1318070/d;
v0x11b65b0_0 .net "a", 0 0, L_0x1320ea0;  alias, 1 drivers
v0x11b6670_0 .net "b", 0 0, L_0x1317680;  alias, 1 drivers
v0x11b6730_0 .net "carryout", 0 0, L_0x1318070;  alias, 1 drivers
v0x11b67d0_0 .net "sum", 0 0, L_0x1317fb0;  alias, 1 drivers
S_0x11b6900 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11b6100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x13181d0/d .functor XOR 1, L_0x1317fb0, L_0x13172c0, C4<0>, C4<0>;
L_0x13181d0 .delay 1 (30000,30000,30000) L_0x13181d0/d;
L_0x11b7360/d .functor AND 1, L_0x1317fb0, L_0x13172c0, C4<1>, C4<1>;
L_0x11b7360 .delay 1 (30000,30000,30000) L_0x11b7360/d;
v0x11b6b60_0 .net "a", 0 0, L_0x1317fb0;  alias, 1 drivers
v0x11b6c30_0 .net "b", 0 0, L_0x13172c0;  alias, 1 drivers
v0x11b6cd0_0 .net "carryout", 0 0, L_0x11b7360;  alias, 1 drivers
v0x11b6da0_0 .net "sum", 0 0, L_0x13181d0;  alias, 1 drivers
S_0x11b8950 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x11a8bf0;
 .timescale -9 -12;
L_0x2b0ab3d06f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d06fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1320f40/d .functor OR 1, L_0x2b0ab3d06f98, L_0x2b0ab3d06fe0, C4<0>, C4<0>;
L_0x1320f40 .delay 1 (30000,30000,30000) L_0x1320f40/d;
v0x11b8b40_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d06f98;  1 drivers
v0x11b8c20_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d06fe0;  1 drivers
S_0x11b8d00 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11b8f10 .param/l "i" 0 3 41, +C4<011101>;
S_0x11b8fd0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x11b8d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1317400/d .functor NOT 1, L_0x132ab70, C4<0>, C4<0>, C4<0>;
L_0x1317400 .delay 1 (10000,10000,10000) L_0x1317400/d;
L_0x13213b0/d .functor NOT 1, L_0x13210a0, C4<0>, C4<0>, C4<0>;
L_0x13213b0 .delay 1 (10000,10000,10000) L_0x13213b0/d;
L_0x13222a0/d .functor XOR 1, L_0x132ab70, L_0x13210a0, C4<0>, C4<0>;
L_0x13222a0 .delay 1 (30000,30000,30000) L_0x13222a0/d;
L_0x2b0ab3d07028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d07070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1322950/d .functor OR 1, L_0x2b0ab3d07028, L_0x2b0ab3d07070, C4<0>, C4<0>;
L_0x1322950 .delay 1 (30000,30000,30000) L_0x1322950/d;
L_0x1322b50/d .functor AND 1, L_0x132ab70, L_0x13210a0, C4<1>, C4<1>;
L_0x1322b50 .delay 1 (30000,30000,30000) L_0x1322b50/d;
L_0x1322c60/d .functor NAND 1, L_0x132ab70, L_0x13210a0, C4<1>, C4<1>;
L_0x1322c60 .delay 1 (20000,20000,20000) L_0x1322c60/d;
L_0x1322dc0/d .functor XOR 1, L_0x132ab70, L_0x13210a0, C4<0>, C4<0>;
L_0x1322dc0 .delay 1 (20000,20000,20000) L_0x1322dc0/d;
L_0x1323270/d .functor OR 1, L_0x132ab70, L_0x13210a0, C4<0>, C4<0>;
L_0x1323270 .delay 1 (30000,30000,30000) L_0x1323270/d;
L_0x132aa70/d .functor NOT 1, L_0x1326c10, C4<0>, C4<0>, C4<0>;
L_0x132aa70 .delay 1 (10000,10000,10000) L_0x132aa70/d;
v0x11c7700_0 .net "A", 0 0, L_0x132ab70;  1 drivers
v0x11c77c0_0 .net "A_", 0 0, L_0x1317400;  1 drivers
v0x11c7880_0 .net "B", 0 0, L_0x13210a0;  1 drivers
v0x11c7950_0 .net "B_", 0 0, L_0x13213b0;  1 drivers
v0x11c79f0_0 .net *"_s12", 0 0, L_0x1322950;  1 drivers
v0x11c7ae0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d07028;  1 drivers
v0x11c7ba0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d07070;  1 drivers
v0x11c7c80_0 .net *"_s18", 0 0, L_0x1322b50;  1 drivers
v0x11c7d60_0 .net *"_s20", 0 0, L_0x1322c60;  1 drivers
v0x11c7ed0_0 .net *"_s22", 0 0, L_0x1322dc0;  1 drivers
v0x11c7fb0_0 .net *"_s24", 0 0, L_0x1323270;  1 drivers
o0x2b0ab3ce9cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x11c8090_0 name=_s30
o0x2b0ab3ce9d08 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x11c8170_0 name=_s32
v0x11c8250_0 .net *"_s8", 0 0, L_0x13222a0;  1 drivers
v0x11c8330_0 .net "carryin", 0 0, L_0x1321140;  1 drivers
v0x11c83d0_0 .net "carryout", 0 0, L_0x132a710;  1 drivers
v0x11c8470_0 .net "carryouts", 7 0, L_0x13560b0;  1 drivers
v0x11c8620_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11c86c0_0 .net "result", 0 0, L_0x1326c10;  1 drivers
v0x11c87b0_0 .net "results", 7 0, L_0x1323040;  1 drivers
v0x11c88c0_0 .net "zero", 0 0, L_0x132aa70;  1 drivers
LS_0x1323040_0_0 .concat8 [ 1 1 1 1], L_0x1321770, L_0x1321df0, L_0x13222a0, L_0x1322950;
LS_0x1323040_0_4 .concat8 [ 1 1 1 1], L_0x1322b50, L_0x1322c60, L_0x1322dc0, L_0x1323270;
L_0x1323040 .concat8 [ 4 4 0 0], LS_0x1323040_0_0, LS_0x1323040_0_4;
LS_0x13560b0_0_0 .concat [ 1 1 1 1], L_0x1321a70, L_0x1322140, o0x2b0ab3ce9cd8, L_0x13227a0;
LS_0x13560b0_0_4 .concat [ 4 0 0 0], o0x2b0ab3ce9d08;
L_0x13560b0 .concat [ 4 4 0 0], LS_0x13560b0_0_0, LS_0x13560b0_0_4;
S_0x11b9250 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x11b8fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1321a70/d .functor OR 1, L_0x13215a0, L_0x1321960, C4<0>, C4<0>;
L_0x1321a70 .delay 1 (30000,30000,30000) L_0x1321a70/d;
v0x11ba080_0 .net "a", 0 0, L_0x132ab70;  alias, 1 drivers
v0x11ba140_0 .net "b", 0 0, L_0x13210a0;  alias, 1 drivers
v0x11ba210_0 .net "c1", 0 0, L_0x13215a0;  1 drivers
v0x11ba310_0 .net "c2", 0 0, L_0x1321960;  1 drivers
v0x11ba3e0_0 .net "carryin", 0 0, L_0x1321140;  alias, 1 drivers
v0x11ba4d0_0 .net "carryout", 0 0, L_0x1321a70;  1 drivers
v0x11ba570_0 .net "s1", 0 0, L_0x131aef0;  1 drivers
v0x11ba660_0 .net "sum", 0 0, L_0x1321770;  1 drivers
S_0x11b94c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11b9250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x131aef0/d .functor XOR 1, L_0x132ab70, L_0x13210a0, C4<0>, C4<0>;
L_0x131aef0 .delay 1 (30000,30000,30000) L_0x131aef0/d;
L_0x13215a0/d .functor AND 1, L_0x132ab70, L_0x13210a0, C4<1>, C4<1>;
L_0x13215a0 .delay 1 (30000,30000,30000) L_0x13215a0/d;
v0x11b9720_0 .net "a", 0 0, L_0x132ab70;  alias, 1 drivers
v0x11b9800_0 .net "b", 0 0, L_0x13210a0;  alias, 1 drivers
v0x11b98c0_0 .net "carryout", 0 0, L_0x13215a0;  alias, 1 drivers
v0x11b9960_0 .net "sum", 0 0, L_0x131aef0;  alias, 1 drivers
S_0x11b9aa0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11b9250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1321770/d .functor XOR 1, L_0x131aef0, L_0x1321140, C4<0>, C4<0>;
L_0x1321770 .delay 1 (30000,30000,30000) L_0x1321770/d;
L_0x1321960/d .functor AND 1, L_0x131aef0, L_0x1321140, C4<1>, C4<1>;
L_0x1321960 .delay 1 (30000,30000,30000) L_0x1321960/d;
v0x11b9d00_0 .net "a", 0 0, L_0x131aef0;  alias, 1 drivers
v0x11b9da0_0 .net "b", 0 0, L_0x1321140;  alias, 1 drivers
v0x11b9e40_0 .net "carryout", 0 0, L_0x1321960;  alias, 1 drivers
v0x11b9f10_0 .net "sum", 0 0, L_0x1321770;  alias, 1 drivers
S_0x11ba730 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x11b8fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11bfb20_0 .net "ands", 7 0, L_0x1328710;  1 drivers
v0x11bfc30_0 .net "in", 7 0, L_0x13560b0;  alias, 1 drivers
v0x11bfcf0_0 .net "out", 0 0, L_0x132a710;  alias, 1 drivers
v0x11bfdc0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11ba950 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11ba730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11bd080_0 .net "A", 7 0, L_0x13560b0;  alias, 1 drivers
v0x11bd180_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11bd240_0 .net *"_s0", 0 0, L_0x1326f70;  1 drivers
v0x11bd300_0 .net *"_s12", 0 0, L_0x1327940;  1 drivers
v0x11bd3e0_0 .net *"_s16", 0 0, L_0x1327ca0;  1 drivers
v0x11bd510_0 .net *"_s20", 0 0, L_0x1327fe0;  1 drivers
v0x11bd5f0_0 .net *"_s24", 0 0, L_0x1328400;  1 drivers
v0x11bd6d0_0 .net *"_s28", 0 0, L_0x1328390;  1 drivers
v0x11bd7b0_0 .net *"_s4", 0 0, L_0x1327280;  1 drivers
v0x11bd920_0 .net *"_s8", 0 0, L_0x13275d0;  1 drivers
v0x11bda00_0 .net "out", 7 0, L_0x1328710;  alias, 1 drivers
L_0x1327030 .part L_0x13560b0, 0, 1;
L_0x1327190 .part v0x12010b0_0, 0, 1;
L_0x1327340 .part L_0x13560b0, 1, 1;
L_0x1327530 .part v0x12010b0_0, 1, 1;
L_0x13276f0 .part L_0x13560b0, 2, 1;
L_0x1327850 .part v0x12010b0_0, 2, 1;
L_0x1327a00 .part L_0x13560b0, 3, 1;
L_0x1327b60 .part v0x12010b0_0, 3, 1;
L_0x1327d90 .part L_0x13560b0, 4, 1;
L_0x1327ef0 .part v0x12010b0_0, 4, 1;
L_0x1328080 .part L_0x13560b0, 5, 1;
L_0x13282f0 .part v0x12010b0_0, 5, 1;
L_0x13284c0 .part L_0x13560b0, 6, 1;
L_0x1328620 .part v0x12010b0_0, 6, 1;
LS_0x1328710_0_0 .concat8 [ 1 1 1 1], L_0x1326f70, L_0x1327280, L_0x13275d0, L_0x1327940;
LS_0x1328710_0_4 .concat8 [ 1 1 1 1], L_0x1327ca0, L_0x1327fe0, L_0x1328400, L_0x1328390;
L_0x1328710 .concat8 [ 4 4 0 0], LS_0x1328710_0_0, LS_0x1328710_0_4;
L_0x1328ad0 .part L_0x13560b0, 7, 1;
L_0x1328cc0 .part v0x12010b0_0, 7, 1;
S_0x11babb0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11badc0 .param/l "i" 0 4 54, +C4<00>;
L_0x1326f70/d .functor AND 1, L_0x1327030, L_0x1327190, C4<1>, C4<1>;
L_0x1326f70 .delay 1 (30000,30000,30000) L_0x1326f70/d;
v0x11baea0_0 .net *"_s0", 0 0, L_0x1327030;  1 drivers
v0x11baf80_0 .net *"_s1", 0 0, L_0x1327190;  1 drivers
S_0x11bb060 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bb270 .param/l "i" 0 4 54, +C4<01>;
L_0x1327280/d .functor AND 1, L_0x1327340, L_0x1327530, C4<1>, C4<1>;
L_0x1327280 .delay 1 (30000,30000,30000) L_0x1327280/d;
v0x11bb330_0 .net *"_s0", 0 0, L_0x1327340;  1 drivers
v0x11bb410_0 .net *"_s1", 0 0, L_0x1327530;  1 drivers
S_0x11bb4f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bb700 .param/l "i" 0 4 54, +C4<010>;
L_0x13275d0/d .functor AND 1, L_0x13276f0, L_0x1327850, C4<1>, C4<1>;
L_0x13275d0 .delay 1 (30000,30000,30000) L_0x13275d0/d;
v0x11bb7a0_0 .net *"_s0", 0 0, L_0x13276f0;  1 drivers
v0x11bb880_0 .net *"_s1", 0 0, L_0x1327850;  1 drivers
S_0x11bb960 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bbb70 .param/l "i" 0 4 54, +C4<011>;
L_0x1327940/d .functor AND 1, L_0x1327a00, L_0x1327b60, C4<1>, C4<1>;
L_0x1327940 .delay 1 (30000,30000,30000) L_0x1327940/d;
v0x11bbc30_0 .net *"_s0", 0 0, L_0x1327a00;  1 drivers
v0x11bbd10_0 .net *"_s1", 0 0, L_0x1327b60;  1 drivers
S_0x11bbdf0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bc050 .param/l "i" 0 4 54, +C4<0100>;
L_0x1327ca0/d .functor AND 1, L_0x1327d90, L_0x1327ef0, C4<1>, C4<1>;
L_0x1327ca0 .delay 1 (30000,30000,30000) L_0x1327ca0/d;
v0x11bc110_0 .net *"_s0", 0 0, L_0x1327d90;  1 drivers
v0x11bc1f0_0 .net *"_s1", 0 0, L_0x1327ef0;  1 drivers
S_0x11bc2d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bc4e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1327fe0/d .functor AND 1, L_0x1328080, L_0x13282f0, C4<1>, C4<1>;
L_0x1327fe0 .delay 1 (30000,30000,30000) L_0x1327fe0/d;
v0x11bc5a0_0 .net *"_s0", 0 0, L_0x1328080;  1 drivers
v0x11bc680_0 .net *"_s1", 0 0, L_0x13282f0;  1 drivers
S_0x11bc760 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bc970 .param/l "i" 0 4 54, +C4<0110>;
L_0x1328400/d .functor AND 1, L_0x13284c0, L_0x1328620, C4<1>, C4<1>;
L_0x1328400 .delay 1 (30000,30000,30000) L_0x1328400/d;
v0x11bca30_0 .net *"_s0", 0 0, L_0x13284c0;  1 drivers
v0x11bcb10_0 .net *"_s1", 0 0, L_0x1328620;  1 drivers
S_0x11bcbf0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11ba950;
 .timescale -9 -12;
P_0x11bce00 .param/l "i" 0 4 54, +C4<0111>;
L_0x1328390/d .functor AND 1, L_0x1328ad0, L_0x1328cc0, C4<1>, C4<1>;
L_0x1328390 .delay 1 (30000,30000,30000) L_0x1328390/d;
v0x11bcec0_0 .net *"_s0", 0 0, L_0x1328ad0;  1 drivers
v0x11bcfa0_0 .net *"_s1", 0 0, L_0x1328cc0;  1 drivers
S_0x11bdb60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11ba730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x132a710/d .functor OR 1, L_0x132a7d0, L_0x132a980, C4<0>, C4<0>;
L_0x132a710 .delay 1 (30000,30000,30000) L_0x132a710/d;
v0x11bf6b0_0 .net *"_s10", 0 0, L_0x132a7d0;  1 drivers
v0x11bf790_0 .net *"_s12", 0 0, L_0x132a980;  1 drivers
v0x11bf870_0 .net "in", 7 0, L_0x1328710;  alias, 1 drivers
v0x11bf940_0 .net "ors", 1 0, L_0x132a530;  1 drivers
v0x11bfa00_0 .net "out", 0 0, L_0x132a710;  alias, 1 drivers
L_0x1329900 .part L_0x1328710, 0, 4;
L_0x132a530 .concat8 [ 1 1 0 0], L_0x13295f0, L_0x132a220;
L_0x132a670 .part L_0x1328710, 4, 4;
L_0x132a7d0 .part L_0x132a530, 0, 1;
L_0x132a980 .part L_0x132a530, 1, 1;
S_0x11bdd20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11bdb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1328db0/d .functor OR 1, L_0x1328e70, L_0x1328fd0, C4<0>, C4<0>;
L_0x1328db0 .delay 1 (30000,30000,30000) L_0x1328db0/d;
L_0x1329200/d .functor OR 1, L_0x1329310, L_0x1329470, C4<0>, C4<0>;
L_0x1329200 .delay 1 (30000,30000,30000) L_0x1329200/d;
L_0x13295f0/d .functor OR 1, L_0x1329660, L_0x1329810, C4<0>, C4<0>;
L_0x13295f0 .delay 1 (30000,30000,30000) L_0x13295f0/d;
v0x11bdf70_0 .net *"_s0", 0 0, L_0x1328db0;  1 drivers
v0x11be070_0 .net *"_s10", 0 0, L_0x1329310;  1 drivers
v0x11be150_0 .net *"_s12", 0 0, L_0x1329470;  1 drivers
v0x11be210_0 .net *"_s14", 0 0, L_0x1329660;  1 drivers
v0x11be2f0_0 .net *"_s16", 0 0, L_0x1329810;  1 drivers
v0x11be420_0 .net *"_s3", 0 0, L_0x1328e70;  1 drivers
v0x11be500_0 .net *"_s5", 0 0, L_0x1328fd0;  1 drivers
v0x11be5e0_0 .net *"_s6", 0 0, L_0x1329200;  1 drivers
v0x11be6c0_0 .net "in", 3 0, L_0x1329900;  1 drivers
v0x11be830_0 .net "ors", 1 0, L_0x1329110;  1 drivers
v0x11be910_0 .net "out", 0 0, L_0x13295f0;  1 drivers
L_0x1328e70 .part L_0x1329900, 0, 1;
L_0x1328fd0 .part L_0x1329900, 1, 1;
L_0x1329110 .concat8 [ 1 1 0 0], L_0x1328db0, L_0x1329200;
L_0x1329310 .part L_0x1329900, 2, 1;
L_0x1329470 .part L_0x1329900, 3, 1;
L_0x1329660 .part L_0x1329110, 0, 1;
L_0x1329810 .part L_0x1329110, 1, 1;
S_0x11bea30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11bdb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1329a30/d .functor OR 1, L_0x1329aa0, L_0x1329c00, C4<0>, C4<0>;
L_0x1329a30 .delay 1 (30000,30000,30000) L_0x1329a30/d;
L_0x1329e30/d .functor OR 1, L_0x1329f40, L_0x132a0a0, C4<0>, C4<0>;
L_0x1329e30 .delay 1 (30000,30000,30000) L_0x1329e30/d;
L_0x132a220/d .functor OR 1, L_0x132a290, L_0x132a440, C4<0>, C4<0>;
L_0x132a220 .delay 1 (30000,30000,30000) L_0x132a220/d;
v0x11bebf0_0 .net *"_s0", 0 0, L_0x1329a30;  1 drivers
v0x11becf0_0 .net *"_s10", 0 0, L_0x1329f40;  1 drivers
v0x11bedd0_0 .net *"_s12", 0 0, L_0x132a0a0;  1 drivers
v0x11bee90_0 .net *"_s14", 0 0, L_0x132a290;  1 drivers
v0x11bef70_0 .net *"_s16", 0 0, L_0x132a440;  1 drivers
v0x11bf0a0_0 .net *"_s3", 0 0, L_0x1329aa0;  1 drivers
v0x11bf180_0 .net *"_s5", 0 0, L_0x1329c00;  1 drivers
v0x11bf260_0 .net *"_s6", 0 0, L_0x1329e30;  1 drivers
v0x11bf340_0 .net "in", 3 0, L_0x132a670;  1 drivers
v0x11bf4b0_0 .net "ors", 1 0, L_0x1329d40;  1 drivers
v0x11bf590_0 .net "out", 0 0, L_0x132a220;  1 drivers
L_0x1329aa0 .part L_0x132a670, 0, 1;
L_0x1329c00 .part L_0x132a670, 1, 1;
L_0x1329d40 .concat8 [ 1 1 0 0], L_0x1329a30, L_0x1329e30;
L_0x1329f40 .part L_0x132a670, 2, 1;
L_0x132a0a0 .part L_0x132a670, 3, 1;
L_0x132a290 .part L_0x1329d40, 0, 1;
L_0x132a440 .part L_0x1329d40, 1, 1;
S_0x11bfea0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x11b8fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11c52d0_0 .net "ands", 7 0, L_0x1324be0;  1 drivers
v0x11c53e0_0 .net "in", 7 0, L_0x1323040;  alias, 1 drivers
v0x11c54a0_0 .net "out", 0 0, L_0x1326c10;  alias, 1 drivers
v0x11c5570_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11c00f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11bfea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11c2830_0 .net "A", 7 0, L_0x1323040;  alias, 1 drivers
v0x11c2930_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11c29f0_0 .net *"_s0", 0 0, L_0x13233d0;  1 drivers
v0x11c2ab0_0 .net *"_s12", 0 0, L_0x1323d90;  1 drivers
v0x11c2b90_0 .net *"_s16", 0 0, L_0x13240f0;  1 drivers
v0x11c2cc0_0 .net *"_s20", 0 0, L_0x1324520;  1 drivers
v0x11c2da0_0 .net *"_s24", 0 0, L_0x1324850;  1 drivers
v0x11c2e80_0 .net *"_s28", 0 0, L_0x13247e0;  1 drivers
v0x11c2f60_0 .net *"_s4", 0 0, L_0x1323770;  1 drivers
v0x11c30d0_0 .net *"_s8", 0 0, L_0x1323a80;  1 drivers
v0x11c31b0_0 .net "out", 7 0, L_0x1324be0;  alias, 1 drivers
L_0x13234e0 .part L_0x1323040, 0, 1;
L_0x13236d0 .part v0x12010b0_0, 0, 1;
L_0x1323830 .part L_0x1323040, 1, 1;
L_0x1323990 .part v0x12010b0_0, 1, 1;
L_0x1323b40 .part L_0x1323040, 2, 1;
L_0x1323ca0 .part v0x12010b0_0, 2, 1;
L_0x1323e50 .part L_0x1323040, 3, 1;
L_0x1323fb0 .part v0x12010b0_0, 3, 1;
L_0x13241b0 .part L_0x1323040, 4, 1;
L_0x1324420 .part v0x12010b0_0, 4, 1;
L_0x1324590 .part L_0x1323040, 5, 1;
L_0x13246f0 .part v0x12010b0_0, 5, 1;
L_0x1324910 .part L_0x1323040, 6, 1;
L_0x1324a70 .part v0x12010b0_0, 6, 1;
LS_0x1324be0_0_0 .concat8 [ 1 1 1 1], L_0x13233d0, L_0x1323770, L_0x1323a80, L_0x1323d90;
LS_0x1324be0_0_4 .concat8 [ 1 1 1 1], L_0x13240f0, L_0x1324520, L_0x1324850, L_0x13247e0;
L_0x1324be0 .concat8 [ 4 4 0 0], LS_0x1324be0_0_0, LS_0x1324be0_0_4;
L_0x1324fa0 .part L_0x1323040, 7, 1;
L_0x1325190 .part v0x12010b0_0, 7, 1;
S_0x11c0330 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c0540 .param/l "i" 0 4 54, +C4<00>;
L_0x13233d0/d .functor AND 1, L_0x13234e0, L_0x13236d0, C4<1>, C4<1>;
L_0x13233d0 .delay 1 (30000,30000,30000) L_0x13233d0/d;
v0x11c0620_0 .net *"_s0", 0 0, L_0x13234e0;  1 drivers
v0x11c0700_0 .net *"_s1", 0 0, L_0x13236d0;  1 drivers
S_0x11c07e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c09f0 .param/l "i" 0 4 54, +C4<01>;
L_0x1323770/d .functor AND 1, L_0x1323830, L_0x1323990, C4<1>, C4<1>;
L_0x1323770 .delay 1 (30000,30000,30000) L_0x1323770/d;
v0x11c0ab0_0 .net *"_s0", 0 0, L_0x1323830;  1 drivers
v0x11c0b90_0 .net *"_s1", 0 0, L_0x1323990;  1 drivers
S_0x11c0c70 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c0eb0 .param/l "i" 0 4 54, +C4<010>;
L_0x1323a80/d .functor AND 1, L_0x1323b40, L_0x1323ca0, C4<1>, C4<1>;
L_0x1323a80 .delay 1 (30000,30000,30000) L_0x1323a80/d;
v0x11c0f50_0 .net *"_s0", 0 0, L_0x1323b40;  1 drivers
v0x11c1030_0 .net *"_s1", 0 0, L_0x1323ca0;  1 drivers
S_0x11c1110 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c1320 .param/l "i" 0 4 54, +C4<011>;
L_0x1323d90/d .functor AND 1, L_0x1323e50, L_0x1323fb0, C4<1>, C4<1>;
L_0x1323d90 .delay 1 (30000,30000,30000) L_0x1323d90/d;
v0x11c13e0_0 .net *"_s0", 0 0, L_0x1323e50;  1 drivers
v0x11c14c0_0 .net *"_s1", 0 0, L_0x1323fb0;  1 drivers
S_0x11c15a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c1800 .param/l "i" 0 4 54, +C4<0100>;
L_0x13240f0/d .functor AND 1, L_0x13241b0, L_0x1324420, C4<1>, C4<1>;
L_0x13240f0 .delay 1 (30000,30000,30000) L_0x13240f0/d;
v0x11c18c0_0 .net *"_s0", 0 0, L_0x13241b0;  1 drivers
v0x11c19a0_0 .net *"_s1", 0 0, L_0x1324420;  1 drivers
S_0x11c1a80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c1c90 .param/l "i" 0 4 54, +C4<0101>;
L_0x1324520/d .functor AND 1, L_0x1324590, L_0x13246f0, C4<1>, C4<1>;
L_0x1324520 .delay 1 (30000,30000,30000) L_0x1324520/d;
v0x11c1d50_0 .net *"_s0", 0 0, L_0x1324590;  1 drivers
v0x11c1e30_0 .net *"_s1", 0 0, L_0x13246f0;  1 drivers
S_0x11c1f10 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c2120 .param/l "i" 0 4 54, +C4<0110>;
L_0x1324850/d .functor AND 1, L_0x1324910, L_0x1324a70, C4<1>, C4<1>;
L_0x1324850 .delay 1 (30000,30000,30000) L_0x1324850/d;
v0x11c21e0_0 .net *"_s0", 0 0, L_0x1324910;  1 drivers
v0x11c22c0_0 .net *"_s1", 0 0, L_0x1324a70;  1 drivers
S_0x11c23a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11c00f0;
 .timescale -9 -12;
P_0x11c25b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x13247e0/d .functor AND 1, L_0x1324fa0, L_0x1325190, C4<1>, C4<1>;
L_0x13247e0 .delay 1 (30000,30000,30000) L_0x13247e0/d;
v0x11c2670_0 .net *"_s0", 0 0, L_0x1324fa0;  1 drivers
v0x11c2750_0 .net *"_s1", 0 0, L_0x1325190;  1 drivers
S_0x11c3310 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11bfea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1326c10/d .functor OR 1, L_0x1326cd0, L_0x1326e80, C4<0>, C4<0>;
L_0x1326c10 .delay 1 (30000,30000,30000) L_0x1326c10/d;
v0x11c4e60_0 .net *"_s10", 0 0, L_0x1326cd0;  1 drivers
v0x11c4f40_0 .net *"_s12", 0 0, L_0x1326e80;  1 drivers
v0x11c5020_0 .net "in", 7 0, L_0x1324be0;  alias, 1 drivers
v0x11c50f0_0 .net "ors", 1 0, L_0x1326a30;  1 drivers
v0x11c51b0_0 .net "out", 0 0, L_0x1326c10;  alias, 1 drivers
L_0x1325dd0 .part L_0x1324be0, 0, 4;
L_0x1326a30 .concat8 [ 1 1 0 0], L_0x1325ac0, L_0x13266f0;
L_0x1326b70 .part L_0x1324be0, 4, 4;
L_0x1326cd0 .part L_0x1326a30, 0, 1;
L_0x1326e80 .part L_0x1326a30, 1, 1;
S_0x11c34d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11c3310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1325280/d .functor OR 1, L_0x1325340, L_0x13254a0, C4<0>, C4<0>;
L_0x1325280 .delay 1 (30000,30000,30000) L_0x1325280/d;
L_0x13256d0/d .functor OR 1, L_0x13257e0, L_0x1325940, C4<0>, C4<0>;
L_0x13256d0 .delay 1 (30000,30000,30000) L_0x13256d0/d;
L_0x1325ac0/d .functor OR 1, L_0x1325b30, L_0x1325ce0, C4<0>, C4<0>;
L_0x1325ac0 .delay 1 (30000,30000,30000) L_0x1325ac0/d;
v0x11c3720_0 .net *"_s0", 0 0, L_0x1325280;  1 drivers
v0x11c3820_0 .net *"_s10", 0 0, L_0x13257e0;  1 drivers
v0x11c3900_0 .net *"_s12", 0 0, L_0x1325940;  1 drivers
v0x11c39c0_0 .net *"_s14", 0 0, L_0x1325b30;  1 drivers
v0x11c3aa0_0 .net *"_s16", 0 0, L_0x1325ce0;  1 drivers
v0x11c3bd0_0 .net *"_s3", 0 0, L_0x1325340;  1 drivers
v0x11c3cb0_0 .net *"_s5", 0 0, L_0x13254a0;  1 drivers
v0x11c3d90_0 .net *"_s6", 0 0, L_0x13256d0;  1 drivers
v0x11c3e70_0 .net "in", 3 0, L_0x1325dd0;  1 drivers
v0x11c3fe0_0 .net "ors", 1 0, L_0x13255e0;  1 drivers
v0x11c40c0_0 .net "out", 0 0, L_0x1325ac0;  1 drivers
L_0x1325340 .part L_0x1325dd0, 0, 1;
L_0x13254a0 .part L_0x1325dd0, 1, 1;
L_0x13255e0 .concat8 [ 1 1 0 0], L_0x1325280, L_0x13256d0;
L_0x13257e0 .part L_0x1325dd0, 2, 1;
L_0x1325940 .part L_0x1325dd0, 3, 1;
L_0x1325b30 .part L_0x13255e0, 0, 1;
L_0x1325ce0 .part L_0x13255e0, 1, 1;
S_0x11c41e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11c3310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1325f00/d .functor OR 1, L_0x1325f70, L_0x13260d0, C4<0>, C4<0>;
L_0x1325f00 .delay 1 (30000,30000,30000) L_0x1325f00/d;
L_0x1326300/d .functor OR 1, L_0x1326410, L_0x1326570, C4<0>, C4<0>;
L_0x1326300 .delay 1 (30000,30000,30000) L_0x1326300/d;
L_0x13266f0/d .functor OR 1, L_0x1326790, L_0x1326940, C4<0>, C4<0>;
L_0x13266f0 .delay 1 (30000,30000,30000) L_0x13266f0/d;
v0x11c43a0_0 .net *"_s0", 0 0, L_0x1325f00;  1 drivers
v0x11c44a0_0 .net *"_s10", 0 0, L_0x1326410;  1 drivers
v0x11c4580_0 .net *"_s12", 0 0, L_0x1326570;  1 drivers
v0x11c4640_0 .net *"_s14", 0 0, L_0x1326790;  1 drivers
v0x11c4720_0 .net *"_s16", 0 0, L_0x1326940;  1 drivers
v0x11c4850_0 .net *"_s3", 0 0, L_0x1325f70;  1 drivers
v0x11c4930_0 .net *"_s5", 0 0, L_0x13260d0;  1 drivers
v0x11c4a10_0 .net *"_s6", 0 0, L_0x1326300;  1 drivers
v0x11c4af0_0 .net "in", 3 0, L_0x1326b70;  1 drivers
v0x11c4c60_0 .net "ors", 1 0, L_0x1326210;  1 drivers
v0x11c4d40_0 .net "out", 0 0, L_0x13266f0;  1 drivers
L_0x1325f70 .part L_0x1326b70, 0, 1;
L_0x13260d0 .part L_0x1326b70, 1, 1;
L_0x1326210 .concat8 [ 1 1 0 0], L_0x1325f00, L_0x1326300;
L_0x1326410 .part L_0x1326b70, 2, 1;
L_0x1326570 .part L_0x1326b70, 3, 1;
L_0x1326790 .part L_0x1326210, 0, 1;
L_0x1326940 .part L_0x1326210, 1, 1;
S_0x11c5650 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x11b8fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1322360/d .functor XNOR 1, L_0x132ab70, L_0x13210a0, C4<0>, C4<0>;
L_0x1322360 .delay 1 (20000,20000,20000) L_0x1322360/d;
L_0x13225d0/d .functor AND 1, L_0x132ab70, L_0x13213b0, C4<1>, C4<1>;
L_0x13225d0 .delay 1 (30000,30000,30000) L_0x13225d0/d;
L_0x1322640/d .functor AND 1, L_0x1322360, L_0x1321140, C4<1>, C4<1>;
L_0x1322640 .delay 1 (30000,30000,30000) L_0x1322640/d;
L_0x13227a0/d .functor OR 1, L_0x1322640, L_0x13225d0, C4<0>, C4<0>;
L_0x13227a0 .delay 1 (30000,30000,30000) L_0x13227a0/d;
v0x11c5900_0 .net "a", 0 0, L_0x132ab70;  alias, 1 drivers
v0x11c59f0_0 .net "a_", 0 0, L_0x1317400;  alias, 1 drivers
v0x11c5ab0_0 .net "b", 0 0, L_0x13210a0;  alias, 1 drivers
v0x11c5ba0_0 .net "b_", 0 0, L_0x13213b0;  alias, 1 drivers
v0x11c5c40_0 .net "carryin", 0 0, L_0x1321140;  alias, 1 drivers
v0x11c5d80_0 .net "eq", 0 0, L_0x1322360;  1 drivers
v0x11c5e40_0 .net "lt", 0 0, L_0x13225d0;  1 drivers
v0x11c5f00_0 .net "out", 0 0, L_0x13227a0;  1 drivers
v0x11c5fc0_0 .net "w0", 0 0, L_0x1322640;  1 drivers
S_0x11c6210 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x11b8fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1322140/d .functor OR 1, L_0x1321c90, L_0x11c7470, C4<0>, C4<0>;
L_0x1322140 .delay 1 (30000,30000,30000) L_0x1322140/d;
v0x11c7000_0 .net "a", 0 0, L_0x132ab70;  alias, 1 drivers
v0x11c7150_0 .net "b", 0 0, L_0x13213b0;  alias, 1 drivers
v0x11c7210_0 .net "c1", 0 0, L_0x1321c90;  1 drivers
v0x11c72b0_0 .net "c2", 0 0, L_0x11c7470;  1 drivers
v0x11c7380_0 .net "carryin", 0 0, L_0x1321140;  alias, 1 drivers
v0x11c7500_0 .net "carryout", 0 0, L_0x1322140;  1 drivers
v0x11c75a0_0 .net "s1", 0 0, L_0x1321bd0;  1 drivers
v0x11c7640_0 .net "sum", 0 0, L_0x1321df0;  1 drivers
S_0x11c6460 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11c6210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1321bd0/d .functor XOR 1, L_0x132ab70, L_0x13213b0, C4<0>, C4<0>;
L_0x1321bd0 .delay 1 (30000,30000,30000) L_0x1321bd0/d;
L_0x1321c90/d .functor AND 1, L_0x132ab70, L_0x13213b0, C4<1>, C4<1>;
L_0x1321c90 .delay 1 (30000,30000,30000) L_0x1321c90/d;
v0x11c66c0_0 .net "a", 0 0, L_0x132ab70;  alias, 1 drivers
v0x11c6780_0 .net "b", 0 0, L_0x13213b0;  alias, 1 drivers
v0x11c6840_0 .net "carryout", 0 0, L_0x1321c90;  alias, 1 drivers
v0x11c68e0_0 .net "sum", 0 0, L_0x1321bd0;  alias, 1 drivers
S_0x11c6a10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11c6210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1321df0/d .functor XOR 1, L_0x1321bd0, L_0x1321140, C4<0>, C4<0>;
L_0x1321df0 .delay 1 (30000,30000,30000) L_0x1321df0/d;
L_0x11c7470/d .functor AND 1, L_0x1321bd0, L_0x1321140, C4<1>, C4<1>;
L_0x11c7470 .delay 1 (30000,30000,30000) L_0x11c7470/d;
v0x11c6c70_0 .net "a", 0 0, L_0x1321bd0;  alias, 1 drivers
v0x11c6d40_0 .net "b", 0 0, L_0x1321140;  alias, 1 drivers
v0x11c6de0_0 .net "carryout", 0 0, L_0x11c7470;  alias, 1 drivers
v0x11c6eb0_0 .net "sum", 0 0, L_0x1321df0;  alias, 1 drivers
S_0x11c8a60 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x11b8d00;
 .timescale -9 -12;
L_0x2b0ab3d070b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d07100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132ac10/d .functor OR 1, L_0x2b0ab3d070b8, L_0x2b0ab3d07100, C4<0>, C4<0>;
L_0x132ac10 .delay 1 (30000,30000,30000) L_0x132ac10/d;
v0x11c8c50_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d070b8;  1 drivers
v0x11c8d30_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d07100;  1 drivers
S_0x11c8e10 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11c9020 .param/l "i" 0 3 41, +C4<011110>;
S_0x11c90e0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x11c8e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x13212d0/d .functor NOT 1, L_0x13347a0, C4<0>, C4<0>, C4<0>;
L_0x13212d0 .delay 1 (10000,10000,10000) L_0x13212d0/d;
L_0x132b0a0/d .functor NOT 1, L_0x1295ce0, C4<0>, C4<0>, C4<0>;
L_0x132b0a0 .delay 1 (10000,10000,10000) L_0x132b0a0/d;
L_0x132c0f0/d .functor XOR 1, L_0x13347a0, L_0x1295ce0, C4<0>, C4<0>;
L_0x132c0f0 .delay 1 (30000,30000,30000) L_0x132c0f0/d;
L_0x2b0ab3d07148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d07190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132c7a0/d .functor OR 1, L_0x2b0ab3d07148, L_0x2b0ab3d07190, C4<0>, C4<0>;
L_0x132c7a0 .delay 1 (30000,30000,30000) L_0x132c7a0/d;
L_0x132c9a0/d .functor AND 1, L_0x13347a0, L_0x1295ce0, C4<1>, C4<1>;
L_0x132c9a0 .delay 1 (30000,30000,30000) L_0x132c9a0/d;
L_0x132ca60/d .functor NAND 1, L_0x13347a0, L_0x1295ce0, C4<1>, C4<1>;
L_0x132ca60 .delay 1 (20000,20000,20000) L_0x132ca60/d;
L_0x132cbc0/d .functor XOR 1, L_0x13347a0, L_0x1295ce0, C4<0>, C4<0>;
L_0x132cbc0 .delay 1 (20000,20000,20000) L_0x132cbc0/d;
L_0x132d070/d .functor OR 1, L_0x13347a0, L_0x1295ce0, C4<0>, C4<0>;
L_0x132d070 .delay 1 (30000,30000,30000) L_0x132d070/d;
L_0x13346a0/d .functor NOT 1, L_0x1330900, C4<0>, C4<0>, C4<0>;
L_0x13346a0 .delay 1 (10000,10000,10000) L_0x13346a0/d;
v0x11d7810_0 .net "A", 0 0, L_0x13347a0;  1 drivers
v0x11d78d0_0 .net "A_", 0 0, L_0x13212d0;  1 drivers
v0x11d7990_0 .net "B", 0 0, L_0x1295ce0;  1 drivers
v0x11d7a60_0 .net "B_", 0 0, L_0x132b0a0;  1 drivers
v0x11d7b00_0 .net *"_s12", 0 0, L_0x132c7a0;  1 drivers
v0x11d7bf0_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d07148;  1 drivers
v0x11d7cb0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d07190;  1 drivers
v0x11d7d90_0 .net *"_s18", 0 0, L_0x132c9a0;  1 drivers
v0x11d7e70_0 .net *"_s20", 0 0, L_0x132ca60;  1 drivers
v0x11d7fe0_0 .net *"_s22", 0 0, L_0x132cbc0;  1 drivers
v0x11d80c0_0 .net *"_s24", 0 0, L_0x132d070;  1 drivers
o0x2b0ab3cec228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x11d81a0_0 name=_s30
o0x2b0ab3cec258 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x11d8280_0 name=_s32
v0x11d8360_0 .net *"_s8", 0 0, L_0x132c0f0;  1 drivers
v0x11d8440_0 .net "carryin", 0 0, L_0x132acd0;  1 drivers
v0x11d84e0_0 .net "carryout", 0 0, L_0x1334340;  1 drivers
v0x11d8580_0 .net "carryouts", 7 0, L_0x1356280;  1 drivers
v0x11d8730_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11d87d0_0 .net "result", 0 0, L_0x1330900;  1 drivers
v0x11d88c0_0 .net "results", 7 0, L_0x132ce40;  1 drivers
v0x11d89d0_0 .net "zero", 0 0, L_0x13346a0;  1 drivers
LS_0x132ce40_0_0 .concat8 [ 1 1 1 1], L_0x132b5c0, L_0x132bbf0, L_0x132c0f0, L_0x132c7a0;
LS_0x132ce40_0_4 .concat8 [ 1 1 1 1], L_0x132c9a0, L_0x132ca60, L_0x132cbc0, L_0x132d070;
L_0x132ce40 .concat8 [ 4 4 0 0], LS_0x132ce40_0_0, LS_0x132ce40_0_4;
LS_0x1356280_0_0 .concat [ 1 1 1 1], L_0x132b870, L_0x132bf90, o0x2b0ab3cec228, L_0x132c5f0;
LS_0x1356280_0_4 .concat [ 4 0 0 0], o0x2b0ab3cec258;
L_0x1356280 .concat [ 4 4 0 0], LS_0x1356280_0_0, LS_0x1356280_0_4;
S_0x11c9360 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x11c90e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x132b870/d .functor OR 1, L_0x132b350, L_0x132b710, C4<0>, C4<0>;
L_0x132b870 .delay 1 (30000,30000,30000) L_0x132b870/d;
v0x11ca190_0 .net "a", 0 0, L_0x13347a0;  alias, 1 drivers
v0x11ca250_0 .net "b", 0 0, L_0x1295ce0;  alias, 1 drivers
v0x11ca320_0 .net "c1", 0 0, L_0x132b350;  1 drivers
v0x11ca420_0 .net "c2", 0 0, L_0x132b710;  1 drivers
v0x11ca4f0_0 .net "carryin", 0 0, L_0x132acd0;  alias, 1 drivers
v0x11ca5e0_0 .net "carryout", 0 0, L_0x132b870;  1 drivers
v0x11ca680_0 .net "s1", 0 0, L_0x132b290;  1 drivers
v0x11ca770_0 .net "sum", 0 0, L_0x132b5c0;  1 drivers
S_0x11c95d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11c9360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x132b290/d .functor XOR 1, L_0x13347a0, L_0x1295ce0, C4<0>, C4<0>;
L_0x132b290 .delay 1 (30000,30000,30000) L_0x132b290/d;
L_0x132b350/d .functor AND 1, L_0x13347a0, L_0x1295ce0, C4<1>, C4<1>;
L_0x132b350 .delay 1 (30000,30000,30000) L_0x132b350/d;
v0x11c9830_0 .net "a", 0 0, L_0x13347a0;  alias, 1 drivers
v0x11c9910_0 .net "b", 0 0, L_0x1295ce0;  alias, 1 drivers
v0x11c99d0_0 .net "carryout", 0 0, L_0x132b350;  alias, 1 drivers
v0x11c9a70_0 .net "sum", 0 0, L_0x132b290;  alias, 1 drivers
S_0x11c9bb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11c9360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x132b5c0/d .functor XOR 1, L_0x132b290, L_0x132acd0, C4<0>, C4<0>;
L_0x132b5c0 .delay 1 (30000,30000,30000) L_0x132b5c0/d;
L_0x132b710/d .functor AND 1, L_0x132b290, L_0x132acd0, C4<1>, C4<1>;
L_0x132b710 .delay 1 (30000,30000,30000) L_0x132b710/d;
v0x11c9e10_0 .net "a", 0 0, L_0x132b290;  alias, 1 drivers
v0x11c9eb0_0 .net "b", 0 0, L_0x132acd0;  alias, 1 drivers
v0x11c9f50_0 .net "carryout", 0 0, L_0x132b710;  alias, 1 drivers
v0x11ca020_0 .net "sum", 0 0, L_0x132b5c0;  alias, 1 drivers
S_0x11ca840 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x11c90e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11cfc30_0 .net "ands", 7 0, L_0x1332340;  1 drivers
v0x11cfd40_0 .net "in", 7 0, L_0x1356280;  alias, 1 drivers
v0x11cfe00_0 .net "out", 0 0, L_0x1334340;  alias, 1 drivers
v0x11cfed0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11caa60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11ca840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11cd190_0 .net "A", 7 0, L_0x1356280;  alias, 1 drivers
v0x11cd290_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11cd350_0 .net *"_s0", 0 0, L_0x1330c60;  1 drivers
v0x11cd410_0 .net *"_s12", 0 0, L_0x13315d0;  1 drivers
v0x11cd4f0_0 .net *"_s16", 0 0, L_0x1331930;  1 drivers
v0x11cd620_0 .net *"_s20", 0 0, L_0x1331c40;  1 drivers
v0x11cd700_0 .net *"_s24", 0 0, L_0x1332030;  1 drivers
v0x11cd7e0_0 .net *"_s28", 0 0, L_0x1331fc0;  1 drivers
v0x11cd8c0_0 .net *"_s4", 0 0, L_0x1330f70;  1 drivers
v0x11cda30_0 .net *"_s8", 0 0, L_0x13312c0;  1 drivers
v0x11cdb10_0 .net "out", 7 0, L_0x1332340;  alias, 1 drivers
L_0x1330d20 .part L_0x1356280, 0, 1;
L_0x1330e80 .part v0x12010b0_0, 0, 1;
L_0x1331030 .part L_0x1356280, 1, 1;
L_0x1331220 .part v0x12010b0_0, 1, 1;
L_0x1331380 .part L_0x1356280, 2, 1;
L_0x13314e0 .part v0x12010b0_0, 2, 1;
L_0x1331690 .part L_0x1356280, 3, 1;
L_0x13317f0 .part v0x12010b0_0, 3, 1;
L_0x13319f0 .part L_0x1356280, 4, 1;
L_0x1331b50 .part v0x12010b0_0, 4, 1;
L_0x1331cb0 .part L_0x1356280, 5, 1;
L_0x1331f20 .part v0x12010b0_0, 5, 1;
L_0x13320f0 .part L_0x1356280, 6, 1;
L_0x1332250 .part v0x12010b0_0, 6, 1;
LS_0x1332340_0_0 .concat8 [ 1 1 1 1], L_0x1330c60, L_0x1330f70, L_0x13312c0, L_0x13315d0;
LS_0x1332340_0_4 .concat8 [ 1 1 1 1], L_0x1331930, L_0x1331c40, L_0x1332030, L_0x1331fc0;
L_0x1332340 .concat8 [ 4 4 0 0], LS_0x1332340_0_0, LS_0x1332340_0_4;
L_0x1332700 .part L_0x1356280, 7, 1;
L_0x13328f0 .part v0x12010b0_0, 7, 1;
S_0x11cacc0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11caed0 .param/l "i" 0 4 54, +C4<00>;
L_0x1330c60/d .functor AND 1, L_0x1330d20, L_0x1330e80, C4<1>, C4<1>;
L_0x1330c60 .delay 1 (30000,30000,30000) L_0x1330c60/d;
v0x11cafb0_0 .net *"_s0", 0 0, L_0x1330d20;  1 drivers
v0x11cb090_0 .net *"_s1", 0 0, L_0x1330e80;  1 drivers
S_0x11cb170 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11cb380 .param/l "i" 0 4 54, +C4<01>;
L_0x1330f70/d .functor AND 1, L_0x1331030, L_0x1331220, C4<1>, C4<1>;
L_0x1330f70 .delay 1 (30000,30000,30000) L_0x1330f70/d;
v0x11cb440_0 .net *"_s0", 0 0, L_0x1331030;  1 drivers
v0x11cb520_0 .net *"_s1", 0 0, L_0x1331220;  1 drivers
S_0x11cb600 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11cb810 .param/l "i" 0 4 54, +C4<010>;
L_0x13312c0/d .functor AND 1, L_0x1331380, L_0x13314e0, C4<1>, C4<1>;
L_0x13312c0 .delay 1 (30000,30000,30000) L_0x13312c0/d;
v0x11cb8b0_0 .net *"_s0", 0 0, L_0x1331380;  1 drivers
v0x11cb990_0 .net *"_s1", 0 0, L_0x13314e0;  1 drivers
S_0x11cba70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11cbc80 .param/l "i" 0 4 54, +C4<011>;
L_0x13315d0/d .functor AND 1, L_0x1331690, L_0x13317f0, C4<1>, C4<1>;
L_0x13315d0 .delay 1 (30000,30000,30000) L_0x13315d0/d;
v0x11cbd40_0 .net *"_s0", 0 0, L_0x1331690;  1 drivers
v0x11cbe20_0 .net *"_s1", 0 0, L_0x13317f0;  1 drivers
S_0x11cbf00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11cc160 .param/l "i" 0 4 54, +C4<0100>;
L_0x1331930/d .functor AND 1, L_0x13319f0, L_0x1331b50, C4<1>, C4<1>;
L_0x1331930 .delay 1 (30000,30000,30000) L_0x1331930/d;
v0x11cc220_0 .net *"_s0", 0 0, L_0x13319f0;  1 drivers
v0x11cc300_0 .net *"_s1", 0 0, L_0x1331b50;  1 drivers
S_0x11cc3e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11cc5f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1331c40/d .functor AND 1, L_0x1331cb0, L_0x1331f20, C4<1>, C4<1>;
L_0x1331c40 .delay 1 (30000,30000,30000) L_0x1331c40/d;
v0x11cc6b0_0 .net *"_s0", 0 0, L_0x1331cb0;  1 drivers
v0x11cc790_0 .net *"_s1", 0 0, L_0x1331f20;  1 drivers
S_0x11cc870 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11cca80 .param/l "i" 0 4 54, +C4<0110>;
L_0x1332030/d .functor AND 1, L_0x13320f0, L_0x1332250, C4<1>, C4<1>;
L_0x1332030 .delay 1 (30000,30000,30000) L_0x1332030/d;
v0x11ccb40_0 .net *"_s0", 0 0, L_0x13320f0;  1 drivers
v0x11ccc20_0 .net *"_s1", 0 0, L_0x1332250;  1 drivers
S_0x11ccd00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11caa60;
 .timescale -9 -12;
P_0x11ccf10 .param/l "i" 0 4 54, +C4<0111>;
L_0x1331fc0/d .functor AND 1, L_0x1332700, L_0x13328f0, C4<1>, C4<1>;
L_0x1331fc0 .delay 1 (30000,30000,30000) L_0x1331fc0/d;
v0x11ccfd0_0 .net *"_s0", 0 0, L_0x1332700;  1 drivers
v0x11cd0b0_0 .net *"_s1", 0 0, L_0x13328f0;  1 drivers
S_0x11cdc70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11ca840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1334340/d .functor OR 1, L_0x1334400, L_0x13345b0, C4<0>, C4<0>;
L_0x1334340 .delay 1 (30000,30000,30000) L_0x1334340/d;
v0x11cf7c0_0 .net *"_s10", 0 0, L_0x1334400;  1 drivers
v0x11cf8a0_0 .net *"_s12", 0 0, L_0x13345b0;  1 drivers
v0x11cf980_0 .net "in", 7 0, L_0x1332340;  alias, 1 drivers
v0x11cfa50_0 .net "ors", 1 0, L_0x1334160;  1 drivers
v0x11cfb10_0 .net "out", 0 0, L_0x1334340;  alias, 1 drivers
L_0x1333530 .part L_0x1332340, 0, 4;
L_0x1334160 .concat8 [ 1 1 0 0], L_0x1333220, L_0x1333e50;
L_0x13342a0 .part L_0x1332340, 4, 4;
L_0x1334400 .part L_0x1334160, 0, 1;
L_0x13345b0 .part L_0x1334160, 1, 1;
S_0x11cde30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11cdc70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x13329e0/d .functor OR 1, L_0x1332aa0, L_0x1332c00, C4<0>, C4<0>;
L_0x13329e0 .delay 1 (30000,30000,30000) L_0x13329e0/d;
L_0x1332e30/d .functor OR 1, L_0x1332f40, L_0x13330a0, C4<0>, C4<0>;
L_0x1332e30 .delay 1 (30000,30000,30000) L_0x1332e30/d;
L_0x1333220/d .functor OR 1, L_0x1333290, L_0x1333440, C4<0>, C4<0>;
L_0x1333220 .delay 1 (30000,30000,30000) L_0x1333220/d;
v0x11ce080_0 .net *"_s0", 0 0, L_0x13329e0;  1 drivers
v0x11ce180_0 .net *"_s10", 0 0, L_0x1332f40;  1 drivers
v0x11ce260_0 .net *"_s12", 0 0, L_0x13330a0;  1 drivers
v0x11ce320_0 .net *"_s14", 0 0, L_0x1333290;  1 drivers
v0x11ce400_0 .net *"_s16", 0 0, L_0x1333440;  1 drivers
v0x11ce530_0 .net *"_s3", 0 0, L_0x1332aa0;  1 drivers
v0x11ce610_0 .net *"_s5", 0 0, L_0x1332c00;  1 drivers
v0x11ce6f0_0 .net *"_s6", 0 0, L_0x1332e30;  1 drivers
v0x11ce7d0_0 .net "in", 3 0, L_0x1333530;  1 drivers
v0x11ce940_0 .net "ors", 1 0, L_0x1332d40;  1 drivers
v0x11cea20_0 .net "out", 0 0, L_0x1333220;  1 drivers
L_0x1332aa0 .part L_0x1333530, 0, 1;
L_0x1332c00 .part L_0x1333530, 1, 1;
L_0x1332d40 .concat8 [ 1 1 0 0], L_0x13329e0, L_0x1332e30;
L_0x1332f40 .part L_0x1333530, 2, 1;
L_0x13330a0 .part L_0x1333530, 3, 1;
L_0x1333290 .part L_0x1332d40, 0, 1;
L_0x1333440 .part L_0x1332d40, 1, 1;
S_0x11ceb40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11cdc70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1333660/d .functor OR 1, L_0x13336d0, L_0x1333830, C4<0>, C4<0>;
L_0x1333660 .delay 1 (30000,30000,30000) L_0x1333660/d;
L_0x1333a60/d .functor OR 1, L_0x1333b70, L_0x1333cd0, C4<0>, C4<0>;
L_0x1333a60 .delay 1 (30000,30000,30000) L_0x1333a60/d;
L_0x1333e50/d .functor OR 1, L_0x1333ec0, L_0x1334070, C4<0>, C4<0>;
L_0x1333e50 .delay 1 (30000,30000,30000) L_0x1333e50/d;
v0x11ced00_0 .net *"_s0", 0 0, L_0x1333660;  1 drivers
v0x11cee00_0 .net *"_s10", 0 0, L_0x1333b70;  1 drivers
v0x11ceee0_0 .net *"_s12", 0 0, L_0x1333cd0;  1 drivers
v0x11cefa0_0 .net *"_s14", 0 0, L_0x1333ec0;  1 drivers
v0x11cf080_0 .net *"_s16", 0 0, L_0x1334070;  1 drivers
v0x11cf1b0_0 .net *"_s3", 0 0, L_0x13336d0;  1 drivers
v0x11cf290_0 .net *"_s5", 0 0, L_0x1333830;  1 drivers
v0x11cf370_0 .net *"_s6", 0 0, L_0x1333a60;  1 drivers
v0x11cf450_0 .net "in", 3 0, L_0x13342a0;  1 drivers
v0x11cf5c0_0 .net "ors", 1 0, L_0x1333970;  1 drivers
v0x11cf6a0_0 .net "out", 0 0, L_0x1333e50;  1 drivers
L_0x13336d0 .part L_0x13342a0, 0, 1;
L_0x1333830 .part L_0x13342a0, 1, 1;
L_0x1333970 .concat8 [ 1 1 0 0], L_0x1333660, L_0x1333a60;
L_0x1333b70 .part L_0x13342a0, 2, 1;
L_0x1333cd0 .part L_0x13342a0, 3, 1;
L_0x1333ec0 .part L_0x1333970, 0, 1;
L_0x1334070 .part L_0x1333970, 1, 1;
S_0x11cffb0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x11c90e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11d53e0_0 .net "ands", 7 0, L_0x132e900;  1 drivers
v0x11d54f0_0 .net "in", 7 0, L_0x132ce40;  alias, 1 drivers
v0x11d55b0_0 .net "out", 0 0, L_0x1330900;  alias, 1 drivers
v0x11d5680_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11d0200 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11cffb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11d2940_0 .net "A", 7 0, L_0x132ce40;  alias, 1 drivers
v0x11d2a40_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11d2b00_0 .net *"_s0", 0 0, L_0x132d1d0;  1 drivers
v0x11d2bc0_0 .net *"_s12", 0 0, L_0x132db90;  1 drivers
v0x11d2ca0_0 .net *"_s16", 0 0, L_0x132def0;  1 drivers
v0x11d2dd0_0 .net *"_s20", 0 0, L_0x132e2c0;  1 drivers
v0x11d2eb0_0 .net *"_s24", 0 0, L_0x132e5f0;  1 drivers
v0x11d2f90_0 .net *"_s28", 0 0, L_0x132e580;  1 drivers
v0x11d3070_0 .net *"_s4", 0 0, L_0x132d570;  1 drivers
v0x11d31e0_0 .net *"_s8", 0 0, L_0x132d880;  1 drivers
v0x11d32c0_0 .net "out", 7 0, L_0x132e900;  alias, 1 drivers
L_0x132d2e0 .part L_0x132ce40, 0, 1;
L_0x132d4d0 .part v0x12010b0_0, 0, 1;
L_0x132d630 .part L_0x132ce40, 1, 1;
L_0x132d790 .part v0x12010b0_0, 1, 1;
L_0x132d940 .part L_0x132ce40, 2, 1;
L_0x132daa0 .part v0x12010b0_0, 2, 1;
L_0x132dc50 .part L_0x132ce40, 3, 1;
L_0x132ddb0 .part v0x12010b0_0, 3, 1;
L_0x132dfb0 .part L_0x132ce40, 4, 1;
L_0x132e220 .part v0x12010b0_0, 4, 1;
L_0x132e330 .part L_0x132ce40, 5, 1;
L_0x132e490 .part v0x12010b0_0, 5, 1;
L_0x132e6b0 .part L_0x132ce40, 6, 1;
L_0x132e810 .part v0x12010b0_0, 6, 1;
LS_0x132e900_0_0 .concat8 [ 1 1 1 1], L_0x132d1d0, L_0x132d570, L_0x132d880, L_0x132db90;
LS_0x132e900_0_4 .concat8 [ 1 1 1 1], L_0x132def0, L_0x132e2c0, L_0x132e5f0, L_0x132e580;
L_0x132e900 .concat8 [ 4 4 0 0], LS_0x132e900_0_0, LS_0x132e900_0_4;
L_0x132ecc0 .part L_0x132ce40, 7, 1;
L_0x132eeb0 .part v0x12010b0_0, 7, 1;
S_0x11d0440 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d0650 .param/l "i" 0 4 54, +C4<00>;
L_0x132d1d0/d .functor AND 1, L_0x132d2e0, L_0x132d4d0, C4<1>, C4<1>;
L_0x132d1d0 .delay 1 (30000,30000,30000) L_0x132d1d0/d;
v0x11d0730_0 .net *"_s0", 0 0, L_0x132d2e0;  1 drivers
v0x11d0810_0 .net *"_s1", 0 0, L_0x132d4d0;  1 drivers
S_0x11d08f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d0b00 .param/l "i" 0 4 54, +C4<01>;
L_0x132d570/d .functor AND 1, L_0x132d630, L_0x132d790, C4<1>, C4<1>;
L_0x132d570 .delay 1 (30000,30000,30000) L_0x132d570/d;
v0x11d0bc0_0 .net *"_s0", 0 0, L_0x132d630;  1 drivers
v0x11d0ca0_0 .net *"_s1", 0 0, L_0x132d790;  1 drivers
S_0x11d0d80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d0fc0 .param/l "i" 0 4 54, +C4<010>;
L_0x132d880/d .functor AND 1, L_0x132d940, L_0x132daa0, C4<1>, C4<1>;
L_0x132d880 .delay 1 (30000,30000,30000) L_0x132d880/d;
v0x11d1060_0 .net *"_s0", 0 0, L_0x132d940;  1 drivers
v0x11d1140_0 .net *"_s1", 0 0, L_0x132daa0;  1 drivers
S_0x11d1220 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d1430 .param/l "i" 0 4 54, +C4<011>;
L_0x132db90/d .functor AND 1, L_0x132dc50, L_0x132ddb0, C4<1>, C4<1>;
L_0x132db90 .delay 1 (30000,30000,30000) L_0x132db90/d;
v0x11d14f0_0 .net *"_s0", 0 0, L_0x132dc50;  1 drivers
v0x11d15d0_0 .net *"_s1", 0 0, L_0x132ddb0;  1 drivers
S_0x11d16b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d1910 .param/l "i" 0 4 54, +C4<0100>;
L_0x132def0/d .functor AND 1, L_0x132dfb0, L_0x132e220, C4<1>, C4<1>;
L_0x132def0 .delay 1 (30000,30000,30000) L_0x132def0/d;
v0x11d19d0_0 .net *"_s0", 0 0, L_0x132dfb0;  1 drivers
v0x11d1ab0_0 .net *"_s1", 0 0, L_0x132e220;  1 drivers
S_0x11d1b90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d1da0 .param/l "i" 0 4 54, +C4<0101>;
L_0x132e2c0/d .functor AND 1, L_0x132e330, L_0x132e490, C4<1>, C4<1>;
L_0x132e2c0 .delay 1 (30000,30000,30000) L_0x132e2c0/d;
v0x11d1e60_0 .net *"_s0", 0 0, L_0x132e330;  1 drivers
v0x11d1f40_0 .net *"_s1", 0 0, L_0x132e490;  1 drivers
S_0x11d2020 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d2230 .param/l "i" 0 4 54, +C4<0110>;
L_0x132e5f0/d .functor AND 1, L_0x132e6b0, L_0x132e810, C4<1>, C4<1>;
L_0x132e5f0 .delay 1 (30000,30000,30000) L_0x132e5f0/d;
v0x11d22f0_0 .net *"_s0", 0 0, L_0x132e6b0;  1 drivers
v0x11d23d0_0 .net *"_s1", 0 0, L_0x132e810;  1 drivers
S_0x11d24b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11d0200;
 .timescale -9 -12;
P_0x11d26c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x132e580/d .functor AND 1, L_0x132ecc0, L_0x132eeb0, C4<1>, C4<1>;
L_0x132e580 .delay 1 (30000,30000,30000) L_0x132e580/d;
v0x11d2780_0 .net *"_s0", 0 0, L_0x132ecc0;  1 drivers
v0x11d2860_0 .net *"_s1", 0 0, L_0x132eeb0;  1 drivers
S_0x11d3420 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11cffb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1330900/d .functor OR 1, L_0x13309c0, L_0x1330b70, C4<0>, C4<0>;
L_0x1330900 .delay 1 (30000,30000,30000) L_0x1330900/d;
v0x11d4f70_0 .net *"_s10", 0 0, L_0x13309c0;  1 drivers
v0x11d5050_0 .net *"_s12", 0 0, L_0x1330b70;  1 drivers
v0x11d5130_0 .net "in", 7 0, L_0x132e900;  alias, 1 drivers
v0x11d5200_0 .net "ors", 1 0, L_0x1330720;  1 drivers
v0x11d52c0_0 .net "out", 0 0, L_0x1330900;  alias, 1 drivers
L_0x132faf0 .part L_0x132e900, 0, 4;
L_0x1330720 .concat8 [ 1 1 0 0], L_0x132f7e0, L_0x1330410;
L_0x1330860 .part L_0x132e900, 4, 4;
L_0x13309c0 .part L_0x1330720, 0, 1;
L_0x1330b70 .part L_0x1330720, 1, 1;
S_0x11d35e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11d3420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x132efa0/d .functor OR 1, L_0x132f060, L_0x132f1c0, C4<0>, C4<0>;
L_0x132efa0 .delay 1 (30000,30000,30000) L_0x132efa0/d;
L_0x132f3f0/d .functor OR 1, L_0x132f500, L_0x132f660, C4<0>, C4<0>;
L_0x132f3f0 .delay 1 (30000,30000,30000) L_0x132f3f0/d;
L_0x132f7e0/d .functor OR 1, L_0x132f850, L_0x132fa00, C4<0>, C4<0>;
L_0x132f7e0 .delay 1 (30000,30000,30000) L_0x132f7e0/d;
v0x11d3830_0 .net *"_s0", 0 0, L_0x132efa0;  1 drivers
v0x11d3930_0 .net *"_s10", 0 0, L_0x132f500;  1 drivers
v0x11d3a10_0 .net *"_s12", 0 0, L_0x132f660;  1 drivers
v0x11d3ad0_0 .net *"_s14", 0 0, L_0x132f850;  1 drivers
v0x11d3bb0_0 .net *"_s16", 0 0, L_0x132fa00;  1 drivers
v0x11d3ce0_0 .net *"_s3", 0 0, L_0x132f060;  1 drivers
v0x11d3dc0_0 .net *"_s5", 0 0, L_0x132f1c0;  1 drivers
v0x11d3ea0_0 .net *"_s6", 0 0, L_0x132f3f0;  1 drivers
v0x11d3f80_0 .net "in", 3 0, L_0x132faf0;  1 drivers
v0x11d40f0_0 .net "ors", 1 0, L_0x132f300;  1 drivers
v0x11d41d0_0 .net "out", 0 0, L_0x132f7e0;  1 drivers
L_0x132f060 .part L_0x132faf0, 0, 1;
L_0x132f1c0 .part L_0x132faf0, 1, 1;
L_0x132f300 .concat8 [ 1 1 0 0], L_0x132efa0, L_0x132f3f0;
L_0x132f500 .part L_0x132faf0, 2, 1;
L_0x132f660 .part L_0x132faf0, 3, 1;
L_0x132f850 .part L_0x132f300, 0, 1;
L_0x132fa00 .part L_0x132f300, 1, 1;
S_0x11d42f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11d3420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x132fc20/d .functor OR 1, L_0x132fc90, L_0x132fdf0, C4<0>, C4<0>;
L_0x132fc20 .delay 1 (30000,30000,30000) L_0x132fc20/d;
L_0x1330020/d .functor OR 1, L_0x1330130, L_0x1330290, C4<0>, C4<0>;
L_0x1330020 .delay 1 (30000,30000,30000) L_0x1330020/d;
L_0x1330410/d .functor OR 1, L_0x1330480, L_0x1330630, C4<0>, C4<0>;
L_0x1330410 .delay 1 (30000,30000,30000) L_0x1330410/d;
v0x11d44b0_0 .net *"_s0", 0 0, L_0x132fc20;  1 drivers
v0x11d45b0_0 .net *"_s10", 0 0, L_0x1330130;  1 drivers
v0x11d4690_0 .net *"_s12", 0 0, L_0x1330290;  1 drivers
v0x11d4750_0 .net *"_s14", 0 0, L_0x1330480;  1 drivers
v0x11d4830_0 .net *"_s16", 0 0, L_0x1330630;  1 drivers
v0x11d4960_0 .net *"_s3", 0 0, L_0x132fc90;  1 drivers
v0x11d4a40_0 .net *"_s5", 0 0, L_0x132fdf0;  1 drivers
v0x11d4b20_0 .net *"_s6", 0 0, L_0x1330020;  1 drivers
v0x11d4c00_0 .net "in", 3 0, L_0x1330860;  1 drivers
v0x11d4d70_0 .net "ors", 1 0, L_0x132ff30;  1 drivers
v0x11d4e50_0 .net "out", 0 0, L_0x1330410;  1 drivers
L_0x132fc90 .part L_0x1330860, 0, 1;
L_0x132fdf0 .part L_0x1330860, 1, 1;
L_0x132ff30 .concat8 [ 1 1 0 0], L_0x132fc20, L_0x1330020;
L_0x1330130 .part L_0x1330860, 2, 1;
L_0x1330290 .part L_0x1330860, 3, 1;
L_0x1330480 .part L_0x132ff30, 0, 1;
L_0x1330630 .part L_0x132ff30, 1, 1;
S_0x11d5760 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x11c90e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x132c1b0/d .functor XNOR 1, L_0x13347a0, L_0x1295ce0, C4<0>, C4<0>;
L_0x132c1b0 .delay 1 (20000,20000,20000) L_0x132c1b0/d;
L_0x132c420/d .functor AND 1, L_0x13347a0, L_0x132b0a0, C4<1>, C4<1>;
L_0x132c420 .delay 1 (30000,30000,30000) L_0x132c420/d;
L_0x132c490/d .functor AND 1, L_0x132c1b0, L_0x132acd0, C4<1>, C4<1>;
L_0x132c490 .delay 1 (30000,30000,30000) L_0x132c490/d;
L_0x132c5f0/d .functor OR 1, L_0x132c490, L_0x132c420, C4<0>, C4<0>;
L_0x132c5f0 .delay 1 (30000,30000,30000) L_0x132c5f0/d;
v0x11d5a10_0 .net "a", 0 0, L_0x13347a0;  alias, 1 drivers
v0x11d5b00_0 .net "a_", 0 0, L_0x13212d0;  alias, 1 drivers
v0x11d5bc0_0 .net "b", 0 0, L_0x1295ce0;  alias, 1 drivers
v0x11d5cb0_0 .net "b_", 0 0, L_0x132b0a0;  alias, 1 drivers
v0x11d5d50_0 .net "carryin", 0 0, L_0x132acd0;  alias, 1 drivers
v0x11d5e90_0 .net "eq", 0 0, L_0x132c1b0;  1 drivers
v0x11d5f50_0 .net "lt", 0 0, L_0x132c420;  1 drivers
v0x11d6010_0 .net "out", 0 0, L_0x132c5f0;  1 drivers
v0x11d60d0_0 .net "w0", 0 0, L_0x132c490;  1 drivers
S_0x11d6320 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x11c90e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x132bf90/d .functor OR 1, L_0x132ba90, L_0x11d7580, C4<0>, C4<0>;
L_0x132bf90 .delay 1 (30000,30000,30000) L_0x132bf90/d;
v0x11d7110_0 .net "a", 0 0, L_0x13347a0;  alias, 1 drivers
v0x11d7260_0 .net "b", 0 0, L_0x132b0a0;  alias, 1 drivers
v0x11d7320_0 .net "c1", 0 0, L_0x132ba90;  1 drivers
v0x11d73c0_0 .net "c2", 0 0, L_0x11d7580;  1 drivers
v0x11d7490_0 .net "carryin", 0 0, L_0x132acd0;  alias, 1 drivers
v0x11d7610_0 .net "carryout", 0 0, L_0x132bf90;  1 drivers
v0x11d76b0_0 .net "s1", 0 0, L_0x132b9d0;  1 drivers
v0x11d7750_0 .net "sum", 0 0, L_0x132bbf0;  1 drivers
S_0x11d6570 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11d6320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x132b9d0/d .functor XOR 1, L_0x13347a0, L_0x132b0a0, C4<0>, C4<0>;
L_0x132b9d0 .delay 1 (30000,30000,30000) L_0x132b9d0/d;
L_0x132ba90/d .functor AND 1, L_0x13347a0, L_0x132b0a0, C4<1>, C4<1>;
L_0x132ba90 .delay 1 (30000,30000,30000) L_0x132ba90/d;
v0x11d67d0_0 .net "a", 0 0, L_0x13347a0;  alias, 1 drivers
v0x11d6890_0 .net "b", 0 0, L_0x132b0a0;  alias, 1 drivers
v0x11d6950_0 .net "carryout", 0 0, L_0x132ba90;  alias, 1 drivers
v0x11d69f0_0 .net "sum", 0 0, L_0x132b9d0;  alias, 1 drivers
S_0x11d6b20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11d6320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x132bbf0/d .functor XOR 1, L_0x132b9d0, L_0x132acd0, C4<0>, C4<0>;
L_0x132bbf0 .delay 1 (30000,30000,30000) L_0x132bbf0/d;
L_0x11d7580/d .functor AND 1, L_0x132b9d0, L_0x132acd0, C4<1>, C4<1>;
L_0x11d7580 .delay 1 (30000,30000,30000) L_0x11d7580/d;
v0x11d6d80_0 .net "a", 0 0, L_0x132b9d0;  alias, 1 drivers
v0x11d6e50_0 .net "b", 0 0, L_0x132acd0;  alias, 1 drivers
v0x11d6ef0_0 .net "carryout", 0 0, L_0x11d7580;  alias, 1 drivers
v0x11d6fc0_0 .net "sum", 0 0, L_0x132bbf0;  alias, 1 drivers
S_0x11d8b70 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x11c8e10;
 .timescale -9 -12;
L_0x2b0ab3d071d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d07220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1334840/d .functor OR 1, L_0x2b0ab3d071d8, L_0x2b0ab3d07220, C4<0>, C4<0>;
L_0x1334840 .delay 1 (30000,30000,30000) L_0x1334840/d;
v0x11d8d60_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d071d8;  1 drivers
v0x11d8e40_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d07220;  1 drivers
S_0x11d8f20 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 41, 3 41 0, S_0xf2fc10;
 .timescale -9 -12;
P_0x11d9130 .param/l "i" 0 3 41, +C4<011111>;
S_0x11d91f0 .scope module, "alu1_inst" "alu1" 3 42, 4 142 0, S_0x11d8f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1296070/d .functor NOT 1, L_0x133f6b0, C4<0>, C4<0>, C4<0>;
L_0x1296070 .delay 1 (10000,10000,10000) L_0x1296070/d;
L_0x132ae60/d .functor NOT 1, L_0x133eaa0, C4<0>, C4<0>, C4<0>;
L_0x132ae60 .delay 1 (10000,10000,10000) L_0x132ae60/d;
L_0x13360a0/d .functor XOR 1, L_0x133f6b0, L_0x133eaa0, C4<0>, C4<0>;
L_0x13360a0 .delay 1 (30000,30000,30000) L_0x13360a0/d;
L_0x2b0ab3d07268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d072b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1336750/d .functor OR 1, L_0x2b0ab3d07268, L_0x2b0ab3d072b0, C4<0>, C4<0>;
L_0x1336750 .delay 1 (30000,30000,30000) L_0x1336750/d;
L_0x1336950/d .functor AND 1, L_0x133f6b0, L_0x133eaa0, C4<1>, C4<1>;
L_0x1336950 .delay 1 (30000,30000,30000) L_0x1336950/d;
L_0x1336a10/d .functor NAND 1, L_0x133f6b0, L_0x133eaa0, C4<1>, C4<1>;
L_0x1336a10 .delay 1 (20000,20000,20000) L_0x1336a10/d;
L_0x1336b70/d .functor XOR 1, L_0x133f6b0, L_0x133eaa0, C4<0>, C4<0>;
L_0x1336b70 .delay 1 (20000,20000,20000) L_0x1336b70/d;
L_0x1337020/d .functor OR 1, L_0x133f6b0, L_0x133eaa0, C4<0>, C4<0>;
L_0x1337020 .delay 1 (30000,30000,30000) L_0x1337020/d;
L_0x133e730/d .functor NOT 1, L_0x133a990, C4<0>, C4<0>, C4<0>;
L_0x133e730 .delay 1 (10000,10000,10000) L_0x133e730/d;
v0x11e7920_0 .net "A", 0 0, L_0x133f6b0;  1 drivers
v0x11e79e0_0 .net "A_", 0 0, L_0x1296070;  1 drivers
v0x11e7aa0_0 .net "B", 0 0, L_0x133eaa0;  1 drivers
v0x11e7b70_0 .net "B_", 0 0, L_0x132ae60;  1 drivers
v0x11e7c10_0 .net *"_s12", 0 0, L_0x1336750;  1 drivers
v0x11e7d00_0 .net/2s *"_s14", 0 0, L_0x2b0ab3d07268;  1 drivers
v0x11e7dc0_0 .net/2s *"_s16", 0 0, L_0x2b0ab3d072b0;  1 drivers
v0x11e7ea0_0 .net *"_s18", 0 0, L_0x1336950;  1 drivers
v0x11e7f80_0 .net *"_s20", 0 0, L_0x1336a10;  1 drivers
v0x11e80f0_0 .net *"_s22", 0 0, L_0x1336b70;  1 drivers
v0x11e81d0_0 .net *"_s24", 0 0, L_0x1337020;  1 drivers
L_0x2b0ab3d07388 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x11e82b0_0 .net *"_s30", 0 0, L_0x2b0ab3d07388;  1 drivers
o0x2b0ab3cee7a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x11e8390_0 name=_s32
v0x11e8470_0 .net *"_s8", 0 0, L_0x13360a0;  1 drivers
v0x11e8550_0 .net "carryin", 0 0, L_0x133eb40;  1 drivers
v0x11e85f0_0 .net "carryout", 0 0, L_0x133e3d0;  1 drivers
v0x11e8690_0 .net "carryouts", 7 0, L_0x1356450;  1 drivers
v0x11e8840_0 .net "command", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11e88e0_0 .net "result", 0 0, L_0x133a990;  1 drivers
v0x11e89d0_0 .net "results", 7 0, L_0x1336df0;  1 drivers
v0x11e8ae0_0 .net "zero", 0 0, L_0x133e730;  1 drivers
LS_0x1336df0_0_0 .concat8 [ 1 1 1 1], L_0x1335570, L_0x1335ba0, L_0x13360a0, L_0x1336750;
LS_0x1336df0_0_4 .concat8 [ 1 1 1 1], L_0x1336950, L_0x1336a10, L_0x1336b70, L_0x1337020;
L_0x1336df0 .concat8 [ 4 4 0 0], LS_0x1336df0_0_0, LS_0x1336df0_0_4;
LS_0x1356450_0_0 .concat [ 1 1 1 1], L_0x1335820, L_0x1335f40, L_0x2b0ab3d07388, L_0x13365a0;
LS_0x1356450_0_4 .concat [ 4 0 0 0], o0x2b0ab3cee7a8;
L_0x1356450 .concat [ 4 4 0 0], LS_0x1356450_0_0, LS_0x1356450_0_4;
S_0x11d9470 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x11d91f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1335820/d .functor OR 1, L_0x1335300, L_0x13356c0, C4<0>, C4<0>;
L_0x1335820 .delay 1 (30000,30000,30000) L_0x1335820/d;
v0x11da2a0_0 .net "a", 0 0, L_0x133f6b0;  alias, 1 drivers
v0x11da360_0 .net "b", 0 0, L_0x133eaa0;  alias, 1 drivers
v0x11da430_0 .net "c1", 0 0, L_0x1335300;  1 drivers
v0x11da530_0 .net "c2", 0 0, L_0x13356c0;  1 drivers
v0x11da600_0 .net "carryin", 0 0, L_0x133eb40;  alias, 1 drivers
v0x11da6f0_0 .net "carryout", 0 0, L_0x1335820;  1 drivers
v0x11da790_0 .net "s1", 0 0, L_0x1335240;  1 drivers
v0x11da880_0 .net "sum", 0 0, L_0x1335570;  1 drivers
S_0x11d96e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11d9470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1335240/d .functor XOR 1, L_0x133f6b0, L_0x133eaa0, C4<0>, C4<0>;
L_0x1335240 .delay 1 (30000,30000,30000) L_0x1335240/d;
L_0x1335300/d .functor AND 1, L_0x133f6b0, L_0x133eaa0, C4<1>, C4<1>;
L_0x1335300 .delay 1 (30000,30000,30000) L_0x1335300/d;
v0x11d9940_0 .net "a", 0 0, L_0x133f6b0;  alias, 1 drivers
v0x11d9a20_0 .net "b", 0 0, L_0x133eaa0;  alias, 1 drivers
v0x11d9ae0_0 .net "carryout", 0 0, L_0x1335300;  alias, 1 drivers
v0x11d9b80_0 .net "sum", 0 0, L_0x1335240;  alias, 1 drivers
S_0x11d9cc0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11d9470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1335570/d .functor XOR 1, L_0x1335240, L_0x133eb40, C4<0>, C4<0>;
L_0x1335570 .delay 1 (30000,30000,30000) L_0x1335570/d;
L_0x13356c0/d .functor AND 1, L_0x1335240, L_0x133eb40, C4<1>, C4<1>;
L_0x13356c0 .delay 1 (30000,30000,30000) L_0x13356c0/d;
v0x11d9f20_0 .net "a", 0 0, L_0x1335240;  alias, 1 drivers
v0x11d9fc0_0 .net "b", 0 0, L_0x133eb40;  alias, 1 drivers
v0x11da060_0 .net "carryout", 0 0, L_0x13356c0;  alias, 1 drivers
v0x11da130_0 .net "sum", 0 0, L_0x1335570;  alias, 1 drivers
S_0x11da950 .scope module, "cMux" "unaryMultiplexor" 4 171, 4 69 0, S_0x11d91f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11dfd40_0 .net "ands", 7 0, L_0x133c3d0;  1 drivers
v0x11dfe50_0 .net "in", 7 0, L_0x1356450;  alias, 1 drivers
v0x11dff10_0 .net "out", 0 0, L_0x133e3d0;  alias, 1 drivers
v0x11dffe0_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11dab70 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11da950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11dd2a0_0 .net "A", 7 0, L_0x1356450;  alias, 1 drivers
v0x11dd3a0_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11dd460_0 .net *"_s0", 0 0, L_0x133acf0;  1 drivers
v0x11dd520_0 .net *"_s12", 0 0, L_0x133b660;  1 drivers
v0x11dd600_0 .net *"_s16", 0 0, L_0x133b9c0;  1 drivers
v0x11dd730_0 .net *"_s20", 0 0, L_0x133bcd0;  1 drivers
v0x11dd810_0 .net *"_s24", 0 0, L_0x133c0c0;  1 drivers
v0x11dd8f0_0 .net *"_s28", 0 0, L_0x133c050;  1 drivers
v0x11dd9d0_0 .net *"_s4", 0 0, L_0x133b000;  1 drivers
v0x11ddb40_0 .net *"_s8", 0 0, L_0x133b350;  1 drivers
v0x11ddc20_0 .net "out", 7 0, L_0x133c3d0;  alias, 1 drivers
L_0x133adb0 .part L_0x1356450, 0, 1;
L_0x133af10 .part v0x12010b0_0, 0, 1;
L_0x133b0c0 .part L_0x1356450, 1, 1;
L_0x133b2b0 .part v0x12010b0_0, 1, 1;
L_0x133b410 .part L_0x1356450, 2, 1;
L_0x133b570 .part v0x12010b0_0, 2, 1;
L_0x133b720 .part L_0x1356450, 3, 1;
L_0x133b880 .part v0x12010b0_0, 3, 1;
L_0x133ba80 .part L_0x1356450, 4, 1;
L_0x133bbe0 .part v0x12010b0_0, 4, 1;
L_0x133bd40 .part L_0x1356450, 5, 1;
L_0x133bfb0 .part v0x12010b0_0, 5, 1;
L_0x133c180 .part L_0x1356450, 6, 1;
L_0x133c2e0 .part v0x12010b0_0, 6, 1;
LS_0x133c3d0_0_0 .concat8 [ 1 1 1 1], L_0x133acf0, L_0x133b000, L_0x133b350, L_0x133b660;
LS_0x133c3d0_0_4 .concat8 [ 1 1 1 1], L_0x133b9c0, L_0x133bcd0, L_0x133c0c0, L_0x133c050;
L_0x133c3d0 .concat8 [ 4 4 0 0], LS_0x133c3d0_0_0, LS_0x133c3d0_0_4;
L_0x133c790 .part L_0x1356450, 7, 1;
L_0x133c980 .part v0x12010b0_0, 7, 1;
S_0x11dadd0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11dafe0 .param/l "i" 0 4 54, +C4<00>;
L_0x133acf0/d .functor AND 1, L_0x133adb0, L_0x133af10, C4<1>, C4<1>;
L_0x133acf0 .delay 1 (30000,30000,30000) L_0x133acf0/d;
v0x11db0c0_0 .net *"_s0", 0 0, L_0x133adb0;  1 drivers
v0x11db1a0_0 .net *"_s1", 0 0, L_0x133af10;  1 drivers
S_0x11db280 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11db490 .param/l "i" 0 4 54, +C4<01>;
L_0x133b000/d .functor AND 1, L_0x133b0c0, L_0x133b2b0, C4<1>, C4<1>;
L_0x133b000 .delay 1 (30000,30000,30000) L_0x133b000/d;
v0x11db550_0 .net *"_s0", 0 0, L_0x133b0c0;  1 drivers
v0x11db630_0 .net *"_s1", 0 0, L_0x133b2b0;  1 drivers
S_0x11db710 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11db920 .param/l "i" 0 4 54, +C4<010>;
L_0x133b350/d .functor AND 1, L_0x133b410, L_0x133b570, C4<1>, C4<1>;
L_0x133b350 .delay 1 (30000,30000,30000) L_0x133b350/d;
v0x11db9c0_0 .net *"_s0", 0 0, L_0x133b410;  1 drivers
v0x11dbaa0_0 .net *"_s1", 0 0, L_0x133b570;  1 drivers
S_0x11dbb80 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11dbd90 .param/l "i" 0 4 54, +C4<011>;
L_0x133b660/d .functor AND 1, L_0x133b720, L_0x133b880, C4<1>, C4<1>;
L_0x133b660 .delay 1 (30000,30000,30000) L_0x133b660/d;
v0x11dbe50_0 .net *"_s0", 0 0, L_0x133b720;  1 drivers
v0x11dbf30_0 .net *"_s1", 0 0, L_0x133b880;  1 drivers
S_0x11dc010 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11dc270 .param/l "i" 0 4 54, +C4<0100>;
L_0x133b9c0/d .functor AND 1, L_0x133ba80, L_0x133bbe0, C4<1>, C4<1>;
L_0x133b9c0 .delay 1 (30000,30000,30000) L_0x133b9c0/d;
v0x11dc330_0 .net *"_s0", 0 0, L_0x133ba80;  1 drivers
v0x11dc410_0 .net *"_s1", 0 0, L_0x133bbe0;  1 drivers
S_0x11dc4f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11dc700 .param/l "i" 0 4 54, +C4<0101>;
L_0x133bcd0/d .functor AND 1, L_0x133bd40, L_0x133bfb0, C4<1>, C4<1>;
L_0x133bcd0 .delay 1 (30000,30000,30000) L_0x133bcd0/d;
v0x11dc7c0_0 .net *"_s0", 0 0, L_0x133bd40;  1 drivers
v0x11dc8a0_0 .net *"_s1", 0 0, L_0x133bfb0;  1 drivers
S_0x11dc980 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11dcb90 .param/l "i" 0 4 54, +C4<0110>;
L_0x133c0c0/d .functor AND 1, L_0x133c180, L_0x133c2e0, C4<1>, C4<1>;
L_0x133c0c0 .delay 1 (30000,30000,30000) L_0x133c0c0/d;
v0x11dcc50_0 .net *"_s0", 0 0, L_0x133c180;  1 drivers
v0x11dcd30_0 .net *"_s1", 0 0, L_0x133c2e0;  1 drivers
S_0x11dce10 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11dab70;
 .timescale -9 -12;
P_0x11dd020 .param/l "i" 0 4 54, +C4<0111>;
L_0x133c050/d .functor AND 1, L_0x133c790, L_0x133c980, C4<1>, C4<1>;
L_0x133c050 .delay 1 (30000,30000,30000) L_0x133c050/d;
v0x11dd0e0_0 .net *"_s0", 0 0, L_0x133c790;  1 drivers
v0x11dd1c0_0 .net *"_s1", 0 0, L_0x133c980;  1 drivers
S_0x11ddd80 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11da950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x133e3d0/d .functor OR 1, L_0x133e490, L_0x133e640, C4<0>, C4<0>;
L_0x133e3d0 .delay 1 (30000,30000,30000) L_0x133e3d0/d;
v0x11df8d0_0 .net *"_s10", 0 0, L_0x133e490;  1 drivers
v0x11df9b0_0 .net *"_s12", 0 0, L_0x133e640;  1 drivers
v0x11dfa90_0 .net "in", 7 0, L_0x133c3d0;  alias, 1 drivers
v0x11dfb60_0 .net "ors", 1 0, L_0x133e1f0;  1 drivers
v0x11dfc20_0 .net "out", 0 0, L_0x133e3d0;  alias, 1 drivers
L_0x133d5c0 .part L_0x133c3d0, 0, 4;
L_0x133e1f0 .concat8 [ 1 1 0 0], L_0x133d2b0, L_0x133dee0;
L_0x133e330 .part L_0x133c3d0, 4, 4;
L_0x133e490 .part L_0x133e1f0, 0, 1;
L_0x133e640 .part L_0x133e1f0, 1, 1;
S_0x11ddf40 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11ddd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x133ca70/d .functor OR 1, L_0x133cb30, L_0x133cc90, C4<0>, C4<0>;
L_0x133ca70 .delay 1 (30000,30000,30000) L_0x133ca70/d;
L_0x133cec0/d .functor OR 1, L_0x133cfd0, L_0x133d130, C4<0>, C4<0>;
L_0x133cec0 .delay 1 (30000,30000,30000) L_0x133cec0/d;
L_0x133d2b0/d .functor OR 1, L_0x133d320, L_0x133d4d0, C4<0>, C4<0>;
L_0x133d2b0 .delay 1 (30000,30000,30000) L_0x133d2b0/d;
v0x11de190_0 .net *"_s0", 0 0, L_0x133ca70;  1 drivers
v0x11de290_0 .net *"_s10", 0 0, L_0x133cfd0;  1 drivers
v0x11de370_0 .net *"_s12", 0 0, L_0x133d130;  1 drivers
v0x11de430_0 .net *"_s14", 0 0, L_0x133d320;  1 drivers
v0x11de510_0 .net *"_s16", 0 0, L_0x133d4d0;  1 drivers
v0x11de640_0 .net *"_s3", 0 0, L_0x133cb30;  1 drivers
v0x11de720_0 .net *"_s5", 0 0, L_0x133cc90;  1 drivers
v0x11de800_0 .net *"_s6", 0 0, L_0x133cec0;  1 drivers
v0x11de8e0_0 .net "in", 3 0, L_0x133d5c0;  1 drivers
v0x11dea50_0 .net "ors", 1 0, L_0x133cdd0;  1 drivers
v0x11deb30_0 .net "out", 0 0, L_0x133d2b0;  1 drivers
L_0x133cb30 .part L_0x133d5c0, 0, 1;
L_0x133cc90 .part L_0x133d5c0, 1, 1;
L_0x133cdd0 .concat8 [ 1 1 0 0], L_0x133ca70, L_0x133cec0;
L_0x133cfd0 .part L_0x133d5c0, 2, 1;
L_0x133d130 .part L_0x133d5c0, 3, 1;
L_0x133d320 .part L_0x133cdd0, 0, 1;
L_0x133d4d0 .part L_0x133cdd0, 1, 1;
S_0x11dec50 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11ddd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x133d6f0/d .functor OR 1, L_0x133d760, L_0x133d8c0, C4<0>, C4<0>;
L_0x133d6f0 .delay 1 (30000,30000,30000) L_0x133d6f0/d;
L_0x133daf0/d .functor OR 1, L_0x133dc00, L_0x133dd60, C4<0>, C4<0>;
L_0x133daf0 .delay 1 (30000,30000,30000) L_0x133daf0/d;
L_0x133dee0/d .functor OR 1, L_0x133df50, L_0x133e100, C4<0>, C4<0>;
L_0x133dee0 .delay 1 (30000,30000,30000) L_0x133dee0/d;
v0x11dee10_0 .net *"_s0", 0 0, L_0x133d6f0;  1 drivers
v0x11def10_0 .net *"_s10", 0 0, L_0x133dc00;  1 drivers
v0x11deff0_0 .net *"_s12", 0 0, L_0x133dd60;  1 drivers
v0x11df0b0_0 .net *"_s14", 0 0, L_0x133df50;  1 drivers
v0x11df190_0 .net *"_s16", 0 0, L_0x133e100;  1 drivers
v0x11df2c0_0 .net *"_s3", 0 0, L_0x133d760;  1 drivers
v0x11df3a0_0 .net *"_s5", 0 0, L_0x133d8c0;  1 drivers
v0x11df480_0 .net *"_s6", 0 0, L_0x133daf0;  1 drivers
v0x11df560_0 .net "in", 3 0, L_0x133e330;  1 drivers
v0x11df6d0_0 .net "ors", 1 0, L_0x133da00;  1 drivers
v0x11df7b0_0 .net "out", 0 0, L_0x133dee0;  1 drivers
L_0x133d760 .part L_0x133e330, 0, 1;
L_0x133d8c0 .part L_0x133e330, 1, 1;
L_0x133da00 .concat8 [ 1 1 0 0], L_0x133d6f0, L_0x133daf0;
L_0x133dc00 .part L_0x133e330, 2, 1;
L_0x133dd60 .part L_0x133e330, 3, 1;
L_0x133df50 .part L_0x133da00, 0, 1;
L_0x133e100 .part L_0x133da00, 1, 1;
S_0x11e00c0 .scope module, "resMux" "unaryMultiplexor" 4 170, 4 69 0, S_0x11d91f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x11e54f0_0 .net "ands", 7 0, L_0x1338990;  1 drivers
v0x11e5600_0 .net "in", 7 0, L_0x1336df0;  alias, 1 drivers
v0x11e56c0_0 .net "out", 0 0, L_0x133a990;  alias, 1 drivers
v0x11e5790_0 .net "sel", 7 0, v0x12010b0_0;  alias, 1 drivers
S_0x11e0310 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x11e00c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x11e2a50_0 .net "A", 7 0, L_0x1336df0;  alias, 1 drivers
v0x11e2b50_0 .net "B", 7 0, v0x12010b0_0;  alias, 1 drivers
v0x11e2c10_0 .net *"_s0", 0 0, L_0x1337180;  1 drivers
v0x11e2cd0_0 .net *"_s12", 0 0, L_0x1337b40;  1 drivers
v0x11e2db0_0 .net *"_s16", 0 0, L_0x1337ea0;  1 drivers
v0x11e2ee0_0 .net *"_s20", 0 0, L_0x13382d0;  1 drivers
v0x11e2fc0_0 .net *"_s24", 0 0, L_0x1338600;  1 drivers
v0x11e30a0_0 .net *"_s28", 0 0, L_0x1338590;  1 drivers
v0x11e3180_0 .net *"_s4", 0 0, L_0x1337520;  1 drivers
v0x11e32f0_0 .net *"_s8", 0 0, L_0x1337830;  1 drivers
v0x11e33d0_0 .net "out", 7 0, L_0x1338990;  alias, 1 drivers
L_0x1337290 .part L_0x1336df0, 0, 1;
L_0x1337480 .part v0x12010b0_0, 0, 1;
L_0x13375e0 .part L_0x1336df0, 1, 1;
L_0x1337740 .part v0x12010b0_0, 1, 1;
L_0x13378f0 .part L_0x1336df0, 2, 1;
L_0x1337a50 .part v0x12010b0_0, 2, 1;
L_0x1337c00 .part L_0x1336df0, 3, 1;
L_0x1337d60 .part v0x12010b0_0, 3, 1;
L_0x1337f60 .part L_0x1336df0, 4, 1;
L_0x13381d0 .part v0x12010b0_0, 4, 1;
L_0x1338340 .part L_0x1336df0, 5, 1;
L_0x13384a0 .part v0x12010b0_0, 5, 1;
L_0x13386c0 .part L_0x1336df0, 6, 1;
L_0x1338820 .part v0x12010b0_0, 6, 1;
LS_0x1338990_0_0 .concat8 [ 1 1 1 1], L_0x1337180, L_0x1337520, L_0x1337830, L_0x1337b40;
LS_0x1338990_0_4 .concat8 [ 1 1 1 1], L_0x1337ea0, L_0x13382d0, L_0x1338600, L_0x1338590;
L_0x1338990 .concat8 [ 4 4 0 0], LS_0x1338990_0_0, LS_0x1338990_0_4;
L_0x1338d50 .part L_0x1336df0, 7, 1;
L_0x1338f40 .part v0x12010b0_0, 7, 1;
S_0x11e0550 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e0760 .param/l "i" 0 4 54, +C4<00>;
L_0x1337180/d .functor AND 1, L_0x1337290, L_0x1337480, C4<1>, C4<1>;
L_0x1337180 .delay 1 (30000,30000,30000) L_0x1337180/d;
v0x11e0840_0 .net *"_s0", 0 0, L_0x1337290;  1 drivers
v0x11e0920_0 .net *"_s1", 0 0, L_0x1337480;  1 drivers
S_0x11e0a00 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e0c10 .param/l "i" 0 4 54, +C4<01>;
L_0x1337520/d .functor AND 1, L_0x13375e0, L_0x1337740, C4<1>, C4<1>;
L_0x1337520 .delay 1 (30000,30000,30000) L_0x1337520/d;
v0x11e0cd0_0 .net *"_s0", 0 0, L_0x13375e0;  1 drivers
v0x11e0db0_0 .net *"_s1", 0 0, L_0x1337740;  1 drivers
S_0x11e0e90 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e10d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1337830/d .functor AND 1, L_0x13378f0, L_0x1337a50, C4<1>, C4<1>;
L_0x1337830 .delay 1 (30000,30000,30000) L_0x1337830/d;
v0x11e1170_0 .net *"_s0", 0 0, L_0x13378f0;  1 drivers
v0x11e1250_0 .net *"_s1", 0 0, L_0x1337a50;  1 drivers
S_0x11e1330 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e1540 .param/l "i" 0 4 54, +C4<011>;
L_0x1337b40/d .functor AND 1, L_0x1337c00, L_0x1337d60, C4<1>, C4<1>;
L_0x1337b40 .delay 1 (30000,30000,30000) L_0x1337b40/d;
v0x11e1600_0 .net *"_s0", 0 0, L_0x1337c00;  1 drivers
v0x11e16e0_0 .net *"_s1", 0 0, L_0x1337d60;  1 drivers
S_0x11e17c0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e1a20 .param/l "i" 0 4 54, +C4<0100>;
L_0x1337ea0/d .functor AND 1, L_0x1337f60, L_0x13381d0, C4<1>, C4<1>;
L_0x1337ea0 .delay 1 (30000,30000,30000) L_0x1337ea0/d;
v0x11e1ae0_0 .net *"_s0", 0 0, L_0x1337f60;  1 drivers
v0x11e1bc0_0 .net *"_s1", 0 0, L_0x13381d0;  1 drivers
S_0x11e1ca0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e1eb0 .param/l "i" 0 4 54, +C4<0101>;
L_0x13382d0/d .functor AND 1, L_0x1338340, L_0x13384a0, C4<1>, C4<1>;
L_0x13382d0 .delay 1 (30000,30000,30000) L_0x13382d0/d;
v0x11e1f70_0 .net *"_s0", 0 0, L_0x1338340;  1 drivers
v0x11e2050_0 .net *"_s1", 0 0, L_0x13384a0;  1 drivers
S_0x11e2130 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e2340 .param/l "i" 0 4 54, +C4<0110>;
L_0x1338600/d .functor AND 1, L_0x13386c0, L_0x1338820, C4<1>, C4<1>;
L_0x1338600 .delay 1 (30000,30000,30000) L_0x1338600/d;
v0x11e2400_0 .net *"_s0", 0 0, L_0x13386c0;  1 drivers
v0x11e24e0_0 .net *"_s1", 0 0, L_0x1338820;  1 drivers
S_0x11e25c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x11e0310;
 .timescale -9 -12;
P_0x11e27d0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1338590/d .functor AND 1, L_0x1338d50, L_0x1338f40, C4<1>, C4<1>;
L_0x1338590 .delay 1 (30000,30000,30000) L_0x1338590/d;
v0x11e2890_0 .net *"_s0", 0 0, L_0x1338d50;  1 drivers
v0x11e2970_0 .net *"_s1", 0 0, L_0x1338f40;  1 drivers
S_0x11e3530 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x11e00c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x133a990/d .functor OR 1, L_0x133aa50, L_0x133ac00, C4<0>, C4<0>;
L_0x133a990 .delay 1 (30000,30000,30000) L_0x133a990/d;
v0x11e5080_0 .net *"_s10", 0 0, L_0x133aa50;  1 drivers
v0x11e5160_0 .net *"_s12", 0 0, L_0x133ac00;  1 drivers
v0x11e5240_0 .net "in", 7 0, L_0x1338990;  alias, 1 drivers
v0x11e5310_0 .net "ors", 1 0, L_0x133a7b0;  1 drivers
v0x11e53d0_0 .net "out", 0 0, L_0x133a990;  alias, 1 drivers
L_0x1339b80 .part L_0x1338990, 0, 4;
L_0x133a7b0 .concat8 [ 1 1 0 0], L_0x1339870, L_0x133a4a0;
L_0x133a8f0 .part L_0x1338990, 4, 4;
L_0x133aa50 .part L_0x133a7b0, 0, 1;
L_0x133ac00 .part L_0x133a7b0, 1, 1;
S_0x11e36f0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x11e3530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1339030/d .functor OR 1, L_0x13390f0, L_0x1339250, C4<0>, C4<0>;
L_0x1339030 .delay 1 (30000,30000,30000) L_0x1339030/d;
L_0x1339480/d .functor OR 1, L_0x1339590, L_0x13396f0, C4<0>, C4<0>;
L_0x1339480 .delay 1 (30000,30000,30000) L_0x1339480/d;
L_0x1339870/d .functor OR 1, L_0x13398e0, L_0x1339a90, C4<0>, C4<0>;
L_0x1339870 .delay 1 (30000,30000,30000) L_0x1339870/d;
v0x11e3940_0 .net *"_s0", 0 0, L_0x1339030;  1 drivers
v0x11e3a40_0 .net *"_s10", 0 0, L_0x1339590;  1 drivers
v0x11e3b20_0 .net *"_s12", 0 0, L_0x13396f0;  1 drivers
v0x11e3be0_0 .net *"_s14", 0 0, L_0x13398e0;  1 drivers
v0x11e3cc0_0 .net *"_s16", 0 0, L_0x1339a90;  1 drivers
v0x11e3df0_0 .net *"_s3", 0 0, L_0x13390f0;  1 drivers
v0x11e3ed0_0 .net *"_s5", 0 0, L_0x1339250;  1 drivers
v0x11e3fb0_0 .net *"_s6", 0 0, L_0x1339480;  1 drivers
v0x11e4090_0 .net "in", 3 0, L_0x1339b80;  1 drivers
v0x11e4200_0 .net "ors", 1 0, L_0x1339390;  1 drivers
v0x11e42e0_0 .net "out", 0 0, L_0x1339870;  1 drivers
L_0x13390f0 .part L_0x1339b80, 0, 1;
L_0x1339250 .part L_0x1339b80, 1, 1;
L_0x1339390 .concat8 [ 1 1 0 0], L_0x1339030, L_0x1339480;
L_0x1339590 .part L_0x1339b80, 2, 1;
L_0x13396f0 .part L_0x1339b80, 3, 1;
L_0x13398e0 .part L_0x1339390, 0, 1;
L_0x1339a90 .part L_0x1339390, 1, 1;
S_0x11e4400 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x11e3530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1339cb0/d .functor OR 1, L_0x1339d20, L_0x1339e80, C4<0>, C4<0>;
L_0x1339cb0 .delay 1 (30000,30000,30000) L_0x1339cb0/d;
L_0x133a0b0/d .functor OR 1, L_0x133a1c0, L_0x133a320, C4<0>, C4<0>;
L_0x133a0b0 .delay 1 (30000,30000,30000) L_0x133a0b0/d;
L_0x133a4a0/d .functor OR 1, L_0x133a510, L_0x133a6c0, C4<0>, C4<0>;
L_0x133a4a0 .delay 1 (30000,30000,30000) L_0x133a4a0/d;
v0x11e45c0_0 .net *"_s0", 0 0, L_0x1339cb0;  1 drivers
v0x11e46c0_0 .net *"_s10", 0 0, L_0x133a1c0;  1 drivers
v0x11e47a0_0 .net *"_s12", 0 0, L_0x133a320;  1 drivers
v0x11e4860_0 .net *"_s14", 0 0, L_0x133a510;  1 drivers
v0x11e4940_0 .net *"_s16", 0 0, L_0x133a6c0;  1 drivers
v0x11e4a70_0 .net *"_s3", 0 0, L_0x1339d20;  1 drivers
v0x11e4b50_0 .net *"_s5", 0 0, L_0x1339e80;  1 drivers
v0x11e4c30_0 .net *"_s6", 0 0, L_0x133a0b0;  1 drivers
v0x11e4d10_0 .net "in", 3 0, L_0x133a8f0;  1 drivers
v0x11e4e80_0 .net "ors", 1 0, L_0x1339fc0;  1 drivers
v0x11e4f60_0 .net "out", 0 0, L_0x133a4a0;  1 drivers
L_0x1339d20 .part L_0x133a8f0, 0, 1;
L_0x1339e80 .part L_0x133a8f0, 1, 1;
L_0x1339fc0 .concat8 [ 1 1 0 0], L_0x1339cb0, L_0x133a0b0;
L_0x133a1c0 .part L_0x133a8f0, 2, 1;
L_0x133a320 .part L_0x133a8f0, 3, 1;
L_0x133a510 .part L_0x1339fc0, 0, 1;
L_0x133a6c0 .part L_0x1339fc0, 1, 1;
S_0x11e5870 .scope module, "sltGate" "slt" 4 163, 4 101 0, S_0x11d91f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1336160/d .functor XNOR 1, L_0x133f6b0, L_0x133eaa0, C4<0>, C4<0>;
L_0x1336160 .delay 1 (20000,20000,20000) L_0x1336160/d;
L_0x13363d0/d .functor AND 1, L_0x133f6b0, L_0x132ae60, C4<1>, C4<1>;
L_0x13363d0 .delay 1 (30000,30000,30000) L_0x13363d0/d;
L_0x1336440/d .functor AND 1, L_0x1336160, L_0x133eb40, C4<1>, C4<1>;
L_0x1336440 .delay 1 (30000,30000,30000) L_0x1336440/d;
L_0x13365a0/d .functor OR 1, L_0x1336440, L_0x13363d0, C4<0>, C4<0>;
L_0x13365a0 .delay 1 (30000,30000,30000) L_0x13365a0/d;
v0x11e5b20_0 .net "a", 0 0, L_0x133f6b0;  alias, 1 drivers
v0x11e5c10_0 .net "a_", 0 0, L_0x1296070;  alias, 1 drivers
v0x11e5cd0_0 .net "b", 0 0, L_0x133eaa0;  alias, 1 drivers
v0x11e5dc0_0 .net "b_", 0 0, L_0x132ae60;  alias, 1 drivers
v0x11e5e60_0 .net "carryin", 0 0, L_0x133eb40;  alias, 1 drivers
v0x11e5fa0_0 .net "eq", 0 0, L_0x1336160;  1 drivers
v0x11e6060_0 .net "lt", 0 0, L_0x13363d0;  1 drivers
v0x11e6120_0 .net "out", 0 0, L_0x13365a0;  1 drivers
v0x11e61e0_0 .net "w0", 0 0, L_0x1336440;  1 drivers
S_0x11e6430 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x11d91f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1335f40/d .functor OR 1, L_0x1335a40, L_0x11e7690, C4<0>, C4<0>;
L_0x1335f40 .delay 1 (30000,30000,30000) L_0x1335f40/d;
v0x11e7220_0 .net "a", 0 0, L_0x133f6b0;  alias, 1 drivers
v0x11e7370_0 .net "b", 0 0, L_0x132ae60;  alias, 1 drivers
v0x11e7430_0 .net "c1", 0 0, L_0x1335a40;  1 drivers
v0x11e74d0_0 .net "c2", 0 0, L_0x11e7690;  1 drivers
v0x11e75a0_0 .net "carryin", 0 0, L_0x133eb40;  alias, 1 drivers
v0x11e7720_0 .net "carryout", 0 0, L_0x1335f40;  1 drivers
v0x11e77c0_0 .net "s1", 0 0, L_0x1335980;  1 drivers
v0x11e7860_0 .net "sum", 0 0, L_0x1335ba0;  1 drivers
S_0x11e6680 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x11e6430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1335980/d .functor XOR 1, L_0x133f6b0, L_0x132ae60, C4<0>, C4<0>;
L_0x1335980 .delay 1 (30000,30000,30000) L_0x1335980/d;
L_0x1335a40/d .functor AND 1, L_0x133f6b0, L_0x132ae60, C4<1>, C4<1>;
L_0x1335a40 .delay 1 (30000,30000,30000) L_0x1335a40/d;
v0x11e68e0_0 .net "a", 0 0, L_0x133f6b0;  alias, 1 drivers
v0x11e69a0_0 .net "b", 0 0, L_0x132ae60;  alias, 1 drivers
v0x11e6a60_0 .net "carryout", 0 0, L_0x1335a40;  alias, 1 drivers
v0x11e6b00_0 .net "sum", 0 0, L_0x1335980;  alias, 1 drivers
S_0x11e6c30 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x11e6430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1335ba0/d .functor XOR 1, L_0x1335980, L_0x133eb40, C4<0>, C4<0>;
L_0x1335ba0 .delay 1 (30000,30000,30000) L_0x1335ba0/d;
L_0x11e7690/d .functor AND 1, L_0x1335980, L_0x133eb40, C4<1>, C4<1>;
L_0x11e7690 .delay 1 (30000,30000,30000) L_0x11e7690/d;
v0x11e6e90_0 .net "a", 0 0, L_0x1335980;  alias, 1 drivers
v0x11e6f60_0 .net "b", 0 0, L_0x133eb40;  alias, 1 drivers
v0x11e7000_0 .net "carryout", 0 0, L_0x11e7690;  alias, 1 drivers
v0x11e70d0_0 .net "sum", 0 0, L_0x1335ba0;  alias, 1 drivers
S_0x11e8c80 .scope generate, "genblk2" "genblk2" 3 51, 3 51 0, S_0x11d8f20;
 .timescale -9 -12;
L_0x2b0ab3d072f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b0ab3d07340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1338910/d .functor OR 1, L_0x2b0ab3d072f8, L_0x2b0ab3d07340, C4<0>, C4<0>;
L_0x1338910 .delay 1 (30000,30000,30000) L_0x1338910/d;
v0x11e8e70_0 .net/2u *"_s0", 0 0, L_0x2b0ab3d072f8;  1 drivers
v0x11e8f50_0 .net/2u *"_s2", 0 0, L_0x2b0ab3d07340;  1 drivers
S_0x11e9030 .scope module, "overflowMux" "mux1" 3 68, 4 122 0, S_0xf2fc10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
L_0x13495d0/d .functor NOT 1, L_0x1349e60, C4<0>, C4<0>, C4<0>;
L_0x13495d0 .delay 1 (10000,10000,10000) L_0x13495d0/d;
L_0x1349470/d .functor AND 1, L_0x1349360, L_0x13495d0, C4<1>, C4<1>;
L_0x1349470 .delay 1 (30000,30000,30000) L_0x1349470/d;
L_0x1349ab0/d .functor AND 1, L_0x13410d0, L_0x1349e60, C4<1>, C4<1>;
L_0x1349ab0 .delay 1 (30000,30000,30000) L_0x1349ab0/d;
L_0x1349c60/d .functor OR 1, L_0x1349470, L_0x1349ab0, C4<0>, C4<0>;
L_0x1349c60 .delay 1 (30000,30000,30000) L_0x1349c60/d;
v0x10c78a0_0 .net "a", 0 0, L_0x1349360;  alias, 1 drivers
v0x11e9450_0 .net "b", 0 0, L_0x13410d0;  alias, 1 drivers
v0x11e9510_0 .net "out", 0 0, L_0x1349c60;  alias, 1 drivers
v0x11e95b0_0 .net "s", 0 0, L_0x1349e60;  1 drivers
v0x11e9670_0 .net "s_", 0 0, L_0x13495d0;  1 drivers
v0x11e9780_0 .net "w0", 0 0, L_0x1349470;  1 drivers
v0x11e9840_0 .net "w1", 0 0, L_0x1349ab0;  1 drivers
S_0x11e9980 .scope module, "resultOr" "or32P" 3 76, 4 60 0, S_0xf2fc10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x11f2e10_0 .net "A", 31 0, L_0x133e830;  alias, 1 drivers
v0x11f2f10_0 .net "B", 31 0, L_0x134a800;  alias, 1 drivers
v0x11f2ff0_0 .net *"_s0", 0 0, L_0x134a370;  1 drivers
v0x11f30e0_0 .net *"_s100", 0 0, L_0x13505f0;  1 drivers
v0x11f31c0_0 .net *"_s104", 0 0, L_0x1350910;  1 drivers
v0x11f32f0_0 .net *"_s108", 0 0, L_0x1350c40;  1 drivers
v0x11f33d0_0 .net *"_s112", 0 0, L_0x1350f80;  1 drivers
v0x11f34b0_0 .net *"_s116", 0 0, L_0x1351280;  1 drivers
v0x11f3590_0 .net *"_s12", 0 0, L_0x134bfd0;  1 drivers
v0x11f3700_0 .net *"_s120", 0 0, L_0x134e690;  1 drivers
v0x11f37e0_0 .net *"_s124", 0 0, L_0x1352bd0;  1 drivers
v0x11f38c0_0 .net *"_s16", 0 0, L_0x134c330;  1 drivers
v0x11f39a0_0 .net *"_s20", 0 0, L_0x134c6a0;  1 drivers
v0x11f3a80_0 .net *"_s24", 0 0, L_0x134cb30;  1 drivers
v0x11f3b60_0 .net *"_s28", 0 0, L_0x134ce40;  1 drivers
v0x11f3c40_0 .net *"_s32", 0 0, L_0x134d150;  1 drivers
v0x11f3d20_0 .net *"_s36", 0 0, L_0x134bc80;  1 drivers
v0x11f3ed0_0 .net *"_s4", 0 0, L_0x134b930;  1 drivers
v0x11f3f70_0 .net *"_s40", 0 0, L_0x134d460;  1 drivers
v0x11f4050_0 .net *"_s44", 0 0, L_0x134d7a0;  1 drivers
v0x11f4130_0 .net *"_s48", 0 0, L_0x134daf0;  1 drivers
v0x11f4210_0 .net *"_s52", 0 0, L_0x134de50;  1 drivers
v0x11f42f0_0 .net *"_s56", 0 0, L_0x134e170;  1 drivers
v0x11f43d0_0 .net *"_s60", 0 0, L_0x134ea20;  1 drivers
v0x11f44b0_0 .net *"_s64", 0 0, L_0x134ed30;  1 drivers
v0x11f4590_0 .net *"_s68", 0 0, L_0x134ca20;  1 drivers
v0x11f4670_0 .net *"_s72", 0 0, L_0x134f040;  1 drivers
v0x11f4750_0 .net *"_s76", 0 0, L_0x134f340;  1 drivers
v0x11f4830_0 .net *"_s8", 0 0, L_0x134bd10;  1 drivers
v0x11f4910_0 .net *"_s80", 0 0, L_0x134f650;  1 drivers
v0x11f49f0_0 .net *"_s84", 0 0, L_0x134f970;  1 drivers
v0x11f4ad0_0 .net *"_s88", 0 0, L_0x134fca0;  1 drivers
v0x11f4bb0_0 .net *"_s92", 0 0, L_0x134ffe0;  1 drivers
v0x11f3e00_0 .net *"_s96", 0 0, L_0x13502e0;  1 drivers
v0x11f4e80_0 .net "out", 31 0, L_0x134e4a0;  alias, 1 drivers
L_0x134b6e0 .part L_0x133e830, 0, 1;
L_0x134b840 .part L_0x134a800, 0, 1;
L_0x134b9f0 .part L_0x133e830, 1, 1;
L_0x134bbe0 .part L_0x134a800, 1, 1;
L_0x134bd80 .part L_0x133e830, 2, 1;
L_0x134bee0 .part L_0x134a800, 2, 1;
L_0x134c090 .part L_0x133e830, 3, 1;
L_0x134c1f0 .part L_0x134a800, 3, 1;
L_0x134c3f0 .part L_0x133e830, 4, 1;
L_0x134c550 .part L_0x134a800, 4, 1;
L_0x134c710 .part L_0x133e830, 5, 1;
L_0x134c980 .part L_0x134a800, 5, 1;
L_0x134cbf0 .part L_0x133e830, 6, 1;
L_0x134cd50 .part L_0x134a800, 6, 1;
L_0x134cf00 .part L_0x133e830, 7, 1;
L_0x134d060 .part L_0x134a800, 7, 1;
L_0x134d210 .part L_0x133e830, 8, 1;
L_0x134d370 .part L_0x134a800, 8, 1;
L_0x134d550 .part L_0x133e830, 9, 1;
L_0x134d6b0 .part L_0x134a800, 9, 1;
L_0x134d8a0 .part L_0x133e830, 10, 1;
L_0x134da00 .part L_0x134a800, 10, 1;
L_0x134dc00 .part L_0x133e830, 11, 1;
L_0x134dd60 .part L_0x134a800, 11, 1;
L_0x134df20 .part L_0x133e830, 12, 1;
L_0x134e080 .part L_0x134a800, 12, 1;
L_0x134e250 .part L_0x133e830, 13, 1;
L_0x134c870 .part L_0x134a800, 13, 1;
L_0x134e7d0 .part L_0x133e830, 14, 1;
L_0x134e930 .part L_0x134a800, 14, 1;
L_0x134eae0 .part L_0x133e830, 15, 1;
L_0x134ec40 .part L_0x134a800, 15, 1;
L_0x134edf0 .part L_0x133e830, 16, 1;
L_0x134ef50 .part L_0x134a800, 16, 1;
L_0x134f160 .part L_0x133e830, 17, 1;
L_0x134f250 .part L_0x134a800, 17, 1;
L_0x134f470 .part L_0x133e830, 18, 1;
L_0x134f560 .part L_0x134a800, 18, 1;
L_0x134f790 .part L_0x133e830, 19, 1;
L_0x134f880 .part L_0x134a800, 19, 1;
L_0x134fac0 .part L_0x133e830, 20, 1;
L_0x134fbb0 .part L_0x134a800, 20, 1;
L_0x134fe00 .part L_0x133e830, 21, 1;
L_0x134fef0 .part L_0x134a800, 21, 1;
L_0x1350150 .part L_0x133e830, 22, 1;
L_0x13501f0 .part L_0x134a800, 22, 1;
L_0x1350460 .part L_0x133e830, 23, 1;
L_0x1350500 .part L_0x134a800, 23, 1;
L_0x1350780 .part L_0x133e830, 24, 1;
L_0x1350820 .part L_0x134a800, 24, 1;
L_0x1350ab0 .part L_0x133e830, 25, 1;
L_0x1350b50 .part L_0x134a800, 25, 1;
L_0x1350df0 .part L_0x133e830, 26, 1;
L_0x1350e90 .part L_0x134a800, 26, 1;
L_0x1350d50 .part L_0x133e830, 27, 1;
L_0x1351190 .part L_0x134a800, 27, 1;
L_0x1351090 .part L_0x133e830, 28, 1;
L_0x13514a0 .part L_0x134a800, 28, 1;
L_0x1351340 .part L_0x133e830, 29, 1;
L_0x134e3b0 .part L_0x134a800, 29, 1;
L_0x1351590 .part L_0x133e830, 30, 1;
L_0x1351fe0 .part L_0x134a800, 30, 1;
LS_0x134e4a0_0_0 .concat8 [ 1 1 1 1], L_0x134a370, L_0x134b930, L_0x134bd10, L_0x134bfd0;
LS_0x134e4a0_0_4 .concat8 [ 1 1 1 1], L_0x134c330, L_0x134c6a0, L_0x134cb30, L_0x134ce40;
LS_0x134e4a0_0_8 .concat8 [ 1 1 1 1], L_0x134d150, L_0x134bc80, L_0x134d460, L_0x134d7a0;
LS_0x134e4a0_0_12 .concat8 [ 1 1 1 1], L_0x134daf0, L_0x134de50, L_0x134e170, L_0x134ea20;
LS_0x134e4a0_0_16 .concat8 [ 1 1 1 1], L_0x134ed30, L_0x134ca20, L_0x134f040, L_0x134f340;
LS_0x134e4a0_0_20 .concat8 [ 1 1 1 1], L_0x134f650, L_0x134f970, L_0x134fca0, L_0x134ffe0;
LS_0x134e4a0_0_24 .concat8 [ 1 1 1 1], L_0x13502e0, L_0x13505f0, L_0x1350910, L_0x1350c40;
LS_0x134e4a0_0_28 .concat8 [ 1 1 1 1], L_0x1350f80, L_0x1351280, L_0x134e690, L_0x1352bd0;
LS_0x134e4a0_1_0 .concat8 [ 4 4 4 4], LS_0x134e4a0_0_0, LS_0x134e4a0_0_4, LS_0x134e4a0_0_8, LS_0x134e4a0_0_12;
LS_0x134e4a0_1_4 .concat8 [ 4 4 4 4], LS_0x134e4a0_0_16, LS_0x134e4a0_0_20, LS_0x134e4a0_0_24, LS_0x134e4a0_0_28;
L_0x134e4a0 .concat8 [ 16 16 0 0], LS_0x134e4a0_1_0, LS_0x134e4a0_1_4;
L_0x1352ce0 .part L_0x133e830, 31, 1;
L_0x1352080 .part L_0x134a800, 31, 1;
S_0x11e9bc0 .scope generate, "or_slces[0]" "or_slces[0]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11e9dd0 .param/l "i" 0 4 63, +C4<00>;
L_0x134a370/d .functor OR 1, L_0x134b6e0, L_0x134b840, C4<0>, C4<0>;
L_0x134a370 .delay 1 (30000,30000,30000) L_0x134a370/d;
v0x11e9eb0_0 .net *"_s0", 0 0, L_0x134b6e0;  1 drivers
v0x11e9f90_0 .net *"_s1", 0 0, L_0x134b840;  1 drivers
S_0x11ea070 .scope generate, "or_slces[1]" "or_slces[1]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ea280 .param/l "i" 0 4 63, +C4<01>;
L_0x134b930/d .functor OR 1, L_0x134b9f0, L_0x134bbe0, C4<0>, C4<0>;
L_0x134b930 .delay 1 (30000,30000,30000) L_0x134b930/d;
v0x11ea340_0 .net *"_s0", 0 0, L_0x134b9f0;  1 drivers
v0x11ea420_0 .net *"_s1", 0 0, L_0x134bbe0;  1 drivers
S_0x11ea500 .scope generate, "or_slces[2]" "or_slces[2]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ea710 .param/l "i" 0 4 63, +C4<010>;
L_0x134bd10/d .functor OR 1, L_0x134bd80, L_0x134bee0, C4<0>, C4<0>;
L_0x134bd10 .delay 1 (30000,30000,30000) L_0x134bd10/d;
v0x11ea7b0_0 .net *"_s0", 0 0, L_0x134bd80;  1 drivers
v0x11ea890_0 .net *"_s1", 0 0, L_0x134bee0;  1 drivers
S_0x11ea970 .scope generate, "or_slces[3]" "or_slces[3]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11eab80 .param/l "i" 0 4 63, +C4<011>;
L_0x134bfd0/d .functor OR 1, L_0x134c090, L_0x134c1f0, C4<0>, C4<0>;
L_0x134bfd0 .delay 1 (30000,30000,30000) L_0x134bfd0/d;
v0x11eac40_0 .net *"_s0", 0 0, L_0x134c090;  1 drivers
v0x11ead20_0 .net *"_s1", 0 0, L_0x134c1f0;  1 drivers
S_0x11eae00 .scope generate, "or_slces[4]" "or_slces[4]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11eb060 .param/l "i" 0 4 63, +C4<0100>;
L_0x134c330/d .functor OR 1, L_0x134c3f0, L_0x134c550, C4<0>, C4<0>;
L_0x134c330 .delay 1 (30000,30000,30000) L_0x134c330/d;
v0x11eb120_0 .net *"_s0", 0 0, L_0x134c3f0;  1 drivers
v0x11eb200_0 .net *"_s1", 0 0, L_0x134c550;  1 drivers
S_0x11eb2e0 .scope generate, "or_slces[5]" "or_slces[5]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11eb4f0 .param/l "i" 0 4 63, +C4<0101>;
L_0x134c6a0/d .functor OR 1, L_0x134c710, L_0x134c980, C4<0>, C4<0>;
L_0x134c6a0 .delay 1 (30000,30000,30000) L_0x134c6a0/d;
v0x11eb5b0_0 .net *"_s0", 0 0, L_0x134c710;  1 drivers
v0x11eb690_0 .net *"_s1", 0 0, L_0x134c980;  1 drivers
S_0x11eb770 .scope generate, "or_slces[6]" "or_slces[6]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11eb980 .param/l "i" 0 4 63, +C4<0110>;
L_0x134cb30/d .functor OR 1, L_0x134cbf0, L_0x134cd50, C4<0>, C4<0>;
L_0x134cb30 .delay 1 (30000,30000,30000) L_0x134cb30/d;
v0x11eba40_0 .net *"_s0", 0 0, L_0x134cbf0;  1 drivers
v0x11ebb20_0 .net *"_s1", 0 0, L_0x134cd50;  1 drivers
S_0x11ebc00 .scope generate, "or_slces[7]" "or_slces[7]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ebe10 .param/l "i" 0 4 63, +C4<0111>;
L_0x134ce40/d .functor OR 1, L_0x134cf00, L_0x134d060, C4<0>, C4<0>;
L_0x134ce40 .delay 1 (30000,30000,30000) L_0x134ce40/d;
v0x11ebed0_0 .net *"_s0", 0 0, L_0x134cf00;  1 drivers
v0x11ebfb0_0 .net *"_s1", 0 0, L_0x134d060;  1 drivers
S_0x11ec090 .scope generate, "or_slces[8]" "or_slces[8]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11eb010 .param/l "i" 0 4 63, +C4<01000>;
L_0x134d150/d .functor OR 1, L_0x134d210, L_0x134d370, C4<0>, C4<0>;
L_0x134d150 .delay 1 (30000,30000,30000) L_0x134d150/d;
v0x11ec3a0_0 .net *"_s0", 0 0, L_0x134d210;  1 drivers
v0x11ec480_0 .net *"_s1", 0 0, L_0x134d370;  1 drivers
S_0x11ec560 .scope generate, "or_slces[9]" "or_slces[9]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ec770 .param/l "i" 0 4 63, +C4<01001>;
L_0x134bc80/d .functor OR 1, L_0x134d550, L_0x134d6b0, C4<0>, C4<0>;
L_0x134bc80 .delay 1 (30000,30000,30000) L_0x134bc80/d;
v0x11ec830_0 .net *"_s0", 0 0, L_0x134d550;  1 drivers
v0x11ec910_0 .net *"_s1", 0 0, L_0x134d6b0;  1 drivers
S_0x11ec9f0 .scope generate, "or_slces[10]" "or_slces[10]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ecc00 .param/l "i" 0 4 63, +C4<01010>;
L_0x134d460/d .functor OR 1, L_0x134d8a0, L_0x134da00, C4<0>, C4<0>;
L_0x134d460 .delay 1 (30000,30000,30000) L_0x134d460/d;
v0x11eccc0_0 .net *"_s0", 0 0, L_0x134d8a0;  1 drivers
v0x11ecda0_0 .net *"_s1", 0 0, L_0x134da00;  1 drivers
S_0x11ece80 .scope generate, "or_slces[11]" "or_slces[11]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ed090 .param/l "i" 0 4 63, +C4<01011>;
L_0x134d7a0/d .functor OR 1, L_0x134dc00, L_0x134dd60, C4<0>, C4<0>;
L_0x134d7a0 .delay 1 (30000,30000,30000) L_0x134d7a0/d;
v0x11ed150_0 .net *"_s0", 0 0, L_0x134dc00;  1 drivers
v0x11ed230_0 .net *"_s1", 0 0, L_0x134dd60;  1 drivers
S_0x11ed310 .scope generate, "or_slces[12]" "or_slces[12]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ed520 .param/l "i" 0 4 63, +C4<01100>;
L_0x134daf0/d .functor OR 1, L_0x134df20, L_0x134e080, C4<0>, C4<0>;
L_0x134daf0 .delay 1 (30000,30000,30000) L_0x134daf0/d;
v0x11ed5e0_0 .net *"_s0", 0 0, L_0x134df20;  1 drivers
v0x11ed6c0_0 .net *"_s1", 0 0, L_0x134e080;  1 drivers
S_0x11ed7a0 .scope generate, "or_slces[13]" "or_slces[13]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ed9b0 .param/l "i" 0 4 63, +C4<01101>;
L_0x134de50/d .functor OR 1, L_0x134e250, L_0x134c870, C4<0>, C4<0>;
L_0x134de50 .delay 1 (30000,30000,30000) L_0x134de50/d;
v0x11eda70_0 .net *"_s0", 0 0, L_0x134e250;  1 drivers
v0x11edb50_0 .net *"_s1", 0 0, L_0x134c870;  1 drivers
S_0x11edc30 .scope generate, "or_slces[14]" "or_slces[14]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ede40 .param/l "i" 0 4 63, +C4<01110>;
L_0x134e170/d .functor OR 1, L_0x134e7d0, L_0x134e930, C4<0>, C4<0>;
L_0x134e170 .delay 1 (30000,30000,30000) L_0x134e170/d;
v0x11edf00_0 .net *"_s0", 0 0, L_0x134e7d0;  1 drivers
v0x11edfe0_0 .net *"_s1", 0 0, L_0x134e930;  1 drivers
S_0x11ee0c0 .scope generate, "or_slces[15]" "or_slces[15]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ee2d0 .param/l "i" 0 4 63, +C4<01111>;
L_0x134ea20/d .functor OR 1, L_0x134eae0, L_0x134ec40, C4<0>, C4<0>;
L_0x134ea20 .delay 1 (30000,30000,30000) L_0x134ea20/d;
v0x11ee390_0 .net *"_s0", 0 0, L_0x134eae0;  1 drivers
v0x11ee470_0 .net *"_s1", 0 0, L_0x134ec40;  1 drivers
S_0x11ee550 .scope generate, "or_slces[16]" "or_slces[16]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ec2a0 .param/l "i" 0 4 63, +C4<010000>;
L_0x134ed30/d .functor OR 1, L_0x134edf0, L_0x134ef50, C4<0>, C4<0>;
L_0x134ed30 .delay 1 (30000,30000,30000) L_0x134ed30/d;
v0x11ee8c0_0 .net *"_s0", 0 0, L_0x134edf0;  1 drivers
v0x11ee980_0 .net *"_s1", 0 0, L_0x134ef50;  1 drivers
S_0x11eea60 .scope generate, "or_slces[17]" "or_slces[17]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11eec70 .param/l "i" 0 4 63, +C4<010001>;
L_0x134ca20/d .functor OR 1, L_0x134f160, L_0x134f250, C4<0>, C4<0>;
L_0x134ca20 .delay 1 (30000,30000,30000) L_0x134ca20/d;
v0x11eed30_0 .net *"_s0", 0 0, L_0x134f160;  1 drivers
v0x11eee10_0 .net *"_s1", 0 0, L_0x134f250;  1 drivers
S_0x11eeef0 .scope generate, "or_slces[18]" "or_slces[18]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ef100 .param/l "i" 0 4 63, +C4<010010>;
L_0x134f040/d .functor OR 1, L_0x134f470, L_0x134f560, C4<0>, C4<0>;
L_0x134f040 .delay 1 (30000,30000,30000) L_0x134f040/d;
v0x11ef1c0_0 .net *"_s0", 0 0, L_0x134f470;  1 drivers
v0x11ef2a0_0 .net *"_s1", 0 0, L_0x134f560;  1 drivers
S_0x11ef380 .scope generate, "or_slces[19]" "or_slces[19]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11ef590 .param/l "i" 0 4 63, +C4<010011>;
L_0x134f340/d .functor OR 1, L_0x134f790, L_0x134f880, C4<0>, C4<0>;
L_0x134f340 .delay 1 (30000,30000,30000) L_0x134f340/d;
v0x11ef650_0 .net *"_s0", 0 0, L_0x134f790;  1 drivers
v0x11ef730_0 .net *"_s1", 0 0, L_0x134f880;  1 drivers
S_0x11ef810 .scope generate, "or_slces[20]" "or_slces[20]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11efa20 .param/l "i" 0 4 63, +C4<010100>;
L_0x134f650/d .functor OR 1, L_0x134fac0, L_0x134fbb0, C4<0>, C4<0>;
L_0x134f650 .delay 1 (30000,30000,30000) L_0x134f650/d;
v0x11efae0_0 .net *"_s0", 0 0, L_0x134fac0;  1 drivers
v0x11efbc0_0 .net *"_s1", 0 0, L_0x134fbb0;  1 drivers
S_0x11efca0 .scope generate, "or_slces[21]" "or_slces[21]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11efeb0 .param/l "i" 0 4 63, +C4<010101>;
L_0x134f970/d .functor OR 1, L_0x134fe00, L_0x134fef0, C4<0>, C4<0>;
L_0x134f970 .delay 1 (30000,30000,30000) L_0x134f970/d;
v0x11eff70_0 .net *"_s0", 0 0, L_0x134fe00;  1 drivers
v0x11f0010_0 .net *"_s1", 0 0, L_0x134fef0;  1 drivers
S_0x11f00b0 .scope generate, "or_slces[22]" "or_slces[22]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f0280 .param/l "i" 0 4 63, +C4<010110>;
L_0x134fca0/d .functor OR 1, L_0x1350150, L_0x13501f0, C4<0>, C4<0>;
L_0x134fca0 .delay 1 (30000,30000,30000) L_0x134fca0/d;
v0x11f0340_0 .net *"_s0", 0 0, L_0x1350150;  1 drivers
v0x11f0420_0 .net *"_s1", 0 0, L_0x13501f0;  1 drivers
S_0x11f0500 .scope generate, "or_slces[23]" "or_slces[23]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f0710 .param/l "i" 0 4 63, +C4<010111>;
L_0x134ffe0/d .functor OR 1, L_0x1350460, L_0x1350500, C4<0>, C4<0>;
L_0x134ffe0 .delay 1 (30000,30000,30000) L_0x134ffe0/d;
v0x11f07d0_0 .net *"_s0", 0 0, L_0x1350460;  1 drivers
v0x11f08b0_0 .net *"_s1", 0 0, L_0x1350500;  1 drivers
S_0x11f0990 .scope generate, "or_slces[24]" "or_slces[24]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f0ba0 .param/l "i" 0 4 63, +C4<011000>;
L_0x13502e0/d .functor OR 1, L_0x1350780, L_0x1350820, C4<0>, C4<0>;
L_0x13502e0 .delay 1 (30000,30000,30000) L_0x13502e0/d;
v0x11f0c60_0 .net *"_s0", 0 0, L_0x1350780;  1 drivers
v0x11f0d40_0 .net *"_s1", 0 0, L_0x1350820;  1 drivers
S_0x11f0e20 .scope generate, "or_slces[25]" "or_slces[25]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f1030 .param/l "i" 0 4 63, +C4<011001>;
L_0x13505f0/d .functor OR 1, L_0x1350ab0, L_0x1350b50, C4<0>, C4<0>;
L_0x13505f0 .delay 1 (30000,30000,30000) L_0x13505f0/d;
v0x11f10f0_0 .net *"_s0", 0 0, L_0x1350ab0;  1 drivers
v0x11f11d0_0 .net *"_s1", 0 0, L_0x1350b50;  1 drivers
S_0x11f12b0 .scope generate, "or_slces[26]" "or_slces[26]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f14c0 .param/l "i" 0 4 63, +C4<011010>;
L_0x1350910/d .functor OR 1, L_0x1350df0, L_0x1350e90, C4<0>, C4<0>;
L_0x1350910 .delay 1 (30000,30000,30000) L_0x1350910/d;
v0x11f1580_0 .net *"_s0", 0 0, L_0x1350df0;  1 drivers
v0x11f1660_0 .net *"_s1", 0 0, L_0x1350e90;  1 drivers
S_0x11f1740 .scope generate, "or_slces[27]" "or_slces[27]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f1950 .param/l "i" 0 4 63, +C4<011011>;
L_0x1350c40/d .functor OR 1, L_0x1350d50, L_0x1351190, C4<0>, C4<0>;
L_0x1350c40 .delay 1 (30000,30000,30000) L_0x1350c40/d;
v0x11f1a10_0 .net *"_s0", 0 0, L_0x1350d50;  1 drivers
v0x11f1af0_0 .net *"_s1", 0 0, L_0x1351190;  1 drivers
S_0x11f1bd0 .scope generate, "or_slces[28]" "or_slces[28]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f1de0 .param/l "i" 0 4 63, +C4<011100>;
L_0x1350f80/d .functor OR 1, L_0x1351090, L_0x13514a0, C4<0>, C4<0>;
L_0x1350f80 .delay 1 (30000,30000,30000) L_0x1350f80/d;
v0x11f1ea0_0 .net *"_s0", 0 0, L_0x1351090;  1 drivers
v0x11f1f80_0 .net *"_s1", 0 0, L_0x13514a0;  1 drivers
S_0x11f2060 .scope generate, "or_slces[29]" "or_slces[29]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f2270 .param/l "i" 0 4 63, +C4<011101>;
L_0x1351280/d .functor OR 1, L_0x1351340, L_0x134e3b0, C4<0>, C4<0>;
L_0x1351280 .delay 1 (30000,30000,30000) L_0x1351280/d;
v0x11f2330_0 .net *"_s0", 0 0, L_0x1351340;  1 drivers
v0x11f2410_0 .net *"_s1", 0 0, L_0x134e3b0;  1 drivers
S_0x11f24f0 .scope generate, "or_slces[30]" "or_slces[30]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f2700 .param/l "i" 0 4 63, +C4<011110>;
L_0x134e690/d .functor OR 1, L_0x1351590, L_0x1351fe0, C4<0>, C4<0>;
L_0x134e690 .delay 1 (30000,30000,30000) L_0x134e690/d;
v0x11f27c0_0 .net *"_s0", 0 0, L_0x1351590;  1 drivers
v0x11f28a0_0 .net *"_s1", 0 0, L_0x1351fe0;  1 drivers
S_0x11f2980 .scope generate, "or_slces[31]" "or_slces[31]" 4 63, 4 63 0, S_0x11e9980;
 .timescale -9 -12;
P_0x11f2b90 .param/l "i" 0 4 63, +C4<011111>;
L_0x1352bd0/d .functor OR 1, L_0x1352ce0, L_0x1352080, C4<0>, C4<0>;
L_0x1352bd0 .delay 1 (30000,30000,30000) L_0x1352bd0/d;
v0x11f2c50_0 .net *"_s0", 0 0, L_0x1352ce0;  1 drivers
v0x11f2d30_0 .net *"_s1", 0 0, L_0x1352080;  1 drivers
S_0x11f4fe0 .scope module, "zeroout" "and32" 3 63, 4 44 0, S_0xf2fc10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 32 "in"
L_0x1348e30/d .functor AND 1, L_0x1348ea0, L_0x1349050, C4<1>, C4<1>;
L_0x1348e30 .delay 1 (30000,30000,30000) L_0x1348e30/d;
v0x11fe0a0_0 .net *"_s10", 0 0, L_0x1348ea0;  1 drivers
v0x11fe180_0 .net *"_s12", 0 0, L_0x1349050;  1 drivers
v0x11fe260_0 .net "ands", 1 0, L_0x1348bc0;  1 drivers
v0x11fe320_0 .net "in", 31 0, L_0x1295d80;  alias, 1 drivers
v0x11fe400_0 .net "out", 0 0, L_0x1348e30;  alias, 1 drivers
L_0x1344b50 .part L_0x1295d80, 0, 16;
L_0x1348bc0 .concat8 [ 1 1 0 0], L_0x13447f0, L_0x1348860;
L_0x1348d00 .part L_0x1295d80, 16, 16;
L_0x1348ea0 .part L_0x1348bc0, 0, 1;
L_0x1349050 .part L_0x1348bc0, 1, 1;
S_0x11f51a0 .scope module, "and_1" "and16" 4 46, 4 37 0, S_0x11f4fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 16 "in"
L_0x13447f0/d .functor AND 1, L_0x13448b0, L_0x1344a60, C4<1>, C4<1>;
L_0x13447f0 .delay 1 (30000,30000,30000) L_0x13447f0/d;
v0x11f9470_0 .net *"_s10", 0 0, L_0x13448b0;  1 drivers
v0x11f9550_0 .net *"_s12", 0 0, L_0x1344a60;  1 drivers
v0x11f9630_0 .net "ands", 1 0, L_0x13445c0;  1 drivers
v0x11f96f0_0 .net "in", 15 0, L_0x1344b50;  1 drivers
v0x11f97d0_0 .net "out", 0 0, L_0x13447f0;  1 drivers
L_0x1342850 .part L_0x1344b50, 0, 8;
L_0x13445c0 .concat8 [ 1 1 0 0], L_0x13424f0, L_0x1344260;
L_0x1344700 .part L_0x1344b50, 8, 8;
L_0x13448b0 .part L_0x13445c0, 0, 1;
L_0x1344a60 .part L_0x13445c0, 1, 1;
S_0x11f53f0 .scope module, "and_1" "and8" 4 39, 4 30 0, S_0x11f51a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x13424f0/d .functor AND 1, L_0x13425b0, L_0x1342760, C4<1>, C4<1>;
L_0x13424f0 .delay 1 (30000,30000,30000) L_0x13424f0/d;
v0x11f6fd0_0 .net *"_s10", 0 0, L_0x13425b0;  1 drivers
v0x11f70b0_0 .net *"_s12", 0 0, L_0x1342760;  1 drivers
v0x11f7190_0 .net "ands", 1 0, L_0x13422c0;  1 drivers
v0x11f7250_0 .net "in", 7 0, L_0x1342850;  1 drivers
v0x11f7330_0 .net "out", 0 0, L_0x13424f0;  1 drivers
L_0x1341970 .part L_0x1342850, 0, 4;
L_0x13422c0 .concat8 [ 1 1 0 0], L_0x13417c0, L_0x1341fb0;
L_0x1342400 .part L_0x1342850, 4, 4;
L_0x13425b0 .part L_0x13422c0, 0, 1;
L_0x1342760 .part L_0x13422c0, 1, 1;
S_0x11f5640 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x11f53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x13400c0/d .functor AND 1, L_0x1341410, L_0x13414b0, C4<1>, C4<1>;
L_0x13400c0 .delay 1 (30000,30000,30000) L_0x13400c0/d;
L_0x129fec0/d .functor AND 1, L_0x13415f0, L_0x1341690, C4<1>, C4<1>;
L_0x129fec0 .delay 1 (30000,30000,30000) L_0x129fec0/d;
L_0x13417c0/d .functor AND 1, L_0x1341830, L_0x13418d0, C4<1>, C4<1>;
L_0x13417c0 .delay 1 (30000,30000,30000) L_0x13417c0/d;
v0x11f5890_0 .net *"_s0", 0 0, L_0x13400c0;  1 drivers
v0x11f5990_0 .net *"_s10", 0 0, L_0x13415f0;  1 drivers
v0x11f5a70_0 .net *"_s12", 0 0, L_0x1341690;  1 drivers
v0x11f5b30_0 .net *"_s14", 0 0, L_0x1341830;  1 drivers
v0x11f5c10_0 .net *"_s16", 0 0, L_0x13418d0;  1 drivers
v0x11f5d40_0 .net *"_s3", 0 0, L_0x1341410;  1 drivers
v0x11f5e20_0 .net *"_s5", 0 0, L_0x13414b0;  1 drivers
v0x11f5f00_0 .net *"_s6", 0 0, L_0x129fec0;  1 drivers
v0x11f5fe0_0 .net "ands", 1 0, L_0x1341550;  1 drivers
v0x11f6150_0 .net "in", 3 0, L_0x1341970;  1 drivers
v0x11f6230_0 .net "out", 0 0, L_0x13417c0;  1 drivers
L_0x1341410 .part L_0x1341970, 0, 1;
L_0x13414b0 .part L_0x1341970, 1, 1;
L_0x1341550 .concat8 [ 1 1 0 0], L_0x13400c0, L_0x129fec0;
L_0x13415f0 .part L_0x1341970, 2, 1;
L_0x1341690 .part L_0x1341970, 3, 1;
L_0x1341830 .part L_0x1341550, 0, 1;
L_0x13418d0 .part L_0x1341550, 1, 1;
S_0x11f6350 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x11f53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1341a10/d .functor AND 1, L_0x1341a80, L_0x1341b20, C4<1>, C4<1>;
L_0x1341a10 .delay 1 (30000,30000,30000) L_0x1341a10/d;
L_0x1341c60/d .functor AND 1, L_0x1341cd0, L_0x1341e30, C4<1>, C4<1>;
L_0x1341c60 .delay 1 (30000,30000,30000) L_0x1341c60/d;
L_0x1341fb0/d .functor AND 1, L_0x1342020, L_0x13421d0, C4<1>, C4<1>;
L_0x1341fb0 .delay 1 (30000,30000,30000) L_0x1341fb0/d;
v0x11f6510_0 .net *"_s0", 0 0, L_0x1341a10;  1 drivers
v0x11f6610_0 .net *"_s10", 0 0, L_0x1341cd0;  1 drivers
v0x11f66f0_0 .net *"_s12", 0 0, L_0x1341e30;  1 drivers
v0x11f67b0_0 .net *"_s14", 0 0, L_0x1342020;  1 drivers
v0x11f6890_0 .net *"_s16", 0 0, L_0x13421d0;  1 drivers
v0x11f69c0_0 .net *"_s3", 0 0, L_0x1341a80;  1 drivers
v0x11f6aa0_0 .net *"_s5", 0 0, L_0x1341b20;  1 drivers
v0x11f6b80_0 .net *"_s6", 0 0, L_0x1341c60;  1 drivers
v0x11f6c60_0 .net "ands", 1 0, L_0x1341bc0;  1 drivers
v0x11f6dd0_0 .net "in", 3 0, L_0x1342400;  1 drivers
v0x11f6eb0_0 .net "out", 0 0, L_0x1341fb0;  1 drivers
L_0x1341a80 .part L_0x1342400, 0, 1;
L_0x1341b20 .part L_0x1342400, 1, 1;
L_0x1341bc0 .concat8 [ 1 1 0 0], L_0x1341a10, L_0x1341c60;
L_0x1341cd0 .part L_0x1342400, 2, 1;
L_0x1341e30 .part L_0x1342400, 3, 1;
L_0x1342020 .part L_0x1341bc0, 0, 1;
L_0x13421d0 .part L_0x1341bc0, 1, 1;
S_0x11f7450 .scope module, "and_2" "and8" 4 40, 4 30 0, S_0x11f51a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1344260/d .functor AND 1, L_0x1344320, L_0x13444d0, C4<1>, C4<1>;
L_0x1344260 .delay 1 (30000,30000,30000) L_0x1344260/d;
v0x11f8ff0_0 .net *"_s10", 0 0, L_0x1344320;  1 drivers
v0x11f90d0_0 .net *"_s12", 0 0, L_0x13444d0;  1 drivers
v0x11f91b0_0 .net "ands", 1 0, L_0x1344030;  1 drivers
v0x11f9270_0 .net "in", 7 0, L_0x1344700;  1 drivers
v0x11f9350_0 .net "out", 0 0, L_0x1344260;  1 drivers
L_0x1343440 .part L_0x1344700, 0, 4;
L_0x1344030 .concat8 [ 1 1 0 0], L_0x1343130, L_0x1343d20;
L_0x1344170 .part L_0x1344700, 4, 4;
L_0x1344320 .part L_0x1344030, 0, 1;
L_0x13444d0 .part L_0x1344030, 1, 1;
S_0x11f7660 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x11f7450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x13428f0/d .functor AND 1, L_0x13429b0, L_0x1342b10, C4<1>, C4<1>;
L_0x13428f0 .delay 1 (30000,30000,30000) L_0x13428f0/d;
L_0x1342d40/d .functor AND 1, L_0x1342e50, L_0x1342fb0, C4<1>, C4<1>;
L_0x1342d40 .delay 1 (30000,30000,30000) L_0x1342d40/d;
L_0x1343130/d .functor AND 1, L_0x13431a0, L_0x1343350, C4<1>, C4<1>;
L_0x1343130 .delay 1 (30000,30000,30000) L_0x1343130/d;
v0x11f78b0_0 .net *"_s0", 0 0, L_0x13428f0;  1 drivers
v0x11f79b0_0 .net *"_s10", 0 0, L_0x1342e50;  1 drivers
v0x11f7a90_0 .net *"_s12", 0 0, L_0x1342fb0;  1 drivers
v0x11f7b50_0 .net *"_s14", 0 0, L_0x13431a0;  1 drivers
v0x11f7c30_0 .net *"_s16", 0 0, L_0x1343350;  1 drivers
v0x11f7d60_0 .net *"_s3", 0 0, L_0x13429b0;  1 drivers
v0x11f7e40_0 .net *"_s5", 0 0, L_0x1342b10;  1 drivers
v0x11f7f20_0 .net *"_s6", 0 0, L_0x1342d40;  1 drivers
v0x11f8000_0 .net "ands", 1 0, L_0x1342c50;  1 drivers
v0x11f8170_0 .net "in", 3 0, L_0x1343440;  1 drivers
v0x11f8250_0 .net "out", 0 0, L_0x1343130;  1 drivers
L_0x13429b0 .part L_0x1343440, 0, 1;
L_0x1342b10 .part L_0x1343440, 1, 1;
L_0x1342c50 .concat8 [ 1 1 0 0], L_0x13428f0, L_0x1342d40;
L_0x1342e50 .part L_0x1343440, 2, 1;
L_0x1342fb0 .part L_0x1343440, 3, 1;
L_0x13431a0 .part L_0x1342c50, 0, 1;
L_0x1343350 .part L_0x1342c50, 1, 1;
S_0x11f8370 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x11f7450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x13434e0/d .functor AND 1, L_0x13435a0, L_0x1343700, C4<1>, C4<1>;
L_0x13434e0 .delay 1 (30000,30000,30000) L_0x13434e0/d;
L_0x1343930/d .functor AND 1, L_0x1343a40, L_0x1343ba0, C4<1>, C4<1>;
L_0x1343930 .delay 1 (30000,30000,30000) L_0x1343930/d;
L_0x1343d20/d .functor AND 1, L_0x1343d90, L_0x1343f40, C4<1>, C4<1>;
L_0x1343d20 .delay 1 (30000,30000,30000) L_0x1343d20/d;
v0x11f8530_0 .net *"_s0", 0 0, L_0x13434e0;  1 drivers
v0x11f8630_0 .net *"_s10", 0 0, L_0x1343a40;  1 drivers
v0x11f8710_0 .net *"_s12", 0 0, L_0x1343ba0;  1 drivers
v0x11f87d0_0 .net *"_s14", 0 0, L_0x1343d90;  1 drivers
v0x11f88b0_0 .net *"_s16", 0 0, L_0x1343f40;  1 drivers
v0x11f89e0_0 .net *"_s3", 0 0, L_0x13435a0;  1 drivers
v0x11f8ac0_0 .net *"_s5", 0 0, L_0x1343700;  1 drivers
v0x11f8ba0_0 .net *"_s6", 0 0, L_0x1343930;  1 drivers
v0x11f8c80_0 .net "ands", 1 0, L_0x1343840;  1 drivers
v0x11f8df0_0 .net "in", 3 0, L_0x1344170;  1 drivers
v0x11f8ed0_0 .net "out", 0 0, L_0x1343d20;  1 drivers
L_0x13435a0 .part L_0x1344170, 0, 1;
L_0x1343700 .part L_0x1344170, 1, 1;
L_0x1343840 .concat8 [ 1 1 0 0], L_0x13434e0, L_0x1343930;
L_0x1343a40 .part L_0x1344170, 2, 1;
L_0x1343ba0 .part L_0x1344170, 3, 1;
L_0x1343d90 .part L_0x1343840, 0, 1;
L_0x1343f40 .part L_0x1343840, 1, 1;
S_0x11f9940 .scope module, "and_2" "and16" 4 47, 4 37 0, S_0x11f4fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 16 "in"
L_0x1348860/d .functor AND 1, L_0x1348920, L_0x1348ad0, C4<1>, C4<1>;
L_0x1348860 .delay 1 (30000,30000,30000) L_0x1348860/d;
v0x11fdbd0_0 .net *"_s10", 0 0, L_0x1348920;  1 drivers
v0x11fdcb0_0 .net *"_s12", 0 0, L_0x1348ad0;  1 drivers
v0x11fdd90_0 .net "ands", 1 0, L_0x1348630;  1 drivers
v0x11fde50_0 .net "in", 15 0, L_0x1348d00;  1 drivers
v0x11fdf30_0 .net "out", 0 0, L_0x1348860;  1 drivers
L_0x13468c0 .part L_0x1348d00, 0, 8;
L_0x1348630 .concat8 [ 1 1 0 0], L_0x1346560, L_0x13482d0;
L_0x1348770 .part L_0x1348d00, 8, 8;
L_0x1348920 .part L_0x1348630, 0, 1;
L_0x1348ad0 .part L_0x1348630, 1, 1;
S_0x11f9b50 .scope module, "and_1" "and8" 4 39, 4 30 0, S_0x11f9940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1346560/d .functor AND 1, L_0x1346620, L_0x13467d0, C4<1>, C4<1>;
L_0x1346560 .delay 1 (30000,30000,30000) L_0x1346560/d;
v0x11fb730_0 .net *"_s10", 0 0, L_0x1346620;  1 drivers
v0x11fb810_0 .net *"_s12", 0 0, L_0x13467d0;  1 drivers
v0x11fb8f0_0 .net "ands", 1 0, L_0x1346330;  1 drivers
v0x11fb9b0_0 .net "in", 7 0, L_0x13468c0;  1 drivers
v0x11fba90_0 .net "out", 0 0, L_0x1346560;  1 drivers
L_0x1345740 .part L_0x13468c0, 0, 4;
L_0x1346330 .concat8 [ 1 1 0 0], L_0x1345430, L_0x1346020;
L_0x1346470 .part L_0x13468c0, 4, 4;
L_0x1346620 .part L_0x1346330, 0, 1;
L_0x13467d0 .part L_0x1346330, 1, 1;
S_0x11f9da0 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x11f9b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1344bf0/d .functor AND 1, L_0x1344cb0, L_0x1344e10, C4<1>, C4<1>;
L_0x1344bf0 .delay 1 (30000,30000,30000) L_0x1344bf0/d;
L_0x1345040/d .functor AND 1, L_0x1345150, L_0x13452b0, C4<1>, C4<1>;
L_0x1345040 .delay 1 (30000,30000,30000) L_0x1345040/d;
L_0x1345430/d .functor AND 1, L_0x13454a0, L_0x1345650, C4<1>, C4<1>;
L_0x1345430 .delay 1 (30000,30000,30000) L_0x1345430/d;
v0x11f9ff0_0 .net *"_s0", 0 0, L_0x1344bf0;  1 drivers
v0x11fa0f0_0 .net *"_s10", 0 0, L_0x1345150;  1 drivers
v0x11fa1d0_0 .net *"_s12", 0 0, L_0x13452b0;  1 drivers
v0x11fa290_0 .net *"_s14", 0 0, L_0x13454a0;  1 drivers
v0x11fa370_0 .net *"_s16", 0 0, L_0x1345650;  1 drivers
v0x11fa4a0_0 .net *"_s3", 0 0, L_0x1344cb0;  1 drivers
v0x11fa580_0 .net *"_s5", 0 0, L_0x1344e10;  1 drivers
v0x11fa660_0 .net *"_s6", 0 0, L_0x1345040;  1 drivers
v0x11fa740_0 .net "ands", 1 0, L_0x1344f50;  1 drivers
v0x11fa8b0_0 .net "in", 3 0, L_0x1345740;  1 drivers
v0x11fa990_0 .net "out", 0 0, L_0x1345430;  1 drivers
L_0x1344cb0 .part L_0x1345740, 0, 1;
L_0x1344e10 .part L_0x1345740, 1, 1;
L_0x1344f50 .concat8 [ 1 1 0 0], L_0x1344bf0, L_0x1345040;
L_0x1345150 .part L_0x1345740, 2, 1;
L_0x13452b0 .part L_0x1345740, 3, 1;
L_0x13454a0 .part L_0x1344f50, 0, 1;
L_0x1345650 .part L_0x1344f50, 1, 1;
S_0x11faab0 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x11f9b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x13457e0/d .functor AND 1, L_0x13458a0, L_0x1345a00, C4<1>, C4<1>;
L_0x13457e0 .delay 1 (30000,30000,30000) L_0x13457e0/d;
L_0x1345c30/d .functor AND 1, L_0x1345d40, L_0x1345ea0, C4<1>, C4<1>;
L_0x1345c30 .delay 1 (30000,30000,30000) L_0x1345c30/d;
L_0x1346020/d .functor AND 1, L_0x1346090, L_0x1346240, C4<1>, C4<1>;
L_0x1346020 .delay 1 (30000,30000,30000) L_0x1346020/d;
v0x11fac70_0 .net *"_s0", 0 0, L_0x13457e0;  1 drivers
v0x11fad70_0 .net *"_s10", 0 0, L_0x1345d40;  1 drivers
v0x11fae50_0 .net *"_s12", 0 0, L_0x1345ea0;  1 drivers
v0x11faf10_0 .net *"_s14", 0 0, L_0x1346090;  1 drivers
v0x11faff0_0 .net *"_s16", 0 0, L_0x1346240;  1 drivers
v0x11fb120_0 .net *"_s3", 0 0, L_0x13458a0;  1 drivers
v0x11fb200_0 .net *"_s5", 0 0, L_0x1345a00;  1 drivers
v0x11fb2e0_0 .net *"_s6", 0 0, L_0x1345c30;  1 drivers
v0x11fb3c0_0 .net "ands", 1 0, L_0x1345b40;  1 drivers
v0x11fb530_0 .net "in", 3 0, L_0x1346470;  1 drivers
v0x11fb610_0 .net "out", 0 0, L_0x1346020;  1 drivers
L_0x13458a0 .part L_0x1346470, 0, 1;
L_0x1345a00 .part L_0x1346470, 1, 1;
L_0x1345b40 .concat8 [ 1 1 0 0], L_0x13457e0, L_0x1345c30;
L_0x1345d40 .part L_0x1346470, 2, 1;
L_0x1345ea0 .part L_0x1346470, 3, 1;
L_0x1346090 .part L_0x1345b40, 0, 1;
L_0x1346240 .part L_0x1345b40, 1, 1;
S_0x11fbbb0 .scope module, "and_2" "and8" 4 40, 4 30 0, S_0x11f9940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x13482d0/d .functor AND 1, L_0x1348390, L_0x1348540, C4<1>, C4<1>;
L_0x13482d0 .delay 1 (30000,30000,30000) L_0x13482d0/d;
v0x11fd750_0 .net *"_s10", 0 0, L_0x1348390;  1 drivers
v0x11fd830_0 .net *"_s12", 0 0, L_0x1348540;  1 drivers
v0x11fd910_0 .net "ands", 1 0, L_0x13480a0;  1 drivers
v0x11fd9d0_0 .net "in", 7 0, L_0x1348770;  1 drivers
v0x11fdab0_0 .net "out", 0 0, L_0x13482d0;  1 drivers
L_0x13474b0 .part L_0x1348770, 0, 4;
L_0x13480a0 .concat8 [ 1 1 0 0], L_0x13471a0, L_0x1347d90;
L_0x13481e0 .part L_0x1348770, 4, 4;
L_0x1348390 .part L_0x13480a0, 0, 1;
L_0x1348540 .part L_0x13480a0, 1, 1;
S_0x11fbdc0 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x11fbbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1346960/d .functor AND 1, L_0x1346a20, L_0x1346b80, C4<1>, C4<1>;
L_0x1346960 .delay 1 (30000,30000,30000) L_0x1346960/d;
L_0x1346db0/d .functor AND 1, L_0x1346ec0, L_0x1347020, C4<1>, C4<1>;
L_0x1346db0 .delay 1 (30000,30000,30000) L_0x1346db0/d;
L_0x13471a0/d .functor AND 1, L_0x1347210, L_0x13473c0, C4<1>, C4<1>;
L_0x13471a0 .delay 1 (30000,30000,30000) L_0x13471a0/d;
v0x11fc010_0 .net *"_s0", 0 0, L_0x1346960;  1 drivers
v0x11fc110_0 .net *"_s10", 0 0, L_0x1346ec0;  1 drivers
v0x11fc1f0_0 .net *"_s12", 0 0, L_0x1347020;  1 drivers
v0x11fc2b0_0 .net *"_s14", 0 0, L_0x1347210;  1 drivers
v0x11fc390_0 .net *"_s16", 0 0, L_0x13473c0;  1 drivers
v0x11fc4c0_0 .net *"_s3", 0 0, L_0x1346a20;  1 drivers
v0x11fc5a0_0 .net *"_s5", 0 0, L_0x1346b80;  1 drivers
v0x11fc680_0 .net *"_s6", 0 0, L_0x1346db0;  1 drivers
v0x11fc760_0 .net "ands", 1 0, L_0x1346cc0;  1 drivers
v0x11fc8d0_0 .net "in", 3 0, L_0x13474b0;  1 drivers
v0x11fc9b0_0 .net "out", 0 0, L_0x13471a0;  1 drivers
L_0x1346a20 .part L_0x13474b0, 0, 1;
L_0x1346b80 .part L_0x13474b0, 1, 1;
L_0x1346cc0 .concat8 [ 1 1 0 0], L_0x1346960, L_0x1346db0;
L_0x1346ec0 .part L_0x13474b0, 2, 1;
L_0x1347020 .part L_0x13474b0, 3, 1;
L_0x1347210 .part L_0x1346cc0, 0, 1;
L_0x13473c0 .part L_0x1346cc0, 1, 1;
S_0x11fcad0 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x11fbbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1347550/d .functor AND 1, L_0x1347610, L_0x1347770, C4<1>, C4<1>;
L_0x1347550 .delay 1 (30000,30000,30000) L_0x1347550/d;
L_0x13479a0/d .functor AND 1, L_0x1347ab0, L_0x1347c10, C4<1>, C4<1>;
L_0x13479a0 .delay 1 (30000,30000,30000) L_0x13479a0/d;
L_0x1347d90/d .functor AND 1, L_0x1347e00, L_0x1347fb0, C4<1>, C4<1>;
L_0x1347d90 .delay 1 (30000,30000,30000) L_0x1347d90/d;
v0x11fcc90_0 .net *"_s0", 0 0, L_0x1347550;  1 drivers
v0x11fcd90_0 .net *"_s10", 0 0, L_0x1347ab0;  1 drivers
v0x11fce70_0 .net *"_s12", 0 0, L_0x1347c10;  1 drivers
v0x11fcf30_0 .net *"_s14", 0 0, L_0x1347e00;  1 drivers
v0x11fd010_0 .net *"_s16", 0 0, L_0x1347fb0;  1 drivers
v0x11fd140_0 .net *"_s3", 0 0, L_0x1347610;  1 drivers
v0x11fd220_0 .net *"_s5", 0 0, L_0x1347770;  1 drivers
v0x11fd300_0 .net *"_s6", 0 0, L_0x13479a0;  1 drivers
v0x11fd3e0_0 .net "ands", 1 0, L_0x13478b0;  1 drivers
v0x11fd550_0 .net "in", 3 0, L_0x13481e0;  1 drivers
v0x11fd630_0 .net "out", 0 0, L_0x1347d90;  1 drivers
L_0x1347610 .part L_0x13481e0, 0, 1;
L_0x1347770 .part L_0x13481e0, 1, 1;
L_0x13478b0 .concat8 [ 1 1 0 0], L_0x1347550, L_0x13479a0;
L_0x1347ab0 .part L_0x13481e0, 2, 1;
L_0x1347c10 .part L_0x13481e0, 3, 1;
L_0x1347e00 .part L_0x13478b0, 0, 1;
L_0x1347fb0 .part L_0x13478b0, 1, 1;
    .scope S_0xf2fc10;
T_0 ;
    %wait E_0xfc9f50;
    %load/vec4 v0x1200fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x12010b0_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xf510b0;
T_1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1202000_0, 0, 3;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x1201d20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1201e30_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 19 "$display", "%d %d %d %b", v0x1201d20_0, v0x1201e30_0, v0x1202170_0, v0x12020d0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./alu1.v";
