#ifndef __ASM_ARCH_REGS_CTRL_DDR_H
#define __ASM_ARCH_REGS_CTRL_DDR_H

#define CTRL_DDR_SCFG			(CTRL_DDR_BASE + 0x000)
#define CTRL_DDR_SCTL			(CTRL_DDR_BASE + 0x004)
#define CTRL_DDR_STAT			(CTRL_DDR_BASE + 0x008)
#define CTRL_DDR_INTRSTAT		(CTRL_DDR_BASE + 0x00C)
#define CTRL_DDR_MCMD			(CTRL_DDR_BASE + 0x040)
#define CTRL_DDR_POWCTL 		(CTRL_DDR_BASE + 0x044)
#define CTRL_DDR_POWSTAT		(CTRL_DDR_BASE + 0x048)
#define CTRL_DDR_CMDTSTAT		(CTRL_DDR_BASE + 0x04C)
#define CTRL_DDR_CMDTSTATEN 		(CTRL_DDR_BASE + 0x050)
#define CTRL_DDR_MRRCFG0		(CTRL_DDR_BASE + 0x060)
#define CTRL_DDR_MRRSTAT0		(CTRL_DDR_BASE + 0x064)
#define CTRL_DDR_MRRSTAT1		(CTRL_DDR_BASE + 0x068)
#define CTRL_DDR_MCFG1			(CTRL_DDR_BASE + 0x07C)
#define CTRL_DDR_MCFG			(CTRL_DDR_BASE + 0x080)
#define CTRL_DDR_PPCFG			(CTRL_DDR_BASE + 0x084)
#define CTRL_DDR_MSTAT			(CTRL_DDR_BASE + 0x088)
#define CTRL_DDR_LPDDR2ZQCFG		(CTRL_DDR_BASE + 0x08C)
#define CTRL_DDR_DTUPDES		(CTRL_DDR_BASE + 0x094)
#define CTRL_DDR_DTUNA			(CTRL_DDR_BASE + 0x098)
#define CTRL_DDR_DTUNE			(CTRL_DDR_BASE + 0x09C)
#define CTRL_DDR_DTUPRD0		(CTRL_DDR_BASE + 0x0A0)
#define CTRL_DDR_DTUPRD1		(CTRL_DDR_BASE + 0x0A4)
#define CTRL_DDR_DTUPRD2		(CTRL_DDR_BASE + 0x0A8)
#define CTRL_DDR_DTUPRD3		(CTRL_DDR_BASE + 0x0AC)
#define CTRL_DDR_DTUAWDT		(CTRL_DDR_BASE + 0x0B0)
#define CTRL_DDR_TOGCNT1U		(CTRL_DDR_BASE + 0x0C0)
#define CTRL_DDR_TINIT			(CTRL_DDR_BASE + 0x0C4)
#define CTRL_DDR_TRSTH			(CTRL_DDR_BASE + 0x0C8)
#define CTRL_DDR_TOGCNT100N 		(CTRL_DDR_BASE + 0x0CC)
#define CTRL_DDR_TREFI			(CTRL_DDR_BASE + 0x0D0)
#define CTRL_DDR_TMRD			(CTRL_DDR_BASE + 0x0D4)
#define CTRL_DDR_TRFC			(CTRL_DDR_BASE + 0x0D8)
#define CTRL_DDR_TRP			(CTRL_DDR_BASE + 0x0DC)
#define CTRL_DDR_TRTW			(CTRL_DDR_BASE + 0x0E0)
#define CTRL_DDR_TAL			(CTRL_DDR_BASE + 0x0E4)
#define CTRL_DDR_TCL			(CTRL_DDR_BASE + 0x0E8)
#define CTRL_DDR_TCWL			(CTRL_DDR_BASE + 0x0EC)
#define CTRL_DDR_TRAS			(CTRL_DDR_BASE + 0x0F0)
#define CTRL_DDR_TRC			(CTRL_DDR_BASE + 0x0F4)
#define CTRL_DDR_TRCD			(CTRL_DDR_BASE + 0x0F8)
#define CTRL_DDR_TRRD			(CTRL_DDR_BASE + 0x0FC)
#define CTRL_DDR_TRTP			(CTRL_DDR_BASE + 0x100)
#define CTRL_DDR_TWR			(CTRL_DDR_BASE + 0x104)
#define CTRL_DDR_TWTR			(CTRL_DDR_BASE + 0x108)
#define CTRL_DDR_TEXSR			(CTRL_DDR_BASE + 0x10C)
#define CTRL_DDR_TXP			(CTRL_DDR_BASE + 0x110)
#define CTRL_DDR_TXPDLL 		(CTRL_DDR_BASE + 0x114)
#define CTRL_DDR_TZQCS			(CTRL_DDR_BASE + 0x118)
#define CTRL_DDR_TZQCSI 		(CTRL_DDR_BASE + 0x11C)
#define CTRL_DDR_TDQS			(CTRL_DDR_BASE + 0x120)
#define CTRL_DDR_TCKSRE 		(CTRL_DDR_BASE + 0x124)
#define CTRL_DDR_TCKSRX 		(CTRL_DDR_BASE + 0x128)
#define CTRL_DDR_TCKE			(CTRL_DDR_BASE + 0x12C)
#define CTRL_DDR_TMOD			(CTRL_DDR_BASE + 0x130)
#define CTRL_DDR_TRSTL			(CTRL_DDR_BASE + 0x134)
#define CTRL_DDR_TZQCL			(CTRL_DDR_BASE + 0x138)
#define CTRL_DDR_TMRR			(CTRL_DDR_BASE + 0x13C)
#define CTRL_DDR_TCKESR 		(CTRL_DDR_BASE + 0x140)
#define CTRL_DDR_TDPD			(CTRL_DDR_BASE + 0x144)
#define CTRL_DDR_ECCCFG 		(CTRL_DDR_BASE + 0x180)
#define CTRL_DDR_ECCTST 		(CTRL_DDR_BASE + 0x184)
#define CTRL_DDR_ECCCLR 		(CTRL_DDR_BASE + 0x188)
#define CTRL_DDR_ECCLOG 		(CTRL_DDR_BASE + 0x18C)
#define CTRL_DDR_DTUWACTL		(CTRL_DDR_BASE + 0x200)
#define CTRL_DDR_DTURACTL		(CTRL_DDR_BASE + 0x204)
#define CTRL_DDR_DTUCFG 		(CTRL_DDR_BASE + 0x208)
#define CTRL_DDR_DTUECTL		(CTRL_DDR_BASE + 0x20C)
#define CTRL_DDR_DTUWD0 		(CTRL_DDR_BASE + 0x210)
#define CTRL_DDR_DTUWD1 		(CTRL_DDR_BASE + 0x214)
#define CTRL_DDR_DTUWD2 		(CTRL_DDR_BASE + 0x218)
#define CTRL_DDR_DTUWD3 		(CTRL_DDR_BASE + 0x21C)
#define CTRL_DDR_DTUWDM 		(CTRL_DDR_BASE + 0x220)
#define CTRL_DDR_DTURD0 		(CTRL_DDR_BASE + 0x224)
#define CTRL_DDR_DTURD1 		(CTRL_DDR_BASE + 0x228)
#define CTRL_DDR_DTURD2 		(CTRL_DDR_BASE + 0x22C)
#define CTRL_DDR_DTURD3 		(CTRL_DDR_BASE + 0x230)
#define CTRL_DDR_DTULFSRWD		(CTRL_DDR_BASE + 0x234)
#define CTRL_DDR_DTULFSRRD		(CTRL_DDR_BASE + 0x238)
#define CTRL_DDR_DTUEAF 		(CTRL_DDR_BASE + 0x23C)
#define CTRL_DDR_DFITCTRLDELAY		(CTRL_DDR_BASE + 0x240)
#define CTRL_DDR_DFIODTCFG		(CTRL_DDR_BASE + 0x244)
#define CTRL_DDR_DFIODTCFG1 		(CTRL_DDR_BASE + 0x248)
#define CTRL_DDR_DFIODTRANKMAP		(CTRL_DDR_BASE + 0x24C)
#define CTRL_DDR_DFITPHYWRDATA		(CTRL_DDR_BASE + 0x250)
#define CTRL_DDR_DFITPHYWRLAT		(CTRL_DDR_BASE + 0x254)
#define CTRL_DDR_DFITRDDATAEN		(CTRL_DDR_BASE + 0x260)
#define CTRL_DDR_DFITPHYRDLAT		(CTRL_DDR_BASE + 0x264)
#define CTRL_DDR_DFITPHYUPDTYPE0	(CTRL_DDR_BASE + 0x270)
#define CTRL_DDR_DFITPHYUPDTYPE1	(CTRL_DDR_BASE + 0x274)
#define CTRL_DDR_DFITPHYUPDTYPE2	(CTRL_DDR_BASE + 0x278)
#define CTRL_DDR_DFITPHYUPDTYPE3	(CTRL_DDR_BASE + 0x27C)
#define CTRL_DDR_DFITCTRLUPDMIN 	(CTRL_DDR_BASE + 0x280)
#define CTRL_DDR_DFITCTRLUPDMAX 	(CTRL_DDR_BASE + 0x284)
#define CTRL_DDR_DFITCTRLUPDDLY 	(CTRL_DDR_BASE + 0x288)
#define CTRL_DDR_DFIUPDCFG		(CTRL_DDR_BASE + 0x290)
#define CTRL_DDR_DFITREFMSKI		(CTRL_DDR_BASE + 0x294)
#define CTRL_DDR_DFITCTRLUPDI		(CTRL_DDR_BASE + 0x298)
#define CTRL_DDR_DFITRCFG0		(CTRL_DDR_BASE + 0x2AC)
#define CTRL_DDR_DFITRSTAT0 		(CTRL_DDR_BASE + 0x2B0)
#define CTRL_DDR_DFITRWRLVLEN		(CTRL_DDR_BASE + 0x2B4)
#define CTRL_DDR_DFITRRDLVLEN		(CTRL_DDR_BASE + 0x2B8)
#define CTRL_DDR_DFITRRDLVLGATEEN	(CTRL_DDR_BASE + 0x2BC)
#define CTRL_DDR_DFISTSTAT0 		(CTRL_DDR_BASE + 0x2C0)
#define CTRL_DDR_DFISTCFG0		(CTRL_DDR_BASE + 0x2C4)
#define CTRL_DDR_DFISTCFG1		(CTRL_DDR_BASE + 0x2C8)
#define CTRL_DDR_DFITDRAMCLKEN		(CTRL_DDR_BASE + 0x2D0)
#define CTRL_DDR_DFITDRAMCLKDIS 	(CTRL_DDR_BASE + 0x2D4)
#define CTRL_DDR_DFISTCFG2		(CTRL_DDR_BASE + 0x2D8)
#define CTRL_DDR_DFISTPARCLR		(CTRL_DDR_BASE + 0x2DC)
#define CTRL_DDR_DFISTPARLOG		(CTRL_DDR_BASE + 0x2E0)
#define CTRL_DDR_DFILPCFG0		(CTRL_DDR_BASE + 0x2F0)
#define CTRL_DDR_DFITRWRLVLRESP0	(CTRL_DDR_BASE + 0x300)
#define CTRL_DDR_DFITRWRLVLRESP1	(CTRL_DDR_BASE + 0x304)
#define CTRL_DDR_DFITRWRLVLRESP2	(CTRL_DDR_BASE + 0x308)
#define CTRL_DDR_DFITRRDLVLRESP0	(CTRL_DDR_BASE + 0x30C)
#define CTRL_DDR_DFITRRDLVLRESP1	(CTRL_DDR_BASE + 0x310)
#define CTRL_DDR_DFITRRDLVLRESP2	(CTRL_DDR_BASE + 0x314)
#define CTRL_DDR_DFITRWRLVLDELAY0	(CTRL_DDR_BASE + 0x318)
#define CTRL_DDR_DFITRWRLVLDELAY1	(CTRL_DDR_BASE + 0x31C)
#define CTRL_DDR_DFITRWRLVLDELAY2	(CTRL_DDR_BASE + 0x320)
#define CTRL_DDR_DFITRRDLVLDELAY0	(CTRL_DDR_BASE + 0x324)
#define CTRL_DDR_DFITRRDLVLDELAY1	(CTRL_DDR_BASE + 0x328)
#define CTRL_DDR_DFITRRDLVLDELAY2	(CTRL_DDR_BASE + 0x32C)
#define CTRL_DDR_DFITRRDLVLGATEDELAY0	(CTRL_DDR_BASE + 0x330)
#define CTRL_DDR_DFITRRDLVLGATEDELAY1	(CTRL_DDR_BASE + 0x334)
#define CTRL_DDR_DFITRRDLVLGATEDELAY2	(CTRL_DDR_BASE + 0x338)
#define CTRL_DDR_DFITRCMD		(CTRL_DDR_BASE + 0x33C)
#define CTRL_DDR_IPVR			(CTRL_DDR_BASE + 0x3F8)
#define CTRL_DDR_IPTR			(CTRL_DDR_BASE + 0x3FC)
#define CTRL_DDR_PCFG_0 		(CTRL_DDR_BASE + 0x400)
#define CTRL_DDR_PCFG_1 		(CTRL_DDR_BASE + 0x404)
#define CTRL_DDR_PCFG_2 		(CTRL_DDR_BASE + 0x408)
#define CTRL_DDR_PCFG_3 		(CTRL_DDR_BASE + 0x40C)
#define CTRL_DDR_PCFG_4 		(CTRL_DDR_BASE + 0x410)
#define CTRL_DDR_PCFG_5 		(CTRL_DDR_BASE + 0x414)
#define CTRL_DDR_PCFG_6 		(CTRL_DDR_BASE + 0x418)
#define CTRL_DDR_PCFG_7 		(CTRL_DDR_BASE + 0x41C)
#define CTRL_DDR_PCFG_8 		(CTRL_DDR_BASE + 0x420)
#define CTRL_DDR_PCFG_9 		(CTRL_DDR_BASE + 0x424)
#define CTRL_DDR_PCFG_10		(CTRL_DDR_BASE + 0x428)
#define CTRL_DDR_PCFG_11		(CTRL_DDR_BASE + 0x42C)
#define CTRL_DDR_PCFG_12		(CTRL_DDR_BASE + 0x430)
#define CTRL_DDR_PCFG_13		(CTRL_DDR_BASE + 0x434)
#define CTRL_DDR_PCFG_14		(CTRL_DDR_BASE + 0x438)
#define CTRL_DDR_PCFG_15		(CTRL_DDR_BASE + 0x43C)
#define CTRL_DDR_PCFG_16		(CTRL_DDR_BASE + 0x440)
#define CTRL_DDR_PCFG_17		(CTRL_DDR_BASE + 0x444)
#define CTRL_DDR_PCFG_18		(CTRL_DDR_BASE + 0x448)
#define CTRL_DDR_PCFG_19		(CTRL_DDR_BASE + 0x44C)
#define CTRL_DDR_PCFG_20		(CTRL_DDR_BASE + 0x450)
#define CTRL_DDR_PCFG_21		(CTRL_DDR_BASE + 0x454)
#define CTRL_DDR_PCFG_22		(CTRL_DDR_BASE + 0x458)
#define CTRL_DDR_PCFG_23		(CTRL_DDR_BASE + 0x45C)
#define CTRL_DDR_PCFG_24		(CTRL_DDR_BASE + 0x460)
#define CTRL_DDR_PCFG_25		(CTRL_DDR_BASE + 0x464)
#define CTRL_DDR_PCFG_26		(CTRL_DDR_BASE + 0x468)
#define CTRL_DDR_PCFG_27		(CTRL_DDR_BASE + 0x46C)
#define CTRL_DDR_PCFG_28		(CTRL_DDR_BASE + 0x470)
#define CTRL_DDR_PCFG_29		(CTRL_DDR_BASE + 0x474)
#define CTRL_DDR_PCFG_30		(CTRL_DDR_BASE + 0x478)
#define CTRL_DDR_PCFG_31		(CTRL_DDR_BASE + 0x47C)
#define CTRL_DDR_CCFG			(CTRL_DDR_BASE + 0x480)
#define CTRL_DDR_DCFG			(CTRL_DDR_BASE + 0x484)
#define CTRL_DDR_CSTAT			(CTRL_DDR_BASE + 0x488)
#define CTRL_DDR_CCFG1			(CTRL_DDR_BASE + 0x48C)

#endif /* __ASM_ARCH_REGS_CTRL_DDR_H */
