// Seed: 1345707065
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input wor id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wand id_8,
    output wand id_9
);
  integer id_11;
  assign id_1 = -id_5 == id_5;
  always @(1 !=? 1) id_11 <= 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    output uwire id_5
    , id_13,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    input tri0 id_11
);
  assign id_4 = id_8;
  module_0(
      id_2, id_5, id_8, id_5, id_11, id_8, id_9, id_10, id_4, id_5
  );
  uwire id_14 = 1;
  wire  id_15;
endmodule
