---
title: "Chapter 03 Questions"
author: "Course authors (Git file)"
aspectratio: 169
theme: "Berkeley"
colortheme: "seahorse"
fonttheme: "professionalfonts"
urlcolor: red
linkstyle: bold
logo: icons/questions.png
date:
section-titles: false
toc: false
---

# Chapter 3 - Verilog crash course - QUESTIONS

Recap questions for Chapter 3

### Questions
::: nonincremental

- What are HDL?
- What is Verilog?
- Are there other HDL?
- What is the main difference between HDL and programming languages?
- List and describe the structure of a simple Verilog file.
- Yosys is ... ?
- How to define ports in Verilog?
- Describe the concept of module instanciation in Verilog.
- What is the difference between combinational and sequential circuits?
