// Seed: 1798843880
module module_0 ();
  assign id_1 = {id_1, 1, id_1, 1};
  initial id_1 = 1;
  tri  id_3;
  wire id_4;
  initial begin : LABEL_0
    id_1 <= id_2 * 1 / id_3.id_1;
    id_2 <= id_2;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3
);
  wire id_5;
  not primCall (id_3, id_5);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_3 = 1;
  tri1 id_6;
  assign id_6 = 1;
  id_7(
      .id_0(1), .id_1(), .id_2(1 ^ id_6)
  );
endmodule
