V3 40
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd 2012/04/24.05:02:01 P.15xf
EN mdm_v2_00_b/JTAG_CONTROL 1365797557 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/NUMERIC_STD 1335251627
AR mdm_v2_00_b/JTAG_CONTROL/IMP 1365797558 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd \
      EN mdm_v2_00_b/JTAG_CONTROL 1365797557 LB unisim PH unisim/VCOMPONENTS 1335251629 \
      LB mdm_v2_00_b CP FDC_1 CP std_logic CP signal CP LUT4 CP FDRE_1 CP SRL16E \
      CP std_logic_vector CP FDRSE CP SRL_FIFO EN mdm_v2_00_b/SRL_FIFO 1365797553
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd 2012/04/24.05:02:01 P.15xf
EN mdm_v2_00_b/MDM 1365797565 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd \
      PB ieee/std_logic_1164 1335251622 LB unisim PH unisim/VCOMPONENTS 1335251629 \
      LB mdm_v2_00_b LB proc_common_v3_00_a LB axi_lite_ipif_v1_01_a \
      PB proc_common_v3_00_a/family_support 1365797435 \
      PB proc_common_v3_00_a/ipif_pkg 1365797552 \
      EN axi_lite_ipif_v1_01_a/axi_lite_ipif 1365797561
AR mdm_v2_00_b/MDM/IMP 1365797566 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd \
      EN mdm_v2_00_b/MDM 1365797565 CP BSCAN_SPARTAN3 CP BSCAN_SPARTAN3A \
      CP BSCAN_SPARTAN6 CP BSCAN_VIRTEX4 CP BSCAN_VIRTEX5 CP BSCAN_VIRTEX6 \
      CP BSCANE2 CP BUFG CP MDM_Core CP axi_lite_ipif_v1_01_a/axi_lite_ipif
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd 2012/04/24.05:02:01 P.15xf
EN mdm_v2_00_b/MDM_Core 1365797563 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd \
      PB ieee/std_logic_1164 1335251622
AR mdm_v2_00_b/MDM_CORE/IMP 1365797564 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd \
      EN mdm_v2_00_b/MDM_Core 1365797563 LB proc_common_v3_00_a LB unisim \
      PH unisim/VCOMPONENTS 1335251629 LB mdm_v2_00_b CP pselect CP FDRE \
      CP JTAG_CONTROL EN proc_common_v3_00_a/pselect 1365797517
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd 2012/04/24.05:02:01 P.15xf
EN mdm_v2_00_b/SRL_FIFO 1365797553 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd \
      PB ieee/std_logic_1164 1335251622
AR mdm_v2_00_b/SRL_FIFO/IMP 1365797554 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd \
      EN mdm_v2_00_b/SRL_FIFO 1365797553 LB unisim PH unisim/VCOMPONENTS 1335251629 \
      CP MUXCY_L CP XORCY CP FDRE CP SRL16E
