NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v4.sv","mvau_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[77,0,3,"Module","Module"],[78,0,5,"<span class=\"Qualifier\">mvau_tb_v4.</span>&#8203;sv (testbench)","mvau_tb_v4.sv"],[79,0,3,"Signals","Signals"],[80,0,6,"aresetn","aresetn"],[81,0,6,"rready","rready"],[82,0,6,"wready","wready"],[83,0,6,"out_v","out_v"],[84,0,6,"out","out"],[85,0,6,"out_packed","out_packed"],[86,0,6,"in_v","in_v"],[87,0,6,"in_mat","in_mat"],[88,0,6,"in","in"],[89,0,6,"mvau_beh","mvau_beh"],[90,0,6,"test_count","test_count"],[91,0,6,"latency","latency"],[92,0,6,"sim_start","sim_start"],[93,0,6,"do_comp","do_comp"],[94,0,6,"A number of counters to control input generation","A_number_of_counters_to_control_input_generation"],[95,0,3,"Initial blocks","Initial_blocks"],[96,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[97,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[98,0,0,"CLK_GEN","CLK_GEN"],[99,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[100,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[101,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[102,0,2,"CALC_LATENCY","CALC_LATENCY"],[103,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[104,0,1,"Input Ready","Input_Ready"],[105,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[106,0,0,"DELAY_COUNTER","DELAY_COUNTER"],[107,0,0,"Counters","Counters"],[108,0,0,"INP_GEN","INP_GEN"],[109,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[110,0,2,"INP_V_GEN","INP_V_GEN"]]);