\BOOKMARK [1][-]{section.1}{External Interfaces}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{External Clock \046 Reset}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{External Local Bus}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{BSI I2C}{section.1}% 4
\BOOKMARK [2][-]{subsection.1.4}{Protocol Plug In \(PPI\)}{section.1}% 5
\BOOKMARK [3][-]{subsubsection.1.4.1}{Inbound Protocol Plug In \(PPI\)}{subsection.1.4}% 6
\BOOKMARK [3][-]{subsubsection.1.4.2}{Outbound Protocol Plug In \(PPI\)}{subsection.1.4}% 7
\BOOKMARK [2][-]{subsection.1.5}{Ethernet Interface}{section.1}% 8
\BOOKMARK [1][-]{section.2}{VHDL Module Descriptions}{}% 9
\BOOKMARK [2][-]{subsection.2.1}{Top Level Module \(ArmRceG3Top.vhd\)}{section.2}% 10
\BOOKMARK [3][-]{subsubsection.2.1.1}{Top Level Interfaces}{subsection.2.1}% 11
\BOOKMARK [3][-]{subsubsection.2.1.2}{Top Level Block Diagram}{subsection.2.1}% 12
\BOOKMARK [3][-]{subsubsection.2.1.3}{Top Level Address Map}{subsection.2.1}% 13
\BOOKMARK [2][-]{subsection.2.2}{Local Bus Controller \(ArmRceG3LocalBus.vhd\)}{section.2}% 14
\BOOKMARK [3][-]{subsubsection.2.2.1}{Local Bus Interfaces}{subsection.2.2}% 15
\BOOKMARK [3][-]{subsubsection.2.2.2}{Local Bus Write Transactions}{subsection.2.2}% 16
\BOOKMARK [3][-]{subsubsection.2.2.3}{Local Bus Read Transactions}{subsection.2.2}% 17
\BOOKMARK [3][-]{subsubsection.2.2.4}{Address Allocations}{subsection.2.2}% 18
\BOOKMARK [2][-]{subsection.2.3}{Clock Generation Module \(ArmRceG3Clocks.vhd\)}{section.2}% 19
\BOOKMARK [3][-]{subsubsection.2.3.1}{Clock Generation Interfaces}{subsection.2.3}% 20
\BOOKMARK [2][-]{subsection.2.4}{DMA Controller \(ArmRceG3DmaCntrl.vhd\)}{section.2}% 21
\BOOKMARK [3][-]{subsubsection.2.4.1}{DMA Controller Interfaces}{subsection.2.4}% 22
\BOOKMARK [3][-]{subsubsection.2.4.2}{DMA Controller Block Diagram}{subsection.2.4}% 23
\BOOKMARK [3][-]{subsubsection.2.4.3}{DMA Controller Address Map}{subsection.2.4}% 24
\BOOKMARK [3][-]{subsubsection.2.4.4}{DMA Controller Interrupt Mapping}{subsection.2.4}% 25
\BOOKMARK [2][-]{subsection.2.5}{Inbound Controller \(ArmRceG3IbCntrl.vhd\)}{section.2}% 26
\BOOKMARK [3][-]{subsubsection.2.5.1}{Inbound Controller Interfaces}{subsection.2.5}% 27
\BOOKMARK [3][-]{subsubsection.2.5.2}{Inbound Controller Block Diagram}{subsection.2.5}% 28
\BOOKMARK [3][-]{subsubsection.2.5.3}{Quad Word FIFO Channels}{subsection.2.5}% 29
\BOOKMARK [3][-]{subsubsection.2.5.4}{ACP Write ID Mapping}{subsection.2.5}% 30
\BOOKMARK [2][-]{subsection.2.6}{Quad Word FIFO Controller \(ArmRceG3IbQWordFifo.vhd\)}{section.2}% 31
\BOOKMARK [3][-]{subsubsection.2.6.1}{Quad Word FIFO Controller Interfaces}{subsection.2.6}% 32
\BOOKMARK [3][-]{subsubsection.2.6.2}{Quad Word FIFO Block Diagram}{subsection.2.6}% 33
\BOOKMARK [2][-]{subsection.2.7}{Inbound Header FIFO \(ArmRceG3IbHeaderFifo.vhd\)}{section.2}% 34
\BOOKMARK [3][-]{subsubsection.2.7.1}{Inbound Header FIFO Interfaces}{subsection.2.7}% 35
\BOOKMARK [3][-]{subsubsection.2.7.2}{Inbound Header FIFO Block Diagram}{subsection.2.7}% 36
\BOOKMARK [3][-]{subsubsection.2.7.3}{Inbound Header Free List}{subsection.2.7}% 37
\BOOKMARK [3][-]{subsubsection.2.7.4}{Inbound Header Receive Descriptor}{subsection.2.7}% 38
\BOOKMARK [3][-]{subsubsection.2.7.5}{Inbound Header Flow Control}{subsection.2.7}% 39
\BOOKMARK [2][-]{subsection.2.8}{Inbound PPI Controller \(ArmRceG3IbPpi.vhd\)}{section.2}% 40
\BOOKMARK [3][-]{subsubsection.2.8.1}{Inbound PPI Controller Interfaces}{subsection.2.8}% 41
\BOOKMARK [3][-]{subsubsection.2.8.2}{Inbound PPI Controller Block Diagram}{subsection.2.8}% 42
\BOOKMARK [3][-]{subsubsection.2.8.3}{Inbound PPI Receive Control}{subsection.2.8}% 43
\BOOKMARK [3][-]{subsubsection.2.8.4}{Inbound PPI Receive Completion Record}{subsection.2.8}% 44
\BOOKMARK [3][-]{subsubsection.2.8.5}{Inbound PPI Flow Control}{subsection.2.8}% 45
\BOOKMARK [2][-]{subsection.2.9}{AXI Write Controller \(ArmRceG3AxiWriteCntrl.vhd\)}{section.2}% 46
\BOOKMARK [3][-]{subsubsection.2.9.1}{AXI Write Controller Interfaces}{subsection.2.9}% 47
\BOOKMARK [3][-]{subsubsection.2.9.2}{Axi Write Controller Block Diagram}{subsection.2.9}% 48
\BOOKMARK [2][-]{subsection.2.10}{Outbound Controller \(ArmRceG3ObCntrl.vhd\)}{section.2}% 49
\BOOKMARK [3][-]{subsubsection.2.10.1}{Outbound Controller Interfaces}{subsection.2.10}% 50
\BOOKMARK [3][-]{subsubsection.2.10.2}{Outbound Controller Block Diagram}{subsection.2.10}% 51
\BOOKMARK [2][-]{subsection.2.11}{Outbound Header FIFO \(ArmRceG3ObHeaderFifo.vhd\)}{section.2}% 52
\BOOKMARK [3][-]{subsubsection.2.11.1}{Outbound Header FIFO Interfaces}{subsection.2.11}% 53
\BOOKMARK [3][-]{subsubsection.2.11.2}{Outbound Header FIFO Block Diagram}{subsection.2.11}% 54
\BOOKMARK [3][-]{subsubsection.2.11.3}{Outbound Header Free List}{subsection.2.11}% 55
\BOOKMARK [3][-]{subsubsection.2.11.4}{Outbound Header Transmit Descriptor}{subsection.2.11}% 56
\BOOKMARK [2][-]{subsection.2.12}{Outbound PPI Controller \(ArmRceG3ObPpi.vhd\)}{section.2}% 57
\BOOKMARK [3][-]{subsubsection.2.12.1}{Outbound PPI Controller Interfaces}{subsection.2.12}% 58
\BOOKMARK [3][-]{subsubsection.2.12.2}{Outbound PPI Block Diagram}{subsection.2.12}% 59
\BOOKMARK [3][-]{subsubsection.2.12.3}{Outbound PPI Transmit Control}{subsection.2.12}% 60
\BOOKMARK [3][-]{subsubsection.2.12.4}{Outbound PPI Transmit Completion Record}{subsection.2.12}% 61
\BOOKMARK [2][-]{subsection.2.13}{AXI Read Controller \(ArmRceG3AxiReadCntrl.vhd\)}{section.2}% 62
\BOOKMARK [3][-]{subsubsection.2.13.1}{AXI Read Controller Interfaces}{subsection.2.13}% 63
\BOOKMARK [3][-]{subsubsection.2.13.2}{Axi Read Controller Block Diagram}{subsection.2.13}% 64
\BOOKMARK [2][-]{subsection.2.14}{DMA Completion FIFO Controller \(ArmRceG3DmaComp.vhd\)}{section.2}% 65
\BOOKMARK [3][-]{subsubsection.2.14.1}{DMA Completion Mover Interfaces}{subsection.2.14}% 66
\BOOKMARK [3][-]{subsubsection.2.14.2}{DMA Completion Block Diagram}{subsection.2.14}% 67
\BOOKMARK [2][-]{subsection.2.15}{I2C Controller \(ArmRceG3I2c.vhd\)}{section.2}% 68
\BOOKMARK [3][-]{subsubsection.2.15.1}{I2C Controller Interfaces}{subsection.2.15}% 69
\BOOKMARK [3][-]{subsubsection.2.15.2}{I2C Controller Block Diagram}{subsection.2.15}% 70
\BOOKMARK [3][-]{subsubsection.2.15.3}{Local Bus Address Space}{subsection.2.15}% 71
\BOOKMARK [3][-]{subsubsection.2.15.4}{I2C Bus Address Space}{subsection.2.15}% 72
\BOOKMARK [2][-]{subsection.2.16}{CPU Interface Module \(ArmRceG3Cpu.vhd\)}{section.2}% 73
\BOOKMARK [3][-]{subsubsection.2.16.1}{CPU Interfaces}{subsection.2.16}% 74
\BOOKMARK [1][-]{section.3}{VHDL Record Definitions}{}% 75
\BOOKMARK [2][-]{subsection.3.1}{AxiReadMasterType}{section.3}% 76
\BOOKMARK [2][-]{subsection.3.2}{AxiReadSlaveType}{section.3}% 77
\BOOKMARK [2][-]{subsection.3.3}{AxiWriteMasterType}{section.3}% 78
\BOOKMARK [2][-]{subsection.3.4}{AxiWriteSlaveType}{section.3}% 79
\BOOKMARK [2][-]{subsection.3.5}{LocalBusMasterType}{section.3}% 80
\BOOKMARK [2][-]{subsection.3.6}{LocalBusSlaveType}{section.3}% 81
\BOOKMARK [2][-]{subsection.3.7}{AxiWriteToCntrlType}{section.3}% 82
\BOOKMARK [2][-]{subsection.3.8}{AxiWriteFromCntrlType}{section.3}% 83
\BOOKMARK [2][-]{subsection.3.9}{AxiReadToCntrlType}{section.3}% 84
\BOOKMARK [2][-]{subsection.3.10}{AxiReadFromCntrlType}{section.3}% 85
\BOOKMARK [2][-]{subsection.3.11}{IbHeaderToFifoType}{section.3}% 86
\BOOKMARK [2][-]{subsection.3.12}{IbHeaderFromFifoType}{section.3}% 87
\BOOKMARK [2][-]{subsection.3.13}{ObHeaderToFifoType}{section.3}% 88
\BOOKMARK [2][-]{subsection.3.14}{ObHeaderFromFifoType}{section.3}% 89
\BOOKMARK [2][-]{subsection.3.15}{ObPpiToFifoType}{section.3}% 90
\BOOKMARK [2][-]{subsection.3.16}{ObPpiFromFifoType}{section.3}% 91
\BOOKMARK [2][-]{subsection.3.17}{IbPpiToFifoType}{section.3}% 92
\BOOKMARK [2][-]{subsection.3.18}{IbPpiFromFifoType}{section.3}% 93
\BOOKMARK [2][-]{subsection.3.19}{CompToFifoType}{section.3}% 94
\BOOKMARK [2][-]{subsection.3.20}{CompFromFifoType}{section.3}% 95
\BOOKMARK [2][-]{subsection.3.21}{QWordToFifoType}{section.3}% 96
\BOOKMARK [2][-]{subsection.3.22}{QWordFromFifoType}{section.3}% 97
\BOOKMARK [2][-]{subsection.3.23}{EthFromArmType}{section.3}% 98
\BOOKMARK [2][-]{subsection.3.24}{EthToArmType}{section.3}% 99
