Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/code/Computer-Architecture/2018_topic6_student copy/sim_mips_isim_beh.exe" -prj "Z:/code/Computer-Architecture/2018_topic6_student copy/sim_mips_beh.prj" "work.sim_mips" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/regfile.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/alu.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/datapath.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/cp0.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/controller.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/mips_core.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/inst_rom.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/data_ram.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/mips.v" into library work
Analyzing Verilog file "Z:/code/Computer-Architecture/2018_topic6_student copy/sim_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module controller
Compiling module regfile
Compiling module alu
Compiling module datapath
Compiling module cp0
Compiling module mips_core
Compiling module inst_rom
Compiling module data_ram
Compiling module mips
Compiling module sim_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable Z:/code/Computer-Architecture/2018_topic6_student copy/sim_mips_isim_beh.exe
Fuse Memory Usage: 31028 KB
Fuse CPU Usage: 578 ms
