Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4708.246 ; gain = 0.000 ; free physical = 4373 ; free virtual = 40074
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 66507341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4708.246 ; gain = 0.000 ; free physical = 4373 ; free virtual = 40074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4708.246 ; gain = 0.000 ; free physical = 4373 ; free virtual = 40074

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f2b2cde

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 5254.535 ; gain = 546.289 ; free physical = 3731 ; free virtual = 39440

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e90f48f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 5477.273 ; gain = 769.027 ; free physical = 3466 ; free virtual = 39175

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e90f48f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 5477.273 ; gain = 769.027 ; free physical = 3466 ; free virtual = 39175
Phase 1 Placer Initialization | Checksum: 9e90f48f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 5477.273 ; gain = 769.027 ; free physical = 3479 ; free virtual = 39188

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 10eeb21b1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 5477.273 ; gain = 769.027 ; free physical = 3425 ; free virtual = 39134

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 10eeb21b1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 5477.273 ; gain = 769.027 ; free physical = 3398 ; free virtual = 39106

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 10eeb21b1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3123 ; free virtual = 38832

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 7d41a495

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3112 ; free virtual = 38821

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 7d41a495

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3112 ; free virtual = 38821
Phase 2.1.1 Partition Driven Placement | Checksum: 7d41a495

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3113 ; free virtual = 38822
Phase 2.1 Floorplanning | Checksum: 1246fb78d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3113 ; free virtual = 38822

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5914.309 ; gain = 0.000 ; free physical = 3113 ; free virtual = 38822

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1246fb78d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3113 ; free virtual = 38822

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1246fb78d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3113 ; free virtual = 38822

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1246fb78d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5914.309 ; gain = 1206.062 ; free physical = 3113 ; free virtual = 38822

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: e9cdd64c

Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 3094 ; free virtual = 38803

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 247 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 102 nets or LUTs. Breaked 1 LUT, combined 101 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 44 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 38 nets.  Re-placed 145 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 38 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 145 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6534.898 ; gain = 0.000 ; free physical = 3080 ; free virtual = 38789
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6534.898 ; gain = 0.000 ; free physical = 3080 ; free virtual = 38789

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            101  |                   102  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    38  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            101  |                   140  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 13dabe56c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:33 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 3078 ; free virtual = 38787
Phase 2.5 Global Placement Core | Checksum: 1948cfd4b

Time (s): cpu = 00:02:32 ; elapsed = 00:01:44 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 3053 ; free virtual = 38762
Phase 2 Global Placement | Checksum: 1948cfd4b

Time (s): cpu = 00:02:32 ; elapsed = 00:01:44 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 3073 ; free virtual = 38782

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21256ba83

Time (s): cpu = 00:02:44 ; elapsed = 00:01:49 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2978 ; free virtual = 38687

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 169fe7d1f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2948 ; free virtual = 38657

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 15d6b9fa2

Time (s): cpu = 00:02:56 ; elapsed = 00:01:56 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2903 ; free virtual = 38612

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 224eb5916

Time (s): cpu = 00:02:56 ; elapsed = 00:01:56 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2891 ; free virtual = 38600

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 152a4d5b2

Time (s): cpu = 00:02:57 ; elapsed = 00:01:57 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2796 ; free virtual = 38505
Phase 3.3.3 Slice Area Swap | Checksum: 182c7ee8b

Time (s): cpu = 00:02:59 ; elapsed = 00:01:59 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2791 ; free virtual = 38500
Phase 3.3 Small Shape DP | Checksum: 201f01ebb

Time (s): cpu = 00:03:05 ; elapsed = 00:02:01 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2902 ; free virtual = 38611

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ab5ca115

Time (s): cpu = 00:03:06 ; elapsed = 00:02:02 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2891 ; free virtual = 38600

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1431190b5

Time (s): cpu = 00:03:07 ; elapsed = 00:02:03 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2891 ; free virtual = 38600
Phase 3 Detail Placement | Checksum: 1431190b5

Time (s): cpu = 00:03:07 ; elapsed = 00:02:03 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2891 ; free virtual = 38600

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22dedee50

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.166 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd95d5c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 6534.898 ; gain = 0.000 ; free physical = 2892 ; free virtual = 38601
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 158270be6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 6534.898 ; gain = 0.000 ; free physical = 2891 ; free virtual = 38600
Phase 4.1.1.1 BUFG Insertion | Checksum: 22dedee50

Time (s): cpu = 00:03:31 ; elapsed = 00:02:15 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2891 ; free virtual = 38600

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 22dedee50

Time (s): cpu = 00:03:31 ; elapsed = 00:02:15 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2891 ; free virtual = 38600

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.166. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2054eb2c9

Time (s): cpu = 00:03:46 ; elapsed = 00:02:30 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2910 ; free virtual = 38619

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.166. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 2054eb2c9

Time (s): cpu = 00:03:47 ; elapsed = 00:02:30 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2907 ; free virtual = 38616

Time (s): cpu = 00:03:47 ; elapsed = 00:02:30 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2908 ; free virtual = 38617
Phase 4.1 Post Commit Optimization | Checksum: 2054eb2c9

Time (s): cpu = 00:03:47 ; elapsed = 00:02:30 . Memory (MB): peak = 6534.898 ; gain = 1826.652 ; free physical = 2908 ; free virtual = 38617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6538.156 ; gain = 0.000 ; free physical = 2894 ; free virtual = 38603

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2af816b57

Time (s): cpu = 00:04:24 ; elapsed = 00:03:02 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 2936 ; free virtual = 38645

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2af816b57

Time (s): cpu = 00:04:24 ; elapsed = 00:03:02 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 2936 ; free virtual = 38646
Phase 4.3 Placer Reporting | Checksum: 2af816b57

Time (s): cpu = 00:04:24 ; elapsed = 00:03:02 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 2936 ; free virtual = 38646

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6538.156 ; gain = 0.000 ; free physical = 2936 ; free virtual = 38645

Time (s): cpu = 00:04:24 ; elapsed = 00:03:02 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 2936 ; free virtual = 38645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2bad88fb5

Time (s): cpu = 00:04:24 ; elapsed = 00:03:02 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 2936 ; free virtual = 38645
Ending Placer Task | Checksum: 2072c4885

Time (s): cpu = 00:04:24 ; elapsed = 00:03:02 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 2936 ; free virtual = 38645
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:32 ; elapsed = 00:03:05 . Memory (MB): peak = 6538.156 ; gain = 1829.910 ; free physical = 3568 ; free virtual = 39278
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
