#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 24 12:46:10 2018
# Process ID: 3223
# Current directory: /home/jzsmith/git/RedPitaya/fpga
# Command line: vivado -nojournal -mode batch -source red_pitaya_vivado.tcl -tclargs classic
# Log file: /home/jzsmith/git/RedPitaya/fpga/vivado.log
# Journal file: 
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/jzsmith/.Xilinx/Vivado/2018.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source red_pitaya_vivado.tcl
# cd prj/$::argv
# tclapp::install -quiet ultrafast
# set path_brd brd
# set path_rtl rtl
# set path_ip  ip
# set path_sdc sdc
# set path_out out
# set path_sdk sdk
# file mkdir $path_out
# file mkdir $path_sdk
# set_param board.repoPaths [list $path_brd]
# set part xc7z010clg400-1
# create_project -in_memory -part $part
WARNING: [Board 49-91] Board repository path 'brd' does not exist, it will not be used to search board files.
# source                            $path_ip/system.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2017.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }

ERROR: [BD_TCL-109] This script was generated using Vivado <2017.2> and is being run in <2018.2> of Vivado. Please run the script in Vivado <2017.2> then open the design in Vivado <2018.2>. Upgrade the design by running "Tools => Report => Report IP Status...", then run write_bd_tcl to create an updated script.
WARNING: [Vivado 12-818] No files matched 'system.bd'
# generate_target all [get_files    system.bd]
# write_hwdef -force       -file    $path_sdk/red_pitaya.hwdef
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
# add_files -quiet                  [glob -nocomplain ../../$path_rtl/*_pkg.sv]
# add_files -quiet                  [glob -nocomplain       $path_rtl/*_pkg.sv]
# add_files                         ../../$path_rtl
WARNING: [filemgmt 56-12] File '/home/jzsmith/git/RedPitaya/fpga/rtl/evn_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
# add_files                               $path_rtl
# read_xdc                          ../../$path_sdc/red_pitaya.xdc
# set gith [exec git log -1 --format="%H"]
# set_property generic "GITH=160'h$gith" [current_fileset]
# synth_design -top red_pitaya_top -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Command: synth_design -top red_pitaya_top -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3229 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1271.281 ; gain = 82.918 ; free physical = 510 ; free virtual = 4025
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
	Parameter GITH bound to: 160'b1101111100101011100100010000000010100011101110101111011011110001110111001100010100010111110000101111110010000010011111110001111010101011011001100010001010100111 
	Parameter MNA bound to: 32'b00000000000000000000000000000010 
	Parameter MNG bound to: 32'b00000000000000000000000000000010 
	Parameter GDW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_stub' [/home/jzsmith/git/RedPitaya/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_stub' (1#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (1#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'gpio_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/gpio_if.sv:1]
	Parameter DW bound to: 32'b00000000000000000000000000011000 
INFO: [Synth 8-6155] done synthesizing module 'gpio_if' (1#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pll' (4#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-6157] synthesizing module 'axi4_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/axi4_if.sv:1]
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
	Parameter IW bound to: 32'b00000000000000000000000000001100 
	Parameter LW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'axi4_if' (5#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_slave' [/home/jzsmith/git/RedPitaya/fpga/rtl/axi4_slave.sv:49]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter IW bound to: 32'b00000000000000000000000000001100 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/axi4_slave.sv:144]
INFO: [Synth 8-6155] done synthesizing module 'axi4_slave' (6#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/axi4_slave.sv:49]
ERROR: [Synth 8-439] module 'system' not found [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_ps.sv:92]
ERROR: [Synth 8-6156] failed synthesizing module 'red_pitaya_ps' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
ERROR: [Synth 8-6156] failed synthesizing module 'red_pitaya_top' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.906 ; gain = 128.543 ; free physical = 519 ; free virtual = 4036
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jul 24 12:46:24 2018...
