<profile>

<section name = "Vivado HLS Report for 'operator_float_div6'" level="0">
<item name = "Date">Fri Aug  3 10:28:26 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_float_div</item>
<item name = "Solution">div6</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">10.851</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 408</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 11466</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 33</column>
<column name="Register">-, -, 63, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 11</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="operator_float_dibkb_U1">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U2">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U3">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U4">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U5">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U6">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U7">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U8">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U9">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U10">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U11">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U12">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U13">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U14">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U15">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U16">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U17">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U18">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U19">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U20">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U21">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U22">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U23">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U24">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U25">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U26">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U27">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U28">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U29">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U30">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U31">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U32">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U33">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U34">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U35">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U36">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U37">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U38">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U39">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U40">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U41">operator_float_dibkb, 0, 0, 0, 273</column>
<column name="operator_float_dibkb_U42">operator_float_dibkb, 0, 0, 0, 273</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="shift_V_1_fu_223_p2">+, 0, 0, 15, 3, 8</column>
<column name="xf_V_fu_339_p2">+, 0, 0, 34, 1, 27</column>
<column name="new_exp_V_1_fu_163_p2">-, 0, 0, 15, 8, 8</column>
<column name="shift_V_fu_217_p2">-, 0, 0, 15, 2, 8</column>
<column name="sel_tmp2_fu_235_p2">and, 0, 0, 6, 1, 1</column>
<column name="sel_tmp7_fu_261_p2">and, 0, 0, 6, 1, 1</column>
<column name="tmp_1_fu_151_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_2_fu_157_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_4_fu_191_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_5_fu_197_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_7_fu_211_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_8_fu_311_p2">lshr, 0, 0, 64, 24, 24</column>
<column name="sel_tmp6_demorgan_fu_249_p2">or, 0, 0, 6, 1, 1</column>
<column name="tmp_9_fu_177_p2">or, 0, 0, 6, 1, 1</column>
<column name="p_Repl2_1_fu_183_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_cast_cast_fu_143_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_new_exp_V_1_fu_169_p3">select, 0, 0, 2, 1, 2</column>
<column name="shift_V_2_fu_241_p3">select, 0, 0, 8, 1, 8</column>
<column name="shift_V_3_fu_267_p3">select, 0, 0, 8, 1, 8</column>
<column name="shift_V_4_fu_275_p3">select, 0, 0, 8, 1, 1</column>
<column name="shift_V_cast_cast_fu_203_p3">select, 0, 0, 2, 1, 1</column>
<column name="xf_V_1_fu_291_p3">select, 0, 0, 24, 1, 24</column>
<column name="xf_V_2_fu_331_p3">select, 0, 0, 27, 1, 27</column>
<column name="tmp_10_fu_317_p2">shl, 0, 0, 85, 32, 32</column>
<column name="sel_tmp6_fu_255_p2">xor, 0, 0, 6, 1, 2</column>
<column name="sel_tmp_fu_229_p2">xor, 0, 0, 6, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_Repl2_s_phi_fu_99_p4">9, 2, 23, 46</column>
<column name="p_Repl2_s_reg_96">9, 2, 23, 46</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_V_i2_i1_reg_6193">1, 0, 1, 0</column>
<column name="agg_result_V_i_i1_reg_6188">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="p_Repl2_1_reg_6175">8, 0, 8, 0</column>
<column name="p_Repl2_4_reg_6198">4, 0, 4, 0</column>
<column name="p_Repl2_5_reg_6203">4, 0, 4, 0</column>
<column name="p_Repl2_6_reg_6208">4, 0, 4, 0</column>
<column name="p_Repl2_7_reg_6213">4, 0, 4, 0</column>
<column name="p_Repl2_8_reg_6218">4, 0, 4, 0</column>
<column name="p_Repl2_9_reg_6161">1, 0, 1, 0</column>
<column name="p_Repl2_s_reg_96">23, 0, 23, 0</column>
<column name="p_Result_1_reg_6180">6, 0, 6, 0</column>
<column name="tmp_1_reg_6171">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, operator_float_div6, return value</column>
<column name="in_r">in, 32, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">10.85</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'__Result__', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i2', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">mux, 1.96, 1.96, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">bitconcatenate, 0.00, 1.96, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i3', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">mux, 1.96, 3.92, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">bitconcatenate, 0.00, 3.92, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i4', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">mux, 1.96, 5.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">bitconcatenate, 0.00, 5.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i5', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">mux, 1.96, 7.83, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">bitconcatenate, 0.00, 7.83, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i4_i6', test.cpp:192->test.cpp:1401->test.cpp:7522->test.cpp:7530->test.cpp:7577">mux, 1.96, 9.79, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'new_mant.V', test.cpp:7577">bitconcatenate, 0.00, 9.79, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'mant.V'">phi, 1.06, 10.85, -, -, -, -, -, -, -, -, -, -, &apos;ssdm_int&lt;23 + 1024 * 0, false&gt;.V&apos;, test.cpp:7237-&gt;test.cpp:7546, &apos;new_mant.V&apos;, test.cpp:7577</column>
</table>
</item>
</section>
</profile>
